
---------- Begin Simulation Statistics ----------
final_tick                               2541924382500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 226016                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   226014                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.56                       # Real time elapsed on the host
host_tick_rate                              642068092                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194031                       # Number of instructions simulated
sim_ops                                       4194031                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011915                       # Number of seconds simulated
sim_ticks                                 11914537500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.799277                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  399966                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               873302                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2344                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             86029                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            809439                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53542                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278308                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           224766                       # Number of indirect misses.
system.cpu.branchPred.lookups                  985536                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65268                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        27081                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194031                       # Number of instructions committed
system.cpu.committedOps                       4194031                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.678417                       # CPI: cycles per instruction
system.cpu.discardedOps                        196766                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607804                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1453817                       # DTB hits
system.cpu.dtb.data_misses                       7452                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   406635                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       851454                       # DTB read hits
system.cpu.dtb.read_misses                       6623                       # DTB read misses
system.cpu.dtb.write_accesses                  201169                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602363                       # DTB write hits
system.cpu.dtb.write_misses                       829                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18033                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3409177                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1042266                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           664062                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16762867                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176105                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  991519                       # ITB accesses
system.cpu.itb.fetch_acv                          858                       # ITB acv
system.cpu.itb.fetch_hits                      983439                       # ITB hits
system.cpu.itb.fetch_misses                      8080                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.43%      9.43% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.84% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4223     69.39%     79.23% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.02% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.09% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.13% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.72%     94.86% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6086                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14429                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2436     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2683     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5136                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2423     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2423     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4863                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11002794000     92.32%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9082500      0.08%     92.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17961500      0.15%     92.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               888814000      7.46%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11918652000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994663                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903094                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946846                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8033463500     67.40%     67.40% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3885188500     32.60%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23815458                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85378      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540409     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838802     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592247     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104867      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194031                       # Class of committed instruction
system.cpu.quiesceCycles                        13617                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7052591                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          439                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156150                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        313900                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22884456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22884456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22884456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22884456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117356.184615                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117356.184615                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117356.184615                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117356.184615                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13119492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13119492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13119492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13119492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67279.446154                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67279.446154                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67279.446154                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67279.446154                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22534959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22534959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117369.578125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117369.578125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12919995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12919995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67291.640625                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67291.640625                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.262772                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539493653000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.262772                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203923                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203923                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128743                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34863                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87092                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34172                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28930                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28930                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87682                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40954                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       262397                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       262397                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208631                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209047                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 471818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11181760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11181760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6692288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6692721                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17885745                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               62                       # Total snoops (count)
system.membus.snoopTraffic                       3968                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157980                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002791                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052761                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157539     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     441      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157980                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           824313039                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375898250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          464891500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5607872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4472320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10080192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5607872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5607872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2231232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2231232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87623                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34863                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34863                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470674753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         375366648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             846041401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470674753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470674753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187269711                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187269711                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187269711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470674753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        375366648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1033311113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119495.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77709.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000204021750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7353                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7353                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              408153                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112189                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157503                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121736                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157503                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121736                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10416                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2241                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5718                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2007314250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  735435000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4765195500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13647.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32397.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104216                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80508                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157503                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121736                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81825                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.480831                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.325148                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.523099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34658     42.36%     42.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24215     29.59%     71.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10108     12.35%     84.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4673      5.71%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2445      2.99%     93.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1449      1.77%     94.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          900      1.10%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          574      0.70%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2803      3.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81825                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7353                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.002312                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.410241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.563132                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1293     17.58%     17.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5584     75.94%     93.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           288      3.92%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            89      1.21%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            40      0.54%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.30%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           10      0.14%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.14%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7353                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.247518                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.231789                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.746912                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6542     88.97%     88.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               92      1.25%     90.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              495      6.73%     96.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              159      2.16%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               64      0.87%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7353                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9413568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  666624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7645952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10080192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7791104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       790.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    846.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11914532500                       # Total gap between requests
system.mem_ctrls.avgGap                      42667.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4973376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4440192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7645952                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417420818.894564688206                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 372670109.939223408699                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641733008.939709067345                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87623                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69880                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121736                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2515361500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2249834000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 292548347500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28706.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32195.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2403137.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314231400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167010360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560340060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309285000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     940399200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5205753000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        191390400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7688409420                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.296506                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    445250250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    397800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11071487250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            270041940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            143515515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           489861120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          314337960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     940399200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5135461170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        250583520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7544200425                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.192889                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    596844000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    397800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10919893500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              141500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11907337500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1685988                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1685988                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1685988                       # number of overall hits
system.cpu.icache.overall_hits::total         1685988                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87683                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87683                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87683                       # number of overall misses
system.cpu.icache.overall_misses::total         87683                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5382627000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5382627000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5382627000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5382627000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1773671                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1773671                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1773671                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1773671                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049436                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049436                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049436                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049436                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61387.349885                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61387.349885                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61387.349885                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61387.349885                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87092                       # number of writebacks
system.cpu.icache.writebacks::total             87092                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87683                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87683                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87683                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87683                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5294945000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5294945000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5294945000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5294945000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049436                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049436                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049436                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049436                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60387.361290                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60387.361290                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60387.361290                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60387.361290                       # average overall mshr miss latency
system.cpu.icache.replacements                  87092                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1685988                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1685988                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87683                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87683                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5382627000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5382627000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1773671                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1773671                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049436                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049436                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61387.349885                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61387.349885                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87683                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87683                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5294945000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5294945000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049436                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049436                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60387.361290                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60387.361290                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.823230                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1710789                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87170                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.625892                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.823230                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995748                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995748                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          377                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3635024                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3635024                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1314406                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1314406                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1314406                       # number of overall hits
system.cpu.dcache.overall_hits::total         1314406                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105675                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105675                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105675                       # number of overall misses
system.cpu.dcache.overall_misses::total        105675                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6781976500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6781976500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6781976500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6781976500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1420081                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1420081                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1420081                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1420081                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074415                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074415                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074415                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074415                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64177.681571                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64177.681571                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64177.681571                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64177.681571                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34687                       # number of writebacks
system.cpu.dcache.writebacks::total             34687                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36683                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36683                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36683                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36683                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68992                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68992                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68992                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68992                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4396748000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4396748000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4396748000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4396748000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048583                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048583                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048583                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048583                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63728.374304                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63728.374304                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63728.374304                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63728.374304                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68856                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       783783                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          783783                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49284                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49284                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3296730500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3296730500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       833067                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       833067                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059160                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059160                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66892.510754                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66892.510754                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9235                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9235                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40049                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40049                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2671829500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2671829500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048074                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048074                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66714.012834                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66714.012834                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530623                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530623                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56391                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56391                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3485246000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3485246000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587014                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587014                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096064                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096064                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61805.004345                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61805.004345                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27448                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27448                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1724918500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1724918500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049305                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049305                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59597.087379                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59597.087379                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10283                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10283                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64920500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64920500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080808                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080808                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71814.712389                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71814.712389                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          904                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          904                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     64016500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     64016500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080808                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080808                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70814.712389                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70814.712389                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541924382500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.565377                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1376048                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68856                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.984431                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.565377                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979068                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979068                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2954656                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2954656                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2551681983500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 643376                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745856                       # Number of bytes of host memory used
host_op_rate                                   643369                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.01                       # Real time elapsed on the host
host_tick_rate                              623466425                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7728202                       # Number of instructions simulated
sim_ops                                       7728202                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007489                       # Number of seconds simulated
sim_ticks                                  7489139000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             37.917047                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  189939                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               500933                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12309                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             58116                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            459850                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28895                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          189791                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           160896                       # Number of indirect misses.
system.cpu.branchPred.lookups                  616361                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   77349                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        16038                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2792582                       # Number of instructions committed
system.cpu.committedOps                       2792582                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.311710                       # CPI: cycles per instruction
system.cpu.discardedOps                        213541                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   351160                       # DTB accesses
system.cpu.dtb.data_acv                            44                       # DTB access violations
system.cpu.dtb.data_hits                       868338                       # DTB hits
system.cpu.dtb.data_misses                       1959                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   234262                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       537007                       # DTB read hits
system.cpu.dtb.read_misses                       1539                       # DTB read misses
system.cpu.dtb.write_accesses                  116898                       # DTB write accesses
system.cpu.dtb.write_acv                           30                       # DTB write access violations
system.cpu.dtb.write_hits                      331331                       # DTB write hits
system.cpu.dtb.write_misses                       420                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              204804                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2298477                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            675336                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           375068                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10360025                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.188263                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  585768                       # ITB accesses
system.cpu.itb.fetch_acv                          163                       # ITB acv
system.cpu.itb.fetch_hits                      584352                       # ITB hits
system.cpu.itb.fetch_misses                      1416                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   187      3.56%      3.56% # number of callpals executed
system.cpu.kern.callpal::tbi                       11      0.21%      3.76% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4330     82.34%     86.10% # number of callpals executed
system.cpu.kern.callpal::rdps                     190      3.61%     89.71% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.73% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.75% # number of callpals executed
system.cpu.kern.callpal::rti                      306      5.82%     95.57% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      1.14%     96.71% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.79% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.19%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5259                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7317                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       96                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1825     38.97%     38.97% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.85%     39.82% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       7      0.15%     39.97% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2811     60.03%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4683                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1822     49.36%     49.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      1.08%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        7      0.19%     50.64% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1822     49.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3691                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5065909000     67.62%     67.62% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                70393500      0.94%     68.56% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 7578500      0.10%     68.66% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2347880000     31.34%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7491761000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998356                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.648168                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.788170                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 264                      
system.cpu.kern.mode_good::user                   260                      
system.cpu.kern.mode_good::idle                     4                      
system.cpu.kern.mode_switch::kernel               484                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 260                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   9                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.545455                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.444444                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.701195                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5844209500     78.01%     78.01% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1480580500     19.76%     97.77% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            166971000      2.23%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      187                       # number of times the context was actually changed
system.cpu.numCycles                         14833385                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        96                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              108392      3.88%      3.88% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1700310     60.89%     64.77% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4404      0.16%     64.93% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.93% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57927      2.07%     67.00% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     67.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.20%     68.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.23% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.23% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                 470187     16.84%     85.47% # Class of committed instruction
system.cpu.op_class_0::MemWrite                295537     10.58%     96.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35318      1.26%     97.31% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34936      1.25%     98.56% # Class of committed instruction
system.cpu.op_class_0::IprAccess                40099      1.44%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2792582                       # Class of committed instruction
system.cpu.quiesceCycles                       144893                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4473360                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          174                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       114858                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        229583                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2976421620                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2976421620                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2976421620                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2976421620                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118027.663574                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118027.663574                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118027.663574                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118027.663574                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            14                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           14                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1714101988                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1714101988                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1714101988                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1714101988                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67971.369181                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67971.369181                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67971.369181                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67971.369181                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7620968                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7620968                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115469.212121                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115469.212121                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4320968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4320968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65469.212121                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65469.212121                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2968800652                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2968800652                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118034.377067                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118034.377067                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1709781020                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1709781020                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67977.934955                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67977.934955                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 730                       # Transaction distribution
system.membus.trans_dist::ReadResp              79951                       # Transaction distribution
system.membus.trans_dist::WriteReq                729                       # Transaction distribution
system.membus.trans_dist::WriteResp               729                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38878                       # Transaction distribution
system.membus.trans_dist::WritebackClean        66695                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9146                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10350                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10350                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          66696                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12525                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       200075                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       200075                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        68440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        71358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 321869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8536256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8536256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2338240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2340824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12486808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            116198                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001463                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038222                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  116028     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     170      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              116198                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2498500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           662422145                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             361968                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          125394500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          354519500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4267776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1459776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5727552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4267776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4267776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2488192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2488192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           66684                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               89493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38878                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38878                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         569862036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         194919069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             764781105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    569862036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        569862036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      332240061                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            332240061                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      332240061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        569862036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        194919069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1097021166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    104522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     63161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22706.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000582246500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6427                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6427                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              246801                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              98580                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       89493                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     105508                       # Number of write requests accepted
system.mem_ctrls.readBursts                     89493                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   105508                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3626                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   986                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5157                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1327075750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  429335000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2937082000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15455.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34205.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       125                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    61774                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   73121                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 89493                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               105508                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   78111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    435                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        55497                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.568769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.956811                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.925931                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22385     40.34%     40.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16838     30.34%     70.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7012     12.63%     83.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3123      5.63%     88.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1757      3.17%     92.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          929      1.67%     93.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          570      1.03%     94.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          420      0.76%     95.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2463      4.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        55497                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6427                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.360977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.971359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1574     24.49%     24.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              45      0.70%     25.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            126      1.96%     27.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           653     10.16%     37.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3367     52.39%     89.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           408      6.35%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           118      1.84%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            59      0.92%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            37      0.58%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            14      0.22%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             7      0.11%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             7      0.11%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             2      0.03%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             2      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             4      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6427                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.263420                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.243612                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.885178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5581     86.84%     86.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              355      5.52%     92.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              328      5.10%     97.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               89      1.38%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               40      0.62%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.12%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.11%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               11      0.17%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6427                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5495488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  232064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6689600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5727552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6752512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       733.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       893.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    764.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    901.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7489139000                       # Total gap between requests
system.mem_ctrls.avgGap                      38405.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4042304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1453184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6689600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 539755504.604735016823                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 194038860.808966159821                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 893240197.571443200111                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        66684                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        22809                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       105508                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2129632500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    807449500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 188801451000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31936.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35400.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1789451.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            220361820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            117102315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           328132980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          285753240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     591283680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3037780230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        319221120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4899635385                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        654.232133                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    803280250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    250120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6439703250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            176100960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             93584700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           285364380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          260117820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     591283680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3128347530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        242836320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4777635390                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.941877                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    603381500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    250120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6639296000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25881                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25881                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          222                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53354                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               199000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2189000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131395620                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.8                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1497000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              691000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               62500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 192                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284327.461324                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9680801000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     76800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1026554                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1026554                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1026554                       # number of overall hits
system.cpu.icache.overall_hits::total         1026554                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        66696                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          66696                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        66696                       # number of overall misses
system.cpu.icache.overall_misses::total         66696                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4371133000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4371133000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4371133000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4371133000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1093250                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1093250                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1093250                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1093250                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.061007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.061007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.061007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.061007                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65538.158210                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65538.158210                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65538.158210                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65538.158210                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        66695                       # number of writebacks
system.cpu.icache.writebacks::total             66695                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        66696                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        66696                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        66696                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        66696                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4304437000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4304437000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4304437000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4304437000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.061007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.061007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.061007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.061007                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64538.158210                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64538.158210                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64538.158210                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64538.158210                       # average overall mshr miss latency
system.cpu.icache.replacements                  66695                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1026554                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1026554                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        66696                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         66696                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4371133000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4371133000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1093250                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1093250                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.061007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.061007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65538.158210                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65538.158210                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        66696                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        66696                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4304437000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4304437000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.061007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.061007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64538.158210                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64538.158210                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998507                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1122607                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             66695                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.831951                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998507                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          295                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2253196                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2253196                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       806383                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           806383                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       806383                       # number of overall hits
system.cpu.dcache.overall_hits::total          806383                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33655                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33655                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33655                       # number of overall misses
system.cpu.dcache.overall_misses::total         33655                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2225807500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2225807500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2225807500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2225807500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       840038                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       840038                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       840038                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       840038                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040064                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040064                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040064                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040064                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66136.012480                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66136.012480                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66136.012480                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66136.012480                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13726                       # number of writebacks
system.cpu.dcache.writebacks::total             13726                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11249                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11249                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11249                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11249                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22406                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22406                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22406                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22406                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1459                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1459                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1500622000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1500622000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1500622000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1500622000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    138544000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    138544000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026673                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026673                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026673                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026673                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66974.114077                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66974.114077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66974.114077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66974.114077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 94958.190541                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 94958.190541                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  22806                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       504761                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          504761                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13889                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13889                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1004590000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1004590000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       518650                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       518650                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026779                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026779                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72329.901361                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72329.901361                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1846                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1846                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12043                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12043                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    876773500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    876773500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    138544000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    138544000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023220                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023220                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72803.578842                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72803.578842                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 189786.301370                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 189786.301370                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       301622                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         301622                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19766                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19766                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1221217500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1221217500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       321388                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       321388                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061502                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061502                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61783.744814                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61783.744814                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9403                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9403                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10363                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10363                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          729                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          729                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    623848500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    623848500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60199.604362                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60199.604362                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6622                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6622                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          421                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          421                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     33689500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     33689500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7043                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7043                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.059776                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.059776                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 80022.565321                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 80022.565321                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          419                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          419                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     33189500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     33189500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.059492                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.059492                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 79211.217184                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79211.217184                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6911                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6911                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6911                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6911                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9757601000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.896026                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              821017                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22809                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.995309                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.896026                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999898                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999898                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          692                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1730793                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1730793                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3194806966500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 451674                       # Simulator instruction rate (inst/s)
host_mem_usage                                 754048                       # Number of bytes of host memory used
host_op_rate                                   451674                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1763.98                       # Real time elapsed on the host
host_tick_rate                              364588119                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   796743040                       # Number of instructions simulated
sim_ops                                     796743040                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.643125                       # Number of seconds simulated
sim_ticks                                643124983000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             83.636983                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                18445219                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             22053903                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2228                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           3411108                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          22010823                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             829255                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1870699                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1041444                       # Number of indirect misses.
system.cpu.branchPred.lookups                31512412                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3802185                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       286036                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   789014838                       # Number of instructions committed
system.cpu.committedOps                     789014838                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.629400                       # CPI: cycles per instruction
system.cpu.discardedOps                       9653416                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                175355282                       # DTB accesses
system.cpu.dtb.data_acv                             1                       # DTB access violations
system.cpu.dtb.data_hits                    176893462                       # DTB hits
system.cpu.dtb.data_misses                       4961                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                125423192                       # DTB read accesses
system.cpu.dtb.read_acv                             1                       # DTB read access violations
system.cpu.dtb.read_hits                    126119784                       # DTB read hits
system.cpu.dtb.read_misses                       4297                       # DTB read misses
system.cpu.dtb.write_accesses                49932090                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    50773678                       # DTB write hits
system.cpu.dtb.write_misses                       664                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              521634                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          591484623                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         132410595                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         52227653                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       608649986                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.613723                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               112180433                       # ITB accesses
system.cpu.itb.fetch_acv                          200                       # ITB acv
system.cpu.itb.fetch_hits                   112150424                       # ITB hits
system.cpu.itb.fetch_misses                     30009                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    61      0.36%      0.36% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13899     82.38%     82.74% # number of callpals executed
system.cpu.kern.callpal::rdps                    1458      8.64%     91.38% # number of callpals executed
system.cpu.kern.callpal::rti                     1223      7.25%     98.63% # number of callpals executed
system.cpu.kern.callpal::callsys                   22      0.13%     98.76% # number of callpals executed
system.cpu.kern.callpal::rdunique                 209      1.24%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  16872                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      49194                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      332                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     4406     27.89%     27.89% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.09%     27.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     659      4.17%     32.16% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10716     67.84%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15796                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4367     46.42%     46.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.16%     46.58% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      659      7.00%     53.58% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4367     46.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  9408                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             631224775000     98.22%     98.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                28959000      0.00%     98.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               884835000      0.14%     98.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10531132000      1.64%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         642669701000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.991148                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.407521                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.595594                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1160                      
system.cpu.kern.mode_good::user                  1158                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              1280                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1158                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.906250                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.950041                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        20555457500      3.20%      3.20% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         622034302500     96.79%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             79889000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       61                       # number of times the context was actually changed
system.cpu.numCycles                       1285621098                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       332                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            49687742      6.30%      6.30% # Class of committed instruction
system.cpu.op_class_0::IntAlu               558577710     70.79%     77.09% # Class of committed instruction
system.cpu.op_class_0::IntMult                5333449      0.68%     77.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                517240      0.07%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::MemRead              123907254     15.70%     93.54% # Class of committed instruction
system.cpu.op_class_0::MemWrite              50717197      6.43%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             12603      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             9284      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               252007      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                789014838                       # Class of committed instruction
system.cpu.quiesceCycles                       628868                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       676971112                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         7819                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5555625                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11111196                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2029573965                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2029573965                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2029573965                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2029573965                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117622.368299                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117622.368299                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117622.368299                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117622.368299                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1165825469                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1165825469                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1165825469                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1165825469                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67564.501246                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67564.501246                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67564.501246                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67564.501246                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4653485                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4653485                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 119320.128205                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119320.128205                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2703485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2703485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 69320.128205                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 69320.128205                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2024920480                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2024920480                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117618.522305                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117618.522305                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1163121984                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1163121984                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67560.524164                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67560.524164                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            5401301                       # Transaction distribution
system.membus.trans_dist::WriteReq               1209                       # Transaction distribution
system.membus.trans_dist::WriteResp              1209                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       230332                       # Transaction distribution
system.membus.trans_dist::WritebackClean      5117033                       # Transaction distribution
system.membus.trans_dist::CleanEvict           208214                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            137507                       # Transaction distribution
system.membus.trans_dist::ReadExResp           137507                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        5117033                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        283823                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     15344763                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     15344763                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1263877                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1267185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16646460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    654574720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    654574720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6697                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     40602048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     40608745                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               696285417                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6373                       # Total snoops (count)
system.membus.snoopTraffic                     407872                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5557237                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001408                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037503                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5549410     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                    7827      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5557237                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3464500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         32932783269                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             210985                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2279856500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        27017258000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      327084608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       26962624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          354047360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    327084608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     327084608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14741248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14741248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         5110697                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          421291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5531990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       230332                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             230332                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         508586382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          41924392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             550510973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    508586382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        508586382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22921280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22921280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22921280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        508586382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         41924392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            573432253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5303935.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4957731.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    418630.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000585810500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       327746                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       327746                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15887040                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4980342                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5531990                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5339734                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5531990                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5339734                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 155627                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 35799                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            877997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            195661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            155967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            123362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            536596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            221512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            280088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            214553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            302630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            101353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           230555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           309625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           391694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           423608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           253744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           757418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            856799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            188919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            162471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            111617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            541260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            216138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            287305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            212578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            330363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             94563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           217649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           306149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           362997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           420284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           244230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           750620                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  57052818250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26881815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            157859624500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10611.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29361.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        34                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4569761                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4310078                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5531990                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5339734                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5199655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  170886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 315466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 329806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 330609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 328403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 328139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 327953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 327917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 327710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 327793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 327810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    111                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1800471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    379.644944                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   244.443860                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.058335                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       426673     23.70%     23.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       418799     23.26%     46.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       245472     13.63%     60.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       161446      8.97%     69.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       114126      6.34%     75.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        90536      5.03%     80.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        62671      3.48%     84.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        48552      2.70%     87.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       232196     12.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1800471                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       327746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.404072                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.126660                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.175541                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2328      0.71%      0.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          28347      8.65%      9.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        292833     89.35%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          3040      0.93%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           589      0.18%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           228      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           128      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            60      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            51      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            35      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            25      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            21      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           12      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            7      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           14      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           10      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           10      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        327746                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       327746                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.183087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.171905                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.634709                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        301884     92.11%     92.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         24330      7.42%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          1486      0.45%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            36      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        327746                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              344087232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9960128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               339452288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               354047360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            341742976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       535.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       527.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    550.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    531.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  643124360000                       # Total gap between requests
system.mem_ctrls.avgGap                      59155.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    317294784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     26792320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    339452288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 493364108.668128073215                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 41659585.163402058184                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 199.028187962650                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 527816982.659496545792                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      5110697                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       421291                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5339734                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 142960593500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14898900000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       131000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15630252113500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27972.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35364.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     65500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2927159.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6308675520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3353155740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19782276780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14234183100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     50767420080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     231313724070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      52169489280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       377928924570                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        587.644602                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 133364529750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21475220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 488285233250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6546651720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3479631705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18604955040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13452394140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     50767420080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     229230053730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      53924159040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       376005265455                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        584.653489                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 138096442750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21475220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 483553320250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18425                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18425                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1408                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37818                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5632                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6697                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108833                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1726000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2099000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89964965                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              701000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1020000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 664                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     969881.024096                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    130086.289633                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          332    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    642802982500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    108392829                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        108392829                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    108392829                       # number of overall hits
system.cpu.icache.overall_hits::total       108392829                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      5117032                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        5117032                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      5117032                       # number of overall misses
system.cpu.icache.overall_misses::total       5117032                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 318600576000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 318600576000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 318600576000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 318600576000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    113509861                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    113509861                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    113509861                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    113509861                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.045080                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045080                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.045080                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045080                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62262.767948                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62262.767948                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62262.767948                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62262.767948                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      5117033                       # number of writebacks
system.cpu.icache.writebacks::total           5117033                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      5117032                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      5117032                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      5117032                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      5117032                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 313483543000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 313483543000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 313483543000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 313483543000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.045080                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045080                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.045080                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045080                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61262.767753                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61262.767753                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61262.767753                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61262.767753                       # average overall mshr miss latency
system.cpu.icache.replacements                5117033                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    108392829                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       108392829                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      5117032                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       5117032                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 318600576000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 318600576000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    113509861                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    113509861                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.045080                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045080                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62262.767948                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62262.767948                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      5117032                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      5117032                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 313483543000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 313483543000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.045080                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045080                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61262.767753                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61262.767753                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           113518090                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           5117545                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.182138                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          404                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         232136755                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        232136755                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    171284605                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        171284605                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    171284605                       # number of overall hits
system.cpu.dcache.overall_hits::total       171284605                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       564323                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         564323                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       564323                       # number of overall misses
system.cpu.dcache.overall_misses::total        564323                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  37752270000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37752270000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  37752270000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37752270000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    171848928                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    171848928                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    171848928                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    171848928                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003284                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003284                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003284                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003284                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66898.336591                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66898.336591                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66898.336591                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66898.336591                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       213116                       # number of writebacks
system.cpu.dcache.writebacks::total            213116                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       144699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       144699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       144699                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       144699                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       419624                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       419624                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       419624                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       419624                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1654                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1654                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  28178450000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  28178450000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28178450000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28178450000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87644500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87644500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002442                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002442                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002442                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002442                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67151.664347                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67151.664347                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67151.664347                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67151.664347                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 52989.419589                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 52989.419589                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 421291                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    120821997                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       120821997                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       317798                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        317798                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21977531000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21977531000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    121139795                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    121139795                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002623                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002623                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69155.661773                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69155.661773                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        35684                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        35684                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       282114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       282114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  19300471500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19300471500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87644500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87644500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002329                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002329                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68413.731683                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68413.731683                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196953.932584                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196953.932584                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     50462608                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       50462608                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       246525                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       246525                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15774739000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15774739000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     50709133                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     50709133                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004862                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004862                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63988.394686                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63988.394686                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       109015                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       109015                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       137510                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       137510                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1209                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1209                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8877978500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8877978500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002712                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002712                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64562.420915                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64562.420915                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10572                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10572                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1672                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1672                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    128328000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    128328000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        12244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.136557                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.136557                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76751.196172                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76751.196172                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1671                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1671                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    126581500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    126581500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.136475                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.136475                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75751.944943                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75751.944943                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        12221                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12221                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        12221                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12221                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 643124983000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           171780036                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            422315                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            406.758074                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          748                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           57                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         344168077                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        344168077                       # Number of data accesses

---------- End Simulation Statistics   ----------
