Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto adce4a2d0d5c4005b4f70bb8dab1a3ee --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_1_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FPGA_TOP_behav xil_defaultlib.FPGA_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Hold_Gen.v" Line 4. Module Hold_Gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Trig_Gen.v" Line 1. Module Trig_Gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Hold_Gen.v" Line 4. Module Hold_Gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Trig_Gen.v" Line 1. Module Trig_Gen doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="OPTIMIZED"...
Compiling module unisims_ver.MMCME2_BASE(CLKFBOUT_MULT_F=16.0...
Compiling module xil_defaultlib.Clk_Management
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2_sync_stag...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2_bhv_ver_a...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2_CONV_VER(...
Compiling module fifo_generator_v13_1_2.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2(C_DATA_CO...
Compiling module xil_defaultlib.usb_cmd_fifo
Compiling module xil_defaultlib.usb_command_interpreter
Compiling module xil_defaultlib.usb_synchronous_slavefifo
Compiling module xil_defaultlib.Microroc_Parameters
Compiling module xil_defaultlib.PULSESYNC
Compiling module xil_defaultlib.Param_Bitshift
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2_sync_stag...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2_bhv_ver_a...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2_CONV_VER(...
Compiling module fifo_generator_v13_1_2.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2(C_DATA_CO...
Compiling module xil_defaultlib.param_store_fifo
Compiling module xil_defaultlib.SlowControl_ReadReg
Compiling module xil_defaultlib.Redundancy
Compiling module xil_defaultlib.DaqControl
Compiling module xil_defaultlib.RamReadOut
Compiling module xil_defaultlib.Hold_Gen
Compiling module xil_defaultlib.Internal_Trig_Gen
Compiling module xil_defaultlib.Trig_Gen
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.Microroc_top
Compiling module xil_defaultlib.Switcher
Compiling module xil_defaultlib.SweepACQ_Control
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2_bhv_ver_s...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2_CONV_VER(...
Compiling module fifo_generator_v13_1_2.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2(C_COMMON_...
Compiling module xil_defaultlib.SweepACQ_FIFO
Compiling module xil_defaultlib.SweepACQ_Top
Compiling module xil_defaultlib.SCurve_Test_Control
Compiling module xil_defaultlib.SCurve_Single_Input
Compiling module xil_defaultlib.SCurve_Single_Test
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2_bhv_ver_s...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2_CONV_VER(...
Compiling module fifo_generator_v13_1_2.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2(C_COMMON_...
Compiling module xil_defaultlib.SCurve_Data_FIFO
Compiling module xil_defaultlib.SCurve_Test_Top
Compiling module xil_defaultlib.Controller_Top
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2_sync_stag...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2_bhv_ver_a...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2_CONV_VER(...
Compiling module fifo_generator_v13_1_2.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2(C_DATA_CO...
Compiling module xil_defaultlib.usb_data_fifo
Compiling module xil_defaultlib.FPGA_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot FPGA_TOP_behav
