\hypertarget{group__mips__i8259__irq}{}\section{i8259 Chip Support}
\label{group__mips__i8259__irq}\index{i8259 Chip Support@{i8259 Chip Support}}


i8259 Chip Support  


\subsection*{Files}
\begin{DoxyCompactItemize}
\item 
file \mbox{\hyperlink{i8259_8h}{i8259.\+h}}
\begin{DoxyCompactList}\small\item\em Data structure and functions used to control i8259 chip. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{8259 edge/level control definitions at V\+IA}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__mips__i8259__irq_ga72aa7829091fd9f7689f62226208edcd}\label{group__mips__i8259__irq_ga72aa7829091fd9f7689f62226208edcd}} 
\#define {\bfseries I\+S\+A8259\+\_\+\+M\+\_\+\+E\+L\+CR}~0x4d0
\item 
\mbox{\Hypertarget{group__mips__i8259__irq_ga6cfaa5e9fa3e55d8d2b80757af4d1882}\label{group__mips__i8259__irq_ga6cfaa5e9fa3e55d8d2b80757af4d1882}} 
\#define {\bfseries I\+S\+A8259\+\_\+\+S\+\_\+\+E\+L\+CR}~0x4d1
\item 
\mbox{\Hypertarget{group__mips__i8259__irq_ga532f1d0d698be7cbbfd2aa766461e28a}\label{group__mips__i8259__irq_ga532f1d0d698be7cbbfd2aa766461e28a}} 
\#define {\bfseries E\+L\+C\+R\+S\+\_\+\+I\+N\+T15\+\_\+\+L\+VL}~0x80
\item 
\mbox{\Hypertarget{group__mips__i8259__irq_gaa4b81b4d824e3d408c9097819bfc2b35}\label{group__mips__i8259__irq_gaa4b81b4d824e3d408c9097819bfc2b35}} 
\#define {\bfseries E\+L\+C\+R\+S\+\_\+\+I\+N\+T14\+\_\+\+L\+VL}~0x40
\item 
\mbox{\Hypertarget{group__mips__i8259__irq_ga7ea167196938cd8033dc7d542c2773c4}\label{group__mips__i8259__irq_ga7ea167196938cd8033dc7d542c2773c4}} 
\#define {\bfseries E\+L\+C\+R\+S\+\_\+\+I\+N\+T13\+\_\+\+L\+VL}~0x20
\item 
\mbox{\Hypertarget{group__mips__i8259__irq_gacda1d6ecec8dc4bcf5060f02af17d82e}\label{group__mips__i8259__irq_gacda1d6ecec8dc4bcf5060f02af17d82e}} 
\#define {\bfseries E\+L\+C\+R\+S\+\_\+\+I\+N\+T12\+\_\+\+L\+VL}~0x10
\item 
\mbox{\Hypertarget{group__mips__i8259__irq_ga0bc1f57c959aba080862afd3383ed917}\label{group__mips__i8259__irq_ga0bc1f57c959aba080862afd3383ed917}} 
\#define {\bfseries E\+L\+C\+R\+S\+\_\+\+I\+N\+T11\+\_\+\+L\+VL}~0x08
\item 
\mbox{\Hypertarget{group__mips__i8259__irq_gaf7844ce635caedb9e9d8099b4b8d94b3}\label{group__mips__i8259__irq_gaf7844ce635caedb9e9d8099b4b8d94b3}} 
\#define {\bfseries E\+L\+C\+R\+S\+\_\+\+I\+N\+T10\+\_\+\+L\+VL}~0x04
\item 
\mbox{\Hypertarget{group__mips__i8259__irq_ga1001a3ffe21bca79b3e6ed42d64ae74e}\label{group__mips__i8259__irq_ga1001a3ffe21bca79b3e6ed42d64ae74e}} 
\#define {\bfseries E\+L\+C\+R\+S\+\_\+\+I\+N\+T9\+\_\+\+L\+VL}~0x02
\item 
\mbox{\Hypertarget{group__mips__i8259__irq_ga1d69bec14af559865aa094711832ca12}\label{group__mips__i8259__irq_ga1d69bec14af559865aa094711832ca12}} 
\#define {\bfseries E\+L\+C\+R\+S\+\_\+\+I\+N\+T8\+\_\+\+L\+VL}~0x01
\item 
\mbox{\Hypertarget{group__mips__i8259__irq_ga383b344620645f82203336248e549189}\label{group__mips__i8259__irq_ga383b344620645f82203336248e549189}} 
\#define {\bfseries E\+L\+C\+R\+M\+\_\+\+I\+N\+T7\+\_\+\+L\+VL}~0x80
\item 
\mbox{\Hypertarget{group__mips__i8259__irq_ga4ef51b599c2288be693babba0ec6f07a}\label{group__mips__i8259__irq_ga4ef51b599c2288be693babba0ec6f07a}} 
\#define {\bfseries E\+L\+C\+R\+M\+\_\+\+I\+N\+T6\+\_\+\+L\+VL}~0x40
\item 
\mbox{\Hypertarget{group__mips__i8259__irq_ga0c6534224a3f00d2f1449b3b8a9ac5d8}\label{group__mips__i8259__irq_ga0c6534224a3f00d2f1449b3b8a9ac5d8}} 
\#define {\bfseries E\+L\+C\+R\+M\+\_\+\+I\+N\+T5\+\_\+\+L\+VL}~0x20
\item 
\mbox{\Hypertarget{group__mips__i8259__irq_gaca2a38a0d201acad4d45562974355781}\label{group__mips__i8259__irq_gaca2a38a0d201acad4d45562974355781}} 
\#define {\bfseries E\+L\+C\+R\+M\+\_\+\+I\+N\+T4\+\_\+\+L\+VL}~0x10
\item 
\mbox{\Hypertarget{group__mips__i8259__irq_gac841d3fb8698fd71c0581bb96adb9456}\label{group__mips__i8259__irq_gac841d3fb8698fd71c0581bb96adb9456}} 
\#define {\bfseries E\+L\+C\+R\+M\+\_\+\+I\+N\+T3\+\_\+\+L\+VL}~0x8
\item 
\mbox{\Hypertarget{group__mips__i8259__irq_ga8ff9b815a140d770faaa297fb0445e85}\label{group__mips__i8259__irq_ga8ff9b815a140d770faaa297fb0445e85}} 
\#define {\bfseries E\+L\+C\+R\+M\+\_\+\+I\+N\+T2\+\_\+\+L\+VL}~0x4
\item 
\mbox{\Hypertarget{group__mips__i8259__irq_ga776502657d30004bc92dd8c6dfe86d6f}\label{group__mips__i8259__irq_ga776502657d30004bc92dd8c6dfe86d6f}} 
\#define {\bfseries E\+L\+C\+R\+M\+\_\+\+I\+N\+T1\+\_\+\+L\+VL}~0x2
\item 
\mbox{\Hypertarget{group__mips__i8259__irq_gacd730a68b072b10b5c6f0e82cd654522}\label{group__mips__i8259__irq_gacd730a68b072b10b5c6f0e82cd654522}} 
\#define {\bfseries E\+L\+C\+R\+M\+\_\+\+I\+N\+T0\+\_\+\+L\+VL}~0x1
\end{DoxyCompactItemize}
\subsection*{P\+IC\textquotesingle{}s command and mask registers}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__mips__i8259__irq_ga1a3ee301f9e0314a9657ab0fc71f73a5}\label{group__mips__i8259__irq_ga1a3ee301f9e0314a9657ab0fc71f73a5}} 
\#define \mbox{\hyperlink{group__mips__i8259__irq_ga1a3ee301f9e0314a9657ab0fc71f73a5}{P\+I\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+M\+M\+A\+N\+D\+\_\+\+I\+O\+\_\+\+P\+O\+RT}}~0x20
\begin{DoxyCompactList}\small\item\em Master P\+IC command register $\ast$/. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__mips__i8259__irq_gaa2344529019714e2ba78b74a18a20ff9}\label{group__mips__i8259__irq_gaa2344529019714e2ba78b74a18a20ff9}} 
\#define \mbox{\hyperlink{group__mips__i8259__irq_gaa2344529019714e2ba78b74a18a20ff9}{P\+I\+C\+\_\+\+S\+L\+A\+V\+E\+\_\+\+C\+O\+M\+M\+A\+N\+D\+\_\+\+I\+O\+\_\+\+P\+O\+RT}}~0xa0
\begin{DoxyCompactList}\small\item\em Slave P\+IC command register $\ast$/. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__mips__i8259__irq_gafb5e70ba8fa65622b32b205d3568d1f0}\label{group__mips__i8259__irq_gafb5e70ba8fa65622b32b205d3568d1f0}} 
\#define \mbox{\hyperlink{group__mips__i8259__irq_gafb5e70ba8fa65622b32b205d3568d1f0}{P\+I\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+I\+M\+R\+\_\+\+I\+O\+\_\+\+P\+O\+RT}}~0x21
\begin{DoxyCompactList}\small\item\em Master P\+IC Interrupt Mask Register $\ast$/. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__mips__i8259__irq_ga5bbabe22cf07171c58bb2887feba6301}\label{group__mips__i8259__irq_ga5bbabe22cf07171c58bb2887feba6301}} 
\#define \mbox{\hyperlink{group__mips__i8259__irq_ga5bbabe22cf07171c58bb2887feba6301}{P\+I\+C\+\_\+\+S\+L\+A\+V\+E\+\_\+\+I\+M\+R\+\_\+\+I\+O\+\_\+\+P\+O\+RT}}~0xa1
\begin{DoxyCompactList}\small\item\em Slave P\+IC Interrupt Mask Register $\ast$/. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Command for specific E\+OI (End Of Interrupt)\+: Interrupt acknowledge}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__mips__i8259__irq_ga870dd62bbf5648027756646c08804680}\label{group__mips__i8259__irq_ga870dd62bbf5648027756646c08804680}} 
\#define \mbox{\hyperlink{group__mips__i8259__irq_ga870dd62bbf5648027756646c08804680}{P\+I\+C\+\_\+\+E\+O\+SI}}~0x60
\begin{DoxyCompactList}\small\item\em End of Specific Interrupt (E\+O\+SI) $\ast$/. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__mips__i8259__irq_gafb66965d7c27635f99e9431dd7d23225}\label{group__mips__i8259__irq_gafb66965d7c27635f99e9431dd7d23225}} 
\#define \mbox{\hyperlink{group__mips__i8259__irq_gafb66965d7c27635f99e9431dd7d23225}{S\+L\+A\+V\+E\+\_\+\+P\+I\+C\+\_\+\+E\+O\+SI}}~0x62
\begin{DoxyCompactList}\small\item\em End of Specific Interrupt (E\+O\+SI) for cascade $\ast$/. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__mips__i8259__irq_ga170d8eebdb48c16cfcd60cbd46760cb2}\label{group__mips__i8259__irq_ga170d8eebdb48c16cfcd60cbd46760cb2}} 
\#define \mbox{\hyperlink{group__mips__i8259__irq_ga170d8eebdb48c16cfcd60cbd46760cb2}{P\+I\+C\+\_\+\+E\+OI}}~0x20
\begin{DoxyCompactList}\small\item\em Generic End of Interrupt (E\+OI) $\ast$/. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Type definition for R\+T\+E\+MS managed interrupts}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__mips__i8259__irq_gabcb5f2200fea51d658c5ed728282ee77}\label{group__mips__i8259__irq_gabcb5f2200fea51d658c5ed728282ee77}} 
typedef unsigned short {\bfseries rtems\+\_\+i8259\+\_\+masks}
\item 
\mbox{\Hypertarget{group__mips__i8259__irq_gadd37c5c2c80255302af1ac5f73679cba}\label{group__mips__i8259__irq_gadd37c5c2c80255302af1ac5f73679cba}} 
volatile \mbox{\hyperlink{group__i386__irq_gabcb5f2200fea51d658c5ed728282ee77}{rtems\+\_\+i8259\+\_\+masks}} {\bfseries i8259s\+\_\+cache}
\end{DoxyCompactItemize}
\subsection*{Function Prototypes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__mips__i8259__irq_gad212efac7a3ac19484ed637d0fb5420b}\label{group__mips__i8259__irq_gad212efac7a3ac19484ed637d0fb5420b}} 
void {\bfseries B\+S\+P\+\_\+i8259s\+\_\+init} (void)
\item 
int \mbox{\hyperlink{group__mips__i8259__irq_ga2cbf3b2287a4937b96bacd73ce4ce3c7}{B\+S\+P\+\_\+irq\+\_\+disable\+\_\+at\+\_\+i8259s}} (const rtems\+\_\+irq\+\_\+number irq\+Line)
\begin{DoxyCompactList}\small\item\em function to disable a particular irq at 8259 level. \end{DoxyCompactList}\item 
int \mbox{\hyperlink{group__mips__i8259__irq_ga0504c1761cd7a8b649a5794ac4f15afe}{B\+S\+P\+\_\+irq\+\_\+enable\+\_\+at\+\_\+i8259s}} (const rtems\+\_\+irq\+\_\+number irq\+Line)
\begin{DoxyCompactList}\small\item\em function to enable a particular irq at 8259 level. \end{DoxyCompactList}\item 
int \mbox{\hyperlink{group__mips__i8259__irq_ga71748a7cd08c833484dc27fe32dafeb5}{B\+S\+P\+\_\+irq\+\_\+ack\+\_\+at\+\_\+i8259s}} (const rtems\+\_\+irq\+\_\+number irq\+Line)
\begin{DoxyCompactList}\small\item\em function to acknowledge a particular irq at 8259 level. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__mips__i8259__irq_gad45f6f265e31986fe1a820cd0b82339e}\label{group__mips__i8259__irq_gad45f6f265e31986fe1a820cd0b82339e}} 
int \mbox{\hyperlink{group__mips__i8259__irq_gad45f6f265e31986fe1a820cd0b82339e}{B\+S\+P\+\_\+irq\+\_\+enabled\+\_\+at\+\_\+i8259s}} (const rtems\+\_\+irq\+\_\+number irq\+Line)
\begin{DoxyCompactList}\small\item\em function to check if a particular irq is enabled at 8259 level. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__mips__i8259__irq_gabe7c16b42b7d19392ba99b07a24605e3}\label{group__mips__i8259__irq_gabe7c16b42b7d19392ba99b07a24605e3}} 
int {\bfseries B\+S\+P\+\_\+i8259s\+\_\+int\+\_\+process} (void)
\item 
\mbox{\Hypertarget{group__mips__i8259__irq_ga01af45dd0d6e61b9ba6361e07db81214}\label{group__mips__i8259__irq_ga01af45dd0d6e61b9ba6361e07db81214}} 
void {\bfseries B\+S\+P\+\_\+rtems\+\_\+irq\+\_\+mng\+\_\+init} (unsigned cpu\+Id)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
i8259 Chip Support 



\subsection{Function Documentation}
\mbox{\Hypertarget{group__mips__i8259__irq_ga71748a7cd08c833484dc27fe32dafeb5}\label{group__mips__i8259__irq_ga71748a7cd08c833484dc27fe32dafeb5}} 
\index{i8259 Chip Support@{i8259 Chip Support}!BSP\_irq\_ack\_at\_i8259s@{BSP\_irq\_ack\_at\_i8259s}}
\index{BSP\_irq\_ack\_at\_i8259s@{BSP\_irq\_ack\_at\_i8259s}!i8259 Chip Support@{i8259 Chip Support}}
\subsubsection{\texorpdfstring{BSP\_irq\_ack\_at\_i8259s()}{BSP\_irq\_ack\_at\_i8259s()}}
{\footnotesize\ttfamily int B\+S\+P\+\_\+irq\+\_\+ack\+\_\+at\+\_\+i8259s (\begin{DoxyParamCaption}\item[{const rtems\+\_\+irq\+\_\+number}]{irq\+Line }\end{DoxyParamCaption})}



function to acknowledge a particular irq at 8259 level. 

After calling this function, if a device asserts an enabled interrupt line it will be propagated further to the processor. Mainly useful for people writing raw handlers as this is automagically done for R\+T\+E\+MS managed handlers. \mbox{\Hypertarget{group__mips__i8259__irq_ga2cbf3b2287a4937b96bacd73ce4ce3c7}\label{group__mips__i8259__irq_ga2cbf3b2287a4937b96bacd73ce4ce3c7}} 
\index{i8259 Chip Support@{i8259 Chip Support}!BSP\_irq\_disable\_at\_i8259s@{BSP\_irq\_disable\_at\_i8259s}}
\index{BSP\_irq\_disable\_at\_i8259s@{BSP\_irq\_disable\_at\_i8259s}!i8259 Chip Support@{i8259 Chip Support}}
\subsubsection{\texorpdfstring{BSP\_irq\_disable\_at\_i8259s()}{BSP\_irq\_disable\_at\_i8259s()}}
{\footnotesize\ttfamily int B\+S\+P\+\_\+irq\+\_\+disable\+\_\+at\+\_\+i8259s (\begin{DoxyParamCaption}\item[{const rtems\+\_\+irq\+\_\+number}]{irq\+Line }\end{DoxyParamCaption})}



function to disable a particular irq at 8259 level. 

After calling this function, even if the device asserts the interrupt line it will not be propagated further to the processor.


\begin{DoxyRetVals}{Return values}
{\em 1} & the interrupt was enabled originally \\
\hline
{\em 0} & the interrupt was disabled originally \\
\hline
{\em $<$0} & error \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__mips__i8259__irq_ga0504c1761cd7a8b649a5794ac4f15afe}\label{group__mips__i8259__irq_ga0504c1761cd7a8b649a5794ac4f15afe}} 
\index{i8259 Chip Support@{i8259 Chip Support}!BSP\_irq\_enable\_at\_i8259s@{BSP\_irq\_enable\_at\_i8259s}}
\index{BSP\_irq\_enable\_at\_i8259s@{BSP\_irq\_enable\_at\_i8259s}!i8259 Chip Support@{i8259 Chip Support}}
\subsubsection{\texorpdfstring{BSP\_irq\_enable\_at\_i8259s()}{BSP\_irq\_enable\_at\_i8259s()}}
{\footnotesize\ttfamily int B\+S\+P\+\_\+irq\+\_\+enable\+\_\+at\+\_\+i8259s (\begin{DoxyParamCaption}\item[{const rtems\+\_\+irq\+\_\+number}]{irq\+Line }\end{DoxyParamCaption})}



function to enable a particular irq at 8259 level. 

After calling this function, if the device asserts the interrupt line it will be propagated further to the processor. 