#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Apr 25 18:11:21 2018
# Process ID: 3784
# Current directory: C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6252 C:\Users\Administrator\Desktop\CPU_new\CPU_zfzdr\CPU_zfzdr.xpr
# Log file: C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/vivado.log
# Journal file: C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 824.438 ; gain = 95.723
add_files -norecurse C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/key_test.v
reset_run synth_2
launch_runs impl_3 -to_step write_bitstream -jobs 4
[Wed Apr 25 18:17:18 2018] Launched synth_2...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/synth_2/runme.log
[Wed Apr 25 18:17:18 2018] Launched impl_3...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/impl_3/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 878.539 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A402B1A
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/impl_3/CPU_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/impl_3/CPU_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_2
launch_runs impl_3 -to_step write_bitstream -jobs 4
[Wed Apr 25 18:24:50 2018] Launched synth_2...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/synth_2/runme.log
[Wed Apr 25 18:24:50 2018] Launched impl_3...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/impl_3/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/impl_3/CPU_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Macro.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_all
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan_seg
WARNING: [VRFC 10-1315] redeclaration of ansi port choose is not allowed [C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/key_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top_sim
INFO: [VRFC 10-2458] undeclared symbol flag_ACC, assumed default net type wire [C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1153.762 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 50c09ca63ba0454d988f3a9c077f0493 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_top_sim_behav xil_defaultlib.CPU_top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_all
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.CS
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MBR
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.BR
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.binary_to_BCD
Compiling module xil_defaultlib.scan_seg
Compiling module xil_defaultlib.CPU_top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_top_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/xsim.dir/CPU_top_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 25 18:30:46 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1153.762 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_top_sim_behav -key {Behavioral:sim_1:Functional:CPU_top_sim} -tclbatch {CPU_top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source CPU_top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 1174.145 ; gain = 20.383
run all
run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1185.797 ; gain = 9.391
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Macro.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_all
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan_seg
WARNING: [VRFC 10-1315] redeclaration of ansi port choose is not allowed [C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/key_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top_sim
INFO: [VRFC 10-2458] undeclared symbol flag_ACC, assumed default net type wire [C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1188.930 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 50c09ca63ba0454d988f3a9c077f0493 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_top_sim_behav xil_defaultlib.CPU_top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_all
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.CS
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MBR
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.BR
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.binary_to_BCD
Compiling module xil_defaultlib.scan_seg
Compiling module xil_defaultlib.CPU_top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_top_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/xsim.dir/CPU_top_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 25 18:32:15 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1188.930 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_top_sim_behav -key {Behavioral:sim_1:Functional:CPU_top_sim} -tclbatch {CPU_top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source CPU_top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 1188.930 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1189.086 ; gain = 0.156
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/synth_2

launch_runs impl_3 -to_step write_bitstream -jobs 4
[Wed Apr 25 18:32:55 2018] Launched synth_2...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/synth_2/runme.log
[Wed Apr 25 18:32:55 2018] Launched impl_3...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/impl_3/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/impl_3/CPU_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/synth_2

launch_runs impl_3 -to_step write_bitstream -jobs 4
[Wed Apr 25 18:41:25 2018] Launched synth_2...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/synth_2/runme.log
[Wed Apr 25 18:41:25 2018] Launched impl_3...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/impl_3/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1201.645 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A402B1A
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/impl_3/CPU_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/impl_3/CPU_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Macro.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_all
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan_seg
WARNING: [VRFC 10-1315] redeclaration of ansi port choose is not allowed [C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/key_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 50c09ca63ba0454d988f3a9c077f0493 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_top_sim_behav xil_defaultlib.CPU_top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_all
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.CS
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MBR
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.BR
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.binary_to_BCD
Compiling module xil_defaultlib.scan_seg
Compiling module xil_defaultlib.CPU_top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_top_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/xsim.dir/CPU_top_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 25 18:54:28 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1201.645 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_top_sim_behav -key {Behavioral:sim_1:Functional:CPU_top_sim} -tclbatch {CPU_top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source CPU_top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1201.645 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1201.645 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:55 ; elapsed = 00:00:48 . Memory (MB): peak = 1202.703 ; gain = 1.059
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/synth_2

launch_runs impl_3 -to_step write_bitstream -jobs 4
[Wed Apr 25 18:56:13 2018] Launched synth_2...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/synth_2/runme.log
[Wed Apr 25 18:56:13 2018] Launched impl_3...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/impl_3/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1211.102 ; gain = 0.203
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/CPU_top_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Macro.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_all
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan_seg
WARNING: [VRFC 10-1315] redeclaration of ansi port choose is not allowed [C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/key_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1211.102 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 50c09ca63ba0454d988f3a9c077f0493 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_top_sim_behav xil_defaultlib.CPU_top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_all
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.CS
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MBR
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.BR
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.binary_to_BCD
Compiling module xil_defaultlib.scan_seg
Compiling module xil_defaultlib.CPU_top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_top_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/xsim.dir/CPU_top_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 25 18:56:50 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1211.102 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_top_sim_behav -key {Behavioral:sim_1:Functional:CPU_top_sim} -tclbatch {CPU_top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source CPU_top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 1211.102 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1211.102 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/impl_3/CPU_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_3 -prev_step 
launch_runs impl_3 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Wed Apr 25 19:04:04 2018] Launched impl_3...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/impl_3/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1215.934 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/CPU_top_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Macro.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_all
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan_seg
WARNING: [VRFC 10-1315] redeclaration of ansi port choose is not allowed [C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/key_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 50c09ca63ba0454d988f3a9c077f0493 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_top_sim_behav xil_defaultlib.CPU_top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_all
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.CS
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MBR
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.BR
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.binary_to_BCD
Compiling module xil_defaultlib.scan_seg
Compiling module xil_defaultlib.CPU_top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_top_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/xsim.dir/CPU_top_sim_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 65.805 ; gain = 0.195
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 25 19:05:04 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1215.934 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_top_sim_behav -key {Behavioral:sim_1:Functional:CPU_top_sim} -tclbatch {CPU_top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source CPU_top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1215.934 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 1215.934 ; gain = 0.000
run all
run: Time (s): cpu = 00:01:44 ; elapsed = 00:01:33 . Memory (MB): peak = 1215.934 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/impl_3/CPU_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/impl_3/CPU_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/synth_2

launch_runs impl_3 -to_step write_bitstream -jobs 4
[Wed Apr 25 19:08:12 2018] Launched synth_2...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/synth_2/runme.log
[Wed Apr 25 19:08:12 2018] Launched impl_3...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/impl_3/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1220.488 ; gain = 0.129
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/CPU_top_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Macro.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_all
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan_seg
WARNING: [VRFC 10-1315] redeclaration of ansi port choose is not allowed [C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/key_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 50c09ca63ba0454d988f3a9c077f0493 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_top_sim_behav xil_defaultlib.CPU_top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_all
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.CS
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MBR
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.BR
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.binary_to_BCD
Compiling module xil_defaultlib.scan_seg
Compiling module xil_defaultlib.CPU_top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_top_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/xsim.dir/CPU_top_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 25 19:08:54 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1220.488 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_top_sim_behav -key {Behavioral:sim_1:Functional:CPU_top_sim} -tclbatch {CPU_top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source CPU_top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1220.488 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1220.488 ; gain = 0.000
run all
run: Time (s): cpu = 00:01:42 ; elapsed = 00:01:31 . Memory (MB): peak = 1222.406 ; gain = 1.918
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/impl_3/CPU_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Macro.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_all
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan_seg
WARNING: [VRFC 10-1315] redeclaration of ansi port choose is not allowed [C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/key_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1222.508 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 50c09ca63ba0454d988f3a9c077f0493 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_top_sim_behav xil_defaultlib.CPU_top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_all
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.CS
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MBR
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.BR
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.binary_to_BCD
Compiling module xil_defaultlib.scan_seg
Compiling module xil_defaultlib.CPU_top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_top_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/xsim.dir/CPU_top_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 25 19:15:15 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1222.508 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_top_sim_behav -key {Behavioral:sim_1:Functional:CPU_top_sim} -tclbatch {CPU_top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source CPU_top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1222.508 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 1222.508 ; gain = 0.000
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/synth_2

launch_runs impl_3 -to_step write_bitstream -jobs 4
[Wed Apr 25 19:15:30 2018] Launched synth_2...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/synth_2/runme.log
[Wed Apr 25 19:15:30 2018] Launched impl_3...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/impl_3/runme.log
run all
run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1223.703 ; gain = 0.320
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/impl_3/CPU_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/synth_2

launch_runs impl_3 -to_step write_bitstream -jobs 4
[Wed Apr 25 19:38:23 2018] Launched synth_2...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/synth_2/runme.log
[Wed Apr 25 19:38:23 2018] Launched impl_3...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/impl_3/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1226.207 ; gain = 0.078
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/CPU_top_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Macro.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_all
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan_seg
WARNING: [VRFC 10-1315] redeclaration of ansi port choose is not allowed [C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/key_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1226.207 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 50c09ca63ba0454d988f3a9c077f0493 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_top_sim_behav xil_defaultlib.CPU_top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_all
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.CS
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MBR
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.BR
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.binary_to_BCD
Compiling module xil_defaultlib.scan_seg
Compiling module xil_defaultlib.CPU_top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_top_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/xsim.dir/CPU_top_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 25 19:39:04 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1226.207 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_top_sim_behav -key {Behavioral:sim_1:Functional:CPU_top_sim} -tclbatch {CPU_top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source CPU_top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1226.207 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 1226.207 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1230.230 ; gain = 4.023
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/impl_3/CPU_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_2
launch_runs impl_3 -to_step write_bitstream -jobs 4
[Wed Apr 25 19:44:36 2018] Launched synth_2...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/synth_2/runme.log
[Wed Apr 25 19:44:36 2018] Launched impl_3...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/impl_3/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1234.363 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A402B1A
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/impl_3/CPU_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/impl_3/CPU_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.runs/impl_3/CPU_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.363 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 25 20:00:20 2018...
