\subsection{sample\+\_\+nr\+\_\+cnt\+\_\+mimo Entity Reference}
\label{classsample__nr__cnt__mimo}\index{sample\+\_\+nr\+\_\+cnt\+\_\+mimo@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo}}


Collaboration diagram for sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=190pt]{dd/d2f/classsample__nr__cnt__mimo__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\item 
{\bf lpm} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\item 
{\bf  all }   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf ch\+\_\+num} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+wr}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mimo\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ch\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf ch\+\_\+num}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sample\+\_\+nr}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf clr\+\_\+smpl\+\_\+nr}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 18} of file {\bf sample\+\_\+nr\+\_\+cnt\+\_\+mimo.\+vhd}.



\subsubsection{Member Data Documentation}
\index{sample\+\_\+nr\+\_\+cnt\+\_\+mimo@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo}! all @{ all }}
\index{ all @{ all }!sample\+\_\+nr\+\_\+cnt\+\_\+mimo@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo}}
\paragraph[{ all }]{\setlength{\rightskip}{0pt plus 5cm}{\bf  all }\hspace{0.3cm}{\ttfamily [Package]}}\label{classsample__nr__cnt__mimo_a470a86ce8776f637b0483eabf2d92ad2}


Definition at line {\bf 13} of file {\bf sample\+\_\+nr\+\_\+cnt\+\_\+mimo.\+vhd}.

\index{sample\+\_\+nr\+\_\+cnt\+\_\+mimo@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo}!ch\+\_\+en@{ch\+\_\+en}}
\index{ch\+\_\+en@{ch\+\_\+en}!sample\+\_\+nr\+\_\+cnt\+\_\+mimo@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo}}
\paragraph[{ch\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ch\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf ch\+\_\+num}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsample__nr__cnt__mimo_ac6f35edba31976028a83a821781fcf1a}


Definition at line {\bf 29} of file {\bf sample\+\_\+nr\+\_\+cnt\+\_\+mimo.\+vhd}.

\index{sample\+\_\+nr\+\_\+cnt\+\_\+mimo@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo}!ch\+\_\+num@{ch\+\_\+num}}
\index{ch\+\_\+num@{ch\+\_\+num}!sample\+\_\+nr\+\_\+cnt\+\_\+mimo@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo}}
\paragraph[{ch\+\_\+num}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ch\+\_\+num} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classsample__nr__cnt__mimo_abafab72bb6917998129b758f19755c4c}


Definition at line {\bf 21} of file {\bf sample\+\_\+nr\+\_\+cnt\+\_\+mimo.\+vhd}.

\index{sample\+\_\+nr\+\_\+cnt\+\_\+mimo@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo}!clk@{clk}}
\index{clk@{clk}!sample\+\_\+nr\+\_\+cnt\+\_\+mimo@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsample__nr__cnt__mimo_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 24} of file {\bf sample\+\_\+nr\+\_\+cnt\+\_\+mimo.\+vhd}.

\index{sample\+\_\+nr\+\_\+cnt\+\_\+mimo@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo}!clr\+\_\+smpl\+\_\+nr@{clr\+\_\+smpl\+\_\+nr}}
\index{clr\+\_\+smpl\+\_\+nr@{clr\+\_\+smpl\+\_\+nr}!sample\+\_\+nr\+\_\+cnt\+\_\+mimo@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo}}
\paragraph[{clr\+\_\+smpl\+\_\+nr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clr\+\_\+smpl\+\_\+nr} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsample__nr__cnt__mimo_a7dc04539ef5d77088c29f5be14be5a27}


Definition at line {\bf 34} of file {\bf sample\+\_\+nr\+\_\+cnt\+\_\+mimo.\+vhd}.

\index{sample\+\_\+nr\+\_\+cnt\+\_\+mimo@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo}!en@{en}}
\index{en@{en}!sample\+\_\+nr\+\_\+cnt\+\_\+mimo@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo}}
\paragraph[{en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsample__nr__cnt__mimo_adcf9c6f5161d039addbda5819bee64a3}


Definition at line {\bf 26} of file {\bf sample\+\_\+nr\+\_\+cnt\+\_\+mimo.\+vhd}.

\index{sample\+\_\+nr\+\_\+cnt\+\_\+mimo@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo}!fifo\+\_\+wr@{fifo\+\_\+wr}}
\index{fifo\+\_\+wr@{fifo\+\_\+wr}!sample\+\_\+nr\+\_\+cnt\+\_\+mimo@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo}}
\paragraph[{fifo\+\_\+wr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+wr} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsample__nr__cnt__mimo_adcc6c1a910c614a254c2271b8ac4a411}


Definition at line {\bf 27} of file {\bf sample\+\_\+nr\+\_\+cnt\+\_\+mimo.\+vhd}.

\index{sample\+\_\+nr\+\_\+cnt\+\_\+mimo@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo}!ieee@{ieee}}
\index{ieee@{ieee}!sample\+\_\+nr\+\_\+cnt\+\_\+mimo@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classsample__nr__cnt__mimo_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 8} of file {\bf sample\+\_\+nr\+\_\+cnt\+\_\+mimo.\+vhd}.

\index{sample\+\_\+nr\+\_\+cnt\+\_\+mimo@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo}!lpm@{lpm}}
\index{lpm@{lpm}!sample\+\_\+nr\+\_\+cnt\+\_\+mimo@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo}}
\paragraph[{lpm}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lpm}\hspace{0.3cm}{\ttfamily [Library]}}\label{classsample__nr__cnt__mimo_ad199d1d41d7313661bf2028e50b8f485}


Definition at line {\bf 12} of file {\bf sample\+\_\+nr\+\_\+cnt\+\_\+mimo.\+vhd}.

\index{sample\+\_\+nr\+\_\+cnt\+\_\+mimo@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo}!mimo\+\_\+en@{mimo\+\_\+en}}
\index{mimo\+\_\+en@{mimo\+\_\+en}!sample\+\_\+nr\+\_\+cnt\+\_\+mimo@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo}}
\paragraph[{mimo\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mimo\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsample__nr__cnt__mimo_a0c57670aee4f9fbfa3c286573012965a}


Definition at line {\bf 28} of file {\bf sample\+\_\+nr\+\_\+cnt\+\_\+mimo.\+vhd}.

\index{sample\+\_\+nr\+\_\+cnt\+\_\+mimo@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!sample\+\_\+nr\+\_\+cnt\+\_\+mimo@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classsample__nr__cnt__mimo_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 10} of file {\bf sample\+\_\+nr\+\_\+cnt\+\_\+mimo.\+vhd}.

\index{sample\+\_\+nr\+\_\+cnt\+\_\+mimo@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!sample\+\_\+nr\+\_\+cnt\+\_\+mimo@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsample__nr__cnt__mimo_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 25} of file {\bf sample\+\_\+nr\+\_\+cnt\+\_\+mimo.\+vhd}.

\index{sample\+\_\+nr\+\_\+cnt\+\_\+mimo@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo}!sample\+\_\+nr@{sample\+\_\+nr}}
\index{sample\+\_\+nr@{sample\+\_\+nr}!sample\+\_\+nr\+\_\+cnt\+\_\+mimo@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo}}
\paragraph[{sample\+\_\+nr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sample\+\_\+nr} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsample__nr__cnt__mimo_a10caf9163ea09d180b51375d18e6c77e}


Definition at line {\bf 31} of file {\bf sample\+\_\+nr\+\_\+cnt\+\_\+mimo.\+vhd}.

\index{sample\+\_\+nr\+\_\+cnt\+\_\+mimo@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!sample\+\_\+nr\+\_\+cnt\+\_\+mimo@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classsample__nr__cnt__mimo_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 9} of file {\bf sample\+\_\+nr\+\_\+cnt\+\_\+mimo.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+packets/{\bf sample\+\_\+nr\+\_\+cnt\+\_\+mimo.\+vhd}\end{DoxyCompactItemize}
