**A VHDL project for a FPGA board Box** <br/> 
Simulation of the famous game 'Catch The Mole' on a FPGA board (Altera Cyclone V) using VHDL.

**If you publish any work which uses the code stored in this project, please cite the following creators:** <br/>
Sergio Abascià, Gianluca Azzollini, Alberto Carlo  Maria Mancino

**Developers** <br/>
Sergio Abascià
Gianluca Azzollini  
Alberto Carlo Maria Mancino

**Contacts** <br/>
We are happy to help you with any question. Please contact us on our mails: <br/>
sergio05.abascia@gmail.com <br/>
azzollinigianluca@gmail.com <br/>
alberto.mancino94@gmail.com <br/>

<br/>
<br/>
<img src="https://github.com/azzollinigianluca95/Catch-the-mole---a-VHDL-project-for-a-FPGA-board/blob/master/Catch_the_mole_win.png" width="380">
