Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun May 12 09:38:06 2019
| Host         : DESKTOP-M866AGS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ddu_timing_summary_routed.rpt -pb ddu_timing_summary_routed.pb -rpx ddu_timing_summary_routed.rpx -warn_on_violation
| Design       : ddu
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 544 register/latch pins with no clock driven by root clock pin: cont (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU_sim/aluexe_maker/alu_op_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU_sim/aluexe_maker/alu_op_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU_sim/aluexe_maker/alu_op_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU_sim/aluexe_maker/alu_op_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: CPU_sim/ctrl/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CPU_sim/ctrl/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CPU_sim/ctrl/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: CPU_sim/ctrl/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CPU_sim/ctrl/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: CPU_sim/ctrl/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CPU_sim/ctrl/FSM_onehot_state_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: CPU_sim/ctrl/FSM_onehot_state_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CPU_sim/ctrl/FSM_onehot_state_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: CPU_sim/ctrl/FSM_onehot_state_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU_sim/ctrl/ir_write_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU_sim/ctrl/mem_read_reg/L7/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_sim/ir/ir_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_sim/ir/ir_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CPU_sim/ir/ir_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CPU_sim/ir/ir_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CPU_sim/ir/ir_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CPU_sim/ir/ir_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_sim/ir/ir_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CPU_sim/ir/ir_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CPU_sim/ir/ir_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_sim/ir/ir_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_sim/ir/ir_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_sim/ir/ir_reg[5]/Q (HIGH)

 There are 580 register/latch pins with no clock driven by root clock pin: clk_board_reg/Q (HIGH)

 There are 544 register/latch pins with no clock driven by root clock pin: clkt_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3706 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 52 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.437        0.000                      0                  100        0.043        0.000                      0                  100        3.000        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_board100            {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_board100                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        195.437        0.000                      0                  100        0.360        0.000                      0                  100       13.360        0.000                       0                    54  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      195.465        0.000                      0                  100        0.360        0.000                      0                  100       13.360        0.000                       0                    54  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        195.437        0.000                      0                  100        0.043        0.000                      0                  100  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      195.437        0.000                      0                  100        0.043        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_board100
  To Clock:  clk_board100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_board100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_board100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      195.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.360ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.437ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.704ns (18.574%)  route 3.086ns (81.426%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.723     2.884    segmental/clear
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    segmental/clk_out1
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[0]/C
                         clock pessimism              0.575   199.067    
                         clock uncertainty           -0.318   198.750    
    SLICE_X45Y88         FDRE (Setup_fdre_C_R)       -0.429   198.321    segmental/count_reg[0]
  -------------------------------------------------------------------
                         required time                        198.321    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                195.437    

Slack (MET) :             195.437ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.704ns (18.574%)  route 3.086ns (81.426%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.723     2.884    segmental/clear
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    segmental/clk_out1
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[1]/C
                         clock pessimism              0.575   199.067    
                         clock uncertainty           -0.318   198.750    
    SLICE_X45Y88         FDRE (Setup_fdre_C_R)       -0.429   198.321    segmental/count_reg[1]
  -------------------------------------------------------------------
                         required time                        198.321    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                195.437    

Slack (MET) :             195.437ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.704ns (18.574%)  route 3.086ns (81.426%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.723     2.884    segmental/clear
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    segmental/clk_out1
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[2]/C
                         clock pessimism              0.575   199.067    
                         clock uncertainty           -0.318   198.750    
    SLICE_X45Y88         FDRE (Setup_fdre_C_R)       -0.429   198.321    segmental/count_reg[2]
  -------------------------------------------------------------------
                         required time                        198.321    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                195.437    

Slack (MET) :             195.437ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.704ns (18.574%)  route 3.086ns (81.426%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.723     2.884    segmental/clear
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    segmental/clk_out1
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[3]/C
                         clock pessimism              0.575   199.067    
                         clock uncertainty           -0.318   198.750    
    SLICE_X45Y88         FDRE (Setup_fdre_C_R)       -0.429   198.321    segmental/count_reg[3]
  -------------------------------------------------------------------
                         required time                        198.321    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                195.437    

Slack (MET) :             195.487ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.704ns (18.817%)  route 3.037ns (81.183%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.674     2.835    segmental/clear
    SLICE_X45Y89         FDRE                                         r  segmental/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.513   198.493    segmental/clk_out1
    SLICE_X45Y89         FDRE                                         r  segmental/count_reg[4]/C
                         clock pessimism              0.575   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X45Y89         FDRE (Setup_fdre_C_R)       -0.429   198.322    segmental/count_reg[4]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                195.487    

Slack (MET) :             195.487ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.704ns (18.817%)  route 3.037ns (81.183%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.674     2.835    segmental/clear
    SLICE_X45Y89         FDRE                                         r  segmental/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.513   198.493    segmental/clk_out1
    SLICE_X45Y89         FDRE                                         r  segmental/count_reg[5]/C
                         clock pessimism              0.575   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X45Y89         FDRE (Setup_fdre_C_R)       -0.429   198.322    segmental/count_reg[5]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                195.487    

Slack (MET) :             195.487ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.704ns (18.817%)  route 3.037ns (81.183%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.674     2.835    segmental/clear
    SLICE_X45Y89         FDRE                                         r  segmental/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.513   198.493    segmental/clk_out1
    SLICE_X45Y89         FDRE                                         r  segmental/count_reg[6]/C
                         clock pessimism              0.575   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X45Y89         FDRE (Setup_fdre_C_R)       -0.429   198.322    segmental/count_reg[6]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                195.487    

Slack (MET) :             195.487ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.704ns (18.817%)  route 3.037ns (81.183%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.674     2.835    segmental/clear
    SLICE_X45Y89         FDRE                                         r  segmental/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.513   198.493    segmental/clk_out1
    SLICE_X45Y89         FDRE                                         r  segmental/count_reg[7]/C
                         clock pessimism              0.575   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X45Y89         FDRE (Setup_fdre_C_R)       -0.429   198.322    segmental/count_reg[7]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                195.487    

Slack (MET) :             195.503ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.704ns (18.887%)  route 3.023ns (81.113%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 198.495 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.660     2.821    segmental/clear
    SLICE_X45Y95         FDRE                                         r  segmental/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.515   198.495    segmental/clk_out1
    SLICE_X45Y95         FDRE                                         r  segmental/count_reg[28]/C
                         clock pessimism              0.575   199.070    
                         clock uncertainty           -0.318   198.753    
    SLICE_X45Y95         FDRE (Setup_fdre_C_R)       -0.429   198.324    segmental/count_reg[28]
  -------------------------------------------------------------------
                         required time                        198.324    
                         arrival time                          -2.821    
  -------------------------------------------------------------------
                         slack                                195.503    

Slack (MET) :             195.503ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.704ns (18.887%)  route 3.023ns (81.113%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 198.495 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.660     2.821    segmental/clear
    SLICE_X45Y95         FDRE                                         r  segmental/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.515   198.495    segmental/clk_out1
    SLICE_X45Y95         FDRE                                         r  segmental/count_reg[29]/C
                         clock pessimism              0.575   199.070    
                         clock uncertainty           -0.318   198.753    
    SLICE_X45Y95         FDRE (Setup_fdre_C_R)       -0.429   198.324    segmental/count_reg[29]
  -------------------------------------------------------------------
                         required time                        198.324    
                         arrival time                          -2.821    
  -------------------------------------------------------------------
                         slack                                195.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_board_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.254ns (54.704%)  route 0.210ns (45.296%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    clk_boardtmp
    SLICE_X50Y96         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  cnt_reg[6]/Q
                         net (fo=2, routed)           0.064    -0.371    cnt_reg[6]
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.326 r  cnt[0]_i_4/O
                         net (fo=2, routed)           0.146    -0.180    cnt[0]_i_4_n_1
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.135 r  clk_board_i_1/O
                         net (fo=1, routed)           0.000    -0.135    clk_board_i_1_n_1
    SLICE_X51Y96         FDRE                                         r  clk_board_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    clk_boardtmp
    SLICE_X51Y96         FDRE                                         r  clk_board_reg/C
                         clock pessimism              0.252    -0.586    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.091    -0.495    clk_board_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 segmental/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.234ns (40.257%)  route 0.347ns (59.743%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.567    -0.597    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  segmental/count_reg[10]/Q
                         net (fo=2, routed)           0.071    -0.386    segmental/count_reg[10]
    SLICE_X44Y90         LUT6 (Prop_lut6_I1_O)        0.045    -0.341 r  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.277    -0.064    segmental/num[2]_i_4_n_1
    SLICE_X46Y92         LUT5 (Prop_lut5_I2_O)        0.048    -0.016 r  segmental/num[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.016    segmental/num[1]_i_1_n_1
    SLICE_X46Y92         FDRE                                         r  segmental/num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    segmental/clk_out1
    SLICE_X46Y92         FDRE                                         r  segmental/num_reg[1]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X46Y92         FDRE (Hold_fdre_C_D)         0.131    -0.431    segmental/num_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 segmental/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.231ns (39.947%)  route 0.347ns (60.053%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.567    -0.597    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  segmental/count_reg[10]/Q
                         net (fo=2, routed)           0.071    -0.386    segmental/count_reg[10]
    SLICE_X44Y90         LUT6 (Prop_lut6_I1_O)        0.045    -0.341 r  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.277    -0.064    segmental/num[2]_i_4_n_1
    SLICE_X46Y92         LUT4 (Prop_lut4_I2_O)        0.045    -0.019 r  segmental/num[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.019    segmental/num[0]_i_1_n_1
    SLICE_X46Y92         FDRE                                         r  segmental/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    segmental/clk_out1
    SLICE_X46Y92         FDRE                                         r  segmental/num_reg[0]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X46Y92         FDRE (Hold_fdre_C_D)         0.120    -0.442    segmental/num_reg[0]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.254ns (49.190%)  route 0.262ns (50.810%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    clk_boardtmp
    SLICE_X50Y96         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  cnt_reg[6]/Q
                         net (fo=2, routed)           0.064    -0.371    cnt_reg[6]
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.326 f  cnt[0]_i_4/O
                         net (fo=2, routed)           0.060    -0.266    cnt[0]_i_4_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.045    -0.221 r  cnt[0]_i_1/O
                         net (fo=16, routed)          0.138    -0.083    clear
    SLICE_X50Y97         FDRE                                         r  cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    clk_boardtmp
    SLICE_X50Y97         FDRE                                         r  cnt_reg[10]/C
                         clock pessimism              0.255    -0.582    
    SLICE_X50Y97         FDRE (Hold_fdre_C_R)         0.009    -0.573    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.254ns (49.190%)  route 0.262ns (50.810%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    clk_boardtmp
    SLICE_X50Y96         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  cnt_reg[6]/Q
                         net (fo=2, routed)           0.064    -0.371    cnt_reg[6]
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.326 f  cnt[0]_i_4/O
                         net (fo=2, routed)           0.060    -0.266    cnt[0]_i_4_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.045    -0.221 r  cnt[0]_i_1/O
                         net (fo=16, routed)          0.138    -0.083    clear
    SLICE_X50Y97         FDRE                                         r  cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    clk_boardtmp
    SLICE_X50Y97         FDRE                                         r  cnt_reg[11]/C
                         clock pessimism              0.255    -0.582    
    SLICE_X50Y97         FDRE (Hold_fdre_C_R)         0.009    -0.573    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.254ns (49.190%)  route 0.262ns (50.810%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    clk_boardtmp
    SLICE_X50Y96         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  cnt_reg[6]/Q
                         net (fo=2, routed)           0.064    -0.371    cnt_reg[6]
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.326 f  cnt[0]_i_4/O
                         net (fo=2, routed)           0.060    -0.266    cnt[0]_i_4_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.045    -0.221 r  cnt[0]_i_1/O
                         net (fo=16, routed)          0.138    -0.083    clear
    SLICE_X50Y97         FDRE                                         r  cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    clk_boardtmp
    SLICE_X50Y97         FDRE                                         r  cnt_reg[8]/C
                         clock pessimism              0.255    -0.582    
    SLICE_X50Y97         FDRE (Hold_fdre_C_R)         0.009    -0.573    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.254ns (49.190%)  route 0.262ns (50.810%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    clk_boardtmp
    SLICE_X50Y96         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  cnt_reg[6]/Q
                         net (fo=2, routed)           0.064    -0.371    cnt_reg[6]
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.326 f  cnt[0]_i_4/O
                         net (fo=2, routed)           0.060    -0.266    cnt[0]_i_4_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.045    -0.221 r  cnt[0]_i_1/O
                         net (fo=16, routed)          0.138    -0.083    clear
    SLICE_X50Y97         FDRE                                         r  cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    clk_boardtmp
    SLICE_X50Y97         FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.255    -0.582    
    SLICE_X50Y97         FDRE (Hold_fdre_C_R)         0.009    -0.573    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.274ns (43.312%)  route 0.359ns (56.688%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    clk_boardtmp
    SLICE_X50Y95         FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.359    -0.077    cnt_reg_n_1_[2]
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.033 r  cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.033    cnt_reg[0]_i_2_n_6
    SLICE_X50Y95         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    clk_boardtmp
    SLICE_X50Y95         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.134    -0.465    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 segmental/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.256ns (42.109%)  route 0.352ns (57.891%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.566    -0.598    segmental/clk_out1
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  segmental/count_reg[0]/Q
                         net (fo=2, routed)           0.352    -0.105    segmental/count_reg[0]
    SLICE_X45Y88         LUT1 (Prop_lut1_I0_O)        0.045    -0.060 r  segmental/count[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.060    segmental/count[0]_i_3_n_1
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.010 r  segmental/count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.010    segmental/count_reg[0]_i_2_n_8
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    segmental/clk_out1
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[0]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X45Y88         FDRE (Hold_fdre_C_D)         0.105    -0.493    segmental/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 segmental/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.256ns (42.109%)  route 0.352ns (57.891%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.568    -0.596    segmental/clk_out1
    SLICE_X45Y93         FDRE                                         r  segmental/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  segmental/count_reg[20]/Q
                         net (fo=2, routed)           0.352    -0.103    segmental/count_reg[20]
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.012 r  segmental/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.012    segmental/count_reg[20]_i_1_n_8
    SLICE_X45Y93         FDRE                                         r  segmental/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.838    -0.835    segmental/clk_out1
    SLICE_X45Y93         FDRE                                         r  segmental/count_reg[20]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X45Y93         FDRE (Hold_fdre_C_D)         0.105    -0.491    segmental/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.503    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { nolabel_line20/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   nolabel_line20/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y98     cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y98     cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y98     cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y95     cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y95     cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y95     cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y96     cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y96     cnt_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X45Y90     segmental/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X45Y90     segmental/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X45Y89     segmental/count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y98     cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y98     cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y98     cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     cnt_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line20/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   nolabel_line20/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_board100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      195.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.360ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.465ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.704ns (18.574%)  route 3.086ns (81.426%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.723     2.884    segmental/clear
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    segmental/clk_out1
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[0]/C
                         clock pessimism              0.575   199.067    
                         clock uncertainty           -0.289   198.778    
    SLICE_X45Y88         FDRE (Setup_fdre_C_R)       -0.429   198.349    segmental/count_reg[0]
  -------------------------------------------------------------------
                         required time                        198.349    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                195.465    

Slack (MET) :             195.465ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.704ns (18.574%)  route 3.086ns (81.426%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.723     2.884    segmental/clear
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    segmental/clk_out1
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[1]/C
                         clock pessimism              0.575   199.067    
                         clock uncertainty           -0.289   198.778    
    SLICE_X45Y88         FDRE (Setup_fdre_C_R)       -0.429   198.349    segmental/count_reg[1]
  -------------------------------------------------------------------
                         required time                        198.349    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                195.465    

Slack (MET) :             195.465ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.704ns (18.574%)  route 3.086ns (81.426%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.723     2.884    segmental/clear
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    segmental/clk_out1
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[2]/C
                         clock pessimism              0.575   199.067    
                         clock uncertainty           -0.289   198.778    
    SLICE_X45Y88         FDRE (Setup_fdre_C_R)       -0.429   198.349    segmental/count_reg[2]
  -------------------------------------------------------------------
                         required time                        198.349    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                195.465    

Slack (MET) :             195.465ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.704ns (18.574%)  route 3.086ns (81.426%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.723     2.884    segmental/clear
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    segmental/clk_out1
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[3]/C
                         clock pessimism              0.575   199.067    
                         clock uncertainty           -0.289   198.778    
    SLICE_X45Y88         FDRE (Setup_fdre_C_R)       -0.429   198.349    segmental/count_reg[3]
  -------------------------------------------------------------------
                         required time                        198.349    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                195.465    

Slack (MET) :             195.515ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.704ns (18.817%)  route 3.037ns (81.183%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.674     2.835    segmental/clear
    SLICE_X45Y89         FDRE                                         r  segmental/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.513   198.493    segmental/clk_out1
    SLICE_X45Y89         FDRE                                         r  segmental/count_reg[4]/C
                         clock pessimism              0.575   199.068    
                         clock uncertainty           -0.289   198.779    
    SLICE_X45Y89         FDRE (Setup_fdre_C_R)       -0.429   198.350    segmental/count_reg[4]
  -------------------------------------------------------------------
                         required time                        198.350    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                195.515    

Slack (MET) :             195.515ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.704ns (18.817%)  route 3.037ns (81.183%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.674     2.835    segmental/clear
    SLICE_X45Y89         FDRE                                         r  segmental/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.513   198.493    segmental/clk_out1
    SLICE_X45Y89         FDRE                                         r  segmental/count_reg[5]/C
                         clock pessimism              0.575   199.068    
                         clock uncertainty           -0.289   198.779    
    SLICE_X45Y89         FDRE (Setup_fdre_C_R)       -0.429   198.350    segmental/count_reg[5]
  -------------------------------------------------------------------
                         required time                        198.350    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                195.515    

Slack (MET) :             195.515ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.704ns (18.817%)  route 3.037ns (81.183%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.674     2.835    segmental/clear
    SLICE_X45Y89         FDRE                                         r  segmental/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.513   198.493    segmental/clk_out1
    SLICE_X45Y89         FDRE                                         r  segmental/count_reg[6]/C
                         clock pessimism              0.575   199.068    
                         clock uncertainty           -0.289   198.779    
    SLICE_X45Y89         FDRE (Setup_fdre_C_R)       -0.429   198.350    segmental/count_reg[6]
  -------------------------------------------------------------------
                         required time                        198.350    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                195.515    

Slack (MET) :             195.515ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.704ns (18.817%)  route 3.037ns (81.183%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.674     2.835    segmental/clear
    SLICE_X45Y89         FDRE                                         r  segmental/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.513   198.493    segmental/clk_out1
    SLICE_X45Y89         FDRE                                         r  segmental/count_reg[7]/C
                         clock pessimism              0.575   199.068    
                         clock uncertainty           -0.289   198.779    
    SLICE_X45Y89         FDRE (Setup_fdre_C_R)       -0.429   198.350    segmental/count_reg[7]
  -------------------------------------------------------------------
                         required time                        198.350    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                195.515    

Slack (MET) :             195.531ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.704ns (18.887%)  route 3.023ns (81.113%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 198.495 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.660     2.821    segmental/clear
    SLICE_X45Y95         FDRE                                         r  segmental/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.515   198.495    segmental/clk_out1
    SLICE_X45Y95         FDRE                                         r  segmental/count_reg[28]/C
                         clock pessimism              0.575   199.070    
                         clock uncertainty           -0.289   198.781    
    SLICE_X45Y95         FDRE (Setup_fdre_C_R)       -0.429   198.352    segmental/count_reg[28]
  -------------------------------------------------------------------
                         required time                        198.352    
                         arrival time                          -2.821    
  -------------------------------------------------------------------
                         slack                                195.531    

Slack (MET) :             195.531ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.704ns (18.887%)  route 3.023ns (81.113%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 198.495 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.660     2.821    segmental/clear
    SLICE_X45Y95         FDRE                                         r  segmental/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.515   198.495    segmental/clk_out1
    SLICE_X45Y95         FDRE                                         r  segmental/count_reg[29]/C
                         clock pessimism              0.575   199.070    
                         clock uncertainty           -0.289   198.781    
    SLICE_X45Y95         FDRE (Setup_fdre_C_R)       -0.429   198.352    segmental/count_reg[29]
  -------------------------------------------------------------------
                         required time                        198.352    
                         arrival time                          -2.821    
  -------------------------------------------------------------------
                         slack                                195.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_board_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.254ns (54.704%)  route 0.210ns (45.296%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    clk_boardtmp
    SLICE_X50Y96         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  cnt_reg[6]/Q
                         net (fo=2, routed)           0.064    -0.371    cnt_reg[6]
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.326 r  cnt[0]_i_4/O
                         net (fo=2, routed)           0.146    -0.180    cnt[0]_i_4_n_1
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.135 r  clk_board_i_1/O
                         net (fo=1, routed)           0.000    -0.135    clk_board_i_1_n_1
    SLICE_X51Y96         FDRE                                         r  clk_board_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    clk_boardtmp
    SLICE_X51Y96         FDRE                                         r  clk_board_reg/C
                         clock pessimism              0.252    -0.586    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.091    -0.495    clk_board_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 segmental/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.234ns (40.257%)  route 0.347ns (59.743%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.567    -0.597    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  segmental/count_reg[10]/Q
                         net (fo=2, routed)           0.071    -0.386    segmental/count_reg[10]
    SLICE_X44Y90         LUT6 (Prop_lut6_I1_O)        0.045    -0.341 r  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.277    -0.064    segmental/num[2]_i_4_n_1
    SLICE_X46Y92         LUT5 (Prop_lut5_I2_O)        0.048    -0.016 r  segmental/num[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.016    segmental/num[1]_i_1_n_1
    SLICE_X46Y92         FDRE                                         r  segmental/num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    segmental/clk_out1
    SLICE_X46Y92         FDRE                                         r  segmental/num_reg[1]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X46Y92         FDRE (Hold_fdre_C_D)         0.131    -0.431    segmental/num_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 segmental/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.231ns (39.947%)  route 0.347ns (60.053%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.567    -0.597    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  segmental/count_reg[10]/Q
                         net (fo=2, routed)           0.071    -0.386    segmental/count_reg[10]
    SLICE_X44Y90         LUT6 (Prop_lut6_I1_O)        0.045    -0.341 r  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.277    -0.064    segmental/num[2]_i_4_n_1
    SLICE_X46Y92         LUT4 (Prop_lut4_I2_O)        0.045    -0.019 r  segmental/num[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.019    segmental/num[0]_i_1_n_1
    SLICE_X46Y92         FDRE                                         r  segmental/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    segmental/clk_out1
    SLICE_X46Y92         FDRE                                         r  segmental/num_reg[0]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X46Y92         FDRE (Hold_fdre_C_D)         0.120    -0.442    segmental/num_reg[0]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.254ns (49.190%)  route 0.262ns (50.810%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    clk_boardtmp
    SLICE_X50Y96         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  cnt_reg[6]/Q
                         net (fo=2, routed)           0.064    -0.371    cnt_reg[6]
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.326 f  cnt[0]_i_4/O
                         net (fo=2, routed)           0.060    -0.266    cnt[0]_i_4_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.045    -0.221 r  cnt[0]_i_1/O
                         net (fo=16, routed)          0.138    -0.083    clear
    SLICE_X50Y97         FDRE                                         r  cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    clk_boardtmp
    SLICE_X50Y97         FDRE                                         r  cnt_reg[10]/C
                         clock pessimism              0.255    -0.582    
    SLICE_X50Y97         FDRE (Hold_fdre_C_R)         0.009    -0.573    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.254ns (49.190%)  route 0.262ns (50.810%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    clk_boardtmp
    SLICE_X50Y96         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  cnt_reg[6]/Q
                         net (fo=2, routed)           0.064    -0.371    cnt_reg[6]
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.326 f  cnt[0]_i_4/O
                         net (fo=2, routed)           0.060    -0.266    cnt[0]_i_4_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.045    -0.221 r  cnt[0]_i_1/O
                         net (fo=16, routed)          0.138    -0.083    clear
    SLICE_X50Y97         FDRE                                         r  cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    clk_boardtmp
    SLICE_X50Y97         FDRE                                         r  cnt_reg[11]/C
                         clock pessimism              0.255    -0.582    
    SLICE_X50Y97         FDRE (Hold_fdre_C_R)         0.009    -0.573    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.254ns (49.190%)  route 0.262ns (50.810%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    clk_boardtmp
    SLICE_X50Y96         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  cnt_reg[6]/Q
                         net (fo=2, routed)           0.064    -0.371    cnt_reg[6]
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.326 f  cnt[0]_i_4/O
                         net (fo=2, routed)           0.060    -0.266    cnt[0]_i_4_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.045    -0.221 r  cnt[0]_i_1/O
                         net (fo=16, routed)          0.138    -0.083    clear
    SLICE_X50Y97         FDRE                                         r  cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    clk_boardtmp
    SLICE_X50Y97         FDRE                                         r  cnt_reg[8]/C
                         clock pessimism              0.255    -0.582    
    SLICE_X50Y97         FDRE (Hold_fdre_C_R)         0.009    -0.573    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.254ns (49.190%)  route 0.262ns (50.810%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    clk_boardtmp
    SLICE_X50Y96         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  cnt_reg[6]/Q
                         net (fo=2, routed)           0.064    -0.371    cnt_reg[6]
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.326 f  cnt[0]_i_4/O
                         net (fo=2, routed)           0.060    -0.266    cnt[0]_i_4_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.045    -0.221 r  cnt[0]_i_1/O
                         net (fo=16, routed)          0.138    -0.083    clear
    SLICE_X50Y97         FDRE                                         r  cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    clk_boardtmp
    SLICE_X50Y97         FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.255    -0.582    
    SLICE_X50Y97         FDRE (Hold_fdre_C_R)         0.009    -0.573    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.274ns (43.312%)  route 0.359ns (56.688%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    clk_boardtmp
    SLICE_X50Y95         FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.359    -0.077    cnt_reg_n_1_[2]
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.033 r  cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.033    cnt_reg[0]_i_2_n_6
    SLICE_X50Y95         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    clk_boardtmp
    SLICE_X50Y95         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.134    -0.465    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 segmental/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.256ns (42.109%)  route 0.352ns (57.891%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.566    -0.598    segmental/clk_out1
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  segmental/count_reg[0]/Q
                         net (fo=2, routed)           0.352    -0.105    segmental/count_reg[0]
    SLICE_X45Y88         LUT1 (Prop_lut1_I0_O)        0.045    -0.060 r  segmental/count[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.060    segmental/count[0]_i_3_n_1
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.010 r  segmental/count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.010    segmental/count_reg[0]_i_2_n_8
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    segmental/clk_out1
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[0]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X45Y88         FDRE (Hold_fdre_C_D)         0.105    -0.493    segmental/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 segmental/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.256ns (42.109%)  route 0.352ns (57.891%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.568    -0.596    segmental/clk_out1
    SLICE_X45Y93         FDRE                                         r  segmental/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  segmental/count_reg[20]/Q
                         net (fo=2, routed)           0.352    -0.103    segmental/count_reg[20]
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.012 r  segmental/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.012    segmental/count_reg[20]_i_1_n_8
    SLICE_X45Y93         FDRE                                         r  segmental/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.838    -0.835    segmental/clk_out1
    SLICE_X45Y93         FDRE                                         r  segmental/count_reg[20]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X45Y93         FDRE (Hold_fdre_C_D)         0.105    -0.491    segmental/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.503    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { nolabel_line20/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   nolabel_line20/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y98     cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y98     cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y98     cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y95     cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y95     cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y95     cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y96     cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y96     cnt_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X45Y90     segmental/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X45Y90     segmental/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X45Y89     segmental/count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y98     cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y98     cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y98     cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     cnt_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line20/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   nolabel_line20/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      195.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.437ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.704ns (18.574%)  route 3.086ns (81.426%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.723     2.884    segmental/clear
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    segmental/clk_out1
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[0]/C
                         clock pessimism              0.575   199.067    
                         clock uncertainty           -0.318   198.750    
    SLICE_X45Y88         FDRE (Setup_fdre_C_R)       -0.429   198.321    segmental/count_reg[0]
  -------------------------------------------------------------------
                         required time                        198.321    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                195.437    

Slack (MET) :             195.437ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.704ns (18.574%)  route 3.086ns (81.426%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.723     2.884    segmental/clear
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    segmental/clk_out1
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[1]/C
                         clock pessimism              0.575   199.067    
                         clock uncertainty           -0.318   198.750    
    SLICE_X45Y88         FDRE (Setup_fdre_C_R)       -0.429   198.321    segmental/count_reg[1]
  -------------------------------------------------------------------
                         required time                        198.321    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                195.437    

Slack (MET) :             195.437ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.704ns (18.574%)  route 3.086ns (81.426%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.723     2.884    segmental/clear
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    segmental/clk_out1
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[2]/C
                         clock pessimism              0.575   199.067    
                         clock uncertainty           -0.318   198.750    
    SLICE_X45Y88         FDRE (Setup_fdre_C_R)       -0.429   198.321    segmental/count_reg[2]
  -------------------------------------------------------------------
                         required time                        198.321    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                195.437    

Slack (MET) :             195.437ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.704ns (18.574%)  route 3.086ns (81.426%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.723     2.884    segmental/clear
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    segmental/clk_out1
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[3]/C
                         clock pessimism              0.575   199.067    
                         clock uncertainty           -0.318   198.750    
    SLICE_X45Y88         FDRE (Setup_fdre_C_R)       -0.429   198.321    segmental/count_reg[3]
  -------------------------------------------------------------------
                         required time                        198.321    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                195.437    

Slack (MET) :             195.487ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.704ns (18.817%)  route 3.037ns (81.183%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.674     2.835    segmental/clear
    SLICE_X45Y89         FDRE                                         r  segmental/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.513   198.493    segmental/clk_out1
    SLICE_X45Y89         FDRE                                         r  segmental/count_reg[4]/C
                         clock pessimism              0.575   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X45Y89         FDRE (Setup_fdre_C_R)       -0.429   198.322    segmental/count_reg[4]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                195.487    

Slack (MET) :             195.487ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.704ns (18.817%)  route 3.037ns (81.183%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.674     2.835    segmental/clear
    SLICE_X45Y89         FDRE                                         r  segmental/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.513   198.493    segmental/clk_out1
    SLICE_X45Y89         FDRE                                         r  segmental/count_reg[5]/C
                         clock pessimism              0.575   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X45Y89         FDRE (Setup_fdre_C_R)       -0.429   198.322    segmental/count_reg[5]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                195.487    

Slack (MET) :             195.487ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.704ns (18.817%)  route 3.037ns (81.183%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.674     2.835    segmental/clear
    SLICE_X45Y89         FDRE                                         r  segmental/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.513   198.493    segmental/clk_out1
    SLICE_X45Y89         FDRE                                         r  segmental/count_reg[6]/C
                         clock pessimism              0.575   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X45Y89         FDRE (Setup_fdre_C_R)       -0.429   198.322    segmental/count_reg[6]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                195.487    

Slack (MET) :             195.487ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.704ns (18.817%)  route 3.037ns (81.183%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.674     2.835    segmental/clear
    SLICE_X45Y89         FDRE                                         r  segmental/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.513   198.493    segmental/clk_out1
    SLICE_X45Y89         FDRE                                         r  segmental/count_reg[7]/C
                         clock pessimism              0.575   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X45Y89         FDRE (Setup_fdre_C_R)       -0.429   198.322    segmental/count_reg[7]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                195.487    

Slack (MET) :             195.503ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.704ns (18.887%)  route 3.023ns (81.113%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 198.495 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.660     2.821    segmental/clear
    SLICE_X45Y95         FDRE                                         r  segmental/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.515   198.495    segmental/clk_out1
    SLICE_X45Y95         FDRE                                         r  segmental/count_reg[28]/C
                         clock pessimism              0.575   199.070    
                         clock uncertainty           -0.318   198.753    
    SLICE_X45Y95         FDRE (Setup_fdre_C_R)       -0.429   198.324    segmental/count_reg[28]
  -------------------------------------------------------------------
                         required time                        198.324    
                         arrival time                          -2.821    
  -------------------------------------------------------------------
                         slack                                195.503    

Slack (MET) :             195.503ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.704ns (18.887%)  route 3.023ns (81.113%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 198.495 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.660     2.821    segmental/clear
    SLICE_X45Y95         FDRE                                         r  segmental/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.515   198.495    segmental/clk_out1
    SLICE_X45Y95         FDRE                                         r  segmental/count_reg[29]/C
                         clock pessimism              0.575   199.070    
                         clock uncertainty           -0.318   198.753    
    SLICE_X45Y95         FDRE (Setup_fdre_C_R)       -0.429   198.324    segmental/count_reg[29]
  -------------------------------------------------------------------
                         required time                        198.324    
                         arrival time                          -2.821    
  -------------------------------------------------------------------
                         slack                                195.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_board_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.254ns (54.704%)  route 0.210ns (45.296%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    clk_boardtmp
    SLICE_X50Y96         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  cnt_reg[6]/Q
                         net (fo=2, routed)           0.064    -0.371    cnt_reg[6]
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.326 r  cnt[0]_i_4/O
                         net (fo=2, routed)           0.146    -0.180    cnt[0]_i_4_n_1
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.135 r  clk_board_i_1/O
                         net (fo=1, routed)           0.000    -0.135    clk_board_i_1_n_1
    SLICE_X51Y96         FDRE                                         r  clk_board_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    clk_boardtmp
    SLICE_X51Y96         FDRE                                         r  clk_board_reg/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.091    -0.178    clk_board_reg
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 segmental/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.234ns (40.257%)  route 0.347ns (59.743%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.567    -0.597    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  segmental/count_reg[10]/Q
                         net (fo=2, routed)           0.071    -0.386    segmental/count_reg[10]
    SLICE_X44Y90         LUT6 (Prop_lut6_I1_O)        0.045    -0.341 r  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.277    -0.064    segmental/num[2]_i_4_n_1
    SLICE_X46Y92         LUT5 (Prop_lut5_I2_O)        0.048    -0.016 r  segmental/num[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.016    segmental/num[1]_i_1_n_1
    SLICE_X46Y92         FDRE                                         r  segmental/num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    segmental/clk_out1
    SLICE_X46Y92         FDRE                                         r  segmental/num_reg[1]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X46Y92         FDRE (Hold_fdre_C_D)         0.131    -0.114    segmental/num_reg[1]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 segmental/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.231ns (39.947%)  route 0.347ns (60.053%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.567    -0.597    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  segmental/count_reg[10]/Q
                         net (fo=2, routed)           0.071    -0.386    segmental/count_reg[10]
    SLICE_X44Y90         LUT6 (Prop_lut6_I1_O)        0.045    -0.341 r  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.277    -0.064    segmental/num[2]_i_4_n_1
    SLICE_X46Y92         LUT4 (Prop_lut4_I2_O)        0.045    -0.019 r  segmental/num[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.019    segmental/num[0]_i_1_n_1
    SLICE_X46Y92         FDRE                                         r  segmental/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    segmental/clk_out1
    SLICE_X46Y92         FDRE                                         r  segmental/num_reg[0]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X46Y92         FDRE (Hold_fdre_C_D)         0.120    -0.125    segmental/num_reg[0]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.254ns (49.190%)  route 0.262ns (50.810%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    clk_boardtmp
    SLICE_X50Y96         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  cnt_reg[6]/Q
                         net (fo=2, routed)           0.064    -0.371    cnt_reg[6]
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.326 f  cnt[0]_i_4/O
                         net (fo=2, routed)           0.060    -0.266    cnt[0]_i_4_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.045    -0.221 r  cnt[0]_i_1/O
                         net (fo=16, routed)          0.138    -0.083    clear
    SLICE_X50Y97         FDRE                                         r  cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    clk_boardtmp
    SLICE_X50Y97         FDRE                                         r  cnt_reg[10]/C
                         clock pessimism              0.255    -0.582    
                         clock uncertainty            0.318    -0.265    
    SLICE_X50Y97         FDRE (Hold_fdre_C_R)         0.009    -0.256    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.254ns (49.190%)  route 0.262ns (50.810%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    clk_boardtmp
    SLICE_X50Y96         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  cnt_reg[6]/Q
                         net (fo=2, routed)           0.064    -0.371    cnt_reg[6]
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.326 f  cnt[0]_i_4/O
                         net (fo=2, routed)           0.060    -0.266    cnt[0]_i_4_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.045    -0.221 r  cnt[0]_i_1/O
                         net (fo=16, routed)          0.138    -0.083    clear
    SLICE_X50Y97         FDRE                                         r  cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    clk_boardtmp
    SLICE_X50Y97         FDRE                                         r  cnt_reg[11]/C
                         clock pessimism              0.255    -0.582    
                         clock uncertainty            0.318    -0.265    
    SLICE_X50Y97         FDRE (Hold_fdre_C_R)         0.009    -0.256    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.254ns (49.190%)  route 0.262ns (50.810%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    clk_boardtmp
    SLICE_X50Y96         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  cnt_reg[6]/Q
                         net (fo=2, routed)           0.064    -0.371    cnt_reg[6]
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.326 f  cnt[0]_i_4/O
                         net (fo=2, routed)           0.060    -0.266    cnt[0]_i_4_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.045    -0.221 r  cnt[0]_i_1/O
                         net (fo=16, routed)          0.138    -0.083    clear
    SLICE_X50Y97         FDRE                                         r  cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    clk_boardtmp
    SLICE_X50Y97         FDRE                                         r  cnt_reg[8]/C
                         clock pessimism              0.255    -0.582    
                         clock uncertainty            0.318    -0.265    
    SLICE_X50Y97         FDRE (Hold_fdre_C_R)         0.009    -0.256    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.254ns (49.190%)  route 0.262ns (50.810%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    clk_boardtmp
    SLICE_X50Y96         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  cnt_reg[6]/Q
                         net (fo=2, routed)           0.064    -0.371    cnt_reg[6]
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.326 f  cnt[0]_i_4/O
                         net (fo=2, routed)           0.060    -0.266    cnt[0]_i_4_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.045    -0.221 r  cnt[0]_i_1/O
                         net (fo=16, routed)          0.138    -0.083    clear
    SLICE_X50Y97         FDRE                                         r  cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    clk_boardtmp
    SLICE_X50Y97         FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.255    -0.582    
                         clock uncertainty            0.318    -0.265    
    SLICE_X50Y97         FDRE (Hold_fdre_C_R)         0.009    -0.256    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.274ns (43.312%)  route 0.359ns (56.688%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    clk_boardtmp
    SLICE_X50Y95         FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.359    -0.077    cnt_reg_n_1_[2]
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.033 r  cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.033    cnt_reg[0]_i_2_n_6
    SLICE_X50Y95         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    clk_boardtmp
    SLICE_X50Y95         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.318    -0.282    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.134    -0.148    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 segmental/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.256ns (42.109%)  route 0.352ns (57.891%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.568    -0.596    segmental/clk_out1
    SLICE_X45Y93         FDRE                                         r  segmental/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  segmental/count_reg[20]/Q
                         net (fo=2, routed)           0.352    -0.103    segmental/count_reg[20]
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.012 r  segmental/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.012    segmental/count_reg[20]_i_1_n_8
    SLICE_X45Y93         FDRE                                         r  segmental/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.838    -0.835    segmental/clk_out1
    SLICE_X45Y93         FDRE                                         r  segmental/count_reg[20]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.318    -0.279    
    SLICE_X45Y93         FDRE (Hold_fdre_C_D)         0.105    -0.174    segmental/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 segmental/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.256ns (42.109%)  route 0.352ns (57.891%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.566    -0.598    segmental/clk_out1
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  segmental/count_reg[0]/Q
                         net (fo=2, routed)           0.352    -0.105    segmental/count_reg[0]
    SLICE_X45Y88         LUT1 (Prop_lut1_I0_O)        0.045    -0.060 r  segmental/count[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.060    segmental/count[0]_i_3_n_1
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.010 r  segmental/count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.010    segmental/count_reg[0]_i_2_n_8
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    segmental/clk_out1
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[0]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.318    -0.281    
    SLICE_X45Y88         FDRE (Hold_fdre_C_D)         0.105    -0.176    segmental/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.185    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      195.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.437ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.704ns (18.574%)  route 3.086ns (81.426%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.723     2.884    segmental/clear
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    segmental/clk_out1
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[0]/C
                         clock pessimism              0.575   199.067    
                         clock uncertainty           -0.318   198.750    
    SLICE_X45Y88         FDRE (Setup_fdre_C_R)       -0.429   198.321    segmental/count_reg[0]
  -------------------------------------------------------------------
                         required time                        198.321    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                195.437    

Slack (MET) :             195.437ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.704ns (18.574%)  route 3.086ns (81.426%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.723     2.884    segmental/clear
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    segmental/clk_out1
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[1]/C
                         clock pessimism              0.575   199.067    
                         clock uncertainty           -0.318   198.750    
    SLICE_X45Y88         FDRE (Setup_fdre_C_R)       -0.429   198.321    segmental/count_reg[1]
  -------------------------------------------------------------------
                         required time                        198.321    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                195.437    

Slack (MET) :             195.437ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.704ns (18.574%)  route 3.086ns (81.426%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.723     2.884    segmental/clear
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    segmental/clk_out1
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[2]/C
                         clock pessimism              0.575   199.067    
                         clock uncertainty           -0.318   198.750    
    SLICE_X45Y88         FDRE (Setup_fdre_C_R)       -0.429   198.321    segmental/count_reg[2]
  -------------------------------------------------------------------
                         required time                        198.321    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                195.437    

Slack (MET) :             195.437ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.704ns (18.574%)  route 3.086ns (81.426%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.723     2.884    segmental/clear
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    segmental/clk_out1
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[3]/C
                         clock pessimism              0.575   199.067    
                         clock uncertainty           -0.318   198.750    
    SLICE_X45Y88         FDRE (Setup_fdre_C_R)       -0.429   198.321    segmental/count_reg[3]
  -------------------------------------------------------------------
                         required time                        198.321    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                195.437    

Slack (MET) :             195.487ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.704ns (18.817%)  route 3.037ns (81.183%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.674     2.835    segmental/clear
    SLICE_X45Y89         FDRE                                         r  segmental/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.513   198.493    segmental/clk_out1
    SLICE_X45Y89         FDRE                                         r  segmental/count_reg[4]/C
                         clock pessimism              0.575   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X45Y89         FDRE (Setup_fdre_C_R)       -0.429   198.322    segmental/count_reg[4]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                195.487    

Slack (MET) :             195.487ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.704ns (18.817%)  route 3.037ns (81.183%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.674     2.835    segmental/clear
    SLICE_X45Y89         FDRE                                         r  segmental/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.513   198.493    segmental/clk_out1
    SLICE_X45Y89         FDRE                                         r  segmental/count_reg[5]/C
                         clock pessimism              0.575   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X45Y89         FDRE (Setup_fdre_C_R)       -0.429   198.322    segmental/count_reg[5]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                195.487    

Slack (MET) :             195.487ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.704ns (18.817%)  route 3.037ns (81.183%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.674     2.835    segmental/clear
    SLICE_X45Y89         FDRE                                         r  segmental/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.513   198.493    segmental/clk_out1
    SLICE_X45Y89         FDRE                                         r  segmental/count_reg[6]/C
                         clock pessimism              0.575   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X45Y89         FDRE (Setup_fdre_C_R)       -0.429   198.322    segmental/count_reg[6]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                195.487    

Slack (MET) :             195.487ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.704ns (18.817%)  route 3.037ns (81.183%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.674     2.835    segmental/clear
    SLICE_X45Y89         FDRE                                         r  segmental/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.513   198.493    segmental/clk_out1
    SLICE_X45Y89         FDRE                                         r  segmental/count_reg[7]/C
                         clock pessimism              0.575   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X45Y89         FDRE (Setup_fdre_C_R)       -0.429   198.322    segmental/count_reg[7]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                195.487    

Slack (MET) :             195.503ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.704ns (18.887%)  route 3.023ns (81.113%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 198.495 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.660     2.821    segmental/clear
    SLICE_X45Y95         FDRE                                         r  segmental/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.515   198.495    segmental/clk_out1
    SLICE_X45Y95         FDRE                                         r  segmental/count_reg[28]/C
                         clock pessimism              0.575   199.070    
                         clock uncertainty           -0.318   198.753    
    SLICE_X45Y95         FDRE (Setup_fdre_C_R)       -0.429   198.324    segmental/count_reg[28]
  -------------------------------------------------------------------
                         required time                        198.324    
                         arrival time                          -2.821    
  -------------------------------------------------------------------
                         slack                                195.503    

Slack (MET) :             195.503ns  (required time - arrival time)
  Source:                 segmental/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.704ns (18.887%)  route 3.023ns (81.113%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 198.495 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.633    -0.907    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  segmental/count_reg[11]/Q
                         net (fo=2, routed)           1.542     1.092    segmental/count_reg[11]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.821     2.037    segmental/num[2]_i_4_n_1
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     2.161 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.660     2.821    segmental/clear
    SLICE_X45Y95         FDRE                                         r  segmental/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          1.515   198.495    segmental/clk_out1
    SLICE_X45Y95         FDRE                                         r  segmental/count_reg[29]/C
                         clock pessimism              0.575   199.070    
                         clock uncertainty           -0.318   198.753    
    SLICE_X45Y95         FDRE (Setup_fdre_C_R)       -0.429   198.324    segmental/count_reg[29]
  -------------------------------------------------------------------
                         required time                        198.324    
                         arrival time                          -2.821    
  -------------------------------------------------------------------
                         slack                                195.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_board_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.254ns (54.704%)  route 0.210ns (45.296%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    clk_boardtmp
    SLICE_X50Y96         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  cnt_reg[6]/Q
                         net (fo=2, routed)           0.064    -0.371    cnt_reg[6]
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.326 r  cnt[0]_i_4/O
                         net (fo=2, routed)           0.146    -0.180    cnt[0]_i_4_n_1
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.135 r  clk_board_i_1/O
                         net (fo=1, routed)           0.000    -0.135    clk_board_i_1_n_1
    SLICE_X51Y96         FDRE                                         r  clk_board_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    clk_boardtmp
    SLICE_X51Y96         FDRE                                         r  clk_board_reg/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.091    -0.178    clk_board_reg
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 segmental/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.234ns (40.257%)  route 0.347ns (59.743%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.567    -0.597    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  segmental/count_reg[10]/Q
                         net (fo=2, routed)           0.071    -0.386    segmental/count_reg[10]
    SLICE_X44Y90         LUT6 (Prop_lut6_I1_O)        0.045    -0.341 r  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.277    -0.064    segmental/num[2]_i_4_n_1
    SLICE_X46Y92         LUT5 (Prop_lut5_I2_O)        0.048    -0.016 r  segmental/num[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.016    segmental/num[1]_i_1_n_1
    SLICE_X46Y92         FDRE                                         r  segmental/num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    segmental/clk_out1
    SLICE_X46Y92         FDRE                                         r  segmental/num_reg[1]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X46Y92         FDRE (Hold_fdre_C_D)         0.131    -0.114    segmental/num_reg[1]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 segmental/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.231ns (39.947%)  route 0.347ns (60.053%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.567    -0.597    segmental/clk_out1
    SLICE_X45Y90         FDRE                                         r  segmental/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  segmental/count_reg[10]/Q
                         net (fo=2, routed)           0.071    -0.386    segmental/count_reg[10]
    SLICE_X44Y90         LUT6 (Prop_lut6_I1_O)        0.045    -0.341 r  segmental/num[2]_i_4/O
                         net (fo=4, routed)           0.277    -0.064    segmental/num[2]_i_4_n_1
    SLICE_X46Y92         LUT4 (Prop_lut4_I2_O)        0.045    -0.019 r  segmental/num[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.019    segmental/num[0]_i_1_n_1
    SLICE_X46Y92         FDRE                                         r  segmental/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    segmental/clk_out1
    SLICE_X46Y92         FDRE                                         r  segmental/num_reg[0]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X46Y92         FDRE (Hold_fdre_C_D)         0.120    -0.125    segmental/num_reg[0]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.254ns (49.190%)  route 0.262ns (50.810%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    clk_boardtmp
    SLICE_X50Y96         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  cnt_reg[6]/Q
                         net (fo=2, routed)           0.064    -0.371    cnt_reg[6]
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.326 f  cnt[0]_i_4/O
                         net (fo=2, routed)           0.060    -0.266    cnt[0]_i_4_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.045    -0.221 r  cnt[0]_i_1/O
                         net (fo=16, routed)          0.138    -0.083    clear
    SLICE_X50Y97         FDRE                                         r  cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    clk_boardtmp
    SLICE_X50Y97         FDRE                                         r  cnt_reg[10]/C
                         clock pessimism              0.255    -0.582    
                         clock uncertainty            0.318    -0.265    
    SLICE_X50Y97         FDRE (Hold_fdre_C_R)         0.009    -0.256    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.254ns (49.190%)  route 0.262ns (50.810%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    clk_boardtmp
    SLICE_X50Y96         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  cnt_reg[6]/Q
                         net (fo=2, routed)           0.064    -0.371    cnt_reg[6]
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.326 f  cnt[0]_i_4/O
                         net (fo=2, routed)           0.060    -0.266    cnt[0]_i_4_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.045    -0.221 r  cnt[0]_i_1/O
                         net (fo=16, routed)          0.138    -0.083    clear
    SLICE_X50Y97         FDRE                                         r  cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    clk_boardtmp
    SLICE_X50Y97         FDRE                                         r  cnt_reg[11]/C
                         clock pessimism              0.255    -0.582    
                         clock uncertainty            0.318    -0.265    
    SLICE_X50Y97         FDRE (Hold_fdre_C_R)         0.009    -0.256    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.254ns (49.190%)  route 0.262ns (50.810%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    clk_boardtmp
    SLICE_X50Y96         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  cnt_reg[6]/Q
                         net (fo=2, routed)           0.064    -0.371    cnt_reg[6]
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.326 f  cnt[0]_i_4/O
                         net (fo=2, routed)           0.060    -0.266    cnt[0]_i_4_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.045    -0.221 r  cnt[0]_i_1/O
                         net (fo=16, routed)          0.138    -0.083    clear
    SLICE_X50Y97         FDRE                                         r  cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    clk_boardtmp
    SLICE_X50Y97         FDRE                                         r  cnt_reg[8]/C
                         clock pessimism              0.255    -0.582    
                         clock uncertainty            0.318    -0.265    
    SLICE_X50Y97         FDRE (Hold_fdre_C_R)         0.009    -0.256    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.254ns (49.190%)  route 0.262ns (50.810%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    clk_boardtmp
    SLICE_X50Y96         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  cnt_reg[6]/Q
                         net (fo=2, routed)           0.064    -0.371    cnt_reg[6]
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.326 f  cnt[0]_i_4/O
                         net (fo=2, routed)           0.060    -0.266    cnt[0]_i_4_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.045    -0.221 r  cnt[0]_i_1/O
                         net (fo=16, routed)          0.138    -0.083    clear
    SLICE_X50Y97         FDRE                                         r  cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    clk_boardtmp
    SLICE_X50Y97         FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.255    -0.582    
                         clock uncertainty            0.318    -0.265    
    SLICE_X50Y97         FDRE (Hold_fdre_C_R)         0.009    -0.256    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.274ns (43.312%)  route 0.359ns (56.688%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    clk_boardtmp
    SLICE_X50Y95         FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.359    -0.077    cnt_reg_n_1_[2]
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.033 r  cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.033    cnt_reg[0]_i_2_n_6
    SLICE_X50Y95         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    clk_boardtmp
    SLICE_X50Y95         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.318    -0.282    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.134    -0.148    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 segmental/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.256ns (42.109%)  route 0.352ns (57.891%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.568    -0.596    segmental/clk_out1
    SLICE_X45Y93         FDRE                                         r  segmental/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  segmental/count_reg[20]/Q
                         net (fo=2, routed)           0.352    -0.103    segmental/count_reg[20]
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.012 r  segmental/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.012    segmental/count_reg[20]_i_1_n_8
    SLICE_X45Y93         FDRE                                         r  segmental/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.838    -0.835    segmental/clk_out1
    SLICE_X45Y93         FDRE                                         r  segmental/count_reg[20]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.318    -0.279    
    SLICE_X45Y93         FDRE (Hold_fdre_C_D)         0.105    -0.174    segmental/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 segmental/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segmental/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.256ns (42.109%)  route 0.352ns (57.891%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.566    -0.598    segmental/clk_out1
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  segmental/count_reg[0]/Q
                         net (fo=2, routed)           0.352    -0.105    segmental/count_reg[0]
    SLICE_X45Y88         LUT1 (Prop_lut1_I0_O)        0.045    -0.060 r  segmental/count[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.060    segmental/count[0]_i_3_n_1
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.010 r  segmental/count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.010    segmental/count_reg[0]_i_2_n_8
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    segmental/clk_out1
    SLICE_X45Y88         FDRE                                         r  segmental/count_reg[0]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.318    -0.281    
    SLICE_X45Y88         FDRE (Hold_fdre_C_D)         0.105    -0.176    segmental/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.185    





