Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Jan 11 09:03:27 2019
| Host         : TheShell running 64-bit unknown
| Command      : report_control_sets -verbose -file ProgRom_control_sets_placed.rpt
| Design       : ProgRom
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|     10 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------+---------------------+------------------+----------------+
|     Clock Signal    | Enable Signal |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+---------------------+---------------+---------------------+------------------+----------------+
|  PROG_CLK_IBUF_BUFG |               | PROG_IR[14]_i_1_n_0 |                1 |              2 |
|  PROG_CLK_IBUF_BUFG |               | PROG_ADDR_IBUF[1]   |                3 |             10 |
|  PROG_CLK_IBUF_BUFG |               |                     |                5 |             18 |
+---------------------+---------------+---------------------+------------------+----------------+


