v 4
file . "../core_vhdl_files/multiplier.vhdl" "c84278452c4dd17b6a3caa5f4aa0c8763c698973" "20260204173251.726":
  entity multiplier_32 at 3( 90) + 0 on 93;
  architecture behavioral of multiplier_32 at 16( 432) + 0 on 94;
file . "../core_vhdl_files/dual_port_ram.vhdl" "36655bd31250679311fb52a799d012e7bb69cb66" "20260204173251.652":
  entity dual_port_ram at 21( 678) + 0 on 89;
  architecture arch of dual_port_ram at 42( 1220) + 0 on 90;
file . "datapath_gen.vhdl" "1d9fbd2b71d5b39c226673515aeed947f2cba7bb" "20260204005121.835":
  entity datapath at 2( 38) + 0 on 25;
  architecture behavioral of datapath at 33( 1077) + 0 on 26;
file . "controller.vhdl" "7fe658879a0539649f056bbe9a668c4f412fd7d3" "20260204005121.769":
  entity controller at 2( 18) + 0 on 23;
  architecture behavioral of controller at 28( 990) + 0 on 24;
file . "testbench.vhdl" "08ee9734b28e4e33d14277e5af75fbb21fa3cb68" "20260204173251.957":
  entity testbench at 2( 13) + 0 on 97;
  architecture behavioral of testbench at 8( 119) + 0 on 98;
file . "../core_vhdl_files/adder.vhdl" "17794d357592c9a9177876d4cfd465d42954e46c" "20260204173251.696":
  entity adder_32 at 3( 89) + 0 on 91;
  architecture behavioral of adder_32 at 16( 421) + 0 on 92;
file . "design.vhdl" "080c7d583baaa64c08bc82ce3cacd94873d85832" "20260204173251.763":
  entity design at 2( 24) + 0 on 95;
  architecture behavioral of design at 12( 251) + 0 on 96;
