#-----------------------------------------------------------
# Vivado v2024.2.2 (64-bit)
# SW Build 6060944 on Thu Mar 06 19:10:01 MST 2025
# IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
# SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
# Start of session at: Tue Jul 22 21:26:55 2025
# Process ID         : 3824
# Current directory  : E:/final_prj/final_prj_pl
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent37132 E:\final_prj\final_prj_pl\final_prj_pl.xpr
# Log file           : E:/final_prj/final_prj_pl/vivado.log
# Journal file       : E:/final_prj/final_prj_pl\vivado.jou
# Running On         : LAPTOP-VEGJAO5A
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i9-14900HX
# CPU Frequency      : 2419 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 102673 MB
# Swap memory        : 6442 MB
# Total Virtual      : 109116 MB
# Available Virtual  : 86004 MB
#-----------------------------------------------------------
start_gui
open_project E:/final_prj/final_prj_pl/final_prj_pl.xpr
export_ip_user_files -of_objects  [get_files E:/final_prj/final_prj_pl/final_prj_pl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_0 E:/final_prj/final_prj_pl/final_prj_pl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
file delete -force E:/final_prj/final_prj_pl/final_prj_pl.srcs/sources_1/ip/clk_wiz_0.xcix
export_ip_user_files -of_objects  [get_files E:/final_prj/final_prj_pl/final_prj_pl.srcs/sources_1/ip/IMU_test_vio/IMU_test_vio.xci] -no_script -reset -force -quiet
remove_files  -fileset IMU_test_vio E:/final_prj/final_prj_pl/final_prj_pl.srcs/sources_1/ip/IMU_test_vio/IMU_test_vio.xci
file delete -force E:/final_prj/final_prj_pl/final_prj_pl.srcs/sources_1/ip/IMU_test_vio.xcix
clean cache
reset_project
export_ip_user_files -of_objects  [get_files E:/final_prj/final_prj_pl/final_prj_pl.srcs/sources_1/new/DATA_ORDER.v] -no_script -reset -force -quiet
remove_files  E:/final_prj/final_prj_pl/final_prj_pl.srcs/sources_1/new/DATA_ORDER.v
file delete -force E:/final_prj/final_prj_pl/final_prj_pl.srcs/sources_1/new/DATA_ORDER.v
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
launch_runs impl_1 -to_step write_bitstream -jobs 16
reset_run impl_1 -prev_step 
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run impl_1
open_bd_design {E:/final_prj/final_prj_pl/final_prj_pl.srcs/sources_1/bd/RGMII/RGMII.bd}
open_bd_design {E:/final_prj/final_prj_pl/final_prj_pl.srcs/sources_1/bd/RGMII/RGMII.bd}
disconnect_bd_net /TEMAC_tx_mac_aclk [get_bd_pins rst_TEMAC_125M/slowest_sync_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/TEMAC/rx_mac_aclk (125 MHz)} Freq {125} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins rst_TEMAC_125M/slowest_sync_clk]
validate_bd_design
disconnect_bd_net /TEMAC_rx_reset [get_bd_pins rst_TEMAC_125M/ext_reset_in]
delete_bd_objs [get_bd_nets rst_TEMAC_125M_peripheral_aresetn] [get_bd_cells rst_TEMAC_125M]
delete_bd_objs [get_bd_intf_nets TEMAC_rx_statistics]
startgroup
set_property CONFIG.C_NUM_MONITOR_SLOTS {3} [get_bd_cells system_ila_0]
endgroup
validate_bd_design
make_wrapper -files [get_files E:/final_prj/final_prj_pl/final_prj_pl.srcs/sources_1/bd/RGMII/RGMII.bd] -top
set_property STEPS.SYNTH_DESIGN.ARGS.INCREMENTAL_MODE off [get_runs synth_1]
reset_run synth_1
reset_run RGMII_system_ila_0_1_synth_1
reset_run RGMII_system_ila_0_0_synth_1
reset_run RGMII_system_ila_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/final_prj/final_prj_pl/final_prj_pl.srcs/sources_1/bd/PPG_I2C_PHY/PPG_I2C_PHY.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/final_prj/final_prj_pl/final_prj_pl.srcs/sources_1/bd/RGMII/RGMII.bd]
refresh_design
open_bd_design {E:/final_prj/final_prj_pl/final_prj_pl.srcs/sources_1/bd/RGMII/RGMII.bd}
close [ open E:/final_prj/final_prj_pl/final_prj_pl.srcs/constrs_1/new/TIME_CONSTRS.xdc w ]
add_files -fileset constrs_1 E:/final_prj/final_prj_pl/final_prj_pl.srcs/constrs_1/new/TIME_CONSTRS.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run impl_1
get_nets -hierarchical *tx_enable*
get_nets -hierarchical *probe_in5*
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
get_pins -hierarchical -filter {REF_PIN_NAME == "Q" && NAME =~ *tx_enable*}
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_design
close_design
open_run synth_1 -name synth_1
report_timing -to [get_pins -hierarchical -filter {NAME =~ *RGMII_vio_0_0*probe_in*}]
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_design
report_timing -to [get_pins -hierarchical *probe_in*]
open_run synth_1 -name synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
startgroup
set_property CONFIG.C_NUM_PROBE_IN {0} [get_bd_cells vio]
delete_bd_objs [get_bd_nets speedis100] [get_bd_nets speedis10100] [get_bd_nets TEMAC_rx_enable] [get_bd_nets TEMAC_tx_enable]
endgroup
make_wrapper -files [get_files E:/final_prj/final_prj_pl/final_prj_pl.srcs/sources_1/bd/RGMII/RGMII.bd] -top
reset_run RGMII_vio_0_0_synth_1
reset_run RGMII_system_ila_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_run impl_1
open_bd_design {E:/final_prj/final_prj_pl/final_prj_pl.srcs/sources_1/bd/RGMII/RGMII.bd}
set_property location {-449 205} [get_bd_ports gtx_clk_125M]
open_hw_manager
