v 20201216 2
C 42400 46000 1 0 0 in-1.sym
{
T 42400 46500 5 10 0 0 0 0 1
footprint=anchor
T 42400 46300 5 10 0 0 0 0 1
device=INPUT
T 42400 46100 5 10 1 1 0 7 1
refdes=O5
}
C 42400 46600 1 0 0 in-1.sym
{
T 42400 47100 5 10 0 0 0 0 1
footprint=anchor
T 42400 46900 5 10 0 0 0 0 1
device=INPUT
T 42400 46700 5 10 1 1 0 7 1
refdes=O2
}
C 42400 46400 1 0 0 in-1.sym
{
T 42400 46900 5 10 0 0 0 0 1
footprint=anchor
T 42400 46700 5 10 0 0 0 0 1
device=INPUT
T 42400 46500 5 10 1 1 0 7 1
refdes=O3
}
C 42400 46200 1 0 0 in-1.sym
{
T 42400 46700 5 10 0 0 0 0 1
footprint=anchor
T 42400 46500 5 10 0 0 0 0 1
device=INPUT
T 42400 46300 5 10 1 1 0 7 1
refdes=O4
}
C 42400 45800 1 0 0 in-1.sym
{
T 42400 46300 5 10 0 0 0 0 1
footprint=anchor
T 42400 46100 5 10 0 0 0 0 1
device=INPUT
T 42400 45900 5 10 1 1 0 7 1
refdes=O6
}
C 42400 45600 1 0 0 in-1.sym
{
T 42400 46100 5 10 0 0 0 0 1
footprint=anchor
T 42400 45900 5 10 0 0 0 0 1
device=INPUT
T 42400 45700 5 10 1 1 0 7 1
refdes=O7
}
N 43000 46500 43500 46500 4
{
T 43100 46500 5 10 1 1 0 0 1
netname=O3
}
N 45900 49300 46300 49300 4
{
T 45900 49300 5 10 1 1 0 0 1
netname=O6#
}
N 43500 46300 43000 46300 4
{
T 43100 46300 5 10 1 1 0 0 1
netname=O4
}
N 44000 49000 44700 49000 4
{
T 44250 49050 5 10 1 1 0 0 1
netname=Flag
}
N 45500 48900 46300 48900 4
{
T 45650 48900 5 10 1 1 0 2 1
netname=Cond#
}
C 47900 49100 1 0 0 out-1.sym
{
T 47900 49600 5 10 0 0 0 0 1
footprint=anchor
T 47900 49400 5 10 0 0 0 0 1
device=OUTPUT
T 48050 49250 5 10 1 1 0 0 1
refdes=Ret
}
N 46300 47900 46300 48900 4
C 46300 47300 1 0 0 nor.sym
{
T 46700 47800 5 10 1 1 0 4 1
refdes=S4
}
C 47900 47700 1 0 0 out-1.sym
{
T 47900 48200 5 10 0 0 0 0 1
footprint=anchor
T 47900 48000 5 10 0 0 0 0 1
device=OUTPUT
T 47950 47850 5 10 1 1 0 0 1
refdes=Jump
}
C 47900 46300 1 0 0 out-1.sym
{
T 47900 46800 5 10 0 0 0 0 1
footprint=anchor
T 47900 46600 5 10 0 0 0 0 1
device=OUTPUT
T 47950 46450 5 10 1 1 0 0 1
refdes=Push
}
C 47100 48000 1 0 0 nor.sym
{
T 47500 48500 5 10 1 1 0 4 1
refdes=S
}
N 47100 49200 47100 48600 4
N 47100 47100 47100 48400 4
C 47900 48400 1 0 0 out-1.sym
{
T 47900 48900 5 10 0 0 0 0 1
footprint=anchor
T 47900 48700 5 10 0 0 0 0 1
device=OUTPUT
T 48050 48550 5 10 1 1 0 0 1
refdes=Inc
}
C 44900 48100 1 0 0 gnd-1.sym
C 46500 45600 1 0 0 gnd-1.sym
C 46500 47000 1 0 0 gnd-1.sym
C 47300 47700 1 0 0 gnd-1.sym
C 46500 48400 1 0 0 gnd-1.sym
C 43400 49500 1 0 0 vdd-1.sym
C 44800 49400 1 0 0 vdd-1.sym
C 46400 49700 1 0 0 vdd-1.sym
C 47200 49000 1 0 0 vdd-1.sym
C 46400 48300 1 0 0 vdd-1.sym
C 46400 46900 1 0 0 vdd-1.sym
N 46300 46300 45900 46300 4
{
T 45900 46300 5 10 1 1 0 0 1
netname=O5
}
N 44700 48800 44300 48800 4
{
T 44500 48800 5 10 1 1 0 5 1
netname=O2
}
C 46300 48700 1 0 0 nor4.sym
{
T 46700 49200 5 10 1 1 0 4 1
refdes=S2
}
N 47900 47800 47100 47800 4
N 45900 49100 46300 49100 4
{
T 45900 49100 5 10 1 1 0 0 1
netname=O7
}
N 47900 49200 47100 49200 4
{
T 47400 49200 5 10 1 1 0 0 1
netname=Ret
}
C 46300 45900 1 0 0 nand.sym
{
T 46700 46400 5 10 1 1 0 4 1
refdes=S5
}
C 47100 46100 1 0 0 cnot.sym
{
T 47425 46400 5 10 1 1 0 4 1
refdes=N9
}
C 47300 46700 1 0 0 vdd-1.sym
C 47400 45800 1 0 0 gnd-1.sym
N 47100 47100 46300 47100 4
N 46300 47100 46300 46500 4
C 42600 47300 1 0 0 in-1.sym
{
T 42600 47800 5 10 0 0 0 0 1
footprint=anchor
T 42600 47600 5 10 0 0 0 0 1
device=INPUT
T 42600 47400 5 10 1 1 0 7 1
refdes=Vdd
}
C 42600 47100 1 0 0 in-1.sym
{
T 42600 47600 5 10 0 0 0 0 1
footprint=anchor
T 42600 47400 5 10 0 0 0 0 1
device=INPUT
T 42600 47200 5 10 1 1 0 7 1
refdes=GND
}
C 43000 47400 1 0 0 vdd-1.sym
C 43100 46900 1 0 0 gnd-1.sym
N 45900 49500 46300 49500 4
{
T 45900 49500 5 10 1 1 0 0 1
netname=O5#
}
N 43000 46700 43500 46700 4
{
T 43100 46700 5 10 1 1 0 0 1
netname=O2
}
N 43000 46100 43500 46100 4
{
T 43100 46100 5 10 1 1 0 0 1
netname=O5
}
N 43000 45900 43500 45900 4
{
T 43100 45900 5 10 1 1 0 0 1
netname=O6
}
N 43000 45700 43500 45700 4
{
T 43100 45700 5 10 1 1 0 0 1
netname=O7
}
C 43500 47800 1 0 0 gnd-1.sym
C 43000 48500 1 0 0 nandor.sym
{
T 43650 49000 5 10 1 1 0 4 1
refdes=F
}
T 47400 47600 9 10 1 0 0 0 1
(includes call)
C 42400 44400 1 0 0 in-1.sym
{
T 42400 44700 5 10 0 0 0 0 1
device=INPUT
T 42400 44900 5 10 0 0 0 0 1
footprint=anchor
T 42400 44500 5 10 1 1 0 7 1
refdes=I3#
}
C 42400 44600 1 0 0 in-1.sym
{
T 42400 44900 5 10 0 0 0 0 1
device=INPUT
T 42400 45100 5 10 0 0 0 0 1
footprint=anchor
T 42400 44700 5 10 1 1 0 7 1
refdes=I3
}
C 42400 44000 1 0 0 in-1.sym
{
T 42400 44300 5 10 0 0 0 0 1
device=INPUT
T 42400 44100 5 10 1 1 0 7 1
refdes=I4#
T 42400 44500 5 10 0 0 0 0 1
footprint=anchor
}
C 42400 44200 1 0 0 in-1.sym
{
T 42400 44500 5 10 0 0 0 0 1
device=INPUT
T 42400 44300 5 10 1 1 0 7 1
refdes=I4
T 42400 44700 5 10 0 0 0 0 1
footprint=anchor
}
C 42400 43800 1 0 0 in-1.sym
{
T 42400 44100 5 10 0 0 0 0 1
device=INPUT
T 42400 44300 5 10 0 0 0 0 1
footprint=anchor
T 42400 43900 5 10 1 1 0 7 1
refdes=I5
}
C 42400 43600 1 0 0 in-1.sym
{
T 42400 43900 5 10 0 0 0 0 1
device=INPUT
T 42400 44100 5 10 0 0 0 0 1
footprint=anchor
T 42400 43700 5 10 1 1 0 7 1
refdes=I5#
}
C 42400 43400 1 0 0 in-1.sym
{
T 42400 43700 5 10 0 0 0 0 1
device=INPUT
T 42400 43500 5 10 1 1 0 7 1
refdes=I6
T 42400 43900 5 10 0 0 0 0 1
footprint=anchor
}
C 42400 43200 1 0 0 in-1.sym
{
T 42400 43500 5 10 0 0 0 0 1
device=INPUT
T 42400 43300 5 10 1 1 0 7 1
refdes=I6#
T 42400 43700 5 10 0 0 0 0 1
footprint=anchor
}
C 42400 43000 1 0 0 in-1.sym
{
T 42400 43300 5 10 0 0 0 0 1
device=INPUT
T 42400 43500 5 10 0 0 0 0 1
footprint=anchor
T 42400 43100 5 10 1 1 0 7 1
refdes=I7
}
C 42400 42800 1 0 0 in-1.sym
{
T 42400 43100 5 10 0 0 0 0 1
device=INPUT
T 42400 43300 5 10 0 0 0 0 1
footprint=anchor
T 42400 42900 5 10 1 1 0 7 1
refdes=I7#
}
N 43000 44500 43200 44500 4
{
T 43250 44500 5 10 1 1 0 1 1
netname=I3#
}
N 43000 44700 43200 44700 4
{
T 43250 44700 5 10 1 1 0 1 1
netname=I3
}
N 43000 44100 43200 44100 4
{
T 43250 44100 5 10 1 1 0 1 1
netname=I4#
}
N 43000 44300 43200 44300 4
{
T 43250 44300 5 10 1 1 0 1 1
netname=I4
}
N 43000 43900 43200 43900 4
{
T 43250 43900 5 10 1 1 0 1 1
netname=I5
}
N 43000 43700 43200 43700 4
{
T 43250 43700 5 10 1 1 0 1 1
netname=I5#
}
N 43000 43500 43200 43500 4
{
T 43250 43500 5 10 1 1 0 1 1
netname=I6
}
N 43000 43300 43200 43300 4
{
T 43250 43300 5 10 1 1 0 1 1
netname=I6#
}
N 43000 43100 43200 43100 4
{
T 43250 43100 5 10 1 1 0 1 1
netname=I7
}
N 43000 42900 43200 42900 4
{
T 43250 42900 5 10 1 1 0 1 1
netname=I7#
}
C 57900 48700 1 0 0 out-1.sym
{
T 57900 49000 5 10 0 0 0 0 1
device=OUTPUT
T 58500 48800 5 10 1 1 0 1 1
refdes=AND
T 57900 49200 5 10 0 0 0 0 1
footprint=anchor
}
C 55400 43500 1 0 0 gnd-1.sym
C 55500 45800 1 0 0 vdd-1.sym
C 53800 47800 1 0 0 out-1.sym
{
T 53800 48100 5 10 0 0 0 0 1
device=OUTPUT
T 53800 48300 5 10 0 0 0 0 1
footprint=anchor
T 54400 47900 5 10 1 1 0 1 1
refdes=AS
}
N 52800 48000 53000 48000 4
{
T 52750 48000 5 10 1 1 0 7 1
netname=I2#
}
N 53000 47800 52800 47800 4
{
T 52750 47800 5 10 1 1 0 7 1
netname=I67#
}
C 53200 47100 1 0 0 gnd-1.sym
C 53100 48400 1 0 0 vdd-1.sym
C 54600 49100 1 0 0 out-1.sym
{
T 54600 49400 5 10 0 0 0 0 1
device=OUTPUT
T 54600 49600 5 10 0 0 0 0 1
footprint=anchor
T 55200 49200 5 10 1 1 0 1 1
refdes=AR#
}
C 53200 45800 1 0 0 gnd-1.sym
C 53800 46500 1 0 0 out-1.sym
{
T 53800 46800 5 10 0 0 0 0 1
device=OUTPUT
T 53800 47000 5 10 0 0 0 0 1
footprint=anchor
T 54400 46600 5 10 1 1 0 1 1
refdes=N#
}
C 53100 47100 1 0 0 vdd-1.sym
N 53000 46800 52800 46800 4
{
T 52750 46800 5 10 1 1 0 7 1
netname=I67#
}
N 53000 46600 52800 46600 4
{
T 52750 46600 5 10 1 1 0 7 1
netname=I3#
}
N 57100 49400 57100 48800 4
C 57400 48800 1 0 0 gnd-1.sym
C 57300 49700 1 0 0 vdd-1.sym
C 57900 49300 1 0 0 out-1.sym
{
T 57900 49600 5 10 0 0 0 0 1
device=OUTPUT
T 58500 49400 5 10 1 1 0 1 1
refdes=CS#
T 57900 49800 5 10 0 0 0 0 1
footprint=anchor
}
C 53800 48900 1 0 0 cnot.sym
{
T 54125 49200 5 10 1 1 0 4 1
refdes=N6
}
C 54100 48600 1 0 0 gnd-1.sym
C 54000 49500 1 0 0 vdd-1.sym
N 57900 48800 57100 48800 4
C 42400 44800 1 0 0 in-1.sym
{
T 42400 45100 5 10 0 0 0 0 1
device=INPUT
T 42400 45300 5 10 0 0 0 0 1
footprint=anchor
T 42400 44900 5 10 1 1 0 7 1
refdes=I2#
}
C 42400 45000 1 0 0 in-1.sym
{
T 42400 45300 5 10 0 0 0 0 1
device=INPUT
T 42400 45500 5 10 0 0 0 0 1
footprint=anchor
T 42400 45100 5 10 1 1 0 7 1
refdes=I2
}
N 43000 44900 43200 44900 4
{
T 43250 44900 5 10 1 1 0 1 1
netname=I2#
}
N 43000 45100 43200 45100 4
{
T 43250 45100 5 10 1 1 0 1 1
netname=I2
}
C 57100 49100 1 0 0 cnot.sym
{
T 57425 49400 5 10 1 1 0 4 1
refdes=N7
}
N 53500 44400 53700 44400 4
{
T 53750 44400 5 10 1 1 0 1 1
netname=I67#
}
C 44900 42300 1 270 1 out-1.sym
{
T 45200 42300 5 10 0 0 90 2 1
device=OUTPUT
T 45400 42300 5 10 0 0 90 2 1
footprint=anchor
T 45025 42550 5 10 1 1 90 5 1
refdes=OUT#
}
N 53000 49100 52800 49100 4
{
T 52750 49100 5 10 1 1 0 7 1
netname=I67#
}
N 53000 49300 52800 49300 4
{
T 52750 49300 5 10 1 1 0 7 1
netname=I2
}
C 53100 49700 1 0 0 vdd-1.sym
C 53200 48400 1 0 0 gnd-1.sym
C 50100 49100 1 0 0 not.sym
{
T 50450 49400 5 10 1 1 0 4 1
refdes=N1
}
C 50300 49700 1 0 0 vdd-1.sym
C 50600 48800 1 0 1 gnd-1.sym
C 50100 48200 1 0 0 not.sym
{
T 50450 48500 5 10 1 1 0 4 1
refdes=N2
}
C 50300 48800 1 0 0 vdd-1.sym
C 50600 47900 1 0 1 gnd-1.sym
C 50100 47300 1 0 0 not.sym
{
T 50450 47600 5 10 1 1 0 4 1
refdes=N4
}
C 50300 47900 1 0 0 vdd-1.sym
C 50600 47000 1 0 1 gnd-1.sym
N 50900 49400 51200 49400 4
{
T 50900 49400 5 10 1 1 0 0 1
netname=O3#
}
N 51300 48500 50900 48500 4
{
T 50900 48500 5 10 1 1 0 0 1
netname=O5#
}
N 50900 47600 51300 47600 4
{
T 50900 47600 5 10 1 1 0 0 1
netname=O6#
}
C 43200 48000 1 0 0 2n7002.sym
{
T 43425 48300 5 10 1 1 0 1 1
refdes=M1
T 43300 48800 5 10 0 1 0 0 1
value=2N7002P
T 43700 48600 5 10 0 1 0 0 1
footprint=sot23-nmos
T 44700 48600 5 10 0 1 0 0 1
device=NMOS
}
C 56300 48300 1 0 0 nor.sym
{
T 56700 48800 5 10 1 1 0 4 1
refdes=S12
}
N 56300 48900 56200 48900 4
{
T 56200 48900 5 10 1 1 0 7 1
netname=I2#
}
N 56300 48700 56200 48700 4
{
T 56200 48700 5 10 1 1 0 7 1
netname=I3#
}
C 56400 49300 1 0 0 vdd-1.sym
C 56700 48000 1 0 1 gnd-1.sym
C 50200 46000 1 0 0 nor.sym
{
T 50600 46500 5 10 1 1 0 4 1
refdes=S8
}
N 50200 46600 50100 46600 4
{
T 50100 46600 5 10 1 1 0 7 1
netname=I2
}
N 50200 46400 50100 46400 4
{
T 50100 46400 5 10 1 1 0 7 1
netname=I3#
}
C 50300 47000 1 0 0 vdd-1.sym
C 50600 45700 1 0 1 gnd-1.sym
C 51000 46400 1 0 0 out-1.sym
{
T 51000 46700 5 10 0 0 0 0 1
device=OUTPUT
T 51000 46900 5 10 0 0 0 0 1
footprint=anchor
T 51600 46500 5 10 1 1 0 1 1
refdes=CR
}
C 52900 43600 1 0 0 gnd-1.sym
C 52800 44900 1 0 0 vdd-1.sym
C 52700 43900 1 0 0 nand.sym
{
T 53100 44400 5 10 1 1 0 4 1
refdes=S6
}
N 52700 44500 52500 44500 4
{
T 52450 44500 5 10 1 1 0 7 1
netname=I6
}
N 52700 44300 52500 44300 4
{
T 52450 44300 5 10 1 1 0 7 1
netname=I7
}
C 53000 48700 1 0 0 nor.sym
{
T 53400 49200 5 10 1 1 0 4 1
refdes=S9
}
C 53000 47400 1 0 0 nor.sym
{
T 53400 47900 5 10 1 1 0 4 1
refdes=S10
}
C 50400 41000 1 0 0 2n7002.sym
{
T 50625 41300 5 10 1 1 0 1 1
refdes=M5
T 50500 41800 5 10 0 1 0 0 1
value=2N7002P
T 50900 41600 5 10 0 1 0 0 1
footprint=sot23-nmos
T 51900 41600 5 10 0 1 0 0 1
device=NMOS
}
C 51800 40400 1 0 1 2n7002.sym
{
T 51575 40700 5 10 1 1 0 7 1
refdes=M6
T 51700 41200 5 10 0 1 0 6 1
value=2N7002P
T 51300 41000 5 10 0 1 0 6 1
footprint=sot23-nmos
T 50300 41000 5 10 0 1 0 6 1
device=NMOS
}
N 50400 41300 50200 41300 4
{
T 50150 41300 5 10 1 1 0 7 1
netname=I4
}
N 51800 40700 52000 40700 4
{
T 52050 40700 5 10 1 1 0 1 1
netname=I6#
}
C 53100 40200 1 0 1 gnd-1.sym
N 50400 40700 50200 40700 4
{
T 50150 40700 5 10 1 1 0 7 1
netname=I2#
}
C 53400 41600 1 0 1 2n7002.sym
{
T 53300 42400 5 10 0 1 0 6 1
value=2N7002P
T 52900 42200 5 10 0 1 0 6 1
footprint=sot23-nmos
T 51900 42200 5 10 0 1 0 6 1
device=NMOS
T 53175 41900 5 10 1 1 0 7 1
refdes=M10
}
C 51800 41000 1 0 1 2n7002.sym
{
T 51700 41800 5 10 0 1 0 6 1
value=2N7002P
T 51300 41600 5 10 0 1 0 6 1
footprint=sot23-nmos
T 50300 41600 5 10 0 1 0 6 1
device=NMOS
T 51575 41300 5 10 1 1 0 7 1
refdes=M13
}
C 53400 40400 1 0 1 2n7002.sym
{
T 53300 41200 5 10 0 1 0 6 1
value=2N7002P
T 52900 41000 5 10 0 1 0 6 1
footprint=sot23-nmos
T 51900 41000 5 10 0 1 0 6 1
device=NMOS
T 53175 40700 5 10 1 1 0 7 1
refdes=M11
}
C 53400 41000 1 0 1 2n7002.sym
{
T 53300 41800 5 10 0 1 0 6 1
value=2N7002P
T 52900 41600 5 10 0 1 0 6 1
footprint=sot23-nmos
T 51900 41600 5 10 0 1 0 6 1
device=NMOS
T 53175 41300 5 10 1 1 0 7 1
refdes=M9
}
N 53600 40700 53400 40700 4
{
T 53650 40700 5 10 1 1 0 1 1
netname=I67#
}
N 52000 41300 51800 41300 4
{
T 52050 41300 5 10 1 1 0 1 1
netname=I6
}
N 53400 41900 53600 41900 4
{
T 53650 41900 5 10 1 1 0 1 1
netname=I2
}
N 53400 41300 53600 41300 4
{
T 53650 41300 5 10 1 1 0 1 1
netname=I4#
}
N 53000 42200 52200 42200 4
N 53000 41100 53000 40900 4
C 50400 40400 1 0 0 2n7002.sym
{
T 50500 41200 5 10 0 1 0 0 1
value=2N7002P
T 50900 41000 5 10 0 1 0 0 1
footprint=sot23-nmos
T 51900 41000 5 10 0 1 0 0 1
device=NMOS
T 50625 40700 5 10 1 1 0 1 1
refdes=M14
}
N 50100 49400 49900 49400 4
{
T 49850 49400 5 10 1 1 0 7 1
netname=O3
}
N 50100 48500 49900 48500 4
{
T 49850 48500 5 10 1 1 0 7 1
netname=O5
}
N 50100 47600 49900 47600 4
{
T 49850 47600 5 10 1 1 0 7 1
netname=O6
}
N 53000 41500 53000 41700 4
N 52200 43300 50800 43300 4
N 50800 41100 50800 40900 4
C 55100 44300 1 0 0 2n7002.sym
{
T 55325 44600 5 10 1 1 0 1 1
refdes=M15
T 55200 45100 5 10 0 1 0 0 1
value=2N7002P
T 55600 44900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 56600 44900 5 10 0 1 0 0 1
device=NMOS
}
C 56000 44300 1 0 0 2n7002.sym
{
T 56225 44600 5 10 1 1 0 1 1
refdes=M17
T 56100 45100 5 10 0 1 0 0 1
value=2N7002P
T 56500 44900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 57500 44900 5 10 0 1 0 0 1
device=NMOS
}
C 57200 44300 1 0 1 2n7002.sym
{
T 56975 44600 5 10 1 1 0 7 1
refdes=M19
T 57100 45100 5 10 0 1 0 6 1
value=2N7002P
T 56700 44900 5 10 0 1 0 6 1
footprint=sot23-nmos
T 55700 44900 5 10 0 1 0 6 1
device=NMOS
}
C 55100 43700 1 0 0 2n7002.sym
{
T 55325 44000 5 10 1 1 0 1 1
refdes=M16
T 55200 44500 5 10 0 1 0 0 1
value=2N7002P
T 55600 44300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 56600 44300 5 10 0 1 0 0 1
device=NMOS
}
C 56000 43700 1 0 0 2n7002.sym
{
T 56225 44000 5 10 1 1 0 1 1
refdes=M18
T 56100 44500 5 10 0 1 0 0 1
value=2N7002P
T 56500 44300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 57500 44300 5 10 0 1 0 0 1
device=NMOS
}
C 57200 43700 1 0 1 2n7002.sym
{
T 56975 44000 5 10 1 1 0 7 1
refdes=M20
T 57100 44500 5 10 0 1 0 6 1
value=2N7002P
T 56700 44300 5 10 0 1 0 6 1
footprint=sot23-nmos
T 55700 44300 5 10 0 1 0 6 1
device=NMOS
}
C 57900 43700 1 0 1 2n7002.sym
{
T 57675 44000 5 10 1 1 0 7 1
refdes=M21
T 57800 44500 5 10 0 1 0 6 1
value=2N7002P
T 57400 44300 5 10 0 1 0 6 1
footprint=sot23-nmos
T 56400 44300 5 10 0 1 0 6 1
device=NMOS
}
C 58600 43700 1 0 1 2n7002.sym
{
T 58375 44000 5 10 1 1 0 7 1
refdes=M22
T 58500 44500 5 10 0 1 0 6 1
value=2N7002P
T 58100 44300 5 10 0 1 0 6 1
footprint=sot23-nmos
T 57100 44300 5 10 0 1 0 6 1
device=NMOS
}
C 55800 44900 1 90 0 resistor-load.sym
{
T 55400 45200 5 10 0 0 90 0 1
device=RESISTOR
T 55650 45550 5 10 1 1 90 0 1
refdes=R1
T 55700 45300 5 10 0 1 90 0 1
footprint=0603-boxed
T 55700 45300 5 10 0 1 90 0 1
value=3.3k
}
N 55500 44200 55500 44400 4
N 55500 44300 58200 44300 4
N 58200 44300 58200 44200 4
N 57500 44200 57500 44300 4
N 56800 44200 56800 44300 4
N 56800 44400 56800 44300 4
N 56400 44200 56400 44300 4
N 56400 44300 56400 44400 4
N 55500 44800 55500 44900 4
N 55500 44900 56800 44900 4
{
T 55800 44900 5 10 1 1 0 0 1
netname=CW
}
N 56800 44900 56800 44800 4
N 56400 44800 56400 44900 4
N 54900 44600 55100 44600 4
{
T 54900 44600 5 10 1 1 0 7 1
netname=I7#
}
N 55800 44600 56000 44600 4
{
T 56000 44500 5 10 1 1 0 7 1
netname=I6
}
N 57200 44600 57200 44800 4
{
T 57200 44850 5 10 1 1 0 3 1
netname=I5
}
N 57200 44000 57200 43800 4
{
T 57200 43750 5 10 1 1 180 3 1
netname=I5#
}
N 54900 44000 55100 44000 4
{
T 54900 44000 5 10 1 1 0 7 1
netname=I7
}
N 55800 44000 56000 44000 4
{
T 56000 43900 5 10 1 1 0 7 1
netname=I6#
}
N 57900 44000 57900 43800 4
{
T 57900 43750 5 10 1 1 180 3 1
netname=I4
}
N 58600 44000 58600 43800 4
{
T 58600 43750 5 10 1 1 180 3 1
netname=I2#
}
C 56300 43500 1 0 0 gnd-1.sym
C 56700 43500 1 0 0 gnd-1.sym
C 57400 43500 1 0 0 gnd-1.sym
C 58100 43500 1 0 0 gnd-1.sym
N 43000 49100 42800 49100 4
{
T 42750 49100 5 10 1 1 0 7 1
netname=O3
}
N 43000 48700 42800 48700 4
{
T 42750 48700 5 10 1 1 0 7 1
netname=O3#
}
N 43200 48300 43000 48300 4
{
T 42950 48300 5 10 1 1 0 7 1
netname=O4
}
N 53000 46400 52800 46400 4
{
T 52750 46400 5 10 1 1 0 7 1
netname=I2
}
B 49500 40200 4900 3300 14 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 54400 43400 4500 2800 14 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
C 44700 48400 1 0 0 xnor.sym
{
T 44900 49000 5 10 1 1 0 0 1
refdes=S1
}
C 45200 41400 1 0 0 2n7002.sym
{
T 45425 41700 5 10 1 1 0 1 1
refdes=M2
T 45300 42200 5 10 0 1 0 0 1
value=2N7002P
T 45700 42000 5 10 0 1 0 0 1
footprint=sot23-nmos
T 46700 42000 5 10 0 1 0 0 1
device=NMOS
}
C 45200 40800 1 0 0 2n7002.sym
{
T 45425 41100 5 10 1 1 0 1 1
refdes=M3
T 45300 41600 5 10 0 1 0 0 1
value=2N7002P
T 45700 41400 5 10 0 1 0 0 1
footprint=sot23-nmos
T 46700 41400 5 10 0 1 0 0 1
device=NMOS
}
C 45200 40200 1 0 0 2n7002.sym
{
T 45425 40500 5 10 1 1 0 1 1
refdes=M4
T 45300 41000 5 10 0 1 0 0 1
value=2N7002P
T 45700 40800 5 10 0 1 0 0 1
footprint=sot23-nmos
T 46700 40800 5 10 0 1 0 0 1
device=NMOS
}
N 45600 40700 45600 40900 4
N 45600 41500 45600 41300 4
C 45700 40000 1 0 1 gnd-1.sym
N 45000 41700 45200 41700 4
{
T 44950 41700 5 10 1 1 0 7 1
netname=I5#
}
N 45000 41100 45200 41100 4
{
T 44950 41100 5 10 1 1 0 7 1
netname=I6
}
N 45000 40500 45200 40500 4
{
T 44950 40500 5 10 1 1 0 7 1
netname=I7#
}
C 44200 42000 1 0 0 not.sym
{
T 44550 42300 5 10 1 1 0 4 1
refdes=N3
}
C 45700 42000 1 0 0 not.sym
{
T 46050 42300 5 10 1 1 0 4 1
refdes=N5
}
N 44000 42300 44200 42300 4
{
T 43950 42300 5 10 1 1 0 7 1
netname=I4#
}
N 45500 42300 45700 42300 4
{
T 45450 42300 5 10 1 1 0 7 1
netname=I4
}
N 44600 42000 46100 42000 4
N 45600 41900 45600 42000 4
N 46500 42300 47100 42300 4
{
T 46600 42300 5 10 1 1 0 0 1
netname=STA#
}
C 44400 42600 1 0 0 vdd-1.sym
C 45900 42600 1 0 0 vdd-1.sym
C 42400 42000 1 0 0 in-1.sym
{
T 42400 42100 5 10 1 1 0 7 1
refdes=ϕ1
T 42400 42500 5 10 0 0 0 0 1
footprint=anchor
T 42400 42300 5 10 0 0 0 0 1
device=INPUT
}
C 43300 42000 1 0 1 phi1.sym
C 47600 42900 1 90 1 phi1.sym
C 47400 41700 1 0 0 gnd-1.sym
C 47900 42200 1 0 0 out-1.sym
{
T 47900 42500 5 10 0 0 0 0 1
device=OUTPUT
T 47900 42700 5 10 0 0 0 0 1
footprint=anchor
T 48500 42300 5 10 1 1 0 1 1
refdes=MW
}
C 47200 40300 1 0 0 nor4.sym
{
T 47600 40800 5 10 1 1 0 4 1
refdes=S13
}
C 48000 40700 1 0 0 out-1.sym
{
T 48000 41000 5 10 0 0 0 0 1
device=OUTPUT
T 48000 41200 5 10 0 0 0 0 1
footprint=anchor
T 48600 40800 5 10 1 1 0 1 1
refdes=IN
}
N 47000 40500 47200 40500 4
{
T 46950 40500 5 10 1 1 0 7 1
netname=I7#
}
N 47000 40700 47200 40700 4
{
T 46950 40700 5 10 1 1 0 7 1
netname=I6
}
N 47000 40900 47200 40900 4
{
T 46950 40900 5 10 1 1 0 7 1
netname=I5#
}
N 47000 41100 47200 41100 4
{
T 46950 41100 5 10 1 1 0 7 1
netname=I3
}
C 47300 41300 1 0 0 vdd-1.sym
C 47600 40000 1 0 1 gnd-1.sym
C 49900 45000 1 0 0 vdd-1.sym
N 49900 44300 49700 44300 4
{
T 49650 44300 5 10 1 1 0 7 1
netname=CW
}
N 49500 44700 49300 44700 4
{
T 49250 44700 5 10 1 1 0 7 1
netname=I6
}
N 49500 44900 49300 44900 4
{
T 49250 44900 5 10 1 1 0 7 1
netname=I3#
}
C 50000 43700 1 0 0 gnd-1.sym
C 45400 43400 1 0 0 norod.sym
{
T 45800 43900 5 10 1 1 0 4 1
refdes=S16
}
N 45200 44000 45400 44000 4
{
T 45150 44000 5 10 1 1 0 7 1
netname=I6
}
N 45200 43800 45400 43800 4
{
T 45150 43800 5 10 1 1 0 7 1
netname=I5
}
N 46200 44100 46200 43900 4
N 45700 44800 45900 44800 4
{
T 45650 44800 5 10 1 1 0 7 1
netname=I7
}
N 45700 44600 45900 44600 4
{
T 45650 44600 5 10 1 1 0 7 1
netname=I3
}
N 45700 44400 45900 44400 4
{
T 45650 44400 5 10 1 1 0 7 1
netname=I2
}
C 46000 45100 1 0 0 vdd-1.sym
C 45600 43100 1 0 0 gnd-1.sym
C 47500 44500 1 0 0 out-1.sym
{
T 47500 44800 5 10 0 0 0 0 1
device=OUTPUT
T 47500 45000 5 10 0 0 0 0 1
footprint=anchor
T 48100 44600 5 10 1 1 0 1 1
refdes=MR
}
C 46700 44300 1 0 0 cnot.sym
{
T 47025 44600 5 10 1 1 0 4 1
refdes=N8
}
C 45900 44100 1 0 0 nand3.sym
{
T 46300 44600 5 10 1 1 0 4 1
refdes=S15
}
C 47000 44000 1 0 0 gnd-1.sym
C 46900 44900 1 0 0 vdd-1.sym
C 56400 45300 1 0 0 out-1.sym
{
T 57000 45400 5 10 1 1 0 1 1
refdes=CW
T 56400 45800 5 10 0 0 0 0 1
footprint=anchor
T 56400 45600 5 10 0 0 0 0 1
device=OUTPUT
}
N 56400 44900 56400 45400 4
C 53000 46100 1 0 0 nand3.sym
{
T 53400 46600 5 10 1 1 0 4 1
refdes=S11
}
C 57000 46500 1 0 0 gnd-1.sym
C 57600 47200 1 0 0 out-1.sym
{
T 57600 47500 5 10 0 0 0 0 1
device=OUTPUT
T 57600 47700 5 10 0 0 0 0 1
footprint=anchor
T 58200 47300 5 10 1 1 0 1 1
refdes=OR#
}
C 56900 47800 1 0 0 vdd-1.sym
N 56800 47600 56600 47600 4
{
T 56550 47600 5 10 1 1 0 7 1
netname=I67#
}
N 56800 47400 56600 47400 4
{
T 56550 47400 5 10 1 1 0 7 1
netname=I2#
}
N 56800 47200 56600 47200 4
{
T 56550 47200 5 10 1 1 0 7 1
netname=I3
}
C 56800 46800 1 0 0 nand4.sym
{
T 57200 47300 5 10 1 1 0 4 1
refdes=S14
}
N 56800 47000 56600 47000 4
{
T 56550 47000 5 10 1 1 0 7 1
netname=I4#
}
C 47100 42000 1 0 0 notp.sym
{
T 47450 42300 5 10 1 1 0 4 1
refdes=I9
}
C 42400 49200 1 0 0 in-1.sym
{
T 42400 49500 5 10 0 0 0 0 1
device=INPUT
T 42400 49700 5 10 0 0 0 0 1
footprint=anchor
T 42400 49300 5 10 1 1 0 7 1
refdes=Zo#
}
C 42400 48800 1 0 0 in-1.sym
{
T 42400 49100 5 10 0 0 0 0 1
device=INPUT
T 42400 49300 5 10 0 0 0 0 1
footprint=anchor
T 42400 48900 5 10 1 1 0 7 1
refdes=Co#
}
C 45700 47600 1 0 0 in-1.sym
{
T 45700 48100 5 10 0 0 0 0 1
footprint=anchor
T 45700 47900 5 10 0 0 0 0 1
device=INPUT
T 45700 47700 5 10 1 1 0 7 1
refdes=OJump#
}
C 49800 41800 1 0 0 in-1.sym
{
T 49800 42100 5 10 0 0 0 0 1
device=INPUT
T 49800 42300 5 10 0 0 0 0 1
footprint=anchor
T 49800 41900 5 10 1 1 0 7 1
refdes=Co
}
N 51400 40900 51400 41100 4
N 51400 41500 51400 42200 4
C 57800 42000 1 0 0 out-1.sym
{
T 57800 42300 5 10 0 0 0 0 1
device=OUTPUT
T 57800 42500 5 10 0 0 0 0 1
footprint=anchor
T 58400 42100 5 10 1 1 0 1 1
refdes=QE
}
N 56200 41500 56400 41500 4
{
T 56450 41600 5 10 1 1 0 7 1
netname=I6#
}
N 57400 41200 57200 41200 4
{
T 57150 41200 5 10 1 1 0 7 1
netname=I3
}
N 57200 40600 57400 40600 4
{
T 57350 40700 5 10 1 1 0 7 1
netname=I5
}
N 55200 41800 55400 41800 4
{
T 55450 41900 5 10 1 1 0 7 1
netname=I7#
}
C 56600 43000 1 0 0 vdd-1.sym
C 50600 44400 1 0 0 out-1.sym
{
T 51200 44500 5 10 1 1 0 1 1
refdes=ZW#
T 50600 44900 5 10 0 0 0 0 1
footprint=anchor
T 50600 44700 5 10 0 0 0 0 1
device=OUTPUT
}
N 57400 41800 57200 41800 4
{
T 57150 41800 5 10 1 1 0 7 1
netname=I2
}
C 57400 41500 1 0 0 2n7002.sym
{
T 57625 41800 5 10 1 1 0 1 1
refdes=M27
T 57500 42300 5 10 0 1 0 0 1
value=2N7002P
T 57900 42100 5 10 0 1 0 0 1
footprint=sot23-nmos
T 58900 42100 5 10 0 1 0 0 1
device=NMOS
}
C 57400 40900 1 0 0 2n7002.sym
{
T 57625 41200 5 10 1 1 0 1 1
refdes=M26
T 57500 41700 5 10 0 1 0 0 1
value=2N7002P
T 57900 41500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 58900 41500 5 10 0 1 0 0 1
device=NMOS
}
C 56400 41200 1 0 0 2n7002.sym
{
T 56625 41500 5 10 1 1 0 1 1
refdes=M24
T 56500 42000 5 10 0 1 0 0 1
value=2N7002P
T 56900 41800 5 10 0 1 0 0 1
footprint=sot23-nmos
T 57900 41800 5 10 0 1 0 0 1
device=NMOS
}
C 55400 41500 1 0 0 2n7002.sym
{
T 55625 41800 5 10 1 1 0 1 1
refdes=M23
T 55500 42300 5 10 0 1 0 0 1
value=2N7002P
T 55900 42100 5 10 0 1 0 0 1
footprint=sot23-nmos
T 56900 42100 5 10 0 1 0 0 1
device=NMOS
}
C 57400 40300 1 0 0 2n7002.sym
{
T 57625 40600 5 10 1 1 0 1 1
refdes=M25
T 57500 41100 5 10 0 1 0 0 1
value=2N7002P
T 57900 40900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 58900 40900 5 10 0 1 0 0 1
device=NMOS
}
N 55800 42000 55800 42100 4
N 57800 40800 57800 41000 4
C 56900 42100 1 90 0 resistor-load.sym
{
T 56500 42400 5 10 0 0 90 0 1
device=RESISTOR
T 56750 42750 5 10 1 1 90 0 1
refdes=R2
T 56800 42500 5 10 0 1 90 0 1
footprint=0603-boxed
T 56800 42500 5 10 0 1 90 0 1
value=3.3k
}
C 56400 40300 1 0 0 2n7002.sym
{
T 56625 40600 5 10 1 1 0 1 1
refdes=M28
T 56500 41100 5 10 0 1 0 0 1
value=2N7002P
T 56900 40900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 57900 40900 5 10 0 1 0 0 1
device=NMOS
}
N 56200 40600 56400 40600 4
{
T 56150 40600 5 10 1 1 0 7 1
netname=I6
}
N 56800 40800 56800 41300 4
C 55900 41300 1 0 1 gnd-1.sym
C 56900 40100 1 0 1 gnd-1.sym
C 57900 40100 1 0 1 gnd-1.sym
N 56800 40900 57800 40900 4
N 57800 41600 57800 41400 4
N 57800 42100 57800 42000 4
N 55800 42100 57800 42100 4
N 56800 42100 56800 41700 4
C 49500 44000 1 0 0 nor1and3.sym
{
T 50250 44500 5 10 1 1 0 4 1
refdes=S3
}
N 49500 44500 49300 44500 4
{
T 49250 44500 5 10 1 1 0 7 1
netname=I7
}
T 49300 45500 9 12 1 0 0 0 1
FIXME - check for MW transient on phi1 rising
C 50400 41600 1 0 0 2n7002.sym
{
T 50625 41900 5 10 1 1 0 1 1
refdes=M12
T 50500 42400 5 10 0 1 0 0 1
value=2N7002P
T 50900 42200 5 10 0 1 0 0 1
footprint=sot23-nmos
T 51900 42200 5 10 0 1 0 0 1
device=NMOS
}
C 50400 42200 1 0 0 2n7002.sym
{
T 50500 43000 5 10 0 1 0 0 1
value=2N7002P
T 50900 42800 5 10 0 1 0 0 1
footprint=sot23-nmos
T 51900 42800 5 10 0 1 0 0 1
device=NMOS
T 50625 42500 5 10 1 1 0 1 1
refdes=M8
}
C 50400 42800 1 0 0 2n7002.sym
{
T 50500 43600 5 10 0 1 0 0 1
value=2N7002P
T 50900 43400 5 10 0 1 0 0 1
footprint=sot23-nmos
T 51900 43400 5 10 0 1 0 0 1
device=NMOS
T 50625 43100 5 10 1 1 0 1 1
refdes=M7
}
N 50200 43100 50400 43100 4
{
T 50150 43100 5 10 1 1 0 7 1
netname=I3#
}
N 50200 42500 50400 42500 4
{
T 50150 42500 5 10 1 1 0 7 1
netname=I7
}
N 50800 42900 50800 42700 4
N 51400 42200 50800 42200 4
C 50700 40200 1 0 0 gnd-1.sym
C 51300 40200 1 0 0 gnd-1.sym
N 50800 42100 50800 42300 4
N 50800 41500 50800 41700 4
C 53000 42100 1 0 0 out-1.sym
{
T 53600 42200 5 10 1 1 0 1 1
refdes=CoE#
T 53000 42600 5 10 0 0 0 0 1
footprint=anchor
T 53000 42400 5 10 0 0 0 0 1
device=OUTPUT
}
N 52200 42200 52200 43300 4
C 52700 42200 1 90 0 resistor-load.sym
{
T 52300 42500 5 10 0 0 90 0 1
device=RESISTOR
T 52600 42600 5 10 0 1 90 0 1
footprint=0603-boxed
T 52600 42600 5 10 0 1 90 0 1
value=3.3k
T 52550 42850 5 10 1 1 90 0 1
refdes=R3
}
C 52400 43100 1 0 0 vdd-1.sym
N 53000 42100 53000 42200 4
N 50800 41000 51400 41000 4
B 54400 40200 4500 3200 14 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
