

================================================================
== Vitis HLS Report for 'aes'
================================================================
* Date:           Wed Apr 17 16:02:16 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_Power_Monitor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.084 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                           |                                                |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                          Instance                         |                     Module                     |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_aes_Pipeline_1_fu_273                                  |aes_Pipeline_1                                  |       18|       18|   0.180 us|   0.180 us|    18|    18|       no|
        |grp_aes_Pipeline_2_fu_279                                  |aes_Pipeline_2                                  |       26|       26|   0.260 us|   0.260 us|    26|    26|       no|
        |grp_aes_Pipeline_3_fu_284                                  |aes_Pipeline_3                                  |       34|       34|   0.340 us|   0.340 us|    34|    34|       no|
        |grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289                    |aes_Pipeline_VITIS_LOOP_70_2                    |       18|       34|   0.180 us|   0.340 us|    18|    34|       no|
        |grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312                    |aes_Pipeline_VITIS_LOOP_75_3                    |       18|       18|   0.180 us|   0.180 us|    18|    18|       no|
        |grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337  |aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2  |       18|       18|   0.180 us|   0.180 us|    18|    18|       no|
        |grp_expandKey_fu_343                                       |expandKey                                       |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        |grp_aes_main_fu_358                                        |aes_main                                        |     1196|     2024|  11.960 us|  20.240 us|  1196|  2024|       no|
        |grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368  |aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4  |       18|       18|   0.180 us|   0.180 us|    18|    18|       no|
        |grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374  |aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2  |       18|       18|   0.180 us|   0.180 us|    18|    18|       no|
        |grp_aes_invMain_fu_380                                     |aes_invMain                                     |     1260|     2260|  12.600 us|  22.600 us|  1260|  2260|       no|
        |grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390  |aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4  |       18|       18|   0.180 us|   0.180 us|    18|    18|       no|
        |grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396                    |aes_Pipeline_VITIS_LOOP_85_4                    |       18|       18|   0.180 us|   0.180 us|    18|    18|       no|
        |grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420                    |aes_Pipeline_VITIS_LOOP_94_5                    |       18|       18|   0.180 us|   0.180 us|    18|    18|       no|
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_1  |        ?|        ?|  84 ~ 4465|          -|          -|     ?|        no|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 28 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 17 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 23 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 7 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_dest_V_loc = alloca i64 1"   --->   Operation 29 'alloca' 'tmp_dest_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_id_V_loc = alloca i64 1"   --->   Operation 30 'alloca' 'tmp_id_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_4_0_0_0115_phi_loc = alloca i64 1"   --->   Operation 31 'alloca' 'p_4_0_0_0115_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_user_V_loc = alloca i64 1"   --->   Operation 32 'alloca' 'tmp_user_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_strb_V_loc = alloca i64 1"   --->   Operation 33 'alloca' 'tmp_strb_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_keep_V_loc = alloca i64 1"   --->   Operation 34 'alloca' 'tmp_keep_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%key_array128 = alloca i64 1"   --->   Operation 35 'alloca' 'key_array128' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%expandedKey = alloca i64 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:629]   --->   Operation 36 'alloca' 'expandedKey' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 37 [1/1] (2.32ns)   --->   "%block = alloca i64 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:632]   --->   Operation 37 'alloca' 'block' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%expandedKey_1 = alloca i64 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:439]   --->   Operation 38 'alloca' 'expandedKey_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 39 [1/1] (2.32ns)   --->   "%block_1 = alloca i64 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:442]   --->   Operation 39 'alloca' 'block_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 40 [1/1] (2.32ns)   --->   "%plaintext_array = alloca i64 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:58]   --->   Operation 40 'alloca' 'plaintext_array' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 41 [1/1] (2.32ns)   --->   "%ciphertext_array = alloca i64 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:59]   --->   Operation 41 'alloca' 'ciphertext_array' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 42 [1/1] (2.32ns)   --->   "%decryptedtext_array = alloca i64 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:60]   --->   Operation 42 'alloca' 'decryptedtext_array' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_Pipeline_1, i8 %key_array128"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_Pipeline_1, i8 %key_array128"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_Pipeline_2, i8 %key_array128"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_Pipeline_2, i8 %key_array128"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_Pipeline_3, i8 %key_array128"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.70>
ST_6 : Operation 48 [1/1] (1.00ns)   --->   "%mode_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %mode"   --->   Operation 48 'read' 'mode_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:6]   --->   Operation 49 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln6 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:6]   --->   Operation 50 'specinterface' 'specinterface_ln6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %key_and_plaintext_V_data_V, i1 %key_and_plaintext_V_keep_V, i1 %key_and_plaintext_V_strb_V, i1 %key_and_plaintext_V_user_V, i1 %key_and_plaintext_V_last_V, i1 %key_and_plaintext_V_id_V, i1 %key_and_plaintext_V_dest_V, void @empty_28, i32 1, i32 1, void @empty_24, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %key_and_plaintext_V_data_V"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %key_and_plaintext_V_keep_V"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %key_and_plaintext_V_strb_V"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %key_and_plaintext_V_user_V"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %key_and_plaintext_V_last_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %key_and_plaintext_V_id_V"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %key_and_plaintext_V_dest_V"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ciphertext_and_decryptedtext_V_data_V, i1 %ciphertext_and_decryptedtext_V_keep_V, i1 %ciphertext_and_decryptedtext_V_strb_V, i1 %ciphertext_and_decryptedtext_V_user_V, i1 %ciphertext_and_decryptedtext_V_last_V, i1 %ciphertext_and_decryptedtext_V_id_V, i1 %ciphertext_and_decryptedtext_V_dest_V, void @empty_28, i32 1, i32 1, void @empty_24, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ciphertext_and_decryptedtext_V_data_V"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ciphertext_and_decryptedtext_V_keep_V"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ciphertext_and_decryptedtext_V_strb_V"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ciphertext_and_decryptedtext_V_user_V"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ciphertext_and_decryptedtext_V_last_V"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ciphertext_and_decryptedtext_V_id_V"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ciphertext_and_decryptedtext_V_dest_V"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mode"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mode, void @empty_30, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_20, void @empty_31, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mode, void @empty_32, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %enable_in"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %enable_in, void @empty_30, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_20, void @empty_17, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %enable_in, void @empty_32, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %enable_out"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %enable_out, void @empty_30, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty, void @empty_31, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %enable_out, void @empty_32, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %power_reading_in"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %power_reading_in, void @empty_30, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty, void @empty_17, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %power_reading_in, void @empty_32, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %power_reading_out"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %power_reading_out, void @empty_30, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_20, void @empty_34, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %power_reading_out, void @empty_32, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_30, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_20, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_Pipeline_3, i8 %key_array128"   --->   Operation 83 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 84 [1/1] (1.70ns)   --->   "%switch_ln41 = switch i32 %mode_read, void %cleanup, i32 128, void %sw.epilog, i32 192, void %sw.bb1, i32 256, void %sw.bb3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:41]   --->   Operation 84 'switch' 'switch_ln41' <Predicate = true> <Delay = 1.70>
ST_6 : Operation 85 [1/1] (1.70ns)   --->   "%br_ln54 = br void %sw.epilog" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:54]   --->   Operation 85 'br' 'br_ln54' <Predicate = (mode_read == 256)> <Delay = 1.70>
ST_6 : Operation 86 [1/1] (1.70ns)   --->   "%br_ln50 = br void %sw.epilog" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:50]   --->   Operation 86 'br' 'br_ln50' <Predicate = (mode_read == 192)> <Delay = 1.70>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%key_array = phi i11 1024, void %sw.bb3, i11 512, void %sw.bb1, i11 0, void %entry"   --->   Operation 87 'phi' 'key_array' <Predicate = (mode_read == 256) | (mode_read == 192) | (mode_read == 128)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%cipherkey_size = phi i6 32, void %sw.bb3, i6 24, void %sw.bb1, i6 16, void %entry"   --->   Operation 88 'phi' 'cipherkey_size' <Predicate = (mode_read == 256) | (mode_read == 192) | (mode_read == 128)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln64 = br void %while.body" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:64]   --->   Operation 89 'br' 'br_ln64' <Predicate = (mode_read == 256) | (mode_read == 192) | (mode_read == 128)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.68>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 90 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [2/2] (4.68ns)   --->   "%call_ln0 = call void @aes_Pipeline_VITIS_LOOP_70_2, i6 %cipherkey_size, i8 %key_and_plaintext_V_data_V, i1 %key_and_plaintext_V_keep_V, i1 %key_and_plaintext_V_strb_V, i1 %key_and_plaintext_V_user_V, i1 %key_and_plaintext_V_last_V, i1 %key_and_plaintext_V_id_V, i1 %key_and_plaintext_V_dest_V, i11 %key_array, i8 %key_array128"   --->   Operation 91 'call' 'call_ln0' <Predicate = true> <Delay = 4.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_Pipeline_VITIS_LOOP_70_2, i6 %cipherkey_size, i8 %key_and_plaintext_V_data_V, i1 %key_and_plaintext_V_keep_V, i1 %key_and_plaintext_V_strb_V, i1 %key_and_plaintext_V_user_V, i1 %key_and_plaintext_V_last_V, i1 %key_and_plaintext_V_id_V, i1 %key_and_plaintext_V_dest_V, i11 %key_array, i8 %key_array128"   --->   Operation 92 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%empty_72 = wait i32 @_ssdm_op_Wait"   --->   Operation 93 'wait' 'empty_72' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%empty_73 = wait i32 @_ssdm_op_Wait"   --->   Operation 94 'wait' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [2/2] (2.32ns)   --->   "%call_ln0 = call void @aes_Pipeline_VITIS_LOOP_75_3, i8 %key_and_plaintext_V_data_V, i1 %key_and_plaintext_V_keep_V, i1 %key_and_plaintext_V_strb_V, i1 %key_and_plaintext_V_user_V, i1 %key_and_plaintext_V_last_V, i1 %key_and_plaintext_V_id_V, i1 %key_and_plaintext_V_dest_V, i8 %plaintext_array, i1 %tmp_keep_V_loc, i1 %tmp_strb_V_loc, i1 %tmp_user_V_loc, i1 %p_4_0_0_0115_phi_loc, i1 %tmp_id_V_loc, i1 %tmp_dest_V_loc"   --->   Operation 95 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 2.95>
ST_11 : Operation 96 [1/2] (2.95ns)   --->   "%call_ln0 = call void @aes_Pipeline_VITIS_LOOP_75_3, i8 %key_and_plaintext_V_data_V, i1 %key_and_plaintext_V_keep_V, i1 %key_and_plaintext_V_strb_V, i1 %key_and_plaintext_V_user_V, i1 %key_and_plaintext_V_last_V, i1 %key_and_plaintext_V_id_V, i1 %key_and_plaintext_V_dest_V, i8 %plaintext_array, i1 %tmp_keep_V_loc, i1 %tmp_strb_V_loc, i1 %tmp_user_V_loc, i1 %p_4_0_0_0115_phi_loc, i1 %tmp_id_V_loc, i1 %tmp_dest_V_loc"   --->   Operation 96 'call' 'call_ln0' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 6.60>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:61]   --->   Operation 97 'specloopname' 'specloopname_ln61' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_keep_V_loc_load = load i1 %tmp_keep_V_loc"   --->   Operation 98 'load' 'tmp_keep_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_strb_V_loc_load = load i1 %tmp_strb_V_loc"   --->   Operation 99 'load' 'tmp_strb_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_user_V_loc_load = load i1 %tmp_user_V_loc"   --->   Operation 100 'load' 'tmp_user_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%p_4_0_0_0115_phi_loc_load = load i1 %p_4_0_0_0115_phi_loc"   --->   Operation 101 'load' 'p_4_0_0_0115_phi_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_id_V_loc_load = load i1 %tmp_id_V_loc"   --->   Operation 102 'load' 'tmp_id_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_dest_V_loc_load = load i1 %tmp_dest_V_loc"   --->   Operation 103 'load' 'tmp_dest_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%empty_74 = wait i32 @_ssdm_op_Wait"   --->   Operation 104 'wait' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (1.70ns)   --->   "%switch_ln447 = switch i6 %cipherkey_size, void %_Z11aes_encryptPhS_S_i.exit, i6 16, void %sw.epilog.i, i6 24, void %sw.bb1.i, i6 32, void %sw.bb2.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:447]   --->   Operation 105 'switch' 'switch_ln447' <Predicate = true> <Delay = 1.70>
ST_12 : Operation 106 [1/1] (1.70ns)   --->   "%br_ln457 = br void %sw.epilog.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:457]   --->   Operation 106 'br' 'br_ln457' <Predicate = (cipherkey_size == 32)> <Delay = 1.70>
ST_12 : Operation 107 [1/1] (1.70ns)   --->   "%br_ln454 = br void %sw.epilog.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:454]   --->   Operation 107 'br' 'br_ln454' <Predicate = (cipherkey_size == 24)> <Delay = 1.70>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%nbrRounds = phi i4 14, void %sw.bb2.i, i4 12, void %sw.bb1.i, i4 10, void %while.body"   --->   Operation 108 'phi' 'nbrRounds' <Predicate = (cipherkey_size == 32) | (cipherkey_size == 24) | (cipherkey_size == 16)> <Delay = 0.00>
ST_12 : Operation 109 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2, i8 %plaintext_array, i8 %block_1"   --->   Operation 109 'call' 'call_ln0' <Predicate = (cipherkey_size == 32) | (cipherkey_size == 24) | (cipherkey_size == 16)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %nbrRounds, i4 0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:463]   --->   Operation 110 'bitconcatenate' 'shl_ln' <Predicate = (cipherkey_size == 32) | (cipherkey_size == 24) | (cipherkey_size == 16)> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%expandedKeySize = or i8 %shl_ln, i8 16" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:463]   --->   Operation 111 'or' 'expandedKeySize' <Predicate = (cipherkey_size == 32) | (cipherkey_size == 24) | (cipherkey_size == 16)> <Delay = 0.00>
ST_12 : Operation 112 [2/2] (4.89ns)   --->   "%call_ln483 = call void @expandKey, i8 %expandedKey_1, i8 %key_array128, i11 %key_array, i6 %cipherkey_size, i8 %expandedKeySize, i8 %sbox, i8 %Rcon" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:483]   --->   Operation 112 'call' 'call_ln483' <Predicate = (cipherkey_size == 32) | (cipherkey_size == 24) | (cipherkey_size == 16)> <Delay = 4.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 113 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2, i8 %plaintext_array, i8 %block_1"   --->   Operation 113 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 114 [1/2] (0.00ns)   --->   "%call_ln483 = call void @expandKey, i8 %expandedKey_1, i8 %key_array128, i11 %key_array, i6 %cipherkey_size, i8 %expandedKeySize, i8 %sbox, i8 %Rcon" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:483]   --->   Operation 114 'call' 'call_ln483' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 115 [2/2] (0.00ns)   --->   "%call_ln486 = call void @aes_main, i8 %block_1, i8 %expandedKey_1, i4 %nbrRounds, i8 %sbox" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:486]   --->   Operation 115 'call' 'call_ln486' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 116 [1/2] (0.00ns)   --->   "%call_ln486 = call void @aes_main, i8 %block_1, i8 %expandedKey_1, i4 %nbrRounds, i8 %sbox" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:486]   --->   Operation 116 'call' 'call_ln486' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 117 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4, i8 %block_1, i8 %ciphertext_array"   --->   Operation 117 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 1.70>
ST_17 : Operation 118 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4, i8 %block_1, i8 %ciphertext_array"   --->   Operation 118 'call' 'call_ln0' <Predicate = (cipherkey_size == 32) | (cipherkey_size == 24) | (cipherkey_size == 16)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11aes_encryptPhS_S_i.exit"   --->   Operation 119 'br' 'br_ln0' <Predicate = (cipherkey_size == 32) | (cipherkey_size == 24) | (cipherkey_size == 16)> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (1.70ns)   --->   "%switch_ln637 = switch i6 %cipherkey_size, void %_Z11aes_decryptPhS_S_i.exit, i6 16, void %sw.epilog.i343, i6 24, void %sw.bb1.i338, i6 32, void %sw.bb2.i339" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:637]   --->   Operation 120 'switch' 'switch_ln637' <Predicate = true> <Delay = 1.70>
ST_17 : Operation 121 [1/1] (1.70ns)   --->   "%br_ln647 = br void %sw.epilog.i343" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:647]   --->   Operation 121 'br' 'br_ln647' <Predicate = (cipherkey_size == 32)> <Delay = 1.70>
ST_17 : Operation 122 [1/1] (1.70ns)   --->   "%br_ln644 = br void %sw.epilog.i343" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:644]   --->   Operation 122 'br' 'br_ln644' <Predicate = (cipherkey_size == 24)> <Delay = 1.70>

State 18 <SV = 17> <Delay = 4.89>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%nbrRounds_1 = phi i4 14, void %sw.bb2.i339, i4 12, void %sw.bb1.i338, i4 10, void %_Z11aes_encryptPhS_S_i.exit"   --->   Operation 123 'phi' 'nbrRounds_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 124 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2, i8 %ciphertext_array, i8 %block"   --->   Operation 124 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 125 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %nbrRounds_1, i4 0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:653]   --->   Operation 125 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 126 [1/1] (0.00ns)   --->   "%expandedKeySize_1 = or i8 %shl_ln5, i8 16" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:653]   --->   Operation 126 'or' 'expandedKeySize_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 127 [2/2] (4.89ns)   --->   "%call_ln673 = call void @expandKey, i8 %expandedKey, i8 %key_array128, i11 %key_array, i6 %cipherkey_size, i8 %expandedKeySize_1, i8 %sbox, i8 %Rcon" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:673]   --->   Operation 127 'call' 'call_ln673' <Predicate = true> <Delay = 4.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 128 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2, i8 %ciphertext_array, i8 %block"   --->   Operation 128 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 129 [1/2] (0.00ns)   --->   "%call_ln673 = call void @expandKey, i8 %expandedKey, i8 %key_array128, i11 %key_array, i6 %cipherkey_size, i8 %expandedKeySize_1, i8 %sbox, i8 %Rcon" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:673]   --->   Operation 129 'call' 'call_ln673' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 130 [2/2] (0.00ns)   --->   "%call_ln676 = call void @aes_invMain, i8 %block, i8 %expandedKey, i4 %nbrRounds_1, i8 %rsbox" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:676]   --->   Operation 130 'call' 'call_ln676' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 131 [1/2] (0.00ns)   --->   "%call_ln676 = call void @aes_invMain, i8 %block, i8 %expandedKey, i4 %nbrRounds_1, i8 %rsbox" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:676]   --->   Operation 131 'call' 'call_ln676' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 132 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4, i8 %block, i8 %decryptedtext_array"   --->   Operation 132 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 133 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4, i8 %block, i8 %decryptedtext_array"   --->   Operation 133 'call' 'call_ln0' <Predicate = (cipherkey_size == 32) | (cipherkey_size == 24) | (cipherkey_size == 16)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11aes_decryptPhS_S_i.exit"   --->   Operation 134 'br' 'br_ln0' <Predicate = (cipherkey_size == 32) | (cipherkey_size == 24) | (cipherkey_size == 16)> <Delay = 0.00>
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "%empty_75 = wait i32 @_ssdm_op_Wait"   --->   Operation 135 'wait' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 136 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_Pipeline_VITIS_LOOP_85_4, i8 %ciphertext_array, i1 %tmp_keep_V_loc_load, i1 %tmp_strb_V_loc_load, i1 %tmp_user_V_loc_load, i1 %tmp_id_V_loc_load, i1 %tmp_dest_V_loc_load, i8 %ciphertext_and_decryptedtext_V_data_V, i1 %ciphertext_and_decryptedtext_V_keep_V, i1 %ciphertext_and_decryptedtext_V_strb_V, i1 %ciphertext_and_decryptedtext_V_user_V, i1 %ciphertext_and_decryptedtext_V_last_V, i1 %ciphertext_and_decryptedtext_V_id_V, i1 %ciphertext_and_decryptedtext_V_dest_V"   --->   Operation 136 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 2.32>
ST_24 : Operation 137 [1/2] (2.32ns)   --->   "%call_ln0 = call void @aes_Pipeline_VITIS_LOOP_85_4, i8 %ciphertext_array, i1 %tmp_keep_V_loc_load, i1 %tmp_strb_V_loc_load, i1 %tmp_user_V_loc_load, i1 %tmp_id_V_loc_load, i1 %tmp_dest_V_loc_load, i8 %ciphertext_and_decryptedtext_V_data_V, i1 %ciphertext_and_decryptedtext_V_keep_V, i1 %ciphertext_and_decryptedtext_V_strb_V, i1 %ciphertext_and_decryptedtext_V_user_V, i1 %ciphertext_and_decryptedtext_V_last_V, i1 %ciphertext_and_decryptedtext_V_id_V, i1 %ciphertext_and_decryptedtext_V_dest_V"   --->   Operation 137 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 138 [1/1] (0.00ns)   --->   "%empty_76 = wait i32 @_ssdm_op_Wait"   --->   Operation 138 'wait' 'empty_76' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 139 [1/1] (0.00ns)   --->   "%empty_77 = wait i32 @_ssdm_op_Wait"   --->   Operation 139 'wait' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 140 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_Pipeline_VITIS_LOOP_94_5, i8 %decryptedtext_array, i1 %tmp_keep_V_loc_load, i1 %tmp_strb_V_loc_load, i1 %tmp_user_V_loc_load, i1 %tmp_id_V_loc_load, i1 %tmp_dest_V_loc_load, i8 %ciphertext_and_decryptedtext_V_data_V, i1 %ciphertext_and_decryptedtext_V_keep_V, i1 %ciphertext_and_decryptedtext_V_strb_V, i1 %ciphertext_and_decryptedtext_V_user_V, i1 %ciphertext_and_decryptedtext_V_last_V, i1 %ciphertext_and_decryptedtext_V_id_V, i1 %ciphertext_and_decryptedtext_V_dest_V"   --->   Operation 140 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 2.32>
ST_27 : Operation 141 [1/2] (2.32ns)   --->   "%call_ln0 = call void @aes_Pipeline_VITIS_LOOP_94_5, i8 %decryptedtext_array, i1 %tmp_keep_V_loc_load, i1 %tmp_strb_V_loc_load, i1 %tmp_user_V_loc_load, i1 %tmp_id_V_loc_load, i1 %tmp_dest_V_loc_load, i8 %ciphertext_and_decryptedtext_V_data_V, i1 %ciphertext_and_decryptedtext_V_keep_V, i1 %ciphertext_and_decryptedtext_V_strb_V, i1 %ciphertext_and_decryptedtext_V_user_V, i1 %ciphertext_and_decryptedtext_V_last_V, i1 %ciphertext_and_decryptedtext_V_id_V, i1 %ciphertext_and_decryptedtext_V_dest_V"   --->   Operation 141 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %p_4_0_0_0115_phi_loc_load, void %if.end63, void %cleanup.loopexit" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:103]   --->   Operation 142 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln64 = br void %while.body" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:64]   --->   Operation 143 'br' 'br_ln64' <Predicate = (!p_4_0_0_0115_phi_loc_load)> <Delay = 0.00>
ST_27 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup"   --->   Operation 144 'br' 'br_ln0' <Predicate = (p_4_0_0_0115_phi_loc_load)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 145 [1/1] (0.00ns)   --->   "%ret_ln108 = ret" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:108]   --->   Operation 145 'ret' 'ret_ln108' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ key_and_plaintext_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ key_and_plaintext_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ key_and_plaintext_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ key_and_plaintext_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ key_and_plaintext_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ key_and_plaintext_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ key_and_plaintext_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ciphertext_and_decryptedtext_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ciphertext_and_decryptedtext_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ciphertext_and_decryptedtext_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ciphertext_and_decryptedtext_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ciphertext_and_decryptedtext_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ciphertext_and_decryptedtext_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ciphertext_and_decryptedtext_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ enable_in]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ enable_out]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ power_reading_in]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ power_reading_out]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Rcon]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rsbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_dest_V_loc            (alloca        ) [ 00111111111111111111111111110]
tmp_id_V_loc              (alloca        ) [ 00111111111111111111111111110]
p_4_0_0_0115_phi_loc      (alloca        ) [ 00111111111111111111111111110]
tmp_user_V_loc            (alloca        ) [ 00111111111111111111111111110]
tmp_strb_V_loc            (alloca        ) [ 00111111111111111111111111110]
tmp_keep_V_loc            (alloca        ) [ 00111111111111111111111111110]
key_array128              (alloca        ) [ 00111111111111111111111111110]
expandedKey               (alloca        ) [ 00111111111111111111111111110]
block                     (alloca        ) [ 00111111111111111111111111110]
expandedKey_1             (alloca        ) [ 00111111111111111111111111110]
block_1                   (alloca        ) [ 00111111111111111111111111110]
plaintext_array           (alloca        ) [ 00111111111111111111111111110]
ciphertext_array          (alloca        ) [ 00111111111111111111111111110]
decryptedtext_array       (alloca        ) [ 00111111111111111111111111110]
call_ln0                  (call          ) [ 00000000000000000000000000000]
call_ln0                  (call          ) [ 00000000000000000000000000000]
mode_read                 (read          ) [ 00000010000000000000000000000]
spectopmodule_ln6         (spectopmodule ) [ 00000000000000000000000000000]
specinterface_ln6         (specinterface ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
call_ln0                  (call          ) [ 00000000000000000000000000000]
switch_ln41               (switch        ) [ 00000000000000000000000000000]
br_ln54                   (br            ) [ 00000000000000000000000000000]
br_ln50                   (br            ) [ 00000000000000000000000000000]
key_array                 (phi           ) [ 00000001111111111111111111110]
cipherkey_size            (phi           ) [ 00000001111111111111111111110]
br_ln64                   (br            ) [ 00000000000000000000000000000]
empty                     (wait          ) [ 00000000000000000000000000000]
call_ln0                  (call          ) [ 00000000000000000000000000000]
empty_72                  (wait          ) [ 00000000000000000000000000000]
empty_73                  (wait          ) [ 00000000000000000000000000000]
call_ln0                  (call          ) [ 00000000000000000000000000000]
specloopname_ln61         (specloopname  ) [ 00000000000000000000000000000]
tmp_keep_V_loc_load       (load          ) [ 00000000000001111111111111110]
tmp_strb_V_loc_load       (load          ) [ 00000000000001111111111111110]
tmp_user_V_loc_load       (load          ) [ 00000000000001111111111111110]
p_4_0_0_0115_phi_loc_load (load          ) [ 00000000000001111111111111110]
tmp_id_V_loc_load         (load          ) [ 00000000000001111111111111110]
tmp_dest_V_loc_load       (load          ) [ 00000000000001111111111111110]
empty_74                  (wait          ) [ 00000000000000000000000000000]
switch_ln447              (switch        ) [ 00000000000000000000000000000]
br_ln457                  (br            ) [ 00000000000000000000000000000]
br_ln454                  (br            ) [ 00000000000000000000000000000]
nbrRounds                 (phi           ) [ 00000000000001110000000000000]
shl_ln                    (bitconcatenate) [ 00000000000000000000000000000]
expandedKeySize           (or            ) [ 00000000000001000000000000000]
call_ln0                  (call          ) [ 00000000000000000000000000000]
call_ln483                (call          ) [ 00000000000000000000000000000]
call_ln486                (call          ) [ 00000000000000000000000000000]
call_ln0                  (call          ) [ 00000000000000000000000000000]
br_ln0                    (br            ) [ 00000000000000000000000000000]
switch_ln637              (switch        ) [ 00000001111111111111111111110]
br_ln647                  (br            ) [ 00000001111111111111111111110]
br_ln644                  (br            ) [ 00000001111111111111111111110]
nbrRounds_1               (phi           ) [ 00000000000000000011110000000]
shl_ln5                   (bitconcatenate) [ 00000000000000000000000000000]
expandedKeySize_1         (or            ) [ 00000000000000000001000000000]
call_ln0                  (call          ) [ 00000000000000000000000000000]
call_ln673                (call          ) [ 00000000000000000000000000000]
call_ln676                (call          ) [ 00000000000000000000000000000]
call_ln0                  (call          ) [ 00000000000000000000000000000]
br_ln0                    (br            ) [ 00000000000000000000000000000]
empty_75                  (wait          ) [ 00000000000000000000000000000]
call_ln0                  (call          ) [ 00000000000000000000000000000]
empty_76                  (wait          ) [ 00000000000000000000000000000]
empty_77                  (wait          ) [ 00000000000000000000000000000]
call_ln0                  (call          ) [ 00000000000000000000000000000]
br_ln103                  (br            ) [ 00000000000000000000000000000]
br_ln64                   (br            ) [ 00000000000000000000000000000]
br_ln0                    (br            ) [ 00000000000000000000000000000]
ret_ln108                 (ret           ) [ 00000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="key_and_plaintext_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_and_plaintext_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="key_and_plaintext_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_and_plaintext_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="key_and_plaintext_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_and_plaintext_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="key_and_plaintext_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_and_plaintext_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="key_and_plaintext_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_and_plaintext_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="key_and_plaintext_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_and_plaintext_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="key_and_plaintext_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_and_plaintext_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ciphertext_and_decryptedtext_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext_and_decryptedtext_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ciphertext_and_decryptedtext_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext_and_decryptedtext_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ciphertext_and_decryptedtext_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext_and_decryptedtext_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ciphertext_and_decryptedtext_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext_and_decryptedtext_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ciphertext_and_decryptedtext_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext_and_decryptedtext_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ciphertext_and_decryptedtext_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext_and_decryptedtext_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ciphertext_and_decryptedtext_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext_and_decryptedtext_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="mode">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="enable_in">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable_in"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="enable_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="power_reading_in">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="power_reading_in"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="power_reading_out">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="power_reading_out"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="sbox">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="Rcon">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rcon"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="rsbox">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rsbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_Pipeline_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_Pipeline_VITIS_LOOP_70_2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_Pipeline_VITIS_LOOP_75_3"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expandKey"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_main"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_invMain"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_Pipeline_VITIS_LOOP_85_4"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_Pipeline_VITIS_LOOP_94_5"/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_dest_V_loc_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_dest_V_loc/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_id_V_loc_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_id_V_loc/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_4_0_0_0115_phi_loc_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_4_0_0_0115_phi_loc/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_user_V_loc_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_user_V_loc/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_strb_V_loc_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_strb_V_loc/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_keep_V_loc_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_keep_V_loc/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="key_array128_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="key_array128/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="expandedKey_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="expandedKey/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="block_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="expandedKey_1_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="expandedKey_1/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="block_1_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="plaintext_array_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="plaintext_array/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="ciphertext_array_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ciphertext_array/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="decryptedtext_array_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="decryptedtext_array/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="mode_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_read/6 "/>
</bind>
</comp>

<comp id="210" class="1005" name="key_array_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="11" slack="1"/>
<pin id="212" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="key_array (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="key_array_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="0"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="11" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="4" bw="1" slack="0"/>
<pin id="219" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="6" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="key_array/6 "/>
</bind>
</comp>

<comp id="225" class="1005" name="cipherkey_size_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="1"/>
<pin id="227" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="cipherkey_size (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="cipherkey_size_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="0"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="6" slack="0"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="4" bw="6" slack="0"/>
<pin id="234" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="6" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cipherkey_size/6 "/>
</bind>
</comp>

<comp id="240" class="1005" name="nbrRounds_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="2"/>
<pin id="242" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="nbrRounds (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="nbrRounds_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="2" slack="0"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="3" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="4" bw="4" slack="0"/>
<pin id="249" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nbrRounds/12 "/>
</bind>
</comp>

<comp id="255" class="1005" name="nbrRounds_1_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="1"/>
<pin id="257" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="nbrRounds_1 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="nbrRounds_1_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="2" slack="1"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="3" slack="1"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="4" bw="4" slack="1"/>
<pin id="267" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nbrRounds_1/18 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_aes_Pipeline_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="0" slack="0"/>
<pin id="275" dir="0" index="1" bw="8" slack="0"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_aes_Pipeline_2_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="0" slack="0"/>
<pin id="281" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_aes_Pipeline_3_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="0" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="0" slack="0"/>
<pin id="291" dir="0" index="1" bw="6" slack="1"/>
<pin id="292" dir="0" index="2" bw="8" slack="0"/>
<pin id="293" dir="0" index="3" bw="1" slack="0"/>
<pin id="294" dir="0" index="4" bw="1" slack="0"/>
<pin id="295" dir="0" index="5" bw="1" slack="0"/>
<pin id="296" dir="0" index="6" bw="1" slack="0"/>
<pin id="297" dir="0" index="7" bw="1" slack="0"/>
<pin id="298" dir="0" index="8" bw="1" slack="0"/>
<pin id="299" dir="0" index="9" bw="11" slack="1"/>
<pin id="300" dir="0" index="10" bw="8" slack="2147483647"/>
<pin id="301" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="0" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="0" index="3" bw="1" slack="0"/>
<pin id="317" dir="0" index="4" bw="1" slack="0"/>
<pin id="318" dir="0" index="5" bw="1" slack="0"/>
<pin id="319" dir="0" index="6" bw="1" slack="0"/>
<pin id="320" dir="0" index="7" bw="1" slack="0"/>
<pin id="321" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="322" dir="0" index="9" bw="1" slack="9"/>
<pin id="323" dir="0" index="10" bw="1" slack="9"/>
<pin id="324" dir="0" index="11" bw="1" slack="9"/>
<pin id="325" dir="0" index="12" bw="1" slack="9"/>
<pin id="326" dir="0" index="13" bw="1" slack="9"/>
<pin id="327" dir="0" index="14" bw="1" slack="9"/>
<pin id="328" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/10 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="0" slack="0"/>
<pin id="339" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="341" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/12 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_expandKey_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="0" slack="0"/>
<pin id="345" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="347" dir="0" index="3" bw="11" slack="6"/>
<pin id="348" dir="0" index="4" bw="6" slack="6"/>
<pin id="349" dir="0" index="5" bw="8" slack="0"/>
<pin id="350" dir="0" index="6" bw="8" slack="0"/>
<pin id="351" dir="0" index="7" bw="8" slack="0"/>
<pin id="352" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln483/12 call_ln673/18 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_aes_main_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="0" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="362" dir="0" index="3" bw="4" slack="2"/>
<pin id="363" dir="0" index="4" bw="8" slack="0"/>
<pin id="364" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln486/14 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="0" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="372" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/16 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="0" slack="0"/>
<pin id="376" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="378" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/18 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_aes_invMain_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="0" slack="0"/>
<pin id="382" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="384" dir="0" index="3" bw="4" slack="2"/>
<pin id="385" dir="0" index="4" bw="8" slack="0"/>
<pin id="386" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln676/20 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="0" slack="0"/>
<pin id="392" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="393" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="394" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/22 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="0" slack="0"/>
<pin id="398" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="400" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="401" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="402" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="403" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="404" dir="0" index="7" bw="8" slack="0"/>
<pin id="405" dir="0" index="8" bw="1" slack="0"/>
<pin id="406" dir="0" index="9" bw="1" slack="0"/>
<pin id="407" dir="0" index="10" bw="1" slack="0"/>
<pin id="408" dir="0" index="11" bw="1" slack="0"/>
<pin id="409" dir="0" index="12" bw="1" slack="0"/>
<pin id="410" dir="0" index="13" bw="1" slack="0"/>
<pin id="411" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/23 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="0" slack="0"/>
<pin id="422" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="423" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="424" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="425" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="426" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="427" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="428" dir="0" index="7" bw="8" slack="0"/>
<pin id="429" dir="0" index="8" bw="1" slack="0"/>
<pin id="430" dir="0" index="9" bw="1" slack="0"/>
<pin id="431" dir="0" index="10" bw="1" slack="0"/>
<pin id="432" dir="0" index="11" bw="1" slack="0"/>
<pin id="433" dir="0" index="12" bw="1" slack="0"/>
<pin id="434" dir="0" index="13" bw="1" slack="0"/>
<pin id="435" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/26 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_keep_V_loc_load_load_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="11"/>
<pin id="446" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_keep_V_loc_load/12 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_strb_V_loc_load_load_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="11"/>
<pin id="449" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_strb_V_loc_load/12 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_user_V_loc_load_load_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="11"/>
<pin id="452" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_user_V_loc_load/12 "/>
</bind>
</comp>

<comp id="453" class="1004" name="p_4_0_0_0115_phi_loc_load_load_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="11"/>
<pin id="455" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_4_0_0_0115_phi_loc_load/12 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_id_V_loc_load_load_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="11"/>
<pin id="458" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_id_V_loc_load/12 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_dest_V_loc_load_load_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="11"/>
<pin id="461" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_dest_V_loc_load/12 "/>
</bind>
</comp>

<comp id="462" class="1004" name="shl_ln_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="0"/>
<pin id="464" dir="0" index="1" bw="4" slack="0"/>
<pin id="465" dir="0" index="2" bw="1" slack="0"/>
<pin id="466" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/12 "/>
</bind>
</comp>

<comp id="470" class="1004" name="expandedKeySize_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="0"/>
<pin id="472" dir="0" index="1" bw="6" slack="0"/>
<pin id="473" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="expandedKeySize/12 "/>
</bind>
</comp>

<comp id="477" class="1004" name="shl_ln5_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="0"/>
<pin id="479" dir="0" index="1" bw="4" slack="0"/>
<pin id="480" dir="0" index="2" bw="1" slack="0"/>
<pin id="481" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln5/18 "/>
</bind>
</comp>

<comp id="485" class="1004" name="expandedKeySize_1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="0"/>
<pin id="487" dir="0" index="1" bw="6" slack="0"/>
<pin id="488" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="expandedKeySize_1/18 "/>
</bind>
</comp>

<comp id="492" class="1005" name="tmp_dest_V_loc_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="9"/>
<pin id="494" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_dest_V_loc "/>
</bind>
</comp>

<comp id="498" class="1005" name="tmp_id_V_loc_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="9"/>
<pin id="500" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_id_V_loc "/>
</bind>
</comp>

<comp id="504" class="1005" name="p_4_0_0_0115_phi_loc_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="9"/>
<pin id="506" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="p_4_0_0_0115_phi_loc "/>
</bind>
</comp>

<comp id="510" class="1005" name="tmp_user_V_loc_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="9"/>
<pin id="512" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_user_V_loc "/>
</bind>
</comp>

<comp id="516" class="1005" name="tmp_strb_V_loc_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="9"/>
<pin id="518" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_strb_V_loc "/>
</bind>
</comp>

<comp id="522" class="1005" name="tmp_keep_V_loc_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="9"/>
<pin id="524" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_keep_V_loc "/>
</bind>
</comp>

<comp id="540" class="1005" name="p_4_0_0_0115_phi_loc_load_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="15"/>
<pin id="542" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_4_0_0_0115_phi_loc_load "/>
</bind>
</comp>

<comp id="550" class="1005" name="expandedKeySize_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="1"/>
<pin id="552" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expandedKeySize "/>
</bind>
</comp>

<comp id="555" class="1005" name="expandedKeySize_1_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="1"/>
<pin id="557" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expandedKeySize_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="151"><net_src comp="44" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="44" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="44" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="44" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="44" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="44" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="44" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="44" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="44" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="44" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="44" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="44" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="44" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="52" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="221"><net_src comp="96" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="98" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="223"><net_src comp="100" pin="0"/><net_sink comp="213" pin=4"/></net>

<net id="224"><net_src comp="213" pin="6"/><net_sink comp="210" pin=0"/></net>

<net id="236"><net_src comp="102" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="104" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="238"><net_src comp="106" pin="0"/><net_sink comp="228" pin=4"/></net>

<net id="239"><net_src comp="228" pin="6"/><net_sink comp="225" pin=0"/></net>

<net id="251"><net_src comp="118" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="120" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="253"><net_src comp="122" pin="0"/><net_sink comp="243" pin=4"/></net>

<net id="254"><net_src comp="243" pin="6"/><net_sink comp="240" pin=0"/></net>

<net id="258"><net_src comp="118" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="120" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="122" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="269"><net_src comp="255" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="255" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="271"><net_src comp="255" pin="1"/><net_sink comp="261" pin=4"/></net>

<net id="272"><net_src comp="261" pin="6"/><net_sink comp="255" pin=0"/></net>

<net id="277"><net_src comp="46" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="172" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="48" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="50" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="302"><net_src comp="110" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="303"><net_src comp="225" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="304"><net_src comp="0" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="305"><net_src comp="2" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="306"><net_src comp="4" pin="0"/><net_sink comp="289" pin=4"/></net>

<net id="307"><net_src comp="6" pin="0"/><net_sink comp="289" pin=5"/></net>

<net id="308"><net_src comp="8" pin="0"/><net_sink comp="289" pin=6"/></net>

<net id="309"><net_src comp="10" pin="0"/><net_sink comp="289" pin=7"/></net>

<net id="310"><net_src comp="12" pin="0"/><net_sink comp="289" pin=8"/></net>

<net id="311"><net_src comp="210" pin="1"/><net_sink comp="289" pin=9"/></net>

<net id="329"><net_src comp="112" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="330"><net_src comp="0" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="331"><net_src comp="2" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="332"><net_src comp="4" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="333"><net_src comp="6" pin="0"/><net_sink comp="312" pin=4"/></net>

<net id="334"><net_src comp="8" pin="0"/><net_sink comp="312" pin=5"/></net>

<net id="335"><net_src comp="10" pin="0"/><net_sink comp="312" pin=6"/></net>

<net id="336"><net_src comp="12" pin="0"/><net_sink comp="312" pin=7"/></net>

<net id="342"><net_src comp="124" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="353"><net_src comp="132" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="354"><net_src comp="210" pin="1"/><net_sink comp="343" pin=3"/></net>

<net id="355"><net_src comp="225" pin="1"/><net_sink comp="343" pin=4"/></net>

<net id="356"><net_src comp="38" pin="0"/><net_sink comp="343" pin=6"/></net>

<net id="357"><net_src comp="40" pin="0"/><net_sink comp="343" pin=7"/></net>

<net id="365"><net_src comp="134" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="240" pin="1"/><net_sink comp="358" pin=3"/></net>

<net id="367"><net_src comp="38" pin="0"/><net_sink comp="358" pin=4"/></net>

<net id="373"><net_src comp="136" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="379"><net_src comp="138" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="387"><net_src comp="140" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="255" pin="1"/><net_sink comp="380" pin=3"/></net>

<net id="389"><net_src comp="42" pin="0"/><net_sink comp="380" pin=4"/></net>

<net id="395"><net_src comp="142" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="412"><net_src comp="144" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="413"><net_src comp="14" pin="0"/><net_sink comp="396" pin=7"/></net>

<net id="414"><net_src comp="16" pin="0"/><net_sink comp="396" pin=8"/></net>

<net id="415"><net_src comp="18" pin="0"/><net_sink comp="396" pin=9"/></net>

<net id="416"><net_src comp="20" pin="0"/><net_sink comp="396" pin=10"/></net>

<net id="417"><net_src comp="22" pin="0"/><net_sink comp="396" pin=11"/></net>

<net id="418"><net_src comp="24" pin="0"/><net_sink comp="396" pin=12"/></net>

<net id="419"><net_src comp="26" pin="0"/><net_sink comp="396" pin=13"/></net>

<net id="436"><net_src comp="146" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="437"><net_src comp="14" pin="0"/><net_sink comp="420" pin=7"/></net>

<net id="438"><net_src comp="16" pin="0"/><net_sink comp="420" pin=8"/></net>

<net id="439"><net_src comp="18" pin="0"/><net_sink comp="420" pin=9"/></net>

<net id="440"><net_src comp="20" pin="0"/><net_sink comp="420" pin=10"/></net>

<net id="441"><net_src comp="22" pin="0"/><net_sink comp="420" pin=11"/></net>

<net id="442"><net_src comp="24" pin="0"/><net_sink comp="420" pin=12"/></net>

<net id="443"><net_src comp="26" pin="0"/><net_sink comp="420" pin=13"/></net>

<net id="467"><net_src comp="126" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="243" pin="6"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="128" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="474"><net_src comp="462" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="130" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="476"><net_src comp="470" pin="2"/><net_sink comp="343" pin=5"/></net>

<net id="482"><net_src comp="126" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="261" pin="6"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="128" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="489"><net_src comp="477" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="130" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="491"><net_src comp="485" pin="2"/><net_sink comp="343" pin=5"/></net>

<net id="495"><net_src comp="148" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="312" pin=14"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="501"><net_src comp="152" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="312" pin=13"/></net>

<net id="503"><net_src comp="498" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="507"><net_src comp="156" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="312" pin=12"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="513"><net_src comp="160" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="312" pin=11"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="519"><net_src comp="164" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="312" pin=10"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="525"><net_src comp="168" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="312" pin=9"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="543"><net_src comp="453" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="553"><net_src comp="470" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="343" pin=5"/></net>

<net id="558"><net_src comp="485" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="343" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ciphertext_and_decryptedtext_V_data_V | {23 24 26 27 }
	Port: ciphertext_and_decryptedtext_V_keep_V | {23 24 26 27 }
	Port: ciphertext_and_decryptedtext_V_strb_V | {23 24 26 27 }
	Port: ciphertext_and_decryptedtext_V_user_V | {23 24 26 27 }
	Port: ciphertext_and_decryptedtext_V_last_V | {23 24 26 27 }
	Port: ciphertext_and_decryptedtext_V_id_V | {23 24 26 27 }
	Port: ciphertext_and_decryptedtext_V_dest_V | {23 24 26 27 }
 - Input state : 
	Port: aes : key_and_plaintext_V_data_V | {7 8 10 11 }
	Port: aes : key_and_plaintext_V_keep_V | {7 8 10 11 }
	Port: aes : key_and_plaintext_V_strb_V | {7 8 10 11 }
	Port: aes : key_and_plaintext_V_user_V | {7 8 10 11 }
	Port: aes : key_and_plaintext_V_last_V | {7 8 10 11 }
	Port: aes : key_and_plaintext_V_id_V | {7 8 10 11 }
	Port: aes : key_and_plaintext_V_dest_V | {7 8 10 11 }
	Port: aes : mode | {6 }
	Port: aes : sbox | {12 13 14 15 18 19 }
	Port: aes : Rcon | {12 13 18 19 }
	Port: aes : rsbox | {20 21 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
		key_array : 1
		cipherkey_size : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		nbrRounds : 1
		shl_ln : 2
		expandedKeySize : 3
		call_ln483 : 3
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		shl_ln5 : 1
		expandedKeySize_1 : 2
		call_ln673 : 2
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                      Functional Unit                      |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                 grp_aes_Pipeline_1_fu_273                 |    0    |    0    |    5    |    22   |    0    |
|          |                 grp_aes_Pipeline_2_fu_279                 |    0    |    0    |    5    |    22   |    0    |
|          |                 grp_aes_Pipeline_3_fu_284                 |    0    |    0    |    6    |    24   |    0    |
|          |          grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289          |    0    |    0    |    6    |    24   |    0    |
|          |          grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312          |    0    |    0    |    11   |    22   |    0    |
|          | grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337 |    0    |  1.588  |    19   |    93   |    0    |
|   call   |                    grp_expandKey_fu_343                   |    0    | 19.4943 |   632   |   802   |    0    |
|          |                    grp_aes_main_fu_358                    |    0    | 51.1368 |   530   |   1247  |    0    |
|          | grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368 |    0    |  1.588  |    19   |    93   |    0    |
|          | grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374 |    0    |  1.588  |    19   |    93   |    0    |
|          |                   grp_aes_invMain_fu_380                  |    0    | 58.5625 |   582   |   1419  |    0    |
|          | grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390 |    0    |  1.588  |    19   |    93   |    0    |
|          |          grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396          |    0    |  1.588  |    14   |    31   |    0    |
|          |          grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420          |    0    |  1.588  |    14   |    31   |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
|   read   |                   mode_read_read_fu_204                   |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|                       shl_ln_fu_462                       |    0    |    0    |    0    |    0    |    0    |
|          |                       shl_ln5_fu_477                      |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
|    or    |                   expandedKeySize_fu_470                  |    0    |    0    |    0    |    0    |    0    |
|          |                  expandedKeySize_1_fu_485                 |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                           |    0    | 138.722 |   1881  |   4016  |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+-------------------+--------+--------+--------+--------+
|                   |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------------+--------+--------+--------+--------+
|        Rcon       |    1   |    0   |    0   |    -   |
|       block       |    0   |   16   |    2   |    0   |
|      block_1      |    0   |   16   |    2   |    0   |
|  ciphertext_array |    0   |    8   |    2   |    0   |
|decryptedtext_array|    0   |    8   |    2   |    0   |
|    expandedKey    |    1   |    0   |    0   |    0   |
|   expandedKey_1   |    1   |    0   |    0   |    0   |
|    key_array128   |    1   |    0   |    0   |    0   |
|  plaintext_array  |    0   |    8   |    2   |    0   |
|       rsbox       |    1   |    0   |    0   |    -   |
|        sbox       |    1   |    0   |    0   |    -   |
+-------------------+--------+--------+--------+--------+
|       Total       |    6   |   56   |   10   |    0   |
+-------------------+--------+--------+--------+--------+

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|      cipherkey_size_reg_225     |    6   |
|    expandedKeySize_1_reg_555    |    8   |
|     expandedKeySize_reg_550     |    8   |
|        key_array_reg_210        |   11   |
|       nbrRounds_1_reg_255       |    4   |
|        nbrRounds_reg_240        |    4   |
|p_4_0_0_0115_phi_loc_load_reg_540|    1   |
|   p_4_0_0_0115_phi_loc_reg_504  |    1   |
|      tmp_dest_V_loc_reg_492     |    1   |
|       tmp_id_V_loc_reg_498      |    1   |
|      tmp_keep_V_loc_reg_522     |    1   |
|      tmp_strb_V_loc_reg_516     |    1   |
|      tmp_user_V_loc_reg_510     |    1   |
+---------------------------------+--------+
|              Total              |   48   |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  nbrRounds_1_reg_255 |  p0  |   4  |   4  |   16   ||    9    |
| grp_expandKey_fu_343 |  p5  |   4  |   8  |   32   ||    20   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   48   ||  3.6532 ||    29   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   138  |  1881  |  4016  |    0   |
|   Memory  |    6   |    -   |   56   |   10   |    0   |
|Multiplexer|    -   |    3   |    -   |   29   |    -   |
|  Register |    -   |    -   |   48   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |   142  |  1985  |  4055  |    0   |
+-----------+--------+--------+--------+--------+--------+
