<stg><name>flow_calc</name>


<trans_list>

<trans id="385" from="1" to="2">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="2" to="85">
<condition id="434">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="2" to="3">
<condition id="517">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="3" to="4">
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="4" to="5">
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="5" to="6">
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="6" to="7">
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="7" to="8">
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="8" to="9">
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="9" to="10">
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="10" to="11">
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="11" to="12">
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="12" to="13">
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="13" to="14">
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="14" to="15">
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="15" to="16">
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="16" to="17">
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="17" to="18">
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="18" to="19">
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="19" to="20">
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="20" to="21">
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="21" to="22">
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="22" to="23">
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="23" to="24">
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="24" to="25">
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="25" to="26">
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="26" to="27">
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="27" to="28">
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="28" to="29">
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="29" to="30">
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="30" to="31">
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="31" to="32">
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="32" to="33">
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="33" to="34">
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="34" to="35">
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="35" to="36">
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="36" to="37">
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="37" to="38">
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="38" to="39">
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="39" to="40">
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="40" to="41">
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="41" to="42">
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="42" to="43">
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="43" to="44">
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="44" to="45">
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="45" to="46">
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="46" to="47">
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="47" to="48">
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="48" to="49">
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="49" to="50">
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="50" to="51">
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="51" to="52">
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="52" to="53">
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="53" to="54">
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="54" to="55">
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="55" to="56">
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="56" to="57">
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="57" to="58">
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="58" to="59">
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="59" to="60">
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="60" to="61">
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="61" to="62">
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="62" to="63">
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="63" to="64">
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="64" to="65">
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="65" to="66">
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="66" to="67">
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="67" to="68">
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="68" to="69">
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="69" to="70">
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="70" to="71">
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="71" to="72">
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="72" to="73">
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="73" to="74">
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="74" to="75">
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="75" to="76">
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="76" to="77">
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="77" to="78">
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="78" to="79">
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="79" to="80">
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="80" to="81">
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="81" to="82">
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="82" to="83">
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="83" to="84">
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="84" to="2">
<condition id="516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i64* %outputs, [6 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [6 x i8]* @p_str33, [6 x i8]* @p_str32, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i32* %outputs_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2  %outputs_offset_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %outputs_offset)

]]></Node>
<StgValue><ssdm name="outputs_offset_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(i192* @tensor_val_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(i64* %outputs, [6 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [6 x i8]* @p_str33, [6 x i8]* @p_str32, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:5  %tmp = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %outputs_offset_read, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="30" op_0_bw="29">
<![CDATA[
entry:6  %sext_cast_i = zext i29 %tmp to i30

]]></Node>
<StgValue><ssdm name="sext_cast_i"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
entry:7  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten_i = phi i6 [ 0, %entry ], [ %indvar_flatten_next_s, %BurstBB1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten_i"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %r_i = phi i3 [ 0, %entry ], [ %r_mid2_i, %BurstBB1 ]

]]></Node>
<StgValue><ssdm name="r_i"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2  %c_i = phi i4 [ 0, %entry ], [ %c, %BurstBB1 ]

]]></Node>
<StgValue><ssdm name="c_i"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_95 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %r_i, i32 1, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %icmp = icmp ne i2 %tmp_95, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %tmp_14_i = icmp ult i3 %r_i, 3

]]></Node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_cond_i = and i1 %icmp, %tmp_14_i

]]></Node>
<StgValue><ssdm name="or_cond_i"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:7  %p_shl_i = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %r_i, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_i"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:8  %p_shl2_i = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %r_i, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl2_i"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="4">
<![CDATA[
:9  %tmp_22_i = zext i4 %p_shl2_i to i6

]]></Node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:10  %tmp_23_i = add i6 %p_shl_i, %tmp_22_i

]]></Node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  %exitcond_flatten_i = icmp eq i6 %indvar_flatten_i, -14

]]></Node>
<StgValue><ssdm name="exitcond_flatten_i"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:12  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:13  %indvar_flatten_next_s = add i6 %indvar_flatten_i, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next_s"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %exitcond_flatten_i, label %.exit, label %.reset.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset.i:1  %exitcond18_i = icmp eq i4 %c_i, -6

]]></Node>
<StgValue><ssdm name="exitcond18_i"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset.i:2  %c_mid2_i = select i1 %exitcond18_i, i4 0, i4 %c_i

]]></Node>
<StgValue><ssdm name="c_mid2_i"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset.i:3  %r_212_i = add i3 %r_i, 1

]]></Node>
<StgValue><ssdm name="r_212_i"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset.i:4  %tmp_96 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %r_212_i, i32 1, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.reset.i:5  %icmp4 = icmp ne i2 %tmp_96, 0

]]></Node>
<StgValue><ssdm name="icmp4"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset.i:6  %tmp_14_mid1_i = icmp ult i3 %r_212_i, 3

]]></Node>
<StgValue><ssdm name="tmp_14_mid1_i"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset.i:7  %or_cond_mid1_i = and i1 %icmp4, %tmp_14_mid1_i

]]></Node>
<StgValue><ssdm name="or_cond_mid1_i"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset.i:8  %or_cond_mid2_i = select i1 %exitcond18_i, i1 %or_cond_mid1_i, i1 %or_cond_i

]]></Node>
<StgValue><ssdm name="or_cond_mid2_i"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset.i:9  %p_shl_mid1_i = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %r_212_i, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_mid1_i"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.reset.i:10  %p_shl2_mid1_i = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %r_212_i, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl2_mid1_i"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="4">
<![CDATA[
.reset.i:11  %tmp_28_mid1_i = zext i4 %p_shl2_mid1_i to i6

]]></Node>
<StgValue><ssdm name="tmp_28_mid1_i"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset.i:12  %tmp_45_mid1_i = add i6 %tmp_28_mid1_i, %p_shl_mid1_i

]]></Node>
<StgValue><ssdm name="tmp_45_mid1_i"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset.i:13  %tmp_97 = select i1 %exitcond18_i, i6 %tmp_45_mid1_i, i6 %tmp_23_i

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset.i:15  %r_mid2_i = select i1 %exitcond18_i, i3 %r_212_i, i3 %r_i

]]></Node>
<StgValue><ssdm name="r_mid2_i"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset.i:20  br i1 %or_cond_mid2_i, label %switch.early.test.i, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
switch.early.test.i:0  %tmp_98 = icmp eq i4 %c_mid2_i, -1

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
switch.early.test.i:1  %tmp_99 = icmp eq i4 %c_mid2_i, -2

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test.i:2  %tmp_100 = or i1 %tmp_99, %tmp_98

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
switch.early.test.i:3  %tmp_101 = icmp eq i4 %c_mid2_i, -3

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test.i:4  %tmp_102 = or i1 %tmp_101, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
switch.early.test.i:5  %tmp_103 = icmp eq i4 %c_mid2_i, -4

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test.i:6  %tmp_104 = or i1 %tmp_103, %tmp_102

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
switch.early.test.i:7  %tmp_105 = icmp eq i4 %c_mid2_i, -5

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test.i:8  %tmp_106 = or i1 %tmp_105, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
switch.early.test.i:9  %tmp_107 = icmp eq i4 %c_mid2_i, -7

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test.i:10  %tmp_108 = or i1 %tmp_107, %tmp_106

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
switch.early.test.i:11  %tmp_109 = icmp eq i4 %c_mid2_i, -8

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test.i:12  %tmp_110 = or i1 %tmp_109, %tmp_108

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
switch.early.test.i:13  %tmp_111 = icmp eq i4 %c_mid2_i, 1

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test.i:14  %tmp_112 = or i1 %tmp_111, %tmp_110

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
switch.early.test.i:15  %tmp_113 = icmp eq i4 %c_mid2_i, 0

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test.i:16  %tmp_114 = or i1 %tmp_113, %tmp_112

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
switch.early.test.i:17  br i1 %tmp_114, label %5, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="2" stage="10" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ifBlock.i:8  %tmp_118 = urem i6 %indvar_flatten_i, 10

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
BurstBB:2  %c = add i4 %c_mid2_i, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="144" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
.reset.i:19  %tensor_val_V_read = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* @tensor_val_V)

]]></Node>
<StgValue><ssdm name="tensor_val_V_read"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="192">
<![CDATA[
:0  %tmp_115 = trunc i192 %tensor_val_V_read to i32

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_52_i = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %tensor_val_V_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_52_i"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_53_i = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %tensor_val_V_read, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_53_i"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_54_i = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %tensor_val_V_read, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="tmp_54_i"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_55_i = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %tensor_val_V_read, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="tmp_55_i"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="9" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ifBlock.i:8  %tmp_118 = urem i6 %indvar_flatten_i, 10

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="10" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
BurstBB:3  %tmp_120 = urem i6 %indvar_flatten_next_s, 10

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
:1  %tmp_16_i = call i35 @_ssdm_op_BitConcatenate.i35.i32.i3(i32 %tmp_115, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
:3  %tmp_17_i = call i35 @_ssdm_op_BitConcatenate.i35.i32.i3(i32 %tmp_52_i, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
:5  %tmp_18_i = call i35 @_ssdm_op_BitConcatenate.i35.i32.i3(i32 %tmp_53_i, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
:7  %tmp_19_i = call i35 @_ssdm_op_BitConcatenate.i35.i32.i3(i32 %tmp_54_i, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
:9  %tmp_20_i = call i35 @_ssdm_op_BitConcatenate.i35.i32.i3(i32 %tmp_55_i, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="70" op_0_bw="35">
<![CDATA[
:10  %OP1_V_cast_i = sext i35 %tmp_16_i to i70

]]></Node>
<StgValue><ssdm name="OP1_V_cast_i"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="70" op_0_bw="35">
<![CDATA[
:11  %OP2_V_cast_i = sext i35 %tmp_17_i to i70

]]></Node>
<StgValue><ssdm name="OP2_V_cast_i"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:12  %p_Val2_s = mul i70 %OP2_V_cast_i, %OP1_V_cast_i

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="70" op_0_bw="35">
<![CDATA[
:13  %OP1_V_6_cast_i = sext i35 %tmp_18_i to i70

]]></Node>
<StgValue><ssdm name="OP1_V_6_cast_i"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:14  %p_Val2_9 = mul i70 %OP1_V_6_cast_i, %OP1_V_6_cast_i

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:15  %p_Val2_10 = sub i70 %p_Val2_s, %p_Val2_9

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="62" op_0_bw="62" op_1_bw="70" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %tmp_24_i = call i62 @_ssdm_op_PartSelect.i62.i70.i32.i32(i70 %p_Val2_10, i32 8, i32 69)

]]></Node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="70" op_0_bw="35">
<![CDATA[
:17  %OP1_V_4_cast_i = sext i35 %tmp_20_i to i70

]]></Node>
<StgValue><ssdm name="OP1_V_4_cast_i"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:18  %p_Val2_11 = mul i70 %OP1_V_4_cast_i, %OP1_V_6_cast_i

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="70" op_0_bw="35">
<![CDATA[
:19  %OP1_V_5_cast_i = sext i35 %tmp_19_i to i70

]]></Node>
<StgValue><ssdm name="OP1_V_5_cast_i"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:20  %p_Val2_12 = mul i70 %OP1_V_5_cast_i, %OP2_V_cast_i

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:21  %p_Val2_13 = sub i70 %p_Val2_11, %p_Val2_12

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:22  %p_Val2_14 = mul i70 %OP1_V_5_cast_i, %OP1_V_6_cast_i

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:23  %p_Val2_15 = mul i70 %OP1_V_4_cast_i, %OP1_V_cast_i

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:24  %p_Val2_16 = sub i70 %p_Val2_14, %p_Val2_15

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="8" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ifBlock.i:8  %tmp_118 = urem i6 %indvar_flatten_i, 10

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="9" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
BurstBB:3  %tmp_120 = urem i6 %indvar_flatten_next_s, 10

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="174" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="62" op_1_bw="62">
<![CDATA[
:25  %tmp_21_i = icmp eq i62 %tmp_24_i, 0

]]></Node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:26  br i1 %tmp_21_i, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="62" op_0_bw="62" op_1_bw="70" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_56_i = call i62 @_ssdm_op_PartSelect.i62.i70.i32.i32(i70 %p_Val2_13, i32 8, i32 69)

]]></Node>
<StgValue><ssdm name="tmp_56_i"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="70" op_0_bw="70" op_1_bw="62" op_2_bw="8">
<![CDATA[
:1  %tmp_57_i = call i70 @_ssdm_op_BitConcatenate.i70.i62.i8(i62 %tmp_56_i, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_57_i"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="70" op_0_bw="62">
<![CDATA[
:2  %tmp_24_tr4_cast_i = sext i62 %tmp_24_i to i70

]]></Node>
<StgValue><ssdm name="tmp_24_tr4_cast_i"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="74" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="62" op_0_bw="62" op_1_bw="70" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_60_i = call i62 @_ssdm_op_PartSelect.i62.i70.i32.i32(i70 %p_Val2_16, i32 8, i32 69)

]]></Node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="70" op_0_bw="70" op_1_bw="62" op_2_bw="8">
<![CDATA[
:7  %tmp_61_i = call i70 @_ssdm_op_BitConcatenate.i70.i62.i8(i62 %tmp_60_i, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_61_i"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="74" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="7" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ifBlock.i:8  %tmp_118 = urem i6 %indvar_flatten_i, 10

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="8" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
BurstBB:3  %tmp_120 = urem i6 %indvar_flatten_next_s, 10

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="185" st_id="6" stage="73" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="73" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="6" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ifBlock.i:8  %tmp_118 = urem i6 %indvar_flatten_i, 10

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="7" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
BurstBB:3  %tmp_120 = urem i6 %indvar_flatten_next_s, 10

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="189" st_id="7" stage="72" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="72" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="5" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ifBlock.i:8  %tmp_118 = urem i6 %indvar_flatten_i, 10

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="6" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
BurstBB:3  %tmp_120 = urem i6 %indvar_flatten_next_s, 10

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="193" st_id="8" stage="71" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="71" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="4" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ifBlock.i:8  %tmp_118 = urem i6 %indvar_flatten_i, 10

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="5" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
BurstBB:3  %tmp_120 = urem i6 %indvar_flatten_next_s, 10

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="197" st_id="9" stage="70" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="70" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="3" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ifBlock.i:8  %tmp_118 = urem i6 %indvar_flatten_i, 10

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="4" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
BurstBB:3  %tmp_120 = urem i6 %indvar_flatten_next_s, 10

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="201" st_id="10" stage="69" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="69" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="2" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ifBlock.i:8  %tmp_118 = urem i6 %indvar_flatten_i, 10

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="3" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
BurstBB:3  %tmp_120 = urem i6 %indvar_flatten_next_s, 10

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="205" st_id="11" stage="68" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="68" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ifBlock.i:8  %tmp_118 = urem i6 %indvar_flatten_i, 10

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
ifBlock.i:9  %tmp_119 = icmp eq i6 %tmp_118, 0

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ifBlock.i:10  br i1 %tmp_119, label %ReqBB, label %BurstBB

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="11" stage="2" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
BurstBB:3  %tmp_120 = urem i6 %indvar_flatten_next_s, 10

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="211" st_id="12" stage="67" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="67" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
BurstBB:3  %tmp_120 = urem i6 %indvar_flatten_next_s, 10

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
BurstBB:4  %tmp_121 = icmp eq i6 %tmp_120, 0

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
BurstBB:5  br i1 %tmp_121, label %RespBB, label %BurstBB1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="216" st_id="13" stage="66" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="66" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="218" st_id="14" stage="65" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="65" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="220" st_id="15" stage="64" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="64" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="222" st_id="16" stage="63" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="223" st_id="16" stage="63" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="224" st_id="17" stage="62" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="62" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="226" st_id="18" stage="61" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="227" st_id="18" stage="61" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="228" st_id="19" stage="60" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="229" st_id="19" stage="60" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="230" st_id="20" stage="59" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="231" st_id="20" stage="59" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="232" st_id="21" stage="58" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="233" st_id="21" stage="58" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="234" st_id="22" stage="57" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="235" st_id="22" stage="57" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="236" st_id="23" stage="56" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="237" st_id="23" stage="56" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="238" st_id="24" stage="55" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="239" st_id="24" stage="55" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="240" st_id="25" stage="54" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="241" st_id="25" stage="54" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="242" st_id="26" stage="53" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="243" st_id="26" stage="53" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="244" st_id="27" stage="52" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="245" st_id="27" stage="52" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="246" st_id="28" stage="51" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="247" st_id="28" stage="51" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="248" st_id="29" stage="50" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="249" st_id="29" stage="50" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="250" st_id="30" stage="49" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="251" st_id="30" stage="49" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="252" st_id="31" stage="48" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="253" st_id="31" stage="48" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="254" st_id="32" stage="47" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="255" st_id="32" stage="47" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="256" st_id="33" stage="46" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="257" st_id="33" stage="46" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="258" st_id="34" stage="45" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="259" st_id="34" stage="45" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="260" st_id="35" stage="44" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="261" st_id="35" stage="44" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="262" st_id="36" stage="43" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="263" st_id="36" stage="43" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="264" st_id="37" stage="42" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="265" st_id="37" stage="42" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="266" st_id="38" stage="41" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="267" st_id="38" stage="41" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="268" st_id="39" stage="40" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="269" st_id="39" stage="40" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="270" st_id="40" stage="39" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="271" st_id="40" stage="39" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="272" st_id="41" stage="38" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="273" st_id="41" stage="38" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="274" st_id="42" stage="37" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="275" st_id="42" stage="37" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="276" st_id="43" stage="36" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="277" st_id="43" stage="36" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="278" st_id="44" stage="35" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="279" st_id="44" stage="35" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="280" st_id="45" stage="34" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="281" st_id="45" stage="34" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="282" st_id="46" stage="33" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="283" st_id="46" stage="33" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="284" st_id="47" stage="32" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="285" st_id="47" stage="32" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="286" st_id="48" stage="31" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="287" st_id="48" stage="31" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="288" st_id="49" stage="30" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="289" st_id="49" stage="30" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="290" st_id="50" stage="29" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="291" st_id="50" stage="29" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="292" st_id="51" stage="28" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="293" st_id="51" stage="28" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="294" st_id="52" stage="27" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="295" st_id="52" stage="27" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="296" st_id="53" stage="26" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="297" st_id="53" stage="26" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="298" st_id="54" stage="25" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="299" st_id="54" stage="25" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="300" st_id="55" stage="24" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="301" st_id="55" stage="24" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="302" st_id="56" stage="23" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="303" st_id="56" stage="23" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="304" st_id="57" stage="22" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="305" st_id="57" stage="22" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="306" st_id="58" stage="21" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="307" st_id="58" stage="21" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="308" st_id="59" stage="20" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="309" st_id="59" stage="20" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="310" st_id="60" stage="19" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="311" st_id="60" stage="19" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="312" st_id="61" stage="18" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="313" st_id="61" stage="18" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="314" st_id="62" stage="17" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="315" st_id="62" stage="17" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="316" st_id="63" stage="16" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="317" st_id="63" stage="16" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="318" st_id="64" stage="15" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="319" st_id="64" stage="15" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="320" st_id="65" stage="14" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="321" st_id="65" stage="14" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="322" st_id="66" stage="13" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="323" st_id="66" stage="13" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="324" st_id="67" stage="12" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="325" st_id="67" stage="12" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="326" st_id="68" stage="11" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="327" st_id="68" stage="11" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="328" st_id="69" stage="10" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="329" st_id="69" stage="10" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="330" st_id="70" stage="9" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="331" st_id="70" stage="9" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="332" st_id="71" stage="8" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="333" st_id="71" stage="8" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="334" st_id="72" stage="7" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="335" st_id="72" stage="7" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="336" st_id="73" stage="6" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="337" st_id="73" stage="6" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="338" st_id="74" stage="5" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="339" st_id="74" stage="5" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="340" st_id="75" stage="4" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="341" st_id="75" stage="4" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="342" st_id="76" stage="3" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="343" st_id="76" stage="3" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="344" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="30" op_0_bw="6">
<![CDATA[
.reset.i:14  %tmp_46_mid2_cast_i = zext i6 %tmp_97 to i30

]]></Node>
<StgValue><ssdm name="tmp_46_mid2_cast_i"/></StgValue>
</operation>

<operation id="345" st_id="77" stage="2" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="346" st_id="77" stage="2" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>

<operation id="347" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
ifBlock.i:5  %sum3_i = add i30 %sext_cast_i, %tmp_46_mid2_cast_i

]]></Node>
<StgValue><ssdm name="sum3_i"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="349" st_id="78" stage="1" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:3  %tmp_59_i = sdiv i70 %tmp_57_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="350" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="70" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_25_i = call i32 @_ssdm_op_PartSelect.i32.i70.i32.i32(i70 %tmp_59_i, i32 3, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>

<operation id="351" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 %tmp_25_i, i32* @buf_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="78" stage="1" lat="74">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
:8  %tmp_63_i = sdiv i70 %tmp_61_i, %tmp_24_tr4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>

<operation id="353" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="70" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %tmp_26_i = call i32 @_ssdm_op_PartSelect.i32.i70.i32.i32(i70 %tmp_63_i, i32 3, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>

<operation id="354" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_21_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 0, i32* @buf_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %storemerge_i = phi i32 [ 0, %3 ], [ %tmp_26_i, %2 ]

]]></Node>
<StgValue><ssdm name="storemerge_i"/></StgValue>
</operation>

<operation id="357" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 %storemerge_i, i32* @buf_V_1151, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="or_cond_mid2_i" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %ifBlock.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="or_cond_mid2_i" val="0"/>
</and_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 0, i32* @buf_V_1151, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="or_cond_mid2_i" val="0"/>
</and_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 0, i32* @buf_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="or_cond_mid2_i" val="0"/>
</and_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %ifBlock.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="30">
<![CDATA[
ifBlock.i:6  %sum3_cast_i = zext i30 %sum3_i to i64

]]></Node>
<StgValue><ssdm name="sum3_cast_i"/></StgValue>
</operation>

<operation id="363" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ifBlock.i:7  %outputs_addr = getelementptr i64* %outputs, i64 %sum3_cast_i

]]></Node>
<StgValue><ssdm name="outputs_addr"/></StgValue>
</operation>

<operation id="364" st_id="78" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ReqBB:0  %outputs_addr_1_i_wr_s = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %outputs_addr, i32 10)

]]></Node>
<StgValue><ssdm name="outputs_addr_1_i_wr_s"/></StgValue>
</operation>

<operation id="365" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
ReqBB:1  br label %BurstBB

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="366" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
ifBlock.i:0  %p_Val2_17 = load i32* @buf_V_0, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="367" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="18" op_0_bw="32">
<![CDATA[
ifBlock.i:1  %tmp_116 = trunc i32 %p_Val2_17 to i18

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="368" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
ifBlock.i:2  %p_Val2_18 = load i32* @buf_V_1151, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="369" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="18" op_0_bw="32">
<![CDATA[
ifBlock.i:3  %tmp_117 = trunc i32 %p_Val2_18 to i18

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="370" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="18" op_2_bw="14" op_3_bw="18" op_4_bw="14">
<![CDATA[
ifBlock.i:4  %outputs_y_V_addr1789 = call i64 @_ssdm_op_BitConcatenate.i64.i18.i14.i18.i14(i18 %tmp_117, i14 0, i18 %tmp_116, i14 0)

]]></Node>
<StgValue><ssdm name="outputs_y_V_addr1789"/></StgValue>
</operation>

<operation id="371" st_id="79" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8">
<![CDATA[
BurstBB:0  call void @_ssdm_op_Write.m_axi.i64P(i64* %outputs_addr, i64 %outputs_y_V_addr1789, i8 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="372" st_id="80" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="64">
<![CDATA[
RespBB:0  %outputs_addr_1_i_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %outputs_addr)

]]></Node>
<StgValue><ssdm name="outputs_addr_1_i_wr_1"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="373" st_id="81" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="64">
<![CDATA[
RespBB:0  %outputs_addr_1_i_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %outputs_addr)

]]></Node>
<StgValue><ssdm name="outputs_addr_1_i_wr_1"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="374" st_id="82" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="64">
<![CDATA[
RespBB:0  %outputs_addr_1_i_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %outputs_addr)

]]></Node>
<StgValue><ssdm name="outputs_addr_1_i_wr_1"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="375" st_id="83" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="64">
<![CDATA[
RespBB:0  %outputs_addr_1_i_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %outputs_addr)

]]></Node>
<StgValue><ssdm name="outputs_addr_1_i_wr_1"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="376" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset.i:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @FLOW_OUTER_FLOW_INNE)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset.i:16  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str29) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset.i:17  %tmp_15_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="379" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset.i:18  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="380" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
BurstBB:1  %empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str29, i32 %tmp_15_i)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="381" st_id="84" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="64">
<![CDATA[
RespBB:0  %outputs_addr_1_i_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %outputs_addr)

]]></Node>
<StgValue><ssdm name="outputs_addr_1_i_wr_1"/></StgValue>
</operation>

<operation id="382" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
RespBB:1  br label %BurstBB1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
BurstBB1:0  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="384" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
