#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May 28 02:08:45 2020
# Process ID: 11804
# Current directory: C:/Users/danie/Documents/Implementaciones_FPGA/Repaso_Vivado/HelloWorld
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8004 C:\Users\danie\Documents\Implementaciones_FPGA\Repaso_Vivado\HelloWorld\HelloWorld.xpr
# Log file: C:/Users/danie/Documents/Implementaciones_FPGA/Repaso_Vivado/HelloWorld/vivado.log
# Journal file: C:/Users/danie/Documents/Implementaciones_FPGA/Repaso_Vivado/HelloWorld\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/danie/Documents/Implementaciones_FPGA/Repaso_Vivado/HelloWorld/HelloWorld.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/danie/Documents/Repaso_VIVADO/HelloWorld' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 716.133 ; gain = 114.969
update_compile_order -fileset sources_1
open_bd_design {C:/Users/danie/Documents/Implementaciones_FPGA/Repaso_Vivado/HelloWorld/HelloWorld.srcs/sources_1/bd/Only_processor/Only_processor.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <Only_processor> from BD file <C:/Users/danie/Documents/Implementaciones_FPGA/Repaso_Vivado/HelloWorld/HelloWorld.srcs/sources_1/bd/Only_processor/Only_processor.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 844.777 ; gain = 75.563
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 28 02:12:02 2020...
