// Seed: 3402299013
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5 = id_5;
  supply1 id_6 = 1;
  assign id_6 = id_6;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    output supply0 id_2,
    output supply0 id_3,
    output wand id_4,
    output uwire id_5,
    input supply0 id_6,
    input tri id_7,
    input tri0 id_8,
    input tri id_9,
    input supply0 id_10,
    output tri0 id_11,
    output wor id_12,
    output wor id_13,
    input supply0 id_14,
    output wand id_15,
    output wand id_16,
    input tri0 id_17,
    input tri id_18
);
  assign id_16 = id_1;
  wire id_20;
  assign id_15 = 1;
  wire id_21;
  module_0(
      id_21, id_20, id_21, id_20
  );
endmodule
