* subcircuit e1of_TEMP2LATE_ is empty.

* typename_mangle("std::logic::celem<2, 10>") = std_SCP_logic_SCP_celem_TEMP2_COM_10LATE_
.subckt std_SCP_logic_SCP_celem_TEMP2_COM_10LATE_ _BANG_GND _BANG_Vdd in_IND0EX_ in_IND1EX_ o
* BEGIN node name mangle map
* 	_BANG_GND : !GND
* 	_BANG_Vdd : !Vdd
* 	____o : _o
* 	in_IND0EX_ : in[0]
* 	in_IND1EX_ : in[1]
* 	o : o
* END node name mangle map
M____o_COL_dn_COL_0 _BANG_GND in_IND0EX_ _PND_0 _BANG_GND nch W=5u L=2u
M____o_COL_dn_COL_1 _PND_0 in_IND1EX_ ____o _BANG_GND nch W=5u L=2u
M____o_COL_up_COL_0 _BANG_Vdd in_IND0EX_ _PND_1 _BANG_Vdd pch W=5u L=2u
M____o_COL_up_COL_1 _PND_1 in_IND1EX_ ____o _BANG_Vdd pch W=5u L=2u
Mo_COL_dn_COL_0 _BANG_GND ____o o _BANG_GND nch W=10u L=2u
Mo_COL_up_COL_0 _BANG_Vdd ____o o _BANG_Vdd pch W=10u L=2u
.ends

* BEGIN node name mangle map
* 	_BANG_GND : !GND
* 	_BANG_Vdd : !Vdd
* 	oe_IND0EX_ : oe[0]
* 	oe_IND1EX_ : oe[1]
* 	in_DOT_e : in.e
* END node name mangle map
* instance: std::logic::celem<2, 10> comp
xcomp _BANG_GND _BANG_Vdd oe_IND0EX_ oe_IND1EX_ in_DOT_e std_SCP_logic_SCP_celem_TEMP2_COM_10LATE_

