SISO RTL

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity siso is
	Port ( d : in STD_LOGIC;
       	q : out STD_LOGIC;
       	clk : in STD_LOGIC;
       	clk_div: inout STD_LOGIC;
       	rst : in STD_LOGIC);
end siso;

architecture Behavioral of siso is
signal internal: std_logic_vector(3 downto 0);
signal count : std_logic_vector( 25 downto 0):= (others => '0');
begin

process(d,clk_div,rst)
begin
if (rst='1') then
internal<="0000";
elsif (clk_div'event and clk_div='1') then
internal <= d & internal(internal'left downto 1);
end if;
q<= internal(0);
end process;


process(clk)
begin
if (clk'event and clk='1') then
count <= count + '1';
end if;
end process;
clk_div<= count(25);
end Behavioral;

SISO TB 

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity siso_tb is
--  Port ( );
end siso_tb;

architecture Behavioral of siso_tb is
component siso is
	Port ( d : in STD_LOGIC;
       	q : out STD_LOGIC;
       	clk : in STD_LOGIC;
       	clk_div: inout STD_LOGIC;
       	rst : in STD_LOGIC);
end component ;
signal d,q,clk,clk_div,rst:  STD_LOGIC;

begin
u1: siso port map(d,q,clk,clk_div,rst);
process
begin
clk<='0';
wait for 10 ns;
clk<='1';
wait for 10 ns;
end process;
rst<='1','0'after 20 ns;
d<='1','0'after 400 ns;

end Behavioral;


PIPO RTL

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_unsigned.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity pipo is
	Port ( clk : in STD_LOGIC;
       	pi : in STD_LOGIC_VECTOR (3 downto 0);
       	po : out STD_LOGIC_VECTOR (3 downto 0);
       	rst ,load: in STD_LOGIC;
       	clk_div : inout STD_LOGIC);
end pipo;

architecture Behavioral of pipo is
signal internal: std_logic_vector(3 downto 0);

signal count : std_logic_vector( 25 downto 0):= (others => '0');


begin

process(pi,clk_div,rst, load)
begin
if (rst='1') then
internal<="0000";
elsif (clk_div'event and clk_div='1') then
if (load = '1') then
internal <=pi;
end if;
end if;
po<= internal;
end process;

process(clk)
begin
if (clk'event and clk='1') then
count <= count + '1';
end if;
end process;
clk_div<= count(1);

end Behavioral;



PIPO TB

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity pipo_tb is
--  Port ( );
end pipo_tb;

architecture Behavioral of pipo_tb is
component pipo is
	Port ( clk : in STD_LOGIC;
       	pi : in STD_LOGIC_VECTOR (3 downto 0);
       	po : out STD_LOGIC_VECTOR (3 downto 0);
       	rst ,load: in STD_LOGIC;
       	clk_div : inout STD_LOGIC);
end component;
signal pi,po :STD_LOGIC_VECTOR (3 downto 0);
signal clk,clk_div,rst,load:  STD_LOGIC;

begin

u1: pipo port map(clk,pi,po,rst,load,clk_div);
process
begin
clk<='0';
wait for 10 ns;
clk<='1';
wait for 10 ns;
end process;
rst<='1','0'after 20 ns;
process
begin
pi<= "1111";
wait for 25 ns;
pi<= "1001";
wait for 25 ns;
end process;
load<= '0', '1' after 30 ns ;
end Behavioral;


























SIPO RTL

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_unsigned.all;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity sipo is
	Port ( clk : in STD_LOGIC;
       	in2 : in STD_LOGIC;
       	out2 : inout STD_LOGIC_VECTOR (3 downto 0);
       	clk_div : inout STD_LOGIC);
end sipo;

architecture Behavioral of sipo is
signal count : std_logic_vector(25 downto 0) := (others => '0');

begin
process(clk_div,in2,out2)
begin
if(clk_div'event and clk_div='1') then
out2(3 downto 1) <= out2(2 downto 0);
out2(0) <= in2;
end if;
end process;

process(clk)
begin
if(clk'event and clk='1') then
count <= count + '1';
end if;
end process;
clk_div <= count(1);


end Behavioral;


SIPO TB


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_unsigned.all;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity sipo_tb is
--  Port ( );
end sipo_tb;

architecture Behavioral of sipo_tb is

component sipo is
	Port ( clk : in STD_LOGIC;
       	in2 : in STD_LOGIC;
       	out2 : inout STD_LOGIC_VECTOR (3 downto 0);
       	clk_div : inout STD_LOGIC);
end component;
signal clk,clk_div,in2 :std_logic;
signal out2: std_logic_vector(3 downto 0);
begin

u1: sipo port map (clk,in2,out2,clk_div);
process
begin
clk<='0';
wait for 10ns;
clk<='1';
wait for 10ns;
end process;

in2 <='1', '0' after 500ns;
end Behavioral;

PISO RTL

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity pisoo_1 is
Port ( clk : in STD_LOGIC;
load : in STD_LOGIC;
clk_div : inout STD_LOGIC;
in3 : in STD_LOGIC_VECTOR (3 downto 0);
out3 : out STD_LOGIC);
end pisoo_1;
architecture Behavioral of pisoo_1 is
signal count:std_logic_vector(26 downto 0):=(others=>'0');
signal s3:std_logic;
signal temp:std_logic_vector(3 downto 0);
begin
process(clk_div,in3,load,s3,temp)
begin
if(load='0')then
temp(3 downto 0)<= in3(3 downto 0);
elsif(clk_div'event and clk_div='1') then
temp(3 downto 1)<= temp(2 downto 0);
s3 <= temp(3);
end if;
end process;
out3 <= s3;
process(clk)
begin
if(clk' event and clk='1') then
count <= count+1;
end if;
end process;
clk_div<=count(1);
end Behavioral;


PISO TB

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity piso_test is
-- Port ( );
end piso_test;
architecture Behavioral of piso_test is
component pisoo_1 is
Port ( clk : in STD_LOGIC;
load : in STD_LOGIC;
clk_div : inout STD_LOGIC;
in3 : in STD_LOGIC_VECTOR (3 downto 0);
out3 : out STD_LOGIC);
end component;
signal clk,load,clk_div,out3:std_logic;
signal in3:std_logic_vector(3 downto 0);
begin
process
begin
clk<='0';
wait for 5 ns;
clk<='1';
wait for 5 ns;
end process;
process
begin
load<='0';
in3<="1110";
wait for 200 ns;
load<='1';
wait for 200 ns;
end process;
u1:pisoo_1 port map(clk,load,clk_div,in3,out3);
end Behavioral;
