$date
	Mon Jul 14 09:16:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 3 ! q [3:1] $end
$var reg 1 " clk $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 3 # d [3:1] $end
$var reg 3 $ q [3:1] $end
$var reg 3 % w [2:0] $end
$scope module A $end
$var wire 1 " clk $end
$var wire 1 & d $end
$var reg 1 ' q $end
$upscope $end
$scope module B $end
$var wire 1 " clk $end
$var wire 1 ( d $end
$var reg 1 ) q $end
$upscope $end
$scope module C $end
$var wire 1 " clk $end
$var wire 1 * d $end
$var reg 1 + q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x+
0*
x)
1(
x'
0&
b10 %
b0 $
bx #
0"
b0 !
$end
#5
x*
x(
x&
bx %
0'
1)
b10 #
0+
bx !
bx $
1"
#10
0"
#15
0*
0(
1&
b1 %
b10 !
b10 $
x+
x)
bx #
x'
1"
#20
0"
#25
x*
x(
x&
bx %
1'
0)
b100 #
0+
bx !
bx $
1"
#30
0"
#35
1*
0(
1&
b101 %
b100 !
b100 $
x+
x)
bx #
x'
1"
#40
0"
#45
x*
x(
x&
bx %
1'
0)
b101 #
1+
bx !
bx $
1"
#50
0"
#55
0*
0(
1&
b1 %
b101 !
b101 $
x+
x)
bx #
x'
1"
#60
0"
#65
x*
x(
x&
bx %
1'
0)
b100 #
0+
bx !
bx $
1"
#70
0"
#75
1*
0(
1&
b101 %
b100 !
b100 $
x+
x)
bx #
x'
1"
#80
0"
#85
x*
x(
x&
bx %
1'
0)
b101 #
1+
bx !
bx $
1"
#90
0"
#95
0*
0(
1&
b1 %
b101 !
b101 $
x+
x)
bx #
x'
1"
#100
0"
