0.6
2018.2
Jun 14 2018
20:41:02
D:/Hossam/Digital_IC_Design/Verilog_Projects/project_5/project_5.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Hossam/Digital_IC_Design/Verilog_Projects/project_5/project_5.srcs/sim_1/new/Full_Adder_tb.v,1692807038,verilog,,,,Full_Adder_tb,,,,,,,,
D:/Hossam/Digital_IC_Design/Verilog_Projects/project_5/project_5.srcs/sim_1/new/HalfAdder_tb.v,1692804868,verilog,,,,HalfAdder_tb,,,,,,,,
D:/Hossam/Digital_IC_Design/Verilog_Projects/project_5/project_5.srcs/sim_1/new/rca_nbit_tb.v,1692813795,verilog,,,,rca_nbit_tb,,,,,,,,
D:/Hossam/Digital_IC_Design/Verilog_Projects/project_5/project_5.srcs/sources_1/new/Full_Adder.v,1692806440,verilog,,D:/Hossam/Digital_IC_Design/Verilog_Projects/project_5/project_5.srcs/sources_1/new/HalfAdder.v,,Full_Adder,,,,,,,,
D:/Hossam/Digital_IC_Design/Verilog_Projects/project_5/project_5.srcs/sources_1/new/HalfAdder.v,1692804133,verilog,,D:/Hossam/Digital_IC_Design/Verilog_Projects/project_5/project_5.srcs/sources_1/new/rca_nbit.v,,HalfAdder,,,,,,,,
D:/Hossam/Digital_IC_Design/Verilog_Projects/project_5/project_5.srcs/sources_1/new/rca_nbit.v,1692813760,verilog,,D:/Hossam/Digital_IC_Design/Verilog_Projects/project_5/project_5.srcs/sim_1/new/rca_nbit_tb.v,,rca_nbit,,,,,,,,
