*-27.000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
@200
-Test details
@22
top.tb_sanity.t_sanity.error_ctr
top.tb_sanity.t_sanity.loop_ctr
@800200
-Test configuration
@22
+{Configuration name} top.tb_sanity.t_sanity.test_desc[1:50]
@1000200
-Test configuration
@22
+{Global Frame counter} top.tb_sanity.t_sanity.overal_frame_counter
+{Node Frame counters} top.tb_sanity.t_sanity.frame_counters[1:4]
+{Timestamps} top.tb_sanity.t_sanity.timestamp_v[1:4]
+{Noise values} top.tb_sanity.t_sanity.noise_reg[1:4]
+{Noise force} top.tb_sanity.t_sanity.noise_force[1:4]
@800200
-Test control and status signals
@22
+{TX memories full} top.tb_sanity.t_sanity.tx_full[1:4]
+{Wait} top.tb_sanity.t_sanity.do_wait[1:4]
+{Config} top.tb_sanity.t_sanity.do_config[1:4]
+{DO traffic} top.tb_sanity.t_sanity.do_traffic[1:4]
+{Erase memories} top.tb_sanity.t_sanity.do_erase_mems[1:4]
+{Generate noise} top.tb_sanity.t_sanity.do_noise
@1000200
-Test control and status signals
@22
+{Memory buses} top.tb_sanity.t_sanity.mb_arr[1:4]
+{CAN Tx} top.tb_sanity.t_sanity.can_tx_v[1:4]
+{CAN Rx} top.tb_sanity.t_sanity.can_rx_v[1:4]
@800200
-Protocol states
@22
+{Node 1} top.tb_sanity.t_sanity.comp_gen[1].node_1_comp.can_core_comp.pc_state
+{Node 2} top.tb_sanity.t_sanity.comp_gen[2].node_1_comp.can_core_comp.pc_state
+{Node 3} top.tb_sanity.t_sanity.comp_gen[3].node_1_comp.can_core_comp.pc_state
+{Node 4} top.tb_sanity.t_sanity.comp_gen[4].node_1_comp.can_core_comp.pc_state
@1000200
-Protocol states
@800200
-Bit time state
@22
+{Node 1} top.tb_sanity.t_sanity.comp_gen[1].node_1_comp.bt_fsm_out
+{Node 2} top.tb_sanity.t_sanity.comp_gen[2].node_1_comp.bt_fsm_out
+{Node 3} top.tb_sanity.t_sanity.comp_gen[3].node_1_comp.bt_fsm_out
+{Node 4} top.tb_sanity.t_sanity.comp_gen[4].node_1_comp.bt_fsm_out
@1000200
-Bit time state
@800200
-Trancieve triggers
@22
+{Node 1} top.tb_sanity.t_sanity.comp_gen[1].node_1_comp.can_core_comp.tran_trig
+{Node 2} top.tb_sanity.t_sanity.comp_gen[2].node_1_comp.can_core_comp.tran_trig
+{Node 3} top.tb_sanity.t_sanity.comp_gen[3].node_1_comp.can_core_comp.tran_trig
+{Node 4} top.tb_sanity.t_sanity.comp_gen[4].node_1_comp.can_core_comp.tran_trig
@1000200
-Trancieve triggers
@800200
-Recieve triggers
@22
+{Node 1} top.tb_sanity.t_sanity.comp_gen[1].node_1_comp.can_core_comp.rec_trig
+{Node 2} top.tb_sanity.t_sanity.comp_gen[2].node_1_comp.can_core_comp.rec_trig
+{Node 3} top.tb_sanity.t_sanity.comp_gen[3].node_1_comp.can_core_comp.rec_trig
+{Node 4} top.tb_sanity.t_sanity.comp_gen[4].node_1_comp.can_core_comp.rec_trig
@1000200
-Recieve triggers
@800200
-Hard sync edge
@22
+{Node 1} top.tb_sanity.t_sanity.comp_gen[1].node_1_comp.hard_sync_edge_valid
+{Node 2} top.tb_sanity.t_sanity.comp_gen[2].node_1_comp.hard_sync_edge_valid
+{Node 3} top.tb_sanity.t_sanity.comp_gen[3].node_1_comp.hard_sync_edge_valid
+{Node 4} top.tb_sanity.t_sanity.comp_gen[4].node_1_comp.hard_sync_edge_valid
@1000200
-Hard sync edge
@800200
-Synchronization type
@22
+{Node 1} top.tb_sanity.t_sanity.comp_gen[1].node_1_comp.can_core_comp.sync_control[1:0]
+{Node 2} top.tb_sanity.t_sanity.comp_gen[2].node_1_comp.can_core_comp.sync_control[1:0]
+{Node 3} top.tb_sanity.t_sanity.comp_gen[3].node_1_comp.can_core_comp.sync_control[1:0]
+{Node 4} top.tb_sanity.t_sanity.comp_gen[4].node_1_comp.can_core_comp.sync_control[1:0]
@1000200
-Synchronization type
@800200
-Sample control
@22
+{Node 1} top.tb_sanity.t_sanity.comp_gen[1].node_1_comp.can_core_comp.sp_control[1:0]
+{Node 2} top.tb_sanity.t_sanity.comp_gen[2].node_1_comp.can_core_comp.sp_control[1:0]
+{Node 3} top.tb_sanity.t_sanity.comp_gen[3].node_1_comp.can_core_comp.sp_control[1:0]
+{Node 4} top.tb_sanity.t_sanity.comp_gen[4].node_1_comp.can_core_comp.sp_control[1:0]
@1000200
-Sample control
@800200
-Time quantum start
@1000200
-Time quantum start
@800200
-System clocks
@22
+{Node 1} top.tb_sanity.t_sanity.comp_gen[1].node_1_comp.clk_sys
+{Node 2} top.tb_sanity.t_sanity.comp_gen[2].node_1_comp.clk_sys
+{Node 3} top.tb_sanity.t_sanity.comp_gen[3].node_1_comp.clk_sys
+{Node 4} top.tb_sanity.t_sanity.comp_gen[4].node_1_comp.clk_sys
@1000200
-System clocks
@800200
-Error states
@22
+{Node 1} top.tb_sanity.t_sanity.comp_gen[1].node_1_comp.can_core_comp.error_state
+{Node 2} top.tb_sanity.t_sanity.comp_gen[2].node_1_comp.can_core_comp.error_state
+{Node 3} top.tb_sanity.t_sanity.comp_gen[3].node_1_comp.can_core_comp.error_state
+{Node 4} top.tb_sanity.t_sanity.comp_gen[4].node_1_comp.can_core_comp.error_state
@1000200
-Error states
@800200
-Operation states
@22
+{Node 1} top.tb_sanity.t_sanity.comp_gen[1].node_1_comp.can_core_comp.op_state
+{Node 2} top.tb_sanity.t_sanity.comp_gen[2].node_1_comp.can_core_comp.op_state
+{Node 3} top.tb_sanity.t_sanity.comp_gen[3].node_1_comp.can_core_comp.op_state
+{Node 4} top.tb_sanity.t_sanity.comp_gen[4].node_1_comp.can_core_comp.op_state
@1000200
-Operation states
@800200
-Identifier shift registers (Base part)
@1000200
-Identifier shift registers (Base part)
@800200
-Identifiers shift registers (Extended part)
@1000200
-Identifiers shift registers (Extended part)
@800200
-RTR flag
@22
+{Node 1} top.tb_sanity.t_sanity.comp_gen[1].node_1_comp.can_core_comp.tran_is_rtr
+{Node 2} top.tb_sanity.t_sanity.comp_gen[2].node_1_comp.can_core_comp.tran_is_rtr
+{Node 3} top.tb_sanity.t_sanity.comp_gen[3].node_1_comp.can_core_comp.tran_is_rtr
+{Node 4} top.tb_sanity.t_sanity.comp_gen[4].node_1_comp.can_core_comp.tran_is_rtr
@1000200
-RTR flag
@800200
-Identifier type
@22
+{Node 1} top.tb_sanity.t_sanity.comp_gen[1].node_1_comp.can_core_comp.tran_ident_type
+{Node 2} top.tb_sanity.t_sanity.comp_gen[2].node_1_comp.can_core_comp.tran_ident_type
+{Node 3} top.tb_sanity.t_sanity.comp_gen[3].node_1_comp.can_core_comp.tran_ident_type
+{Node 4} top.tb_sanity.t_sanity.comp_gen[4].node_1_comp.can_core_comp.tran_ident_type
@1000200
-Identifier type
@800200
-Frame type
@22
+{Node 1} top.tb_sanity.t_sanity.comp_gen[1].node_1_comp.can_core_comp.tran_frame_type
+{Node 2} top.tb_sanity.t_sanity.comp_gen[2].node_1_comp.can_core_comp.tran_frame_type
+{Node 3} top.tb_sanity.t_sanity.comp_gen[3].node_1_comp.can_core_comp.tran_frame_type
+{Node 4} top.tb_sanity.t_sanity.comp_gen[4].node_1_comp.can_core_comp.tran_frame_type
@1000200
-Frame type
