-- VHDL netlist generated by SCUBA Diamond_1.4_Production (87)
-- Module  Version: 5.2
--/d/jspc29/lattice/diamond/1.4.2.105/ispfpga/bin/lin/scuba -w -n oddr16 -lang vhdl -synth synplify -bus_exp 7 -bb -arch xo2c00 -type iol -mode out -io_type LVTTL33 -width 16 -freq_in 133 -gear 1 -clk sclk -aligned -del -1 -e 

-- Fri Aug  3 16:02:24 2012

library IEEE;
use IEEE.std_logic_1164.all;
-- synopsys translate_off
library MACHXO2;
use MACHXO2.components.all;
-- synopsys translate_on

entity oddr16 is
    port (
        clk: in  std_logic; 
        clkout: out  std_logic; 
        reset: in  std_logic; 
        sclk: out  std_logic; 
        dataout: in  std_logic_vector(31 downto 0); 
        dout: out  std_logic_vector(15 downto 0));
 attribute dont_touch : boolean;
 attribute dont_touch of oddr16 : entity is true;
end oddr16;

architecture Structure of oddr16 is

    -- internal signal declarations
    signal db15: std_logic;
    signal da15: std_logic;
    signal db14: std_logic;
    signal da14: std_logic;
    signal db13: std_logic;
    signal da13: std_logic;
    signal db12: std_logic;
    signal da12: std_logic;
    signal db11: std_logic;
    signal da11: std_logic;
    signal db10: std_logic;
    signal da10: std_logic;
    signal db9: std_logic;
    signal da9: std_logic;
    signal db8: std_logic;
    signal da8: std_logic;
    signal db7: std_logic;
    signal da7: std_logic;
    signal db6: std_logic;
    signal da6: std_logic;
    signal db5: std_logic;
    signal da5: std_logic;
    signal db4: std_logic;
    signal da4: std_logic;
    signal db3: std_logic;
    signal da3: std_logic;
    signal db2: std_logic;
    signal da2: std_logic;
    signal db1: std_logic;
    signal da1: std_logic;
    signal db0: std_logic;
    signal da0: std_logic;
    signal buf_clkout: std_logic;
    signal scuba_vlo: std_logic;
    signal scuba_vhi: std_logic;
    signal clkos: std_logic;
    signal clkop: std_logic;
    signal buf_douto15: std_logic;
    signal buf_douto14: std_logic;
    signal buf_douto13: std_logic;
    signal buf_douto12: std_logic;
    signal buf_douto11: std_logic;
    signal buf_douto10: std_logic;
    signal buf_douto9: std_logic;
    signal buf_douto8: std_logic;
    signal buf_douto7: std_logic;
    signal buf_douto6: std_logic;
    signal buf_douto5: std_logic;
    signal buf_douto4: std_logic;
    signal buf_douto3: std_logic;
    signal buf_douto2: std_logic;
    signal buf_douto1: std_logic;
    signal buf_douto0: std_logic;

    -- local component declarations
    component VHI
        port (Z: out  std_logic);
    end component;
    component VLO
        port (Z: out  std_logic);
    end component;
    component OB
        port (I: in  std_logic; O: out  std_logic);
    end component;
    component ODDRXE
        port (D0: in  std_logic; D1: in  std_logic; SCLK: in  std_logic; 
            RST: in  std_logic; Q: out  std_logic);
    end component;
    attribute IO_TYPE : string; 
    attribute IO_TYPE of Inst1_OB15 : label is "LVTTL33";
    attribute IO_TYPE of Inst1_OB14 : label is "LVTTL33";
    attribute IO_TYPE of Inst1_OB13 : label is "LVTTL33";
    attribute IO_TYPE of Inst1_OB12 : label is "LVTTL33";
    attribute IO_TYPE of Inst1_OB11 : label is "LVTTL33";
    attribute IO_TYPE of Inst1_OB10 : label is "LVTTL33";
    attribute IO_TYPE of Inst1_OB9 : label is "LVTTL33";
    attribute IO_TYPE of Inst1_OB8 : label is "LVTTL33";
    attribute IO_TYPE of Inst1_OB7 : label is "LVTTL33";
    attribute IO_TYPE of Inst1_OB6 : label is "LVTTL33";
    attribute IO_TYPE of Inst1_OB5 : label is "LVTTL33";
    attribute IO_TYPE of Inst1_OB4 : label is "LVTTL33";
    attribute IO_TYPE of Inst1_OB3 : label is "LVTTL33";
    attribute IO_TYPE of Inst1_OB2 : label is "LVTTL33";
    attribute IO_TYPE of Inst1_OB1 : label is "LVTTL33";
    attribute IO_TYPE of Inst1_OB0 : label is "LVTTL33";
    attribute syn_keep : boolean;
    attribute syn_noprune : boolean;
    attribute syn_noprune of Structure : architecture is true;

begin
    -- component instantiation statements
    Inst3_ODDRXE15: ODDRXE
        port map (D0=>da15, D1=>db15, SCLK=>clkop, RST=>reset, 
            Q=>buf_douto15);

    Inst3_ODDRXE14: ODDRXE
        port map (D0=>da14, D1=>db14, SCLK=>clkop, RST=>reset, 
            Q=>buf_douto14);

    Inst3_ODDRXE13: ODDRXE
        port map (D0=>da13, D1=>db13, SCLK=>clkop, RST=>reset, 
            Q=>buf_douto13);

    Inst3_ODDRXE12: ODDRXE
        port map (D0=>da12, D1=>db12, SCLK=>clkop, RST=>reset, 
            Q=>buf_douto12);

    Inst3_ODDRXE11: ODDRXE
        port map (D0=>da11, D1=>db11, SCLK=>clkop, RST=>reset, 
            Q=>buf_douto11);

    Inst3_ODDRXE10: ODDRXE
        port map (D0=>da10, D1=>db10, SCLK=>clkop, RST=>reset, 
            Q=>buf_douto10);

    Inst3_ODDRXE9: ODDRXE
        port map (D0=>da9, D1=>db9, SCLK=>clkop, RST=>reset, 
            Q=>buf_douto9);

    Inst3_ODDRXE8: ODDRXE
        port map (D0=>da8, D1=>db8, SCLK=>clkop, RST=>reset, 
            Q=>buf_douto8);

    Inst3_ODDRXE7: ODDRXE
        port map (D0=>da7, D1=>db7, SCLK=>clkop, RST=>reset, 
            Q=>buf_douto7);

    Inst3_ODDRXE6: ODDRXE
        port map (D0=>da6, D1=>db6, SCLK=>clkop, RST=>reset, 
            Q=>buf_douto6);

    Inst3_ODDRXE5: ODDRXE
        port map (D0=>da5, D1=>db5, SCLK=>clkop, RST=>reset, 
            Q=>buf_douto5);

    Inst3_ODDRXE4: ODDRXE
        port map (D0=>da4, D1=>db4, SCLK=>clkop, RST=>reset, 
            Q=>buf_douto4);

    Inst3_ODDRXE3: ODDRXE
        port map (D0=>da3, D1=>db3, SCLK=>clkop, RST=>reset, 
            Q=>buf_douto3);

    Inst3_ODDRXE2: ODDRXE
        port map (D0=>da2, D1=>db2, SCLK=>clkop, RST=>reset, 
            Q=>buf_douto2);

    Inst3_ODDRXE1: ODDRXE
        port map (D0=>da1, D1=>db1, SCLK=>clkop, RST=>reset, 
            Q=>buf_douto1);

    Inst3_ODDRXE0: ODDRXE
        port map (D0=>da0, D1=>db0, SCLK=>clkop, RST=>reset, 
            Q=>buf_douto0);

    scuba_vlo_inst: VLO
        port map (Z=>scuba_vlo);

    scuba_vhi_inst: VHI
        port map (Z=>scuba_vhi);

    Inst2_ODDRXE: ODDRXE
        port map (D0=>scuba_vhi, D1=>scuba_vlo, SCLK=>clkos, RST=>reset, 
            Q=>buf_clkout);

    Inst1_OB15: OB
        port map (I=>buf_douto15, O=>dout(15));

    Inst1_OB14: OB
        port map (I=>buf_douto14, O=>dout(14));

    Inst1_OB13: OB
        port map (I=>buf_douto13, O=>dout(13));

    Inst1_OB12: OB
        port map (I=>buf_douto12, O=>dout(12));

    Inst1_OB11: OB
        port map (I=>buf_douto11, O=>dout(11));

    Inst1_OB10: OB
        port map (I=>buf_douto10, O=>dout(10));

    Inst1_OB9: OB
        port map (I=>buf_douto9, O=>dout(9));

    Inst1_OB8: OB
        port map (I=>buf_douto8, O=>dout(8));

    Inst1_OB7: OB
        port map (I=>buf_douto7, O=>dout(7));

    Inst1_OB6: OB
        port map (I=>buf_douto6, O=>dout(6));

    Inst1_OB5: OB
        port map (I=>buf_douto5, O=>dout(5));

    Inst1_OB4: OB
        port map (I=>buf_douto4, O=>dout(4));

    Inst1_OB3: OB
        port map (I=>buf_douto3, O=>dout(3));

    Inst1_OB2: OB
        port map (I=>buf_douto2, O=>dout(2));

    Inst1_OB1: OB
        port map (I=>buf_douto1, O=>dout(1));

    Inst1_OB0: OB
        port map (I=>buf_douto0, O=>dout(0));

    sclk <= clkop;
    db15 <= dataout(31);
    db14 <= dataout(30);
    db13 <= dataout(29);
    db12 <= dataout(28);
    db11 <= dataout(27);
    db10 <= dataout(26);
    db9 <= dataout(25);
    db8 <= dataout(24);
    db7 <= dataout(23);
    db6 <= dataout(22);
    db5 <= dataout(21);
    db4 <= dataout(20);
    db3 <= dataout(19);
    db2 <= dataout(18);
    db1 <= dataout(17);
    db0 <= dataout(16);
    da15 <= dataout(15);
    da14 <= dataout(14);
    da13 <= dataout(13);
    da12 <= dataout(12);
    da11 <= dataout(11);
    da10 <= dataout(10);
    da9 <= dataout(9);
    da8 <= dataout(8);
    da7 <= dataout(7);
    da6 <= dataout(6);
    da5 <= dataout(5);
    da4 <= dataout(4);
    da3 <= dataout(3);
    da2 <= dataout(2);
    da1 <= dataout(1);
    da0 <= dataout(0);
    clkout <= buf_clkout;
    clkos <= clk;
    clkop <= clk;
end Structure;

-- synopsys translate_off
library MACHXO2;
configuration Structure_CON of oddr16 is
    for Structure
        for all:VHI use entity MACHXO2.VHI(V); end for;
        for all:VLO use entity MACHXO2.VLO(V); end for;
        for all:OB use entity MACHXO2.OB(V); end for;
        for all:ODDRXE use entity MACHXO2.ODDRXE(V); end for;
    end for;
end Structure_CON;

-- synopsys translate_on
