{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_9/Vga.vhd " "Source file: /home/vigas/Apollo/Apollo_9/Vga.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1433251950894 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1433251950894 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_9/Vga.vhd " "Source file: /home/vigas/Apollo/Apollo_9/Vga.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1433251950960 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1433251950960 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_9/Vga.vhd " "Source file: /home/vigas/Apollo/Apollo_9/Vga.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1433251950994 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1433251950994 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1433251956195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433251956201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun  2 10:32:35 2015 " "Processing started: Tue Jun  2 10:32:35 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433251956201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1433251956201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Apollo_9 -c Apollo_9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Apollo_9 -c Apollo_9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1433251956201 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1433251960612 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "god_bless_apollo.qsys " "Elaborating Qsys system entity \"god_bless_apollo.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433251969644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.02.10:32:54 Progress: Loading Apollo_9/god_bless_apollo.qsys " "2015.06.02.10:32:54 Progress: Loading Apollo_9/god_bless_apollo.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433251974082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.02.10:32:54 Progress: Reading input file " "2015.06.02.10:32:54 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433251974687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.02.10:32:54 Progress: Adding Apollo_VIdeo_Processment_Unit_0 \[Apollo_VIdeo_Processment_Unit 1.1\] " "2015.06.02.10:32:54 Progress: Adding Apollo_VIdeo_Processment_Unit_0 \[Apollo_VIdeo_Processment_Unit 1.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433251974820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.02.10:32:55 Progress: Parameterizing module Apollo_VIdeo_Processment_Unit_0 " "2015.06.02.10:32:55 Progress: Parameterizing module Apollo_VIdeo_Processment_Unit_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433251975610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.02.10:32:55 Progress: Adding clk_0 \[clock_source 14.1\] " "2015.06.02.10:32:55 Progress: Adding clk_0 \[clock_source 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433251975612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.02.10:32:55 Progress: Parameterizing module clk_0 " "2015.06.02.10:32:55 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433251975751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.02.10:32:55 Progress: Adding hps_0 \[altera_hps 14.1\] " "2015.06.02.10:32:55 Progress: Adding hps_0 \[altera_hps 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433251975752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.02.10:32:57 Progress: Parameterizing module hps_0 " "2015.06.02.10:32:57 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433251977113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.02.10:32:57 Progress: Adding mem_if_ddr3_emif_0 \[altera_mem_if_ddr3_emif 14.1\] " "2015.06.02.10:32:57 Progress: Adding mem_if_ddr3_emif_0 \[altera_mem_if_ddr3_emif 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433251977155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.02.10:32:57 Progress: Parameterizing module mem_if_ddr3_emif_0 " "2015.06.02.10:32:57 Progress: Parameterizing module mem_if_ddr3_emif_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433251977412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.02.10:32:57 Progress: Adding pll_0 \[altera_pll 14.1\] " "2015.06.02.10:32:57 Progress: Adding pll_0 \[altera_pll 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433251977416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.02.10:32:59 Progress: Parameterizing module pll_0 " "2015.06.02.10:32:59 Progress: Parameterizing module pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433251979538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.02.10:32:59 Progress: Building connections " "2015.06.02.10:32:59 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433251979540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.02.10:32:59 Progress: Parameterizing connections " "2015.06.02.10:32:59 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433251979572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.02.10:32:59 Progress: Validating " "2015.06.02.10:32:59 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433251979572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.02.10:33:18 Progress: Done reading input file " "2015.06.02.10:33:18 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433251998103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "God_bless_apollo.hps_0: HPS Main PLL counter settings: n = 0  m = 31 " "God_bless_apollo.hps_0: HPS Main PLL counter settings: n = 0  m = 31" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252001002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "God_bless_apollo.hps_0: HPS peripherial PLL counter settings: n = 0  m = 19 " "God_bless_apollo.hps_0: HPS peripherial PLL counter settings: n = 0  m = 19" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252001003 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "God_bless_apollo.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist " "God_bless_apollo.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1433252001008 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "God_bless_apollo.mem_if_ddr3_emif_0: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors " "God_bless_apollo.mem_if_ddr3_emif_0: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1433252001011 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "God_bless_apollo.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported " "God_bless_apollo.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1433252001012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "God_bless_apollo.pll_0: The legal reference clock frequency is 5.0 MHz..650.0 MHz " "God_bless_apollo.pll_0: The legal reference clock frequency is 5.0 MHz..650.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252001012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "God_bless_apollo.pll_0: Able to implement PLL with user settings " "God_bless_apollo.pll_0: Able to implement PLL with user settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252001012 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "God_bless_apollo.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.status must be exported, or connected to a matching conduit. " "God_bless_apollo.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.status must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1433252001013 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "God_bless_apollo.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.pll_sharing must be exported, or connected to a matching conduit. " "God_bless_apollo.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.pll_sharing must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1433252001013 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "God_bless_apollo.pll_0: pll_0.locked must be exported, or connected to a matching conduit. " "God_bless_apollo.pll_0: pll_0.locked must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1433252001013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "God_bless_apollo: Generating god_bless_apollo \"god_bless_apollo\" for QUARTUS_SYNTH " "God_bless_apollo: Generating god_bless_apollo \"god_bless_apollo\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252005006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master Apollo_VIdeo_Processment_Unit_0.avalon_master and slave mem_if_ddr3_emif_0.avl_0 because the master has address signal 32 bit wide, but the slave is 28 bit wide. " "Interconnect is inserted between master Apollo_VIdeo_Processment_Unit_0.avalon_master and slave mem_if_ddr3_emif_0.avl_0 because the master has address signal 32 bit wide, but the slave is 28 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252009159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master Apollo_VIdeo_Processment_Unit_0.avalon_master and slave mem_if_ddr3_emif_0.avl_0 because the master has lock signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master Apollo_VIdeo_Processment_Unit_0.avalon_master and slave mem_if_ddr3_emif_0.avl_0 because the master has lock signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252009159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master hps_0.h2f_axi_master and slave mem_if_ddr3_emif_0.avl_1 because the master is of type axi and the slave is of type avalon. " "Interconnect is inserted between master hps_0.h2f_axi_master and slave mem_if_ddr3_emif_0.avl_1 because the master is of type axi and the slave is of type avalon." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252009722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Apollo_VIdeo_Processment_Unit_0: \"god_bless_apollo\" instantiated Apollo_VIdeo_Processment_Unit \"Apollo_VIdeo_Processment_Unit_0\" " "Apollo_VIdeo_Processment_Unit_0: \"god_bless_apollo\" instantiated Apollo_VIdeo_Processment_Unit \"Apollo_VIdeo_Processment_Unit_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252014019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252014021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 31 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 31" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252014627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 19 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 19" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252015055 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: set_interface_assignment: Interface \"hps_io\" does not exist " "Hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1433252015448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"god_bless_apollo\" instantiated altera_hps \"hps_0\" " "Hps_0: \"god_bless_apollo\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252015773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem_if_ddr3_emif_0: \"god_bless_apollo\" instantiated altera_mem_if_ddr3_emif \"mem_if_ddr3_emif_0\" " "Mem_if_ddr3_emif_0: \"god_bless_apollo\" instantiated altera_mem_if_ddr3_emif \"mem_if_ddr3_emif_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252016491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll_0: \"god_bless_apollo\" instantiated altera_pll \"pll_0\" " "Pll_0: \"god_bless_apollo\" instantiated altera_pll \"pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252016537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"god_bless_apollo\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"god_bless_apollo\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252016694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"god_bless_apollo\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"god_bless_apollo\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252016854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"god_bless_apollo\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"god_bless_apollo\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252016857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252016901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252016975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_pll \"pll0\" " "Pll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_pll \"pll0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252017367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Generating clock pair generator " "P0: Generating clock pair generator" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252017368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Generating god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs " "P0: Generating god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252018359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252025503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: ***************************** " "P0: *****************************" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252025503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252025503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Remember to run the god_bless_apollo_mem_if_ddr3_emif_0_p0_pin_assignments.tcl " "P0: Remember to run the god_bless_apollo_mem_if_ddr3_emif_0_p0_pin_assignments.tcl" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252025504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: script after running Synthesis and before Fitting. " "P0: script after running Synthesis and before Fitting." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252025504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252025504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: ***************************** " "P0: *****************************" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252025504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252025505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\" " "P0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252025506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "S0: Generating Qsys sequencer system " "S0: Generating Qsys sequencer system" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252036027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "S0: QSYS sequencer system generated successfully " "S0: QSYS sequencer system generated successfully" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252046723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "S0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_qseq \"s0\" " "S0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_qseq \"s0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252053773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dmaster: \"mem_if_ddr3_emif_0\" instantiated altera_jtag_avalon_master \"dmaster\" " "Dmaster: \"mem_if_ddr3_emif_0\" instantiated altera_jtag_avalon_master \"dmaster\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252053848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "C0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_hard_memory_controller \"c0\" " "C0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_hard_memory_controller \"c0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252053871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Oct0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_oct \"oct0\" " "Oct0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_oct \"oct0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252053872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_dll \"dll0\" " "Dll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_dll \"dll0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252053882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"mem_if_ddr3_emif_0\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"mem_if_ddr3_emif_0\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252053956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Apollo_VIdeo_Processment_Unit_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"Apollo_VIdeo_Processment_Unit_0_avalon_master_translator\" " "Apollo_VIdeo_Processment_Unit_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"Apollo_VIdeo_Processment_Unit_0_avalon_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252053957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem_if_ddr3_emif_0_avl_0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mem_if_ddr3_emif_0_avl_0_translator\" " "Mem_if_ddr3_emif_0_avl_0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mem_if_ddr3_emif_0_avl_0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252053958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Apollo_VIdeo_Processment_Unit_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"Apollo_VIdeo_Processment_Unit_0_avalon_master_agent\" " "Apollo_VIdeo_Processment_Unit_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"Apollo_VIdeo_Processment_Unit_0_avalon_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252053959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_master_agent.sv " "Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252053960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem_if_ddr3_emif_0_avl_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mem_if_ddr3_emif_0_avl_0_agent\" " "Mem_if_ddr3_emif_0_avl_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mem_if_ddr3_emif_0_avl_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252053961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_slave_agent.sv " "Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252053961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252053962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo\" " "Mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252053963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252053968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252053974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252053978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252053986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252053987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252054000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252054000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_axi_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\" " "Hps_0_h2f_axi_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252054009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252054015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252054020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem_if_ddr3_emif_0_avl_1_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"mem_if_ddr3_emif_0_avl_1_burst_adapter\" " "Mem_if_ddr3_emif_0_avl_1_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"mem_if_ddr3_emif_0_avl_1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252054077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252054078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252054084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252054098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252054099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252054108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252054119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252054119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252073183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_dll_cyclonev.sv " "Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_dll_cyclonev.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252073203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_oct_cyclonev.sv " "Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_oct_cyclonev.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252073203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv " "Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252073204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv " "Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252073206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"dmaster\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"dmaster\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252073228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252073229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252073229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"dmaster\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"dmaster\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252073240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"dmaster\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"dmaster\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252073240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"dmaster\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"dmaster\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252073241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"dmaster\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"dmaster\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252073249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"dmaster\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"dmaster\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252073261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"dmaster\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"dmaster\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252073263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "God_bless_apollo: Done \"god_bless_apollo\" with 44 modules, 164 files " "God_bless_apollo: Done \"god_bless_apollo\" with 44 modules, 164 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433252073263 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "god_bless_apollo.qsys " "Finished elaborating Qsys system entity \"god_bless_apollo.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252076497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ap-SYN " "Found design unit 1: ap-SYN" {  } { { "ap.vhd" "" { Text "/home/vigas/Apollo/ap.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085349 ""} { "Info" "ISGN_ENTITY_NAME" "1 ap " "Found entity 1: ap" {  } { { "ap.vhd" "" { Text "/home/vigas/Apollo/ap.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Apollo_9/Vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Apollo_9/Vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vga-behavior " "Found design unit 1: Vga-behavior" {  } { { "Apollo_9/Vga.vhd" "" { Text "/home/vigas/Apollo/Apollo_9/Vga.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085355 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vga " "Found entity 1: Vga" {  } { { "Apollo_9/Vga.vhd" "" { Text "/home/vigas/Apollo/Apollo_9/Vga.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/god_bless_apollo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/god_bless_apollo.v" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo " "Found entity 1: god_bless_apollo" {  } { { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/Vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/Vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vga-behavior " "Found design unit 1: Vga-behavior" {  } { { "db/ip/god_bless_apollo/submodules/Vga.vhd" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/Vga.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085374 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vga " "Found entity 1: Vga" {  } { { "db/ip/god_bless_apollo/submodules/Vga.vhd" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/Vga.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/god_bless_apollo/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/god_bless_apollo/submodules/altera_avalon_mm_bridge.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/god_bless_apollo/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/god_bless_apollo/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_packets_to_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085410 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/god_bless_apollo/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_packets_to_master.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085410 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/god_bless_apollo/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_packets_to_master.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085410 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/god_bless_apollo/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_packets_to_master.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085410 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/god_bless_apollo/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_packets_to_master.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085410 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/god_bless_apollo/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_packets_to_master.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085410 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/god_bless_apollo/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_packets_to_master.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/god_bless_apollo/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/god_bless_apollo/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_bytes_to_packets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/god_bless_apollo/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/god_bless_apollo/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/god_bless_apollo/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/god_bless_apollo/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/god_bless_apollo/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_packets_to_bytes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/god_bless_apollo/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/god_bless_apollo/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/god_bless_apollo/submodules/altera_default_burst_converter.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/god_bless_apollo/submodules/altera_incr_burst_converter.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/god_bless_apollo/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/god_bless_apollo/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085451 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/god_bless_apollo/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085451 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/god_bless_apollo/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/god_bless_apollo/submodules/altera_jtag_sld_node.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/god_bless_apollo/submodules/altera_jtag_streaming.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/god_bless_apollo/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/god_bless_apollo/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/god_bless_apollo/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085487 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085487 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_mem_if_simple_avalon_mm_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_simple_avalon_mm_bridge " "Found entity 1: altera_mem_if_simple_avalon_mm_bridge" {  } { { "db/ip/god_bless_apollo/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/god_bless_apollo/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085510 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085526 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085526 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085526 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085526 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085526 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433252085530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_master_agent.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_master_translator.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/god_bless_apollo/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085549 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/god_bless_apollo/submodules/altera_reset_controller.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/god_bless_apollo/submodules/altera_reset_synchronizer.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/god_bless_apollo/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433252085567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/god_bless_apollo/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_hps_0 " "Found entity 1: god_bless_apollo_hps_0" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_hps_0_fpga_interfaces " "Found entity 1: god_bless_apollo_hps_0_fpga_interfaces" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0_fpga_interfaces.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_hps_0_hps_io " "Found entity 1: god_bless_apollo_hps_0_hps_io" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0_hps_io.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_hps_0_hps_io_border " "Found entity 1: god_bless_apollo_hps_0_hps_io_border" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0 " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_dmaster " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_dmaster" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_dmaster_b2p_adapter " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_dmaster_b2p_adapter" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_dmaster_p2b_adapter " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_dmaster_p2b_adapter" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_dmaster_timing_adt " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_dmaster_timing_adt" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster_timing_adt.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1 " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_p0 " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_p0" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_p0_clock_pair_generator " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_p0_clock_pair_generator" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_p0_iss_probe " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_p0_iss_probe" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_iss_probe.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_p0_phy_csr " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_p0_phy_csr" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_phy_csr.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_p0_reset " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_p0_reset" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_reset.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_pll0 " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_pll0" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_pll0.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_s0 " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_s0_irq_mapper " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_irq_mapper" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_irq_mapper.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0 " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002 " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001 " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003 " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433252085718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433252085718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085722 ""} { "Info" "ISGN_ENTITY_NAME" "2 god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router " "Found entity 2: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433252085722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433252085723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085727 ""} { "Info" "ISGN_ENTITY_NAME" "2 god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001 " "Found entity 2: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433252085728 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433252085728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085731 ""} { "Info" "ISGN_ENTITY_NAME" "2 god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002 " "Found entity 2: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433252085732 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433252085732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085736 ""} { "Info" "ISGN_ENTITY_NAME" "2 god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003 " "Found entity 2: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433252085736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433252085736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085740 ""} { "Info" "ISGN_ENTITY_NAME" "2 god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004 " "Found entity 2: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085740 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433252085741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433252085741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085744 ""} { "Info" "ISGN_ENTITY_NAME" "2 god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006 " "Found entity 2: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001 " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003 " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002 " "Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mm_interconnect_0 " "Found entity 1: god_bless_apollo_mm_interconnect_0" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mm_interconnect_0_cmd_demux " "Found entity 1: god_bless_apollo_mm_interconnect_0_cmd_demux" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mm_interconnect_0_cmd_mux " "Found entity 1: god_bless_apollo_mm_interconnect_0_cmd_mux" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel god_bless_apollo_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at god_bless_apollo_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433252085768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel god_bless_apollo_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at god_bless_apollo_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433252085768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mm_interconnect_0_router_default_decode " "Found entity 1: god_bless_apollo_mm_interconnect_0_router_default_decode" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085771 ""} { "Info" "ISGN_ENTITY_NAME" "2 god_bless_apollo_mm_interconnect_0_router " "Found entity 2: god_bless_apollo_mm_interconnect_0_router" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel god_bless_apollo_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at god_bless_apollo_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_router_001.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433252085772 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel god_bless_apollo_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at god_bless_apollo_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_router_001.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433252085772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mm_interconnect_0_router_001_default_decode " "Found entity 1: god_bless_apollo_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_router_001.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085776 ""} { "Info" "ISGN_ENTITY_NAME" "2 god_bless_apollo_mm_interconnect_0_router_001 " "Found entity 2: god_bless_apollo_mm_interconnect_0_router_001" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_router_001.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mm_interconnect_0_rsp_mux " "Found entity 1: god_bless_apollo_mm_interconnect_0_rsp_mux" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mm_interconnect_1 " "Found entity 1: god_bless_apollo_mm_interconnect_1" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mm_interconnect_1_cmd_demux " "Found entity 1: god_bless_apollo_mm_interconnect_1_cmd_demux" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mm_interconnect_1_cmd_mux " "Found entity 1: god_bless_apollo_mm_interconnect_1_cmd_mux" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel god_bless_apollo_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at god_bless_apollo_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_router.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433252085790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel god_bless_apollo_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at god_bless_apollo_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_router.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433252085790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mm_interconnect_1_router_default_decode " "Found entity 1: god_bless_apollo_mm_interconnect_1_router_default_decode" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_router.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085793 ""} { "Info" "ISGN_ENTITY_NAME" "2 god_bless_apollo_mm_interconnect_1_router " "Found entity 2: god_bless_apollo_mm_interconnect_1_router" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_router.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085793 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel god_bless_apollo_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at god_bless_apollo_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_router_002.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433252085794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel god_bless_apollo_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at god_bless_apollo_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_router_002.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433252085794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mm_interconnect_1_router_002_default_decode " "Found entity 1: god_bless_apollo_mm_interconnect_1_router_002_default_decode" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_router_002.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085798 ""} { "Info" "ISGN_ENTITY_NAME" "2 god_bless_apollo_mm_interconnect_1_router_002 " "Found entity 2: god_bless_apollo_mm_interconnect_1_router_002" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_router_002.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mm_interconnect_1_rsp_demux " "Found entity 1: god_bless_apollo_mm_interconnect_1_rsp_demux" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_mm_interconnect_1_rsp_mux " "Found entity 1: god_bless_apollo_mm_interconnect_1_rsp_mux" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/god_bless_apollo_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 god_bless_apollo_pll_0 " "Found entity 1: god_bless_apollo_pll_0" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_pll_0.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_reset.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_pll.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "db/ip/god_bless_apollo/submodules/sequencer_reg_file.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "db/ip/god_bless_apollo/submodules/sequencer_scc_acv_phase_decode.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "db/ip/god_bless_apollo/submodules/sequencer_scc_acv_wrapper.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "db/ip/god_bless_apollo/submodules/sequencer_scc_mgr.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "db/ip/god_bless_apollo/submodules/sequencer_scc_reg_file.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "db/ip/god_bless_apollo/submodules/sequencer_scc_siii_phase_decode.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "db/ip/god_bless_apollo/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "db/ip/god_bless_apollo/submodules/sequencer_scc_sv_phase_decode.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/god_bless_apollo/submodules/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "db/ip/god_bless_apollo/submodules/sequencer_scc_sv_wrapper.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252085914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252085914 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_pll.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252085915 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "god_bless_apollo " "Elaborating entity \"god_bless_apollo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1433252086174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Vga Vga:apollo_video_processment_unit_0 " "Elaborating entity \"Vga\" for hierarchy \"Vga:apollo_video_processment_unit_0\"" {  } { { "db/ip/god_bless_apollo/god_bless_apollo.v" "apollo_video_processment_unit_0" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252086274 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "VGA_SYNC_n Vga.vhd(18) " "VHDL Signal Declaration warning at Vga.vhd(18): used explicit default value for signal \"VGA_SYNC_n\" because signal was never assigned a value" {  } { { "db/ip/god_bless_apollo/submodules/Vga.vhd" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/Vga.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1433252086276 "|god_bless_apollo|Vga:apollo_video_processment_unit_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "VGA_BLANK_n Vga.vhd(19) " "VHDL Signal Declaration warning at Vga.vhd(19): used explicit default value for signal \"VGA_BLANK_n\" because signal was never assigned a value" {  } { { "db/ip/god_bless_apollo/submodules/Vga.vhd" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/Vga.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1433252086276 "|god_bless_apollo|Vga:apollo_video_processment_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Vga.vhd(83) " "VHDL Process Statement warning at Vga.vhd(83): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/god_bless_apollo/submodules/Vga.vhd" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/Vga.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1433252086277 "|god_bless_apollo|Vga:apollo_video_processment_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_data Vga.vhd(159) " "VHDL Process Statement warning at Vga.vhd(159): signal \"Vga_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/god_bless_apollo/submodules/Vga.vhd" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/Vga.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1433252086278 "|god_bless_apollo|Vga:apollo_video_processment_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_data Vga.vhd(160) " "VHDL Process Statement warning at Vga.vhd(160): signal \"Vga_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/god_bless_apollo/submodules/Vga.vhd" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/Vga.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1433252086279 "|god_bless_apollo|Vga:apollo_video_processment_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_data Vga.vhd(161) " "VHDL Process Statement warning at Vga.vhd(161): signal \"Vga_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/god_bless_apollo/submodules/Vga.vhd" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/Vga.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1433252086279 "|god_bless_apollo|Vga:apollo_video_processment_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ap Vga:apollo_video_processment_unit_0\|ap:fifo_inst " "Elaborating entity \"ap\" for hierarchy \"Vga:apollo_video_processment_unit_0\|ap:fifo_inst\"" {  } { { "db/ip/god_bless_apollo/submodules/Vga.vhd" "fifo_inst" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/Vga.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252086292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ap.vhd" "dcfifo_component" { Text "/home/vigas/Apollo/ap.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252086746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ap.vhd" "" { Text "/home/vigas/Apollo/ap.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252086755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252086770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252086770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252086770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252086770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252086770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252086770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252086770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252086770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252086770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252086770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252086770 ""}  } { { "ap.vhd" "" { Text "/home/vigas/Apollo/ap.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433252086770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_vgl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_vgl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_vgl1 " "Found entity 1: dcfifo_vgl1" {  } { { "db/dcfifo_vgl1.tdf" "" { Text "/home/vigas/Apollo/db/dcfifo_vgl1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252086832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252086832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_vgl1 Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated " "Elaborating entity \"dcfifo_vgl1\" for hierarchy \"Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/opt/altera/14.1/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252086834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8g6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8g6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8g6 " "Found entity 1: a_graycounter_8g6" {  } { { "db/a_graycounter_8g6.tdf" "" { Text "/home/vigas/Apollo/db/a_graycounter_8g6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252086884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252086884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8g6 Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\|a_graycounter_8g6:rdptr_g1p " "Elaborating entity \"a_graycounter_8g6\" for hierarchy \"Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\|a_graycounter_8g6:rdptr_g1p\"" {  } { { "db/dcfifo_vgl1.tdf" "rdptr_g1p" { Text "/home/vigas/Apollo/db/dcfifo_vgl1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252086886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_4ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4ub " "Found entity 1: a_graycounter_4ub" {  } { { "db/a_graycounter_4ub.tdf" "" { Text "/home/vigas/Apollo/db/a_graycounter_4ub.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252086924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252086924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4ub Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\|a_graycounter_4ub:wrptr_g1p " "Elaborating entity \"a_graycounter_4ub\" for hierarchy \"Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\|a_graycounter_4ub:wrptr_g1p\"" {  } { { "db/dcfifo_vgl1.tdf" "wrptr_g1p" { Text "/home/vigas/Apollo/db/dcfifo_vgl1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252086925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a671.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a671.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a671 " "Found entity 1: altsyncram_a671" {  } { { "db/altsyncram_a671.tdf" "" { Text "/home/vigas/Apollo/db/altsyncram_a671.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252086972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252086972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a671 Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\|altsyncram_a671:fifo_ram " "Elaborating entity \"altsyncram_a671\" for hierarchy \"Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\|altsyncram_a671:fifo_ram\"" {  } { { "db/dcfifo_vgl1.tdf" "fifo_ram" { Text "/home/vigas/Apollo/db/dcfifo_vgl1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252086973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_3u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_3u7 " "Found entity 1: alt_synch_pipe_3u7" {  } { { "db/alt_synch_pipe_3u7.tdf" "" { Text "/home/vigas/Apollo/db/alt_synch_pipe_3u7.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252087078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252087078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_3u7 Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\|alt_synch_pipe_3u7:rs_dgwp " "Elaborating entity \"alt_synch_pipe_3u7\" for hierarchy \"Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\|alt_synch_pipe_3u7:rs_dgwp\"" {  } { { "db/dcfifo_vgl1.tdf" "rs_dgwp" { Text "/home/vigas/Apollo/db/dcfifo_vgl1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_tu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_tu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_tu8 " "Found entity 1: dffpipe_tu8" {  } { { "db/dffpipe_tu8.tdf" "" { Text "/home/vigas/Apollo/db/dffpipe_tu8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252087086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252087086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_tu8 Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\|alt_synch_pipe_3u7:rs_dgwp\|dffpipe_tu8:dffpipe10 " "Elaborating entity \"dffpipe_tu8\" for hierarchy \"Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\|alt_synch_pipe_3u7:rs_dgwp\|dffpipe_tu8:dffpipe10\"" {  } { { "db/alt_synch_pipe_3u7.tdf" "dffpipe10" { Text "/home/vigas/Apollo/db/alt_synch_pipe_3u7.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_4u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_4u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_4u7 " "Found entity 1: alt_synch_pipe_4u7" {  } { { "db/alt_synch_pipe_4u7.tdf" "" { Text "/home/vigas/Apollo/db/alt_synch_pipe_4u7.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252087095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252087095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_4u7 Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\|alt_synch_pipe_4u7:ws_dgrp " "Elaborating entity \"alt_synch_pipe_4u7\" for hierarchy \"Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\|alt_synch_pipe_4u7:ws_dgrp\"" {  } { { "db/dcfifo_vgl1.tdf" "ws_dgrp" { Text "/home/vigas/Apollo/db/dcfifo_vgl1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_uu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_uu8 " "Found entity 1: dffpipe_uu8" {  } { { "db/dffpipe_uu8.tdf" "" { Text "/home/vigas/Apollo/db/dffpipe_uu8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252087102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252087102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_uu8 Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\|alt_synch_pipe_4u7:ws_dgrp\|dffpipe_uu8:dffpipe13 " "Elaborating entity \"dffpipe_uu8\" for hierarchy \"Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\|alt_synch_pipe_4u7:ws_dgrp\|dffpipe_uu8:dffpipe13\"" {  } { { "db/alt_synch_pipe_4u7.tdf" "dffpipe13" { Text "/home/vigas/Apollo/db/alt_synch_pipe_4u7.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_su5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_su5 " "Found entity 1: cmpr_su5" {  } { { "db/cmpr_su5.tdf" "" { Text "/home/vigas/Apollo/db/cmpr_su5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252087155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252087155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_su5 Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\|cmpr_su5:rdempty_eq_comp " "Elaborating entity \"cmpr_su5\" for hierarchy \"Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\|cmpr_su5:rdempty_eq_comp\"" {  } { { "db/dcfifo_vgl1.tdf" "rdempty_eq_comp" { Text "/home/vigas/Apollo/db/dcfifo_vgl1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_hps_0 god_bless_apollo_hps_0:hps_0 " "Elaborating entity \"god_bless_apollo_hps_0\" for hierarchy \"god_bless_apollo_hps_0:hps_0\"" {  } { { "db/ip/god_bless_apollo/god_bless_apollo.v" "hps_0" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_hps_0_fpga_interfaces god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"god_bless_apollo_hps_0_fpga_interfaces\" for hierarchy \"god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0.v" "fpga_interfaces" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_hps_0_hps_io god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io " "Elaborating entity \"god_bless_apollo_hps_0_hps_io\" for hierarchy \"god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0.v" "hps_io" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_hps_0_hps_io_border god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border " "Elaborating entity \"god_bless_apollo_hps_0_hps_io_border\" for hierarchy \"god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0_hps_io.v" "border" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0_hps_io.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0_hps_io_border.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram.v" "pll" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087274 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_pll.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433252087275 "|god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_pll.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433252087276 "|god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram.v" "p0" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087290 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1433252087292 "|god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087331 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1433252087334 "|god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433252087335 "|god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433252087341 "|god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433252087341 "|god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "/home/vigas/Apollo/hps_AC_ROM.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /home/vigas/Apollo/hps_AC_ROM.hex -- setting all initial values to 0" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_memphy.v" 675 -1 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Quartus II" 0 -1 1433252087407 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "/home/vigas/Apollo/hps_inst_ROM.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /home/vigas/Apollo/hps_inst_ROM.hex -- setting all initial values to 0" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_memphy.v" 675 -1 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Quartus II" 0 -1 1433252087408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087420 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433252087420 "|god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433252087420 "|god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087431 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433252087438 "|god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252087619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087629 ""}  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433252087629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/vigas/Apollo/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252087686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252087686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/opt/altera/14.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram.v" "seq" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087867 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram.v" "seq" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1433252087868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram.v" "c0" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252087879 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433252087915 "|god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433252087915 "|god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433252087915 "|god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433252087915 "|god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433252087915 "|god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433252087915 "|god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram.v" "oct" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252088372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/god_bless_apollo/submodules/hps_sdram.v" "dll" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252088408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0 god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0 " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\"" {  } { { "db/ip/god_bless_apollo/god_bless_apollo.v" "mem_if_ddr3_emif_0" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252088417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_pll0 god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0 " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_pll0\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0.v" "pll0" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252088472 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models god_bless_apollo_mem_if_ddr3_emif_0_pll0.sv(157) " "Verilog HDL Display System Task info at god_bless_apollo_mem_if_ddr3_emif_0_pll0.sv(157): Using Regular pll emif simulation models" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_pll0.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_pll0.sv" 157 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1433252088474 "|god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_p0 god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0 " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_p0\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0.v" "p0" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252088512 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models god_bless_apollo_mem_if_ddr3_emif_0_p0.sv(405) " "Verilog HDL Display System Task info at god_bless_apollo_mem_if_ddr3_emif_0_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1433252088515 "|god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0.sv" "umemphy" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252088562 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seq_calib_init_reg god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v(436) " "Verilog HDL or VHDL warning at god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v(436): object \"seq_calib_init_reg\" assigned a value but never read" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" 436 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433252088566 "|god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433252088567 "|god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_p0_reset god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_p0_reset\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" "ureset" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252088651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset\|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset\|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_afi_clk\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_reset.v" "ureset_afi_clk" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_reset.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252088656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset\|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset\|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_reset.v" "ureset_ctl_reset_clk" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252088665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset\|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset\|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_reset.v" "ureset_addr_cmd_clk" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_reset.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252088672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset\|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset\|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_reset.v" "ureset_avl_clk" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_reset.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252088683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252088691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252088696 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) " "Output port \"ddio_phy_dqdin\[179..140\]\" at god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) has no driver" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433252088707 "|god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) " "Output port \"ddio_phy_dqdin\[107..104\]\" at god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) has no driver" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433252088707 "|god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) " "Output port \"ddio_phy_dqdin\[71..68\]\" at god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) has no driver" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433252088707 "|god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) " "Output port \"ddio_phy_dqdin\[35..32\]\" at god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) has no driver" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433252088707 "|god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252088722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:uaddress_pad " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252088772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:ubank_pad " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252088800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:ucmd_pad " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252088808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252088821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_p0_clock_pair_generator god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_p0_clock_pair_generator\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252088833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252088838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252088847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_s0 god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0 " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_s0\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0.v" "s0" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_rst god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst " "Elaborating entity \"altera_mem_if_sequencer_rst\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0.v" "sequencer_rst" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0.v" "cpu_inst" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altsyncram" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252089197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089214 ""}  } { { "db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433252089214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mri1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mri1 " "Found entity 1: altsyncram_mri1" {  } { { "db/altsyncram_mri1.tdf" "" { Text "/home/vigas/Apollo/db/altsyncram_mri1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252089261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252089261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mri1 god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated " "Elaborating entity \"altsyncram_mri1\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0.v" "sequencer_scc_mgr_inst" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "db/ip/god_bless_apollo/submodules/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/sequencer_scc_mgr.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "db/ip/god_bless_apollo/submodules/sequencer_scc_reg_file.v" "altdpram_component" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "db/ip/god_bless_apollo/submodules/sequencer_scc_reg_file.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252089454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 19 " "Parameter \"width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089476 ""}  } { { "db/ip/god_bless_apollo/submodules/sequencer_scc_reg_file.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433252089476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_k3s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_k3s1 " "Found entity 1: dpram_k3s1" {  } { { "db/dpram_k3s1.tdf" "" { Text "/home/vigas/Apollo/db/dpram_k3s1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252089531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252089531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_k3s1 god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated " "Elaborating entity \"dpram_k3s1\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "/opt/altera/14.1/quartus/libraries/megafunctions/altdpram.tdf" 200 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "/home/vigas/Apollo/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252089615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252089615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode " "Elaborating entity \"decode_5la\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode\"" {  } { { "db/dpram_k3s1.tdf" "wr_decode" { Text "/home/vigas/Apollo/db/dpram_k3s1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "/home/vigas/Apollo/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252089659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252089659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux " "Elaborating entity \"mux_7hb\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux\"" {  } { { "db/dpram_k3s1.tdf" "rd_mux" { Text "/home/vigas/Apollo/db/dpram_k3s1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_wrapper god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_acv_wrapper\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\"" {  } { { "db/ip/god_bless_apollo/submodules/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/sequencer_scc_mgr.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_phase_decode god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_acv_phase_decode\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "db/ip/god_bless_apollo/submodules/sequencer_scc_acv_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/sequencer_scc_acv_wrapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0.v" "sequencer_reg_file_inst" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "db/ip/god_bless_apollo/submodules/sequencer_reg_file.sv" "altsyncram_component" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "db/ip/god_bless_apollo/submodules/sequencer_reg_file.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252089705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089729 ""}  } { { "db/ip/god_bless_apollo/submodules/sequencer_reg_file.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433252089729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9v1 " "Found entity 1: altsyncram_c9v1" {  } { { "db/altsyncram_c9v1.tdf" "" { Text "/home/vigas/Apollo/db/altsyncram_c9v1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252089771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252089771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9v1 god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated " "Elaborating entity \"altsyncram_c9v1\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_simple_avalon_mm_bridge god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge " "Elaborating entity \"altera_mem_if_simple_avalon_mm_bridge\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0.v" "hphy_bridge" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0.v" "sequencer_mem" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252089824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 6144 " "Parameter \"maximum_depth\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6144 " "Parameter \"numwords_a\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file god_bless_apollo_mem_if_ddr3_emif_0_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"god_bless_apollo_mem_if_ddr3_emif_0_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089838 ""}  } { { "db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433252089838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j1m1 " "Found entity 1: altsyncram_j1m1" {  } { { "db/altsyncram_j1m1.tdf" "" { Text "/home/vigas/Apollo/db/altsyncram_j1m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252089884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252089884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j1m1 god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_j1m1:auto_generated " "Elaborating entity \"altsyncram_j1m1\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_j1m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252089885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|altera_avalon_mm_bridge:seq_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|altera_avalon_mm_bridge:seq_bridge\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0.v" "seq_bridge" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0 god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0.v" "mm_interconnect_0" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cpu_inst_data_master_translator" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "seq_bridge_m0_translator" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_translator" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "hphy_bridge_s0_translator" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "sequencer_mem_s1_translator" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "sequencer_scc_mgr_inst_avl_translator" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "sequencer_reg_file_inst_avl_translator" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cpu_inst_data_master_agent" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "seq_bridge_m0_agent" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_agent" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "hphy_bridge_s0_agent" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "hphy_bridge_s0_agent_rsp_fifo" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001 god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router_001" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002 god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router_002" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002:router_002\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002:router_002\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003 god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router_003" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003:router_003\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003:router_003\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004 god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router_004" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004:router_004\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004:router_004\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006 god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router_006" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006:router_006\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006:router_006\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "seq_bridge_m0_limiter" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_demux" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001 god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002 god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_demux_002" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_mux" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001 god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003 god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_mux_003" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001 god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003 god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "rsp_demux_003" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "rsp_mux" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001 god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002 god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "rsp_mux_002" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_s0_irq_mapper god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_irq_mapper:irq_mapper " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_s0_irq_mapper\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|god_bless_apollo_mem_if_ddr3_emif_0_s0_irq_mapper:irq_mapper\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0.v" "irq_mapper" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_dmaster god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_dmaster\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0.v" "dmaster" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252090995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_jtag_sld_node.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252091016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091025 ""}  } { { "db/ip/god_bless_apollo/submodules/altera_jtag_sld_node.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433252091025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091027 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/god_bless_apollo/submodules/altera_jtag_sld_node.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252091102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091103 ""}  } { { "db/ip/god_bless_apollo/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433252091103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_jtag_streaming.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252091165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091166 ""}  } { { "db/ip/god_bless_apollo/submodules/altera_jtag_streaming.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433252091166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_dmaster_timing_adt god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster_timing_adt:timing_adt " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_dmaster_timing_adt\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster_timing_adt:timing_adt\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster.v" "timing_adt" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091216 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready god_bless_apollo_mem_if_ddr3_emif_0_dmaster_timing_adt.sv(82) " "Verilog HDL or VHDL warning at god_bless_apollo_mem_if_ddr3_emif_0_dmaster_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster_timing_adt.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433252091216 "|god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|god_bless_apollo_mem_if_ddr3_emif_0_dmaster_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster.v" "fifo" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster.v" "b2p" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster.v" "p2b" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster.v" "transacto" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_packets_to_master.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_dmaster_b2p_adapter god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster_b2p_adapter:b2p_adapter " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_dmaster_b2p_adapter\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster_b2p_adapter:b2p_adapter\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster.v" "b2p_adapter" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091306 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel god_bless_apollo_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at god_bless_apollo_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433252091306 "|god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|god_bless_apollo_mem_if_ddr3_emif_0_dmaster_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 god_bless_apollo_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv(90) " "Verilog HDL assignment warning at god_bless_apollo_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433252091306 "|god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|god_bless_apollo_mem_if_ddr3_emif_0_dmaster_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_dmaster_p2b_adapter god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster_p2b_adapter:p2b_adapter " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_dmaster_p2b_adapter\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster_p2b_adapter:p2b_adapter\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster.v" "p2b_adapter" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster.v" "rst_controller" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0.v" "c0" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0.v" 909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091333 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (32)" {  } { { "db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433252091369 "|god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (32)" {  } { { "db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433252091369 "|god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433252091369 "|god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433252091369 "|god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433252091369 "|god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433252091369 "|god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1 god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0.v" "mm_interconnect_1" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0.v" 952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dmaster_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dmaster_master_translator\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1.v" "dmaster_master_translator" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:s0_seq_debug_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:s0_seq_debug_translator\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1.v" "s0_seq_debug_translator" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_pll_0 god_bless_apollo_pll_0:pll_0 " "Elaborating entity \"god_bless_apollo_pll_0\" for hierarchy \"god_bless_apollo_pll_0:pll_0\"" {  } { { "db/ip/god_bless_apollo/god_bless_apollo.v" "pll_0" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll god_bless_apollo_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"god_bless_apollo_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_pll_0.v" "altera_pll_i" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_pll_0.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091880 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1433252091900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "god_bless_apollo_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"god_bless_apollo_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_pll_0.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_pll_0.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252091908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "god_bless_apollo_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"god_bless_apollo_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 200.000000 MHz " "Parameter \"output_clock_frequency1\" = \"200.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091976 ""}  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_pll_0.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_pll_0.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433252091976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mm_interconnect_0 god_bless_apollo_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"god_bless_apollo_mm_interconnect_0\" for hierarchy \"god_bless_apollo_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/god_bless_apollo/god_bless_apollo.v" "mm_interconnect_0" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252091980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator god_bless_apollo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:apollo_video_processment_unit_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"god_bless_apollo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:apollo_video_processment_unit_0_avalon_master_translator\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0.v" "apollo_video_processment_unit_0_avalon_master_translator" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252092040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator god_bless_apollo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem_if_ddr3_emif_0_avl_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"god_bless_apollo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem_if_ddr3_emif_0_avl_0_translator\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0.v" "mem_if_ddr3_emif_0_avl_0_translator" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252092053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent god_bless_apollo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:apollo_video_processment_unit_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"god_bless_apollo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:apollo_video_processment_unit_0_avalon_master_agent\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0.v" "apollo_video_processment_unit_0_avalon_master_agent" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252092066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent god_bless_apollo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"god_bless_apollo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0.v" "mem_if_ddr3_emif_0_avl_0_agent" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252092078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor god_bless_apollo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"god_bless_apollo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252092095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo god_bless_apollo_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"god_bless_apollo_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0.v" "mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252092110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mm_interconnect_0_router god_bless_apollo_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mm_interconnect_0_router:router " "Elaborating entity \"god_bless_apollo_mm_interconnect_0_router\" for hierarchy \"god_bless_apollo_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mm_interconnect_0_router:router\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0.v" "router" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252092799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mm_interconnect_0_router_default_decode god_bless_apollo_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mm_interconnect_0_router:router\|god_bless_apollo_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"god_bless_apollo_mm_interconnect_0_router_default_decode\" for hierarchy \"god_bless_apollo_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mm_interconnect_0_router:router\|god_bless_apollo_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252092826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mm_interconnect_0_router_001 god_bless_apollo_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"god_bless_apollo_mm_interconnect_0_router_001\" for hierarchy \"god_bless_apollo_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0.v" "router_001" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252092829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mm_interconnect_0_router_001_default_decode god_bless_apollo_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mm_interconnect_0_router_001:router_001\|god_bless_apollo_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"god_bless_apollo_mm_interconnect_0_router_001_default_decode\" for hierarchy \"god_bless_apollo_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mm_interconnect_0_router_001:router_001\|god_bless_apollo_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252092835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mm_interconnect_0_cmd_demux god_bless_apollo_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"god_bless_apollo_mm_interconnect_0_cmd_demux\" for hierarchy \"god_bless_apollo_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0.v" "cmd_demux" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252092838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mm_interconnect_0_cmd_mux god_bless_apollo_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"god_bless_apollo_mm_interconnect_0_cmd_mux\" for hierarchy \"god_bless_apollo_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0.v" "cmd_mux" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252092843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mm_interconnect_0_rsp_mux god_bless_apollo_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"god_bless_apollo_mm_interconnect_0_rsp_mux\" for hierarchy \"god_bless_apollo_mm_interconnect_0:mm_interconnect_0\|god_bless_apollo_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0.v" "rsp_mux" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252092849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mm_interconnect_1 god_bless_apollo_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"god_bless_apollo_mm_interconnect_1\" for hierarchy \"god_bless_apollo_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/god_bless_apollo/god_bless_apollo.v" "mm_interconnect_1" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252092854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mem_if_ddr3_emif_0_avl_1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mem_if_ddr3_emif_0_avl_1_translator\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1.v" "mem_if_ddr3_emif_0_avl_1_translator" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252092940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1.v" "hps_0_h2f_axi_master_agent" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252092955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252092982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_1_agent\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1.v" "mem_if_ddr3_emif_0_avl_1_agent" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252092999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252093017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1.v" "mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252093032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1.v" "mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252093855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mm_interconnect_1_router god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|god_bless_apollo_mm_interconnect_1_router:router " "Elaborating entity \"god_bless_apollo_mm_interconnect_1_router\" for hierarchy \"god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|god_bless_apollo_mm_interconnect_1_router:router\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1.v" "router" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252093882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mm_interconnect_1_router_default_decode god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|god_bless_apollo_mm_interconnect_1_router:router\|god_bless_apollo_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"god_bless_apollo_mm_interconnect_1_router_default_decode\" for hierarchy \"god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|god_bless_apollo_mm_interconnect_1_router:router\|god_bless_apollo_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252093908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mm_interconnect_1_router_002 god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|god_bless_apollo_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"god_bless_apollo_mm_interconnect_1_router_002\" for hierarchy \"god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|god_bless_apollo_mm_interconnect_1_router_002:router_002\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1.v" "router_002" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252093913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mm_interconnect_1_router_002_default_decode god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|god_bless_apollo_mm_interconnect_1_router_002:router_002\|god_bless_apollo_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"god_bless_apollo_mm_interconnect_1_router_002_default_decode\" for hierarchy \"god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|god_bless_apollo_mm_interconnect_1_router_002:router_002\|god_bless_apollo_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252093920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1.v" "mem_if_ddr3_emif_0_avl_1_burst_adapter" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252093923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252093934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252093983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252093990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252093994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252094000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252094003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mm_interconnect_1_cmd_demux god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|god_bless_apollo_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"god_bless_apollo_mm_interconnect_1_cmd_demux\" for hierarchy \"god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|god_bless_apollo_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1.v" "cmd_demux" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252094018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mm_interconnect_1_cmd_mux god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|god_bless_apollo_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"god_bless_apollo_mm_interconnect_1_cmd_mux\" for hierarchy \"god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|god_bless_apollo_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1.v" "cmd_mux" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252094024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|god_bless_apollo_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|god_bless_apollo_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_cmd_mux.sv" "arb" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_cmd_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252094039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mm_interconnect_1_rsp_demux god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|god_bless_apollo_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"god_bless_apollo_mm_interconnect_1_rsp_demux\" for hierarchy \"god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|god_bless_apollo_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1.v" "rsp_demux" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1.v" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252094044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "god_bless_apollo_mm_interconnect_1_rsp_mux god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|god_bless_apollo_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"god_bless_apollo_mm_interconnect_1_rsp_mux\" for hierarchy \"god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|god_bless_apollo_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1.v" "rsp_mux" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252094051 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1433252098180 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1433252104102 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1433252104275 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1433252104621 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1433252104635 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1433252104668 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1433252104671 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1433252104671 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1433252105351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9aefec44/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9aefec44/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld9aefec44/alt_sld_fab.v" "" { Text "/home/vigas/Apollo/db/ip/sld9aefec44/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252105492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252105492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9aefec44/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9aefec44/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/sld9aefec44/submodules/alt_sld_fab_ident.sv" "" { Text "/home/vigas/Apollo/db/ip/sld9aefec44/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252105495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252105495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9aefec44/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9aefec44/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/sld9aefec44/submodules/alt_sld_fab_presplit.sv" "" { Text "/home/vigas/Apollo/db/ip/sld9aefec44/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252105505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252105505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9aefec44/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld9aefec44/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld9aefec44/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "/home/vigas/Apollo/db/ip/sld9aefec44/submodules/alt_sld_fab_sldfabric.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252105537 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/sld9aefec44/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "/home/vigas/Apollo/db/ip/sld9aefec44/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252105537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252105537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9aefec44/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9aefec44/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/sld9aefec44/submodules/alt_sld_fab_splitter.sv" "" { Text "/home/vigas/Apollo/db/ip/sld9aefec44/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252105550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252105550 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\|altsyncram_a671:fifo_ram\|q_b\[24\] " "Synthesized away node \"Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\|altsyncram_a671:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_a671.tdf" "" { Text "/home/vigas/Apollo/db/altsyncram_a671.tdf" 809 2 0 } } { "db/dcfifo_vgl1.tdf" "" { Text "/home/vigas/Apollo/db/dcfifo_vgl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/14.1/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "ap.vhd" "" { Text "/home/vigas/Apollo/ap.vhd" 97 0 0 } } { "db/ip/god_bless_apollo/submodules/Vga.vhd" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/Vga.vhd" 58 0 0 } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252107420 "|god_bless_apollo|Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|altsyncram_a671:fifo_ram|ram_block9a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\|altsyncram_a671:fifo_ram\|q_b\[25\] " "Synthesized away node \"Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\|altsyncram_a671:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_a671.tdf" "" { Text "/home/vigas/Apollo/db/altsyncram_a671.tdf" 841 2 0 } } { "db/dcfifo_vgl1.tdf" "" { Text "/home/vigas/Apollo/db/dcfifo_vgl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/14.1/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "ap.vhd" "" { Text "/home/vigas/Apollo/ap.vhd" 97 0 0 } } { "db/ip/god_bless_apollo/submodules/Vga.vhd" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/Vga.vhd" 58 0 0 } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252107420 "|god_bless_apollo|Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|altsyncram_a671:fifo_ram|ram_block9a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\|altsyncram_a671:fifo_ram\|q_b\[26\] " "Synthesized away node \"Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\|altsyncram_a671:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_a671.tdf" "" { Text "/home/vigas/Apollo/db/altsyncram_a671.tdf" 873 2 0 } } { "db/dcfifo_vgl1.tdf" "" { Text "/home/vigas/Apollo/db/dcfifo_vgl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/14.1/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "ap.vhd" "" { Text "/home/vigas/Apollo/ap.vhd" 97 0 0 } } { "db/ip/god_bless_apollo/submodules/Vga.vhd" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/Vga.vhd" 58 0 0 } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252107420 "|god_bless_apollo|Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|altsyncram_a671:fifo_ram|ram_block9a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\|altsyncram_a671:fifo_ram\|q_b\[27\] " "Synthesized away node \"Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\|altsyncram_a671:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_a671.tdf" "" { Text "/home/vigas/Apollo/db/altsyncram_a671.tdf" 905 2 0 } } { "db/dcfifo_vgl1.tdf" "" { Text "/home/vigas/Apollo/db/dcfifo_vgl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/14.1/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "ap.vhd" "" { Text "/home/vigas/Apollo/ap.vhd" 97 0 0 } } { "db/ip/god_bless_apollo/submodules/Vga.vhd" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/Vga.vhd" 58 0 0 } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252107420 "|god_bless_apollo|Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|altsyncram_a671:fifo_ram|ram_block9a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\|altsyncram_a671:fifo_ram\|q_b\[28\] " "Synthesized away node \"Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\|altsyncram_a671:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_a671.tdf" "" { Text "/home/vigas/Apollo/db/altsyncram_a671.tdf" 937 2 0 } } { "db/dcfifo_vgl1.tdf" "" { Text "/home/vigas/Apollo/db/dcfifo_vgl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/14.1/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "ap.vhd" "" { Text "/home/vigas/Apollo/ap.vhd" 97 0 0 } } { "db/ip/god_bless_apollo/submodules/Vga.vhd" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/Vga.vhd" 58 0 0 } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252107420 "|god_bless_apollo|Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|altsyncram_a671:fifo_ram|ram_block9a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\|altsyncram_a671:fifo_ram\|q_b\[29\] " "Synthesized away node \"Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\|altsyncram_a671:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_a671.tdf" "" { Text "/home/vigas/Apollo/db/altsyncram_a671.tdf" 969 2 0 } } { "db/dcfifo_vgl1.tdf" "" { Text "/home/vigas/Apollo/db/dcfifo_vgl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/14.1/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "ap.vhd" "" { Text "/home/vigas/Apollo/ap.vhd" 97 0 0 } } { "db/ip/god_bless_apollo/submodules/Vga.vhd" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/Vga.vhd" 58 0 0 } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252107420 "|god_bless_apollo|Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|altsyncram_a671:fifo_ram|ram_block9a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\|altsyncram_a671:fifo_ram\|q_b\[30\] " "Synthesized away node \"Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\|altsyncram_a671:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_a671.tdf" "" { Text "/home/vigas/Apollo/db/altsyncram_a671.tdf" 1001 2 0 } } { "db/dcfifo_vgl1.tdf" "" { Text "/home/vigas/Apollo/db/dcfifo_vgl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/14.1/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "ap.vhd" "" { Text "/home/vigas/Apollo/ap.vhd" 97 0 0 } } { "db/ip/god_bless_apollo/submodules/Vga.vhd" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/Vga.vhd" 58 0 0 } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252107420 "|god_bless_apollo|Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|altsyncram_a671:fifo_ram|ram_block9a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\|altsyncram_a671:fifo_ram\|q_b\[31\] " "Synthesized away node \"Vga:apollo_video_processment_unit_0\|ap:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vgl1:auto_generated\|altsyncram_a671:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_a671.tdf" "" { Text "/home/vigas/Apollo/db/altsyncram_a671.tdf" 1033 2 0 } } { "db/dcfifo_vgl1.tdf" "" { Text "/home/vigas/Apollo/db/dcfifo_vgl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/14.1/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "ap.vhd" "" { Text "/home/vigas/Apollo/ap.vhd" 97 0 0 } } { "db/ip/god_bless_apollo/submodules/Vga.vhd" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/Vga.vhd" 58 0 0 } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252107420 "|god_bless_apollo|Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|altsyncram_a671:fifo_ram|ram_block9a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1433252107420 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0\|afi_phy_clk " "Synthesized away node \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0\|afi_phy_clk\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_pll0.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_pll0.sv" 200 -1 0 } } { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0.v" 178 0 0 } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 270 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252107420 "|god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0|pll1_phy"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0\|pll_mem_clk " "Synthesized away node \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0\|pll_mem_clk\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_pll0.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_pll0.sv" 233 -1 0 } } { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0.v" 178 0 0 } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 270 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252107420 "|god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0|pll2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0\|pll_addr_cmd_clk " "Synthesized away node \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0\|pll_addr_cmd_clk\"" {  } { { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_pll0.sv" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_pll0.sv" 329 -1 0 } } { "db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0.v" 178 0 0 } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 270 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252107420 "|god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0|pll4"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1433252107420 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1433252107420 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433252112189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433252112189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433252112189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433252112189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433252112189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433252112189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433252112189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433252112189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433252112189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433252112189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433252112189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433252112189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433252112189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433252112189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433252112189 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1433252112189 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433252112189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433252112189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433252112189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433252112189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433252112189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433252112189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433252112189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433252112189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433252112189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433252112189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433252112189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433252112189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433252112189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433252112189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433252112189 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1433252112189 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1433252112189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252112221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"god_bless_apollo_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252112241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252112241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252112241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252112241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252112241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252112241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252112241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252112241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252112241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252112241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252112241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252112241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252112241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252112241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252112241 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433252112241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k6n1 " "Found entity 1: altsyncram_k6n1" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "/home/vigas/Apollo/db/altsyncram_k6n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252112292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252112292 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252112344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252112362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252112362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252112362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252112362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252112362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252112362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252112362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252112362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252112362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252112362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252112362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252112362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252112362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252112362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252112362 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433252112362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "/home/vigas/Apollo/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433252112405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433252112405 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "66 " "66 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1433252115176 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "memory_0_mem_dq\[0\]~synth " "Node \"memory_0_mem_dq\[0\]~synth\"" {  } { { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252117894 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_0_mem_dq\[1\]~synth " "Node \"memory_0_mem_dq\[1\]~synth\"" {  } { { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252117894 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_0_mem_dq\[2\]~synth " "Node \"memory_0_mem_dq\[2\]~synth\"" {  } { { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252117894 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_0_mem_dq\[3\]~synth " "Node \"memory_0_mem_dq\[3\]~synth\"" {  } { { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252117894 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_0_mem_dq\[4\]~synth " "Node \"memory_0_mem_dq\[4\]~synth\"" {  } { { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252117894 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_0_mem_dq\[5\]~synth " "Node \"memory_0_mem_dq\[5\]~synth\"" {  } { { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252117894 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_0_mem_dq\[6\]~synth " "Node \"memory_0_mem_dq\[6\]~synth\"" {  } { { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252117894 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_0_mem_dq\[7\]~synth " "Node \"memory_0_mem_dq\[7\]~synth\"" {  } { { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252117894 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_0_mem_dqs~synth " "Node \"memory_0_mem_dqs~synth\"" {  } { { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252117894 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_0_mem_dqs_n~synth " "Node \"memory_0_mem_dqs_n~synth\"" {  } { { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252117894 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1433252117894 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync GND " "Pin \"vga_sync\" is stuck at GND" {  } { { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433252117897 "|god_bless_apollo|vga_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blank VCC " "Pin \"vga_blank\" is stuck at VCC" {  } { { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433252117897 "|god_bless_apollo|vga_blank"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1433252117897 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252118548 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "265 " "265 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1433252122457 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "god_bless_apollo_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"god_bless_apollo_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252123590 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252124860 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/vigas/Apollo/output_files/Apollo_9.map.smsg " "Generated suppressed messages file /home/vigas/Apollo/output_files/Apollo_9.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1433252126520 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1333 284 8 0 172 " "Adding 1333 node(s), including 284 DDIO, 8 PLL, 0 transceiver and 172 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1433252130381 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252130381 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vga_sw\[1\] " "No output dependent on input pin \"vga_sw\[1\]\"" {  } { { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252132445 "|god_bless_apollo|vga_sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vga_sw\[2\] " "No output dependent on input pin \"vga_sw\[2\]\"" {  } { { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252132445 "|god_bless_apollo|vga_sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vga_sw\[3\] " "No output dependent on input pin \"vga_sw\[3\]\"" {  } { { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433252132445 "|god_bless_apollo|vga_sw[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1433252132445 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5971 " "Implemented 5971 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1433252132483 ""} { "Info" "ICUT_CUT_TM_OPINS" "87 " "Implemented 87 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1433252132483 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "50 " "Implemented 50 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1433252132483 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4663 " "Implemented 4663 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1433252132483 ""} { "Info" "ICUT_CUT_TM_RAMS" "230 " "Implemented 230 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1433252132483 ""} { "Info" "ICUT_CUT_TM_PLLS" "8 " "Implemented 8 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1433252132483 ""} { "Info" "ICUT_CUT_TM_DLLS" "2 " "Implemented 2 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1433252132483 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1433252132483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1550 " "Peak virtual memory: 1550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433252133237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun  2 10:35:33 2015 " "Processing ended: Tue Jun  2 10:35:33 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433252133237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:58 " "Elapsed time: 00:02:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433252133237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:21 " "Total CPU time (on all processors): 00:05:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433252133237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1433252133237 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1433252137295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433252137300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun  2 10:35:36 2015 " "Processing started: Tue Jun  2 10:35:36 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433252137300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1433252137300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Apollo_9 -c Apollo_9 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Apollo_9 -c Apollo_9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1433252137300 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1433252137460 ""}
{ "Info" "0" "" "Project  = Apollo_9" {  } {  } 0 0 "Project  = Apollo_9" 0 0 "Fitter" 0 0 1433252137461 ""}
{ "Info" "0" "" "Revision = Apollo_9" {  } {  } 0 0 "Revision = Apollo_9" 0 0 "Fitter" 0 0 1433252137461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1433252137785 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Apollo_9 5CSXFC6D6F31C8ES " "Selected device 5CSXFC6D6F31C8ES for design \"Apollo_9\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1433252137845 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1433252137882 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1433252137883 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK god_bless_apollo_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"god_bless_apollo_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1433252138017 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1433252138697 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1433252146182 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1433252146489 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "109 144 " "No exact pin location assignment(s) for 109 pins of 144 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1433252146918 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 RUP, RDN, or RZQ pins of 2 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "oct_rzqin " "RUP, RDN, or RZQ pin oct_rzqin not assigned to an exact location on the device" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { oct_rzqin } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "oct_rzqin" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 478 9695 10437 0 0 }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1433252146960 ""} { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "memory_0_oct_rzqin " "RUP, RDN, or RZQ pin memory_0_oct_rzqin not assigned to an exact location on the device" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_oct_rzqin } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_oct_rzqin" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 477 9695 10437 0 0 }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1433252146960 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1433252146960 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1433252218532 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "6 s (4 global, 2 dual-regional) " "Promoted 6 clocks (4 global, 2 dual-regional)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0\|pll_afi_clk~CLKENA0 9 global CLKCTRL_G5 " "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0\|pll_afi_clk~CLKENA0 with 9 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1433252237525 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0 1244 dual-regional CLKCTRL_R36 and CLKCTRL_R26 " "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0 with 1244 fanout uses dual-regional clock CLKCTRL_R36 and CLKCTRL_R26" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 1 and 2 0 0 89 36 " "Node drives Regional Clock Regions 1 and 2 from (0, 0) to (89, 36)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Quartus II" 0 -1 1433252237525 ""} { "Info" "ICCLK_MERGED_CELL" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0_Duplicate 0 " "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Quartus II" 0 -1 1433252237525 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1433252237525 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0\|pll_config_clk~CLKENA0 277 dual-regional CLKCTRL_R34 and CLKCTRL_R22 " "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0\|pll_config_clk~CLKENA0 with 277 fanout uses dual-regional clock CLKCTRL_R34 and CLKCTRL_R22" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 1 and 2 0 0 89 36 " "Node drives Regional Clock Regions 1 and 2 from (0, 0) to (89, 36)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Quartus II" 0 -1 1433252237525 ""} { "Info" "ICCLK_MERGED_CELL" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0\|pll_config_clk~CLKENA0_Duplicate 0 " "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0\|pll_config_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Quartus II" 0 -1 1433252237525 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1433252237525 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 3 global CLKCTRL_G15 " "god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1433252237525 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "god_bless_apollo_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 62 global CLKCTRL_G0 " "god_bless_apollo_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 62 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1433252237525 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "god_bless_apollo_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1577 global CLKCTRL_G3 " "god_bless_apollo_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1577 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1433252237525 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1433252237525 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_clk~inputCLKENA0 40 global CLKCTRL_G6 " "clk_clk~inputCLKENA0 with 40 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1433252237527 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1433252237527 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:20 " "Fitter periphery placement operations ending: elapsed time is 00:00:20" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433252238730 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433252247537 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433252247537 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433252247537 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433252247537 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433252247537 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433252247537 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433252247537 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433252247537 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1433252247537 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433252247537 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1433252247537 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_vgl1 " "Entity dcfifo_vgl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_uu8:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_uu8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433252247537 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_tu8:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_tu8:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433252247537 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1433252247537 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433252247537 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433252247537 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433252247537 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1433252247537 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1433252247537 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: '/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1433252247605 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1433252247608 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0.sdc " "Reading SDC File: '/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1433252247637 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1433252247641 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sdc " "Reading SDC File: '/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1433252248471 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1433252248474 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1433252248941 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1433252248941 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1433252248941 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1433252248941 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1433252248943 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1433252248943 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 550 *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(550): *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sdc" 550 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1433252248959 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 550 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(550): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sdc" 550 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1433252248960 ""}  } { { "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sdc" 550 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1433252248960 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1433252248963 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1433252248964 ""}  } { { "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1433252248964 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249066 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1433252249066 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1433252249173 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1433252249173 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249180 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1433252249180 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_ck\[0\] (Rise) 0.216 0.230 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_ck\[0\] (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs_IN (Rise) memory_0_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs_IN (Rise) to memory_0_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs_IN (Rise) memory_0_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs_IN (Rise) to memory_0_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_0_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_0_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_0_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_0_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_0_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_0_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_0_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_0_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_0_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_0_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_0_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_0_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_0_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_0_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_0_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_0_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_0_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_0_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_0_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_0_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_0_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_0_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_0_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_0_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_0_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_0_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_0_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_0_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252249284 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1433252249284 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1433252249288 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 31 clocks " "Found 31 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      clk_clk " "  20.000      clk_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   3.333 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   3.333 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   3.333 hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock " "   3.333 mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " "   3.333 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.666 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " "  16.666 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.666 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " "  16.666 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " "  50.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " "   3.333 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " "   3.333 mem_if_ddr3_emif_0\|pll0\|pll_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_ck " "   3.333 memory_0_mem_ck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_ck_n " "   3.333 memory_0_mem_ck_n" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_dqs_IN " "   3.333 memory_0_mem_dqs_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_dqs_n_OUT " "   3.333 memory_0_mem_dqs_n_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_dqs_OUT " "   3.333 memory_0_mem_dqs_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_ck\[0\] " "   3.333 memory_mem_ck\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_ck_n\[0\] " "   3.333 memory_mem_ck_n\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs\[0\]_IN " "   3.333 memory_mem_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs\[0\]_OUT " "   3.333 memory_mem_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs\[1\]_IN " "   3.333 memory_mem_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs\[1\]_OUT " "   3.333 memory_mem_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs\[2\]_IN " "   3.333 memory_mem_dqs\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs\[2\]_OUT " "   3.333 memory_mem_dqs\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs\[3\]_IN " "   3.333 memory_mem_dqs\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs\[3\]_OUT " "   3.333 memory_mem_dqs\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs_n\[0\]_OUT " "   3.333 memory_mem_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs_n\[1\]_OUT " "   3.333 memory_mem_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs_n\[2\]_OUT " "   3.333 memory_mem_dqs_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs_n\[3\]_OUT " "   3.333 memory_mem_dqs_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433252249333 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1433252249333 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1433252249750 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1433252249807 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1433252249809 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1433252249823 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1433252249849 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1433252249873 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1433252249873 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1433252249885 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1433252252005 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "40 EC " "Packed 40 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1433252252022 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 MLAB cell " "Packed 32 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1433252252022 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1433252252022 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:01:48 " "Fitter preparation operations ending: elapsed time is 00:01:48" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433252253642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1433252258510 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1433252262479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:21 " "Fitter placement preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433252280097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1433252295158 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1433252300335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:20 " "Fitter placement operations ending: elapsed time is 00:00:20" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433252300335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1433252309644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "/home/vigas/Apollo/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1433252328315 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1433252328315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:57 " "Fitter routing operations ending: elapsed time is 00:00:57" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433252371414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1433252371418 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1433252371418 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "13.85 " "Total time spent on timing analysis during the Fitter is 13.85 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1433252378595 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1433252378965 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1433252378966 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1433252384659 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1433252384832 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1433252384832 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1433252395610 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:38 " "Fitter post-fit operations ending: elapsed time is 00:00:38" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433252416688 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1433252417405 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dqs_n Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_0_mem_dqs_n uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dqs_n } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dqs_n" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 474 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dqs Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_0_mem_dqs uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dqs } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dqs" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 473 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[7] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[7\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 434 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[6] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[6\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 433 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[21\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[21] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[21\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 391 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[20\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[20] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[20\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 390 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[19\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[19] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[19\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 389 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[18\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[18] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[18\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 388 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[17\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[17] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[17\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 387 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[16\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[16] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[16\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 386 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[15\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[15] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[15\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 385 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[14\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[14] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[14\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 384 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[13\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[13] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[13\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 383 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[12\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[12] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[12\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 382 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[11\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[11] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[11\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 381 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[10\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[10] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[10\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 380 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[0] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[0\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 370 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[1] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[1\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 371 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[2] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[2\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 372 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[3] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[3\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 373 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[4] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[4\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 374 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[5] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[5\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 375 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[6] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[6\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 376 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[7] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[7\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 377 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[8\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[8] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[8\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 378 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[9\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[9] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[9\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 379 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[22\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[22] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[22\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 392 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[23\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[23] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[23\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 393 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[24\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[24] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[24\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 394 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[25\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[25] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[25\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 395 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[26\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[26] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[26\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 396 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[27\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[27] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[27\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 397 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[28\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[28] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[28\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 398 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[29\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[29] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[29\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 399 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[30\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[30] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[30\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 400 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[31\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[31] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[31\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 401 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs[0] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[0\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 402 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs[1] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[1\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 403 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs[2] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[2\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 404 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs[3] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[3\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 405 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n[0] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[0\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 406 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n[1] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[1\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 407 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n[2] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[2\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 408 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n[3] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[3\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 409 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[0] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[0\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 427 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[1] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[1\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 428 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[2] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[2\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 429 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[3] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[3\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 430 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[4] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[4\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 431 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[5] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[5\]" } } } } { "db/ip/god_bless_apollo/god_bless_apollo.v" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/" { { 0 { 0 ""} 0 432 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433252417555 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1433252417555 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/vigas/Apollo/output_files/Apollo_9.fit.smsg " "Generated suppressed messages file /home/vigas/Apollo/output_files/Apollo_9.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1433252419110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3964 " "Peak virtual memory: 3964 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433252424435 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun  2 10:40:24 2015 " "Processing ended: Tue Jun  2 10:40:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433252424435 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:48 " "Elapsed time: 00:04:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433252424435 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:35 " "Total CPU time (on all processors): 00:05:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433252424435 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1433252424435 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1433252430362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433252430366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun  2 10:40:30 2015 " "Processing started: Tue Jun  2 10:40:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433252430366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1433252430366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Apollo_9 -c Apollo_9 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Apollo_9 -c Apollo_9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1433252430367 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1433252441003 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1433252444557 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1108 " "Peak virtual memory: 1108 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433252444771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun  2 10:40:44 2015 " "Processing ended: Tue Jun  2 10:40:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433252444771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433252444771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433252444771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1433252444771 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1433252445431 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1433252447444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433252447448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun  2 10:40:47 2015 " "Processing started: Tue Jun  2 10:40:47 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433252447448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1433252447448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Apollo_9 -c Apollo_9 " "Command: quartus_sta Apollo_9 -c Apollo_9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1433252447449 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1433252447502 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1433252448671 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1433252448714 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1433252448715 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433252450993 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433252450993 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433252450993 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433252450993 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433252450993 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433252450993 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433252450993 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433252450993 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1433252450993 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433252450993 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1433252450993 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_vgl1 " "Entity dcfifo_vgl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_uu8:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_uu8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433252450993 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_tu8:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_tu8:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433252450993 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1433252450993 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433252450993 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433252450993 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433252450993 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1433252450993 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1433252450993 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: '/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1433252451101 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1433252451103 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0.sdc " "Reading SDC File: '/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1433252451132 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1433252451136 ""}
{ "Info" "0" "" "Initializing DDR database for CORE god_bless_apollo_mem_if_ddr3_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE god_bless_apollo_mem_if_ddr3_emif_0_p0" 0 0 "Quartus II" 0 0 1433252451137 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: god_bless_apollo_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: god_bless_apollo_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1433252451956 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Quartus II" 0 0 1433252452109 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sdc " "Reading SDC File: '/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1433252452109 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1433252452112 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1433252452113 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1433252452591 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252452614 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252452614 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252452614 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252452614 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252452616 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433252452616 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 550 *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(550): *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sdc" 550 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1433252452638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 550 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(550): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sdc" 550 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452640 ""}  } { { "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sdc" 550 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1433252452640 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1433252452642 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452643 ""}  } { { "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1433252452643 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Quartus II" 0 0 1433252452645 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252452848 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1433252452848 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453224 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1433252453224 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453232 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453232 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_ck\[0\] (Rise) 0.216 0.230 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_ck\[0\] (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453326 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453326 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453326 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453326 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453326 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453326 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453326 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453326 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453326 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453326 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453326 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453326 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453326 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453326 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453326 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453326 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453326 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs_IN (Rise) memory_0_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs_IN (Rise) to memory_0_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs_IN (Rise) memory_0_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs_IN (Rise) to memory_0_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_0_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_0_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_0_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_0_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_0_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_0_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_0_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_0_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_0_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_0_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_0_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_0_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_0_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_0_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_0_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_0_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_0_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_0_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_0_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_0_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_0_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_0_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_0_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_0_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_0_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_0_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_0_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_0_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252453327 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1433252453326 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1433252453330 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1433252453359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.707 " "Worst-case setup slack is 1.707" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.707               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    1.707               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.996               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    1.996               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.242               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    2.242               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.268               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.268               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.556               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    3.556               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.044               0.000 clk_clk  " "    4.044               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.606               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    7.606               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.537               0.000 altera_reserved_tck  " "    8.537               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433252453595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.188               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    0.248               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.330               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.510               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520               0.000 clk_clk  " "    0.520               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.552               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.552               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.782               0.000 altera_reserved_tck  " "    0.782               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.589               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    1.589               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433252453647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.505 " "Worst-case recovery slack is 4.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.505               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    4.505               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.532               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    9.532               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.513               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "   11.513               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.481               0.000 clk_clk  " "   14.481               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.631               0.000 altera_reserved_tck  " "   14.631               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.228               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   22.228               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433252453676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.843 " "Worst-case removal slack is 0.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.843               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.843               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.845               0.000 clk_clk  " "    0.845               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.064               0.000 altera_reserved_tck  " "    1.064               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.176               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    1.176               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.273               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    1.273               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.405               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.405               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433252453701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.807 " "Worst-case minimum pulse width slack is 0.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.807               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.807               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    0.819               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.822               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.822               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.832               0.000 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk  " "    0.832               0.000 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.902               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.902               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.730               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    6.730               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.310               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    8.310               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.317               0.000 clk_clk  " "    8.317               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.698               0.000 altera_reserved_tck  " "   15.698               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.887               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   23.887               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433252453720 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453943 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453943 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453943 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453943 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453943 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 24.953 ns " "Worst Case Available Settling Time: 24.953 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453943 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453943 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453943 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453943 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453943 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453943 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252453943 ""}
{ "Info" "0" "" "Initializing DDR database for CORE god_bless_apollo_mem_if_ddr3_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE god_bless_apollo_mem_if_ddr3_emif_0_p0" 0 0 "Quartus II" 0 0 1433252454068 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: god_bless_apollo_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: god_bless_apollo_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1433252454809 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.707 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.707" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252456219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252456219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252456219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252456219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core (setup)\} " "-panel_name \{mem_if_ddr3_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252456219 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252456219 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.248 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.248" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252456287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252456287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252456287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252456287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core (hold)\} " "-panel_name \{mem_if_ddr3_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252456287 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252456287 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 9.532 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 9.532" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252456333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252456333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252456333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252456333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252456333 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252456333 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.843 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.843" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252456380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252456380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252456380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252456380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252456380 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252456380 ""}
{ "Info" "0" "" "Core: god_bless_apollo_mem_if_ddr3_emif_0_p0 - Instance: mem_if_ddr3_emif_0" {  } {  } 0 0 "Core: god_bless_apollo_mem_if_ddr3_emif_0_p0 - Instance: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1433252456436 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1433252456436 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.888  0.868" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.888  0.868" 0 0 "Quartus II" 0 0 1433252456436 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  5.296     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  5.296     --" 0 0 "Quartus II" 0 0 1433252456436 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  1.707  0.248" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  1.707  0.248" 0 0 "Quartus II" 0 0 1433252456436 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  9.532  0.843" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  9.532  0.843" 0 0 "Quartus II" 0 0 1433252456436 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|   0.44  0.572" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|   0.44  0.572" 0 0 "Quartus II" 0 0 1433252456436 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.731  0.731" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.731  0.731" 0 0 "Quartus II" 0 0 1433252456436 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.297   0.25" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.297   0.25" 0 0 "Quartus II" 0 0 1433252456437 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.323  0.326" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.323  0.326" 0 0 "Quartus II" 0 0 1433252456437 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1433252456647 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1433252457126 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.268 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.268" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252457998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252457998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252457998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252457998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252457998 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252457998 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.188 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.188" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252458053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252458053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252458053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252458053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252458053 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252458053 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 4.505 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 4.505" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252458118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252458118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252458118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252458118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252458118 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252458118 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.405 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.405" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252458174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252458174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252458174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252458174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252458174 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252458174 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1433252458238 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1433252458239 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.933  0.904" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.933  0.904" 0 0 "Quartus II" 0 0 1433252458239 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|   3.68     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|   3.68     --" 0 0 "Quartus II" 0 0 1433252458239 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  2.268  0.188" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  2.268  0.188" 0 0 "Quartus II" 0 0 1433252458239 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  4.505  1.405" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  4.505  1.405" 0 0 "Quartus II" 0 0 1433252458239 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.581  0.467" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.581  0.467" 0 0 "Quartus II" 0 0 1433252458239 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.722  0.722" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.722  0.722" 0 0 "Quartus II" 0 0 1433252458239 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.297   0.25" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.297   0.25" 0 0 "Quartus II" 0 0 1433252458239 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.316  0.326" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.316  0.326" 0 0 "Quartus II" 0 0 1433252458240 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1433252458428 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1433252458532 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1433252458532 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1433252474572 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475351 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1433252475351 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475655 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1433252475655 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475663 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475663 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_ck\[0\] (Rise) 0.216 0.230 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_ck\[0\] (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs_IN (Rise) memory_0_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs_IN (Rise) to memory_0_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs_IN (Rise) memory_0_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs_IN (Rise) to memory_0_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_0_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_0_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_0_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_0_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_0_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_0_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_0_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_0_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_0_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_0_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_0_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_0_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_0_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_0_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_0_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_0_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_0_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_0_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_0_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_0_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_0_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_0_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_0_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_0_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_0_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_0_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_0_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_0_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252475763 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1433252475763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.767 " "Worst-case setup slack is 1.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.767               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    1.767               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.906               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    1.906               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.241               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.241               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.242               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    2.242               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.327               0.000 clk_clk  " "    3.327               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.646               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    3.646               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.855               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    7.855               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.120               0.000 altera_reserved_tck  " "    9.120               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252475976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433252475976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.228 " "Worst-case hold slack is 0.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.228               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    0.297               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.321               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 clk_clk  " "    0.475               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.525               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.525               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.591               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.591               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.810               0.000 altera_reserved_tck  " "    0.810               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.554               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    1.554               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433252476059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.703 " "Worst-case recovery slack is 4.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.703               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    4.703               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.809               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    9.809               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.719               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "   11.719               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.607               0.000 clk_clk  " "   14.607               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.890               0.000 altera_reserved_tck  " "   14.890               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.347               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   22.347               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433252476126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.787 " "Worst-case removal slack is 0.787" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.787               0.000 clk_clk  " "    0.787               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.797               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.797               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.064               0.000 altera_reserved_tck  " "    1.064               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.103               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    1.103               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.205               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    1.205               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.271               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.271               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433252476190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.801 " "Worst-case minimum pulse width slack is 0.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.801               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.816               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.816               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    0.833               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.836               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.836               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.839               0.000 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk  " "    0.839               0.000 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.684               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    6.684               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.308               0.000 clk_clk  " "    8.308               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.309               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    8.309               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.673               0.000 altera_reserved_tck  " "   15.673               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.894               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   23.894               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433252476245 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 25.132 ns " "Worst Case Available Settling Time: 25.132 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476422 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252476422 ""}
{ "Info" "0" "" "Initializing DDR database for CORE god_bless_apollo_mem_if_ddr3_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE god_bless_apollo_mem_if_ddr3_emif_0_p0" 0 0 "Quartus II" 0 0 1433252476609 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: god_bless_apollo_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: god_bless_apollo_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1433252477422 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.767 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.767" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252478876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252478876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252478876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252478876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core (setup)\} " "-panel_name \{mem_if_ddr3_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252478876 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252478876 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.297 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.297" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252478996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252478996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252478996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252478996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core (hold)\} " "-panel_name \{mem_if_ddr3_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252478996 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252478996 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 9.809 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 9.809" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252479081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252479081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252479081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252479081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252479081 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252479081 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.797 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.797" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252479165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252479165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252479165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252479165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252479165 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252479165 ""}
{ "Info" "0" "" "Core: god_bless_apollo_mem_if_ddr3_emif_0_p0 - Instance: mem_if_ddr3_emif_0" {  } {  } 0 0 "Core: god_bless_apollo_mem_if_ddr3_emif_0_p0 - Instance: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1433252479260 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1433252479260 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.862  0.856" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.862  0.856" 0 0 "Quartus II" 0 0 1433252479261 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  5.357     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  5.357     --" 0 0 "Quartus II" 0 0 1433252479261 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.767  0.297" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.767  0.297" 0 0 "Quartus II" 0 0 1433252479261 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  9.809  0.797" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  9.809  0.797" 0 0 "Quartus II" 0 0 1433252479261 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.513  0.563" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.513  0.563" 0 0 "Quartus II" 0 0 1433252479261 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.719  0.719" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.719  0.719" 0 0 "Quartus II" 0 0 1433252479261 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.309  0.262" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.309  0.262" 0 0 "Quartus II" 0 0 1433252479261 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.352  0.354" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.352  0.354" 0 0 "Quartus II" 0 0 1433252479261 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1433252479573 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1433252480096 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.241 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.241" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252481308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252481308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252481308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252481308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252481308 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252481308 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.228 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.228" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252481433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252481433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252481433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252481433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252481433 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252481433 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 4.703 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 4.703" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252481531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252481531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252481531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252481531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252481531 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252481531 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.271 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.271" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252481626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252481626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252481626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252481626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252481626 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252481626 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1433252481734 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1433252481734 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.922  0.891" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.922  0.891" 0 0 "Quartus II" 0 0 1433252481734 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.716     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.716     --" 0 0 "Quartus II" 0 0 1433252481734 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  2.241  0.228" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  2.241  0.228" 0 0 "Quartus II" 0 0 1433252481735 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  4.703  1.271" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  4.703  1.271" 0 0 "Quartus II" 0 0 1433252481735 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.637  0.472" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.637  0.472" 0 0 "Quartus II" 0 0 1433252481735 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.702  0.702" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.702  0.702" 0 0 "Quartus II" 0 0 1433252481735 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.314  0.266" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.314  0.266" 0 0 "Quartus II" 0 0 1433252481735 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.346  0.355" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.346  0.355" 0 0 "Quartus II" 0 0 1433252481735 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1433252482013 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1433252482840 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1433252482841 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1433252493685 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494363 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1433252494363 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494658 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1433252494658 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494665 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494665 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_ck\[0\] (Rise) 0.216 0.230 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_ck\[0\] (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs_IN (Rise) memory_0_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs_IN (Rise) to memory_0_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs_IN (Rise) memory_0_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs_IN (Rise) to memory_0_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_0_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_0_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_0_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_0_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_0_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_0_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_0_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_0_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_0_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_0_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_0_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_0_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_0_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_0_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_0_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_0_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_0_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_0_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_0_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_0_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_0_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_0_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_0_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_0_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_0_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_0_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_0_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_0_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252494761 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1433252494761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.828 " "Worst-case setup slack is 2.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.828               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    2.828               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.879               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    2.879               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.943               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.943               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.884               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    4.884               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.105               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "   10.105               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.334               0.000 clk_clk  " "   12.334               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.643               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "   12.643               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.876               0.000 altera_reserved_tck  " "   12.876               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252494889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433252494889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.147               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    0.156               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 clk_clk  " "    0.176               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.186               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.188               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 altera_reserved_tck  " "    0.196               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    0.466               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433252495014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.393 " "Worst-case recovery slack is 5.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.393               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.393               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.696               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "   12.696               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.428               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "   14.428               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.141               0.000 altera_reserved_tck  " "   16.141               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.047               0.000 clk_clk  " "   17.047               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.714               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   23.714               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433252495119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.300 " "Worst-case removal slack is 0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.300               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317               0.000 altera_reserved_tck  " "    0.317               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 clk_clk  " "    0.336               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    0.383               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.467               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.984               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.984               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433252495223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.227 " "Worst-case minimum pulse width slack is 1.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.227               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    1.227               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.291               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    1.291               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.300               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.300               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.307               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.307               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.309               0.000 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk  " "    1.309               0.000 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.233               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    7.233               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.321               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    8.321               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.847               0.000 clk_clk  " "    8.847               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.733               0.000 altera_reserved_tck  " "   15.733               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.538               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   24.538               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433252495321 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 29.562 ns " "Worst Case Available Settling Time: 29.562 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495535 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252495535 ""}
{ "Info" "0" "" "Initializing DDR database for CORE god_bless_apollo_mem_if_ddr3_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE god_bless_apollo_mem_if_ddr3_emif_0_p0" 0 0 "Quartus II" 0 0 1433252495850 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: god_bless_apollo_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: god_bless_apollo_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1433252496694 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.828 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.828" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252498470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252498470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252498470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252498470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core (setup)\} " "-panel_name \{mem_if_ddr3_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252498470 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252498470 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.147 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.147" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252498630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252498630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252498630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252498630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core (hold)\} " "-panel_name \{mem_if_ddr3_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252498630 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252498630 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 12.696 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 12.696" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252498762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252498762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252498762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252498762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252498762 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252498762 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.300 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.300" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252498891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252498891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252498891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252498891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252498891 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252498891 ""}
{ "Info" "0" "" "Core: god_bless_apollo_mem_if_ddr3_emif_0_p0 - Instance: mem_if_ddr3_emif_0" {  } {  } 0 0 "Core: god_bless_apollo_mem_if_ddr3_emif_0_p0 - Instance: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1433252499026 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1433252499026 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.973  0.981" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.973  0.981" 0 0 "Quartus II" 0 0 1433252499027 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   5.73     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   5.73     --" 0 0 "Quartus II" 0 0 1433252499027 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|  2.828  0.147" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|  2.828  0.147" 0 0 "Quartus II" 0 0 1433252499027 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \| 12.696    0.3" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \| 12.696    0.3" 0 0 "Quartus II" 0 0 1433252499027 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.695  0.777" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.695  0.777" 0 0 "Quartus II" 0 0 1433252499027 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.932  0.932" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.932  0.932" 0 0 "Quartus II" 0 0 1433252499027 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.512  0.465" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.512  0.465" 0 0 "Quartus II" 0 0 1433252499027 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.488  0.488" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.488  0.488" 0 0 "Quartus II" 0 0 1433252499027 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1433252499426 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1433252499939 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252501515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252501515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252501515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252501515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252501515 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252501515 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252501654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252501654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252501654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252501654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252501654 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252501654 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.393 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.393" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252501792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252501792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252501792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252501792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252501792 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252501792 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.984 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.984" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252501929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252501929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252501929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252501929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252501929 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252501929 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1433252502077 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1433252502077 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  1.038  0.967" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  1.038  0.967" 0 0 "Quartus II" 0 0 1433252502078 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   3.91     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   3.91     --" 0 0 "Quartus II" 0 0 1433252502078 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|  2.943  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|  2.943  0.084" 0 0 "Quartus II" 0 0 1433252502078 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  5.393  0.984" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  5.393  0.984" 0 0 "Quartus II" 0 0 1433252502078 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.755  0.684" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.755  0.684" 0 0 "Quartus II" 0 0 1433252502078 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.898  0.898" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.898  0.898" 0 0 "Quartus II" 0 0 1433252502078 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.524  0.477" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.524  0.477" 0 0 "Quartus II" 0 0 1433252502078 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.491  0.491" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.491  0.491" 0 0 "Quartus II" 0 0 1433252502078 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1433252502451 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504176 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1433252504176 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504483 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1433252504483 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504490 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504490 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_ck\[0\] (Rise) 0.216 0.230 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_ck\[0\] (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|god_bless_apollo_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs_IN (Rise) memory_0_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs_IN (Rise) to memory_0_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs_IN (Rise) memory_0_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs_IN (Rise) to memory_0_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_0_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_0_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_0_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_0_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_0_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_0_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_0_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_0_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_0_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_0_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_0_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_0_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_0_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_0_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_0_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_0_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_0_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_0_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_0_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_0_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_0_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_0_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_0_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_0_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_0_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_0_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_0_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_0_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433252504590 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1433252504590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.847 " "Worst-case setup slack is 2.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.847               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    2.847               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.897               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    2.897               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.943               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.943               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.190               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    5.190               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.872               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "   10.872               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.972               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "   12.972               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.349               0.000 altera_reserved_tck  " "   13.349               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.480               0.000 clk_clk  " "   13.480               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433252504769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.134               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    0.142               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 clk_clk  " "    0.168               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.177               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.177               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    0.406               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252504934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433252504934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.491 " "Worst-case recovery slack is 5.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.491               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.491               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.198               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "   13.198               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.525               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "   14.525               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.216               0.000 altera_reserved_tck  " "   16.216               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.408               0.000 clk_clk  " "   17.408               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.848               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   23.848               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433252505077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.273 " "Worst-case removal slack is 0.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 altera_reserved_tck  " "    0.273               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.273               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 clk_clk  " "    0.287               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    0.355               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.422               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.889               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.889               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433252505219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.217 " "Worst-case minimum pulse width slack is 1.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.217               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    1.217               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.290               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    1.290               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.304               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.304               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.306               0.000 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk  " "    1.306               0.000 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.311               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.311               0.000 god_bless_apollo_hps_0:hps_0\|god_bless_apollo_hps_0_hps_io:hps_io\|god_bless_apollo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.232               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    7.232               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.321               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    8.321               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.851               0.000 clk_clk  " "    8.851               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.766               0.000 altera_reserved_tck  " "   15.766               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.540               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   24.540               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433252505358 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 29.791 ns " "Worst Case Available Settling Time: 29.791 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505612 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433252505612 ""}
{ "Info" "0" "" "Initializing DDR database for CORE god_bless_apollo_mem_if_ddr3_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE god_bless_apollo_mem_if_ddr3_emif_0_p0" 0 0 "Quartus II" 0 0 1433252506091 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: god_bless_apollo_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: god_bless_apollo_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1433252506888 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.847 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.847" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252509046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252509046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252509046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252509046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core (setup)\} " "-panel_name \{mem_if_ddr3_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252509046 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252509046 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.134 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.134" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252509236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252509236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252509236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252509236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core (hold)\} " "-panel_name \{mem_if_ddr3_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252509236 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252509236 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 13.198 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 13.198" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252509409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252509409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252509409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252509409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252509409 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252509409 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.273 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.273" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252509579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252509579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252509579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252509579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252509579 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252509579 ""}
{ "Info" "0" "" "Core: god_bless_apollo_mem_if_ddr3_emif_0_p0 - Instance: mem_if_ddr3_emif_0" {  } {  } 0 0 "Core: god_bless_apollo_mem_if_ddr3_emif_0_p0 - Instance: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1433252509759 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1433252509759 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.957  0.983" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.957  0.983" 0 0 "Quartus II" 0 0 1433252509760 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  5.733     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  5.733     --" 0 0 "Quartus II" 0 0 1433252509760 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|  2.847  0.134" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|  2.847  0.134" 0 0 "Quartus II" 0 0 1433252509760 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \| 13.198  0.273" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \| 13.198  0.273" 0 0 "Quartus II" 0 0 1433252509760 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.686  0.794" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.686  0.794" 0 0 "Quartus II" 0 0 1433252509760 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.948  0.948" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.948  0.948" 0 0 "Quartus II" 0 0 1433252509760 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.515  0.468" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.515  0.468" 0 0 "Quartus II" 0 0 1433252509760 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.498  0.498" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.498  0.498" 0 0 "Quartus II" 0 0 1433252509760 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1433252510252 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1433252510756 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252512684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252512684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252512684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252512684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252512684 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252512684 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252512865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252512865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252512865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252512865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252512865 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252512865 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.491 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.491" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252513041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252513041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252513041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252513041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252513041 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252513041 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.889 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.889" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252513221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252513221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252513221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252513221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252513221 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433252513221 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1433252513411 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1433252513411 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  1.013  0.988" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  1.013  0.988" 0 0 "Quartus II" 0 0 1433252513412 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.923     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.923     --" 0 0 "Quartus II" 0 0 1433252513412 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|  2.943  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|  2.943  0.077" 0 0 "Quartus II" 0 0 1433252513412 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  5.491  0.889" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  5.491  0.889" 0 0 "Quartus II" 0 0 1433252513412 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.752  0.712" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.752  0.712" 0 0 "Quartus II" 0 0 1433252513412 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.908  0.908" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.908  0.908" 0 0 "Quartus II" 0 0 1433252513412 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.524  0.477" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.524  0.477" 0 0 "Quartus II" 0 0 1433252513412 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.504  0.504" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.504  0.504" 0 0 "Quartus II" 0 0 1433252513412 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1433252517250 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1433252517251 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2905 " "Peak virtual memory: 2905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433252520466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun  2 10:42:00 2015 " "Processing ended: Tue Jun  2 10:42:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433252520466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433252520466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433252520466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1433252520466 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1433252528808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433252528812 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun  2 10:42:08 2015 " "Processing started: Tue Jun  2 10:42:08 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433252528812 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1433252528812 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Apollo_9 -c Apollo_9 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Apollo_9 -c Apollo_9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1433252528812 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1433252530511 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Apollo_9.vho /home/vigas/Apollo/simulation/modelsim/ simulation " "Generated file Apollo_9.vho in folder \"/home/vigas/Apollo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1433252532555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1479 " "Peak virtual memory: 1479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433252532910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun  2 10:42:12 2015 " "Processing ended: Tue Jun  2 10:42:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433252532910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433252532910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433252532910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1433252532910 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 120 s " "Quartus II Full Compilation was successful. 0 errors, 120 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1433252534184 ""}
