$date
	Fri Mar 31 17:41:28 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ns
$end
$scope module tb_DFFSR $end
$var wire 2 ! Q [1:0] $end
$var reg 2 " CLR [1:0] $end
$var reg 2 # D [1:0] $end
$var reg 2 $ SET [1:0] $end
$var reg 1 % clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
bx $
bx #
bx "
bx !
$end
#100
1%
#200
0%
#300
1%
#400
b0 "
b0 $
b0 #
0%
#450
b0x !
b10 "
#500
b0 !
b11 "
1%
#550
b0 "
#600
0%
#700
1%
#800
0%
#900
1%
#950
b1 #
#1000
b10 "
0%
#1050
b11 "
#1100
1%
#1200
0%
#1300
1%
#1400
0%
#1450
b10 #
#1500
b10 "
1%
#1550
b11 "
#1600
b0 "
0%
#1700
b10 !
1%
#1800
0%
#1900
1%
#2000
b11 #
0%
#2050
b0 !
b10 "
#2100
b0 !
b11 "
1%
#2200
0%
#2300
1%
#2400
0%
#2500
b1 !
b0 "
b1 $
b0 #
1%
#2550
b10 "
#2600
b0 !
b11 "
0%
#2650
b0 "
#2700
b1 !
1%
#2800
0%
#2900
1%
#3000
0%
#3050
b1 #
#3100
b10 "
1%
#3150
b0 !
b11 "
#3200
0%
#3300
1%
#3400
0%
#3500
1%
#3550
b10 #
#3600
b10 "
0%
#3650
b11 "
#3700
1%
#3800
0%
#3900
1%
#4000
0%
#4050
b11 #
#4100
b10 "
1%
#4150
b11 "
#4200
0%
#4300
1%
#4400
0%
#4500
1%
#4550
b10 !
b0 "
b11 $
b0 #
#4600
b0 !
b10 "
0%
#4650
b11 "
#4700
1%
#4800
0%
#4900
1%
#5000
0%
#5050
b1 #
#5100
b10 "
1%
#5150
b11 "
#5200
0%
#5300
1%
#5400
0%
#5500
1%
#5550
b10 #
#5600
b10 "
0%
#5650
b11 "
#5700
1%
#5800
0%
#5900
1%
#6000
0%
#6050
b11 #
#6100
b10 "
1%
#6150
b11 "
#6200
0%
#6300
1%
#6400
0%
#6500
1%
#6550
b0 "
b10 $
b0 #
#6600
b10 "
0%
#6650
b11 "
#6700
1%
#6800
0%
#6900
1%
#7000
0%
#7050
b1 #
#7100
b10 "
1%
#7150
b11 "
#7200
0%
#7300
1%
#7400
0%
#7500
1%
#7550
b10 #
#7600
b10 "
0%
#7650
b11 "
#7700
1%
#7800
0%
#7900
1%
#8000
0%
#8050
b11 #
#8100
b10 "
1%
#8150
b11 "
#8200
0%
#8300
1%
#8400
0%
#8500
1%
#8550
