-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    x_0_V : IN STD_LOGIC_VECTOR (16 downto 0);
    x_1_V : IN STD_LOGIC_VECTOR (16 downto 0);
    x_2_V : IN STD_LOGIC_VECTOR (16 downto 0);
    x_3_V : IN STD_LOGIC_VECTOR (16 downto 0);
    x_4_V : IN STD_LOGIC_VECTOR (16 downto 0);
    x_5_V : IN STD_LOGIC_VECTOR (16 downto 0);
    x_6_V : IN STD_LOGIC_VECTOR (16 downto 0);
    x_7_V : IN STD_LOGIC_VECTOR (16 downto 0);
    x_8_V : IN STD_LOGIC_VECTOR (16 downto 0);
    x_9_V : IN STD_LOGIC_VECTOR (16 downto 0);
    x_V_offset : IN STD_LOGIC_VECTOR (4 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv18_1FFFF : STD_LOGIC_VECTOR (17 downto 0) := "011111111111111111";
    constant ap_const_lv18_20000 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";

    signal p_Val2_66_fu_306_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_66_reg_562 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_Val2_67_fu_468_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_67_reg_568 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln43_fu_122_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln43_11_fu_126_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln43_12_fu_130_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln43_13_fu_134_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln43_14_fu_138_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln43_15_fu_142_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln43_16_fu_146_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln43_17_fu_150_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln43_18_fu_154_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln43_19_fu_158_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_s_fu_162_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_fu_114_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln43_fu_188_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_60_fu_198_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Val2_s_fu_162_p12 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_60_fu_198_p12 : STD_LOGIC_VECTOR (17 downto 0);
    signal rhs_V_4_fu_228_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_4_fu_224_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_fu_232_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_62_fu_246_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_51_fu_252_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_238_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_14_fu_260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_43_fu_278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_42_fu_272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_26_fu_284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_57_fu_290_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_26_fu_298_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln45_fu_314_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_63_fu_324_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln43_2_fu_350_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_3_fu_360_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Val2_63_fu_324_p12 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_3_fu_360_p12 : STD_LOGIC_VECTOR (17 downto 0);
    signal rhs_V_5_fu_390_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_5_fu_386_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_4_fu_394_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_65_fu_408_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_53_fu_414_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_52_fu_400_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_15_fu_422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_45_fu_440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_44_fu_434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_4_fu_428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_27_fu_446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_59_fu_452_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_27_fu_460_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_fu_476_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal rhs_V_fu_479_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_5_fu_482_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_69_fu_496_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_55_fu_500_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_54_fu_488_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_fu_508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_fu_526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_46_fu_520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_5_fu_514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_fu_532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_fu_538_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_fu_546_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln340_61_fu_554_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_ce_reg : STD_LOGIC;
    signal ap_return_int_reg : STD_LOGIC_VECTOR (17 downto 0);

    component myproject_mux_104_18_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        din3 : IN STD_LOGIC_VECTOR (17 downto 0);
        din4 : IN STD_LOGIC_VECTOR (17 downto 0);
        din5 : IN STD_LOGIC_VECTOR (17 downto 0);
        din6 : IN STD_LOGIC_VECTOR (17 downto 0);
        din7 : IN STD_LOGIC_VECTOR (17 downto 0);
        din8 : IN STD_LOGIC_VECTOR (17 downto 0);
        din9 : IN STD_LOGIC_VECTOR (17 downto 0);
        din10 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;



begin
    myproject_mux_104_18_1_0_U456 : component myproject_mux_104_18_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 18,
        din3_WIDTH => 18,
        din4_WIDTH => 18,
        din5_WIDTH => 18,
        din6_WIDTH => 18,
        din7_WIDTH => 18,
        din8_WIDTH => 18,
        din9_WIDTH => 18,
        din10_WIDTH => 4,
        dout_WIDTH => 18)
    port map (
        din0 => zext_ln43_fu_122_p1,
        din1 => zext_ln43_11_fu_126_p1,
        din2 => zext_ln43_12_fu_130_p1,
        din3 => zext_ln43_13_fu_134_p1,
        din4 => zext_ln43_14_fu_138_p1,
        din5 => zext_ln43_15_fu_142_p1,
        din6 => zext_ln43_16_fu_146_p1,
        din7 => zext_ln43_17_fu_150_p1,
        din8 => zext_ln43_18_fu_154_p1,
        din9 => zext_ln43_19_fu_158_p1,
        din10 => p_Val2_s_fu_162_p11,
        dout => p_Val2_s_fu_162_p12);

    myproject_mux_104_18_1_0_U457 : component myproject_mux_104_18_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 18,
        din3_WIDTH => 18,
        din4_WIDTH => 18,
        din5_WIDTH => 18,
        din6_WIDTH => 18,
        din7_WIDTH => 18,
        din8_WIDTH => 18,
        din9_WIDTH => 18,
        din10_WIDTH => 4,
        dout_WIDTH => 18)
    port map (
        din0 => zext_ln43_fu_122_p1,
        din1 => zext_ln43_11_fu_126_p1,
        din2 => zext_ln43_12_fu_130_p1,
        din3 => zext_ln43_13_fu_134_p1,
        din4 => zext_ln43_14_fu_138_p1,
        din5 => zext_ln43_15_fu_142_p1,
        din6 => zext_ln43_16_fu_146_p1,
        din7 => zext_ln43_17_fu_150_p1,
        din8 => zext_ln43_18_fu_154_p1,
        din9 => zext_ln43_19_fu_158_p1,
        din10 => p_Val2_60_fu_198_p11,
        dout => p_Val2_60_fu_198_p12);

    myproject_mux_104_18_1_0_U458 : component myproject_mux_104_18_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 18,
        din3_WIDTH => 18,
        din4_WIDTH => 18,
        din5_WIDTH => 18,
        din6_WIDTH => 18,
        din7_WIDTH => 18,
        din8_WIDTH => 18,
        din9_WIDTH => 18,
        din10_WIDTH => 4,
        dout_WIDTH => 18)
    port map (
        din0 => zext_ln43_fu_122_p1,
        din1 => zext_ln43_11_fu_126_p1,
        din2 => zext_ln43_12_fu_130_p1,
        din3 => zext_ln43_13_fu_134_p1,
        din4 => zext_ln43_14_fu_138_p1,
        din5 => zext_ln43_15_fu_142_p1,
        din6 => zext_ln43_16_fu_146_p1,
        din7 => zext_ln43_17_fu_150_p1,
        din8 => zext_ln43_18_fu_154_p1,
        din9 => zext_ln43_19_fu_158_p1,
        din10 => p_Val2_63_fu_324_p11,
        dout => p_Val2_63_fu_324_p12);

    myproject_mux_104_18_1_0_U459 : component myproject_mux_104_18_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 18,
        din3_WIDTH => 18,
        din4_WIDTH => 18,
        din5_WIDTH => 18,
        din6_WIDTH => 18,
        din7_WIDTH => 18,
        din8_WIDTH => 18,
        din9_WIDTH => 18,
        din10_WIDTH => 4,
        dout_WIDTH => 18)
    port map (
        din0 => zext_ln43_fu_122_p1,
        din1 => zext_ln43_11_fu_126_p1,
        din2 => zext_ln43_12_fu_130_p1,
        din3 => zext_ln43_13_fu_134_p1,
        din4 => zext_ln43_14_fu_138_p1,
        din5 => zext_ln43_15_fu_142_p1,
        din6 => zext_ln43_16_fu_146_p1,
        din7 => zext_ln43_17_fu_150_p1,
        din8 => zext_ln43_18_fu_154_p1,
        din9 => zext_ln43_19_fu_158_p1,
        din10 => p_Val2_3_fu_360_p11,
        dout => p_Val2_3_fu_360_p12);





    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_int_reg <= select_ln340_61_fu_554_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_66_reg_562 <= p_Val2_66_fu_306_p3;
                p_Val2_67_reg_568 <= p_Val2_67_fu_468_p3;
            end if;
        end if;
    end process;
    add_ln43_2_fu_350_p2 <= std_logic_vector(unsigned(ap_const_lv3_3) + unsigned(empty_fu_114_p1));
    add_ln43_fu_188_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(empty_fu_114_p1));
    add_ln45_fu_314_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(empty_fu_114_p1));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_assign_proc : process(select_ln340_61_fu_554_p3, ap_ce_reg, ap_return_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return <= ap_return_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return <= select_ln340_61_fu_554_p3;
        end if; 
    end process;

    empty_fu_114_p1 <= x_V_offset(3 - 1 downto 0);
        lhs_V_4_fu_224_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_s_fu_162_p12),19));

        lhs_V_5_fu_386_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_63_fu_324_p12),19));

        lhs_V_fu_476_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_66_reg_562),19));

    or_ln340_26_fu_284_p2 <= (xor_ln340_43_fu_278_p2 or p_Result_51_fu_252_p3);
    or_ln340_27_fu_446_p2 <= (xor_ln340_45_fu_440_p2 or p_Result_53_fu_414_p3);
    or_ln340_fu_532_p2 <= (xor_ln340_fu_526_p2 or p_Result_55_fu_500_p3);
    p_Result_51_fu_252_p3 <= p_Val2_62_fu_246_p2(17 downto 17);
    p_Result_52_fu_400_p3 <= ret_V_4_fu_394_p2(18 downto 18);
    p_Result_53_fu_414_p3 <= p_Val2_65_fu_408_p2(17 downto 17);
    p_Result_54_fu_488_p3 <= ret_V_5_fu_482_p2(18 downto 18);
    p_Result_55_fu_500_p3 <= p_Val2_69_fu_496_p2(17 downto 17);
    p_Result_s_fu_238_p3 <= ret_V_fu_232_p2(18 downto 18);
    p_Val2_3_fu_360_p11 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln43_2_fu_350_p2),4));
    p_Val2_60_fu_198_p11 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln43_fu_188_p2),4));
    p_Val2_62_fu_246_p2 <= std_logic_vector(signed(p_Val2_s_fu_162_p12) + signed(p_Val2_60_fu_198_p12));
    p_Val2_63_fu_324_p11 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln45_fu_314_p2),4));
    p_Val2_65_fu_408_p2 <= std_logic_vector(signed(p_Val2_63_fu_324_p12) + signed(p_Val2_3_fu_360_p12));
    p_Val2_66_fu_306_p3 <= 
        select_ln340_57_fu_290_p3 when (or_ln340_26_fu_284_p2(0) = '1') else 
        select_ln388_26_fu_298_p3;
    p_Val2_67_fu_468_p3 <= 
        select_ln340_59_fu_452_p3 when (or_ln340_27_fu_446_p2(0) = '1') else 
        select_ln388_27_fu_460_p3;
    p_Val2_69_fu_496_p2 <= std_logic_vector(signed(p_Val2_67_reg_568) + signed(p_Val2_66_reg_562));
    p_Val2_s_fu_162_p11 <= x_V_offset(4 - 1 downto 0);
    ret_V_4_fu_394_p2 <= std_logic_vector(signed(rhs_V_5_fu_390_p1) + signed(lhs_V_5_fu_386_p1));
    ret_V_5_fu_482_p2 <= std_logic_vector(signed(lhs_V_fu_476_p1) + signed(rhs_V_fu_479_p1));
    ret_V_fu_232_p2 <= std_logic_vector(signed(rhs_V_4_fu_228_p1) + signed(lhs_V_4_fu_224_p1));
        rhs_V_4_fu_228_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_60_fu_198_p12),19));

        rhs_V_5_fu_390_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_3_fu_360_p12),19));

        rhs_V_fu_479_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_67_reg_568),19));

    select_ln340_57_fu_290_p3 <= 
        ap_const_lv18_1FFFF when (xor_ln340_42_fu_272_p2(0) = '1') else 
        p_Val2_62_fu_246_p2;
    select_ln340_59_fu_452_p3 <= 
        ap_const_lv18_1FFFF when (xor_ln340_44_fu_434_p2(0) = '1') else 
        p_Val2_65_fu_408_p2;
    select_ln340_61_fu_554_p3 <= 
        select_ln340_fu_538_p3 when (or_ln340_fu_532_p2(0) = '1') else 
        select_ln388_fu_546_p3;
    select_ln340_fu_538_p3 <= 
        ap_const_lv18_1FFFF when (xor_ln340_46_fu_520_p2(0) = '1') else 
        p_Val2_69_fu_496_p2;
    select_ln388_26_fu_298_p3 <= 
        ap_const_lv18_20000 when (underflow_fu_266_p2(0) = '1') else 
        p_Val2_62_fu_246_p2;
    select_ln388_27_fu_460_p3 <= 
        ap_const_lv18_20000 when (underflow_4_fu_428_p2(0) = '1') else 
        p_Val2_65_fu_408_p2;
    select_ln388_fu_546_p3 <= 
        ap_const_lv18_20000 when (underflow_5_fu_514_p2(0) = '1') else 
        p_Val2_69_fu_496_p2;
    underflow_4_fu_428_p2 <= (xor_ln786_15_fu_422_p2 and p_Result_52_fu_400_p3);
    underflow_5_fu_514_p2 <= (xor_ln786_fu_508_p2 and p_Result_54_fu_488_p3);
    underflow_fu_266_p2 <= (xor_ln786_14_fu_260_p2 and p_Result_s_fu_238_p3);
    xor_ln340_42_fu_272_p2 <= (p_Result_s_fu_238_p3 xor p_Result_51_fu_252_p3);
    xor_ln340_43_fu_278_p2 <= (p_Result_s_fu_238_p3 xor ap_const_lv1_1);
    xor_ln340_44_fu_434_p2 <= (p_Result_53_fu_414_p3 xor p_Result_52_fu_400_p3);
    xor_ln340_45_fu_440_p2 <= (p_Result_52_fu_400_p3 xor ap_const_lv1_1);
    xor_ln340_46_fu_520_p2 <= (p_Result_55_fu_500_p3 xor p_Result_54_fu_488_p3);
    xor_ln340_fu_526_p2 <= (p_Result_54_fu_488_p3 xor ap_const_lv1_1);
    xor_ln786_14_fu_260_p2 <= (p_Result_51_fu_252_p3 xor ap_const_lv1_1);
    xor_ln786_15_fu_422_p2 <= (p_Result_53_fu_414_p3 xor ap_const_lv1_1);
    xor_ln786_fu_508_p2 <= (p_Result_55_fu_500_p3 xor ap_const_lv1_1);
    zext_ln43_11_fu_126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_1_V),18));
    zext_ln43_12_fu_130_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_2_V),18));
    zext_ln43_13_fu_134_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_3_V),18));
    zext_ln43_14_fu_138_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_4_V),18));
    zext_ln43_15_fu_142_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_5_V),18));
    zext_ln43_16_fu_146_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_6_V),18));
    zext_ln43_17_fu_150_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_7_V),18));
    zext_ln43_18_fu_154_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_8_V),18));
    zext_ln43_19_fu_158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_9_V),18));
    zext_ln43_fu_122_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_0_V),18));
end behav;
