# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 3
attribute \top 1
attribute \src "dut.sv:1.1-17.10"
module \top
  attribute \src "dut.sv:1.17-1.20"
  wire input 2 \clk
  attribute \src "dut.sv:1.22-1.24"
  wire input 3 \in
  attribute \init 8'0xxxxxxx
  attribute \src "dut.sv:1.12-1.15"
  wire width 8 output 1 \out
  attribute \always_ff 1
  attribute \src "dut.sv:12.5-16.5"
  cell $dff $auto$ff.cc:266:slice$2
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \in
    connect \Q \out [7]
  end
  connect \out [6:0] 7'0000000
end
