{
  "design": {
    "design_info": {
      "boundary_crc": "0xF9889C9C01A83798",
      "device": "xc7z020clg400-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3"
    },
    "design_tree": {
      "cg_fpga_0": "",
      "top_0": ""
    },
    "interface_ports": {
      "DDR_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
      },
      "FIXED_IO_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
      }
    },
    "components": {
      "cg_fpga_0": {
        "vlnv": "educg.net:user:cg_fpga:1.4",
        "xci_name": "design_1_cg_fpga_0_0"
      },
      "top_0": {
        "vlnv": "xilinx.com:module_ref:top:1.0",
        "xci_name": "design_1_top_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "top",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rxd": {
            "direction": "I"
          },
          "txd": {
            "direction": "O"
          }
        }
      }
    },
    "interface_nets": {
      "cg_fpga_0_DDR": {
        "interface_ports": [
          "DDR_0",
          "cg_fpga_0/DDR"
        ]
      },
      "cg_fpga_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO_0",
          "cg_fpga_0/FIXED_IO"
        ]
      }
    },
    "nets": {
      "top_0_txd": {
        "ports": [
          "top_0/txd",
          "cg_fpga_0/rx_0"
        ]
      },
      "cg_fpga_0_tx_0": {
        "ports": [
          "cg_fpga_0/tx_0",
          "top_0/rxd"
        ]
      },
      "cg_fpga_0_clk_100M": {
        "ports": [
          "cg_fpga_0/clk_100M",
          "top_0/clk"
        ]
      }
    }
  }
}