Massimo Alioto, Comparative evaluation of layout density in 3T, 4T, and MT FinFET standard cells, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.19 n.5, p.751-762, May 2011[doi>10.1109/TVLSI.2010.2040094]
Hari Ananthan , Kaushik Roy, A fully physical model for leakage distribution under process variations in Nanoscale double-gate CMOS, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147020]
Ajay N. Bhoj , Niraj K. Jha, Gated-diode FinFET DRAMs: Device and circuit design-considerations, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.6 n.4, p.1-32, December 2010[doi>10.1145/1877745.1877746]
Bhoj, A. N. and Jha, N. K. 2011. Design of ultralow-leakage logic gates and flip-flops in high-performance FinFET technology. In Proceedings of the International Symposium on Quality of Electronic Design.
Carlson, A., Guo, Z., Balasubramanian, S., Pang, L. T., Liu, T. J. K., and Nikolic, B. 2006. FinFET SRAM with enhanced read/write margins. In Proceedings of the International SOI Conference. 105--106.
Jung Hwan Choi , Aditya Bansal , Mesut Meterelliyoz , Jayathi Murthy , Kaushik Roy, Leakage power dependent temperature estimation to predict thermal runaway in FinFET circuits, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233620]
Jung Hwan Choi , Jayathi Murthy , Kaushik Roy, The effect of process variation on device temperature in FinFET circuits, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
J.-P. Colinge, FinFETs and Other Multi-Gate Transistors, Springer Publishing Company, Incorporated, 2007
A. Datta , A. Goel , R. T. Cakici , H. Mahmoodi , D. Lekshmanan , K. Roy, Modeling and Circuit Synthesis for Independently Controlled Double Gate FinFET Devices, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.11, p.1957-1966, November 2007[doi>10.1109/TCAD.2007.896320]
Endo, K., Ouchi, S.-I., Ishikawa, Y., Liu, Y., Matsukawa, T., Sakamoto, K., Masahara, M., Tsukada, J., Ishii, K., Yamauchi, H., and Suzuki, E. 2008. Independent-gate four-terminal FinFET SRAM for drastic leakage current reduction. In Proceedings of the International Conference on Integrated Circuit Design and Technology and Tutorial. 63--66.
Krisztián Flautner , Nam Sung Kim , Steve Martin , David Blaauw , Trevor Mudge, Drowsy caches: simple techniques for reducing leakage power, ACM SIGARCH Computer Architecture News, v.30 n.2, May 2002[doi>10.1145/545214.545232]
Gangwal, S., Mukopadhyay, S., and Roy, K. 2006. Optimization for surface orientation for high-performance, low power and robust FinFET SRAM. In Proceedings of the Custom Integrated Circuits Conference. 433--436.
Jie Gu , John Keane , Sachin Sapatnekar , Chris H. Kim, Statistical leakage estimation of double gate FinFET devices considering the width quantization property, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.2, p.206-209, February 2008[doi>10.1109/TVLSI.2007.909809]
Zheng Guo , Sriram Balasubramanian , Radu Zlatanovici , Tsu-Jae King , Borivoje Nikolić, FinFET-based SRAM design, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA[doi>10.1145/1077603.1077607]
Hajimiri, A. and Heald, R. 1998. Design issues in cross-coupled inverter sense amplifier. In Proceedings of the IEEE International Symposium on Circuits and Systems. Vol. 2. 149--152.
Zyad Hassan , Nicholas Allec , Li Shang , Robert P. Dick , Vishak Venkatraman , Ronggui Yang, Multiscale thermal analysis for nanometer-scale integrated circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.6, p.860-873, June 2009[doi>10.1109/TCAD.2009.2017428]
Zhigang Hu , Stefanos Kaxiras , Margaret Martonosi, Let caches decay: reducing leakage energy via exploitation of cache generational behavior, ACM Transactions on Computer Systems (TOCS), v.20 n.2, p.161-190, May 2002[doi>10.1145/507052.507055]
Huang, X., Lee, W.-C., Kuo, C., Hisamoto, D., Chang, L., Kedzierski, J., Anderson, E., Takeuchi, H., Choi, Y.-K., Asano, K., Subramanian, V., King, T.-J., Bokor, J., and Hu, C. 2001. Sub-50 nm P-channel FinFET. IEEE Trans. Electron. Dev. 48, 5, 880--886.
Rajiv V. Joshi , Keunwoo Kim , Richard Q. Williams , Edward J. Nowak , Ching-Te Chuang, A High-Performance, Low Leakage, and Stable SRAM Row-Based Back-Gate Biasing Scheme in FinFET Technology, Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems, p.665-672, January 06-10, 2007[doi>10.1109/VLSID.2007.182]
Kim, Y. B., Kim, Y.-B., and Lombardi, F. 2008. Low power 8T SRAM using 32nm independent gate FinFET technology. In Proceedings of the International SOC Conference. 247--250.
Chun-Yi Lee , Niraj K. Jha, FinFET-based dynamic power management of on-chip interconnection networks through adaptive back-gate biasing, Proceedings of the 2009 IEEE international conference on Computer design, October 04-07, 2009, Lake Tahoe, California, USA
Chun-Yi Lee , Niraj K. Jha, CACTI-FinFET: an integrated delay and power modeling framework for FinFET-based caches under process variations, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024918]
Mahmoodi, H., Mukhopadhyay, S., and Roy, K. 2004. High performance and low power domino logic using independent gate control in double-gate SOI MOSFETs. In Proceedings of the International SOI Conference. 67--68.
Milo M. K. Martin , Daniel J. Sorin , Bradford M. Beckmann , Michael R. Marty , Min Xu , Alaa R. Alameldeen , Kevin E. Moore , Mark D. Hill , David A. Wood, Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105747]
Mishra, P., Bhoj, A. N., and Jha, N. K. 2010. Die-level leakage power analysis of FinFET circuits considering process variations. In Proceedings of the International Symposium on Quality of Electronic Design.
Prateek Mishra , Niraj K. Jha, Low-power FinFET circuit synthesis using surface orientation optimization, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Prateek Mishra , Anish Muttreja , Niraj K. Jha, Evaluation of multiple supply and threshold voltages for low-power FinFET circuit synthesis, Proceedings of the 2008 IEEE International Symposium on Nanoscale Architectures, p.77-84, June 12-13, 2008[doi>10.1109/NANOARCH.2008.4585795]
Saibal Mukhopadhyay , Hamid Mahmoodi , Kaushik Roy, Design of High Performance Sense Amplifier Using Independent Gate Control in sub-50nm Double-Gate MOSFET, Proceedings of the 6th International Symposium on Quality of Electronic Design, p.490-495, March 21-23, 2005[doi>10.1109/ISQED.2005.44]
Muttreja, A., Agarwal, N., and Jha, N. K. 2007. CMOS logic design with independent-gate FinFETs. In Proceedings of the International Conference on Computer Design. 560--567.
Ouyang, J. and Xie, Y. 2008. Power optimization for FinFET based circuits using genetic algorithms. In Proceedings of the IEEE International SOC Conference. 211--214.
Tarun Sairam , Wei Zhao , Yu Cao, Optimizing finfet technology for high-speed and low-power design, Proceedings of the 17th ACM Great Lakes symposium on VLSI, March 11-13, 2007, Stresa-Lago Maggiore, Italy[doi>10.1145/1228784.1228807]
Brian Swahn , Soha Hassoun, Gate sizing: finFETs vs 32nm bulk MOSFETs, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147047]
Sherif A. Tawfik , Volkan Kursun, Characterization of New Static Independent-Gate-Biased FinFET Latches and Flip-Flops under Process Variations, Proceedings of the 9th international symposium on Quality Electronic Design, p.311-316, March 17-19, 2008
Tawfik, S. A. and Kursun, V. 2007a. High speed FinFET domino logic circuits using independent gate-biased double-gate keepers providing dynamically adjusted immunity to noise. In Proceedings of the International Conference on Microelectronics. 175--178.
Tawfik, S. A. and Kursun, V. 2007b. Low power and stable FinFET SRAM with static independent gate bias for enhanced integration density. In Proceedings of the International Conference on Electronics, Circuits, and Systems. 443--446.
Thoziyoor, S., Muralimanohar, N., Ahn, J. H., and Jouppi, N. P. 2008. Cacti5.1 technical report. Tech. rep., HP Laboratories, Palo Alto. CA.
Wilton, S. J. E. and Jouppi, N. P. 1996. CACTI: An enhanced cache access and cycle time model. IEEE J. Solid-State Circ. 31, 5, 677--688.
Xiong, S. and Bokor, J. 2003. Sensitivity of double-gate and FinFET devices to process variations. IEEE Trans. Electron. Dev. 50, 2255--2261.
Y. Yang , Z. Gu , C. Zhu , R. P. Dick , L. Shang, ISAC: Integrated Space-and-Time-Adaptive Chip-Package Thermal Analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.1, p.86-99, January 2007[doi>10.1109/TCAD.2006.882589]
