#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Feb  3 23:07:38 2025
# Process ID: 1988
# Current directory: E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.runs/synth_1
# Command line: vivado.exe -log Full_Design_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Full_Design_wrapper.tcl
# Log file: E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.runs/synth_1/Full_Design_wrapper.vds
# Journal file: E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Full_Design_wrapper.tcl -notrace
