# 数字逻辑与计算机组成实验 第三次实验 键盘接口实验 实验报告

> 211502008 李诚希
> chengxili@smail.nju.edu.cn

## 1. 键盘接口实验

### 整体设计

使用一个时钟驱动的循环不断查看是否有有效信号收到，收到后将信号显示并push进缓冲区。

### 模块设计

模块设计如下:

- **Buffer 模块**: 使用头尾指针维护缓冲区，如果头尾指针循环发生重叠则输出出现缓冲区溢出。

  ```verilog
  module buffer(
      input [31:0]SC_in,
      input read,
      input clk,
      input rst,
      output [7:0]SC_out,
      output OF,
      output out_valid
  );
      reg [31:0]head = 0, tail = 0;
      reg [31:0]snapshot;
      reg [7:0]buffer[7:0];
      assign SC_out = buffer[tail];
      assign out_valid = (tail != head);
      reg OF_r = 0;
      assign OF = OF_r;
      always@(posedge clk)begin
          if(rst == 1)begin
              head <= 32'd0;
              tail <= 32'd0;
              OF_r <= 0;
          end else begin
              if(snapshot != SC_in)begin
                  snapshot <= SC_in;
                  buffer[head] <= SC_in[7:0];
                  head <= (head + 1) % 8;
                  if((head + 1) % 8 == tail)begin
                      OF_r <= 1;
                  end
                  else begin 
                      OF_r <= 0;
                  end
              end
              if(read == 1)begin
                  tail <= (tail + 1) % 8;
              end
          end
       end
  endmodule
  ```

- **主模块**: 这是一个16位进位查找加法器（Carry-Lookahead Adder）模块，它用于加速加法操作中进位的计算。它接收两个16位的输入和一个进位输入（cin），并输出16位的结果和一个进位输出（cout）。

  ```verilog
  module CLA_16(
         output wire [15:0] f,
         output wire  cout, 
         input [15:0] x, y,
         input cin
    );
   //add your code here
        wire [3:0] Pi,Gi;
        wire [4:0] c;
        assign c[0] = cin;
        CLA_group cla0(f[3:0],Pi[0],Gi[0],x[3:0],y[3:0],c[0]);
        CLA_group cla1(f[7:4],Pi[1],Gi[1],x[7:4],y[7:4],c[1]);
        CLA_group cla2(f[11:8],Pi[2],Gi[2],x[11:8],y[11:8],c[2]);
        CLA_group cla3(f[15:12],Pi[3],Gi[3],x[15:12],y[15:12],c[3]);
        CLU clu(c[4:1],Pi,Gi, c[0]);
        assign cout = c[4];
  endmodule
  ```

- **主模块**: 用于模拟键盘输入并处理按键信号。模块名为`KeyboardSim`，它接收和发送多个信号，包括时钟信号、PS/2键盘接口信号、按钮输入信号以及LED和七段显示器的控制信号。下面是对代码主要部分的详细解释：

  1. **模块输入输出定义**：
     - `input CLK100MHZ`：100MHz的时钟信号输入。
     - `input PS2_CLK`：PS/2键盘的时钟输入。
     - `input PS2_DATA`：PS/2键盘的数据输入。
     - `input BTNC`：复位按钮输入，用于初始化系统。
     - `output [6:0] SEG`：七段显示器的输出信号，用于显示字符或数字。
     - `output [7:0] AN`：用于选择七段显示器的位选信号。
     - `output [15:0] LED`：用于显示的16位LED输出。
     - `output testLED`：一个测试LED输出。
  2. **内部信号和模块实例化**：
     - `wire [31:0] keycode`：用于存储从PS/2键盘接收到的32位按键代码。
     - `wire ready`：表示键盘数据是否准备好被读取。
     - `reg [31:0] counter`：一个32位计数器，用于处理按键事件。
     - `KeyBoardReceiver keyboard_0`：一个实例化的模块，用于接收和处理PS/2键盘信号。
     - `buffer BUF_0`：一个缓冲模块，用于存储按键值。
     - `kbcode2ascii k2a_0`：一个模块，用于将键盘代码转换为ASCII码。
  3. **时钟分频**：
     - 通过`always @(posedge CLK100MHZ)`块中的代码，将100MHz的时钟信号分频为50MHz，用于键盘接收模块的时钟输入。
  4. **键盘数据处理**：
     - 当按键代码改变时，会触发一系列的条件判断，用于处理特殊功能键（如Caps Lock, Num Lock, Shift, Ctrl, Alt）的状态。
     - 通过`kbcode2ascii`模块将键盘扫描码转换为ASCII码，并根据Caps Lock和Shift的状态调整输出的ASCII码。
  5. **七段显示器和LED控制**：
     - `seg7decimal sevenSeg`模块用于控制七段显示器，显示当前的按键信息。
     - `LED`数组用于控制连接到模块上的LED灯，显示功能键的状态。
  6. **代码逻辑**：
     - 当按键代码有效且不是功能键时，`counter`会递增，用于记录按键事件。
     - 当按键代码是功能键时，会设置相应的功能键状态，并可能递减`counter`。
     - 如果Caps Lock和Shift同时被激活，则会触发`testout`信号，用于测试目的。

- 代码如下：

  ```verilog
  
  module KeyboardSim(
      input CLK100MHZ,   //ϵͳʱ���ź�
      input PS2_CLK,    //���Լ��̵�ʱ���ź�
      input PS2_DATA,  //���Լ��̵Ĵ�������λ
      input BTNC,      //Reset
      output [6:0]SEG,
      output [7:0]AN,
      output [15:0] LED,   //��ʾ
      output testLED
      );
      
  // Add your code here
      wire [31:0] keycode;
      wire ready;
      reg [31:0] counter = 32'd0;
      reg has_ready = 0;
      reg [0:255] has_pushdown;
      reg CLK50MHZ=0;    
      always @(posedge(CLK100MHZ))begin
          CLK50MHZ<=~CLK50MHZ;
      end
      KeyBoardReceiver keyboard_0(
          .keycodeout(keycode),           //���յ�����4������ɨ����
          .ready(ready),                     //���ݾ�����־λ
          .clk(CLK50MHZ),                        //ϵͳʱ�� 
          .kb_clk(PS2_CLK),                    //���� ʱ���ź�
          .kb_data(PS2_DATA)                    //���� ��������
      );
      wire [7:0]buffer_read;
      wire buffer_outval;
      buffer BUF_0(
          .SC_in(keycode),
          .read(0),
          .clk(CLK100MHZ),
          .rst(BTNC),
          .SC_out(buffer_read),
          .OF(LED[0]),
          .out_valid(buffer_outval)
      );
      reg ready_to_up = 0;
      reg buffer_inv;
      wire buffer_inv_w;
      assign buffer_inv_w = buffer_inv;
      reg [7:0] buffer_SC_in;
      wire [7:0] buffer_SC_in_w;
      assign buffer_SC_in_w = buffer_SC_in;
      wire read_sig, buf_out_val;
      wire [7:0] buffer2dis;
      reg testout = 0;
      assign testLED = BTNC;
      reg [7:0] now_ascii;
      wire [7:0]Nascii_w;
      assign Nascii_w = now_ascii;
      wire [7:0]ascii_temp;
      reg CapsLock = 0, NumLock = 0, Shift = 0, Ctrl = 0, Alt = 0;
      reg [7:0] last_SC, this_SC;
      kbcode2ascii k2a_0(
          .asciicode(ascii_temp),
          .kbcode(this_SC)
      );
      assign LED[1] = CapsLock;
      assign LED[2] = NumLock;
      assign LED[3] = Shift;
      assign LED[4] = Ctrl;
      assign LED[5] = Alt;
      seg7decimal sevenSeg (.x({counter[7:0], last_SC, this_SC, Nascii_w}),.clk(CLK100MHZ),.seg(SEG[6:0]),.an(AN[7:0]),.dp(DP) );
      //{counter[7:0], last_SC, this_SC, Nascii_w}
      
      reg [31:0] snapshot = 0;
      always @(posedge CLK100MHZ) begin
          if(snapshot != keycode)begin
              snapshot <= keycode;
              if(keycode[15:8] != 8'hf0)begin
                      if(keycode[7:0] == 8'h58)   CapsLock <= ~CapsLock;
                      if(keycode[7:0] == 8'h77)   NumLock <= ~NumLock;
                      if(keycode[7:0] == 8'h12)   Shift <= 1;
                      if(keycode[7:0] == 8'h59)   Shift <= 1;
                      if(keycode[7:0] == 8'h14)   Ctrl <= 1;
                      if(keycode[7:0] == 8'h11)   Alt <= 1;
                      if(keycode[7:0] != 8'hf0)begin
                          last_SC <= this_SC;
                          this_SC <= keycode[7:0];
                      end
                      counter <= counter + 1;
              end else begin
                  if(keycode[7:0] == 8'h12)   Shift <= 0;
                  if(keycode[7:0] == 8'h59)   Shift <= 0;
                  if(keycode[7:0] == 8'h14)   Ctrl <= 0;
                  if(keycode[7:0] == 8'h11)   Alt <= 0;
                  counter <= counter - 1;
              end
          end
          if(CapsLock ^ Shift == 1)begin
              testout <= 1;
              /*
              python3
                   for i in list(string.ascii_lowercase):
                       print("else if(ascii_temp == 8'd{})  now_ascii <= 8'd{};".format(str(ord(i)), str(ord(i) + ord('A') - ord('a'))))
              */
                  if(ascii_temp == 8'h61)  now_ascii <= 8'd65;
                  else if(ascii_temp == 8'd98)  now_ascii <= 8'd66;
                         else if(ascii_temp == 8'd99)  now_ascii <= 8'd67;
                         else if(ascii_temp == 8'd100)  now_ascii <= 8'd68;
                         else if(ascii_temp == 8'd101)  now_ascii <= 8'd69;
                         else if(ascii_temp == 8'd102)  now_ascii <= 8'd70;
                         else if(ascii_temp == 8'd103)  now_ascii <= 8'd71;
                         else if(ascii_temp == 8'd104)  now_ascii <= 8'd72;
                         else if(ascii_temp == 8'd105)  now_ascii <= 8'd73;
                         else if(ascii_temp == 8'd106)  now_ascii <= 8'd74;
                         else if(ascii_temp == 8'd107)  now_ascii <= 8'd75;
                         else if(ascii_temp == 8'd108)  now_ascii <= 8'd76;
                         else if(ascii_temp == 8'd109)  now_ascii <= 8'd77;
                         else if(ascii_temp == 8'd110)  now_ascii <= 8'd78;
                         else if(ascii_temp == 8'd111)  now_ascii <= 8'd79;
                         else if(ascii_temp == 8'd112)  now_ascii <= 8'd80;
                         else if(ascii_temp == 8'd113)  now_ascii <= 8'd81;
                         else if(ascii_temp == 8'd114)  now_ascii <= 8'd82;
                         else if(ascii_temp == 8'd115)  now_ascii <= 8'd83;
                         else if(ascii_temp == 8'd116)  now_ascii <= 8'd84;
                         else if(ascii_temp == 8'd117)  now_ascii <= 8'd85;
                         else if(ascii_temp == 8'd118)  now_ascii <= 8'd86;
                         else if(ascii_temp == 8'd119)  now_ascii <= 8'd87;
                         else if(ascii_temp == 8'd120)  now_ascii <= 8'd88;
                         else if(ascii_temp == 8'd121)  now_ascii <= 8'd89;
                         else if(ascii_temp == 8'd122)  now_ascii <= 8'd90;
                         else now_ascii <= ascii_temp;
              end else begin
                  now_ascii <= ascii_temp;
                  testout <= 0;
              end
      end
  endmodule
  ```

### 验证

将代码综合：

![IMG_1370](/Users/cx_li/Documents/Github/digitalLogic_Lab/digital_logic_exp/lab5/IMG_1370.jpeg)

将代码编译然后烧录进开发版，开发版行为如下：

![IMG_1361](/Users/cx_li/Documents/Github/digitalLogic_Lab/digital_logic_exp/lab5/IMG_1361.jpeg)

![IMG_1362](/Users/cx_li/Documents/Github/digitalLogic_Lab/digital_logic_exp/lab5/IMG_1362.jpeg)

![IMG_1363](/Users/cx_li/Documents/Github/digitalLogic_Lab/digital_logic_exp/lab5/IMG_1363.jpeg)

![IMG_1364](/Users/cx_li/Documents/Github/digitalLogic_Lab/digital_logic_exp/lab5/IMG_1364.jpeg)

![IMG_1365](/Users/cx_li/Documents/Github/digitalLogic_Lab/digital_logic_exp/lab5/IMG_1365.jpeg)

![IMG_1366](/Users/cx_li/Documents/Github/digitalLogic_Lab/digital_logic_exp/lab5/IMG_1366.jpeg)

![IMG_1367](/Users/cx_li/Documents/Github/digitalLogic_Lab/digital_logic_exp/lab5/IMG_1367.jpeg)

![IMG_1368](/Users/cx_li/Documents/Github/digitalLogic_Lab/digital_logic_exp/lab5/IMG_1368.jpeg)

可见程序可以按照预期工作。

## 2. 鼠标接口实验

鼠标连接到 USB 端口后，进入初始化状态，，在该状态下执行一个测试，测试结束后，发送结果：AAh表示测试正常，FCh 表示错误；然后它发送设备 ID：00h 表示鼠标不带滚轮，03h 表示鼠标带滚轮。完成后鼠标进入上传状态（数据流模式）发送鼠标的移动数据包或按钮状态的更改。

### 整体设计

使用一个寄存器记录当前与鼠标链接的状态，从而实现连接鼠标后向鼠标发送开始消息然后等待鼠标返回确认和自检完成的消息然后开始接受鼠标传输的数据。

### 模块设计
设计中有一个主要模块：
-  MouseReceiver模块：用于接收和处理来自鼠标设备的数据。模块的主要功能是读取鼠标的状态信息（包括三个按钮的状态和鼠标的移动数据），并将这些信息转换为适合显示和进一步处理的格式。
    
    模块的主要特性和功能如下：
    
    1. **输入输出定义**：
       - `output [6:0] SEG`：连接到七段显示器的输出端口，用于显示数据。
       - `output [7:0] AN`：用于选择七段显示器的位选信号。
       - `output DP`：小数点显示控制信号。
       - `output LeftButton`、`MiddleButton`、`RightButton`：分别表示鼠标左键、中键和右键的状态。
       - `input CLK100MHZ`：100MHz的时钟信号输入。
       - `inout PS2_CLK`、`PS2_DATA`：PS/2鼠标接口的时钟和数据信号。
       - `output [4:0] LED`：用于指示状态的LED输出。
       - `output ps2clk_out`：输出的PS/2时钟信号。
       - `output [3:0] stateLED`：表示模块状态的LED输出。
    2. **内部逻辑**：
       - 模块内部使用了一系列寄存器来存储状态信息和数据帧。
       - 通过`always`块，模块在`PS2_CLK`的下降沿读取鼠标数据，并进行处理。
       - 数据处理包括计算校验和、准备响应信号、以及解析数据帧。
       - 模块还包含了状态机，用于控制与鼠标通信的过程，包括等待数据、发送应答信号、处理数据等状态。
    3. **数据解码和显示**：
       - 鼠标数据被解码为X、Y轴的移动值和Z轴的滚轮值，以及三个按钮的状态。
       - 解码后的数据用于更新七段显示器和LED的状态，以显示鼠标的当前状态。
    4. **时序控制**：
       - 模块使用`CLK100MHZ`作为时钟信号，进行时序控制和数据同步。
       - 通过`always`块内部的计数器和状态机，模块在正确的时序下响应鼠标数据的变化。
    5. **状态指示**：
       - `stateLED`输出用于指示模块当前所处的状态，便于调试和系统监控。
    
- 代码：
    ```verilog
    `timescale 1ns / 1ps
    
    module MouseReceiver(
        output [6:0]SEG,
        output [7:0]AN,
        output DP,
        output LeftButton,     //��ఴť״̬
        output MiddleButton,   //�м䰴ť״̬
        output RightButton,     //�Ҳఴť״̬
        input CLK100MHZ,
        inout PS2_CLK,
        inout PS2_DATA,
        output [4:0]LED,
        output ps2clk_out,
        output [3:0]stateLED
        );
     // add your code here
        reg [3:0]stateLEDR;
        assign stateLED = stateLEDR;
        reg hassend_st = 0;
        reg [15:0]state = 0;//wait : 0, get control of ps2clk : 1, send ack : 2
        reg [31:0]cnt = 0;
        reg [7:0]dataframe;
        reg checksum = 0;
        reg readyflag = 0;
        reg has_ready = 0;
        reg [31:0] test = 0;
        reg last_PS2CLK = 0;
        reg [31:0] time_after_last_ps2clk = 0;
        reg [31:0] ps2clk_counter = 0;
        reg ps2_writting = 0;
        always@(negedge(PS2_CLK))begin
            if(ps2_writting == 0)begin
                case(cnt)
                    0:begin readyflag<=1'b0; mouse_counter <= (mouse_counter == 3) ? 0 : mouse_counter + 1;  end                  //��ʼλ
                    1:dataframe[0]<=PS2_DATA;
                    2:dataframe[1]<=PS2_DATA;
                    3:dataframe[2]<=PS2_DATA;
                    4:dataframe[3]<=PS2_DATA;
                    5:dataframe[4]<=PS2_DATA;
                    6:dataframe[5]<=PS2_DATA;
                    7:dataframe[6]<=PS2_DATA;
                    8:dataframe[7]<=PS2_DATA;
                    9:begin checksum<=PS2_DATA; readyflag<=1'b1; end          //�ѽ���8λ��Ч����
                    10:readyflag<=1'b0;       //����λ
                endcase
                if(cnt<=9) cnt<=cnt+1;
                else if(cnt==10)  cnt<=0;
            end else begin
                cnt <= 0;
                dataframe <= 8'b0;
                mouse_counter <= 4'd3;
            end
        end
        reg [3:0] mouse_counter = 0;
        reg YOVF, XOVF, YSIGN, XSIGN, MBTN, RBTN, LBTN, empty;
        reg [7:0]dx = 0, dy = 0, dz = 0;
        wire [11:0]dis_x, dis_y;
        wire [7:0]dis_z;
        assign dis_x = {4'd000, XSIGN, dx};
        assign dis_y = {4'd000, YSIGN, dy};
        assign dis_z = dz;
        assign LeftButton = LBTN;
        assign RightButton = RBTN;
        assign MiddleButton = MBTN;
        seg7decimal seg_0(
            .x({dis_x, dis_y, dis_z}),
            .clk(CLK100MHZ),
            .seg(SEG),
            .an(AN)
        );
        reg [31:0] ps2clk_ounter = 0;
        always@(negedge(PS2_CLK))begin
            if(ps2clk_ounter < 100000000) ps2clk_ounter <= ps2clk_ounter + 1;
            else ps2clk_ounter <= 0;
        end
        assign ps2clk_out = hassend_st;//(ps2clk_ounter > 50000000) ? 1'b1 : 1'b0; 
        reg PS2_CLK_R = 1'bz, PS2_DATA_R = 1'bz;
        reg [31:0] sent_counter = 0;
        reg wait_to_next_ps2clk = 0;
        assign PS2_CLK = PS2_CLK_R;
        assign PS2_DATA = PS2_DATA_R;
        reg [4:0] LEDR;
        assign LED = LEDR;
        reg [31:0] sender_counter = 0;
        reg prev_ps2clk;
        reg [31:0] sentsig_couunter = 0;
        reg [31:0] synsig_counter = 0;
        reg prev_ps2clk_posedge = 0;
        always @(posedge CLK100MHZ) begin 
            prev_ps2clk <= PS2_CLK;
            if(prev_ps2clk != PS2_CLK)begin
                time_after_last_ps2clk <= 0;
            end else begin
                if(time_after_last_ps2clk < 100000000)begin
                    time_after_last_ps2clk <= time_after_last_ps2clk + 1;
                end else begin
                    //state <= 0;
                    PS2_CLK_R <= 1'bz;
                    PS2_DATA_R <= 1'bz;
                end
            end
            if(state == 0) begin
                LEDR = 5'b10000;
                if(time_after_last_ps2clk == 0)begin
                    state <= 1;
                    PS2_CLK_R <= 1'bz;
                    PS2_DATA_R <= 1'bz;
                    sentsig_couunter <= 0;
                    ps2_writting <= 1'b1;
                end
            end
            if(state == 1) begin
                LEDR = 5'b01000;
                if(sentsig_couunter < 10000)begin
                    sentsig_couunter <= sentsig_couunter + 1;
                    PS2_CLK_R <= 1'b0;
                end else begin
                    PS2_CLK_R <= 1'bz;
                    sentsig_couunter <= 0;
                    synsig_counter <= 0;
                    prev_ps2clk_posedge <= 0;
                    state <= 2;
                end
            end
            if(state == 2) begin
                LEDR = 5'b00100;
                if(prev_ps2clk == 0 && PS2_CLK == 1 && prev_ps2clk_posedge == 0)begin
                    prev_ps2clk_posedge <= 1;
                end
                if(prev_ps2clk == 1 && PS2_CLK == 0 && prev_ps2clk_posedge == 1)begin
                    synsig_counter <= synsig_counter + 1;
                    prev_ps2clk_posedge <= 0;
                end
                case(synsig_counter)
                    0:  PS2_DATA_R <= 1'b0;                       //��ʼλ
                    1:  PS2_DATA_R <= 1'b0;
                    2:  PS2_DATA_R <= 1'b0;  
                    3:  PS2_DATA_R <= 1'b1;  
                    4:  PS2_DATA_R <= 1'b0;  
                    5:  PS2_DATA_R <= 1'b1;  
                    6:  PS2_DATA_R <= 1'b1;  
                    7:  PS2_DATA_R <= 1'b1;  
                    8:  PS2_DATA_R <= 1'b1;   
                    9:  PS2_DATA_R <= 1'b1;          //��send8λ��Ч����
                    10: PS2_DATA_R <= 1'b1;        //����λ
                    11: begin 
                            PS2_DATA_R <= 1'bz;
                            ps2_writting <= 1'b0;
                            state <= 3;
                        end
                endcase
            end
            if(state == 3) begin
                LEDR = 5'b00010;
                has_ready <= readyflag;
                if(readyflag == 1 && has_ready == 0)begin
                    if(dataframe == 8'hFA)begin
                        PS2_CLK_R <= 1'bz;
                        PS2_DATA_R <= 1'bz;
                        //mouse_counter <= 4'd0;
                        ps2_writting <= 1'b0;
                        state <= 4;
                    end
                end
            end
            if(state == 4) begin
                LEDR = 5'b00001;
                has_ready <= readyflag;
                if(has_ready == 0 && readyflag == 1)begin
                    //mouse_counter <= (mouse_counter == 3) ? 0 : mouse_counter + 1;
                    if(mouse_counter == 4'd1)begin
                        {YOVF, XOVF, YSIGN, XSIGN, empty, MBTN, RBTN, LBTN} <= dataframe;
                        stateLEDR <= 4'b1000;
                    end
                    if(mouse_counter == 4'd2)begin
                        dx <= dataframe;
                        stateLEDR <= 4'b0100;
                    end
                    if(mouse_counter == 4'd3)begin
                        dy <= dataframe;
                        stateLEDR <= 4'b0010;
                    end
                    if(mouse_counter == 4'd0)begin
                        dz <= dataframe;
                        stateLEDR <= 4'b0001;
                    end
                end 
            end
        end
    endmodule
    ```
### 验证
编译并综合代码：

![IMG_1360](/Users/cx_li/Documents/Github/digitalLogic_Lab/digital_logic_exp/lab5/mouse_pic/IMG_1360.jpeg)

编译并烧录入开发版，开发版行为如下：

![IMG_1354](/Users/cx_li/Documents/Github/digitalLogic_Lab/digital_logic_exp/lab5/mouse_pic/IMG_1354.jpeg)

![IMG_1355](/Users/cx_li/Documents/Github/digitalLogic_Lab/digital_logic_exp/lab5/mouse_pic/IMG_1355.jpeg)

![IMG_1356](/Users/cx_li/Documents/Github/digitalLogic_Lab/digital_logic_exp/lab5/mouse_pic/IMG_1356.jpeg)

![IMG_1357](/Users/cx_li/Documents/Github/digitalLogic_Lab/digital_logic_exp/lab5/mouse_pic/IMG_1357.jpeg)

![IMG_1358](/Users/cx_li/Documents/Github/digitalLogic_Lab/digital_logic_exp/lab5/mouse_pic/IMG_1358.jpeg)

![IMG_1359](/Users/cx_li/Documents/Github/digitalLogic_Lab/digital_logic_exp/lab5/mouse_pic/IMG_1359.jpeg)

可见代码可以按照预期的方式工作。

### 错误现象及分析

实验中最初忘记与鼠标通信导致鼠标始终无法处于开启状态。

实验中，每次烧录程序都需要给开发版断电并重新连接到IDE，否则usb微控制器输出的ps2时钟信号会出现异常。

---

## 思考题

### 1.如何在键盘接收模块 KeyBoardReceiver 中考虑串行数据收到干扰导致传输出错的问题。

使用奇偶校验位判断包是否出错，出错就丢弃这个包，可以缓解信号干扰问题。

### 2. 什么是键盘的键位冲突？如何解决？
是指当同时按下多个键时，键盘无法注册所有按键的现象。可以更换支持所有按键同时按下的键盘解决。PS/2接口的USBHID协议是支持同时按下所有按键的。
