set ::env(PROJECT_NAME) sdc_controller_VHDL
set ::env(DESIGN_TOP) sd_cmd_host
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/sdc_controller/rtl/sdc_controller_VHDL
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/sdc_controller/rtl/sdc_controller_VHDL/sd_host_pack.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) controller
