#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Mar 22 01:14:52 2020
# Process ID: 18344
# Current directory: E:/_processor_cores/nano-cpu32k/sopc/fpga/xilinx-spartan6/ncpu32k-spartan6/ncpu32k-spartan6.runs/synth_1
# Command line: vivado.exe -log toplevel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source toplevel.tcl
# Log file: E:/_processor_cores/nano-cpu32k/sopc/fpga/xilinx-spartan6/ncpu32k-spartan6/ncpu32k-spartan6.runs/synth_1/toplevel.vds
# Journal file: E:/_processor_cores/nano-cpu32k/sopc/fpga/xilinx-spartan6/ncpu32k-spartan6/ncpu32k-spartan6.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source toplevel.tcl -notrace
Command: synth_design -top toplevel -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18668 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 446.980 ; gain = 98.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toplevel' [E:/_processor_cores/nano-cpu32k/sopc/fpga/xilinx-spartan6/ncpu32k-spartan6/toplevel.v:21]
	Parameter SDR_ADDR_BITS bound to: 13 - type: integer 
	Parameter SDR_BA_BITS bound to: 2 - type: integer 
	Parameter SDR_DQ_BITS bound to: 16 - type: integer 
	Parameter SDR_DM_BITS bound to: 2 - type: integer 
	Parameter SDR_COL_BITS bound to: 9 - type: integer 
	Parameter SDR_ROW_BITS bound to: 13 - type: integer 
	Parameter SDR_DATA_BITS bound to: 16 - type: integer 
	Parameter SDR_tRP bound to: 3 - type: integer 
	Parameter SDR_tMRD bound to: 2 - type: integer 
	Parameter SDR_tRCD bound to: 3 - type: integer 
	Parameter SDR_tRC bound to: 9 - type: integer 
	Parameter SDR_tREF bound to: 64 - type: integer 
	Parameter SDR_pREF bound to: 9 - type: integer 
	Parameter SDR_nCAS_Latency bound to: 3 - type: integer 
	Parameter BOOTM_SIZE_BYTES bound to: 2048 - type: integer 
	Parameter BOOTM_MEMH_FILE bound to: bootstrap.mem - type: string 
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [E:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19897]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (1#1) [E:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19897]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [E:/_processor_cores/nano-cpu32k/sopc/fpga/xilinx-spartan6/ncpu32k-spartan6/ncpu32k-spartan6.runs/synth_1/.Xil/Vivado-18344-LAPTOP-89V7LGOT/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [E:/_processor_cores/nano-cpu32k/sopc/fpga/xilinx-spartan6/ncpu32k-spartan6/ncpu32k-spartan6.runs/synth_1/.Xil/Vivado-18344-LAPTOP-89V7LGOT/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'dcm_clkt' of module 'clk_wiz_0' requires 7 connections, but only 5 given [E:/_processor_cores/nano-cpu32k/sopc/fpga/xilinx-spartan6/ncpu32k-spartan6/toplevel.v:80]
INFO: [Synth 8-6157] synthesizing module 'soc_toplevel' [E:/_processor_cores/nano-cpu32k/sopc/rtl/soc_toplevel.v:23]
	Parameter SDR_ADDR_BITS bound to: 13 - type: integer 
	Parameter SDR_BA_BITS bound to: 2 - type: integer 
	Parameter SDR_DQ_BITS bound to: 16 - type: integer 
	Parameter SDR_DM_BITS bound to: 2 - type: integer 
	Parameter SDR_COL_BITS bound to: 9 - type: integer 
	Parameter SDR_ROW_BITS bound to: 13 - type: integer 
	Parameter SDR_DATA_BITS bound to: 16 - type: integer 
	Parameter SDR_tRP bound to: 3 - type: integer 
	Parameter SDR_tMRD bound to: 2 - type: integer 
	Parameter SDR_tRCD bound to: 3 - type: integer 
	Parameter SDR_tRC bound to: 9 - type: integer 
	Parameter SDR_tREF bound to: 64 - type: integer 
	Parameter SDR_pREF bound to: 9 - type: integer 
	Parameter SDR_nCAS_Latency bound to: 3 - type: integer 
	Parameter BOOTM_SIZE_BYTES bound to: 2048 - type: integer 
	Parameter BOOTM_MEMH_FILE bound to: bootstrap.mem - type: string 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter N_BW bound to: 1 - type: integer 
	Parameter L2_CH_DW bound to: 32 - type: integer 
	Parameter L2_CH_AW bound to: 25 - type: integer 
	Parameter NBUS bound to: 4 - type: integer 
	Parameter CPU_RESET_VECTOR bound to: -2147483648 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pb_fb_DRAM_ctrl' [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_DRAM_ctrl/pb_fb_DRAM_ctrl.v:16]
	Parameter SDR_COL_BITS bound to: 9 - type: integer 
	Parameter SDR_ROW_BITS bound to: 13 - type: integer 
	Parameter SDR_BA_BITS bound to: 2 - type: integer 
	Parameter SDR_DATA_BITS bound to: 16 - type: integer 
	Parameter SDR_ADDR_BITS bound to: 13 - type: integer 
	Parameter N_BW bound to: 1 - type: integer 
	Parameter tRP bound to: 3 - type: integer 
	Parameter tMRD bound to: 2 - type: integer 
	Parameter tRCD bound to: 3 - type: integer 
	Parameter tRC bound to: 9 - type: integer 
	Parameter tREF bound to: 64 - type: integer 
	Parameter pREF bound to: 9 - type: integer 
	Parameter nCAS_Latency bound to: 3 - type: integer 
	Parameter BRUST_RD_LENGTH bound to: 7'b0100000 
	Parameter BRUST_WE_LENGTH bound to: 7'b0100000 
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_NOP bound to: 3'b001 
	Parameter S_PRECHARGE bound to: 3'b010 
	Parameter S_LOAD_MODE bound to: 3'b011 
	Parameter S_AUTO_REFRESH bound to: 3'b100 
	Parameter S_WRITE_READ bound to: 3'b101 
	Parameter S_END_WRITE_READ bound to: 3'b110 
	Parameter S_INIT_WRITE_READ bound to: 3'b111 
WARNING: [Synth 8-5788] Register din_r_reg in module pb_fb_DRAM_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_DRAM_ctrl/pb_fb_DRAM_ctrl.v:72]
WARNING: [Synth 8-5788] Register sdr_dout_reg in module pb_fb_DRAM_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_DRAM_ctrl/pb_fb_DRAM_ctrl.v:73]
WARNING: [Synth 8-5788] Register status_delay_r_reg in module pb_fb_DRAM_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_DRAM_ctrl/pb_fb_DRAM_ctrl.v:121]
WARNING: [Synth 8-5788] Register col_adr_r_reg in module pb_fb_DRAM_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_DRAM_ctrl/pb_fb_DRAM_ctrl.v:142]
WARNING: [Synth 8-5788] Register bank_adr_r_reg in module pb_fb_DRAM_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_DRAM_ctrl/pb_fb_DRAM_ctrl.v:142]
WARNING: [Synth 8-5788] Register line_adr_r_reg in module pb_fb_DRAM_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_DRAM_ctrl/pb_fb_DRAM_ctrl.v:142]
WARNING: [Synth 8-5788] Register DRAM_ADDR_reg in module pb_fb_DRAM_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_DRAM_ctrl/pb_fb_DRAM_ctrl.v:162]
WARNING: [Synth 8-5788] Register status_ret_r_reg in module pb_fb_DRAM_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_DRAM_ctrl/pb_fb_DRAM_ctrl.v:156]
WARNING: [Synth 8-5788] Register DRAM_BA_reg in module pb_fb_DRAM_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_DRAM_ctrl/pb_fb_DRAM_ctrl.v:192]
WARNING: [Synth 8-5788] Register line_prech_r_reg in module pb_fb_DRAM_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'line_prech_r_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "line_prech_r_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'pb_fb_DRAM_ctrl' (3#1) [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_DRAM_ctrl/pb_fb_DRAM_ctrl.v:16]
INFO: [Synth 8-6157] synthesizing module 'pb_fb_L2_cache' [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_L2_cache/pb_fb_L2_cache.v:16]
	Parameter P_WAYS bound to: 2 - type: integer 
	Parameter P_SETS bound to: 6 - type: integer 
	Parameter P_LINE bound to: 6 - type: integer 
	Parameter L2_CH_AW bound to: 25 - type: integer 
	Parameter L2_CH_DW bound to: 32 - type: integer 
	Parameter ENABLE_BYPASS bound to: 0 - type: integer 
	Parameter CLEAR_ON_INIT bound to: 1 - type: integer 
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_WRITE_PENDING bound to: 3'b011 
	Parameter S_RAW bound to: 3'b111 
	Parameter S_READ_PENDING_1 bound to: 3'b100 
	Parameter S_READ_PENDING_2 bound to: 3'b101 
	Parameter CH_AW bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_cell_tdpram_aclkd_sclk' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_tdpram_aclkd_sclk.v:21]
	Parameter AW bound to: 13 - type: integer 
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_cell_tdpram_aclkd_sclk' (4#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_tdpram_aclkd_sclk.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_L2_cache/pb_fb_L2_cache.v:251]
WARNING: [Synth 8-5788] Register sdr_cmd_addr_r_reg in module pb_fb_L2_cache is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_L2_cache/pb_fb_L2_cache.v:324]
INFO: [Synth 8-6155] done synthesizing module 'pb_fb_L2_cache' (5#1) [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_L2_cache/pb_fb_L2_cache.v:16]
INFO: [Synth 8-6157] synthesizing module 'pb_fb_arbiter' [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_arbiter/pb_fb_arbiter.v:18]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_cell_dff_lr' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:22]
	Parameter DW bound to: 1 - type: integer 
	Parameter RST_VECTOR bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_cell_dff_lr' (6#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:22]
INFO: [Synth 8-6155] done synthesizing module 'pb_fb_arbiter' (7#1) [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_arbiter/pb_fb_arbiter.v:18]
INFO: [Synth 8-6157] synthesizing module 'pb_fb_router' [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_router/pb_fb_router.v:19]
	Parameter NBUS bound to: 4 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pb_fb_router' (8#1) [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_router/pb_fb_router.v:19]
INFO: [Synth 8-6157] synthesizing module 'pb_fb_bootrom' [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_bootrom/pb_fb_bootrom.v:19]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_bootrom/pb_fb_bootrom.v:41]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_bootrom/pb_fb_bootrom.v:41]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_bootrom/pb_fb_bootrom.v:41]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_bootrom/pb_fb_bootrom.v:41]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_bootrom/pb_fb_bootrom.v:41]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_bootrom/pb_fb_bootrom.v:41]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_bootrom/pb_fb_bootrom.v:41]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_bootrom/pb_fb_bootrom.v:41]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_bootrom/pb_fb_bootrom.v:41]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_bootrom/pb_fb_bootrom.v:41]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_bootrom/pb_fb_bootrom.v:41]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_bootrom/pb_fb_bootrom.v:41]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_bootrom/pb_fb_bootrom.v:41]
	Parameter SIZE_BYTES bound to: 2048 - type: integer 
	Parameter MEMH_FILE bound to: bootstrap.mem - type: string 
	Parameter ENABLE_BYPASS bound to: 0 - type: integer 
	Parameter WORD_BYTES bound to: 4 - type: integer 
	Parameter SIZE_WORDS bound to: 512 - type: integer 
	Parameter ADDR_BITS bound to: 10 - type: integer 
	Parameter N_BW bound to: 3 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'bootstrap.mem' is read successfully [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_bootrom/pb_fb_bootrom.v:56]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_bootrom/pb_fb_bootrom.v:41]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_bootrom/pb_fb_bootrom.v:41]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_bootrom/pb_fb_bootrom.v:41]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_bootrom/pb_fb_bootrom.v:41]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_bootrom/pb_fb_bootrom.v:41]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_bootrom/pb_fb_bootrom.v:41]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_bootrom/pb_fb_bootrom.v:41]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_bootrom/pb_fb_bootrom.v:41]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_bootrom/pb_fb_bootrom.v:41]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_bootrom/pb_fb_bootrom.v:41]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_bootrom/pb_fb_bootrom.v:41]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_bootrom/pb_fb_bootrom.v:41]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_bootrom/pb_fb_bootrom.v:41]
INFO: [Synth 8-6155] done synthesizing module 'pb_fb_bootrom' (9#1) [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_bootrom/pb_fb_bootrom.v:19]
INFO: [Synth 8-6157] synthesizing module 'soc_pb_spi_master' [E:/_processor_cores/nano-cpu32k/sopc/rtl/soc_pb_spi_master.v:23]
WARNING: [Synth 8-5788] Register sh_reg_reg in module soc_pb_spi_master is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/_processor_cores/nano-cpu32k/sopc/rtl/soc_pb_spi_master.v:69]
INFO: [Synth 8-6155] done synthesizing module 'soc_pb_spi_master' (10#1) [E:/_processor_cores/nano-cpu32k/sopc/rtl/soc_pb_spi_master.v:23]
INFO: [Synth 8-6157] synthesizing module 'soc_pb_uart' [E:/_processor_cores/nano-cpu32k/sopc/rtl/soc_pb_uart.v:44]
	Parameter RX_S_DETECT bound to: 2'b00 
	Parameter RX_S_PENDING bound to: 2'b01 
	Parameter RX_S_SHIFT bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [E:/_processor_cores/nano-cpu32k/sopc/rtl/soc_pb_uart.v:155]
INFO: [Synth 8-6157] synthesizing module 'sco_fifo_asclk' [E:/_processor_cores/nano-cpu32k/sopc/rtl/soc_fifo_asclk.v:16]
	Parameter DW bound to: 8 - type: integer 
	Parameter AW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sco_fifo_asclk' (11#1) [E:/_processor_cores/nano-cpu32k/sopc/rtl/soc_fifo_asclk.v:16]
INFO: [Synth 8-155] case statement is not full and has no default [E:/_processor_cores/nano-cpu32k/sopc/rtl/soc_pb_uart.v:336]
INFO: [Synth 8-6155] done synthesizing module 'soc_pb_uart' (12#1) [E:/_processor_cores/nano-cpu32k/sopc/rtl/soc_pb_uart.v:44]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k.v:18]
	Parameter CPU_RESET_VECTOR bound to: -2147483648 - type: integer 
	Parameter IRQ_N_TSC bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_i_mmu' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:18]
	Parameter TLB_NSETS_LOG2 bound to: 7 - type: integer 
	Parameter CPU_RESET_VECTOR bound to: -2147483648 - type: integer 
	Parameter VPN_SHIFT bound to: 13 - type: integer 
	Parameter PPN_SHIFT bound to: 13 - type: integer 
	Parameter VPN_DW bound to: 19 - type: integer 
	Parameter PPN_DW bound to: 19 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_cell_pipebuf' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_pipebuf.v:22]
	Parameter DW bound to: 32 - type: integer 
	Parameter ENABLE_BYPASS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_cell_dff_lr__parameterized0' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:22]
	Parameter DW bound to: 32 - type: integer 
	Parameter RST_VECTOR bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_cell_dff_lr__parameterized0' (12#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_cell_pipebuf' (13#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_pipebuf.v:22]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_cell_dff_lr__parameterized1' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:22]
	Parameter DW bound to: 32 - type: integer 
	Parameter RST_VECTOR bound to: 2147483644 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_cell_dff_lr__parameterized1' (13#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:22]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_cell_dff_lr__parameterized2' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:22]
	Parameter DW bound to: 32 - type: integer 
	Parameter RST_VECTOR bound to: -2147483648 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_cell_dff_lr__parameterized2' (13#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:22]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_cell_dff_lr__parameterized3' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:22]
	Parameter DW bound to: 13 - type: integer 
	Parameter RST_VECTOR bound to: 13'b0000000000000 
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_cell_dff_lr__parameterized3' (13#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:22]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_cell_dff_lr__parameterized4' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:22]
	Parameter DW bound to: 19 - type: integer 
	Parameter RST_VECTOR bound to: 19'b0000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_cell_dff_lr__parameterized4' (13#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:22]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_cell_tdpram_sclk' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_tdpram_sclk.v:28]
	Parameter AW bound to: 7 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter ENABLE_READ_ENABLE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_cell_tdpram_sclk' (14#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_tdpram_sclk.v:28]
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_i_mmu' (15#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:18]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_d_mmu' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_d_mmu.v:18]
	Parameter TLB_NSETS_LOG2 bound to: 7 - type: integer 
	Parameter VPN_SHIFT bound to: 13 - type: integer 
	Parameter PPN_SHIFT bound to: 13 - type: integer 
	Parameter VPN_DW bound to: 19 - type: integer 
	Parameter PPN_DW bound to: 19 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_cell_dff_lr__parameterized5' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:22]
	Parameter DW bound to: 4 - type: integer 
	Parameter RST_VECTOR bound to: 4'b0000 
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_cell_dff_lr__parameterized5' (15#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_d_mmu' (16#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_d_mmu.v:18]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_i_cache' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_cache.v:18]
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_i_cache' (17#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_cache.v:18]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_d_cache' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_d_cache.v:18]
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_d_cache' (18#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_d_cache.v:18]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_irqc' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_irqc.v:18]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_cell_dff_r' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_r.v:22]
	Parameter DW bound to: 32 - type: integer 
	Parameter RST_VECTOR bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_cell_dff_r' (19#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_r.v:22]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_cell_dff_lr__parameterized6' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:22]
	Parameter DW bound to: 32 - type: integer 
	Parameter RST_VECTOR bound to: -1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_cell_dff_lr__parameterized6' (19#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:22]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_cell_dff_r__parameterized0' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_r.v:22]
	Parameter DW bound to: 1 - type: integer 
	Parameter RST_VECTOR bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_cell_dff_r__parameterized0' (19#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_r.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_irqc' (20#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_irqc.v:18]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_tsc' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_tsc.v:18]
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_tsc' (21#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_tsc.v:18]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_core' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_core.v:18]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_regfile' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_regfile.v:22]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_cell_sdpram_sclk' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_sdpram_sclk.v:22]
	Parameter AW bound to: 5 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter ENABLE_BYPASS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_cell_sdpram_sclk' (22#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_sdpram_sclk.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_regfile' (23#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_regfile.v:22]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_psr' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_psr.v:18]
	Parameter CPUID_VER bound to: 8'b00000001 
	Parameter CPUID_REV bound to: 10'b0000000000 
	Parameter CPUID_FIMM bound to: 1'b1 
	Parameter CPUID_FDMM bound to: 1'b1 
	Parameter CPUID_FICA bound to: 1'b0 
	Parameter CPUID_FDCA bound to: 1'b0 
	Parameter CPUID_FDBG bound to: 1'b0 
	Parameter CPUID_FFPU bound to: 1'b0 
	Parameter CPUID_FIRQC bound to: 1'b1 
	Parameter CPUID_FTSC bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_cell_dff_lr__parameterized7' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:22]
	Parameter DW bound to: 1 - type: integer 
	Parameter RST_VECTOR bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_cell_dff_lr__parameterized7' (23#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:22]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_cell_dff_lr__parameterized8' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:22]
	Parameter DW bound to: 10 - type: integer 
	Parameter RST_VECTOR bound to: 10'b0000000000 
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_cell_dff_lr__parameterized8' (23#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_psr' (24#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_psr.v:18]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_ifu' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_ifu.v:18]
	Parameter ENABLE_BYPASS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_ipdu' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_ipdu.v:18]
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_ipdu' (25#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_ipdu.v:18]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_cell_dff_lr__parameterized9' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:22]
	Parameter DW bound to: 3 - type: integer 
	Parameter RST_VECTOR bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_cell_dff_lr__parameterized9' (25#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:22]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_cell_dff_lr__parameterized10' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:22]
	Parameter DW bound to: 30 - type: integer 
	Parameter RST_VECTOR bound to: 30'b000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_cell_dff_lr__parameterized10' (25#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_ifu' (26#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_ifu.v:18]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_bpu' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_bpu.v:18]
	Parameter BPU_JMPREL_STRATEGY bound to: always_taken - type: string 
WARNING: [Synth 8-3848] Net bpu_jmprel in module/entity ncpu32k_bpu does not have driver. [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_bpu.v:27]
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_bpu' (27#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_bpu.v:18]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_idu' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_idu.v:18]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_cell_pipebuf__parameterized0' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_pipebuf.v:22]
	Parameter DW bound to: 1 - type: integer 
	Parameter ENABLE_BYPASS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_cell_pipebuf__parameterized0' (27#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_pipebuf.v:22]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_cell_dff_lr__parameterized11' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:22]
	Parameter DW bound to: 6 - type: integer 
	Parameter RST_VECTOR bound to: 6'b000000 
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_cell_dff_lr__parameterized11' (27#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:22]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_cell_dff_lr__parameterized12' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:22]
	Parameter DW bound to: 9 - type: integer 
	Parameter RST_VECTOR bound to: 9'b000000000 
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_cell_dff_lr__parameterized12' (27#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:22]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_cell_dff_lr__parameterized13' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:22]
	Parameter DW bound to: 2 - type: integer 
	Parameter RST_VECTOR bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_cell_dff_lr__parameterized13' (27#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:22]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_cell_dff_lr__parameterized14' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:22]
	Parameter DW bound to: 5 - type: integer 
	Parameter RST_VECTOR bound to: 5'b00000 
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_cell_dff_lr__parameterized14' (27#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_idu' (28#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_idu.v:18]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_ieu' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_ieu.v:18]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_ie_au' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_ie_au.v:18]
WARNING: [Synth 8-3848] Net au_mul in module/entity ncpu32k_ie_au does not have driver. [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_ie_au.v:32]
WARNING: [Synth 8-3848] Net au_div in module/entity ncpu32k_ie_au does not have driver. [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_ie_au.v:33]
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_ie_au' (29#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_ie_au.v:18]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_ie_lu' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_ie_lu.v:18]
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_ie_lu' (30#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_ie_lu.v:18]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_ie_mu' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_ie_mu.v:18]
	Parameter ENABLE_PIPEBUF_BYPASS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_ie_mu' (31#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_ie_mu.v:18]
INFO: [Synth 8-6157] synthesizing module 'ncpu32k_ie_eu' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_ie_eu.v:18]
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_ie_eu' (32#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_ie_eu.v:18]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_ieu.v:301]
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_ieu' (33#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_ieu.v:18]
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k_core' (34#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_core.v:18]
WARNING: [Synth 8-3848] Net msr_psr_icae in module/entity ncpu32k does not have driver. [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k.v:227]
WARNING: [Synth 8-3848] Net msr_psr_dcae in module/entity ncpu32k does not have driver. [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k.v:255]
INFO: [Synth 8-6155] done synthesizing module 'ncpu32k' (35#1) [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k.v:18]
INFO: [Synth 8-6155] done synthesizing module 'soc_toplevel' (36#1) [E:/_processor_cores/nano-cpu32k/sopc/rtl/soc_toplevel.v:23]
INFO: [Synth 8-6155] done synthesizing module 'toplevel' (37#1) [E:/_processor_cores/nano-cpu32k/sopc/fpga/xilinx-spartan6/ncpu32k-spartan6/toplevel.v:21]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port clk
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port rst_n
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_1[31]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_1[30]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_1[29]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_1[28]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_1[27]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_1[26]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_1[25]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_1[24]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_1[23]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_1[22]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_1[21]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_1[20]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_1[19]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_1[18]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_1[17]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_1[16]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_1[15]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_1[14]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_2[31]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_2[30]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_2[29]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_2[28]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_2[27]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_2[26]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_2[25]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_2[24]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_2[23]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_2[22]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_2[21]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_2[20]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_2[19]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_2[18]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_2[17]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_2[16]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_2[15]
WARNING: [Synth 8-3331] design ncpu32k_ie_eu has unconnected port ieu_operand_2[14]
WARNING: [Synth 8-3331] design ncpu32k_ie_lu has unconnected port clk
WARNING: [Synth 8-3331] design ncpu32k_ie_lu has unconnected port rst_n
WARNING: [Synth 8-3331] design ncpu32k_ie_lu has unconnected port ieu_lu_opc_bus[2]
WARNING: [Synth 8-3331] design ncpu32k_ie_lu has unconnected port ieu_lu_opc_bus[1]
WARNING: [Synth 8-3331] design ncpu32k_ie_lu has unconnected port ieu_lu_opc_bus[0]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_mul[31]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_mul[30]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_mul[29]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_mul[28]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_mul[27]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_mul[26]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_mul[25]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_mul[24]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_mul[23]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_mul[22]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_mul[21]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_mul[20]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_mul[19]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_mul[18]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_mul[17]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_mul[16]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_mul[15]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_mul[14]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_mul[13]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_mul[12]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_mul[11]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_mul[10]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_mul[9]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_mul[8]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_mul[7]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_mul[6]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_mul[5]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_mul[4]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_mul[3]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_mul[2]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_mul[1]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_mul[0]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_div[31]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_div[30]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_div[29]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_div[28]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_div[27]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_div[26]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_div[25]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_div[24]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_div[23]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_div[22]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_div[21]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_div[20]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_div[19]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_div[18]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_div[17]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_div[16]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_div[15]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_div[14]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_div[13]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_div[12]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_div[11]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_div[10]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_div[9]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_div[8]
WARNING: [Synth 8-3331] design ncpu32k_ie_au has unconnected port au_div[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 599.207 ; gain = 250.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[31] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:96]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[30] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:96]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[29] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:96]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[28] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:96]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[27] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:96]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[26] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:96]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[25] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:96]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[24] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:96]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[23] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:96]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[22] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:96]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[21] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:96]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[20] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:96]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[19] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:96]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[18] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:96]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[17] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:96]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[16] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:96]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[15] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:96]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[14] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:96]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[13] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:96]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[12] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:96]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[11] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:96]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[10] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:96]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[9] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:96]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[8] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:96]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[7] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:96]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[6] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:96]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[5] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:96]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[4] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:96]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[3] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:96]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[2] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:96]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[1] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:96]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[0] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:96]
WARNING: [Synth 8-3295] tying undriven pin tlb_l_sclk:din_a[31] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:187]
WARNING: [Synth 8-3295] tying undriven pin tlb_l_sclk:din_a[30] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:187]
WARNING: [Synth 8-3295] tying undriven pin tlb_l_sclk:din_a[29] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:187]
WARNING: [Synth 8-3295] tying undriven pin tlb_l_sclk:din_a[28] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:187]
WARNING: [Synth 8-3295] tying undriven pin tlb_l_sclk:din_a[27] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:187]
WARNING: [Synth 8-3295] tying undriven pin tlb_l_sclk:din_a[26] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:187]
WARNING: [Synth 8-3295] tying undriven pin tlb_l_sclk:din_a[25] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:187]
WARNING: [Synth 8-3295] tying undriven pin tlb_l_sclk:din_a[24] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:187]
WARNING: [Synth 8-3295] tying undriven pin tlb_l_sclk:din_a[23] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:187]
WARNING: [Synth 8-3295] tying undriven pin tlb_l_sclk:din_a[22] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:187]
WARNING: [Synth 8-3295] tying undriven pin tlb_l_sclk:din_a[21] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:187]
WARNING: [Synth 8-3295] tying undriven pin tlb_l_sclk:din_a[20] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:187]
WARNING: [Synth 8-3295] tying undriven pin tlb_l_sclk:din_a[19] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:187]
WARNING: [Synth 8-3295] tying undriven pin tlb_l_sclk:din_a[18] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:187]
WARNING: [Synth 8-3295] tying undriven pin tlb_l_sclk:din_a[17] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:187]
WARNING: [Synth 8-3295] tying undriven pin tlb_l_sclk:din_a[16] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:187]
WARNING: [Synth 8-3295] tying undriven pin tlb_l_sclk:din_a[15] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:187]
WARNING: [Synth 8-3295] tying undriven pin tlb_l_sclk:din_a[14] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:187]
WARNING: [Synth 8-3295] tying undriven pin tlb_l_sclk:din_a[13] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:187]
WARNING: [Synth 8-3295] tying undriven pin tlb_l_sclk:din_a[12] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:187]
WARNING: [Synth 8-3295] tying undriven pin tlb_l_sclk:din_a[11] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:187]
WARNING: [Synth 8-3295] tying undriven pin tlb_l_sclk:din_a[10] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:187]
WARNING: [Synth 8-3295] tying undriven pin tlb_l_sclk:din_a[9] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:187]
WARNING: [Synth 8-3295] tying undriven pin tlb_l_sclk:din_a[8] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:187]
WARNING: [Synth 8-3295] tying undriven pin tlb_l_sclk:din_a[7] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:187]
WARNING: [Synth 8-3295] tying undriven pin tlb_l_sclk:din_a[6] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:187]
WARNING: [Synth 8-3295] tying undriven pin tlb_l_sclk:din_a[5] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:187]
WARNING: [Synth 8-3295] tying undriven pin tlb_l_sclk:din_a[4] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:187]
WARNING: [Synth 8-3295] tying undriven pin tlb_l_sclk:din_a[3] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:187]
WARNING: [Synth 8-3295] tying undriven pin tlb_l_sclk:din_a[2] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:187]
WARNING: [Synth 8-3295] tying undriven pin tlb_l_sclk:din_a[1] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:187]
WARNING: [Synth 8-3295] tying undriven pin tlb_l_sclk:din_a[0] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:187]
WARNING: [Synth 8-3295] tying undriven pin tlb_h_sclk:din_a[31] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:212]
WARNING: [Synth 8-3295] tying undriven pin tlb_h_sclk:din_a[30] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:212]
WARNING: [Synth 8-3295] tying undriven pin tlb_h_sclk:din_a[29] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:212]
WARNING: [Synth 8-3295] tying undriven pin tlb_h_sclk:din_a[28] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:212]
WARNING: [Synth 8-3295] tying undriven pin tlb_h_sclk:din_a[27] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:212]
WARNING: [Synth 8-3295] tying undriven pin tlb_h_sclk:din_a[26] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:212]
WARNING: [Synth 8-3295] tying undriven pin tlb_h_sclk:din_a[25] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:212]
WARNING: [Synth 8-3295] tying undriven pin tlb_h_sclk:din_a[24] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:212]
WARNING: [Synth 8-3295] tying undriven pin tlb_h_sclk:din_a[23] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:212]
WARNING: [Synth 8-3295] tying undriven pin tlb_h_sclk:din_a[22] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:212]
WARNING: [Synth 8-3295] tying undriven pin tlb_h_sclk:din_a[21] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:212]
WARNING: [Synth 8-3295] tying undriven pin tlb_h_sclk:din_a[20] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:212]
WARNING: [Synth 8-3295] tying undriven pin tlb_h_sclk:din_a[19] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:212]
WARNING: [Synth 8-3295] tying undriven pin tlb_h_sclk:din_a[18] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:212]
WARNING: [Synth 8-3295] tying undriven pin tlb_h_sclk:din_a[17] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:212]
WARNING: [Synth 8-3295] tying undriven pin tlb_h_sclk:din_a[16] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:212]
WARNING: [Synth 8-3295] tying undriven pin tlb_h_sclk:din_a[15] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:212]
WARNING: [Synth 8-3295] tying undriven pin tlb_h_sclk:din_a[14] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:212]
WARNING: [Synth 8-3295] tying undriven pin tlb_h_sclk:din_a[13] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:212]
WARNING: [Synth 8-3295] tying undriven pin tlb_h_sclk:din_a[12] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:212]
WARNING: [Synth 8-3295] tying undriven pin tlb_h_sclk:din_a[11] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:212]
WARNING: [Synth 8-3295] tying undriven pin tlb_h_sclk:din_a[10] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:212]
WARNING: [Synth 8-3295] tying undriven pin tlb_h_sclk:din_a[9] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:212]
WARNING: [Synth 8-3295] tying undriven pin tlb_h_sclk:din_a[8] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:212]
WARNING: [Synth 8-3295] tying undriven pin tlb_h_sclk:din_a[7] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:212]
WARNING: [Synth 8-3295] tying undriven pin tlb_h_sclk:din_a[6] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:212]
WARNING: [Synth 8-3295] tying undriven pin tlb_h_sclk:din_a[5] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:212]
WARNING: [Synth 8-3295] tying undriven pin tlb_h_sclk:din_a[4] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:212]
WARNING: [Synth 8-3295] tying undriven pin tlb_h_sclk:din_a[3] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:212]
WARNING: [Synth 8-3295] tying undriven pin tlb_h_sclk:din_a[2] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:212]
WARNING: [Synth 8-3295] tying undriven pin tlb_h_sclk:din_a[1] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:212]
WARNING: [Synth 8-3295] tying undriven pin tlb_h_sclk:din_a[0] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_i_mmu.v:212]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[31] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_d_mmu.v:80]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[30] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_d_mmu.v:80]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[29] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_d_mmu.v:80]
WARNING: [Synth 8-3295] tying undriven pin pipebuf_ifu:din[28] to constant 0 [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_d_mmu.v:80]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 599.207 ; gain = 250.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 599.207 ; gain = 250.301
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/_processor_cores/nano-cpu32k/sopc/fpga/xilinx-spartan6/ncpu32k-spartan6/ncpu32k-spartan6.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'dcm_clkt'
Finished Parsing XDC File [e:/_processor_cores/nano-cpu32k/sopc/fpga/xilinx-spartan6/ncpu32k-spartan6/ncpu32k-spartan6.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'dcm_clkt'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFG => IBUF: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1115.320 ; gain = 1.793
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 1115.477 ; gain = 766.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 1115.477 ; gain = 766.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for dcm_clkt. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 1115.477 ; gain = 766.570
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "sdr_w_rdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_v_reg[0][63]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element rptr_b_reg_rep was removed.  [E:/_processor_cores/nano-cpu32k/sopc/rtl/soc_fifo_asclk.v:38]
INFO: [Synth 8-802] inferred FSM for state register 'rx_status_r_reg' in module 'soc_pb_uart'
INFO: [Synth 8-802] inferred FSM for state register 'tx_status_reg' in module 'soc_pb_uart'
INFO: [Synth 8-5544] ROM "LCR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_smpl_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_status_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_status" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mu_load_size1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "we_msk_16b" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal genblk2[1].mem_vector_reg was recognized as a true dual port RAM template.
Block RAM genblk2[1].mem_vector_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RX_S_DETECT |                               00 |                               00
            RX_S_PENDING |                               01 |                               01
              RX_S_SHIFT |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_status_r_reg' using encoding 'sequential' in module 'soc_pb_uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_status_reg' using encoding 'one-hot' in module 'soc_pb_uart'
INFO: [Synth 8-3971] The signal mem_vector_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:58 . Memory (MB): peak = 1115.477 ; gain = 766.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 39    
	               30 Bit    Registers := 5     
	               25 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               19 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 264   
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 16    
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 265   
	                1 Bit    Registers := 357   
+---RAMs : 
	             256K Bit         RAMs := 1     
	              16K Bit         RAMs := 1     
	               4K Bit         RAMs := 4     
	             1024 Bit         RAMs := 2     
	              256 Bit         RAMs := 1     
	              128 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 59    
	   2 Input     30 Bit        Muxes := 8     
	   2 Input     25 Bit        Muxes := 1     
	   6 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 65    
	   2 Input     13 Bit        Muxes := 4     
	   8 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 30    
	   9 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 10    
	  11 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
	   8 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 627   
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 518   
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pb_fb_DRAM_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 4     
	   8 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  11 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 1     
Module ncpu32k_cell_tdpram_aclkd_sclk 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module pb_fb_L2_cache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 256   
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 258   
	                1 Bit    Registers := 265   
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   6 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 64    
	   6 Input      9 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 26    
	   5 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 518   
	   2 Input      1 Bit        Muxes := 586   
Module ncpu32k_cell_dff_lr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pb_fb_arbiter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module pb_fb_bootrom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
Module soc_pb_spi_master 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module sco_fifo_asclk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      5 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module soc_pb_uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 7     
Module ncpu32k_cell_dff_lr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ncpu32k_cell_dff_lr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ncpu32k_cell_dff_lr__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ncpu32k_cell_dff_lr__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module ncpu32k_cell_dff_lr__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module ncpu32k_cell_tdpram_sclk 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module ncpu32k_i_mmu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module ncpu32k_cell_dff_lr__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ncpu32k_d_mmu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ncpu32k_cell_dff_r 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ncpu32k_cell_dff_lr__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ncpu32k_cell_dff_r__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ncpu32k_irqc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ncpu32k_tsc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module ncpu32k_cell_sdpram_sclk 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ncpu32k_cell_dff_lr__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ncpu32k_cell_dff_lr__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ncpu32k_psr 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module ncpu32k_cell_dff_lr__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ncpu32k_cell_dff_lr__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
Module ncpu32k_ifu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 1     
Module ncpu32k_cell_dff_lr__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ncpu32k_cell_dff_lr__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module ncpu32k_cell_dff_lr__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ncpu32k_cell_dff_lr__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module ncpu32k_idu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module ncpu32k_ie_au 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ncpu32k_ie_lu 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module ncpu32k_ie_mu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module ncpu32k_ie_eu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ncpu32k_ieu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module soc_toplevel 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'tlb_h_sclk/enable_read_enable.ram_vld_a_r_reg' into 'tlb_l_sclk/enable_read_enable.ram_vld_a_r_reg' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_tdpram_sclk.v:102]
INFO: [Synth 8-4471] merging register 'tlb_h_sclk/enable_read_enable.ram_vld_b_r_reg' into 'tlb_l_sclk/enable_read_enable.ram_vld_b_r_reg' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_tdpram_sclk.v:103]
WARNING: [Synth 8-6014] Unused sequential element pipebuf_ifu/dff_dout/Q_reg was removed.  [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:35]
WARNING: [Synth 8-6014] Unused sequential element tlb_h_sclk/enable_read_enable.ram_vld_a_r_reg was removed.  [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_tdpram_sclk.v:102]
WARNING: [Synth 8-6014] Unused sequential element tlb_h_sclk/enable_read_enable.ram_vld_b_r_reg was removed.  [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_tdpram_sclk.v:103]
INFO: [Synth 8-4471] merging register 'tlb_h_sclk/enable_read_enable.ram_vld_a_r_reg' into 'tlb_l_sclk/enable_read_enable.ram_vld_a_r_reg' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_tdpram_sclk.v:102]
INFO: [Synth 8-4471] merging register 'tlb_h_sclk/enable_read_enable.ram_vld_b_r_reg' into 'tlb_l_sclk/enable_read_enable.ram_vld_b_r_reg' [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_tdpram_sclk.v:103]
WARNING: [Synth 8-6014] Unused sequential element pipebuf_ifu/dff_dout/Q_reg was removed.  [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:35]
WARNING: [Synth 8-6014] Unused sequential element tlb_h_sclk/enable_read_enable.ram_vld_a_r_reg was removed.  [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_tdpram_sclk.v:102]
WARNING: [Synth 8-6014] Unused sequential element tlb_h_sclk/enable_read_enable.ram_vld_b_r_reg was removed.  [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_tdpram_sclk.v:103]
WARNING: [Synth 8-6014] Unused sequential element idu/pipebuf_ifu/dff_dout/Q_reg was removed.  [E:/_processor_cores/nano-cpu32k/rtl/ncpu32k/ncpu32k_cell_dff_lr.v:35]
WARNING: [Synth 8-6014] Unused sequential element soc/fb_DRAM_ctrl/sdr_cmd_bst_we_ack_reg was removed.  [E:/_processor_cores/nano-cpu32k/rtl/pb_fb_DRAM_ctrl/pb_fb_DRAM_ctrl.v:115]
WARNING: [Synth 8-3917] design toplevel has port DRAM_CKE driven by constant 1
INFO: [Synth 8-3971] The signal genblk1[1].mem_vector_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element soc/ncpu32k/i_mmu/tlb_l_sclk/mem_vector_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element soc/ncpu32k/i_mmu/tlb_h_sclk/mem_vector_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element soc/ncpu32k/d_mmu/tlb_l_sclk/mem_vector_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element soc/ncpu32k/d_mmu/tlb_h_sclk/mem_vector_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/dff_id_nxt/Q_reg[1]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/dff_id_nxt/Q_reg[0]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/dff_id/Q_reg[1]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/dff_id/Q_reg[0]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_a_r_reg[12]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_a_r_reg[11]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_a_r_reg[10]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_a_r_reg[9]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_a_r_reg[8]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_a_r_reg[7]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_a_r_reg[6]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_a_r_reg[5]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_a_r_reg[4]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_a_r_reg[3]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_a_r_reg[2]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_a_r_reg[1]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_h_sclk/enable_read_enable.last_a_r_reg[12]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_h_sclk/enable_read_enable.last_a_r_reg[11]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_h_sclk/enable_read_enable.last_a_r_reg[10]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_h_sclk/enable_read_enable.last_a_r_reg[9]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_h_sclk/enable_read_enable.last_a_r_reg[8]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_h_sclk/enable_read_enable.last_a_r_reg[7]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_h_sclk/enable_read_enable.last_a_r_reg[6]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_h_sclk/enable_read_enable.last_a_r_reg[5]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_h_sclk/enable_read_enable.last_a_r_reg[2]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_h_sclk/enable_read_enable.last_a_r_reg[1]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_h_sclk/enable_read_enable.last_a_r_reg[0]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/d_mmu/tlb_l_sclk/enable_read_enable.last_a_r_reg[12]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/d_mmu/tlb_l_sclk/enable_read_enable.last_a_r_reg[11]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/d_mmu/tlb_l_sclk/enable_read_enable.last_a_r_reg[10]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/d_mmu/tlb_l_sclk/enable_read_enable.last_a_r_reg[9]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/d_mmu/tlb_l_sclk/enable_read_enable.last_a_r_reg[8]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/d_mmu/tlb_l_sclk/enable_read_enable.last_a_r_reg[7]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/d_mmu/tlb_l_sclk/enable_read_enable.last_a_r_reg[6]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/d_mmu/tlb_l_sclk/enable_read_enable.last_a_r_reg[5]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/d_mmu/tlb_l_sclk/enable_read_enable.last_a_r_reg[4]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/d_mmu/tlb_l_sclk/enable_read_enable.last_a_r_reg[3]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/d_mmu/tlb_l_sclk/enable_read_enable.last_a_r_reg[2]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/d_mmu/tlb_l_sclk/enable_read_enable.last_a_r_reg[1]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/d_mmu/tlb_h_sclk/enable_read_enable.last_a_r_reg[12]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/d_mmu/tlb_h_sclk/enable_read_enable.last_a_r_reg[11]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/d_mmu/tlb_h_sclk/enable_read_enable.last_a_r_reg[10]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/d_mmu/tlb_h_sclk/enable_read_enable.last_a_r_reg[9]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/d_mmu/tlb_h_sclk/enable_read_enable.last_a_r_reg[8]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/d_mmu/tlb_h_sclk/enable_read_enable.last_a_r_reg[7]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/d_mmu/tlb_h_sclk/enable_read_enable.last_a_r_reg[2]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/d_mmu/tlb_h_sclk/enable_read_enable.last_a_r_reg[1]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/d_mmu/tlb_h_sclk/enable_read_enable.last_a_r_reg[0]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/tsc/dff_tcr_r/Q_reg[30]) is unused and will be removed from module toplevel.
INFO: [Synth 8-3886] merging instance 'soc/pb_uart/tx_fifo/wptr_g_reg[4]' (FDC) to 'soc/pb_uart/tx_fifo/wptr_b_reg[4]'
INFO: [Synth 8-3886] merging instance 'soc/pb_uart/rx_fifo/wptr_g_reg[4]' (FDC) to 'soc/pb_uart/rx_fifo/wptr_b_reg[4]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/d_mmu/dff_tgt_page_offset_r/Q_reg[12]' (FDCE) to 'soc/ncpu32k/d_mmu/dff_tlb/Q_reg[12]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/i_mmu/dff_tgt_page_offset_r/Q_reg[12]' (FDCE) to 'soc/ncpu32k/i_mmu/dff_tlb/Q_reg[12]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/d_mmu/dff_tlb/Q_reg[13]' (FDCE) to 'soc/ncpu32k/d_mmu/dff_tgt_vpn_r/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/i_mmu/dff_tlb/Q_reg[13]' (FDCE) to 'soc/ncpu32k/i_mmu/dff_tgt_vpn_r/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/d_mmu/dff_tlb/Q_reg[14]' (FDCE) to 'soc/ncpu32k/d_mmu/dff_tgt_vpn_r/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/i_mmu/dff_tlb/Q_reg[14]' (FDCE) to 'soc/ncpu32k/i_mmu/dff_tgt_vpn_r/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/i_mmu/dff_tgt_vpn_r/Q_reg[2]' (FDCE) to 'soc/ncpu32k/i_mmu/dff_tlb/Q_reg[15]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/d_mmu/dff_tgt_page_offset_r/Q_reg[3]' (FDCE) to 'soc/ncpu32k/d_mmu/dff_tlb/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/i_mmu/dff_tgt_page_offset_r/Q_reg[3]' (FDCE) to 'soc/ncpu32k/i_mmu/dff_tlb/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/d_mmu/dff_tgt_page_offset_r/Q_reg[4]' (FDCE) to 'soc/ncpu32k/d_mmu/dff_tlb/Q_reg[4]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/i_mmu/dff_tgt_page_offset_r/Q_reg[4]' (FDCE) to 'soc/ncpu32k/i_mmu/dff_tlb/Q_reg[4]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/d_mmu/dff_tgt_page_offset_r/Q_reg[5]' (FDCE) to 'soc/ncpu32k/d_mmu/dff_tlb/Q_reg[5]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/i_mmu/dff_tgt_page_offset_r/Q_reg[5]' (FDCE) to 'soc/ncpu32k/i_mmu/dff_tlb/Q_reg[5]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[16]' (FDC) to 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[17]' (FDC) to 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[18]' (FDC) to 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[19]' (FDC) to 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[20]' (FDC) to 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[21]' (FDC) to 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[22]' (FDC) to 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[23]' (FDC) to 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[24]' (FDC) to 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[25]' (FDC) to 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[26]' (FDC) to 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[27]' (FDC) to 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[28]' (FDC) to 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[29]' (FDC) to 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[30]' (FDC) to 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[31]' (FDC) to 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[15]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[2]' (FDC) to 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[15]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[3]' (FDC) to 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[15]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[4]' (FDC) to 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[15]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[5]' (FDC) to 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[15]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[6]' (FDC) to 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[15]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[7]' (FDC) to 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[15]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[8]' (FDC) to 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[15]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[9]' (FDC) to 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[15]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[10]' (FDC) to 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[15]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[11]' (FDC) to 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[15]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[12]' (FDC) to 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[15]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[13]' (FDC) to 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[15]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[14]' (FDC) to 'soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/ncpu32k/irqc/dff_msr_irqc_irr/Q_reg[15] )
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/d_mmu/tlb_l_sclk/enable_read_enable.ram_vld_b_r_reg' (FDP) to 'soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.ram_vld_b_r_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.ram_vld_b_r_reg )
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/i_mmu/dff_id_nxt/Q_reg[31]' (FDCE) to 'soc/ncpu32k/i_mmu/dff_tgt_vpn_r/Q_reg[18]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/d_mmu/dff_tlb/Q_reg[15]' (FDCE) to 'soc/ncpu32k/d_mmu/dff_tgt_vpn_r/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/d_mmu/dff_tlb/Q_reg[16]' (FDCE) to 'soc/ncpu32k/d_mmu/dff_tgt_vpn_r/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/i_mmu/dff_tlb/Q_reg[16]' (FDCE) to 'soc/ncpu32k/i_mmu/dff_tgt_vpn_r/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/d_mmu/dff_tlb/Q_reg[17]' (FDCE) to 'soc/ncpu32k/d_mmu/dff_tgt_vpn_r/Q_reg[4]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/i_mmu/dff_tlb/Q_reg[17]' (FDCE) to 'soc/ncpu32k/i_mmu/dff_tgt_vpn_r/Q_reg[4]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/d_mmu/dff_tlb/Q_reg[18]' (FDCE) to 'soc/ncpu32k/d_mmu/dff_tgt_vpn_r/Q_reg[5]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/i_mmu/dff_tlb/Q_reg[18]' (FDCE) to 'soc/ncpu32k/i_mmu/dff_tgt_vpn_r/Q_reg[5]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/d_mmu/dff_tlb/Q_reg[19]' (FDCE) to 'soc/ncpu32k/d_mmu/dff_tgt_vpn_r/Q_reg[6]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/i_mmu/dff_tlb/Q_reg[19]' (FDCE) to 'soc/ncpu32k/i_mmu/dff_tgt_vpn_r/Q_reg[6]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/d_mmu/dff_tlb/Q_reg[20]' (FDCE) to 'soc/ncpu32k/d_mmu/dff_tgt_vpn_r/Q_reg[7]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/i_mmu/dff_tlb/Q_reg[20]' (FDCE) to 'soc/ncpu32k/i_mmu/dff_tgt_vpn_r/Q_reg[7]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/d_mmu/dff_tlb/Q_reg[21]' (FDCE) to 'soc/ncpu32k/d_mmu/dff_tgt_vpn_r/Q_reg[8]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/i_mmu/dff_tlb/Q_reg[21]' (FDCE) to 'soc/ncpu32k/i_mmu/dff_tgt_vpn_r/Q_reg[8]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/d_mmu/dff_tlb/Q_reg[22]' (FDCE) to 'soc/ncpu32k/d_mmu/dff_tgt_vpn_r/Q_reg[9]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/i_mmu/dff_tlb/Q_reg[22]' (FDCE) to 'soc/ncpu32k/i_mmu/dff_tgt_vpn_r/Q_reg[9]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/d_mmu/dff_tlb/Q_reg[23]' (FDCE) to 'soc/ncpu32k/d_mmu/dff_tgt_vpn_r/Q_reg[10]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/i_mmu/dff_tlb/Q_reg[23]' (FDCE) to 'soc/ncpu32k/i_mmu/dff_tgt_vpn_r/Q_reg[10]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/d_mmu/dff_tgt_page_offset_r/Q_reg[6]' (FDCE) to 'soc/ncpu32k/d_mmu/dff_tlb/Q_reg[6]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/i_mmu/dff_tgt_page_offset_r/Q_reg[6]' (FDCE) to 'soc/ncpu32k/i_mmu/dff_tlb/Q_reg[6]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/d_mmu/dff_tgt_page_offset_r/Q_reg[7]' (FDCE) to 'soc/ncpu32k/d_mmu/dff_tlb/Q_reg[7]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/i_mmu/dff_tgt_page_offset_r/Q_reg[7]' (FDCE) to 'soc/ncpu32k/i_mmu/dff_tlb/Q_reg[7]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/d_mmu/dff_tgt_page_offset_r/Q_reg[8]' (FDCE) to 'soc/ncpu32k/d_mmu/dff_tlb/Q_reg[8]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/i_mmu/dff_tgt_page_offset_r/Q_reg[8]' (FDCE) to 'soc/ncpu32k/i_mmu/dff_tlb/Q_reg[8]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/d_mmu/dff_tgt_page_offset_r/Q_reg[9]' (FDCE) to 'soc/ncpu32k/d_mmu/dff_tlb/Q_reg[9]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/i_mmu/dff_tgt_page_offset_r/Q_reg[9]' (FDCE) to 'soc/ncpu32k/i_mmu/dff_tlb/Q_reg[9]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/d_mmu/dff_tgt_page_offset_r/Q_reg[10]' (FDCE) to 'soc/ncpu32k/d_mmu/dff_tlb/Q_reg[10]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/i_mmu/dff_tgt_page_offset_r/Q_reg[10]' (FDCE) to 'soc/ncpu32k/i_mmu/dff_tlb/Q_reg[10]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/d_mmu/dff_tgt_page_offset_r/Q_reg[11]' (FDCE) to 'soc/ncpu32k/d_mmu/dff_tlb/Q_reg[11]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/i_mmu/dff_tgt_page_offset_r/Q_reg[11]' (FDCE) to 'soc/ncpu32k/i_mmu/dff_tlb/Q_reg[11]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/i_mmu/dff_tgt_vpn_r/Q_reg[11]' (FDCE) to 'soc/ncpu32k/i_mmu/dff_tlb/Q_reg[24]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/i_mmu/dff_tgt_vpn_r/Q_reg[12]' (FDCE) to 'soc/ncpu32k/i_mmu/dff_tlb/Q_reg[25]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/i_mmu/dff_tgt_vpn_r/Q_reg[13]' (FDCE) to 'soc/ncpu32k/i_mmu/dff_tlb/Q_reg[26]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/i_mmu/dff_tgt_vpn_r/Q_reg[14]' (FDCE) to 'soc/ncpu32k/i_mmu/dff_tlb/Q_reg[27]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/i_mmu/dff_tgt_vpn_r/Q_reg[15]' (FDCE) to 'soc/ncpu32k/i_mmu/dff_tlb/Q_reg[28]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/i_mmu/dff_tgt_vpn_r/Q_reg[16]' (FDCE) to 'soc/ncpu32k/i_mmu/dff_tlb/Q_reg[29]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/i_mmu/dff_tgt_vpn_r/Q_reg[17]' (FDCE) to 'soc/ncpu32k/i_mmu/dff_tlb/Q_reg[30]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/i_mmu/dff_tgt_vpn_r/Q_reg[18]' (FDCE) to 'soc/ncpu32k/i_mmu/dff_tlb/Q_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/L2_cache/sdr_cmd_addr_r_reg[0]' (FDE) to 'soc/L2_cache/sdr_cmd_addr_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'soc/L2_cache/sdr_cmd_addr_r_reg[1]' (FDE) to 'soc/L2_cache/sdr_cmd_addr_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'soc/L2_cache/sdr_cmd_addr_r_reg[2]' (FDE) to 'soc/L2_cache/sdr_cmd_addr_r_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/L2_cache /\sdr_cmd_addr_r_reg[3] )
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/core/idu/dff_imm_oper_r/Q_reg[18]' (FDCE) to 'soc/ncpu32k/core/idu/dff_imm_oper_r/Q_reg[19]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/core/idu/dff_imm_oper_r/Q_reg[19]' (FDCE) to 'soc/ncpu32k/core/idu/dff_imm_oper_r/Q_reg[20]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/core/idu/dff_imm_oper_r/Q_reg[20]' (FDCE) to 'soc/ncpu32k/core/idu/dff_imm_oper_r/Q_reg[21]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/core/idu/dff_imm_oper_r/Q_reg[21]' (FDCE) to 'soc/ncpu32k/core/idu/dff_imm_oper_r/Q_reg[22]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/core/idu/dff_imm_oper_r/Q_reg[22]' (FDCE) to 'soc/ncpu32k/core/idu/dff_imm_oper_r/Q_reg[23]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/core/idu/dff_imm_oper_r/Q_reg[23]' (FDCE) to 'soc/ncpu32k/core/idu/dff_imm_oper_r/Q_reg[24]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/core/idu/dff_imm_oper_r/Q_reg[24]' (FDCE) to 'soc/ncpu32k/core/idu/dff_imm_oper_r/Q_reg[25]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/core/idu/dff_imm_oper_r/Q_reg[25]' (FDCE) to 'soc/ncpu32k/core/idu/dff_imm_oper_r/Q_reg[26]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/core/idu/dff_imm_oper_r/Q_reg[26]' (FDCE) to 'soc/ncpu32k/core/idu/dff_imm_oper_r/Q_reg[27]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/core/idu/dff_imm_oper_r/Q_reg[27]' (FDCE) to 'soc/ncpu32k/core/idu/dff_imm_oper_r/Q_reg[28]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/core/idu/dff_imm_oper_r/Q_reg[28]' (FDCE) to 'soc/ncpu32k/core/idu/dff_imm_oper_r/Q_reg[29]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/core/idu/dff_imm_oper_r/Q_reg[29]' (FDCE) to 'soc/ncpu32k/core/idu/dff_imm_oper_r/Q_reg[30]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/core/idu/dff_imm_oper_r/Q_reg[30]' (FDCE) to 'soc/ncpu32k/core/idu/dff_imm_oper_r/Q_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/ncpu32k/d_mmu/dff_tgt_page_offset_r/Q_reg[0]' (FDCE) to 'soc/ncpu32k/d_mmu/dff_tlb/Q_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/ncpu32k/i_mmu/dff_tlb/Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/ncpu32k/core /\idu/dff_ieu_mu_store_size/Q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/fb_DRAM_ctrl/col_adr_r_reg[3] )
WARNING: [Synth 8-3332] Sequential element (addr_r_reg[1]) is unused and will be removed from module pb_fb_L2_cache.
WARNING: [Synth 8-3332] Sequential element (addr_r_reg[0]) is unused and will be removed from module pb_fb_L2_cache.
WARNING: [Synth 8-3332] Sequential element (sdr_cmd_addr_r_reg[3]) is unused and will be removed from module pb_fb_L2_cache.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_b_r_reg[31]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_b_r_reg[30]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_b_r_reg[29]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_b_r_reg[28]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_b_r_reg[27]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_b_r_reg[26]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_b_r_reg[25]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_b_r_reg[24]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_b_r_reg[23]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_b_r_reg[22]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_b_r_reg[21]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_b_r_reg[20]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_b_r_reg[19]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_b_r_reg[18]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_b_r_reg[17]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_b_r_reg[16]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_b_r_reg[15]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_b_r_reg[14]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_b_r_reg[13]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_b_r_reg[12]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_b_r_reg[11]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_b_r_reg[10]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_b_r_reg[9]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_b_r_reg[8]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_b_r_reg[7]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_b_r_reg[6]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_b_r_reg[5]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_b_r_reg[4]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_b_r_reg[3]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_b_r_reg[2]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_b_r_reg[1]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_l_sclk/enable_read_enable.last_b_r_reg[0]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_h_sclk/enable_read_enable.last_b_r_reg[31]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_h_sclk/enable_read_enable.last_b_r_reg[30]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_h_sclk/enable_read_enable.last_b_r_reg[29]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_h_sclk/enable_read_enable.last_b_r_reg[28]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_h_sclk/enable_read_enable.last_b_r_reg[27]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_h_sclk/enable_read_enable.last_b_r_reg[26]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_h_sclk/enable_read_enable.last_b_r_reg[25]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_h_sclk/enable_read_enable.last_b_r_reg[24]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_h_sclk/enable_read_enable.last_b_r_reg[23]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_h_sclk/enable_read_enable.last_b_r_reg[22]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_h_sclk/enable_read_enable.last_b_r_reg[21]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_h_sclk/enable_read_enable.last_b_r_reg[20]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_h_sclk/enable_read_enable.last_b_r_reg[19]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_h_sclk/enable_read_enable.last_b_r_reg[18]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_h_sclk/enable_read_enable.last_b_r_reg[17]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (soc/ncpu32k/i_mmu/tlb_h_sclk/enable_read_enable.last_b_r_reg[16]) is unused and will be removed from module toplevel.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Block RAM genblk1[1].mem_vector_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:02:07 . Memory (MB): peak = 1135.230 ; gain = 786.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                     | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ncpu32k_cell_tdpram_aclkd_sclk: | genblk2[1].mem_vector_reg | 8 K x 32(READ_FIRST)   | W | R | 8 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 8      | 
|pb_fb_bootrom:                  | mem_reg                   | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|ncpu32k_cell_tdpram_sclk:       | mem_vector_reg            | 128 x 32(WRITE_FIRST)  | W | R | 128 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|ncpu32k_cell_tdpram_sclk:       | mem_vector_reg            | 128 x 32(WRITE_FIRST)  | W | R | 128 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|ncpu32k_cell_tdpram_sclk:       | mem_vector_reg            | 128 x 32(WRITE_FIRST)  | W | R | 128 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|ncpu32k_cell_tdpram_sclk:       | mem_vector_reg            | 128 x 32(WRITE_FIRST)  | W | R | 128 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|ncpu32k_cell_sdpram_sclk:       | mem_vector_reg            | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ncpu32k_cell_sdpram_sclk:       | mem_vector_reg            | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------+-----------------------------+-----------+----------------------+----------------+
|Module Name    | RTL Object                  | Inference | Size (Depth x Width) | Primitives     | 
+---------------+-----------------------------+-----------+----------------------+----------------+
|\soc/L2_cache  | genblk5[1].cache_dirty_reg  | Implied   | 64 x 4               | RAM64X1S x 4   | 
|toplevel       | soc/pb_uart/rx_fifo/mem_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|toplevel       | soc/pb_uart/tx_fifo/mem_reg | Implied   | 16 x 8               | RAM32M x 2     | 
+---------------+-----------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance soc/L2_cache/cache_mem/i_0/genblk2[1].mem_vector_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/L2_cache/cache_mem/i_0/genblk2[1].mem_vector_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/L2_cache/cache_mem/i_0/genblk2[1].mem_vector_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/L2_cache/cache_mem/i_0/genblk2[1].mem_vector_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/L2_cache/cache_mem/i_0/genblk2[1].mem_vector_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/L2_cache/cache_mem/i_0/genblk2[1].mem_vector_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/L2_cache/cache_mem/i_0/genblk2[1].mem_vector_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/L2_cache/cache_mem/i_0/genblk2[1].mem_vector_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/L2_cache/cache_mem/i_0/genblk2[1].mem_vector_reg_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/L2_cache/cache_mem/i_0/genblk2[1].mem_vector_reg_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/L2_cache/cache_mem/i_0/genblk2[1].mem_vector_reg_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/L2_cache/cache_mem/i_0/genblk2[1].mem_vector_reg_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/L2_cache/cache_mem/i_0/genblk2[1].mem_vector_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/L2_cache/cache_mem/i_0/genblk2[1].mem_vector_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/L2_cache/cache_mem/i_0/genblk2[1].mem_vector_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/L2_cache/cache_mem/i_0/genblk2[1].mem_vector_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soci_16/soc/fb_bootrom/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/ncpu32k/i_/soc/ncpu32k/i_mmu/tlb_l_sclk/mem_vector_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/ncpu32k/i_/soc/ncpu32k/i_mmu/tlb_l_sclk/mem_vector_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/ncpu32k/i___0/soc/ncpu32k/i_mmu/tlb_h_sclk/mem_vector_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/ncpu32k/i___0/soc/ncpu32k/i_mmu/tlb_h_sclk/mem_vector_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soci_54/soc/ncpu32k/d_mmu/tlb_l_sclk/mem_vector_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soci_54/soc/ncpu32k/d_mmu/tlb_l_sclk/mem_vector_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soci_55/soc/ncpu32k/d_mmu/tlb_h_sclk/mem_vector_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soci_55/soc/ncpu32k/d_mmu/tlb_h_sclk/mem_vector_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/ncpu32k/core/i_0/regfile0/dpram_sclk0/mem_vector_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/ncpu32k/core/i_1/regfile0/dpram_sclk1/mem_vector_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_clkt/clk_in1' to pin 'IBUFG_inst/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_clkt/clk_out1' to pin 'dcm_clkt/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'dcm_clkt/clk_in1' to 'IBUFG_inst/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_clkt/clk_out2' to pin 'dcm_clkt/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'dcm_clkt/clk_in1' to 'IBUFG_inst/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_clkt/clk_out3' to pin 'dcm_clkt/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'dcm_clkt/clk_in1' to 'IBUFG_inst/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_clkt/clk_out4' to pin 'dcm_clkt/bbstub_clk_out4/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'dcm_clkt/clk_in1' to 'IBUFG_inst/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:08 ; elapsed = 00:02:21 . Memory (MB): peak = 1135.230 ; gain = 786.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
      : \soc/ncpu32k/core /ieu/i_2/specul_flush_ack
      : \soc/ncpu32k/core /ieu/specul_flush_ack
      : \soc/ncpu32k/core /ibus_flush_ack
      : soci_51/\soc/ncpu32k/ibus_flush_ack 
      : soci_51/\soc/ncpu32k/ibus_flush_req 
      : \soc/ncpu32k/core /ibus_flush_req
      : \soc/ncpu32k/core /i_7/ibus_flush_req
      : \soc/ncpu32k/core /i_7/ieu_in_ready
      : \soc/ncpu32k/core /ieu/ieu_in_ready
      : \soc/ncpu32k/core /ieu/i_2/ieu_in_ready
      : \soc/ncpu32k/core /ieu/i_2/specul_flush_ack
      : \soc/ncpu32k/core /ieu/specul_flush_ack
      : \soc/ncpu32k/core /ibus_flush_ack
      : soci_51/\soc/ncpu32k/ibus_flush_ack 
      : soci_51/\soc/ncpu32k/ibus_flush_req 
      : \soc/ncpu32k/core /ibus_flush_req
      : \soc/ncpu32k/core /i_7/ibus_flush_req
      : \soc/ncpu32k/core /i_7/sel0[0]
      : \soc/ncpu32k/core /ieu/specul_flush
      : \soc/ncpu32k/core /ieu/i_2/specul_flush
      : \soc/ncpu32k/core /\psr/msr_psr_cc_inferred /msr_psr_cc_nxt
      : \soc/ncpu32k/core /ieu/msr_psr_cc_nxt
      : \soc/ncpu32k/core /ieu/i_2/msr_psr_cc_nxt
      : \soc/ncpu32k/core /ieu/i_2/msr_epsr[0]
      : \soc/ncpu32k/core /ieu/msr_epsr[0]
      : \soc/ncpu32k/core /\psr/msr_epsr_inferred /msr_epsr[0]
      : \soc/ncpu32k/core /\psr/msr_epsr_inferred /msr_epsr_nxt[0]
      : \soc/ncpu32k/core /ieu/msr_epsr_nxt[0]
      : \soc/ncpu32k/core /ieu/i_2/msr_epsr_nxt[0]
      : \soc/ncpu32k/core /ieu/i_2/msr_psr_nold[0]
      : \soc/ncpu32k/core /ieu/msr_psr_nold[0]
      : \soc/ncpu32k/core /\psr/msr_psr_cc_inferred /msr_psr_cc
      : soci_51/\soc/ncpu32k/ibus_flush_req 
      : \soc/ncpu32k/core /ibus_flush_req
      : \soc/ncpu32k/core /i_7/ibus_flush_req
      : \soc/ncpu32k/core /i_7/sel0[0]
      : \soc/ncpu32k/core /ieu/specul_flush
      : \soc/ncpu32k/core /ieu/i_2/specul_flush
      : \soc/ncpu32k/core /ieu/i_2/specul_flush_ack
      : \soc/ncpu32k/core /ieu/specul_flush_ack
      : \soc/ncpu32k/core /ibus_flush_ack
      : soci_51/\soc/ncpu32k/ibus_flush_ack 
      : \soc/ncpu32k/core /ieu/i_2/msr_epsr[5]
      : \soc/ncpu32k/core /ieu/msr_epsr[5]
      : \soc/ncpu32k/core /\psr/msr_epsr_inferred /msr_epsr[5]
      : \soc/ncpu32k/core /\psr/msr_epsr_inferred /msr_epsr_nxt[5]
      : \soc/ncpu32k/core /ieu/msr_epsr_nxt[5]
      : \soc/ncpu32k/core /ieu/i_2/msr_epsr_nxt[5]
      : \soc/ncpu32k/core /ieu/i_2/msr_psr_nold[2]
      : \soc/ncpu32k/core /ieu/msr_psr_nold[5]
      : \soc/ncpu32k/core /i_8/msr_psr_nold[1]
      : \soc/ncpu32k/core /i_8/msr_psr_ire_nxt
      : \soc/ncpu32k/core /ieu/msr_psr_ire_nxt
      : \soc/ncpu32k/core /ieu/i_2/msr_psr_ire_nxt
      : \soc/ncpu32k/core /ieu/i_2/msr_epsr[4]
      : \soc/ncpu32k/core /ieu/msr_epsr[4]
      : \soc/ncpu32k/core /\psr/msr_epsr_inferred /msr_epsr[4]
      : \soc/ncpu32k/core /\psr/msr_epsr_inferred /msr_epsr_nxt[4]
      : \soc/ncpu32k/core /ieu/msr_epsr_nxt[4]
      : \soc/ncpu32k/core /ieu/i_2/msr_epsr_nxt[4]
      : \soc/ncpu32k/core /ieu/i_2/msr_psr_nold[1]
      : \soc/ncpu32k/core /ieu/msr_psr_nold[4]
      : \soc/ncpu32k/core /i_8/msr_psr_nold[0]
      : \soc/ncpu32k/core /i_8/msr_psr_rm_nxt
      : \soc/ncpu32k/core /ieu/msr_psr_rm_nxt
      : \soc/ncpu32k/core /ieu/i_2/msr_psr_rm_nxt
      : \soc/ncpu32k/core /ieu/i_2/msr_epsr[7]
      : \soc/ncpu32k/core /ieu/msr_epsr[7]
      : \soc/ncpu32k/core /\psr/msr_epsr_inferred /msr_epsr[7]
      : \soc/ncpu32k/core /\psr/msr_epsr_inferred /msr_epsr_nxt[7]
      : \soc/ncpu32k/core /ieu/msr_epsr_nxt[7]
      : \soc/ncpu32k/core /ieu/i_2/msr_epsr_nxt[7]
      : \soc/ncpu32k/core /ieu/i_2/msr_psr_nold[4]
      : \soc/ncpu32k/core /ieu/msr_psr_nold[7]
      : \soc/ncpu32k/core /i_8/msr_psr_nold[3]
      : \soc/ncpu32k/core /i_8/msr_psr_dmme_nxt
      : \soc/ncpu32k/core /ieu/msr_psr_dmme_nxt
      : \soc/ncpu32k/core /ieu/i_2/msr_psr_dmme_nxt
      : \soc/ncpu32k/core /ieu/i_2/msr_epsr[6]
      : \soc/ncpu32k/core /ieu/msr_epsr[6]
      : \soc/ncpu32k/core /\psr/msr_epsr_inferred /msr_epsr[6]
      : \soc/ncpu32k/core /\psr/msr_epsr_inferred /msr_epsr_nxt[6]
      : \soc/ncpu32k/core /ieu/msr_epsr_nxt[6]
      : \soc/ncpu32k/core /ieu/i_2/msr_epsr_nxt[6]
      : \soc/ncpu32k/core /ieu/i_2/msr_psr_nold[3]
      : \soc/ncpu32k/core /ieu/msr_psr_nold[6]
      : \soc/ncpu32k/core /i_8/msr_psr_nold[2]
      : \soc/ncpu32k/core /i_8/msr_psr_imme_nxt
      : \soc/ncpu32k/core /ieu/msr_psr_imme_nxt
      : \soc/ncpu32k/core /ieu/i_2/msr_psr_imme_nxt
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:02:33 . Memory (MB): peak = 1140.316 ; gain = 791.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                     | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ncpu32k_cell_tdpram_aclkd_sclk: | genblk2[1].mem_vector_reg | 8 K x 32(READ_FIRST)   | W | R | 8 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 8      | 
|pb_fb_bootrom:                  | mem_reg                   | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|ncpu32k_cell_tdpram_sclk:       | mem_vector_reg            | 128 x 32(WRITE_FIRST)  | W | R | 128 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|ncpu32k_cell_tdpram_sclk:       | mem_vector_reg            | 128 x 32(WRITE_FIRST)  | W | R | 128 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|ncpu32k_cell_tdpram_sclk:       | mem_vector_reg            | 128 x 32(WRITE_FIRST)  | W | R | 128 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|ncpu32k_cell_tdpram_sclk:       | mem_vector_reg            | 128 x 32(WRITE_FIRST)  | W | R | 128 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|ncpu32k_cell_sdpram_sclk:       | mem_vector_reg            | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ncpu32k_cell_sdpram_sclk:       | mem_vector_reg            | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+---------------+-----------------------------+-----------+----------------------+----------------+
|Module Name    | RTL Object                  | Inference | Size (Depth x Width) | Primitives     | 
+---------------+-----------------------------+-----------+----------------------+----------------+
|\soc/L2_cache  | genblk5[1].cache_dirty_reg  | Implied   | 64 x 4               | RAM64X1S x 4   | 
|toplevel       | soc/pb_uart/rx_fifo/mem_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|toplevel       | soc/pb_uart/tx_fifo/mem_reg | Implied   | 16 x 8               | RAM32M x 2     | 
+---------------+-----------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_15914/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_15914/O'
INFO: [Synth 8-139] cannot merge instances \soc/ncpu32k/core/psr/msr_psr_cc  and \soc/ncpu32k/i_16408  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \soc/ncpu32k/i_16408  and \soc/ncpu32k/core/psr/msr_psr_cc  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \soc/ncpu32k/core/psr/msr_psr_cc  and \soc/ncpu32k/i_16408  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \soc/ncpu32k/i_16408  and \soc/ncpu32k/core/psr/msr_psr_cc  because of non-equivalent assertions
Found timing loop:
     0: i_6415/O (LUT2)
     1: i_6415/I1 (LUT2)
     2: i_6242/O (LUT3)
     3: i_6242/I2 (LUT3)
     4: i_5614/O (LUT4)
     5: i_5614/I2 (LUT4)
     6: i_7078/O (LUT2)
     7: i_7078/I1 (LUT2)
     8: i_6918/O (LUT2)
     9: i_6918/I0 (LUT2)
    10: i_6415/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [E:/_processor_cores/nano-cpu32k/sopc/fpga/xilinx-spartan6/ncpu32k-spartan6/toplevel.v:21]
Inferred a: "set_disable_timing -from I1 -to O i_6415"
Found timing loop:
     0: i_6415/O (LUT2)
     1: i_6415/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [E:/_processor_cores/nano-cpu32k/sopc/fpga/xilinx-spartan6/ncpu32k-spartan6/toplevel.v:21]
Found timing loop:
     0: i_6415/O (LUT2)
     1: i_6415/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [E:/_processor_cores/nano-cpu32k/sopc/fpga/xilinx-spartan6/ncpu32k-spartan6/toplevel.v:21]
Found timing loop:
     0: i_7077/O (LUT2)
     1: i_7077/I1 (LUT2)
     2: i_6829/O (LUT6)
     3: i_6829/I3 (LUT6)
     4: i_6415/O (LUT2)
     5: i_6415/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [E:/_processor_cores/nano-cpu32k/sopc/fpga/xilinx-spartan6/ncpu32k-spartan6/toplevel.v:21]
Inferred a: "set_disable_timing -from I1 -to O i_7077"
Found timing loop:
     0: \soc/ncpu32k/i_6518 /O (LUT3)
     1: \soc/ncpu32k/i_6518 /I2 (LUT3)
     2: i_5457/O (MUXF7)
     3: i_5457/I0 (MUXF7)
     4: i_5461/O (LUT6)
     5: i_5461/I3 (LUT6)
     6: \soc/ncpu32k/i_6518 /O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [E:/_processor_cores/nano-cpu32k/sopc/fpga/xilinx-spartan6/ncpu32k-spartan6/toplevel.v:21]
Inferred a: "set_disable_timing -from I2 -to O \soc/ncpu32k/i_6518 "
Found timing loop:
     0: i_6099/O (LUT3)
     1: i_6099/I1 (LUT3)
     2: \soc/ncpu32k/core/psr/i_6135 /O (LUT3)
     3: \soc/ncpu32k/core/psr/i_6135 /I0 (LUT3)
     4: i_5468/O (LUT5)
     5: i_5468/I2 (LUT5)
     6: i_6099/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [E:/_processor_cores/nano-cpu32k/sopc/fpga/xilinx-spartan6/ncpu32k-spartan6/toplevel.v:21]
Inferred a: "set_disable_timing -from I1 -to O i_6099"
Found timing loop:
     0: i_6102/O (LUT3)
     1: i_6102/I1 (LUT3)
     2: \soc/ncpu32k/core/psr/i_6136 /O (LUT3)
     3: \soc/ncpu32k/core/psr/i_6136 /I0 (LUT3)
     4: i_5478/O (LUT5)
     5: i_5478/I2 (LUT5)
     6: i_6102/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [E:/_processor_cores/nano-cpu32k/sopc/fpga/xilinx-spartan6/ncpu32k-spartan6/toplevel.v:21]
Inferred a: "set_disable_timing -from I1 -to O i_6102"
Found timing loop:
     0: i_6100/O (LUT3)
     1: i_6100/I1 (LUT3)
     2: \soc/ncpu32k/core/psr/i_6134 /O (LUT3)
     3: \soc/ncpu32k/core/psr/i_6134 /I0 (LUT3)
     4: i_5465/O (LUT5)
     5: i_5465/I2 (LUT5)
     6: i_6100/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [E:/_processor_cores/nano-cpu32k/sopc/fpga/xilinx-spartan6/ncpu32k-spartan6/toplevel.v:21]
Inferred a: "set_disable_timing -from I1 -to O i_6100"
Found timing loop:
     0: i_6101/O (LUT3)
     1: i_6101/I1 (LUT3)
     2: \soc/ncpu32k/core/psr/i_6137 /O (LUT3)
     3: \soc/ncpu32k/core/psr/i_6137 /I0 (LUT3)
     4: i_5479/O (LUT5)
     5: i_5479/I2 (LUT5)
     6: i_6101/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [E:/_processor_cores/nano-cpu32k/sopc/fpga/xilinx-spartan6/ncpu32k-spartan6/toplevel.v:21]
Inferred a: "set_disable_timing -from I1 -to O i_6101"
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_5615/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_5584/O'
INFO: [Synth 8-4480] The timing for the instance soc/L2_cache/cache_mem/genblk2[1].mem_vector_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/L2_cache/cache_mem/genblk2[1].mem_vector_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/L2_cache/cache_mem/genblk2[1].mem_vector_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/L2_cache/cache_mem/genblk2[1].mem_vector_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/L2_cache/cache_mem/genblk2[1].mem_vector_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/L2_cache/cache_mem/genblk2[1].mem_vector_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/L2_cache/cache_mem/genblk2[1].mem_vector_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/L2_cache/cache_mem/genblk2[1].mem_vector_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/L2_cache/cache_mem/genblk2[1].mem_vector_reg_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/L2_cache/cache_mem/genblk2[1].mem_vector_reg_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/L2_cache/cache_mem/genblk2[1].mem_vector_reg_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/L2_cache/cache_mem/genblk2[1].mem_vector_reg_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/L2_cache/cache_mem/genblk2[1].mem_vector_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/L2_cache/cache_mem/genblk2[1].mem_vector_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/L2_cache/cache_mem/genblk2[1].mem_vector_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/L2_cache/cache_mem/genblk2[1].mem_vector_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/fb_bootrom/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/ncpu32k/i_mmu/tlb_l_sclk/mem_vector_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/ncpu32k/i_mmu/tlb_l_sclk/mem_vector_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/ncpu32k/i_mmu/tlb_h_sclk/mem_vector_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/ncpu32k/i_mmu/tlb_h_sclk/mem_vector_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/ncpu32k/d_mmu/tlb_l_sclk/mem_vector_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/ncpu32k/d_mmu/tlb_l_sclk/mem_vector_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/ncpu32k/d_mmu/tlb_h_sclk/mem_vector_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/ncpu32k/d_mmu/tlb_h_sclk/mem_vector_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/ncpu32k/core/regfile0/dpram_sclk0/mem_vector_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance soc/ncpu32k/core/regfile0/dpram_sclk1/mem_vector_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:30 ; elapsed = 00:02:43 . Memory (MB): peak = 1228.969 ; gain = 880.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module dcm_clkt has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:35 ; elapsed = 00:02:48 . Memory (MB): peak = 1228.969 ; gain = 880.063
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:35 ; elapsed = 00:02:49 . Memory (MB): peak = 1228.969 ; gain = 880.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:38 ; elapsed = 00:02:51 . Memory (MB): peak = 1228.969 ; gain = 880.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:38 ; elapsed = 00:02:51 . Memory (MB): peak = 1228.969 ; gain = 880.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:41 ; elapsed = 00:02:54 . Memory (MB): peak = 1228.969 ; gain = 880.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:41 ; elapsed = 00:02:54 . Memory (MB): peak = 1228.969 ; gain = 880.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |clk_wiz_0  |     1|
|2     |CARRY4     |    98|
|3     |LUT1       |    23|
|4     |LUT2       |   214|
|5     |LUT3       |   567|
|6     |LUT4       |  1894|
|7     |LUT5       |  1074|
|8     |LUT6       |  2475|
|9     |MUXF7      |   738|
|10    |MUXF8      |   352|
|11    |RAM32M     |     4|
|12    |RAM64X1S   |     4|
|13    |RAMB18E1   |     2|
|14    |RAMB36E1   |     8|
|15    |RAMB36E1_1 |     1|
|16    |RAMB36E1_2 |     4|
|17    |FDCE       |   849|
|18    |FDPE       |    75|
|19    |FDRE       |  4435|
|20    |FDSE       |     5|
|21    |IBUF       |     3|
|22    |IBUFG      |     1|
|23    |IOBUF      |    16|
|24    |OBUF       |    27|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------+----------------------------------------+------+
|      |Instance                            |Module                                  |Cells |
+------+------------------------------------+----------------------------------------+------+
|1     |top                                 |                                        | 12874|
|2     |  soc                               |soc_toplevel                            | 12821|
|3     |    L2_cache                        |pb_fb_L2_cache                          |  9472|
|4     |      cache_mem                     |ncpu32k_cell_tdpram_aclkd_sclk          |   210|
|5     |    fb_DRAM_ctrl                    |pb_fb_DRAM_ctrl                         |   271|
|6     |    fb_arbi                         |pb_fb_arbiter                           |    61|
|7     |      dff_dbus_dout_sel             |ncpu32k_cell_dff_lr_72                  |    18|
|8     |      dff_ibus_dout_sel             |ncpu32k_cell_dff_lr_73                  |    43|
|9     |    fb_bootrom                      |pb_fb_bootrom                           |     2|
|10    |      dff_out_valid                 |ncpu32k_cell_dff_lr_71                  |     1|
|11    |    fb_router                       |pb_fb_router                            |    72|
|12    |      \genblk1[0].dff_bus_dout_sel  |ncpu32k_cell_dff_lr_67                  |    38|
|13    |      \genblk1[1].dff_bus_dout_sel  |ncpu32k_cell_dff_lr_68                  |    17|
|14    |      \genblk1[2].dff_bus_dout_sel  |ncpu32k_cell_dff_lr_69                  |    10|
|15    |      \genblk1[3].dff_bus_dout_sel  |ncpu32k_cell_dff_lr_70                  |     7|
|16    |    ncpu32k                         |ncpu32k                                 |  2310|
|17    |      core                          |ncpu32k_core                            |  1629|
|18    |        idu                         |ncpu32k_idu                             |   518|
|19    |          dff_ieu_au_cmp_eq         |ncpu32k_cell_dff_lr_43                  |     1|
|20    |          dff_ieu_au_cmp_signed     |ncpu32k_cell_dff_lr_44                  |     2|
|21    |          dff_ieu_au_opc_bus        |ncpu32k_cell_dff_lr__parameterized12    |    43|
|22    |          dff_ieu_emu_insn          |ncpu32k_cell_dff_lr_45                  |     2|
|23    |          dff_ieu_eu_opc_bus        |ncpu32k_cell_dff_lr__parameterized13    |    11|
|24    |          dff_ieu_insn_pc           |ncpu32k_cell_dff_lr__parameterized10_46 |    90|
|25    |          dff_ieu_jmp_link          |ncpu32k_cell_dff_lr_47                  |     4|
|26    |          dff_ieu_let_lsa_pc        |ncpu32k_cell_dff_lr_48                  |    13|
|27    |          dff_ieu_lu_opc_bus        |ncpu32k_cell_dff_lr__parameterized11    |    76|
|28    |          dff_ieu_mu_load           |ncpu32k_cell_dff_lr_49                  |     1|
|29    |          dff_ieu_mu_load_size      |ncpu32k_cell_dff_lr__parameterized9_50  |    52|
|30    |          dff_ieu_mu_sign_ext       |ncpu32k_cell_dff_lr_51                  |     1|
|31    |          dff_ieu_mu_store          |ncpu32k_cell_dff_lr_52                  |     2|
|32    |          dff_ieu_mu_store_size     |ncpu32k_cell_dff_lr__parameterized9_53  |    18|
|33    |          dff_ieu_ret               |ncpu32k_cell_dff_lr_54                  |     1|
|34    |          dff_ieu_specul_bcc        |ncpu32k_cell_dff_lr_55                  |     1|
|35    |          dff_ieu_specul_exp        |ncpu32k_cell_dff_lr_56                  |     5|
|36    |          dff_ieu_specul_jmpfar     |ncpu32k_cell_dff_lr_57                  |     7|
|37    |          dff_ieu_specul_jmprel     |ncpu32k_cell_dff_lr_58                  |    29|
|38    |          dff_ieu_specul_tgt        |ncpu32k_cell_dff_lr__parameterized10_59 |    42|
|39    |          dff_ieu_syscall           |ncpu32k_cell_dff_lr_60                  |     1|
|40    |          dff_ieu_wb_reg_addr       |ncpu32k_cell_dff_lr__parameterized14    |     7|
|41    |          dff_ieu_wb_regf           |ncpu32k_cell_dff_lr_61                  |     2|
|42    |          dff_imm_oper_r            |ncpu32k_cell_dff_lr__parameterized0_62  |    21|
|43    |          dff_rd_readas_rs2_r       |ncpu32k_cell_dff_lr_63                  |     1|
|44    |          dff_rs1_dout_valid_r      |ncpu32k_cell_dff_lr_64                  |     1|
|45    |          dff_rs2_dout_valid_r      |ncpu32k_cell_dff_lr_65                  |     1|
|46    |          pipebuf_ifu               |ncpu32k_cell_pipebuf__parameterized0    |    19|
|47    |            dff_out_valid           |ncpu32k_cell_dff_lr_66                  |    19|
|48    |        ieu                         |ncpu32k_ieu                             |   139|
|49    |          au                        |ncpu32k_ie_au                           |     3|
|50    |          dff_fls_status_r          |ncpu32k_cell_dff_r__parameterized0_39   |    83|
|51    |          dff_flush_jmp_tgt_r       |ncpu32k_cell_dff_lr__parameterized10_40 |    30|
|52    |          dff_specul_flush_r        |ncpu32k_cell_dff_lr_41                  |     1|
|53    |          mu                        |ncpu32k_ie_mu                           |    22|
|54    |            dff_pending_r           |ncpu32k_cell_dff_lr_42                  |    10|
|55    |        ifu                         |ncpu32k_ifu                             |   216|
|56    |          dff_idu_insn              |ncpu32k_cell_dff_lr__parameterized0_27  |   105|
|57    |          dff_idu_insn_pc           |ncpu32k_cell_dff_lr__parameterized10    |    30|
|58    |          dff_idu_jmprel_link       |ncpu32k_cell_dff_lr_28                  |     2|
|59    |          dff_idu_op_jmprel         |ncpu32k_cell_dff_lr_29                  |     1|
|60    |          dff_idu_op_ret            |ncpu32k_cell_dff_lr_30                  |     2|
|61    |          dff_idu_op_syscall        |ncpu32k_cell_dff_lr_31                  |     2|
|62    |          dff_idu_set_lsa_pc        |ncpu32k_cell_dff_lr_32                  |     2|
|63    |          dff_idu_specul_bcc        |ncpu32k_cell_dff_lr_33                  |     2|
|64    |          dff_idu_specul_extexp     |ncpu32k_cell_dff_lr_34                  |     2|
|65    |          dff_idu_specul_jmpfar     |ncpu32k_cell_dff_lr_35                  |     2|
|66    |          dff_idu_specul_jmprel     |ncpu32k_cell_dff_lr_36                  |     2|
|67    |          dff_idu_specul_tgt        |ncpu32k_cell_dff_lr__parameterized10_37 |    30|
|68    |          dff_out_valid             |ncpu32k_cell_dff_lr_38                  |     2|
|69    |          dff_reset_cnt             |ncpu32k_cell_dff_lr__parameterized9     |     8|
|70    |        psr                         |ncpu32k_psr                             |   116|
|71    |          dff_msr_elsa              |ncpu32k_cell_dff_lr__parameterized0_21  |    32|
|72    |          dff_msr_epc               |ncpu32k_cell_dff_lr__parameterized0_22  |    32|
|73    |          dff_msr_epsr              |ncpu32k_cell_dff_lr__parameterized8     |    10|
|74    |          dff_msr_psr_cc            |ncpu32k_cell_dff_lr_23                  |     1|
|75    |          dff_msr_psr_dmme          |ncpu32k_cell_dff_lr_24                  |     1|
|76    |          dff_msr_psr_imme          |ncpu32k_cell_dff_lr_25                  |     1|
|77    |          dff_msr_psr_ire           |ncpu32k_cell_dff_lr_26                  |     1|
|78    |          dff_msr_psr_rm            |ncpu32k_cell_dff_lr__parameterized7     |     1|
|79    |        regfile0                    |ncpu32k_regfile                         |   640|
|80    |          dpram_sclk0               |ncpu32k_cell_sdpram_sclk                |   373|
|81    |          dpram_sclk1               |ncpu32k_cell_sdpram_sclk_20             |   267|
|82    |      d_mmu                         |ncpu32k_d_mmu                           |   277|
|83    |        dff_dbus_cmd_we_msk_r       |ncpu32k_cell_dff_lr__parameterized5     |    14|
|84    |        dff_dbus_cmd_we_r           |ncpu32k_cell_dff_lr_10                  |     1|
|85    |        dff_dbus_din_r              |ncpu32k_cell_dff_lr__parameterized0_11  |    41|
|86    |        dff_msr_psr_dmme_r          |ncpu32k_cell_dff_lr_12                  |     3|
|87    |        dff_msr_psr_rm_r            |ncpu32k_cell_dff_lr_13                  |     1|
|88    |        dff_tgt_vpn_r               |ncpu32k_cell_dff_lr__parameterized4_14  |    20|
|89    |        dff_tlb                     |ncpu32k_cell_dff_lr__parameterized0_15  |    35|
|90    |        pipebuf_ifu                 |ncpu32k_cell_pipebuf_16                 |     1|
|91    |          dff_out_valid             |ncpu32k_cell_dff_lr_19                  |     1|
|92    |        tlb_h_sclk                  |ncpu32k_cell_tdpram_sclk_17             |   110|
|93    |        tlb_l_sclk                  |ncpu32k_cell_tdpram_sclk_18             |    48|
|94    |      i_mmu                         |ncpu32k_i_mmu                           |   289|
|95    |        dff_exp_imm_page_fault      |ncpu32k_cell_dff_lr_2                   |     3|
|96    |        dff_exp_imm_tlb_miss        |ncpu32k_cell_dff_lr_3                   |    15|
|97    |        dff_flush_nstrobe_r         |ncpu32k_cell_dff_lr_4                   |     8|
|98    |        dff_id                      |ncpu32k_cell_dff_lr__parameterized2     |   109|
|99    |        dff_id_nxt                  |ncpu32k_cell_dff_lr__parameterized1     |    29|
|100   |        dff_msr_psr_imme_r          |ncpu32k_cell_dff_lr_5                   |     2|
|101   |        dff_msr_psr_rm_r            |ncpu32k_cell_dff_lr_6                   |     1|
|102   |        dff_tgt_vpn_r               |ncpu32k_cell_dff_lr__parameterized4     |    10|
|103   |        dff_tlb                     |ncpu32k_cell_dff_lr__parameterized0_7   |    22|
|104   |        pipebuf_ifu                 |ncpu32k_cell_pipebuf                    |     5|
|105   |          dff_out_valid             |ncpu32k_cell_dff_lr_9                   |     5|
|106   |        tlb_h_sclk                  |ncpu32k_cell_tdpram_sclk                |    41|
|107   |        tlb_l_sclk                  |ncpu32k_cell_tdpram_sclk_8              |    42|
|108   |      irqc                          |ncpu32k_irqc                            |    36|
|109   |        dff_imr_r                   |ncpu32k_cell_dff_lr__parameterized6     |    33|
|110   |        dff_irqc_intr_sync          |ncpu32k_cell_dff_r__parameterized0      |     1|
|111   |        dff_msr_irqc_irr            |ncpu32k_cell_dff_r                      |     2|
|112   |      tsc                           |ncpu32k_tsc                             |    77|
|113   |        dff_tcr_r                   |ncpu32k_cell_dff_lr__parameterized0     |    32|
|114   |        dff_tsc_irq                 |ncpu32k_cell_dff_lr                     |     1|
|115   |        dff_tsr_r                   |ncpu32k_cell_dff_lr__parameterized0_1   |    41|
|116   |    pb_spi_master                   |soc_pb_spi_master                       |    11|
|117   |    pb_uart                         |soc_pb_uart                             |   348|
|118   |      rx_fifo                       |sco_fifo_asclk                          |    95|
|119   |      tx_fifo                       |sco_fifo_asclk_0                        |    91|
+------+------------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:41 ; elapsed = 00:02:54 . Memory (MB): peak = 1228.969 ; gain = 880.063
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 10 critical warnings and 324 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:08 ; elapsed = 00:02:26 . Memory (MB): peak = 1228.969 ; gain = 363.793
Synthesis Optimization Complete : Time (s): cpu = 00:02:41 ; elapsed = 00:02:54 . Memory (MB): peak = 1228.969 ; gain = 880.063
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1231 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  IBUFG => IBUF: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64X1S => RAM64X1S (RAMS64E): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
385 Infos, 364 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:48 ; elapsed = 00:03:03 . Memory (MB): peak = 1228.969 ; gain = 891.535
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/_processor_cores/nano-cpu32k/sopc/fpga/xilinx-spartan6/ncpu32k-spartan6/ncpu32k-spartan6.runs/synth_1/toplevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file toplevel_utilization_synth.rpt -pb toplevel_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.789 . Memory (MB): peak = 1228.969 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Mar 22 01:18:11 2020...
