ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Mar 31, 2025 at 21:21:47 CST
ncverilog
	tb.sv
	Bicubic_syn.v
	-v
	/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v
	+nc64bit
	+access+r
	+define+FSDB_FILE="Bicubic.fsdb"
	+define+SDF
	+define+SDFFILE="Bicubic_syn.sdf"
file: tb.sv
`define SDFFILE    "./Bicubic_syn.sdf"
                                      |
ncvlog: *W,MACNDF (tb.sv,3|38): The text macro 'SDFFILE' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
	module worklib.testfixture:sv
		errors: 0, warnings: 0
file: Bicubic_syn.v
	module worklib.Bicubic:v
		errors: 0, warnings: 0
file: /usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v
	module tsmc13_neg.BUFX2:v
		errors: 0, warnings: 0
	module tsmc13_neg.BUFX3:v
		errors: 0, warnings: 0
	module tsmc13_neg.BUFX4:v
		errors: 0, warnings: 0
	module tsmc13_neg.BUFX6:v
		errors: 0, warnings: 0
	module tsmc13_neg.BUFX8:v
		errors: 0, warnings: 0
	module tsmc13_neg.BUFX12:v
		errors: 0, warnings: 0
	module tsmc13_neg.BUFX16:v
		errors: 0, warnings: 0
	module tsmc13_neg.BUFX20:v
		errors: 0, warnings: 0
	module tsmc13_neg.INVXL:v
		errors: 0, warnings: 0
	module tsmc13_neg.INVX1:v
		errors: 0, warnings: 0
	module tsmc13_neg.INVX2:v
		errors: 0, warnings: 0
	module tsmc13_neg.INVX3:v
		errors: 0, warnings: 0
	module tsmc13_neg.INVX4:v
		errors: 0, warnings: 0
	module tsmc13_neg.INVX6:v
		errors: 0, warnings: 0
	module tsmc13_neg.INVX8:v
		errors: 0, warnings: 0
	module tsmc13_neg.INVX12:v
		errors: 0, warnings: 0
	module tsmc13_neg.INVX16:v
		errors: 0, warnings: 0
	module tsmc13_neg.INVX20:v
		errors: 0, warnings: 0
	module tsmc13_neg.AND2X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.AND2X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.AND2X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.AND2X6:v
		errors: 0, warnings: 0
	module tsmc13_neg.AND2X8:v
		errors: 0, warnings: 0
	module tsmc13_neg.AND3X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.AND3X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.AND3X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.AND3X6:v
		errors: 0, warnings: 0
	module tsmc13_neg.AND3X8:v
		errors: 0, warnings: 0
	module tsmc13_neg.AND4X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.AND4X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.AND4X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.AND4X6:v
		errors: 0, warnings: 0
	module tsmc13_neg.AND4X8:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI21XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI21X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI21X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI21X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI211XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI211X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI22XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI22X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI22X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI22X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI221XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI222XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI2BB1X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI2BB1X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI2BB1X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI2BB2X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI2BB2X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI2BB2X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.AO21X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.AO21X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.AO21X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.AO22X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.AO22X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.MX2X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.MXI2X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.MXI2X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.MXI2X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.MXI2X6:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND2XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND2X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND2X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND2X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND2X6:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND2X8:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND3XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND3X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND3X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND3X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND3X6:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND3X8:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND4XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND4X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND4X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND4X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND4X6:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND4X8:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND2BXL:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND2BX1:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND2BX2:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND2BX4:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND3BX2:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND3BX4:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND4BX2:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND4BX4:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND4BBX1:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR2XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR2X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR2X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR2X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR2X6:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR2X8:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR3XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR3X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR3X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR3X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR3X6:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR3X8:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR4XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR2BX1:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR2BX2:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR2BX4:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR3BX2:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR3BX4:v
		errors: 0, warnings: 0
	module tsmc13_neg.OR2X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.OR2X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.OR2X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.OR2X6:v
		errors: 0, warnings: 0
	module tsmc13_neg.OR2X8:v
		errors: 0, warnings: 0
	module tsmc13_neg.OR3X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.OR3X6:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI21XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI21X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI21X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI21X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI211XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI22XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI22X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI22X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI22X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI221XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI222XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI222X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI31XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI2BB1XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI2BB1X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI2BB1X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI2BB1X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI2BB2XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI2BB2X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI2BB2X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI2BB2X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.OA21XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.OA21X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.OA21X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.OA21X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.OA22X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.OA22X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.OA22X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.CLKXOR2X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.CLKXOR2X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.XOR2XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.XOR2X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.XOR2X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.XOR2X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.XOR3XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.XOR3X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.XOR3X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.XOR3X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.XNOR2XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.XNOR2X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.XNOR2X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.XNOR2X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.CLKBUFX3:v
		errors: 0, warnings: 0
	module tsmc13_neg.CLKBUFX8:v
		errors: 0, warnings: 0
	module tsmc13_neg.CLKINVX1:v
		errors: 0, warnings: 0
	module tsmc13_neg.CLKINVX2:v
		errors: 0, warnings: 0
	module tsmc13_neg.CLKINVX3:v
		errors: 0, warnings: 0
	module tsmc13_neg.CLKINVX6:v
		errors: 0, warnings: 0
	module tsmc13_neg.CLKAND2X3:v
		errors: 0, warnings: 0
	module tsmc13_neg.CLKAND2X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.CLKAND2X8:v
		errors: 0, warnings: 0
	module tsmc13_neg.CLKMX2X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.CLKMX2X3:v
		errors: 0, warnings: 0
	module tsmc13_neg.ADDHXL:v
		errors: 0, warnings: 0
	module tsmc13_neg.ADDHX2:v
		errors: 0, warnings: 0
	module tsmc13_neg.ADDFXL:v
		errors: 0, warnings: 0
	module tsmc13_neg.ADDFX1:v
		errors: 0, warnings: 0
	module tsmc13_neg.ADDFX2:v
		errors: 0, warnings: 0
	module tsmc13_neg.ADDFHX1:v
		errors: 0, warnings: 0
	module tsmc13_neg.ADDFHX2:v
		errors: 0, warnings: 0
	module tsmc13_neg.ADDFHX4:v
		errors: 0, warnings: 0
	module tsmc13_neg.ACHCINX2:v
		errors: 0, warnings: 0
	module tsmc13_neg.CMPR42X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.DFFX1:v
		errors: 0, warnings: 0
	module tsmc13_neg.DFFQX1:v
		errors: 0, warnings: 0
	module tsmc13_neg.DFFQX2:v
		errors: 0, warnings: 0
	module tsmc13_neg.DFFQX4:v
		errors: 0, warnings: 0
	module tsmc13_neg.DFFRX1:v
		errors: 0, warnings: 0
	module tsmc13_neg.DFFRX2:v
		errors: 0, warnings: 0
	module tsmc13_neg.DFFRX4:v
		errors: 0, warnings: 0
	module tsmc13_neg.DFFSX1:v
		errors: 0, warnings: 0
	module tsmc13_neg.EDFFTRX1:v
		errors: 0, warnings: 0
	module tsmc13_neg.DFFHQX2:v
		errors: 0, warnings: 0
	module tsmc13_neg.DFFHQX4:v
		errors: 0, warnings: 0
	module tsmc13_neg.DFFRHQX4:v
		errors: 0, warnings: 0
	module tsmc13_neg.DFFSHQX8:v
		errors: 0, warnings: 0
	module tsmc13_neg.DFFSRHQX8:v
		errors: 0, warnings: 0
	primitive tsmc13_neg.udp_edfft:v
		errors: 0, warnings: 0
	primitive tsmc13_neg.udp_mux2:v
		errors: 0, warnings: 0
	primitive tsmc13_neg.udp_dff:v
		errors: 0, warnings: 0
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
		Caching library 'worklib' ....... Done
		Caching library 'tsmc13_neg' ....... Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
  ResultSRAM u_ResultSRAM ( .A({1'b0, 1'b0, sram_A[11:0]}), .D(sram_D), .CLK(
                        |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2290|24): 1 output port was not connected:
ncelab: (../2024_pre/ResultSRAM.v,56): Q

  DFFRX1 \state1_reg[1]  ( .D(nextstate1[1]), .CK(CLK), .RN(n18418), .Q(
                       |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2293|23): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \new_y_reg[4]  ( .D(n351), .CK(CLK), .RN(n18419), .Q(new_y[4]) );
                      |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2301|22): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y_reg[2]  ( .D(n329), .CK(CLK), .RN(n18418), .Q(y[2]) );
                  |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2321|18): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y_reg[4]  ( .D(n327), .CK(CLK), .RN(n18418), .Q(y[4]) );
                  |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2324|18): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_x_reg[0]  ( .D(n337), .CK(CLK), .RN(n18418), .QN(n18368) );
                      |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2331|22): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \sram_A_reg[0]  ( .D(n277), .CK(CLK), .RN(n18417), .Q(sram_A[0]) );
                       |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2364|23): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sram_A_reg[10]  ( .D(n274), .CK(CLK), .RN(n18417), .Q(sram_A[10]) );
                        |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2367|24): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sram_A_reg[9]  ( .D(n273), .CK(CLK), .RN(n18417), .Q(sram_A[9]) );
                       |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2368|23): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sram_A_reg[8]  ( .D(n272), .CK(CLK), .RN(n18417), .Q(sram_A[8]) );
                       |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2369|23): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sram_A_reg[7]  ( .D(n271), .CK(CLK), .RN(n18417), .Q(sram_A[7]) );
                       |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2370|23): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sram_A_reg[6]  ( .D(n270), .CK(CLK), .RN(n18417), .Q(sram_A[6]) );
                       |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2371|23): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sram_A_reg[5]  ( .D(n269), .CK(CLK), .RN(n18417), .Q(sram_A[5]) );
                       |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2372|23): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sram_A_reg[4]  ( .D(n268), .CK(CLK), .RN(n18417), .Q(sram_A[4]) );
                       |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2373|23): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sram_A_reg[3]  ( .D(n267), .CK(CLK), .RN(n18417), .Q(sram_A[3]) );
                       |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2374|23): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sram_A_reg[1]  ( .D(n265), .CK(CLK), .RN(n18416), .Q(sram_A[1]) );
                       |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2377|23): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 wait_write_reg ( .D(n18412), .CK(CLK), .RN(n18416), .QN(n18367) );
                      |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2378|22): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \count_max_reg[0]  ( .D(n318), .CK(CLK), .RN(n18416), .Q(count_max[0]) );
                          |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2395|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \count_max_reg[4]  ( .D(n316), .CK(CLK), .RN(n18415), .Q(count_max[4]) );
                          |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2397|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \rom_A_reg_reg[1]  ( .D(n224), .CK(CLK), .RN(n18415), .Q(rom_A_reg[1]) );
                          |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2398|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \rom_A_reg_reg[2]  ( .D(n223), .CK(CLK), .RN(n18415), .Q(rom_A_reg[2]) );
                          |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2399|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \rom_A_reg_reg[3]  ( .D(n222), .CK(CLK), .RN(n18415), .Q(rom_A_reg[3]) );
                          |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2400|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \rom_A_reg_reg[4]  ( .D(n221), .CK(CLK), .RN(n18415), .Q(rom_A_reg[4]) );
                          |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2401|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \rom_A_reg_reg[5]  ( .D(n220), .CK(CLK), .RN(n18415), .Q(rom_A_reg[5]) );
                          |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2402|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \rom_A_reg_reg[6]  ( .D(n219), .CK(CLK), .RN(n18415), .Q(rom_A_reg[6]) );
                          |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2403|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \rom_A_reg_reg[7]  ( .D(n218), .CK(CLK), .RN(n18415), .Q(rom_A_reg[7]) );
                          |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2404|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \rom_A_reg_reg[8]  ( .D(n217), .CK(CLK), .RN(n18415), .Q(rom_A_reg[8]) );
                          |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2405|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \rom_A_reg_reg[9]  ( .D(n216), .CK(CLK), .RN(n18415), .Q(rom_A_reg[9]) );
                          |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2406|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \rom_A_reg_reg[10]  ( .D(n215), .CK(CLK), .RN(n18415), .Q(
                           |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2407|27): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \rom_A_reg_reg[11]  ( .D(n214), .CK(CLK), .RN(n18414), .Q(
                           |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2409|27): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \rom_A_reg_reg[12]  ( .D(n213), .CK(CLK), .RN(n18414), .Q(
                           |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2411|27): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \rom_A_reg_reg[13]  ( .D(n212), .CK(CLK), .RN(n18414), .Q(
                           |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2413|27): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \rom_A_reg_reg[0]  ( .D(n211), .CK(CLK), .RN(n18414), .Q(rom_A_reg[0]) );
                          |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2415|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18307): QN

  DFFSX1 \new_x_reg[5]  ( .D(n344), .CK(CLK), .SN(n18414), .QN(n18357) );
                      |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2424|22): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18583): Q

  DFFSX1 wait_read_reg ( .D(n18410), .CK(CLK), .SN(n18418), .QN(wait_read) );
                     |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2882|21): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,18583): Q

  EDFFTRX1 \dotcal/mult_reg_reg[13]  ( .RN(n18421), .D(1'b1), .E(n18173), .CK(
                                   |
ncelab: *W,CUVWSP (./Bicubic_syn.v,2929|35): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,20033): Q

  ADDHXL U15887 ( .A(n16086), .B(n15950), .CO(n14046) );
              |
ncelab: *W,CUVWSP (./Bicubic_syn.v,18935|14): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,13983): S

  ADDHXL U15888 ( .A(n16086), .B(n15950), .CO(n14039) );
              |
ncelab: *W,CUVWSP (./Bicubic_syn.v,18936|14): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v,13983): S

ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Reading SDF file from location "Bicubic_syn.sdf"
	Compiled SDF file "Bicubic_syn.sdf.X" older than source SDF file "Bicubic_syn.sdf".
	Recompiling.
	Writing compiled SDF file to "Bicubic_syn.sdf.X".
	Annotating SDF timing data:
		Compiled SDF file:     Bicubic_syn.sdf.X
		Log file:              
		Backannotation scope:  testfixture.u_Bicubic
		Configuration file:    
		MTM control:           
		Scale factors:         
		Scale type:            
	Annotation completed successfully...
	SDF statistics: No. of Pathdelays = 44221  Annotated = 100.00% -- No. of Tchecks = 1586  Annotated = 99.31% 
				        Total 	   Annotated	  Percentage
		 Path Delays	       44221	       44221	      100.00
		       $hold	           2	           0	        0.00
		     $period	           2	           2	      100.00
		      $width	         752	         752	      100.00
		  $setuphold	         830	         821	       98.92
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		tsmc13_neg.ACHCINX2:v <0x0191c9f9>
			streams:   0, words:     0
		tsmc13_neg.ADDFHX1:v <0x5c9a552e>
			streams:   0, words:     0
		tsmc13_neg.ADDFHX2:v <0x3559f8bb>
			streams:   0, words:     0
		tsmc13_neg.ADDFHX4:v <0x28ce5918>
			streams:   0, words:     0
		tsmc13_neg.ADDFX1:v <0x1da72b83>
			streams:   0, words:     0
		tsmc13_neg.ADDFX2:v <0x74648616>
			streams:   0, words:     0
		tsmc13_neg.ADDFXL:v <0x1da6bd48>
			streams:   0, words:     0
		tsmc13_neg.ADDHX2:v <0x15310028>
			streams:   0, words:     0
		tsmc13_neg.ADDHXL:v <0x2561c1c2>
			streams:   0, words:     0
		tsmc13_neg.CLKMX2X2:v <0x1f0da622>
			streams:   0, words:     0
		tsmc13_neg.CLKMX2X3:v <0x7de16a05>
			streams:   0, words:     0
		tsmc13_neg.CLKXOR2X2:v <0x68d9e23e>
			streams:   0, words:     0
		tsmc13_neg.CLKXOR2X4:v <0x5a2da000>
			streams:   0, words:     0
		tsmc13_neg.CMPR42X1:v <0x752eca29>
			streams:   0, words:     0
		tsmc13_neg.DFFHQX2:v <0x3bd6fc58>
			streams:   0, words:     0
		tsmc13_neg.DFFHQX4:v <0x1b323994>
			streams:   0, words:     0
		tsmc13_neg.DFFQX1:v <0x6b4fe4c5>
			streams:   0, words:     0
		tsmc13_neg.DFFQX2:v <0x7b3d8623>
			streams:   0, words:     0
		tsmc13_neg.DFFQX4:v <0x5bd943ef>
			streams:   0, words:     0
		tsmc13_neg.DFFRHQX4:v <0x7bec519b>
			streams:   0, words:     0
		tsmc13_neg.DFFRX1:v <0x694de43e>
			streams:   0, words:     0
		tsmc13_neg.DFFRX2:v <0x38e8b110>
			streams:   0, words:     0
		tsmc13_neg.DFFRX4:v <0x12f8ccbb>
			streams:   0, words:     0
		tsmc13_neg.DFFSHQX8:v <0x2a191b5e>
			streams:   0, words:     0
		tsmc13_neg.DFFSRHQX8:v <0x26c0dd03>
			streams:   0, words:     0
		tsmc13_neg.DFFSX1:v <0x2f5b59ac>
			streams:   0, words:     0
		tsmc13_neg.DFFX1:v <0x4355eb7a>
			streams:   0, words:     0
		tsmc13_neg.EDFFTRX1:v <0x77001e14>
			streams:   0, words:     0
		tsmc13_neg.MX2X1:v <0x070abed8>
			streams:   0, words:     0
		tsmc13_neg.MXI2X1:v <0x124380df>
			streams:   0, words:     0
		tsmc13_neg.MXI2X2:v <0x7c2583c6>
			streams:   0, words:     0
		tsmc13_neg.MXI2X4:v <0x7b9883b5>
			streams:   0, words:     0
		tsmc13_neg.MXI2X6:v <0x48eaccf6>
			streams:   0, words:     0
		tsmc13_neg.XNOR2X1:v <0x49640230>
			streams:   0, words:     0
		tsmc13_neg.XNOR2X2:v <0x790bcbf4>
			streams:   0, words:     0
		tsmc13_neg.XNOR2X4:v <0x4bff89ca>
			streams:   0, words:     0
		tsmc13_neg.XNOR2XL:v <0x769b69ba>
			streams:   0, words:     0
		tsmc13_neg.XOR2X1:v <0x09c3ef51>
			streams:   0, words:     0
		tsmc13_neg.XOR2X2:v <0x39ac2695>
			streams:   0, words:     0
		tsmc13_neg.XOR2X4:v <0x0b5864ab>
			streams:   0, words:     0
		tsmc13_neg.XOR2XL:v <0x5a7b15a5>
			streams:   0, words:     0
		tsmc13_neg.XOR3X1:v <0x541ba506>
			streams:   0, words:     0
		tsmc13_neg.XOR3X2:v <0x2219d808>
			streams:   0, words:     0
		tsmc13_neg.XOR3X4:v <0x4820a93a>
			streams:   0, words:     0
		tsmc13_neg.XOR3XL:v <0x2e9667d6>
			streams:   0, words:     0
		worklib.Bicubic:v <0x69c1372e>
			streams:   0, words:     0
		worklib.testfixture:sv <0x699e28d6>
			streams:  33, words: 42206
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                     Instances  Unique
		Modules:                 18707     194
		UDPs:                      395       3
		Primitives:              24223       8
		Timing outputs:          19093      85
		Registers:                 456     145
		Scalar wires:            19432       -
		Expanded wires:             52       8
		Vectored wires:              6       -
		Always blocks:               6       6
		Initial blocks:             11      11
		Cont. assignments:           9      11
		Pseudo assignments:          7       7
		Timing checks:            2416     413
		Interconnect:            37908       -
		Delayed tcheck signals:    750     336
		Simulation timescale:      1ps
	Writing initial simulation snapshot: worklib.testfixture:sv
Loading snapshot worklib.testfixture:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_Q-2020.03, Linux x86_64/64bit, 02/09/2020
(C) 1996 - 2020 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'Bicubic.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
*******************************
** Simulation Start          **
*******************************
== PATTERN pattern1
---- orgin ( 10 ,  68), size  13 x  13
 3f 4c 4c 4f 4f 4f 3a 36 4f 4e 4c 4b 4a
 4c 0f 1c 4e 4f 4f 38 35 4e 4d 4d 4b 4a
 4a 3a 49 4a 4e 4e 38 35 4d 4c 4c 4b 4a
 49 4a 0c 02 45 46 32 2f 45 44 43 43 42
 48 4a 3b 76 06 22 19 19 22 20 20 20 1f
 46 49 49 1c 22 4b 36 34 4c 4c 4b 4b 4a
 2a 46 49 4a 26 16 35 32 4c 4c 4b 4b 4a
 46 44 46 49 40 50 16 32 4b 4b 4b 4b 4a
 bb 06 46 46 48 2c 5c 27 4b 4a 4a 4b 4a
 ab 99 2a 46 46 48 13 3e 48 4a 4a 4a 4a
 51 bc 5e 3c 46 46 46 1a 13 4a 4a 4a 4a
 1a 7c bd 27 45 46 46 46 1c 01 4a 4a 49
 1c 30 b0 bc 06 46 46 46 44 32 06 4a 49
---- resize  19 x  19
 3f 48 4d 4c 4e 4f 4f 51 49 3a 35 3d 4f 4f 4d 4c 4b 4b 4a
 4a 2c 1d 27 43 52 4f 51 48 39 34 3c 4e 4e 4d 4d 4c 4b 4a
 4c 25 16 28 45 52 4f 51 48 38 33 3c 4e 4e 4d 4d 4c 4b 4a
 4a 3e 3d 49 4a 4b 4e 50 48 38 33 3c 4d 4d 4c 4c 4b 4b 4a
 49 4b 3a 1c 0e 20 4c 50 45 36 31 39 4a 4a 49 48 48 48 47
 49 4e 3b 15 1d 27 31 39 35 29 26 2c 38 38 37 36 36 36 35
 48 4b 44 3b 6c 58 06 16 21 19 18 1c 22 21 20 20 20 20 1f
 49 4b 4a 47 3e 2b 17 35 3e 2d 29 31 3e 3f 3e 3d 3d 3d 3c
 3d 45 4b 4a 2f 20 24 36 3d 39 34 3d 4f 50 4f 4e 4e 4e 4d
 2a 39 49 49 4c 40 26 17 1e 35 32 39 4c 4d 4c 4b 4b 4b 4a
 34 3e 4a 47 4b 46 38 3f 34 1a 28 3b 4b 4c 4b 4b 4b 4b 4a
 6b 3a 2f 47 49 47 44 49 40 2b 2a 36 4b 4c 4b 4b 4b 4b 4a
 bb 38 0c 46 48 48 48 31 3a 5c 36 2e 4b 4c 4a 4a 4b 4b 4a
 bb 89 51 2e 3e 49 47 43 36 27 32 41 4d 4c 4a 4a 4a 4a 4a
 91 b5 8d 34 3b 45 46 4b 3c 1d 2b 36 38 47 4d 4a 4a 4a 4a
 51 a5 a9 5e 42 3c 46 46 48 46 28 13 13 39 4e 4a 4a 4a 4a
 27 74 a7 a4 46 24 4a 49 47 48 3f 2d 14 0d 25 4f 4e 4a 49
 16 43 88 c5 7b 3e 2c 3f 4a 46 4a 41 28 0e 13 35 47 4d 49
 1c 21 57 b0 cb 85 06 2c 4b 46 46 46 44 3b 21 06 34 4f 49
---- error count           0
== PATTERN pattern2
---- orgin ( 81 ,  18), size  17 x  15
 3a 39 38 1f 8d ca 8f 6a 6c 6e 6e 71 75 77 78 7f 80
 27 3a 39 38 16 a4 bc 7c 69 6b 6d 6e 72 76 7c 7b 7a
 5c 2d 3a 3a 39 06 c8 b6 6e 69 6b 6d 72 7a 78 76 78
 17 55 2b 3b 3a 39 22 c7 ac 68 69 6e 79 75 72 73 75
 3f 06 71 3a 3b 3a 34 57 c7 8f 6b 77 72 6e 6e 71 73
 40 3f 57 12 3d 3c 3b 26 95 bc 7d 6e 6a 6b 6d 70 7b
 41 40 06 44 16 3d 3d 3b 06 d1 af 66 67 69 6b 78 7e
 41 41 0e 2e 60 2f 3e 3d 38 58 c6 82 66 67 6e 74 71
 41 41 0e 41 11 30 3f 3e 3d 1c c3 b1 67 66 6b 6b 6c
 25 25 06 25 25 53 01 3f 3e 3d 24 c4 8e 64 67 68 6a
 2f 2e 0c 2e 2e 14 65 3c 3f 3e 2c a9 b1 65 64 66 68
 43 43 10 43 43 43 06 05 41 40 3f 22 c2 89 63 65 6b
 43 43 11 43 43 43 3c 5e 3a 41 40 2c ac b7 62 68 78
 43 43 11 44 45 44 43 06 01 41 41 3f 2a c1 85 75 72
 43 43 11 44 45 45 45 3b 5d 3c 41 40 1c c0 af 6b 64
---- resize  22 x  28
 3a 3a 3a 2f 21 79 bb be 8a 6d 69 6d 6e 6e 70 73 76 77 77 7b 80 80
 2d 37 3c 34 27 3c 95 c6 a3 75 69 6a 6c 6d 6e 71 74 76 79 7c 7e 7d
 28 35 3b 3a 37 11 63 b5 ba 86 6e 68 6b 6d 6d 70 73 76 7b 7c 7b 7a
 49 34 34 3c 3a 24 2c 72 d3 a6 78 64 6a 6c 6c 6f 72 79 7a 7a 78 79
 5a 37 31 3a 3a 3d 0c 37 c8 bf 8b 69 69 6b 6c 6f 73 7a 79 77 76 78
 31 48 3a 2d 3b 3d 25 2b 6b c4 af 7e 63 69 6c 71 77 78 76 74 74 76
 17 47 41 30 3b 3a 3d 2c 25 b0 c3 97 66 68 6c 73 79 74 72 72 73 75
 2e 1c 3f 58 3d 3a 3d 32 2a 75 b6 b1 78 69 70 76 74 70 70 70 71 73
 41 0b 41 6b 34 3a 3c 38 36 43 9e bf 8f 6e 72 75 70 6d 6e 6f 71 74
 41 2b 4f 58 1a 39 3f 3b 38 29 82 bb a9 78 70 6f 6c 6c 6d 6e 71 78
 40 42 4a 3e 17 31 3c 3d 3a 23 59 a0 c1 8a 71 69 69 6b 6c 6e 73 7c
 41 44 2a 1e 38 1d 2e 40 3c 36 1d 65 db a8 75 62 68 6a 6a 70 78 7e
 41 45 1b 0e 44 26 2f 3d 3e 40 0b 42 c8 bb 80 63 66 69 6a 71 7a 7c
 41 45 21 0f 34 52 42 33 3f 3e 2a 40 83 c1 92 6c 65 67 6c 72 76 74
 42 46 25 13 33 52 3e 30 41 3d 3c 38 50 c5 a8 79 62 67 6c 70 72 6f
 43 47 24 18 3f 23 24 35 44 3e 3f 2c 32 c5 bf 89 60 66 6b 6c 6d 6d
 3a 3d 1f 15 3b 15 28 39 2d 3c 41 2e 2a 91 bb 9e 6a 66 69 6a 6a 6b
 28 2b 15 0c 29 20 43 3c 04 38 41 3c 36 34 a0 b6 7e 65 66 69 68 6a
 25 27 13 0c 26 27 3a 37 1f 3d 40 41 3a 15 92 c1 91 64 63 67 67 69
 2d 2e 19 11 2d 2e 1c 2d 60 43 3d 40 3b 24 8a be a2 65 62 65 66 68
 37 39 1e 15 37 38 26 2c 49 28 35 42 3d 31 5f 9d b4 72 64 64 66 68
 42 45 24 19 43 43 44 30 08 02 2c 45 40 3e 26 6b c3 87 69 61 66 6a
 44 48 26 19 45 45 49 37 13 23 39 43 41 42 1a 5f c7 a0 6d 5e 68 71
 43 46 25 19 44 44 43 3f 3b 5a 49 3c 41 41 27 61 bb b7 74 5d 6b 78
 43 46 25 19 44 45 44 44 42 3d 26 27 43 41 33 4a 83 be 84 69 71 77
 43 46 25 1a 45 46 45 46 3f 0d 00 17 44 41 40 2f 42 be 98 79 74 72
 43 46 25 1a 45 46 45 46 41 1c 26 37 42 41 44 27 2f c3 ae 85 6e 6b
 43 46 25 1a 45 46 45 45 44 3a 53 54 3b 41 43 29 31 bc bd 8e 65 64
---- error count           0
== PATTERN pattern3
---- orgin ( 45 ,  45), size  16 x  29
 4b 4d 4f 50 48 27 51 51 50 4e 4b 4a b9 be c0 c4
 13 39 52 53 4d 2c 54 54 52 50 4e 48 b5 ba be c2
 ae ac 1f 39 4f 2f 58 57 55 54 51 45 b3 b7 bb bf
 ac a9 a7 a6 25 13 5a 5a 57 56 53 42 b0 b4 b9 bd
 aa a8 a6 a4 a3 8c 15 4c 4b 48 45 4f af b2 b7 bb
 a9 a7 a4 a3 a0 a0 93 0c 3e 3c 3a 5a ad b2 b5 ba
 a9 a6 a4 a1 a0 a0 9f 52 57 5a 57 3e ac b1 b4 b9
 1c 5c a4 a1 a0 9f 9e 9f 2b 5b 58 3e ac b1 b5 b9
 55 45 45 a2 a1 a0 9f a0 04 5a 58 3f ad b1 b5 b9
 54 56 30 a4 a2 a1 a1 a2 10 59 57 40 ae b1 b6 ba
 52 54 38 a5 a4 a3 a3 a3 04 57 55 42 af b3 b7 bc
 4f 50 17 a7 a7 a6 a6 a6 0f 54 52 44 b2 b5 ba be
 06 49 ad ab aa a9 a9 a9 3b 51 4f 46 b5 b8 bc c1
 b4 b1 b0 ae ad ac ad 1c 4f 4e 4c 4a b8 bb bf c4
 b8 b5 b3 b2 b1 b0 43 44 4c 4b 48 4e bc bf c3 c7
 bc ba b8 b5 a9 4e 32 3d 3b 3a 38 5d c0 c4 c7 cb
 c1 8b 63 32 01 0c 20 1f 1e 1c 1a 45 59 5c 5f 5f
 32 3b 3d 3e 36 17 3f 3f 3d 3b 3a 37 35 32 2f 29
 34 35 37 38 31 12 3a 39 38 36 35 32 30 2d 2c 26
 30 32 32 32 2b 0c 34 34 32 31 2f 2e 2c 2a 27 22
 2d 2d 2e 30 27 06 2e 2e 2d 2d 2b 2a 29 27 25 20
 2a 2a 2b 2b 22 02 2b 2a 29 29 29 27 25 24 22 1f
 27 27 27 27 1f 01 27 27 25 26 25 22 22 20 20 1c
 26 25 25 25 1c 04 24 24 22 22 20 20 20 20 20 1c
 24 24 24 22 1a 05 22 22 20 20 20 1f 1f 1f 1e 1a
 22 22 22 22 1a 06 20 20 20 20 1f 1f 1f 1f 1f 1a
 1a 1a 17 18 11 0c 18 18 18 17 16 16 16 16 16 11
 06 06 0c 0f 18 25 1f 22 27 2c 30 30 32 34 37 3a
 22 22 22 20 19 06 20 20 1f 20 1f 1a 19 16 16 15
---- resize  26 x  37
 4b 4d 4d 4f 50 50 4d 42 29 34 51 53 51 50 4f 4e 4c 49 43 73 b9 c1 bf c0 c5 c4
 12 20 3c 51 57 54 52 46 2d 38 53 55 53 52 50 4f 4e 4b 42 71 b6 be bc be c4 c2
 68 75 6e 37 2c 3d 4d 4d 33 3c 56 58 56 54 53 52 51 4c 41 6e b4 bb b9 bb c2 c0
 b9 be a2 53 45 57 4a 37 23 36 5b 5c 59 57 56 55 54 4e 3f 6c b2 b9 b7 b9 be be
 ac a9 aa ac b3 ab 5d 21 17 2e 54 5b 5a 57 56 55 54 4d 3e 6b b0 b7 b5 b8 bb bd
 aa a9 a8 a7 a6 a5 a0 97 8c 54 14 35 53 4e 4b 4a 47 46 46 73 af b5 b3 b6 b9 bb
 a9 a8 a7 a5 a4 a3 a5 a5 a3 8f 6a 33 1a 38 41 3d 39 3e 4f 7b ae b4 b3 b5 b8 ba
 b1 b0 a9 a4 a3 a2 a0 a0 a1 a8 a1 4f 20 42 4d 48 46 45 48 72 ac b4 b3 b3 b6 ba
 8f 98 9d a4 a5 a1 a0 a0 a0 a2 a0 7c 5e 53 55 5c 5d 53 3a 64 ac b4 b2 b3 b7 b9
 1c 3c 6b 9a a8 a1 a0 a0 9f 9f 9e a7 8d 3a 35 5b 5d 52 3b 65 ac b4 b2 b4 ba b9
 48 45 47 50 74 a2 a5 a1 a0 a0 9f ab 89 1b 1d 5a 5f 52 3c 66 ad b4 b2 b4 bb b9
 58 53 47 30 5c a3 a7 a1 a0 a0 a0 ac 89 1c 1d 5a 5e 52 3c 67 ae b5 b2 b5 bc b9
 53 58 4f 30 5a a4 a9 a3 a2 a2 a2 ad 8b 1f 1f 58 5c 51 3d 68 ae b5 b3 b5 bc bb
 52 55 4d 32 5d a5 aa a4 a3 a3 a3 ae 8a 17 18 57 5b 50 3e 69 af b6 b4 b6 bd bc
 52 56 45 12 46 a7 ae a7 a6 a6 a6 b1 8d 1f 1c 54 58 4e 3f 6c b2 b9 b6 b9 c0 be
 0f 2b 4f 74 93 aa ab a9 a8 a7 a8 b8 9f 3f 31 52 53 4d 40 6e b4 bb b8 ba c1 c0
 4c 60 83 b0 b8 ac ab ab aa b0 b1 88 60 4a 47 50 4f 4b 41 71 b6 bd ba bc c3 c2
 c0 bc b7 b2 af af ae af b0 ad 9b 46 19 46 53 4e 4c 4a 44 74 b9 c0 bd bf c6 c5
 b8 b6 b5 b3 b3 b2 b1 b3 b7 87 43 3e 45 4b 4c 4b 49 47 46 78 bc c3 c0 c2 c9 c7
 bb bc bd bc bd bd bf aa 73 4b 34 3a 41 41 40 3f 3b 40 50 86 c6 ce cb cc d3 d2
 c9 b4 9f 90 7e 6a 54 3e 27 20 25 28 29 28 27 26 22 2a 47 69 88 8d 8d 8f 91 91
 97 81 69 58 43 2c 11 03 07 16 28 28 26 25 24 23 20 26 3a 44 47 48 48 4a 49 47
 2c 33 38 3b 3d 3e 3d 32 19 24 40 42 40 3e 3d 3c 3b 3b 37 35 33 31 2f 2e 2c 26
 33 35 35 37 39 39 37 2c 15 20 3b 3c 3a 39 38 37 36 36 34 31 30 2e 2d 2c 2b 26
 31 32 33 34 34 34 32 27 10 1b 36 38 36 34 34 33 32 31 30 2e 2d 2c 2a 29 28 23
 2f 2f 30 30 30 31 2f 23 0b 16 31 33 31 30 30 2f 2e 2d 2c 2c 2b 2a 28 27 25 21
 2c 2c 2c 2d 2e 2f 2c 20 07 12 2d 2f 2d 2c 2c 2c 2b 2a 29 29 28 27 26 25 24 20
 2a 2a 2a 2b 2c 2b 28 1c 04 0f 2b 2c 2a 29 29 29 29 29 27 26 25 24 24 22 22 1f
 28 28 28 28 28 28 25 1a 03 0d 28 2a 28 26 26 27 27 25 23 23 23 22 21 20 1f 1d
 26 26 26 26 26 26 22 18 04 0d 25 27 25 23 23 24 23 21 21 21 21 20 20 20 1f 1c
 25 25 25 25 25 24 20 17 05 0e 23 25 23 21 21 21 20 20 20 20 20 20 20 1f 1e 1b
 24 24 24 24 24 22 1e 16 06 0e 22 24 22 20 20 20 20 20 1f 1f 1f 1f 1f 1e 1d 1a
 22 22 22 23 23 22 1e 16 07 0e 20 22 20 20 20 20 1f 1f 1f 1f 1f 1f 1f 1f 1e 1a
 1e 1e 1e 1b 1b 1c 17 11 09 0e 1a 1b 19 19 19 18 17 17 17 17 17 17 16 16 14 11
 0f 0f 10 10 11 13 13 15 18 1a 1a 1b 1c 1e 1f 20 21 22 22 22 23 23 24 25 25 24
 09 09 0a 0e 10 11 16 1b 21 22 20 21 23 26 28 2b 2e 2f 2e 2e 2f 30 31 32 34 36
 22 22 22 22 22 20 1d 15 07 0e 20 21 20 1f 1f 20 20 1e 1b 19 19 17 16 16 16 15
---- error count           0

********************************
**   Finish Simulation    
**   Error pixels:        0 
**   Simulation time:  1725615.00 ns  
********************************
Simulation complete via $finish(1) at time 1725615 NS + 0
./tb.sv:223                  $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Mar 31, 2025 at 21:44:30 CST  (total: 00:22:43)
