# system info Embed on 2021.10.11.19:48:09
system_info:
name,value
DEVICE,10M50DAF484C6GES
DEVICE_FAMILY,MAX 10
GENERATION_ID,1633963513
#
#
# Files generated for Embed on 2021.10.11.19:48:09
files:
filepath,kind,attributes,module,is_top
simulation/Embed.v,VERILOG,,Embed,true
simulation/submodules/Embed_altpll_0.vo,VERILOG,,Embed_altpll_0,false
simulation/submodules/Embed_altpll_1.vo,VERILOG,,Embed_altpll_1,false
simulation/submodules/Embed_jtag_uart.v,VERILOG,,Embed_jtag_uart,false
simulation/submodules/Embed_led_pio.v,VERILOG,,Embed_led_pio,false
simulation/submodules/Embed_master_0.v,VERILOG,,Embed_master_0,false
simulation/submodules/altera_avalon_mm_clock_crossing_bridge.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
simulation/submodules/altera_avalon_dc_fifo.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
simulation/submodules/altera_dcfifo_synchronizer_bundle.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
simulation/submodules/Embed_modular_adc_0.v,VERILOG,,Embed_modular_adc_0,false
simulation/submodules/Embed_nios2_gen2_0.v,VERILOG,,Embed_nios2_gen2_0,false
simulation/submodules/altera_onchip_flash_util.v,VERILOG,,altera_onchip_flash,false
simulation/submodules/altera_onchip_flash.v,VERILOG,,altera_onchip_flash,false
simulation/submodules/altera_onchip_flash_avmm_data_controller.v,VERILOG,,altera_onchip_flash,false
simulation/submodules/altera_onchip_flash_avmm_csr_controller.v,VERILOG,,altera_onchip_flash,false
simulation/submodules/Embed_onchip_ram.v,VERILOG,,Embed_onchip_ram,false
simulation/submodules/Embed_sdram.v,VERILOG,,Embed_sdram,false
simulation/submodules/Embed_sdram_test_component.v,VERILOG,,Embed_sdram,false
simulation/submodules/Embed_slide_pio.v,VERILOG,,Embed_slide_pio,false
simulation/submodules/Embed_spi_0.v,VERILOG,,Embed_spi_0,false
simulation/submodules/Embed_sysid.v,VERILOG,,Embed_sysid,false
simulation/submodules/Embed_timer_0.v,VERILOG,,Embed_timer_0,false
simulation/submodules/Embed_mm_interconnect_0.v,VERILOG,,Embed_mm_interconnect_0,false
simulation/submodules/Embed_mm_interconnect_1.v,VERILOG,,Embed_mm_interconnect_1,false
simulation/submodules/Embed_irq_mapper.sv,SYSTEM_VERILOG,,Embed_irq_mapper,false
simulation/submodules/altera_irq_clock_crosser.sv,SYSTEM_VERILOG,,altera_irq_clock_crosser,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_jtag_interface.sdc,SDC,,altera_avalon_st_jtag_interface,false
simulation/submodules/Embed_master_0_timing_adt.sv,SYSTEM_VERILOG,,Embed_master_0_timing_adt,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
simulation/submodules/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
simulation/submodules/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
simulation/submodules/Embed_master_0_b2p_adapter.sv,SYSTEM_VERILOG,,Embed_master_0_b2p_adapter,false
simulation/submodules/Embed_master_0_p2b_adapter.sv,SYSTEM_VERILOG,,Embed_master_0_p2b_adapter,false
simulation/submodules/altera_modular_adc_control.v,VERILOG,,altera_modular_adc_control,false
simulation/submodules/altera_modular_adc_control_avrg_fifo.v,VERILOG,,altera_modular_adc_control,false
simulation/submodules/altera_modular_adc_control_fsm.v,VERILOG,,altera_modular_adc_control,false
simulation/submodules/chsel_code_converter_sw_to_hw.v,VERILOG,,altera_modular_adc_control,false
simulation/submodules/fiftyfivenm_adcblock_primitive_wrapper.v,VERILOG,,altera_modular_adc_control,false
simulation/submodules/fiftyfivenm_adcblock_top_wrapper.v,VERILOG,,altera_modular_adc_control,false
simulation/submodules/Embed_modular_adc_0_adc_monitor_internal.v,VERILOG,,Embed_modular_adc_0_adc_monitor_internal,false
simulation/submodules/altera_modular_adc_sequencer.v,VERILOG,,altera_modular_adc_sequencer,false
simulation/submodules/altera_modular_adc_sequencer_csr.v,VERILOG,,altera_modular_adc_sequencer,false
simulation/submodules/altera_modular_adc_sequencer_ctrl.v,VERILOG,,altera_modular_adc_sequencer,false
simulation/submodules/altera_modular_adc_sample_store.v,VERILOG,,altera_modular_adc_sample_store,false
simulation/submodules/altera_modular_adc_sample_store_ram.v,VERILOG,,altera_modular_adc_sample_store,false
simulation/submodules/altera_avalon_st_splitter.sv,SYSTEM_VERILOG,,altera_avalon_st_splitter,false
simulation/submodules/Embed_modular_adc_0_avalon_st_adapter.v,VERILOG,,Embed_modular_adc_0_avalon_st_adapter,false
simulation/submodules/Embed_modular_adc_0_avalon_st_adapter_001.v,VERILOG,,Embed_modular_adc_0_avalon_st_adapter_001,false
simulation/submodules/Embed_nios2_gen2_0_cpu.sdc,SDC,,Embed_nios2_gen2_0_cpu,false
simulation/submodules/Embed_nios2_gen2_0_cpu.vo,VERILOG,,Embed_nios2_gen2_0_cpu,false
simulation/submodules/Embed_nios2_gen2_0_cpu_bht_ram.dat,DAT,,Embed_nios2_gen2_0_cpu,false
simulation/submodules/Embed_nios2_gen2_0_cpu_bht_ram.hex,HEX,,Embed_nios2_gen2_0_cpu,false
simulation/submodules/Embed_nios2_gen2_0_cpu_bht_ram.mif,MIF,,Embed_nios2_gen2_0_cpu,false
simulation/submodules/Embed_nios2_gen2_0_cpu_dc_tag_ram.dat,DAT,,Embed_nios2_gen2_0_cpu,false
simulation/submodules/Embed_nios2_gen2_0_cpu_dc_tag_ram.hex,HEX,,Embed_nios2_gen2_0_cpu,false
simulation/submodules/Embed_nios2_gen2_0_cpu_dc_tag_ram.mif,MIF,,Embed_nios2_gen2_0_cpu,false
simulation/submodules/Embed_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,Embed_nios2_gen2_0_cpu,false
simulation/submodules/Embed_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,Embed_nios2_gen2_0_cpu,false
simulation/submodules/Embed_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,Embed_nios2_gen2_0_cpu,false
simulation/submodules/Embed_nios2_gen2_0_cpu_ic_tag_ram.dat,DAT,,Embed_nios2_gen2_0_cpu,false
simulation/submodules/Embed_nios2_gen2_0_cpu_ic_tag_ram.hex,HEX,,Embed_nios2_gen2_0_cpu,false
simulation/submodules/Embed_nios2_gen2_0_cpu_ic_tag_ram.mif,MIF,,Embed_nios2_gen2_0_cpu,false
simulation/submodules/Embed_nios2_gen2_0_cpu_mult_cell.v,VERILOG,,Embed_nios2_gen2_0_cpu,false
simulation/submodules/Embed_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,Embed_nios2_gen2_0_cpu,false
simulation/submodules/Embed_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,Embed_nios2_gen2_0_cpu,false
simulation/submodules/Embed_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,Embed_nios2_gen2_0_cpu,false
simulation/submodules/Embed_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,Embed_nios2_gen2_0_cpu,false
simulation/submodules/Embed_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,Embed_nios2_gen2_0_cpu,false
simulation/submodules/Embed_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,Embed_nios2_gen2_0_cpu,false
simulation/submodules/Embed_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,Embed_nios2_gen2_0_cpu,false
simulation/submodules/Embed_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,Embed_nios2_gen2_0_cpu,false
simulation/submodules/Embed_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,Embed_nios2_gen2_0_cpu,false
simulation/submodules/Embed_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,Embed_nios2_gen2_0_cpu,false
simulation/submodules/Embed_nios2_gen2_0_cpu_test_bench.v,VERILOG,,Embed_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/Embed_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_0_router,false
simulation/submodules/Embed_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_0_router_001,false
simulation/submodules/Embed_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_0_router_002,false
simulation/submodules/Embed_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_0_router_003,false
simulation/submodules/Embed_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_0_router_004,false
simulation/submodules/Embed_mm_interconnect_0_router_010.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_0_router_010,false
simulation/submodules/Embed_mm_interconnect_0_router_012.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_0_router_012,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/Embed_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_0_cmd_demux,false
simulation/submodules/Embed_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/Embed_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_0_cmd_demux_002,false
simulation/submodules/Embed_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_0_cmd_mux,false
simulation/submodules/Embed_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/Embed_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_0_rsp_demux,false
simulation/submodules/Embed_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/Embed_mm_interconnect_0_rsp_demux_004.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_0_rsp_demux_004,false
simulation/submodules/Embed_mm_interconnect_0_rsp_demux_009.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_0_rsp_demux_009,false
simulation/submodules/Embed_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_0_rsp_mux,false
simulation/submodules/Embed_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/Embed_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc,SDC,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/Embed_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,Embed_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/Embed_mm_interconnect_0_avalon_st_adapter_007.v,VERILOG,,Embed_mm_interconnect_0_avalon_st_adapter_007,false
simulation/submodules/Embed_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_1_router,false
simulation/submodules/Embed_mm_interconnect_1_router_001.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_1_router_001,false
simulation/submodules/Embed_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_1_cmd_demux,false
simulation/submodules/Embed_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_1_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_1_cmd_mux,false
simulation/submodules/Embed_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_1_rsp_demux,false
simulation/submodules/Embed_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_1_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_1_rsp_mux,false
simulation/submodules/altera_trace_adc_monitor_core.sv,SYSTEM_VERILOG,,altera_trace_adc_monitor_core,false
simulation/submodules/altera_trace_monitor_endpoint_wrapper.sv,SYSTEM_VERILOG,,altera_trace_monitor_endpoint_wrapper,false
simulation/submodules/Embed_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv,SYSTEM_VERILOG,,Embed_modular_adc_0_avalon_st_adapter_data_format_adapter_0,false
simulation/submodules/Embed_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv,SYSTEM_VERILOG,,Embed_modular_adc_0_avalon_st_adapter_timing_adapter_0,false
simulation/submodules/Embed_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv,SYSTEM_VERILOG,,Embed_modular_adc_0_avalon_st_adapter_timing_adapter_1,false
simulation/submodules/Embed_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv,SYSTEM_VERILOG,,Embed_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0,false
simulation/submodules/Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv,SYSTEM_VERILOG,,Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_0,false
simulation/submodules/Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv,SYSTEM_VERILOG,,Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_1,false
simulation/submodules/Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/Embed_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv,SYSTEM_VERILOG,,Embed_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0,false
simulation/submodules/altera_trace_adc_monitor_wa_inst.v,VERILOG,,altera_trace_adc_monitor_wa_inst,false
simulation/submodules/altera_trace_adc_monitor_wa.sv,SYSTEM_VERILOG,,altera_trace_adc_monitor_wa,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
Embed.altpll_0,Embed_altpll_0
Embed.altpll_1,Embed_altpll_1
Embed.jtag_uart,Embed_jtag_uart
Embed.led_pio,Embed_led_pio
Embed.master_0,Embed_master_0
Embed.master_0.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
Embed.master_0.timing_adt,Embed_master_0_timing_adt
Embed.master_0.fifo,altera_avalon_sc_fifo
Embed.master_0.b2p,altera_avalon_st_bytes_to_packets
Embed.master_0.p2b,altera_avalon_st_packets_to_bytes
Embed.master_0.transacto,altera_avalon_packets_to_master
Embed.master_0.b2p_adapter,Embed_master_0_b2p_adapter
Embed.master_0.p2b_adapter,Embed_master_0_p2b_adapter
Embed.master_0.rst_controller,altera_reset_controller
Embed.mm_clock_crossing_bridge_0,altera_avalon_mm_clock_crossing_bridge
Embed.modular_adc_0,Embed_modular_adc_0
Embed.modular_adc_0.control_internal,altera_modular_adc_control
Embed.modular_adc_0.adc_monitor_internal,Embed_modular_adc_0_adc_monitor_internal
Embed.modular_adc_0.adc_monitor_internal.core,altera_trace_adc_monitor_core
Embed.modular_adc_0.adc_monitor_internal.core.altera_trace_adc_monitor_wa_inst,altera_trace_adc_monitor_wa_inst
Embed.modular_adc_0.adc_monitor_internal.core.altera_trace_adc_monitor_wa_inst.altera_trace_adc_monitor_wa_inst,altera_trace_adc_monitor_wa
Embed.modular_adc_0.adc_monitor_internal.trace_endpoint,altera_trace_monitor_endpoint_wrapper
Embed.modular_adc_0.adc_monitor_internal.rst_controller,altera_reset_controller
Embed.modular_adc_0.sequencer_internal,altera_modular_adc_sequencer
Embed.modular_adc_0.sample_store_internal,altera_modular_adc_sample_store
Embed.modular_adc_0.st_splitter_internal,altera_avalon_st_splitter
Embed.modular_adc_0.avalon_st_adapter,Embed_modular_adc_0_avalon_st_adapter
Embed.modular_adc_0.avalon_st_adapter.data_format_adapter_0,Embed_modular_adc_0_avalon_st_adapter_data_format_adapter_0
Embed.modular_adc_0.avalon_st_adapter.timing_adapter_0,Embed_modular_adc_0_avalon_st_adapter_timing_adapter_0
Embed.modular_adc_0.avalon_st_adapter.timing_adapter_1,Embed_modular_adc_0_avalon_st_adapter_timing_adapter_1
Embed.modular_adc_0.avalon_st_adapter_001,Embed_modular_adc_0_avalon_st_adapter_001
Embed.modular_adc_0.avalon_st_adapter_001.data_format_adapter_0,Embed_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0
Embed.modular_adc_0.avalon_st_adapter_001.timing_adapter_0,Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_0
Embed.modular_adc_0.avalon_st_adapter_001.timing_adapter_1,Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_1
Embed.modular_adc_0.avalon_st_adapter_002,Embed_modular_adc_0_avalon_st_adapter_001
Embed.modular_adc_0.avalon_st_adapter_002.data_format_adapter_0,Embed_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0
Embed.modular_adc_0.avalon_st_adapter_002.timing_adapter_0,Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_0
Embed.modular_adc_0.avalon_st_adapter_002.timing_adapter_1,Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_1
Embed.nios2_gen2_0,Embed_nios2_gen2_0
Embed.nios2_gen2_0.cpu,Embed_nios2_gen2_0_cpu
Embed.onchip_flash_0,altera_onchip_flash
Embed.onchip_ram,Embed_onchip_ram
Embed.sdram,Embed_sdram
Embed.slide_pio,Embed_slide_pio
Embed.spi_0,Embed_spi_0
Embed.sysid,Embed_sysid
Embed.timer_0,Embed_timer_0
Embed.mm_interconnect_0,Embed_mm_interconnect_0
Embed.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
Embed.mm_interconnect_0.master_0_master_translator,altera_merlin_master_translator
Embed.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
Embed.mm_interconnect_0.onchip_flash_0_csr_translator,altera_merlin_slave_translator
Embed.mm_interconnect_0.onchip_flash_0_data_translator,altera_merlin_slave_translator
Embed.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
Embed.mm_interconnect_0.altpll_1_pll_slave_translator,altera_merlin_slave_translator
Embed.mm_interconnect_0.altpll_0_pll_slave_translator,altera_merlin_slave_translator
Embed.mm_interconnect_0.mm_clock_crossing_bridge_0_s0_translator,altera_merlin_slave_translator
Embed.mm_interconnect_0.onchip_ram_s1_translator,altera_merlin_slave_translator
Embed.mm_interconnect_0.sdram_s1_translator,altera_merlin_slave_translator
Embed.mm_interconnect_0.modular_adc_0_sample_store_csr_translator,altera_merlin_slave_translator
Embed.mm_interconnect_0.modular_adc_0_sequencer_csr_translator,altera_merlin_slave_translator
Embed.mm_interconnect_0.spi_0_spi_control_port_translator,altera_merlin_slave_translator
Embed.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
Embed.mm_interconnect_0.master_0_master_agent,altera_merlin_master_agent
Embed.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
Embed.mm_interconnect_0.onchip_flash_0_csr_agent,altera_merlin_slave_agent
Embed.mm_interconnect_0.onchip_flash_0_data_agent,altera_merlin_slave_agent
Embed.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
Embed.mm_interconnect_0.altpll_1_pll_slave_agent,altera_merlin_slave_agent
Embed.mm_interconnect_0.altpll_0_pll_slave_agent,altera_merlin_slave_agent
Embed.mm_interconnect_0.mm_clock_crossing_bridge_0_s0_agent,altera_merlin_slave_agent
Embed.mm_interconnect_0.onchip_ram_s1_agent,altera_merlin_slave_agent
Embed.mm_interconnect_0.sdram_s1_agent,altera_merlin_slave_agent
Embed.mm_interconnect_0.modular_adc_0_sample_store_csr_agent,altera_merlin_slave_agent
Embed.mm_interconnect_0.modular_adc_0_sequencer_csr_agent,altera_merlin_slave_agent
Embed.mm_interconnect_0.spi_0_spi_control_port_agent,altera_merlin_slave_agent
Embed.mm_interconnect_0.onchip_flash_0_csr_agent_rsp_fifo,altera_avalon_sc_fifo
Embed.mm_interconnect_0.onchip_flash_0_csr_agent_rdata_fifo,altera_avalon_sc_fifo
Embed.mm_interconnect_0.onchip_flash_0_data_agent_rsp_fifo,altera_avalon_sc_fifo
Embed.mm_interconnect_0.onchip_flash_0_data_agent_rdata_fifo,altera_avalon_sc_fifo
Embed.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Embed.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rdata_fifo,altera_avalon_sc_fifo
Embed.mm_interconnect_0.altpll_1_pll_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Embed.mm_interconnect_0.altpll_1_pll_slave_agent_rdata_fifo,altera_avalon_sc_fifo
Embed.mm_interconnect_0.altpll_0_pll_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Embed.mm_interconnect_0.altpll_0_pll_slave_agent_rdata_fifo,altera_avalon_sc_fifo
Embed.mm_interconnect_0.mm_clock_crossing_bridge_0_s0_agent_rsp_fifo,altera_avalon_sc_fifo
Embed.mm_interconnect_0.mm_clock_crossing_bridge_0_s0_agent_rdata_fifo,altera_avalon_sc_fifo
Embed.mm_interconnect_0.onchip_ram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Embed.mm_interconnect_0.onchip_ram_s1_agent_rdata_fifo,altera_avalon_sc_fifo
Embed.mm_interconnect_0.sdram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Embed.mm_interconnect_0.sdram_s1_agent_rdata_fifo,altera_avalon_sc_fifo
Embed.mm_interconnect_0.modular_adc_0_sample_store_csr_agent_rsp_fifo,altera_avalon_sc_fifo
Embed.mm_interconnect_0.modular_adc_0_sample_store_csr_agent_rdata_fifo,altera_avalon_sc_fifo
Embed.mm_interconnect_0.modular_adc_0_sequencer_csr_agent_rsp_fifo,altera_avalon_sc_fifo
Embed.mm_interconnect_0.modular_adc_0_sequencer_csr_agent_rdata_fifo,altera_avalon_sc_fifo
Embed.mm_interconnect_0.spi_0_spi_control_port_agent_rsp_fifo,altera_avalon_sc_fifo
Embed.mm_interconnect_0.spi_0_spi_control_port_agent_rdata_fifo,altera_avalon_sc_fifo
Embed.mm_interconnect_0.router,Embed_mm_interconnect_0_router
Embed.mm_interconnect_0.router_001,Embed_mm_interconnect_0_router_001
Embed.mm_interconnect_0.router_002,Embed_mm_interconnect_0_router_002
Embed.mm_interconnect_0.router_003,Embed_mm_interconnect_0_router_003
Embed.mm_interconnect_0.router_006,Embed_mm_interconnect_0_router_003
Embed.mm_interconnect_0.router_007,Embed_mm_interconnect_0_router_003
Embed.mm_interconnect_0.router_008,Embed_mm_interconnect_0_router_003
Embed.mm_interconnect_0.router_011,Embed_mm_interconnect_0_router_003
Embed.mm_interconnect_0.router_013,Embed_mm_interconnect_0_router_003
Embed.mm_interconnect_0.router_004,Embed_mm_interconnect_0_router_004
Embed.mm_interconnect_0.router_005,Embed_mm_interconnect_0_router_004
Embed.mm_interconnect_0.router_009,Embed_mm_interconnect_0_router_004
Embed.mm_interconnect_0.router_010,Embed_mm_interconnect_0_router_010
Embed.mm_interconnect_0.router_012,Embed_mm_interconnect_0_router_012
Embed.mm_interconnect_0.nios2_gen2_0_data_master_limiter,altera_merlin_traffic_limiter
Embed.mm_interconnect_0.nios2_gen2_0_instruction_master_limiter,altera_merlin_traffic_limiter
Embed.mm_interconnect_0.sdram_s1_burst_adapter,altera_merlin_burst_adapter
Embed.mm_interconnect_0.cmd_demux,Embed_mm_interconnect_0_cmd_demux
Embed.mm_interconnect_0.cmd_demux_001,Embed_mm_interconnect_0_cmd_demux_001
Embed.mm_interconnect_0.rsp_demux_003,Embed_mm_interconnect_0_cmd_demux_001
Embed.mm_interconnect_0.rsp_demux_008,Embed_mm_interconnect_0_cmd_demux_001
Embed.mm_interconnect_0.cmd_demux_002,Embed_mm_interconnect_0_cmd_demux_002
Embed.mm_interconnect_0.cmd_mux,Embed_mm_interconnect_0_cmd_mux
Embed.mm_interconnect_0.cmd_mux_003,Embed_mm_interconnect_0_cmd_mux
Embed.mm_interconnect_0.cmd_mux_004,Embed_mm_interconnect_0_cmd_mux
Embed.mm_interconnect_0.cmd_mux_005,Embed_mm_interconnect_0_cmd_mux
Embed.mm_interconnect_0.cmd_mux_008,Embed_mm_interconnect_0_cmd_mux
Embed.mm_interconnect_0.cmd_mux_010,Embed_mm_interconnect_0_cmd_mux
Embed.mm_interconnect_0.cmd_mux_001,Embed_mm_interconnect_0_cmd_mux_001
Embed.mm_interconnect_0.cmd_mux_002,Embed_mm_interconnect_0_cmd_mux_001
Embed.mm_interconnect_0.cmd_mux_006,Embed_mm_interconnect_0_cmd_mux_001
Embed.mm_interconnect_0.cmd_mux_007,Embed_mm_interconnect_0_cmd_mux_001
Embed.mm_interconnect_0.cmd_mux_009,Embed_mm_interconnect_0_cmd_mux_001
Embed.mm_interconnect_0.rsp_demux,Embed_mm_interconnect_0_rsp_demux
Embed.mm_interconnect_0.rsp_demux_005,Embed_mm_interconnect_0_rsp_demux
Embed.mm_interconnect_0.rsp_demux_010,Embed_mm_interconnect_0_rsp_demux
Embed.mm_interconnect_0.rsp_demux_001,Embed_mm_interconnect_0_rsp_demux_001
Embed.mm_interconnect_0.rsp_demux_002,Embed_mm_interconnect_0_rsp_demux_001
Embed.mm_interconnect_0.rsp_demux_006,Embed_mm_interconnect_0_rsp_demux_001
Embed.mm_interconnect_0.rsp_demux_007,Embed_mm_interconnect_0_rsp_demux_001
Embed.mm_interconnect_0.rsp_demux_004,Embed_mm_interconnect_0_rsp_demux_004
Embed.mm_interconnect_0.rsp_demux_009,Embed_mm_interconnect_0_rsp_demux_009
Embed.mm_interconnect_0.rsp_mux,Embed_mm_interconnect_0_rsp_mux
Embed.mm_interconnect_0.rsp_mux_001,Embed_mm_interconnect_0_rsp_mux_001
Embed.mm_interconnect_0.rsp_mux_002,Embed_mm_interconnect_0_rsp_mux_002
Embed.mm_interconnect_0.sdram_s1_rsp_width_adapter,altera_merlin_width_adapter
Embed.mm_interconnect_0.sdram_s1_cmd_width_adapter,altera_merlin_width_adapter
Embed.mm_interconnect_0.crosser,altera_avalon_st_handshake_clock_crosser
Embed.mm_interconnect_0.crosser_001,altera_avalon_st_handshake_clock_crosser
Embed.mm_interconnect_0.crosser_002,altera_avalon_st_handshake_clock_crosser
Embed.mm_interconnect_0.crosser_003,altera_avalon_st_handshake_clock_crosser
Embed.mm_interconnect_0.crosser_004,altera_avalon_st_handshake_clock_crosser
Embed.mm_interconnect_0.crosser_005,altera_avalon_st_handshake_clock_crosser
Embed.mm_interconnect_0.crosser_006,altera_avalon_st_handshake_clock_crosser
Embed.mm_interconnect_0.crosser_007,altera_avalon_st_handshake_clock_crosser
Embed.mm_interconnect_0.avalon_st_adapter,Embed_mm_interconnect_0_avalon_st_adapter
Embed.mm_interconnect_0.avalon_st_adapter.error_adapter_0,Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Embed.mm_interconnect_0.avalon_st_adapter_001,Embed_mm_interconnect_0_avalon_st_adapter
Embed.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Embed.mm_interconnect_0.avalon_st_adapter_002,Embed_mm_interconnect_0_avalon_st_adapter
Embed.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Embed.mm_interconnect_0.avalon_st_adapter_003,Embed_mm_interconnect_0_avalon_st_adapter
Embed.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Embed.mm_interconnect_0.avalon_st_adapter_004,Embed_mm_interconnect_0_avalon_st_adapter
Embed.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Embed.mm_interconnect_0.avalon_st_adapter_005,Embed_mm_interconnect_0_avalon_st_adapter
Embed.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Embed.mm_interconnect_0.avalon_st_adapter_006,Embed_mm_interconnect_0_avalon_st_adapter
Embed.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Embed.mm_interconnect_0.avalon_st_adapter_008,Embed_mm_interconnect_0_avalon_st_adapter
Embed.mm_interconnect_0.avalon_st_adapter_008.error_adapter_0,Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Embed.mm_interconnect_0.avalon_st_adapter_009,Embed_mm_interconnect_0_avalon_st_adapter
Embed.mm_interconnect_0.avalon_st_adapter_009.error_adapter_0,Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Embed.mm_interconnect_0.avalon_st_adapter_010,Embed_mm_interconnect_0_avalon_st_adapter
Embed.mm_interconnect_0.avalon_st_adapter_010.error_adapter_0,Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Embed.mm_interconnect_0.avalon_st_adapter_007,Embed_mm_interconnect_0_avalon_st_adapter_007
Embed.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,Embed_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0
Embed.mm_interconnect_1,Embed_mm_interconnect_1
Embed.mm_interconnect_1.mm_clock_crossing_bridge_0_m0_translator,altera_merlin_master_translator
Embed.mm_interconnect_1.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
Embed.mm_interconnect_1.sysid_control_slave_translator,altera_merlin_slave_translator
Embed.mm_interconnect_1.led_pio_s1_translator,altera_merlin_slave_translator
Embed.mm_interconnect_1.slide_pio_s1_translator,altera_merlin_slave_translator
Embed.mm_interconnect_1.timer_0_s1_translator,altera_merlin_slave_translator
Embed.mm_interconnect_1.mm_clock_crossing_bridge_0_m0_agent,altera_merlin_master_agent
Embed.mm_interconnect_1.jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
Embed.mm_interconnect_1.sysid_control_slave_agent,altera_merlin_slave_agent
Embed.mm_interconnect_1.led_pio_s1_agent,altera_merlin_slave_agent
Embed.mm_interconnect_1.slide_pio_s1_agent,altera_merlin_slave_agent
Embed.mm_interconnect_1.timer_0_s1_agent,altera_merlin_slave_agent
Embed.mm_interconnect_1.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Embed.mm_interconnect_1.sysid_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Embed.mm_interconnect_1.led_pio_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Embed.mm_interconnect_1.slide_pio_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Embed.mm_interconnect_1.timer_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Embed.mm_interconnect_1.router,Embed_mm_interconnect_1_router
Embed.mm_interconnect_1.router_001,Embed_mm_interconnect_1_router_001
Embed.mm_interconnect_1.router_002,Embed_mm_interconnect_1_router_001
Embed.mm_interconnect_1.router_003,Embed_mm_interconnect_1_router_001
Embed.mm_interconnect_1.router_004,Embed_mm_interconnect_1_router_001
Embed.mm_interconnect_1.router_005,Embed_mm_interconnect_1_router_001
Embed.mm_interconnect_1.mm_clock_crossing_bridge_0_m0_limiter,altera_merlin_traffic_limiter
Embed.mm_interconnect_1.cmd_demux,Embed_mm_interconnect_1_cmd_demux
Embed.mm_interconnect_1.cmd_mux,Embed_mm_interconnect_1_cmd_mux
Embed.mm_interconnect_1.cmd_mux_001,Embed_mm_interconnect_1_cmd_mux
Embed.mm_interconnect_1.cmd_mux_002,Embed_mm_interconnect_1_cmd_mux
Embed.mm_interconnect_1.cmd_mux_003,Embed_mm_interconnect_1_cmd_mux
Embed.mm_interconnect_1.cmd_mux_004,Embed_mm_interconnect_1_cmd_mux
Embed.mm_interconnect_1.rsp_demux,Embed_mm_interconnect_1_rsp_demux
Embed.mm_interconnect_1.rsp_demux_001,Embed_mm_interconnect_1_rsp_demux
Embed.mm_interconnect_1.rsp_demux_002,Embed_mm_interconnect_1_rsp_demux
Embed.mm_interconnect_1.rsp_demux_003,Embed_mm_interconnect_1_rsp_demux
Embed.mm_interconnect_1.rsp_demux_004,Embed_mm_interconnect_1_rsp_demux
Embed.mm_interconnect_1.rsp_mux,Embed_mm_interconnect_1_rsp_mux
Embed.mm_interconnect_1.avalon_st_adapter,Embed_mm_interconnect_0_avalon_st_adapter
Embed.mm_interconnect_1.avalon_st_adapter.error_adapter_0,Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Embed.mm_interconnect_1.avalon_st_adapter_001,Embed_mm_interconnect_0_avalon_st_adapter
Embed.mm_interconnect_1.avalon_st_adapter_001.error_adapter_0,Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Embed.mm_interconnect_1.avalon_st_adapter_002,Embed_mm_interconnect_0_avalon_st_adapter
Embed.mm_interconnect_1.avalon_st_adapter_002.error_adapter_0,Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Embed.mm_interconnect_1.avalon_st_adapter_003,Embed_mm_interconnect_0_avalon_st_adapter
Embed.mm_interconnect_1.avalon_st_adapter_003.error_adapter_0,Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Embed.mm_interconnect_1.avalon_st_adapter_004,Embed_mm_interconnect_0_avalon_st_adapter
Embed.mm_interconnect_1.avalon_st_adapter_004.error_adapter_0,Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Embed.irq_mapper,Embed_irq_mapper
Embed.irq_synchronizer,altera_irq_clock_crosser
Embed.irq_synchronizer_001,altera_irq_clock_crosser
Embed.irq_synchronizer_002,altera_irq_clock_crosser
Embed.irq_synchronizer_003,altera_irq_clock_crosser
Embed.rst_controller,altera_reset_controller
Embed.rst_controller_001,altera_reset_controller
Embed.rst_controller_002,altera_reset_controller
Embed.rst_controller_003,altera_reset_controller
Embed.rst_controller_004,altera_reset_controller
