design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/alu,alu,RUN_2025.05.25_10.15.59,flow completed,0h0m42s0ms,0h0m29s0ms,84247.58050109651,0.007754921024999999,25274.274150328954,-1,28.4024,536.14,169,0,0,0,0,0,0,0,0,0,0,0,3979,1400,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2349966.0,0.0,17.55,17.06,1.21,0.0,0.0,259,282,4,27,0,0,0,263,5,0,23,11,46,37,12,15,19,8,11,330,70,1,104,196,701,5074.867200000001,3.15e-05,4.44e-05,8.63e-07,3.84e-05,5.65e-05,1.21e-09,4.16e-05,6.68e-05,1.72e-09,1.8199999999999998,10.0,100.0,10.0,1,30,17.680,17.940,0.3,1,10,0.4,0,sky130_fd_sc_hd,AREA 0
