#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jan 15 03:19:28 2024
# Process ID: 237674
# Current directory: /home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.runs/synth_1
# Command line: vivado -log seq_core.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source seq_core.tcl
# Log file: /home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.runs/synth_1/seq_core.vds
# Journal file: /home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.runs/synth_1/vivado.jou
# Running On: PetruMint, OS: Linux, CPU Frequency: 3800.000 MHz, CPU Physical cores: 12, Host memory: 32742 MB
#-----------------------------------------------------------
source seq_core.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/utils_1/imports/synth_1/seq_core.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/utils_1/imports/synth_1/seq_core.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top seq_core -part xa7z020clg400-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7z020'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 237697
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1683.766 ; gain = 384.738 ; free physical = 13503 ; free virtual = 37017
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'seq_core' [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:24]
INFO: [Synth 8-6157] synthesizing module 'reg_module' [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v:24]
INFO: [Synth 8-6155] done synthesizing module 'reg_module' (0#1) [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v:24]
INFO: [Synth 8-6157] synthesizing module 'stage_fetch' [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v:24]
INFO: [Synth 8-6155] done synthesizing module 'stage_fetch' (0#1) [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v:24]
INFO: [Synth 8-6157] synthesizing module 'stage_read' [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core_decode.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core_decode.v:99]
INFO: [Synth 8-6155] done synthesizing module 'stage_read' (0#1) [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core_decode.v:24]
INFO: [Synth 8-6157] synthesizing module 'read_execute_pipeline_reg' [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/decode_execute_pipeline_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'read_execute_pipeline_reg' (0#1) [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/decode_execute_pipeline_reg.v:24]
INFO: [Synth 8-6157] synthesizing module 'stage_execute' [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v:70]
INFO: [Synth 8-155] case statement is not full and has no default [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v:91]
INFO: [Synth 8-155] case statement is not full and has no default [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v:101]
INFO: [Synth 8-155] case statement is not full and has no default [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v:135]
INFO: [Synth 8-155] case statement is not full and has no default [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v:167]
INFO: [Synth 8-155] case statement is not full and has no default [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v:123]
INFO: [Synth 8-6155] done synthesizing module 'stage_execute' (0#1) [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'execute_writeback_pipeline_reg' [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'execute_writeback_pipeline_reg' (0#1) [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v:24]
WARNING: [Synth 8-689] width (32) of port connection 'input_result' does not match port width (1) of module 'execute_writeback_pipeline_reg' [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:175]
WARNING: [Synth 8-689] width (32) of port connection 'output_result' does not match port width (1) of module 'execute_writeback_pipeline_reg' [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:179]
INFO: [Synth 8-6157] synthesizing module 'stage_writeback' [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v:24]
INFO: [Synth 8-6155] done synthesizing module 'stage_writeback' (0#1) [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v:24]
WARNING: [Synth 8-689] width (32) of port connection 'input_result' does not match port width (1) of module 'stage_writeback' [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:190]
WARNING: [Synth 8-689] width (32) of port connection 'output_dest_addr' does not match port width (3) of module 'stage_writeback' [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:195]
WARNING: [Synth 8-689] width (3) of port connection 'output_result' does not match port width (32) of module 'stage_writeback' [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:196]
INFO: [Synth 8-6155] done synthesizing module 'seq_core' (0#1) [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1752.734 ; gain = 453.707 ; free physical = 13409 ; free virtual = 36923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1767.578 ; gain = 468.551 ; free physical = 13409 ; free virtual = 36922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7z020clg400-1Q
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1775.582 ; gain = 476.555 ; free physical = 13409 ; free virtual = 36922
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7z020clg400-1Q
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1792.496 ; gain = 493.469 ; free physical = 13388 ; free virtual = 36902
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 12    
	   4 Input   32 Bit        Muxes := 10    
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 8     
	   4 Input   10 Bit        Muxes := 7     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 12    
	   4 Input    3 Bit        Muxes := 9     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 20    
	   4 Input    1 Bit        Muxes := 4     
	   7 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port data_in[31] in module seq_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[30] in module seq_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[29] in module seq_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[28] in module seq_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[27] in module seq_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[26] in module seq_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[25] in module seq_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[24] in module seq_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[23] in module seq_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[22] in module seq_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[21] in module seq_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[20] in module seq_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[19] in module seq_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[18] in module seq_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[17] in module seq_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[16] in module seq_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[15] in module seq_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[14] in module seq_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[13] in module seq_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[12] in module seq_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[11] in module seq_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[10] in module seq_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[9] in module seq_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[8] in module seq_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[7] in module seq_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[6] in module seq_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[5] in module seq_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[4] in module seq_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[3] in module seq_core is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1947.699 ; gain = 648.672 ; free physical = 13209 ; free virtual = 36727
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1947.699 ; gain = 648.672 ; free physical = 13209 ; free virtual = 36727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1947.699 ; gain = 648.672 ; free physical = 13209 ; free virtual = 36727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1947.699 ; gain = 648.672 ; free physical = 13201 ; free virtual = 36719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1947.699 ; gain = 648.672 ; free physical = 13201 ; free virtual = 36719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1947.699 ; gain = 648.672 ; free physical = 13201 ; free virtual = 36719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1947.699 ; gain = 648.672 ; free physical = 13201 ; free virtual = 36719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1947.699 ; gain = 648.672 ; free physical = 13201 ; free virtual = 36719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1947.699 ; gain = 648.672 ; free physical = 13201 ; free virtual = 36719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     3|
|3     |LUT1   |     2|
|4     |LUT2   |    37|
|5     |LUT3   |    10|
|6     |LUT4   |    35|
|7     |LUT5   |    29|
|8     |LUT6   |   111|
|9     |FDCE   |    81|
|10    |IBUF   |    21|
|11    |OBUF   |    54|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+-------------------------------+------+
|      |Instance         |Module                         |Cells |
+------+-----------------+-------------------------------+------+
|1     |top              |                               |   384|
|2     |  fetch_module   |stage_fetch                    |    96|
|3     |  nolabel_line79 |reg_module                     |    61|
|4     |  pipeline_reg1  |read_execute_pipeline_reg      |   136|
|5     |  pipeline_reg2  |execute_writeback_pipeline_reg |    15|
+------+-----------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1947.699 ; gain = 648.672 ; free physical = 13201 ; free virtual = 36719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1947.699 ; gain = 648.672 ; free physical = 13201 ; free virtual = 36719
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1947.707 ; gain = 648.672 ; free physical = 13201 ; free virtual = 36719
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1954.637 ; gain = 0.000 ; free physical = 13478 ; free virtual = 36995
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2086.352 ; gain = 0.000 ; free physical = 13417 ; free virtual = 36934
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: bb7d7a1d
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2086.352 ; gain = 796.230 ; free physical = 13417 ; free virtual = 36934
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1277.870; main = 1277.870; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2086.355; main = 2086.355; forked = 0.000
INFO: [Common 17-1381] The checkpoint '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.runs/synth_1/seq_core.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file seq_core_utilization_synth.rpt -pb seq_core_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 15 03:19:41 2024...
