i2_receiver.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/29c9/i2_receiver.v,incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
design_1_i2s_receiver_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_i2s_receiver_0_0/sim/design_1_i2s_receiver_0_0.v,incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
i2s_transceiver.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/a157/i2s_transceiver.v,incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
design_1_i2s_transceiver_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_i2s_transceiver_0_0/sim/design_1_i2s_transceiver_0_0.v,incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
