// Seed: 3673594391
module module_0 (
    output tri1 id_0,
    output tri0 id_1,
    input supply1 id_2
);
  wire id_4;
  wire id_5;
  always @(1'b0 < 1 or posedge 1) $display(id_4);
endmodule
module module_0 (
    input uwire id_0,
    output tri id_1,
    input wor id_2,
    input uwire id_3,
    input wor id_4,
    output wand id_5,
    input logic id_6,
    output logic id_7,
    output logic id_8,
    input uwire id_9,
    input uwire id_10,
    output supply0 id_11
);
  always @(negedge 1) begin : id_13
    #1 for (id_1 = 1; id_9; module_1 = id_0) for (id_1 = 1; id_0; id_1 = 1) id_7 = #1 1;
    if (1) id_13 <= 1;
    else id_8 <= id_6;
  end
  module_0(
      id_5, id_11, id_9
  );
  tri id_14 = id_2;
  tri id_15 = id_9;
  supply1 id_16 = 1'b0;
  assign id_1 = 1;
  uwire id_17;
  assign id_17 = 1'b0 ? 1 : 1 == 1;
endmodule
