

================================================================
== Vitis HLS Report for 'mm2_stage_0_1'
================================================================
* Date:           Wed Jan 14 16:22:30 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   280130|   280130|  2.801 ms|  2.801 ms|  280130|  280130|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                        |                                              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                        Instance                        |                    Module                    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66        |mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1        |       66|       66|   0.660 us|   0.660 us|    66|    66|       no|
        |grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73             |mm2_stage_0_1_Pipeline_l_S_i_0_i1             |       66|       66|   0.660 us|   0.660 us|    66|    66|       no|
        |grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80        |mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2        |       66|       66|   0.660 us|   0.660 us|    66|    66|       no|
        |grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85  |mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2  |     4103|     4103|  41.030 us|  41.030 us|  4103|  4103|       no|
        |grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94             |mm2_stage_0_1_Pipeline_l_S_i_4_i3             |       66|       66|   0.660 us|   0.660 us|    66|    66|       no|
        +--------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_j_0_j1  |     8704|     8704|       136|          -|          -|    64|        no|
        |- l_S_j_2_j2  |   271424|   271424|      4241|          -|          -|    64|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       52|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      581|      837|    -|
|Memory               |       11|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      252|    -|
|Register             |        -|     -|       43|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       11|     5|      624|     1141|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |                        Instance                        |                    Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66        |mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1        |        0|   0|   17|   74|    0|
    |grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80        |mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2        |        0|   0|    9|   52|    0|
    |grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73             |mm2_stage_0_1_Pipeline_l_S_i_0_i1             |        0|   0|   22|   82|    0|
    |grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94             |mm2_stage_0_1_Pipeline_l_S_i_4_i3             |        0|   0|   22|   82|    0|
    |grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85  |mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2  |        0|   5|  511|  547|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                   |                                              |        0|   5|  581|  837|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |C_buffer_U  |mm2_stage_0_1_C_buffer  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |d_col_U     |mm2_stage_0_1_d_col     |        2|  0|   0|    0|    64|   32|     1|         2048|
    |v18_U       |mm2_stage_0_1_v18       |        1|  0|   0|    0|    64|   32|     1|         2048|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                        |       11|  0|   0|    0|  4224|   96|     3|       135168|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln53_fu_116_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln65_fu_145_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln53_fu_110_p2  |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln65_fu_139_p2  |      icmp|   0|  0|  11|           7|           8|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  52|          29|          19|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |C_buffer_address0  |  14|          3|   12|         36|
    |C_buffer_ce0       |  14|          3|    1|          3|
    |C_buffer_we0       |   9|          2|    1|          2|
    |ap_NS_fsm          |  65|         12|    1|         12|
    |ap_done            |   9|          2|    1|          2|
    |d_col_address0     |  20|          4|    6|         24|
    |d_col_ce0          |  20|          4|    1|          4|
    |d_col_ce1          |   9|          2|    1|          2|
    |d_col_d0           |  14|          3|   32|         96|
    |d_col_we0          |  14|          3|    1|          3|
    |j1_fu_46           |   9|          2|    7|         14|
    |j2_fu_62           |   9|          2|    7|         14|
    |v18_address0       |  14|          3|    6|         18|
    |v18_ce0            |  14|          3|    1|          3|
    |v18_we0            |   9|          2|    1|          2|
    |v611_read          |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 252|         52|   80|        237|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                            |  11|   0|   11|          0|
    |ap_done_reg                                                          |   1|   0|    1|          0|
    |grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_ap_start_reg        |   1|   0|    1|          0|
    |grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_ap_start_reg        |   1|   0|    1|          0|
    |grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_ap_start_reg             |   1|   0|    1|          0|
    |grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_ap_start_reg             |   1|   0|    1|          0|
    |grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_ap_start_reg  |   1|   0|    1|          0|
    |j1_fu_46                                                             |   7|   0|    7|          0|
    |j2_fu_62                                                             |   7|   0|    7|          0|
    |trunc_ln54_reg_170                                                   |   6|   0|    6|          0|
    |trunc_ln66_reg_185                                                   |   6|   0|    6|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                |  43|   0|   43|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------+-----+-----+------------+---------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|v13_address0  |  out|   12|   ap_memory|            v13|         array|
|v13_ce0       |  out|    1|   ap_memory|            v13|         array|
|v13_q0        |   in|   32|   ap_memory|            v13|         array|
|v14_address0  |  out|   12|   ap_memory|            v14|         array|
|v14_ce0       |  out|    1|   ap_memory|            v14|         array|
|v14_we0       |  out|    1|   ap_memory|            v14|         array|
|v14_d0        |  out|   32|   ap_memory|            v14|         array|
|v611_dout     |   in|   32|     ap_fifo|           v611|       pointer|
|v611_empty_n  |   in|    1|     ap_fifo|           v611|       pointer|
|v611_read     |  out|    1|     ap_fifo|           v611|       pointer|
+--------------+-----+-----+------------+---------------+--------------+

