Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 29 11:26:59 2024
| Host         : PC-637 running 64-bit major release  (build 9200)
| Command      : report_methodology -file toplevl_methodology_drc_routed.rpt -pb toplevl_methodology_drc_routed.pb -rpx toplevl_methodology_drc_routed.rpx
| Design       : toplevl
| Device       : xc7a50ticsg324-1L
| Speed File   : -1L
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 49
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 24         |
| TIMING-18 | Warning  | Missing input or output delay | 11         |
| TIMING-20 | Warning  | Non-clocked latch             | 14         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell PWM1/led_reg[1]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PWM1/led_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell PWM1/led_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PWM1/led_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell PWM1/led_reg[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PWM1/led_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell PWM1/led_reg[3]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PWM1/led_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell PWM1/led_reg[3]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PWM1/led_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell PWM1/led_reg[4]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PWM1/led_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell PWM1/led_reg[5]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PWM1/led_reg[5]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell PWM1/led_reg[5]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PWM1/led_reg[5]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell PWM1/led_reg[6]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PWM1/led_reg[6]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell PWM1/led_reg[6]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PWM1/led_reg[6]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell PWM1/led_reg[7]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PWM1/led_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell PWM1/led_reg[7]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) PWM1/led_reg[7]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell PWM2/led_reg[1]_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PWM2/led_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell PWM2/led_reg[2]_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PWM2/led_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell PWM2/led_reg[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PWM2/led_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell PWM2/led_reg[3]_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PWM2/led_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell PWM2/led_reg[3]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PWM2/led_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell PWM2/led_reg[4]_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PWM2/led_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell PWM2/led_reg[5]_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PWM2/led_reg[5]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell PWM2/led_reg[5]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PWM2/led_reg[5]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell PWM2/led_reg[6]_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PWM2/led_reg[6]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell PWM2/led_reg[6]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PWM2/led_reg[6]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell PWM2/led_reg[7]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PWM2/led_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell PWM2/led_reg[7]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) PWM2/led_reg[7]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on SW1[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on SW1[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on SW1[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on SW2[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on SW2[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on SW2[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on SW_en1 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on SW_en2 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on SW_rst relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on JA relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on JB relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch PWM1/led_reg[1] cannot be properly analyzed as its control pin PWM1/led_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch PWM1/led_reg[2]/L7 (in PWM1/led_reg[2] macro) cannot be properly analyzed as its control pin PWM1/led_reg[2]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch PWM1/led_reg[3]/L7 (in PWM1/led_reg[3] macro) cannot be properly analyzed as its control pin PWM1/led_reg[3]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch PWM1/led_reg[4]/L7 (in PWM1/led_reg[4] macro) cannot be properly analyzed as its control pin PWM1/led_reg[4]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch PWM1/led_reg[5]/L7 (in PWM1/led_reg[5] macro) cannot be properly analyzed as its control pin PWM1/led_reg[5]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch PWM1/led_reg[6]/L7 (in PWM1/led_reg[6] macro) cannot be properly analyzed as its control pin PWM1/led_reg[6]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch PWM1/led_reg[7]/L7 (in PWM1/led_reg[7] macro) cannot be properly analyzed as its control pin PWM1/led_reg[7]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch PWM2/led_reg[1] cannot be properly analyzed as its control pin PWM2/led_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch PWM2/led_reg[2]/L7 (in PWM2/led_reg[2] macro) cannot be properly analyzed as its control pin PWM2/led_reg[2]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch PWM2/led_reg[3]/L7 (in PWM2/led_reg[3] macro) cannot be properly analyzed as its control pin PWM2/led_reg[3]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch PWM2/led_reg[4]/L7 (in PWM2/led_reg[4] macro) cannot be properly analyzed as its control pin PWM2/led_reg[4]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch PWM2/led_reg[5]/L7 (in PWM2/led_reg[5] macro) cannot be properly analyzed as its control pin PWM2/led_reg[5]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch PWM2/led_reg[6]/L7 (in PWM2/led_reg[6] macro) cannot be properly analyzed as its control pin PWM2/led_reg[6]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch PWM2/led_reg[7]/L7 (in PWM2/led_reg[7] macro) cannot be properly analyzed as its control pin PWM2/led_reg[7]/L7/G is not reached by a timing clock
Related violations: <none>


