conv_flow_control_loop_pipe_sequential_init
conv_flow_control_loop_pipe_sequential_init
conv_flow_control_loop_pipe_sequential_init
conv_mux_53_32_1_1
conv_flow_control_loop_pipe_sequential_init
conv_mul_10ns_2ns_12_1_1
conv_urem_12ns_4ns_4_16_1
conv_mul_10ns_3ns_13_1_1
conv_mul_13ns_3ns_16_1_1
conv_mul_16ns_30s_32_1_1
conv_mul_3ns_30s_32_1_1
conv_mul_32s_2ns_32_1_1
conv_mul_8ns_4s_12_1_1
conv_mul_9s_4s_13_1_1
conv_mac_muladd_8ns_4s_12s_13_4_1
conv_mac_muladd_9s_4s_13s_14_4_1
conv_mac_muladd_8ns_4s_32s_32_4_1
conv_mac_muladd_8ns_4s_13s_14_4_1
conv_mac_muladd_9s_4s_32s_32_4_1
conv_mac_muladd_9s_4s_14s_14_4_1
conv_flow_control_loop_pipe_sequential_init
conv_sdiv_33ns_3ns_10_37_seq_1
conv_mul_30s_32s_32_1_1
conv_mul_3ns_3ns_6_1_1
conv_mul_6ns_29s_32_1_1
conv_mul_32s_32s_32_1_1
conv_mul_30s_3ns_32_1_1
conv_mul_3ns_28ns_31_1_1
conv_mul_3ns_31ns_34_1_1
conv_mul_10ns_34ns_44_1_1
conv_mul_32ns_2ns_34_1_1
conv_mul_10ns_44ns_54_1_1
conv_mul_10ns_54ns_64_1_1
conv_filter_V_RAM_AUTO_1R1W
conv_inputMap_V_RAM_AUTO_1R1W
conv_bias_V_RAM_AUTO_1R1W
conv_BUS1_s_axi
conv_regslice_both
conv_regslice_both
conv_regslice_both
conv_regslice_both
conv_regslice_both
conv_regslice_both
conv_regslice_both
conv_regslice_both
conv_Pipeline_VITIS_LOOP_330_1
conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1
conv_Pipeline_ReadWeightStreamsLOOP
conv_Pipeline_ReadActivationsLOOP
conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP
conv
