#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5603f06c24a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5603f07aaaf0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x5603f07caeb0_0 .net "bflag", 0 0, v0x5603f07c9cb0_0;  1 drivers
v0x5603f07caf70_0 .var "funct", 5 0;
v0x5603f07cb030_0 .net "hi", 31 0, v0x5603f07c9e50_0;  1 drivers
v0x5603f07cb0d0_0 .var "imm", 15 0;
v0x5603f07cb190_0 .var "imm_instr", 31 0;
v0x5603f07cb270_0 .var "instword", 31 0;
v0x5603f07cb330_0 .net "lo", 31 0, v0x5603f07ca010_0;  1 drivers
v0x5603f07cb400_0 .var "opA", 31 0;
v0x5603f07cb4a0_0 .var "opB", 31 0;
v0x5603f07cb560_0 .var "opcode", 5 0;
v0x5603f07cb640_0 .net "result", 31 0, v0x5603f07ca550_0;  1 drivers
v0x5603f07cb730_0 .var "rs", 4 0;
v0x5603f07cb7f0_0 .var "rt", 4 0;
v0x5603f07cb8d0_0 .var "word", 31 6;
S_0x5603f07994f0 .scope module, "dut" "alu" 3 70, 4 1 0, S_0x5603f07aaaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x5603f07a8360_0 .net *"_ivl_10", 15 0, L_0x5603f07db6c0;  1 drivers
L_0x7f08a8999018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5603f07ab870_0 .net/2u *"_ivl_14", 15 0, L_0x7f08a8999018;  1 drivers
v0x5603f07b08d0_0 .net *"_ivl_17", 15 0, L_0x5603f07eb970;  1 drivers
v0x5603f07b0c00_0 .net *"_ivl_5", 0 0, L_0x5603f07db2d0;  1 drivers
v0x5603f07b1d10_0 .net *"_ivl_6", 15 0, L_0x5603f07db400;  1 drivers
v0x5603f07b3d30_0 .net *"_ivl_9", 15 0, L_0x5603f07db620;  1 drivers
v0x5603f07c9bd0_0 .net "addr_rt", 4 0, L_0x5603f07ebca0;  1 drivers
v0x5603f07c9cb0_0 .var "b_flag", 0 0;
v0x5603f07c9d70_0 .net "funct", 5 0, L_0x5603f07db230;  1 drivers
v0x5603f07c9e50_0 .var "hi", 31 0;
v0x5603f07c9f30_0 .net "instructionword", 31 0, v0x5603f07cb270_0;  1 drivers
v0x5603f07ca010_0 .var "lo", 31 0;
v0x5603f07ca0f0_0 .var "memaddroffset", 31 0;
v0x5603f07ca1d0_0 .var "multresult", 63 0;
v0x5603f07ca2b0_0 .net "op1", 31 0, v0x5603f07cb400_0;  1 drivers
v0x5603f07ca390_0 .net "op2", 31 0, v0x5603f07cb4a0_0;  1 drivers
v0x5603f07ca470_0 .net "opcode", 5 0, L_0x5603f07db140;  1 drivers
v0x5603f07ca550_0 .var "result", 31 0;
v0x5603f07ca630_0 .net "shamt", 4 0, L_0x5603f07ebba0;  1 drivers
v0x5603f07ca710_0 .net/s "sign_op1", 31 0, v0x5603f07cb400_0;  alias, 1 drivers
v0x5603f07ca7d0_0 .net/s "sign_op2", 31 0, v0x5603f07cb4a0_0;  alias, 1 drivers
v0x5603f07ca870_0 .net "simmediatedata", 31 0, L_0x5603f07db7d0;  1 drivers
v0x5603f07ca930_0 .net "simmediatedatas", 31 0, L_0x5603f07db7d0;  alias, 1 drivers
v0x5603f07ca9f0_0 .net "uimmediatedata", 31 0, L_0x5603f07eba60;  1 drivers
v0x5603f07caab0_0 .net "unsign_op1", 31 0, v0x5603f07cb400_0;  alias, 1 drivers
v0x5603f07cab70_0 .net "unsign_op2", 31 0, v0x5603f07cb4a0_0;  alias, 1 drivers
v0x5603f07cac80_0 .var "unsigned_result", 31 0;
E_0x5603f070d5b0/0 .event anyedge, v0x5603f07ca470_0, v0x5603f07c9d70_0, v0x5603f07ca390_0, v0x5603f07ca630_0;
E_0x5603f070d5b0/1 .event anyedge, v0x5603f07ca2b0_0, v0x5603f07ca1d0_0, v0x5603f07c9bd0_0, v0x5603f07ca870_0;
E_0x5603f070d5b0/2 .event anyedge, v0x5603f07ca9f0_0, v0x5603f07cac80_0;
E_0x5603f070d5b0 .event/or E_0x5603f070d5b0/0, E_0x5603f070d5b0/1, E_0x5603f070d5b0/2;
L_0x5603f07db140 .part v0x5603f07cb270_0, 26, 6;
L_0x5603f07db230 .part v0x5603f07cb270_0, 0, 6;
L_0x5603f07db2d0 .part v0x5603f07cb270_0, 15, 1;
LS_0x5603f07db400_0_0 .concat [ 1 1 1 1], L_0x5603f07db2d0, L_0x5603f07db2d0, L_0x5603f07db2d0, L_0x5603f07db2d0;
LS_0x5603f07db400_0_4 .concat [ 1 1 1 1], L_0x5603f07db2d0, L_0x5603f07db2d0, L_0x5603f07db2d0, L_0x5603f07db2d0;
LS_0x5603f07db400_0_8 .concat [ 1 1 1 1], L_0x5603f07db2d0, L_0x5603f07db2d0, L_0x5603f07db2d0, L_0x5603f07db2d0;
LS_0x5603f07db400_0_12 .concat [ 1 1 1 1], L_0x5603f07db2d0, L_0x5603f07db2d0, L_0x5603f07db2d0, L_0x5603f07db2d0;
L_0x5603f07db400 .concat [ 4 4 4 4], LS_0x5603f07db400_0_0, LS_0x5603f07db400_0_4, LS_0x5603f07db400_0_8, LS_0x5603f07db400_0_12;
L_0x5603f07db620 .part v0x5603f07cb270_0, 0, 16;
L_0x5603f07db6c0 .concat [ 16 0 0 0], L_0x5603f07db620;
L_0x5603f07db7d0 .concat [ 16 16 0 0], L_0x5603f07db6c0, L_0x5603f07db400;
L_0x5603f07eb970 .part v0x5603f07cb270_0, 0, 16;
L_0x5603f07eba60 .concat [ 16 16 0 0], L_0x5603f07eb970, L_0x7f08a8999018;
L_0x5603f07ebba0 .part v0x5603f07cb270_0, 6, 5;
L_0x5603f07ebca0 .part v0x5603f07cb270_0, 16, 5;
S_0x5603f07863a0 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f08a89e2708 .functor BUFZ 1, C4<z>; HiZ drive
v0x5603f07cb9b0_0 .net "clk", 0 0, o0x7f08a89e2708;  0 drivers
o0x7f08a89e2738 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5603f07cba90_0 .net "data_address", 31 0, o0x7f08a89e2738;  0 drivers
o0x7f08a89e2768 .functor BUFZ 1, C4<z>; HiZ drive
v0x5603f07cbb70_0 .net "data_read", 0 0, o0x7f08a89e2768;  0 drivers
v0x5603f07cbc40_0 .var "data_readdata", 31 0;
o0x7f08a89e27c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5603f07cbd20_0 .net "data_write", 0 0, o0x7f08a89e27c8;  0 drivers
o0x7f08a89e27f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5603f07cbde0_0 .net "data_writedata", 31 0, o0x7f08a89e27f8;  0 drivers
S_0x5603f0798cf0 .scope module, "instruction_ram" "instruction_ram" 6 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f08a89e2948 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5603f07cbf80_0 .net "instr_address", 31 0, o0x7f08a89e2948;  0 drivers
v0x5603f07cc080_0 .var "instr_readdata", 31 0;
S_0x5603f07990c0 .scope module, "slt_tb" "slt_tb" 7 1;
 .timescale 0 0;
v0x5603f07da760_0 .net "active", 0 0, L_0x5603f07f5100;  1 drivers
v0x5603f07da820_0 .var "clk", 0 0;
v0x5603f07da8c0_0 .var "clk_enable", 0 0;
v0x5603f07da9b0_0 .net "data_address", 31 0, L_0x5603f07f3430;  1 drivers
v0x5603f07daa50_0 .net "data_read", 0 0, L_0x5603f07f0fb0;  1 drivers
v0x5603f07dab40_0 .var "data_readdata", 31 0;
v0x5603f07dac10_0 .net "data_write", 0 0, L_0x5603f07f0dd0;  1 drivers
v0x5603f07dace0_0 .net "data_writedata", 31 0, L_0x5603f07f3120;  1 drivers
v0x5603f07dadb0_0 .net "instr_address", 31 0, L_0x5603f07f4790;  1 drivers
v0x5603f07daf10_0 .var "instr_readdata", 31 0;
v0x5603f07dafb0_0 .net "register_v0", 31 0, L_0x5603f07f30b0;  1 drivers
v0x5603f07db0a0_0 .var "reset", 0 0;
S_0x5603f07aa720 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x5603f07990c0;
 .timescale 0 0;
v0x5603f07cc250_0 .var "expected", 31 0;
v0x5603f07cc350_0 .var "funct", 5 0;
v0x5603f07cc430_0 .var "i", 4 0;
v0x5603f07cc4f0_0 .var "imm", 15 0;
v0x5603f07cc5d0_0 .var "imm_instr", 31 0;
v0x5603f07cc700_0 .var "opcode", 5 0;
v0x5603f07cc7e0_0 .var "r_instr", 31 0;
v0x5603f07cc8c0_0 .var "rd", 4 0;
v0x5603f07cc9a0_0 .var "rs", 4 0;
v0x5603f07ccb10_0 .var "rt", 4 0;
v0x5603f07ccbf0_0 .var "shamt", 4 0;
v0x5603f07cccd0_0 .var "test", 31 0;
E_0x5603f070a920 .event posedge, v0x5603f07cef80_0;
S_0x5603f07ccdb0 .scope module, "dut" "mips_cpu_harvard" 7 125, 8 1 0, S_0x5603f07990c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x5603f07a8240 .functor OR 1, L_0x5603f07ec460, L_0x5603f07ec7a0, C4<0>, C4<0>;
L_0x5603f076c190 .functor BUFZ 1, L_0x5603f07ebfb0, C4<0>, C4<0>, C4<0>;
L_0x5603f07b0ae0 .functor BUFZ 1, L_0x5603f07ec150, C4<0>, C4<0>, C4<0>;
L_0x5603f07b1b70 .functor BUFZ 1, L_0x5603f07ec150, C4<0>, C4<0>, C4<0>;
L_0x5603f07ecc50 .functor AND 1, L_0x5603f07ebfb0, L_0x5603f07ed060, C4<1>, C4<1>;
L_0x5603f07b3c10 .functor OR 1, L_0x5603f07ecc50, L_0x5603f07ecae0, C4<0>, C4<0>;
L_0x5603f07426c0 .functor OR 1, L_0x5603f07b3c10, L_0x5603f07ece70, C4<0>, C4<0>;
L_0x5603f07ed300 .functor OR 1, L_0x5603f07426c0, L_0x5603f07ee960, C4<0>, C4<0>;
L_0x5603f07ed410 .functor OR 1, L_0x5603f07ed300, L_0x5603f07ee1d0, C4<0>, C4<0>;
L_0x5603f07ed4d0 .functor BUFZ 1, L_0x5603f07ec290, C4<0>, C4<0>, C4<0>;
L_0x5603f07ee0c0 .functor AND 1, L_0x5603f07eda20, L_0x5603f07ede90, C4<1>, C4<1>;
L_0x5603f07ee1d0 .functor OR 1, L_0x5603f07ed720, L_0x5603f07ee0c0, C4<0>, C4<0>;
L_0x5603f07ee960 .functor AND 1, L_0x5603f07ee490, L_0x5603f07ee740, C4<1>, C4<1>;
L_0x5603f07ef110 .functor OR 1, L_0x5603f07eebb0, L_0x5603f07eeed0, C4<0>, C4<0>;
L_0x5603f07ee330 .functor OR 1, L_0x5603f07ef680, L_0x5603f07ef980, C4<0>, C4<0>;
L_0x5603f07ef860 .functor AND 1, L_0x5603f07ef390, L_0x5603f07ee330, C4<1>, C4<1>;
L_0x5603f07f0180 .functor OR 1, L_0x5603f07efe10, L_0x5603f07f0090, C4<0>, C4<0>;
L_0x5603f07f0480 .functor OR 1, L_0x5603f07f0180, L_0x5603f07f0290, C4<0>, C4<0>;
L_0x5603f07f0630 .functor AND 1, L_0x5603f07ebfb0, L_0x5603f07f0480, C4<1>, C4<1>;
L_0x5603f07f07e0 .functor AND 1, L_0x5603f07ebfb0, L_0x5603f07f06f0, C4<1>, C4<1>;
L_0x5603f07f0d10 .functor AND 1, L_0x5603f07ebfb0, L_0x5603f07f0590, C4<1>, C4<1>;
L_0x5603f07f0fb0 .functor BUFZ 1, L_0x5603f07b0ae0, C4<0>, C4<0>, C4<0>;
L_0x5603f07f1c40 .functor AND 1, L_0x5603f07f5100, L_0x5603f07ed410, C4<1>, C4<1>;
L_0x5603f07f1d50 .functor OR 1, L_0x5603f07ee1d0, L_0x5603f07ee960, C4<0>, C4<0>;
L_0x5603f07f3120 .functor BUFZ 32, L_0x5603f07f2fa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5603f07f31e0 .functor BUFZ 32, L_0x5603f07f1f30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5603f07f3330 .functor BUFZ 32, L_0x5603f07f2fa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5603f07f3430 .functor BUFZ 32, v0x5603f07cdfb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5603f07f4430 .functor AND 1, v0x5603f07da8c0_0, L_0x5603f07f0630, C4<1>, C4<1>;
L_0x5603f07f44a0 .functor AND 1, L_0x5603f07f4430, v0x5603f07d7830_0, C4<1>, C4<1>;
L_0x5603f07f4790 .functor BUFZ 32, v0x5603f07cf040_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5603f07f5100 .functor BUFZ 1, v0x5603f07d7830_0, C4<0>, C4<0>, C4<0>;
L_0x5603f07f5280 .functor AND 1, v0x5603f07da8c0_0, v0x5603f07d7830_0, C4<1>, C4<1>;
v0x5603f07d1e40_0 .net *"_ivl_100", 31 0, L_0x5603f07ee3a0;  1 drivers
L_0x7f08a89994e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5603f07d1f40_0 .net *"_ivl_103", 25 0, L_0x7f08a89994e0;  1 drivers
L_0x7f08a8999528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5603f07d2020_0 .net/2u *"_ivl_104", 31 0, L_0x7f08a8999528;  1 drivers
v0x5603f07d20e0_0 .net *"_ivl_106", 0 0, L_0x5603f07ee490;  1 drivers
v0x5603f07d21a0_0 .net *"_ivl_109", 5 0, L_0x5603f07ee6a0;  1 drivers
L_0x7f08a8999570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5603f07d2280_0 .net/2u *"_ivl_110", 5 0, L_0x7f08a8999570;  1 drivers
v0x5603f07d2360_0 .net *"_ivl_112", 0 0, L_0x5603f07ee740;  1 drivers
v0x5603f07d2420_0 .net *"_ivl_116", 31 0, L_0x5603f07eeac0;  1 drivers
L_0x7f08a89995b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5603f07d2500_0 .net *"_ivl_119", 25 0, L_0x7f08a89995b8;  1 drivers
L_0x7f08a89990f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x5603f07d25e0_0 .net/2u *"_ivl_12", 5 0, L_0x7f08a89990f0;  1 drivers
L_0x7f08a8999600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5603f07d26c0_0 .net/2u *"_ivl_120", 31 0, L_0x7f08a8999600;  1 drivers
v0x5603f07d27a0_0 .net *"_ivl_122", 0 0, L_0x5603f07eebb0;  1 drivers
v0x5603f07d2860_0 .net *"_ivl_124", 31 0, L_0x5603f07eede0;  1 drivers
L_0x7f08a8999648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5603f07d2940_0 .net *"_ivl_127", 25 0, L_0x7f08a8999648;  1 drivers
L_0x7f08a8999690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5603f07d2a20_0 .net/2u *"_ivl_128", 31 0, L_0x7f08a8999690;  1 drivers
v0x5603f07d2b00_0 .net *"_ivl_130", 0 0, L_0x5603f07eeed0;  1 drivers
v0x5603f07d2bc0_0 .net *"_ivl_134", 31 0, L_0x5603f07ef2a0;  1 drivers
L_0x7f08a89996d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5603f07d2db0_0 .net *"_ivl_137", 25 0, L_0x7f08a89996d8;  1 drivers
L_0x7f08a8999720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5603f07d2e90_0 .net/2u *"_ivl_138", 31 0, L_0x7f08a8999720;  1 drivers
v0x5603f07d2f70_0 .net *"_ivl_140", 0 0, L_0x5603f07ef390;  1 drivers
v0x5603f07d3030_0 .net *"_ivl_143", 5 0, L_0x5603f07ef5e0;  1 drivers
L_0x7f08a8999768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5603f07d3110_0 .net/2u *"_ivl_144", 5 0, L_0x7f08a8999768;  1 drivers
v0x5603f07d31f0_0 .net *"_ivl_146", 0 0, L_0x5603f07ef680;  1 drivers
v0x5603f07d32b0_0 .net *"_ivl_149", 5 0, L_0x5603f07ef8e0;  1 drivers
L_0x7f08a89997b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x5603f07d3390_0 .net/2u *"_ivl_150", 5 0, L_0x7f08a89997b0;  1 drivers
v0x5603f07d3470_0 .net *"_ivl_152", 0 0, L_0x5603f07ef980;  1 drivers
v0x5603f07d3530_0 .net *"_ivl_155", 0 0, L_0x5603f07ee330;  1 drivers
v0x5603f07d35f0_0 .net *"_ivl_159", 1 0, L_0x5603f07efd20;  1 drivers
L_0x7f08a8999138 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x5603f07d36d0_0 .net/2u *"_ivl_16", 5 0, L_0x7f08a8999138;  1 drivers
L_0x7f08a89997f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5603f07d37b0_0 .net/2u *"_ivl_160", 1 0, L_0x7f08a89997f8;  1 drivers
v0x5603f07d3890_0 .net *"_ivl_162", 0 0, L_0x5603f07efe10;  1 drivers
L_0x7f08a8999840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x5603f07d3950_0 .net/2u *"_ivl_164", 5 0, L_0x7f08a8999840;  1 drivers
v0x5603f07d3a30_0 .net *"_ivl_166", 0 0, L_0x5603f07f0090;  1 drivers
v0x5603f07d3d00_0 .net *"_ivl_169", 0 0, L_0x5603f07f0180;  1 drivers
L_0x7f08a8999888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x5603f07d3dc0_0 .net/2u *"_ivl_170", 5 0, L_0x7f08a8999888;  1 drivers
v0x5603f07d3ea0_0 .net *"_ivl_172", 0 0, L_0x5603f07f0290;  1 drivers
v0x5603f07d3f60_0 .net *"_ivl_175", 0 0, L_0x5603f07f0480;  1 drivers
L_0x7f08a89998d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x5603f07d4020_0 .net/2u *"_ivl_178", 5 0, L_0x7f08a89998d0;  1 drivers
v0x5603f07d4100_0 .net *"_ivl_180", 0 0, L_0x5603f07f06f0;  1 drivers
L_0x7f08a8999918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x5603f07d41c0_0 .net/2u *"_ivl_184", 5 0, L_0x7f08a8999918;  1 drivers
v0x5603f07d42a0_0 .net *"_ivl_186", 0 0, L_0x5603f07f0590;  1 drivers
L_0x7f08a8999960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5603f07d4360_0 .net/2u *"_ivl_190", 0 0, L_0x7f08a8999960;  1 drivers
v0x5603f07d4440_0 .net *"_ivl_20", 31 0, L_0x5603f07ec370;  1 drivers
L_0x7f08a89999a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x5603f07d4520_0 .net/2u *"_ivl_200", 4 0, L_0x7f08a89999a8;  1 drivers
v0x5603f07d4600_0 .net *"_ivl_203", 4 0, L_0x5603f07f14d0;  1 drivers
v0x5603f07d46e0_0 .net *"_ivl_205", 4 0, L_0x5603f07f16f0;  1 drivers
v0x5603f07d47c0_0 .net *"_ivl_206", 4 0, L_0x5603f07f1790;  1 drivers
v0x5603f07d48a0_0 .net *"_ivl_213", 0 0, L_0x5603f07f1d50;  1 drivers
L_0x7f08a89999f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5603f07d4960_0 .net/2u *"_ivl_214", 31 0, L_0x7f08a89999f0;  1 drivers
v0x5603f07d4a40_0 .net *"_ivl_216", 31 0, L_0x5603f07f1e90;  1 drivers
v0x5603f07d4b20_0 .net *"_ivl_218", 31 0, L_0x5603f07f2140;  1 drivers
v0x5603f07d4c00_0 .net *"_ivl_220", 31 0, L_0x5603f07f22d0;  1 drivers
v0x5603f07d4ce0_0 .net *"_ivl_222", 31 0, L_0x5603f07f2610;  1 drivers
L_0x7f08a8999180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5603f07d4dc0_0 .net *"_ivl_23", 25 0, L_0x7f08a8999180;  1 drivers
v0x5603f07d4ea0_0 .net *"_ivl_235", 0 0, L_0x5603f07f4430;  1 drivers
L_0x7f08a8999b10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5603f07d4f60_0 .net/2u *"_ivl_238", 31 0, L_0x7f08a8999b10;  1 drivers
L_0x7f08a89991c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5603f07d5040_0 .net/2u *"_ivl_24", 31 0, L_0x7f08a89991c8;  1 drivers
v0x5603f07d5120_0 .net *"_ivl_243", 0 0, L_0x5603f07f48f0;  1 drivers
L_0x7f08a8999b58 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5603f07d5200_0 .net/2u *"_ivl_244", 15 0, L_0x7f08a8999b58;  1 drivers
L_0x7f08a8999ba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5603f07d52e0_0 .net/2u *"_ivl_246", 15 0, L_0x7f08a8999ba0;  1 drivers
v0x5603f07d53c0_0 .net *"_ivl_248", 15 0, L_0x5603f07f4b60;  1 drivers
v0x5603f07d54a0_0 .net *"_ivl_251", 15 0, L_0x5603f07f4cf0;  1 drivers
v0x5603f07d5580_0 .net *"_ivl_26", 0 0, L_0x5603f07ec460;  1 drivers
v0x5603f07d5640_0 .net *"_ivl_28", 31 0, L_0x5603f07ec620;  1 drivers
L_0x7f08a8999210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5603f07d5720_0 .net *"_ivl_31", 25 0, L_0x7f08a8999210;  1 drivers
L_0x7f08a8999258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5603f07d5c10_0 .net/2u *"_ivl_32", 31 0, L_0x7f08a8999258;  1 drivers
v0x5603f07d5cf0_0 .net *"_ivl_34", 0 0, L_0x5603f07ec7a0;  1 drivers
v0x5603f07d5db0_0 .net *"_ivl_4", 31 0, L_0x5603f07ebe80;  1 drivers
v0x5603f07d5e90_0 .net *"_ivl_45", 2 0, L_0x5603f07eca40;  1 drivers
L_0x7f08a89992a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5603f07d5f70_0 .net/2u *"_ivl_46", 2 0, L_0x7f08a89992a0;  1 drivers
v0x5603f07d6050_0 .net *"_ivl_51", 2 0, L_0x5603f07eccc0;  1 drivers
L_0x7f08a89992e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5603f07d6130_0 .net/2u *"_ivl_52", 2 0, L_0x7f08a89992e8;  1 drivers
v0x5603f07d6210_0 .net *"_ivl_57", 0 0, L_0x5603f07ed060;  1 drivers
v0x5603f07d62d0_0 .net *"_ivl_59", 0 0, L_0x5603f07ecc50;  1 drivers
v0x5603f07d6390_0 .net *"_ivl_61", 0 0, L_0x5603f07b3c10;  1 drivers
v0x5603f07d6450_0 .net *"_ivl_63", 0 0, L_0x5603f07426c0;  1 drivers
v0x5603f07d6510_0 .net *"_ivl_65", 0 0, L_0x5603f07ed300;  1 drivers
L_0x7f08a8999060 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5603f07d65d0_0 .net *"_ivl_7", 25 0, L_0x7f08a8999060;  1 drivers
v0x5603f07d66b0_0 .net *"_ivl_70", 31 0, L_0x5603f07ed5f0;  1 drivers
L_0x7f08a8999330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5603f07d6790_0 .net *"_ivl_73", 25 0, L_0x7f08a8999330;  1 drivers
L_0x7f08a8999378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5603f07d6870_0 .net/2u *"_ivl_74", 31 0, L_0x7f08a8999378;  1 drivers
v0x5603f07d6950_0 .net *"_ivl_76", 0 0, L_0x5603f07ed720;  1 drivers
v0x5603f07d6a10_0 .net *"_ivl_78", 31 0, L_0x5603f07ed890;  1 drivers
L_0x7f08a89990a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5603f07d6af0_0 .net/2u *"_ivl_8", 31 0, L_0x7f08a89990a8;  1 drivers
L_0x7f08a89993c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5603f07d6bd0_0 .net *"_ivl_81", 25 0, L_0x7f08a89993c0;  1 drivers
L_0x7f08a8999408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5603f07d6cb0_0 .net/2u *"_ivl_82", 31 0, L_0x7f08a8999408;  1 drivers
v0x5603f07d6d90_0 .net *"_ivl_84", 0 0, L_0x5603f07eda20;  1 drivers
v0x5603f07d6e50_0 .net *"_ivl_87", 0 0, L_0x5603f07edb90;  1 drivers
v0x5603f07d6f30_0 .net *"_ivl_88", 31 0, L_0x5603f07ed930;  1 drivers
L_0x7f08a8999450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5603f07d7010_0 .net *"_ivl_91", 30 0, L_0x7f08a8999450;  1 drivers
L_0x7f08a8999498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5603f07d70f0_0 .net/2u *"_ivl_92", 31 0, L_0x7f08a8999498;  1 drivers
v0x5603f07d71d0_0 .net *"_ivl_94", 0 0, L_0x5603f07ede90;  1 drivers
v0x5603f07d7290_0 .net *"_ivl_97", 0 0, L_0x5603f07ee0c0;  1 drivers
v0x5603f07d7350_0 .net "active", 0 0, L_0x5603f07f5100;  alias, 1 drivers
v0x5603f07d7410_0 .net "alu_op1", 31 0, L_0x5603f07f31e0;  1 drivers
v0x5603f07d74d0_0 .net "alu_op2", 31 0, L_0x5603f07f3330;  1 drivers
v0x5603f07d7590_0 .net "alui_instr", 0 0, L_0x5603f07ecae0;  1 drivers
v0x5603f07d7650_0 .net "b_flag", 0 0, v0x5603f07cdae0_0;  1 drivers
v0x5603f07d76f0_0 .net "clk", 0 0, v0x5603f07da820_0;  1 drivers
v0x5603f07d7790_0 .net "clk_enable", 0 0, v0x5603f07da8c0_0;  1 drivers
v0x5603f07d7830_0 .var "cpu_active", 0 0;
v0x5603f07d78d0_0 .net "curr_addr", 31 0, v0x5603f07cf040_0;  1 drivers
v0x5603f07d79a0_0 .net "curr_addr_p4", 31 0, L_0x5603f07f46f0;  1 drivers
v0x5603f07d7a60_0 .net "data_address", 31 0, L_0x5603f07f3430;  alias, 1 drivers
v0x5603f07d7b40_0 .net "data_read", 0 0, L_0x5603f07f0fb0;  alias, 1 drivers
v0x5603f07d7c00_0 .net "data_readdata", 31 0, v0x5603f07dab40_0;  1 drivers
v0x5603f07d7ce0_0 .net "data_write", 0 0, L_0x5603f07f0dd0;  alias, 1 drivers
v0x5603f07d7da0_0 .net "data_writedata", 31 0, L_0x5603f07f3120;  alias, 1 drivers
v0x5603f07d7e80_0 .net "funct_code", 5 0, L_0x5603f07ebde0;  1 drivers
v0x5603f07d7f60_0 .net "hi_out", 31 0, v0x5603f07cf730_0;  1 drivers
v0x5603f07d8050_0 .net "hl_reg_enable", 0 0, L_0x5603f07f44a0;  1 drivers
v0x5603f07d80f0_0 .net "instr_address", 31 0, L_0x5603f07f4790;  alias, 1 drivers
v0x5603f07d81b0_0 .net "instr_opcode", 5 0, L_0x5603f07ebd40;  1 drivers
v0x5603f07d8290_0 .net "instr_readdata", 31 0, v0x5603f07daf10_0;  1 drivers
v0x5603f07d8350_0 .net "j_imm", 0 0, L_0x5603f07ef110;  1 drivers
v0x5603f07d83f0_0 .net "j_reg", 0 0, L_0x5603f07ef860;  1 drivers
v0x5603f07d84b0_0 .net "l_type", 0 0, L_0x5603f07ece70;  1 drivers
v0x5603f07d8570_0 .net "link_const", 0 0, L_0x5603f07ee1d0;  1 drivers
v0x5603f07d8630_0 .net "link_reg", 0 0, L_0x5603f07ee960;  1 drivers
v0x5603f07d86f0_0 .net "lo_out", 31 0, v0x5603f07cff80_0;  1 drivers
v0x5603f07d87e0_0 .net "lw", 0 0, L_0x5603f07ec150;  1 drivers
v0x5603f07d8880_0 .net "mem_read", 0 0, L_0x5603f07b0ae0;  1 drivers
v0x5603f07d8940_0 .net "mem_to_reg", 0 0, L_0x5603f07b1b70;  1 drivers
v0x5603f07d8a00_0 .net "mem_write", 0 0, L_0x5603f07ed4d0;  1 drivers
v0x5603f07d8ac0_0 .net "memaddroffset", 31 0, v0x5603f07cdfb0_0;  1 drivers
v0x5603f07d8bb0_0 .net "mfhi", 0 0, L_0x5603f07f07e0;  1 drivers
v0x5603f07d8c50_0 .net "mflo", 0 0, L_0x5603f07f0d10;  1 drivers
v0x5603f07d8d10_0 .net "movefrom", 0 0, L_0x5603f07a8240;  1 drivers
v0x5603f07d8dd0_0 .net "muldiv", 0 0, L_0x5603f07f0630;  1 drivers
v0x5603f07d96a0_0 .var "next_instr_addr", 31 0;
v0x5603f07d9790_0 .net "offset", 31 0, L_0x5603f07f4f70;  1 drivers
v0x5603f07d9850_0 .net "pc_enable", 0 0, L_0x5603f07f5280;  1 drivers
v0x5603f07d9920_0 .net "r_format", 0 0, L_0x5603f07ebfb0;  1 drivers
v0x5603f07d99c0_0 .net "reg_a_read_data", 31 0, L_0x5603f07f1f30;  1 drivers
v0x5603f07d9ab0_0 .net "reg_a_read_index", 4 0, L_0x5603f07f1180;  1 drivers
v0x5603f07d9b80_0 .net "reg_b_read_data", 31 0, L_0x5603f07f2fa0;  1 drivers
v0x5603f07d9c50_0 .net "reg_b_read_index", 4 0, L_0x5603f07f13e0;  1 drivers
v0x5603f07d9d20_0 .net "reg_dst", 0 0, L_0x5603f076c190;  1 drivers
v0x5603f07d9dc0_0 .net "reg_write", 0 0, L_0x5603f07ed410;  1 drivers
v0x5603f07d9e80_0 .net "reg_write_data", 31 0, L_0x5603f07f27a0;  1 drivers
v0x5603f07d9f70_0 .net "reg_write_enable", 0 0, L_0x5603f07f1c40;  1 drivers
v0x5603f07da040_0 .net "reg_write_index", 4 0, L_0x5603f07f1ab0;  1 drivers
v0x5603f07da110_0 .net "register_v0", 31 0, L_0x5603f07f30b0;  alias, 1 drivers
v0x5603f07da1e0_0 .net "reset", 0 0, v0x5603f07db0a0_0;  1 drivers
v0x5603f07da310_0 .net "result", 31 0, v0x5603f07ce410_0;  1 drivers
v0x5603f07da3e0_0 .net "result_hi", 31 0, v0x5603f07cdd10_0;  1 drivers
v0x5603f07da480_0 .net "result_lo", 31 0, v0x5603f07cded0_0;  1 drivers
v0x5603f07da520_0 .net "sw", 0 0, L_0x5603f07ec290;  1 drivers
E_0x5603f070c520/0 .event anyedge, v0x5603f07cdae0_0, v0x5603f07d79a0_0, v0x5603f07d9790_0, v0x5603f07d8350_0;
E_0x5603f070c520/1 .event anyedge, v0x5603f07cddf0_0, v0x5603f07d83f0_0, v0x5603f07d0e80_0;
E_0x5603f070c520 .event/or E_0x5603f070c520/0, E_0x5603f070c520/1;
L_0x5603f07ebd40 .part v0x5603f07daf10_0, 26, 6;
L_0x5603f07ebde0 .part v0x5603f07daf10_0, 0, 6;
L_0x5603f07ebe80 .concat [ 6 26 0 0], L_0x5603f07ebd40, L_0x7f08a8999060;
L_0x5603f07ebfb0 .cmp/eq 32, L_0x5603f07ebe80, L_0x7f08a89990a8;
L_0x5603f07ec150 .cmp/eq 6, L_0x5603f07ebd40, L_0x7f08a89990f0;
L_0x5603f07ec290 .cmp/eq 6, L_0x5603f07ebd40, L_0x7f08a8999138;
L_0x5603f07ec370 .concat [ 6 26 0 0], L_0x5603f07ebd40, L_0x7f08a8999180;
L_0x5603f07ec460 .cmp/eq 32, L_0x5603f07ec370, L_0x7f08a89991c8;
L_0x5603f07ec620 .concat [ 6 26 0 0], L_0x5603f07ebd40, L_0x7f08a8999210;
L_0x5603f07ec7a0 .cmp/eq 32, L_0x5603f07ec620, L_0x7f08a8999258;
L_0x5603f07eca40 .part L_0x5603f07ebd40, 3, 3;
L_0x5603f07ecae0 .cmp/eq 3, L_0x5603f07eca40, L_0x7f08a89992a0;
L_0x5603f07eccc0 .part L_0x5603f07ebd40, 3, 3;
L_0x5603f07ece70 .cmp/eq 3, L_0x5603f07eccc0, L_0x7f08a89992e8;
L_0x5603f07ed060 .reduce/nor L_0x5603f07f0630;
L_0x5603f07ed5f0 .concat [ 6 26 0 0], L_0x5603f07ebd40, L_0x7f08a8999330;
L_0x5603f07ed720 .cmp/eq 32, L_0x5603f07ed5f0, L_0x7f08a8999378;
L_0x5603f07ed890 .concat [ 6 26 0 0], L_0x5603f07ebd40, L_0x7f08a89993c0;
L_0x5603f07eda20 .cmp/eq 32, L_0x5603f07ed890, L_0x7f08a8999408;
L_0x5603f07edb90 .part v0x5603f07daf10_0, 20, 1;
L_0x5603f07ed930 .concat [ 1 31 0 0], L_0x5603f07edb90, L_0x7f08a8999450;
L_0x5603f07ede90 .cmp/eq 32, L_0x5603f07ed930, L_0x7f08a8999498;
L_0x5603f07ee3a0 .concat [ 6 26 0 0], L_0x5603f07ebd40, L_0x7f08a89994e0;
L_0x5603f07ee490 .cmp/eq 32, L_0x5603f07ee3a0, L_0x7f08a8999528;
L_0x5603f07ee6a0 .part v0x5603f07daf10_0, 0, 6;
L_0x5603f07ee740 .cmp/eq 6, L_0x5603f07ee6a0, L_0x7f08a8999570;
L_0x5603f07eeac0 .concat [ 6 26 0 0], L_0x5603f07ebd40, L_0x7f08a89995b8;
L_0x5603f07eebb0 .cmp/eq 32, L_0x5603f07eeac0, L_0x7f08a8999600;
L_0x5603f07eede0 .concat [ 6 26 0 0], L_0x5603f07ebd40, L_0x7f08a8999648;
L_0x5603f07eeed0 .cmp/eq 32, L_0x5603f07eede0, L_0x7f08a8999690;
L_0x5603f07ef2a0 .concat [ 6 26 0 0], L_0x5603f07ebd40, L_0x7f08a89996d8;
L_0x5603f07ef390 .cmp/eq 32, L_0x5603f07ef2a0, L_0x7f08a8999720;
L_0x5603f07ef5e0 .part v0x5603f07daf10_0, 0, 6;
L_0x5603f07ef680 .cmp/eq 6, L_0x5603f07ef5e0, L_0x7f08a8999768;
L_0x5603f07ef8e0 .part v0x5603f07daf10_0, 0, 6;
L_0x5603f07ef980 .cmp/eq 6, L_0x5603f07ef8e0, L_0x7f08a89997b0;
L_0x5603f07efd20 .part L_0x5603f07ebde0, 3, 2;
L_0x5603f07efe10 .cmp/eq 2, L_0x5603f07efd20, L_0x7f08a89997f8;
L_0x5603f07f0090 .cmp/eq 6, L_0x5603f07ebde0, L_0x7f08a8999840;
L_0x5603f07f0290 .cmp/eq 6, L_0x5603f07ebde0, L_0x7f08a8999888;
L_0x5603f07f06f0 .cmp/eq 6, L_0x5603f07ebde0, L_0x7f08a89998d0;
L_0x5603f07f0590 .cmp/eq 6, L_0x5603f07ebde0, L_0x7f08a8999918;
L_0x5603f07f0dd0 .functor MUXZ 1, L_0x7f08a8999960, L_0x5603f07ed4d0, L_0x5603f07f5100, C4<>;
L_0x5603f07f1180 .part v0x5603f07daf10_0, 21, 5;
L_0x5603f07f13e0 .part v0x5603f07daf10_0, 16, 5;
L_0x5603f07f14d0 .part v0x5603f07daf10_0, 11, 5;
L_0x5603f07f16f0 .part v0x5603f07daf10_0, 16, 5;
L_0x5603f07f1790 .functor MUXZ 5, L_0x5603f07f16f0, L_0x5603f07f14d0, L_0x5603f076c190, C4<>;
L_0x5603f07f1ab0 .functor MUXZ 5, L_0x5603f07f1790, L_0x7f08a89999a8, L_0x5603f07ee1d0, C4<>;
L_0x5603f07f1e90 .arith/sum 32, L_0x5603f07f46f0, L_0x7f08a89999f0;
L_0x5603f07f2140 .functor MUXZ 32, v0x5603f07ce410_0, v0x5603f07dab40_0, L_0x5603f07b1b70, C4<>;
L_0x5603f07f22d0 .functor MUXZ 32, L_0x5603f07f2140, v0x5603f07cff80_0, L_0x5603f07f0d10, C4<>;
L_0x5603f07f2610 .functor MUXZ 32, L_0x5603f07f22d0, v0x5603f07cf730_0, L_0x5603f07f07e0, C4<>;
L_0x5603f07f27a0 .functor MUXZ 32, L_0x5603f07f2610, L_0x5603f07f1e90, L_0x5603f07f1d50, C4<>;
L_0x5603f07f46f0 .arith/sum 32, v0x5603f07cf040_0, L_0x7f08a8999b10;
L_0x5603f07f48f0 .part v0x5603f07daf10_0, 15, 1;
L_0x5603f07f4b60 .functor MUXZ 16, L_0x7f08a8999ba0, L_0x7f08a8999b58, L_0x5603f07f48f0, C4<>;
L_0x5603f07f4cf0 .part v0x5603f07daf10_0, 0, 16;
L_0x5603f07f4f70 .concat [ 16 16 0 0], L_0x5603f07f4cf0, L_0x5603f07f4b60;
S_0x5603f07cd0d0 .scope module, "cpu_alu" "alu" 8 157, 4 1 0, S_0x5603f07ccdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x5603f07cd470_0 .net *"_ivl_10", 15 0, L_0x5603f07f3df0;  1 drivers
L_0x7f08a8999ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5603f07cd570_0 .net/2u *"_ivl_14", 15 0, L_0x7f08a8999ac8;  1 drivers
v0x5603f07cd650_0 .net *"_ivl_17", 15 0, L_0x5603f07f4060;  1 drivers
v0x5603f07cd710_0 .net *"_ivl_5", 0 0, L_0x5603f07f36d0;  1 drivers
v0x5603f07cd7f0_0 .net *"_ivl_6", 15 0, L_0x5603f07f3770;  1 drivers
v0x5603f07cd920_0 .net *"_ivl_9", 15 0, L_0x5603f07f3b40;  1 drivers
v0x5603f07cda00_0 .net "addr_rt", 4 0, L_0x5603f07f4390;  1 drivers
v0x5603f07cdae0_0 .var "b_flag", 0 0;
v0x5603f07cdba0_0 .net "funct", 5 0, L_0x5603f07f3630;  1 drivers
v0x5603f07cdd10_0 .var "hi", 31 0;
v0x5603f07cddf0_0 .net "instructionword", 31 0, v0x5603f07daf10_0;  alias, 1 drivers
v0x5603f07cded0_0 .var "lo", 31 0;
v0x5603f07cdfb0_0 .var "memaddroffset", 31 0;
v0x5603f07ce090_0 .var "multresult", 63 0;
v0x5603f07ce170_0 .net "op1", 31 0, L_0x5603f07f31e0;  alias, 1 drivers
v0x5603f07ce250_0 .net "op2", 31 0, L_0x5603f07f3330;  alias, 1 drivers
v0x5603f07ce330_0 .net "opcode", 5 0, L_0x5603f07f3590;  1 drivers
v0x5603f07ce410_0 .var "result", 31 0;
v0x5603f07ce4f0_0 .net "shamt", 4 0, L_0x5603f07f4290;  1 drivers
v0x5603f07ce5d0_0 .net/s "sign_op1", 31 0, L_0x5603f07f31e0;  alias, 1 drivers
v0x5603f07ce690_0 .net/s "sign_op2", 31 0, L_0x5603f07f3330;  alias, 1 drivers
v0x5603f07ce760_0 .net "simmediatedata", 31 0, L_0x5603f07f3ed0;  1 drivers
v0x5603f07ce820_0 .net "simmediatedatas", 31 0, L_0x5603f07f3ed0;  alias, 1 drivers
v0x5603f07ce910_0 .net "uimmediatedata", 31 0, L_0x5603f07f4150;  1 drivers
v0x5603f07ce9d0_0 .net "unsign_op1", 31 0, L_0x5603f07f31e0;  alias, 1 drivers
v0x5603f07cea90_0 .net "unsign_op2", 31 0, L_0x5603f07f3330;  alias, 1 drivers
v0x5603f07ceba0_0 .var "unsigned_result", 31 0;
E_0x5603f06e46d0/0 .event anyedge, v0x5603f07ce330_0, v0x5603f07cdba0_0, v0x5603f07ce250_0, v0x5603f07ce4f0_0;
E_0x5603f06e46d0/1 .event anyedge, v0x5603f07ce170_0, v0x5603f07ce090_0, v0x5603f07cda00_0, v0x5603f07ce760_0;
E_0x5603f06e46d0/2 .event anyedge, v0x5603f07ce910_0, v0x5603f07ceba0_0;
E_0x5603f06e46d0 .event/or E_0x5603f06e46d0/0, E_0x5603f06e46d0/1, E_0x5603f06e46d0/2;
L_0x5603f07f3590 .part v0x5603f07daf10_0, 26, 6;
L_0x5603f07f3630 .part v0x5603f07daf10_0, 0, 6;
L_0x5603f07f36d0 .part v0x5603f07daf10_0, 15, 1;
LS_0x5603f07f3770_0_0 .concat [ 1 1 1 1], L_0x5603f07f36d0, L_0x5603f07f36d0, L_0x5603f07f36d0, L_0x5603f07f36d0;
LS_0x5603f07f3770_0_4 .concat [ 1 1 1 1], L_0x5603f07f36d0, L_0x5603f07f36d0, L_0x5603f07f36d0, L_0x5603f07f36d0;
LS_0x5603f07f3770_0_8 .concat [ 1 1 1 1], L_0x5603f07f36d0, L_0x5603f07f36d0, L_0x5603f07f36d0, L_0x5603f07f36d0;
LS_0x5603f07f3770_0_12 .concat [ 1 1 1 1], L_0x5603f07f36d0, L_0x5603f07f36d0, L_0x5603f07f36d0, L_0x5603f07f36d0;
L_0x5603f07f3770 .concat [ 4 4 4 4], LS_0x5603f07f3770_0_0, LS_0x5603f07f3770_0_4, LS_0x5603f07f3770_0_8, LS_0x5603f07f3770_0_12;
L_0x5603f07f3b40 .part v0x5603f07daf10_0, 0, 16;
L_0x5603f07f3df0 .concat [ 16 0 0 0], L_0x5603f07f3b40;
L_0x5603f07f3ed0 .concat [ 16 16 0 0], L_0x5603f07f3df0, L_0x5603f07f3770;
L_0x5603f07f4060 .part v0x5603f07daf10_0, 0, 16;
L_0x5603f07f4150 .concat [ 16 16 0 0], L_0x5603f07f4060, L_0x7f08a8999ac8;
L_0x5603f07f4290 .part v0x5603f07daf10_0, 6, 5;
L_0x5603f07f4390 .part v0x5603f07daf10_0, 16, 5;
S_0x5603f07cedd0 .scope module, "cpu_pc" "pc" 8 231, 9 1 0, S_0x5603f07ccdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x5603f07cef80_0 .net "clk", 0 0, v0x5603f07da820_0;  alias, 1 drivers
v0x5603f07cf040_0 .var "curr_addr", 31 0;
v0x5603f07cf120_0 .net "enable", 0 0, L_0x5603f07f5280;  alias, 1 drivers
v0x5603f07cf1c0_0 .net "next_addr", 31 0, v0x5603f07d96a0_0;  1 drivers
v0x5603f07cf2a0_0 .net "reset", 0 0, v0x5603f07db0a0_0;  alias, 1 drivers
S_0x5603f07cf450 .scope module, "hi" "hl_reg" 8 184, 10 1 0, S_0x5603f07ccdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5603f07cf660_0 .net "clk", 0 0, v0x5603f07da820_0;  alias, 1 drivers
v0x5603f07cf730_0 .var "data", 31 0;
v0x5603f07cf7f0_0 .net "data_in", 31 0, v0x5603f07cdd10_0;  alias, 1 drivers
v0x5603f07cf8f0_0 .net "data_out", 31 0, v0x5603f07cf730_0;  alias, 1 drivers
v0x5603f07cf9b0_0 .net "enable", 0 0, L_0x5603f07f44a0;  alias, 1 drivers
v0x5603f07cfac0_0 .net "reset", 0 0, v0x5603f07db0a0_0;  alias, 1 drivers
S_0x5603f07cfc10 .scope module, "lo" "hl_reg" 8 176, 10 1 0, S_0x5603f07ccdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5603f07cfe70_0 .net "clk", 0 0, v0x5603f07da820_0;  alias, 1 drivers
v0x5603f07cff80_0 .var "data", 31 0;
v0x5603f07d0060_0 .net "data_in", 31 0, v0x5603f07cded0_0;  alias, 1 drivers
v0x5603f07d0130_0 .net "data_out", 31 0, v0x5603f07cff80_0;  alias, 1 drivers
v0x5603f07d01f0_0 .net "enable", 0 0, L_0x5603f07f44a0;  alias, 1 drivers
v0x5603f07d02e0_0 .net "reset", 0 0, v0x5603f07db0a0_0;  alias, 1 drivers
S_0x5603f07d0450 .scope module, "register" "regfile" 8 123, 11 1 0, S_0x5603f07ccdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x5603f07f1f30 .functor BUFZ 32, L_0x5603f07f2b40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5603f07f2fa0 .functor BUFZ 32, L_0x5603f07f2dc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5603f07d12e0_2 .array/port v0x5603f07d12e0, 2;
L_0x5603f07f30b0 .functor BUFZ 32, v0x5603f07d12e0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5603f07d0790_0 .net *"_ivl_0", 31 0, L_0x5603f07f2b40;  1 drivers
v0x5603f07d0890_0 .net *"_ivl_10", 6 0, L_0x5603f07f2e60;  1 drivers
L_0x7f08a8999a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5603f07d0970_0 .net *"_ivl_13", 1 0, L_0x7f08a8999a80;  1 drivers
v0x5603f07d0a30_0 .net *"_ivl_2", 6 0, L_0x5603f07f2be0;  1 drivers
L_0x7f08a8999a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5603f07d0b10_0 .net *"_ivl_5", 1 0, L_0x7f08a8999a38;  1 drivers
v0x5603f07d0c40_0 .net *"_ivl_8", 31 0, L_0x5603f07f2dc0;  1 drivers
v0x5603f07d0d20_0 .net "r_clk", 0 0, v0x5603f07da820_0;  alias, 1 drivers
v0x5603f07d0dc0_0 .net "r_clk_enable", 0 0, v0x5603f07da8c0_0;  alias, 1 drivers
v0x5603f07d0e80_0 .net "read_data1", 31 0, L_0x5603f07f1f30;  alias, 1 drivers
v0x5603f07d0f60_0 .net "read_data2", 31 0, L_0x5603f07f2fa0;  alias, 1 drivers
v0x5603f07d1040_0 .net "read_reg1", 4 0, L_0x5603f07f1180;  alias, 1 drivers
v0x5603f07d1120_0 .net "read_reg2", 4 0, L_0x5603f07f13e0;  alias, 1 drivers
v0x5603f07d1200_0 .net "register_v0", 31 0, L_0x5603f07f30b0;  alias, 1 drivers
v0x5603f07d12e0 .array "registers", 0 31, 31 0;
v0x5603f07d18b0_0 .net "reset", 0 0, v0x5603f07db0a0_0;  alias, 1 drivers
v0x5603f07d1950_0 .net "write_control", 0 0, L_0x5603f07f1c40;  alias, 1 drivers
v0x5603f07d1a10_0 .net "write_data", 31 0, L_0x5603f07f27a0;  alias, 1 drivers
v0x5603f07d1c00_0 .net "write_reg", 4 0, L_0x5603f07f1ab0;  alias, 1 drivers
L_0x5603f07f2b40 .array/port v0x5603f07d12e0, L_0x5603f07f2be0;
L_0x5603f07f2be0 .concat [ 5 2 0 0], L_0x5603f07f1180, L_0x7f08a8999a38;
L_0x5603f07f2dc0 .array/port v0x5603f07d12e0, L_0x5603f07f2e60;
L_0x5603f07f2e60 .concat [ 5 2 0 0], L_0x5603f07f13e0, L_0x7f08a8999a80;
    .scope S_0x5603f07994f0;
T_0 ;
    %wait E_0x5603f070d5b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5603f07c9cb0_0, 0, 1;
    %load/vec4 v0x5603f07ca470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x5603f07c9d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %jmp T_0.44;
T_0.23 ;
    %load/vec4 v0x5603f07ca7d0_0;
    %ix/getv 4, v0x5603f07ca630_0;
    %shiftl 4;
    %store/vec4 v0x5603f07cac80_0, 0, 32;
    %jmp T_0.44;
T_0.24 ;
    %load/vec4 v0x5603f07ca7d0_0;
    %ix/getv 4, v0x5603f07ca630_0;
    %shiftr 4;
    %store/vec4 v0x5603f07cac80_0, 0, 32;
    %jmp T_0.44;
T_0.25 ;
    %load/vec4 v0x5603f07ca7d0_0;
    %ix/getv 4, v0x5603f07ca630_0;
    %shiftr/s 4;
    %store/vec4 v0x5603f07cac80_0, 0, 32;
    %jmp T_0.44;
T_0.26 ;
    %load/vec4 v0x5603f07ca7d0_0;
    %load/vec4 v0x5603f07caab0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5603f07cac80_0, 0, 32;
    %jmp T_0.44;
T_0.27 ;
    %load/vec4 v0x5603f07ca7d0_0;
    %load/vec4 v0x5603f07caab0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5603f07cac80_0, 0, 32;
    %jmp T_0.44;
T_0.28 ;
    %load/vec4 v0x5603f07ca7d0_0;
    %load/vec4 v0x5603f07caab0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5603f07cac80_0, 0, 32;
    %jmp T_0.44;
T_0.29 ;
    %load/vec4 v0x5603f07ca710_0;
    %pad/s 64;
    %load/vec4 v0x5603f07ca7d0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x5603f07ca1d0_0, 0, 64;
    %load/vec4 v0x5603f07ca1d0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5603f07c9e50_0, 0, 32;
    %load/vec4 v0x5603f07ca1d0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5603f07ca010_0, 0, 32;
    %jmp T_0.44;
T_0.30 ;
    %load/vec4 v0x5603f07caab0_0;
    %pad/u 64;
    %load/vec4 v0x5603f07cab70_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5603f07ca1d0_0, 0, 64;
    %load/vec4 v0x5603f07ca1d0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5603f07c9e50_0, 0, 32;
    %load/vec4 v0x5603f07ca1d0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5603f07ca010_0, 0, 32;
    %jmp T_0.44;
T_0.31 ;
    %load/vec4 v0x5603f07ca710_0;
    %load/vec4 v0x5603f07ca7d0_0;
    %mod/s;
    %store/vec4 v0x5603f07c9e50_0, 0, 32;
    %load/vec4 v0x5603f07ca710_0;
    %load/vec4 v0x5603f07ca7d0_0;
    %div/s;
    %store/vec4 v0x5603f07ca010_0, 0, 32;
    %jmp T_0.44;
T_0.32 ;
    %load/vec4 v0x5603f07caab0_0;
    %load/vec4 v0x5603f07cab70_0;
    %mod;
    %store/vec4 v0x5603f07c9e50_0, 0, 32;
    %load/vec4 v0x5603f07caab0_0;
    %load/vec4 v0x5603f07cab70_0;
    %div;
    %store/vec4 v0x5603f07ca010_0, 0, 32;
    %jmp T_0.44;
T_0.33 ;
    %load/vec4 v0x5603f07ca2b0_0;
    %store/vec4 v0x5603f07c9e50_0, 0, 32;
    %jmp T_0.44;
T_0.34 ;
    %load/vec4 v0x5603f07ca2b0_0;
    %store/vec4 v0x5603f07ca010_0, 0, 32;
    %jmp T_0.44;
T_0.35 ;
    %load/vec4 v0x5603f07ca710_0;
    %load/vec4 v0x5603f07ca7d0_0;
    %add;
    %store/vec4 v0x5603f07cac80_0, 0, 32;
    %jmp T_0.44;
T_0.36 ;
    %load/vec4 v0x5603f07caab0_0;
    %load/vec4 v0x5603f07cab70_0;
    %add;
    %store/vec4 v0x5603f07cac80_0, 0, 32;
    %jmp T_0.44;
T_0.37 ;
    %load/vec4 v0x5603f07caab0_0;
    %load/vec4 v0x5603f07cab70_0;
    %sub;
    %store/vec4 v0x5603f07cac80_0, 0, 32;
    %jmp T_0.44;
T_0.38 ;
    %load/vec4 v0x5603f07caab0_0;
    %load/vec4 v0x5603f07cab70_0;
    %and;
    %store/vec4 v0x5603f07cac80_0, 0, 32;
    %jmp T_0.44;
T_0.39 ;
    %load/vec4 v0x5603f07caab0_0;
    %load/vec4 v0x5603f07cab70_0;
    %or;
    %store/vec4 v0x5603f07cac80_0, 0, 32;
    %jmp T_0.44;
T_0.40 ;
    %load/vec4 v0x5603f07caab0_0;
    %load/vec4 v0x5603f07cab70_0;
    %xor;
    %store/vec4 v0x5603f07cac80_0, 0, 32;
    %jmp T_0.44;
T_0.41 ;
    %load/vec4 v0x5603f07caab0_0;
    %load/vec4 v0x5603f07cab70_0;
    %or;
    %inv;
    %store/vec4 v0x5603f07cac80_0, 0, 32;
    %jmp T_0.44;
T_0.42 ;
    %load/vec4 v0x5603f07ca710_0;
    %load/vec4 v0x5603f07ca7d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.46, 8;
T_0.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.46, 8;
 ; End of false expr.
    %blend;
T_0.46;
    %store/vec4 v0x5603f07cac80_0, 0, 32;
    %jmp T_0.44;
T_0.43 ;
    %load/vec4 v0x5603f07caab0_0;
    %load/vec4 v0x5603f07cab70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.48, 8;
T_0.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.48, 8;
 ; End of false expr.
    %blend;
T_0.48;
    %store/vec4 v0x5603f07cac80_0, 0, 32;
    %jmp T_0.44;
T_0.44 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x5603f07c9bd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %jmp T_0.53;
T_0.49 ;
    %load/vec4 v0x5603f07ca710_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5603f07c9cb0_0, 0, 1;
    %jmp T_0.55;
T_0.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5603f07c9cb0_0, 0, 1;
T_0.55 ;
    %jmp T_0.53;
T_0.50 ;
    %load/vec4 v0x5603f07ca710_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5603f07c9cb0_0, 0, 1;
    %jmp T_0.57;
T_0.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5603f07c9cb0_0, 0, 1;
T_0.57 ;
    %jmp T_0.53;
T_0.51 ;
    %load/vec4 v0x5603f07ca710_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5603f07c9cb0_0, 0, 1;
    %jmp T_0.59;
T_0.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5603f07c9cb0_0, 0, 1;
T_0.59 ;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x5603f07ca710_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5603f07c9cb0_0, 0, 1;
    %jmp T_0.61;
T_0.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5603f07c9cb0_0, 0, 1;
T_0.61 ;
    %jmp T_0.53;
T_0.53 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x5603f07ca710_0;
    %load/vec4 v0x5603f07ca7d0_0;
    %cmp/e;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5603f07c9cb0_0, 0, 1;
    %jmp T_0.63;
T_0.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5603f07c9cb0_0, 0, 1;
T_0.63 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x5603f07ca710_0;
    %load/vec4 v0x5603f07ca390_0;
    %cmp/ne;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5603f07c9cb0_0, 0, 1;
    %jmp T_0.65;
T_0.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5603f07c9cb0_0, 0, 1;
T_0.65 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x5603f07ca710_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5603f07c9cb0_0, 0, 1;
    %jmp T_0.67;
T_0.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5603f07c9cb0_0, 0, 1;
T_0.67 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x5603f07ca710_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5603f07c9cb0_0, 0, 1;
    %jmp T_0.69;
T_0.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5603f07c9cb0_0, 0, 1;
T_0.69 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x5603f07ca710_0;
    %load/vec4 v0x5603f07ca870_0;
    %add;
    %store/vec4 v0x5603f07cac80_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x5603f07caab0_0;
    %load/vec4 v0x5603f07ca870_0;
    %add;
    %store/vec4 v0x5603f07cac80_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x5603f07ca710_0;
    %load/vec4 v0x5603f07ca870_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.71, 8;
T_0.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.71, 8;
 ; End of false expr.
    %blend;
T_0.71;
    %store/vec4 v0x5603f07cac80_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x5603f07caab0_0;
    %load/vec4 v0x5603f07ca930_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.73, 8;
T_0.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.73, 8;
 ; End of false expr.
    %blend;
T_0.73;
    %store/vec4 v0x5603f07cac80_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x5603f07caab0_0;
    %load/vec4 v0x5603f07ca9f0_0;
    %and;
    %store/vec4 v0x5603f07cac80_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x5603f07caab0_0;
    %load/vec4 v0x5603f07ca9f0_0;
    %or;
    %store/vec4 v0x5603f07cac80_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x5603f07caab0_0;
    %load/vec4 v0x5603f07ca9f0_0;
    %xor;
    %store/vec4 v0x5603f07cac80_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x5603f07ca9f0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5603f07cac80_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x5603f07ca710_0;
    %load/vec4 v0x5603f07ca870_0;
    %add;
    %store/vec4 v0x5603f07ca0f0_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x5603f07ca710_0;
    %load/vec4 v0x5603f07ca870_0;
    %add;
    %store/vec4 v0x5603f07ca0f0_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x5603f07ca710_0;
    %load/vec4 v0x5603f07ca870_0;
    %add;
    %store/vec4 v0x5603f07ca0f0_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x5603f07ca710_0;
    %load/vec4 v0x5603f07ca870_0;
    %add;
    %store/vec4 v0x5603f07ca0f0_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x5603f07ca710_0;
    %load/vec4 v0x5603f07ca870_0;
    %add;
    %store/vec4 v0x5603f07ca0f0_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x5603f07ca710_0;
    %load/vec4 v0x5603f07ca870_0;
    %add;
    %store/vec4 v0x5603f07ca0f0_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x5603f07ca710_0;
    %load/vec4 v0x5603f07ca870_0;
    %add;
    %store/vec4 v0x5603f07ca0f0_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x5603f07ca710_0;
    %load/vec4 v0x5603f07ca870_0;
    %add;
    %store/vec4 v0x5603f07ca0f0_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %load/vec4 v0x5603f07cac80_0;
    %store/vec4 v0x5603f07ca550_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5603f07aaaf0;
T_1 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x5603f07cb560_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5603f07cb730_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5603f07cb7f0_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x5603f07cb0d0_0, 0, 16;
    %load/vec4 v0x5603f07cb560_0;
    %load/vec4 v0x5603f07cb730_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5603f07cb7f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5603f07cb0d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5603f07cb190_0, 0, 32;
    %vpi_call/w 3 33 "$display", "%b", v0x5603f07cb190_0 {0 0 0};
    %load/vec4 v0x5603f07cb190_0;
    %store/vec4 v0x5603f07cb270_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5603f07cb400_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x5603f07cb4a0_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 38 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 39 "$display", "%h", v0x5603f07cb640_0 {0 0 0};
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x5603f07cb8d0_0, 0, 26;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x5603f07caf70_0, 0, 6;
    %load/vec4 v0x5603f07cb8d0_0;
    %load/vec4 v0x5603f07caf70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5603f07cb270_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5603f07cb730_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5603f07cb7f0_0, 0, 5;
    %delay 1, 0;
    %vpi_call/w 3 48 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 49 "$display", "unsigned of result = %d", v0x5603f07cb640_0 {0 0 0};
    %load/vec4 v0x5603f07cb640_0;
    %vpi_call/w 3 50 "$display", "signed of result = %d", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x5603f07cb030_0;
    %load/vec4 v0x5603f07cb330_0;
    %vpi_call/w 3 51 "$display", "hi=%h, lo = %h", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 52 "$display", "b flag is %b", v0x5603f07caeb0_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5603f07d0450;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5603f07d12e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5603f07d12e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5603f07d12e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5603f07d12e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5603f07d12e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5603f07d12e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5603f07d12e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5603f07d12e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5603f07d12e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5603f07d12e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5603f07d12e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5603f07d12e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5603f07d12e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5603f07d12e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5603f07d12e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5603f07d12e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5603f07d12e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5603f07d12e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5603f07d12e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5603f07d12e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5603f07d12e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5603f07d12e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5603f07d12e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5603f07d12e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5603f07d12e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5603f07d12e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5603f07d12e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5603f07d12e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5603f07d12e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5603f07d12e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5603f07d12e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5603f07d12e0, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x5603f07d0450;
T_3 ;
    %wait E_0x5603f070a920;
    %load/vec4 v0x5603f07d18b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5603f07d0dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5603f07d1950_0;
    %load/vec4 v0x5603f07d1c00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x5603f07d1a10_0;
    %load/vec4 v0x5603f07d1c00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f07d12e0, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5603f07cd0d0;
T_4 ;
    %wait E_0x5603f06e46d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5603f07cdae0_0, 0, 1;
    %load/vec4 v0x5603f07ce330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x5603f07cdba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x5603f07ce690_0;
    %ix/getv 4, v0x5603f07ce4f0_0;
    %shiftl 4;
    %store/vec4 v0x5603f07ceba0_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x5603f07ce690_0;
    %ix/getv 4, v0x5603f07ce4f0_0;
    %shiftr 4;
    %store/vec4 v0x5603f07ceba0_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x5603f07ce690_0;
    %ix/getv 4, v0x5603f07ce4f0_0;
    %shiftr/s 4;
    %store/vec4 v0x5603f07ceba0_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x5603f07ce690_0;
    %load/vec4 v0x5603f07ce9d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5603f07ceba0_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x5603f07ce690_0;
    %load/vec4 v0x5603f07ce9d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5603f07ceba0_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x5603f07ce690_0;
    %load/vec4 v0x5603f07ce9d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5603f07ceba0_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x5603f07ce5d0_0;
    %pad/s 64;
    %load/vec4 v0x5603f07ce690_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x5603f07ce090_0, 0, 64;
    %load/vec4 v0x5603f07ce090_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5603f07cdd10_0, 0, 32;
    %load/vec4 v0x5603f07ce090_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5603f07cded0_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x5603f07ce9d0_0;
    %pad/u 64;
    %load/vec4 v0x5603f07cea90_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5603f07ce090_0, 0, 64;
    %load/vec4 v0x5603f07ce090_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5603f07cdd10_0, 0, 32;
    %load/vec4 v0x5603f07ce090_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5603f07cded0_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x5603f07ce5d0_0;
    %load/vec4 v0x5603f07ce690_0;
    %mod/s;
    %store/vec4 v0x5603f07cdd10_0, 0, 32;
    %load/vec4 v0x5603f07ce5d0_0;
    %load/vec4 v0x5603f07ce690_0;
    %div/s;
    %store/vec4 v0x5603f07cded0_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x5603f07ce9d0_0;
    %load/vec4 v0x5603f07cea90_0;
    %mod;
    %store/vec4 v0x5603f07cdd10_0, 0, 32;
    %load/vec4 v0x5603f07ce9d0_0;
    %load/vec4 v0x5603f07cea90_0;
    %div;
    %store/vec4 v0x5603f07cded0_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x5603f07ce170_0;
    %store/vec4 v0x5603f07cdd10_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x5603f07ce170_0;
    %store/vec4 v0x5603f07cded0_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x5603f07ce5d0_0;
    %load/vec4 v0x5603f07ce690_0;
    %add;
    %store/vec4 v0x5603f07ceba0_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x5603f07ce9d0_0;
    %load/vec4 v0x5603f07cea90_0;
    %add;
    %store/vec4 v0x5603f07ceba0_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x5603f07ce9d0_0;
    %load/vec4 v0x5603f07cea90_0;
    %sub;
    %store/vec4 v0x5603f07ceba0_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x5603f07ce9d0_0;
    %load/vec4 v0x5603f07cea90_0;
    %and;
    %store/vec4 v0x5603f07ceba0_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x5603f07ce9d0_0;
    %load/vec4 v0x5603f07cea90_0;
    %or;
    %store/vec4 v0x5603f07ceba0_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x5603f07ce9d0_0;
    %load/vec4 v0x5603f07cea90_0;
    %xor;
    %store/vec4 v0x5603f07ceba0_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x5603f07ce9d0_0;
    %load/vec4 v0x5603f07cea90_0;
    %or;
    %inv;
    %store/vec4 v0x5603f07ceba0_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x5603f07ce5d0_0;
    %load/vec4 v0x5603f07ce690_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x5603f07ceba0_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x5603f07ce9d0_0;
    %load/vec4 v0x5603f07cea90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x5603f07ceba0_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x5603f07cda00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x5603f07ce5d0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5603f07cdae0_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5603f07cdae0_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x5603f07ce5d0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5603f07cdae0_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5603f07cdae0_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x5603f07ce5d0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5603f07cdae0_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5603f07cdae0_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x5603f07ce5d0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5603f07cdae0_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5603f07cdae0_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x5603f07ce5d0_0;
    %load/vec4 v0x5603f07ce690_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5603f07cdae0_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5603f07cdae0_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x5603f07ce5d0_0;
    %load/vec4 v0x5603f07ce250_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5603f07cdae0_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5603f07cdae0_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x5603f07ce5d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5603f07cdae0_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5603f07cdae0_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x5603f07ce5d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5603f07cdae0_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5603f07cdae0_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x5603f07ce5d0_0;
    %load/vec4 v0x5603f07ce760_0;
    %add;
    %store/vec4 v0x5603f07ceba0_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x5603f07ce9d0_0;
    %load/vec4 v0x5603f07ce760_0;
    %add;
    %store/vec4 v0x5603f07ceba0_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x5603f07ce5d0_0;
    %load/vec4 v0x5603f07ce760_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x5603f07ceba0_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x5603f07ce9d0_0;
    %load/vec4 v0x5603f07ce820_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x5603f07ceba0_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x5603f07ce9d0_0;
    %load/vec4 v0x5603f07ce910_0;
    %and;
    %store/vec4 v0x5603f07ceba0_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x5603f07ce9d0_0;
    %load/vec4 v0x5603f07ce910_0;
    %or;
    %store/vec4 v0x5603f07ceba0_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x5603f07ce9d0_0;
    %load/vec4 v0x5603f07ce910_0;
    %xor;
    %store/vec4 v0x5603f07ceba0_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x5603f07ce910_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5603f07ceba0_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x5603f07ce5d0_0;
    %load/vec4 v0x5603f07ce760_0;
    %add;
    %store/vec4 v0x5603f07cdfb0_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x5603f07ce5d0_0;
    %load/vec4 v0x5603f07ce760_0;
    %add;
    %store/vec4 v0x5603f07cdfb0_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x5603f07ce5d0_0;
    %load/vec4 v0x5603f07ce760_0;
    %add;
    %store/vec4 v0x5603f07cdfb0_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x5603f07ce5d0_0;
    %load/vec4 v0x5603f07ce760_0;
    %add;
    %store/vec4 v0x5603f07cdfb0_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x5603f07ce5d0_0;
    %load/vec4 v0x5603f07ce760_0;
    %add;
    %store/vec4 v0x5603f07cdfb0_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x5603f07ce5d0_0;
    %load/vec4 v0x5603f07ce760_0;
    %add;
    %store/vec4 v0x5603f07cdfb0_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x5603f07ce5d0_0;
    %load/vec4 v0x5603f07ce760_0;
    %add;
    %store/vec4 v0x5603f07cdfb0_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x5603f07ce5d0_0;
    %load/vec4 v0x5603f07ce760_0;
    %add;
    %store/vec4 v0x5603f07cdfb0_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x5603f07ceba0_0;
    %store/vec4 v0x5603f07ce410_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5603f07cfc10;
T_5 ;
    %wait E_0x5603f070a920;
    %load/vec4 v0x5603f07d02e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5603f07cff80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5603f07d01f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5603f07d0060_0;
    %assign/vec4 v0x5603f07cff80_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5603f07cf450;
T_6 ;
    %wait E_0x5603f070a920;
    %load/vec4 v0x5603f07cfac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5603f07cf730_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5603f07cf9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5603f07cf7f0_0;
    %assign/vec4 v0x5603f07cf730_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5603f07cedd0;
T_7 ;
    %wait E_0x5603f070a920;
    %load/vec4 v0x5603f07cf2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x5603f07cf040_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5603f07cf120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5603f07cf1c0_0;
    %assign/vec4 v0x5603f07cf040_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5603f07ccdb0;
T_8 ;
    %wait E_0x5603f070a920;
    %vpi_call/w 8 115 "$display", "i_word=%b, active=%h, reg_write=%h", v0x5603f07d8290_0, v0x5603f07d7350_0, v0x5603f07d9dc0_0 {0 0 0};
    %vpi_call/w 8 116 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x5603f07d9ab0_0, v0x5603f07d9c50_0 {0 0 0};
    %vpi_call/w 8 117 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x5603f07d99c0_0, v0x5603f07d9b80_0 {0 0 0};
    %vpi_call/w 8 118 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x5603f07d9e80_0, v0x5603f07da310_0, v0x5603f07da040_0 {0 0 0};
    %vpi_call/w 8 119 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x5603f07d8dd0_0, v0x5603f07da480_0, v0x5603f07da3e0_0, v0x5603f07d86f0_0, v0x5603f07d7f60_0 {0 0 0};
    %vpi_call/w 8 120 "$display", "pc=%h", v0x5603f07d78d0_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x5603f07ccdb0;
T_9 ;
    %wait E_0x5603f070c520;
    %load/vec4 v0x5603f07d7650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5603f07d79a0_0;
    %load/vec4 v0x5603f07d9790_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5603f07d96a0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5603f07d8350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5603f07d79a0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x5603f07d8290_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5603f07d96a0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x5603f07d83f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x5603f07d99c0_0;
    %store/vec4 v0x5603f07d96a0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x5603f07d79a0_0;
    %store/vec4 v0x5603f07d96a0_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5603f07ccdb0;
T_10 ;
    %wait E_0x5603f070a920;
    %load/vec4 v0x5603f07da1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5603f07d7830_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5603f07d78d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5603f07d7830_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5603f07990c0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5603f07da820_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5603f07da820_0;
    %inv;
    %store/vec4 v0x5603f07da820_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x5603f07990c0;
T_12 ;
    %fork t_1, S_0x5603f07aa720;
    %jmp t_0;
    .scope S_0x5603f07aa720;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5603f07db0a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5603f07da8c0_0, 0, 1;
    %wait E_0x5603f070a920;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5603f07db0a0_0, 0, 1;
    %wait E_0x5603f070a920;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5603f07cc430_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5603f07dab40_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5603f07cc700_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5603f07cc9a0_0, 0, 5;
    %load/vec4 v0x5603f07cc430_0;
    %store/vec4 v0x5603f07ccb10_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5603f07cc4f0_0, 0, 16;
    %load/vec4 v0x5603f07cc700_0;
    %load/vec4 v0x5603f07cc9a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5603f07ccb10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5603f07cc4f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5603f07cc5d0_0, 0, 32;
    %load/vec4 v0x5603f07cc5d0_0;
    %store/vec4 v0x5603f07daf10_0, 0, 32;
    %load/vec4 v0x5603f07dab40_0;
    %load/vec4 v0x5603f07cc430_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x5603f07dab40_0, 0, 32;
    %wait E_0x5603f070a920;
    %delay 2, 0;
    %load/vec4 v0x5603f07dac10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x5603f07daa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x5603f07cc430_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5603f07cc430_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5603f07cc430_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5603f07cc700_0, 0, 6;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v0x5603f07cc350_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5603f07ccbf0_0, 0, 5;
    %load/vec4 v0x5603f07cc430_0;
    %subi 1, 0, 5;
    %store/vec4 v0x5603f07cc9a0_0, 0, 5;
    %load/vec4 v0x5603f07cc430_0;
    %store/vec4 v0x5603f07ccb10_0, 0, 5;
    %load/vec4 v0x5603f07cc430_0;
    %addi 15, 0, 5;
    %store/vec4 v0x5603f07cc8c0_0, 0, 5;
    %load/vec4 v0x5603f07cc700_0;
    %load/vec4 v0x5603f07cc9a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5603f07ccb10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5603f07cc8c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5603f07ccbf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5603f07cc350_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5603f07cc7e0_0, 0, 32;
    %load/vec4 v0x5603f07cc7e0_0;
    %store/vec4 v0x5603f07daf10_0, 0, 32;
    %wait E_0x5603f070a920;
    %delay 2, 0;
    %load/vec4 v0x5603f07cc430_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5603f07cc430_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5603f07cc430_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5603f07cccd0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x5603f07cc700_0, 0, 6;
    %load/vec4 v0x5603f07cc430_0;
    %addi 15, 0, 5;
    %store/vec4 v0x5603f07cc9a0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5603f07ccb10_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5603f07cc4f0_0, 0, 16;
    %load/vec4 v0x5603f07cc700_0;
    %load/vec4 v0x5603f07cc9a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5603f07ccb10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5603f07cc4f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5603f07cc5d0_0, 0, 32;
    %load/vec4 v0x5603f07cc5d0_0;
    %store/vec4 v0x5603f07daf10_0, 0, 32;
    %wait E_0x5603f070a920;
    %delay 2, 0;
    %load/vec4 v0x5603f07cc430_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_12.11, 8;
T_12.10 ; End of true expr.
    %load/vec4 v0x5603f07cccd0_0;
    %jmp/0 T_12.11, 8;
 ; End of false expr.
    %blend;
T_12.11;
    %load/vec4 v0x5603f07cccd0_0;
    %load/vec4 v0x5603f07cc430_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x5603f07cc250_0, 0, 32;
    %load/vec4 v0x5603f07cccd0_0;
    %load/vec4 v0x5603f07cc430_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x5603f07cccd0_0, 0, 32;
    %load/vec4 v0x5603f07dafb0_0;
    %load/vec4 v0x5603f07cc250_0;
    %cmp/e;
    %jmp/0xz  T_12.12, 4;
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 7 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x5603f07cc250_0, v0x5603f07dafb0_0 {0 0 0};
T_12.13 ;
    %load/vec4 v0x5603f07cc430_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5603f07cc430_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5603f07990c0;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/slt_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
