Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Verilog/my_shift/my_shift.srcs/sim_1/new/tb_my_shift.v" Line 26
