# system_verilog_visualizer
Reads your SystemVerilog code and shows you a visualization of its architecture
