{"Source Block": ["hdl/library/common/up_adc_common.v@182:192@HdlIdDef", "  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_mmcm_preset_s;\n  wire            up_status_s;\n  wire            up_sync_status_s;\n  wire            up_status_ovf_s;\n  wire            up_status_unf_s;\n  wire            up_cntrl_xfer_done;\n"], "Clone Blocks": [["hdl/library/common/up_dac_common.v@181:191", "  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_mmcm_preset_s;\n  wire            up_xfer_done_s;\n  wire            up_status_s;\n  wire            up_status_ovf_s;\n  wire            up_status_unf_s;\n  wire            dac_sync_s;\n"], ["hdl/library/common/up_dac_common.v@179:189", "  reg             dac_frame = 'd0;\n\n  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_mmcm_preset_s;\n  wire            up_xfer_done_s;\n  wire            up_status_s;\n  wire            up_status_ovf_s;\n"], ["hdl/library/common/up_dac_common.v@178:188", "  reg             dac_frame_2d = 'd0;\n  reg             dac_frame = 'd0;\n\n  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_mmcm_preset_s;\n  wire            up_xfer_done_s;\n  wire            up_status_s;\n"], ["hdl/library/common/up_dac_common.v@182:192", "\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_mmcm_preset_s;\n  wire            up_xfer_done_s;\n  wire            up_status_s;\n  wire            up_status_ovf_s;\n  wire            up_status_unf_s;\n  wire            dac_sync_s;\n  wire            dac_frame_s;\n"], ["hdl/library/common/up_adc_common.v@184:194", "  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_mmcm_preset_s;\n  wire            up_status_s;\n  wire            up_sync_status_s;\n  wire            up_status_ovf_s;\n  wire            up_status_unf_s;\n  wire            up_cntrl_xfer_done;\n  wire    [31:0]  up_adc_clk_count_s;\n\n"], ["hdl/library/common/up_adc_common.v@181:191", "\n  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_mmcm_preset_s;\n  wire            up_status_s;\n  wire            up_sync_status_s;\n  wire            up_status_ovf_s;\n  wire            up_status_unf_s;\n"], ["hdl/library/common/up_adc_common.v@180:190", "  reg     [31:0]  up_rdata = 'd0;\n\n  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_mmcm_preset_s;\n  wire            up_status_s;\n  wire            up_sync_status_s;\n  wire            up_status_ovf_s;\n"], ["hdl/library/common/up_dac_common.v@180:190", "\n  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_mmcm_preset_s;\n  wire            up_xfer_done_s;\n  wire            up_status_s;\n  wire            up_status_ovf_s;\n  wire            up_status_unf_s;\n"], ["hdl/library/common/up_dac_common.v@185:195", "  wire            up_preset_s;\n  wire            up_mmcm_preset_s;\n  wire            up_xfer_done_s;\n  wire            up_status_s;\n  wire            up_status_ovf_s;\n  wire            up_status_unf_s;\n  wire            dac_sync_s;\n  wire            dac_frame_s;\n  wire    [31:0]  up_dac_clk_count_s;\n\n  // decode block select\n"], ["hdl/library/common/up_dac_common.v@184:194", "  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_mmcm_preset_s;\n  wire            up_xfer_done_s;\n  wire            up_status_s;\n  wire            up_status_ovf_s;\n  wire            up_status_unf_s;\n  wire            dac_sync_s;\n  wire            dac_frame_s;\n  wire    [31:0]  up_dac_clk_count_s;\n\n"], ["hdl/library/common/up_adc_common.v@179:189", "  reg             up_rack = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n\n  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_mmcm_preset_s;\n  wire            up_status_s;\n  wire            up_sync_status_s;\n"], ["hdl/library/common/up_adc_common.v@183:193", "\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_mmcm_preset_s;\n  wire            up_status_s;\n  wire            up_sync_status_s;\n  wire            up_status_ovf_s;\n  wire            up_status_unf_s;\n  wire            up_cntrl_xfer_done;\n  wire    [31:0]  up_adc_clk_count_s;\n"], ["hdl/library/common/up_adc_common.v@185:195", "  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_mmcm_preset_s;\n  wire            up_status_s;\n  wire            up_sync_status_s;\n  wire            up_status_ovf_s;\n  wire            up_status_unf_s;\n  wire            up_cntrl_xfer_done;\n  wire    [31:0]  up_adc_clk_count_s;\n\n  // decode block select\n"], ["hdl/library/common/up_adc_common.v@186:196", "  wire            up_preset_s;\n  wire            up_mmcm_preset_s;\n  wire            up_status_s;\n  wire            up_sync_status_s;\n  wire            up_status_ovf_s;\n  wire            up_status_unf_s;\n  wire            up_cntrl_xfer_done;\n  wire    [31:0]  up_adc_clk_count_s;\n\n  // decode block select\n\n"]], "Diff Content": {"Delete": [[187, "  wire            up_mmcm_preset_s;\n"]], "Add": []}}