// Seed: 3508659292
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  integer id_5;
  nor primCall (id_3, id_2, id_5);
  module_2 modCall_1 (
      id_5,
      id_4,
      id_5,
      id_5,
      id_5,
      id_3,
      id_3,
      id_5,
      id_5,
      id_5,
      id_3,
      id_5,
      id_5,
      id_3
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output tri1  id_1,
    input  tri   id_2,
    input  tri   id_3
);
  wire id_5;
  wor  id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6
  );
  assign id_6 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_14 = 1'b0;
  assign id_8  = id_2;
endmodule
