
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.798469                       # Number of seconds simulated
sim_ticks                                798469191500                       # Number of ticks simulated
final_tick                               798469191500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 740018                       # Simulator instruction rate (inst/s)
host_op_rate                                   930900                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5908816091                       # Simulator tick rate (ticks/s)
host_mem_usage                                 836992                       # Number of bytes of host memory used
host_seconds                                   135.13                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     125794189                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           24656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       128139936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          128164592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        24656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     65798000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        65798000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          8008746                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8010287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       4112375                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4112375                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              30879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          160482004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             160512883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         30879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            30879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        82405183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             82405183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        82405183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             30879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         160482004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            242918066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8010287                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4112375                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8010287                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4112375                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              512651136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                83732288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               128164592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             65798000                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    113                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               2804042                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      3830256                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            501170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            500079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            499716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            499511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            500063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            501239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            501604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            501131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            500769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            500712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           500673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           500494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           500213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           500748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           501146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           500906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             82052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             81980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             82478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             82433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             81704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             81204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             81923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             81625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             81122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             81469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            81375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            81635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            81319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            82191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            82259                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  798469061500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4               8010287                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4              4112375                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7944563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   32843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   32768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  79697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  80679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  80880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  80869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  80863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  80861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  80858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  80857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  80856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  80903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  80993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  81051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  81491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  80869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  81435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  80889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1019704                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    584.858728                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   343.004722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   433.330330                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       292403     28.68%     28.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        89217      8.75%     37.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        36919      3.62%     41.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        18705      1.83%     42.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        75680      7.42%     50.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10475      1.03%     51.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        26581      2.61%     53.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14726      1.44%     55.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       454998     44.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1019704                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        80853                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      99.070808                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     75.024813                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    210.975870                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        80825     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           24      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         80853                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        80853                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.181428                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.171624                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.582883                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            73532     90.95%     90.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              350      0.43%     91.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6600      8.16%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              365      0.45%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         80853                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  39564774750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            189755537250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                40050870000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      4939.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23689.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       642.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       104.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    160.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     82.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.47                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  7202457                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1096320                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.80                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      65865.82                       # Average gap between requests
system.mem_ctrls.pageHitRate                    89.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3849355440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2100342750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             31235170200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4246927200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          52151810880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         389818734975                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         137132516250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           620534857695                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            777.160112                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 223893840750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   26662480000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  547909073250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               3859440480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2105845500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             31244070000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             4230850320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          52151810880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         389145077910                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         137723443500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           620460538590                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            777.067035                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 224842255500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   26662480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  546959903250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   89                       # Number of system calls
system.cpu.numCycles                       1596938383                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     125794189                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             124833178                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    835                       # Number of float alu accesses
system.cpu.num_func_calls                       69322                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      3953451                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    124833178                       # number of integer instructions
system.cpu.num_fp_insts                           835                       # number of float instructions
system.cpu.num_int_register_reads           314540074                       # number of times the integer registers were read
system.cpu.num_int_register_writes          102332165                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1311                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 577                       # number of times the floating registers were written
system.cpu.num_cc_register_reads             26576153                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            36968381                       # number of times the CC registers were written
system.cpu.num_mem_refs                      65018775                       # number of memory refs
system.cpu.num_load_insts                    47374160                       # Number of load instructions
system.cpu.num_store_insts                   17644615                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 1596938383                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5058750                       # Number of branches fetched
system.cpu.op_class::No_OpClass                960293      0.76%      0.76% # Class of executed instruction
system.cpu.op_class::IntAlu                  59683575     47.45%     48.21% # Class of executed instruction
system.cpu.op_class::IntMult                   130946      0.10%     48.31% # Class of executed instruction
system.cpu.op_class::IntDiv                        70      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::FloatAdd                     530      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::MemRead                 47374160     37.66%     85.97% # Class of executed instruction
system.cpu.op_class::MemWrite                17644615     14.03%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  125794189                       # Class of executed instruction
system.cpu.dcache.tags.replacements           8192911                       # number of replacements
system.cpu.dcache.tags.tagsinuse          7983.804497                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            56817707                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8201103                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.928057                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       22262352500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  7983.804497                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.974586                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.974586                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          426                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         4242                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         138238723                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        138238723                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     43317480                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        43317480                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     13500227                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13500227                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      56817707                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         56817707                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     56817707                       # number of overall hits
system.cpu.dcache.overall_hits::total        56817707                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3991170                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3991170                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      4144397                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4144397                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        65536                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        65536                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      8135567                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8135567                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      8201103                       # number of overall misses
system.cpu.dcache.overall_misses::total       8201103                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 288013884500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 288013884500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 317746016000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 317746016000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 605759900500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 605759900500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 605759900500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 605759900500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     47308650                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     47308650                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     17644624                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     17644624                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     64953274                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     64953274                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     65018810                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     65018810                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.084364                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.084364                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.234882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.234882                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.125253                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.125253                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.126134                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.126134                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 72162.770441                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72162.770441                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 76668.817201                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76668.817201                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 74458.227742                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74458.227742                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 73863.223093                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73863.223093                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      4350761                       # number of writebacks
system.cpu.dcache.writebacks::total           4350761                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3991170                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3991170                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      4144397                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      4144397                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      8135567                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8135567                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      8201103                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8201103                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 284022714500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 284022714500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 313601619000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 313601619000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   5072422000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5072422000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 597624333500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 597624333500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 602696755500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 602696755500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.084364                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.084364                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.234882                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.234882                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.125253                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.125253                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.126134                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.126134                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 71162.770441                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71162.770441                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 75668.817201                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75668.817201                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 77399.017334                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 77399.017334                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73458.227742                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73458.227742                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73489.719066                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73489.719066                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                 6                       # number of replacements
system.cpu.icache.tags.tagsinuse          1156.718120                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           135709841                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1541                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          88066.087605                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1156.718120                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.141201                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.141201                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1535                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1535                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.187378                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         271424305                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        271424305                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    135709841                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       135709841                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     135709841                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        135709841                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    135709841                       # number of overall hits
system.cpu.icache.overall_hits::total       135709841                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1541                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1541                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1541                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1541                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1541                       # number of overall misses
system.cpu.icache.overall_misses::total          1541                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    116309000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    116309000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    116309000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    116309000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    116309000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    116309000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    135711382                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    135711382                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    135711382                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    135711382                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    135711382                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    135711382                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75476.314082                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75476.314082                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 75476.314082                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75476.314082                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 75476.314082                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75476.314082                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks            6                       # number of writebacks
system.cpu.icache.writebacks::total                 6                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1541                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1541                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1541                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1541                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1541                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1541                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    114768000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    114768000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    114768000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    114768000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    114768000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    114768000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 74476.314082                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74476.314082                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 74476.314082                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74476.314082                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 74476.314082                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74476.314082                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   7959092                       # number of replacements
system.l2.tags.tagsinuse                 59649.206868                       # Cycle average of tags in use
system.l2.tags.total_refs                     4190466                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8019389                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.522542                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              745555963500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    36248.291967                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         29.698632                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      23371.216269                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.553105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.356616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.910175                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         60297                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          367                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3474                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        25590                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30821                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.920059                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  28559347                       # Number of tag accesses
system.l2.tags.data_accesses                 28559347                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      4350761                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4350761                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks            6                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                6                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              38560                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 38560                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         153797                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            153797                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                192357                       # number of demand (read+write) hits
system.l2.demand_hits::total                   192357                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               192357                       # number of overall hits
system.l2.overall_hits::total                  192357                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          4105837                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4105837                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1541                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1541                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      3902909                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3902909                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1541                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             8008746                       # number of demand (read+write) misses
system.l2.demand_misses::total                8010287                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1541                       # number of overall misses
system.l2.overall_misses::cpu.data            8008746                       # number of overall misses
system.l2.overall_misses::total               8010287                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 306980143500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  306980143500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    112456500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    112456500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 281395208500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 281395208500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     112456500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  588375352000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     588487808500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    112456500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 588375352000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    588487808500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      4350761                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4350761                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks            6                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            6                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        4144397                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4144397                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1541                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1541                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      4056706                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4056706                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1541                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           8201103                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8202644                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1541                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          8201103                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8202644                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.990696                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.990696                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.962088                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.962088                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.976545                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.976549                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.976545                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.976549                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 74766.763391                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74766.763391                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 72976.314082                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72976.314082                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 72098.839225                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 72098.839225                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 72976.314082                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 73466.601638                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73466.507317                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 72976.314082                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 73466.601638                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73466.507317                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              4112375                       # number of writebacks
system.l2.writebacks::total                   4112375                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        39418                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         39418                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      4105837                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4105837                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1541                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1541                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      3902909                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3902909                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1541                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        8008746                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8010287                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1541                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       8008746                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8010287                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 265921773500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 265921773500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     97046500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     97046500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 242366118500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 242366118500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     97046500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 508287892000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 508384938500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     97046500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 508287892000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 508384938500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.990696                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.990696                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.962088                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.962088                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.976545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.976549                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.976545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.976549                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 64766.763391                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64766.763391                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 62976.314082                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62976.314082                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 62098.839225                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 62098.839225                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 62976.314082                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 63466.601638                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63466.507317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 62976.314082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 63466.601638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63466.507317                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            3904450                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4112375                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3830256                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4105837                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4105837                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3904450                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     23963205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     23963205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23963205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    193962592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    193962592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               193962592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          15952918                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15952918    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15952918                       # Request fanout histogram
system.membus.reqLayer2.occupancy         20065295500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        18244765750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     16395561                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      8192917                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          55879                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        55879                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           4058247                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8463136                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            6                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7688867                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4144397                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4144397                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1541                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4056706                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     24595117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              24598205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        24752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    200829824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              200854576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7959092                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         16161736                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003457                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.058699                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16105857     99.65%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  55879      0.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16161736                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10373164000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1541000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8201103000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
