// Seed: 950268826
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  inout id_3;
  input id_2;
  inout id_1;
  assign id_3 = id_4;
  assign id_3 = id_3;
endmodule
