Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Jan 20 15:05:57 2025
| Host         : DESKTOP-JNHE9QV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  453         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (453)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1290)
5. checking no_input_delay (8)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (453)
--------------------------
 There are 453 register/latch pins with no clock driven by root clock pin: ETH_RXC (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1290)
---------------------------------------------------
 There are 1290 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1296          inf        0.000                      0                 1296           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1296 Endpoints
Min Delay          1296 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_RXC
                            (input port)
  Destination:            ETH_TXC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.071ns  (logic 5.170ns (51.337%)  route 4.901ns (48.663%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  ETH_RXC (IN)
                         net (fo=0)                   0.000     0.000    ETH_RXC
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ETH_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.464    top_rgmii_inst/rgmii_rx_inst/ETH_RXC_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  top_rgmii_inst/rgmii_rx_inst/BUFG_inst/O
                         net (fo=449, routed)         2.929     6.489    ETH_TXC_OBUF
    AB21                 OBUF (Prop_obuf_I_O)         3.582    10.071 r  ETH_TXC_OBUF_inst/O
                         net (fo=0)                   0.000    10.071    ETH_TXC
    AB21                                                              r  ETH_TXC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            arp_inst/crc_inst/crc_data_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.502ns  (logic 1.609ns (21.449%)  route 5.893ns (78.551%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    N14                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rstn_IBUF_inst/O
                         net (fo=9, routed)           2.110     3.595    udp_top_inst/udp_rx_inst/rstn
    SLICE_X2Y24          LUT1 (Prop_lut1_I0_O)        0.124     3.719 f  udp_top_inst/udp_rx_inst/state[4]_i_1/O
                         net (fo=147, routed)         3.782     7.502    arp_inst/crc_inst/SR[0]
    SLICE_X4Y41          FDPE                                         f  arp_inst/crc_inst/crc_data_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            arp_inst/crc_inst/crc_data_reg[8]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.502ns  (logic 1.609ns (21.449%)  route 5.893ns (78.551%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    N14                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rstn_IBUF_inst/O
                         net (fo=9, routed)           2.110     3.595    udp_top_inst/udp_rx_inst/rstn
    SLICE_X2Y24          LUT1 (Prop_lut1_I0_O)        0.124     3.719 f  udp_top_inst/udp_rx_inst/state[4]_i_1/O
                         net (fo=147, routed)         3.782     7.502    arp_inst/crc_inst/SR[0]
    SLICE_X4Y41          FDPE                                         f  arp_inst/crc_inst/crc_data_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            arp_inst/crc_inst/crc_data_reg[9]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.502ns  (logic 1.609ns (21.449%)  route 5.893ns (78.551%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    N14                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rstn_IBUF_inst/O
                         net (fo=9, routed)           2.110     3.595    udp_top_inst/udp_rx_inst/rstn
    SLICE_X2Y24          LUT1 (Prop_lut1_I0_O)        0.124     3.719 f  udp_top_inst/udp_rx_inst/state[4]_i_1/O
                         net (fo=147, routed)         3.782     7.502    arp_inst/crc_inst/SR[0]
    SLICE_X4Y41          FDPE                                         f  arp_inst/crc_inst/crc_data_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            arp_inst/crc_inst/crc_data_reg[16]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.497ns  (logic 1.609ns (21.462%)  route 5.888ns (78.538%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    N14                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rstn_IBUF_inst/O
                         net (fo=9, routed)           2.110     3.595    udp_top_inst/udp_rx_inst/rstn
    SLICE_X2Y24          LUT1 (Prop_lut1_I0_O)        0.124     3.719 f  udp_top_inst/udp_rx_inst/state[4]_i_1/O
                         net (fo=147, routed)         3.778     7.497    arp_inst/crc_inst/SR[0]
    SLICE_X5Y41          FDPE                                         f  arp_inst/crc_inst/crc_data_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            arp_inst/crc_inst/crc_data_reg[24]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.497ns  (logic 1.609ns (21.462%)  route 5.888ns (78.538%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    N14                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rstn_IBUF_inst/O
                         net (fo=9, routed)           2.110     3.595    udp_top_inst/udp_rx_inst/rstn
    SLICE_X2Y24          LUT1 (Prop_lut1_I0_O)        0.124     3.719 f  udp_top_inst/udp_rx_inst/state[4]_i_1/O
                         net (fo=147, routed)         3.778     7.497    arp_inst/crc_inst/SR[0]
    SLICE_X5Y41          FDPE                                         f  arp_inst/crc_inst/crc_data_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            arp_inst/crc_inst/crc_data_reg[29]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.409ns  (logic 1.609ns (21.719%)  route 5.799ns (78.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    N14                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rstn_IBUF_inst/O
                         net (fo=9, routed)           2.110     3.595    udp_top_inst/udp_rx_inst/rstn
    SLICE_X2Y24          LUT1 (Prop_lut1_I0_O)        0.124     3.719 f  udp_top_inst/udp_rx_inst/state[4]_i_1/O
                         net (fo=147, routed)         3.689     7.409    arp_inst/crc_inst/SR[0]
    SLICE_X0Y40          FDPE                                         f  arp_inst/crc_inst/crc_data_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            arp_inst/crc_inst/crc_data_reg[14]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.404ns  (logic 1.609ns (21.731%)  route 5.795ns (78.269%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    N14                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rstn_IBUF_inst/O
                         net (fo=9, routed)           2.110     3.595    udp_top_inst/udp_rx_inst/rstn
    SLICE_X2Y24          LUT1 (Prop_lut1_I0_O)        0.124     3.719 f  udp_top_inst/udp_rx_inst/state[4]_i_1/O
                         net (fo=147, routed)         3.685     7.404    arp_inst/crc_inst/SR[0]
    SLICE_X1Y40          FDPE                                         f  arp_inst/crc_inst/crc_data_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            arp_inst/crc_inst/crc_data_reg[6]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.404ns  (logic 1.609ns (21.731%)  route 5.795ns (78.269%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    N14                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rstn_IBUF_inst/O
                         net (fo=9, routed)           2.110     3.595    udp_top_inst/udp_rx_inst/rstn
    SLICE_X2Y24          LUT1 (Prop_lut1_I0_O)        0.124     3.719 f  udp_top_inst/udp_rx_inst/state[4]_i_1/O
                         net (fo=147, routed)         3.685     7.404    arp_inst/crc_inst/SR[0]
    SLICE_X1Y40          FDPE                                         f  arp_inst/crc_inst/crc_data_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            arp_inst/crc_inst/crc_data_reg[22]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.358ns  (logic 1.609ns (21.869%)  route 5.748ns (78.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    N14                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rstn_IBUF_inst/O
                         net (fo=9, routed)           2.110     3.595    udp_top_inst/udp_rx_inst/rstn
    SLICE_X2Y24          LUT1 (Prop_lut1_I0_O)        0.124     3.719 f  udp_top_inst/udp_rx_inst/state[4]_i_1/O
                         net (fo=147, routed)         3.638     7.358    arp_inst/crc_inst/SR[0]
    SLICE_X0Y41          FDPE                                         f  arp_inst/crc_inst/crc_data_reg[22]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arp_inst/arp_rx_inst/eth_mac_s_reg[43]/C
                            (rising edge-triggered cell FDRE)
  Destination:            arp_inst/arp_rx_inst/pc_mac_reg[43]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE                         0.000     0.000 r  arp_inst/arp_rx_inst/eth_mac_s_reg[43]/C
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  arp_inst/arp_rx_inst/eth_mac_s_reg[43]/Q
                         net (fo=1, routed)           0.059     0.187    arp_inst/arp_rx_inst/eth_mac_s_reg_n_0_[43]
    SLICE_X10Y42         FDRE                                         r  arp_inst/arp_rx_inst/pc_mac_reg[43]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arp_inst/arp_rx_inst/eth_mac_s_reg[44]/C
                            (rising edge-triggered cell FDRE)
  Destination:            arp_inst/arp_rx_inst/pc_mac_reg[44]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE                         0.000     0.000 r  arp_inst/arp_rx_inst/eth_mac_s_reg[44]/C
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  arp_inst/arp_rx_inst/eth_mac_s_reg[44]/Q
                         net (fo=1, routed)           0.059     0.187    arp_inst/arp_rx_inst/eth_mac_s_reg_n_0_[44]
    SLICE_X8Y44          FDRE                                         r  arp_inst/arp_rx_inst/pc_mac_reg[44]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arp_inst/arp_rx_inst/eth_mac_s_reg[35]/C
                            (rising edge-triggered cell FDRE)
  Destination:            arp_inst/arp_rx_inst/pc_mac_reg[35]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE                         0.000     0.000 r  arp_inst/arp_rx_inst/eth_mac_s_reg[35]/C
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  arp_inst/arp_rx_inst/eth_mac_s_reg[35]/Q
                         net (fo=2, routed)           0.059     0.187    arp_inst/arp_rx_inst/p_2_in[43]
    SLICE_X10Y42         FDRE                                         r  arp_inst/arp_rx_inst/pc_mac_reg[35]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arp_inst/arp_rx_inst/eth_mac_s_reg[36]/C
                            (rising edge-triggered cell FDRE)
  Destination:            arp_inst/arp_rx_inst/pc_mac_reg[36]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.128ns (63.513%)  route 0.074ns (36.487%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE                         0.000     0.000 r  arp_inst/arp_rx_inst/eth_mac_s_reg[36]/C
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  arp_inst/arp_rx_inst/eth_mac_s_reg[36]/Q
                         net (fo=2, routed)           0.074     0.202    arp_inst/arp_rx_inst/p_2_in[44]
    SLICE_X8Y44          FDRE                                         r  arp_inst/arp_rx_inst/pc_mac_reg[36]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arp_inst/arp_rx_inst/eth_mac_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            arp_inst/arp_rx_inst/eth_mac_reg[38]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE                         0.000     0.000 r  arp_inst/arp_rx_inst/eth_mac_reg[30]/C
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  arp_inst/arp_rx_inst/eth_mac_reg[30]/Q
                         net (fo=2, routed)           0.075     0.203    arp_inst/arp_rx_inst/eth_mac[30]
    SLICE_X4Y37          FDRE                                         r  arp_inst/arp_rx_inst/eth_mac_reg[38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arp_inst/arp_rx_inst/eth_mac_s_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            arp_inst/arp_rx_inst/pc_mac_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE                         0.000     0.000 r  arp_inst/arp_rx_inst/eth_mac_s_reg[28]/C
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  arp_inst/arp_rx_inst/eth_mac_s_reg[28]/Q
                         net (fo=2, routed)           0.075     0.203    arp_inst/arp_rx_inst/p_2_in[36]
    SLICE_X8Y44          FDRE                                         r  arp_inst/arp_rx_inst/pc_mac_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arp_inst/arp_rx_inst/eth_mac_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            arp_inst/arp_rx_inst/eth_mac_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.037%)  route 0.066ns (31.963%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE                         0.000     0.000 r  arp_inst/arp_rx_inst/eth_mac_reg[19]/C
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  arp_inst/arp_rx_inst/eth_mac_reg[19]/Q
                         net (fo=2, routed)           0.066     0.207    arp_inst/arp_rx_inst/eth_mac[19]
    SLICE_X6Y36          FDRE                                         r  arp_inst/arp_rx_inst/eth_mac_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arp_inst/arp_rx_inst/eth_mac_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            arp_inst/arp_rx_inst/eth_mac_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE                         0.000     0.000 r  arp_inst/arp_rx_inst/eth_mac_reg[1]/C
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  arp_inst/arp_rx_inst/eth_mac_reg[1]/Q
                         net (fo=2, routed)           0.067     0.208    arp_inst/arp_rx_inst/eth_mac[1]
    SLICE_X5Y37          FDRE                                         r  arp_inst/arp_rx_inst/eth_mac_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 udp_top_inst/udp_rx_inst/des_ip_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            udp_top_inst/udp_rx_inst/des_ip_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE                         0.000     0.000 r  udp_top_inst/udp_rx_inst/des_ip_reg[18]/C
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  udp_top_inst/udp_rx_inst/des_ip_reg[18]/Q
                         net (fo=2, routed)           0.067     0.208    udp_top_inst/udp_rx_inst/des_ip[18]
    SLICE_X9Y29          FDRE                                         r  udp_top_inst/udp_rx_inst/des_ip_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 udp_top_inst/udp_rx_inst/des_ip_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            udp_top_inst/udp_rx_inst/des_ip_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE                         0.000     0.000 r  udp_top_inst/udp_rx_inst/des_ip_reg[20]/C
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  udp_top_inst/udp_rx_inst/des_ip_reg[20]/Q
                         net (fo=2, routed)           0.067     0.208    udp_top_inst/udp_rx_inst/des_ip[20]
    SLICE_X9Y29          FDRE                                         r  udp_top_inst/udp_rx_inst/des_ip_reg[28]/D
  -------------------------------------------------------------------    -------------------





