// Seed: 305202073
`timescale 1ps / 1ps `default_nettype id_2
module module_0 (
    output id_0,
    input id_1,
    output reg id_2
);
  always @(negedge id_1) begin
    id_2 <= #id_1 1;
    id_2 = id_1;
    id_0 <= id_1;
    id_2 <= id_1 == id_1;
  end
  logic id_3;
  assign id_3 = id_3;
  type_0 id_4 (
      .id_0(id_1),
      .id_1(id_3),
      .id_2(1)
  );
endmodule
