Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May  9 14:21:30 2025
| Host         : DESKTOP-VKHET3S running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Full_system_control_sets_placed.rpt
| Design       : Full_system
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            5 |
| No           | No                    | Yes                    |              12 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              22 |            5 |
| Yes          | No                    | Yes                    |              20 |            5 |
| Yes          | Yes                   | No                     |              18 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------+---------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                  Enable Signal                 |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------+---------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | coms/dr_reg0                                   | coms/dr_reg[3]_i_1_n_0          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | coms/cr_reg0                                   | coms/cr_reg[3]_i_1_n_0          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | coms/address_reg0                              | coms/address_reg[7]_i_1_n_0     |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | coms/instruction_reg0                          | coms/instruction_reg[7]_i_1_n_0 |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | coms/data_down_reg0                            |                                 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG |                                                |                                 |                5 |             11 |         2.20 |
|  clk_IBUF_BUFG |                                                | db_enable_down/AS[0]            |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | coms/data_up_reg0                              |                                 |                2 |             14 |         7.00 |
|  clk_IBUF_BUFG | db_enable_down/debounce_counter_reg[0]_i_1_n_0 | db_enable_down/AS[0]            |                5 |             20 |         4.00 |
+----------------+------------------------------------------------+---------------------------------+------------------+----------------+--------------+


