

================================================================
== Vivado HLS Report for 'Loop_1_proc138'
================================================================
* Date:           Thu Jun 14 14:00:41 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.00|      6.89|        1.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2049|  2049|  2049|  2049|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2048|  2048|         2|          -|          -|  1024|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     39|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     48|
|Register         |        -|      -|      26|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      0|      26|     87|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |image_V_U  |Loop_1_proc138_imbkb  |        1|  0|   0|  1024|   12|     1|        12288|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total      |                      |        1|  0|   0|  1024|   12|     1|        12288|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_fu_76_p2             |     +    |      0|  0|  18|          11|           1|
    |exitcond_i_i_fu_70_p2  |   icmp   |      0|  0|  13|          11|          12|
    |ap_block_state1        |    or    |      0|  0|   8|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  39|          23|          14|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  21|          4|    1|          4|
    |ap_done             |   9|          2|    1|          2|
    |i_0_i_i_reg_59      |   9|          2|   11|         22|
    |image_in_V_V_blk_n  |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  48|         10|   14|         30|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   3|   0|    3|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |i_0_i_i_reg_59  |  11|   0|   11|          0|
    |i_reg_95        |  11|   0|   11|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  26|   0|   26|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | Loop_1_proc138 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | Loop_1_proc138 | return value |
|ap_start             |  in |    1| ap_ctrl_hs | Loop_1_proc138 | return value |
|ap_done              | out |    1| ap_ctrl_hs | Loop_1_proc138 | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | Loop_1_proc138 | return value |
|ap_idle              | out |    1| ap_ctrl_hs | Loop_1_proc138 | return value |
|ap_ready             | out |    1| ap_ctrl_hs | Loop_1_proc138 | return value |
|image_in_V_V_din     | out |   16|   ap_fifo  |  image_in_V_V  |    pointer   |
|image_in_V_V_full_n  |  in |    1|   ap_fifo  |  image_in_V_V  |    pointer   |
|image_in_V_V_write   | out |    1|   ap_fifo  |  image_in_V_V  |    pointer   |
+---------------------+-----+-----+------------+----------------+--------------+

