[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3675869 heartbeat IPC: 2.72 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3675869 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 31 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3675869 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12979622 heartbeat IPC: 1.075 cumulative IPC: 1.075 (Simulation time: 00 hr 01 min 22 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 23284398 heartbeat IPC: 0.9704 cumulative IPC: 1.02 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 34609521 heartbeat IPC: 0.883 cumulative IPC: 0.9698 (Simulation time: 00 hr 03 min 12 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 40076971 cumulative IPC: 0.9981 (Simulation time: 00 hr 04 min 01 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 40076971 cumulative IPC: 0.9981 (Simulation time: 00 hr 04 min 01 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9981 instructions: 40000000 cycles: 40076971
CPU 0 Branch Prediction Accuracy: 95.56% MPKI: 12.38 Average ROB Occupancy at Mispredict: 36.59
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 7.839
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457664 HIT:     419938 MISS:      37726 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457664 HIT:     419938 MISS:      37726 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 307.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685166 HIT:     467137 MISS:     218029 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359536 HIT:     291832 MISS:      67704 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96922 HIT:       6357 MISS:      90565 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142841 HIT:     142526 MISS:        315 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85867 HIT:      26422 MISS:      59445 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 142.3 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5047757 HIT:    4963348 MISS:      84409 MSHR_MERGE:      27280
cpu0->cpu0_L1I LOAD         ACCESS:    5047757 HIT:    4963348 MISS:      84409 MSHR_MERGE:      27280
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.48 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13290386 HIT:   12276552 MISS:    1013834 MSHR_MERGE:     528631
cpu0->cpu0_L1D LOAD         ACCESS:    8200723 HIT:    7670561 MISS:     530162 MSHR_MERGE:     227750
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4996023 HIT:    4599751 MISS:     396272 MSHR_MERGE:     299348
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93640 HIT:       6240 MISS:      87400 MSHR_MERGE:       1533
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.41 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4442728 HIT:    4331460 MISS:     111268 MSHR_MERGE:      50095
cpu0->cpu0_ITLB LOAD         ACCESS:    4442728 HIT:    4331460 MISS:     111268 MSHR_MERGE:      50095
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.404 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12601949 HIT:   11880698 MISS:     721251 MSHR_MERGE:     324760
cpu0->cpu0_DTLB LOAD         ACCESS:   12601949 HIT:   11880698 MISS:     721251 MSHR_MERGE:     324760
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 33.98 cycles
cpu0->LLC TOTAL        ACCESS:     335794 HIT:     194817 MISS:     140977 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67704 HIT:      36695 MISS:      31009 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90565 HIT:      11017 MISS:      79548 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118080 HIT:     118007 MISS:         73 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59445 HIT:      29098 MISS:      30347 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 195.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1297
  ROW_BUFFER_MISS:     139600
  AVG DBUS CONGESTED CYCLE: 11.53
Channel 0 WQ ROW_BUFFER_HIT:      12057
  ROW_BUFFER_MISS:      72931
  FULL:          0
Channel 0 REFRESHES ISSUED:       3340
