{
    "design__instance__count": 1092,
    "design__instance__area": 9494.11,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 5,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 0.0003492071991786361,
    "power__switching__total": 0.00013044691877439618,
    "power__leakage__total": 1.0804957817356353e-08,
    "power__total": 0.0004796649154741317,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.043168,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.043168,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.279357,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 2.077352,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.279357,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 2.81025,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count": 4,
    "design__max_fanout_violation__count": 5,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": 0.049431,
    "clock__skew__worst_setup": -0.04848,
    "timing__hold__ws": 0.083453,
    "timing__setup__ws": -3.662116,
    "timing__hold__tns": 0.0,
    "timing__setup__tns": -164.854034,
    "timing__hold__wns": 0.0,
    "timing__setup__wns": -3.662116,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.083453,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 219,
    "timing__setup_r2r__ws": -3.662116,
    "timing__setup_r2r_vio__count": 198,
    "design__die__bbox": "0.0 0.0 161.0 111.52",
    "design__core__bbox": "2.76 2.72 158.24 108.8",
    "design__io": 45,
    "design__die__area": 17954.7,
    "design__core__area": 16493.3,
    "design__instance__count__stdcell": 1092,
    "design__instance__area__stdcell": 9494.11,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.575633,
    "design__instance__utilization__stdcell": 0.575633,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count": 0,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 20539.7,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 65,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "route__net": 886,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 778,
    "route__wirelength__iter:1": 23923,
    "route__drc_errors__iter:2": 287,
    "route__wirelength__iter:2": 23636,
    "route__drc_errors__iter:3": 299,
    "route__wirelength__iter:3": 23545,
    "route__drc_errors__iter:4": 23,
    "route__wirelength__iter:4": 23531,
    "route__drc_errors__iter:5": 1,
    "route__wirelength__iter:5": 23560,
    "route__drc_errors__iter:6": 0,
    "route__wirelength__iter:6": 23556,
    "route__drc_errors": 0,
    "route__wirelength": 23556,
    "route__vias": 6360,
    "route__vias__singlecut": 6360,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 9,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 220.32,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 17,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 4,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 5,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.047478,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.047478,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.803435,
    "timing__setup__ws__corner:nom_ss_100C_1v60": -3.461413,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": -152.058853,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": -3.461413,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.803435,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 73,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -3.461413,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 66,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 17,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 5,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.035223,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.035223,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.086135,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.38983,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.086135,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 5.342903,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 17,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 5,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.038252,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.038252,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.275614,
    "timing__setup__ws__corner:min_tt_025C_1v80": 2.163214,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.275614,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 2.911728,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 17,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 4,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 5,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.049344,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.049344,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.796694,
    "timing__setup__ws__corner:min_ss_100C_1v60": -3.253557,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:min_ss_100C_1v60": -138.954681,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:min_ss_100C_1v60": -3.253557,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.796694,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 72,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": -3.253557,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 66,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 17,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 5,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.030594,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.030594,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.083453,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 3.447151,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.083453,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 5.412785,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 17,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 5,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.04848,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.04848,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.283181,
    "timing__setup__ws__corner:max_tt_025C_1v80": 2.006145,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.283181,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 2.715518,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 17,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 4,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 5,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.049431,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.049431,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.810155,
    "timing__setup__ws__corner:max_ss_100C_1v60": -3.662116,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:max_ss_100C_1v60": -164.854034,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:max_ss_100C_1v60": -3.662116,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.810155,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 74,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -3.662116,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 66,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 17,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 5,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.039326,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.039326,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.08892,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 3.338569,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.08892,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 5.274376,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 17,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 17,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79988,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.25308e-05,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000118198,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000145758,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 1.27957e-05,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000145758,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 1.25e-05,
    "ir__drop__worst": 0.000118,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}