// Seed: 3272336793
module module_0 ();
  logic [7:0] id_1;
  ;
  always @(negedge -1) if (-1 || 1) id_1[-1 : 1'd0] <= -1'b0;
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    input  wand  id_2,
    output wire  id_3,
    input  wire  id_4,
    output tri0  id_5
);
  assign id_3 = id_2;
  not primCall (id_3, id_4);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  assign module_3.id_0 = 0;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_9;
  assign id_1 = id_4;
endmodule
module module_3 #(
    parameter id_1 = 32'd96,
    parameter id_2 = 32'd90
) (
    output wor  id_0,
    input  wand _id_1,
    output wor  _id_2
);
  wire id_4;
  wire id_5;
  integer [id_2 : -1 'b0] id_6 = id_6[-1'h0 :-1'b0==id_1];
  module_2 modCall_1 (
      id_5,
      id_5,
      id_4,
      id_5,
      id_5,
      id_4,
      id_5,
      id_4
  );
endmodule
