// Seed: 1025561816
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2, id_3, id_4, id_5;
  logic id_6;
  ;
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    input  tri1  id_2,
    output wire  id_3,
    input  tri0  id_4,
    input  uwire id_5,
    input  tri0  id_6,
    input  tri   id_7,
    input  tri0  id_8,
    output uwire id_9,
    input  wire  id_10,
    output uwire id_11,
    output uwire id_12,
    input  wor   id_13
);
  assign id_9 = 1;
  logic id_15['d0 : -1 'd0];
  ;
  module_0 modCall_1 (id_15);
endmodule
