#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5fbd6209b760 .scope module, "tb" "tb" 2 4;
 .timescale -9 -12;
L_0x5fbd621a38a0 .functor XOR 8, L_0x5fbd621d9ea0, L_0x5fbd621a3bb0, C4<00000000>, C4<00000000>;
L_0x5fbd621a3ef0 .functor XOR 8, L_0x5fbd621c3b70, L_0x5fbd621a3bb0, C4<00000000>, C4<00000000>;
L_0x5fbd621a40f0 .functor XOR 8, L_0x5fbd621b1900, L_0x5fbd621a3bb0, C4<00000000>, C4<00000000>;
L_0x7ac2c0786060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5fbd621a2410_0 .net *"_ivl_11", 3 0, L_0x7ac2c0786060;  1 drivers
v0x5fbd621a24f0_0 .net *"_ivl_12", 7 0, L_0x5fbd621a3a90;  1 drivers
L_0x7ac2c07860a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5fbd621a25d0_0 .net *"_ivl_15", 3 0, L_0x7ac2c07860a8;  1 drivers
v0x5fbd621a2690_0 .net *"_ivl_18", 7 0, L_0x5fbd621a38a0;  1 drivers
v0x5fbd621a2770_0 .net *"_ivl_22", 7 0, L_0x5fbd621a3ef0;  1 drivers
v0x5fbd621a28a0_0 .net *"_ivl_26", 7 0, L_0x5fbd621a40f0;  1 drivers
L_0x7ac2c0786018 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5fbd621a2980_0 .net/2u *"_ivl_4", 7 0, L_0x7ac2c0786018;  1 drivers
v0x5fbd621a2a60_0 .net *"_ivl_8", 7 0, L_0x5fbd621a3940;  1 drivers
v0x5fbd621a2b40_0 .net "a", 3 0, L_0x5fbd621a3580;  1 drivers
v0x5fbd621a2c00_0 .net "b", 3 0, L_0x5fbd621a3760;  1 drivers
v0x5fbd621a2cc0_0 .net "cla_o", 7 0, L_0x5fbd621d9ea0;  1 drivers
v0x5fbd621a2d80_0 .net "cla_off", 0 0, L_0x5fbd621a3e00;  1 drivers
v0x5fbd621a2e20_0 .var "clk", 0 0;
v0x5fbd621a2ee0_0 .net "csa_o", 7 0, L_0x5fbd621c3b70;  1 drivers
v0x5fbd621a2fa0_0 .net "csa_off", 0 0, L_0x5fbd621a3fb0;  1 drivers
v0x5fbd621a3040_0 .var "data", 7 0;
v0x5fbd621a3120_0 .net "data_inc", 7 0, L_0x5fbd621a3800;  1 drivers
v0x5fbd621a3310_0 .net "o", 7 0, L_0x5fbd621b1900;  1 drivers
v0x5fbd621a3400_0 .net "o_right", 7 0, L_0x5fbd621a3bb0;  1 drivers
v0x5fbd621a34c0_0 .net "rca_off", 0 0, L_0x5fbd621a41b0;  1 drivers
E_0x5fbd62025b40 .event posedge, v0x5fbd621a2e20_0;
E_0x5fbd62025fc0/0 .event anyedge, v0x5fbd620a2070_0, v0x5fbd62176510_0, v0x5fbd621765f0_0, v0x5fbd621899e0_0;
E_0x5fbd62025fc0/1 .event anyedge, v0x5fbd621a1d40_0, v0x5fbd621a34c0_0, v0x5fbd621a2d80_0, v0x5fbd621a2fa0_0;
E_0x5fbd62025fc0/2 .event anyedge, v0x5fbd621a2e20_0;
E_0x5fbd62025fc0 .event/or E_0x5fbd62025fc0/0, E_0x5fbd62025fc0/1, E_0x5fbd62025fc0/2;
L_0x5fbd621a3580 .part v0x5fbd621a3040_0, 0, 4;
L_0x5fbd621a3760 .part v0x5fbd621a3040_0, 4, 4;
L_0x5fbd621a3800 .arith/sum 8, v0x5fbd621a3040_0, L_0x7ac2c0786018;
L_0x5fbd621a3940 .concat [ 4 4 0 0], L_0x5fbd621a3580, L_0x7ac2c0786060;
L_0x5fbd621a3a90 .concat [ 4 4 0 0], L_0x5fbd621a3760, L_0x7ac2c07860a8;
L_0x5fbd621a3bb0 .arith/mult 8, L_0x5fbd621a3940, L_0x5fbd621a3a90;
L_0x5fbd621a3e00 .reduce/or L_0x5fbd621a38a0;
L_0x5fbd621a3fb0 .reduce/or L_0x5fbd621a3ef0;
L_0x5fbd621a41b0 .reduce/or L_0x5fbd621a40f0;
S_0x5fbd620c6320 .scope module, "dut" "ma_mul_4b" 2 27, 3 1 0, S_0x5fbd6209b760;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out";
    .port_info 1 /INPUT 4 "in_a";
    .port_info 2 /INPUT 4 "in_b";
v0x5fbd62175990_0 .net *"_ivl_13", 0 0, L_0x5fbd621aa590;  1 drivers
v0x5fbd62175a90_0 .net *"_ivl_15", 2 0, L_0x5fbd621aa630;  1 drivers
v0x5fbd62175b70_0 .net *"_ivl_25", 0 0, L_0x5fbd621ad880;  1 drivers
v0x5fbd62175c30_0 .net *"_ivl_27", 2 0, L_0x5fbd621ad920;  1 drivers
v0x5fbd62175d10_0 .net *"_ivl_38", 0 0, L_0x5fbd621b1040;  1 drivers
v0x5fbd62175df0_0 .net *"_ivl_40", 2 0, L_0x5fbd621b11e0;  1 drivers
v0x5fbd62175ed0_0 .net *"_ivl_46", 0 0, L_0x5fbd621b13a0;  1 drivers
v0x5fbd62175fb0_0 .net *"_ivl_48", 0 0, L_0x5fbd621b1440;  1 drivers
v0x5fbd62176090_0 .net *"_ivl_50", 0 0, L_0x5fbd621b1600;  1 drivers
v0x5fbd62176200_0 .net *"_ivl_52", 0 0, L_0x5fbd621b1730;  1 drivers
v0x5fbd621762e0_0 .net "c_internal", 3 0, L_0x5fbd621b0c60;  1 drivers
v0x5fbd621763c0_0 .net "in_a", 3 0, L_0x5fbd621a3580;  alias, 1 drivers
v0x5fbd62176510_0 .net "in_b", 3 0, L_0x5fbd621a3760;  alias, 1 drivers
v0x5fbd621765f0_0 .net "out", 7 0, L_0x5fbd621b1900;  alias, 1 drivers
v0x5fbd621766d0_0 .net "p_sum_l0", 3 0, L_0x5fbd621a6ef0;  1 drivers
v0x5fbd62176790_0 .net "p_sum_l1", 3 0, L_0x5fbd621a9fc0;  1 drivers
v0x5fbd62176830_0 .net "p_sum_l2", 3 0, L_0x5fbd621ad200;  1 drivers
v0x5fbd62176900_0 .net "p_sum_l3", 3 0, L_0x5fbd621b0680;  1 drivers
L_0x5fbd621a74d0 .part L_0x5fbd621a3760, 0, 1;
L_0x5fbd621aa4f0 .part L_0x5fbd621a3760, 1, 1;
L_0x5fbd621aa590 .part L_0x5fbd621b0c60, 0, 1;
L_0x5fbd621aa630 .part L_0x5fbd621a6ef0, 1, 3;
L_0x5fbd621aa6d0 .concat [ 3 1 0 0], L_0x5fbd621aa630, L_0x5fbd621aa590;
L_0x5fbd621ad7e0 .part L_0x5fbd621a3760, 2, 1;
L_0x5fbd621ad880 .part L_0x5fbd621b0c60, 1, 1;
L_0x5fbd621ad920 .part L_0x5fbd621a9fc0, 1, 3;
L_0x5fbd621ada10 .concat [ 3 1 0 0], L_0x5fbd621ad920, L_0x5fbd621ad880;
L_0x5fbd621b0c60 .concat8 [ 1 1 1 1], L_0x5fbd621a6be0, L_0x5fbd621a9d00, L_0x5fbd621acef0, L_0x5fbd621b0370;
L_0x5fbd621b0fa0 .part L_0x5fbd621a3760, 3, 1;
L_0x5fbd621b1040 .part L_0x5fbd621b0c60, 2, 1;
L_0x5fbd621b11e0 .part L_0x5fbd621ad200, 1, 3;
L_0x5fbd621b1280 .concat [ 3 1 0 0], L_0x5fbd621b11e0, L_0x5fbd621b1040;
L_0x5fbd621b13a0 .part L_0x5fbd621b0c60, 3, 1;
L_0x5fbd621b1440 .part L_0x5fbd621ad200, 0, 1;
L_0x5fbd621b1600 .part L_0x5fbd621a9fc0, 0, 1;
L_0x5fbd621b1730 .part L_0x5fbd621a6ef0, 0, 1;
LS_0x5fbd621b1900_0_0 .concat [ 1 1 1 4], L_0x5fbd621b1730, L_0x5fbd621b1600, L_0x5fbd621b1440, L_0x5fbd621b0680;
LS_0x5fbd621b1900_0_4 .concat [ 1 0 0 0], L_0x5fbd621b13a0;
L_0x5fbd621b1900 .concat [ 7 1 0 0], LS_0x5fbd621b1900_0_0, LS_0x5fbd621b1900_0_4;
S_0x5fbd620d3d60 .scope module, "l_0_add" "rca_ma_add_4b" 3 14, 3 55 0, S_0x5fbd620c6320;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 4 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 4 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x7ac2c0786138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fbd620ac650_0 .net "c_i", 0 0, L_0x7ac2c0786138;  1 drivers
v0x5fbd620ae1e0_0 .net "c_o", 0 0, L_0x5fbd621a6be0;  1 drivers
v0x5fbd620ae2a0_0 .net "car_internal", 2 0, L_0x5fbd621a61d0;  1 drivers
L_0x7ac2c07860f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5fbd620ad2a0_0 .net "s_i", 3 0, L_0x7ac2c07860f0;  1 drivers
v0x5fbd620accb0_0 .net "s_o", 3 0, L_0x5fbd621a6ef0;  alias, 1 drivers
v0x5fbd620a2070_0 .net "x_i", 3 0, L_0x5fbd621a3580;  alias, 1 drivers
v0x5fbd620a1c40_0 .net "y_i", 0 0, L_0x5fbd621a74d0;  1 drivers
L_0x5fbd621a4c00 .part L_0x5fbd621a3580, 0, 1;
L_0x5fbd621a4cf0 .part L_0x7ac2c07860f0, 0, 1;
L_0x5fbd621a5650 .part L_0x5fbd621a3580, 1, 1;
L_0x5fbd621a5740 .part L_0x7ac2c07860f0, 1, 1;
L_0x5fbd621a5870 .part L_0x5fbd621a61d0, 0, 1;
L_0x5fbd621a61d0 .concat8 [ 1 1 1 0], L_0x5fbd621a4830, L_0x5fbd621a52f0, L_0x5fbd621a5e70;
L_0x5fbd621a6300 .part L_0x5fbd621a3580, 2, 1;
L_0x5fbd621a63f0 .part L_0x7ac2c07860f0, 2, 1;
L_0x5fbd621a6570 .part L_0x5fbd621a61d0, 1, 1;
L_0x5fbd621a6ef0 .concat8 [ 1 1 1 1], L_0x5fbd621a4a60, L_0x5fbd621a54f0, L_0x5fbd621a6070, L_0x5fbd621a6d90;
L_0x5fbd621a7040 .part L_0x5fbd621a3580, 3, 1;
L_0x5fbd621a70e0 .part L_0x7ac2c07860f0, 3, 1;
L_0x5fbd621a7310 .part L_0x5fbd621a61d0, 2, 1;
S_0x5fbd620b88e0 .scope module, "ma0" "ma_ele_1b" 3 66, 4 2 0, S_0x5fbd620d3d60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x5fbd621a4250/d .functor AND 1, L_0x5fbd621a4c00, L_0x5fbd621a74d0, C4<1>, C4<1>;
L_0x5fbd621a4250 .delay 1 (1000,1000,1000) L_0x5fbd621a4250/d;
v0x5fbd620c3100_0 .net "c_i", 0 0, L_0x7ac2c0786138;  alias, 1 drivers
v0x5fbd620c31a0_0 .net "c_o", 0 0, L_0x5fbd621a4830;  1 drivers
v0x5fbd620c2dd0_0 .net "s_i", 0 0, L_0x5fbd621a4cf0;  1 drivers
v0x5fbd620c2e70_0 .net "s_o", 0 0, L_0x5fbd621a4a60;  1 drivers
v0x5fbd620c0250_0 .net "x_i", 0 0, L_0x5fbd621a4c00;  1 drivers
v0x5fbd620bfe40_0 .net "x_y", 0 0, L_0x5fbd621a4250;  1 drivers
v0x5fbd620bfee0_0 .net "y_i", 0 0, L_0x5fbd621a74d0;  alias, 1 drivers
S_0x5fbd620d9420 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd620b88e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621a44c0/d .functor XOR 1, L_0x5fbd621a4250, L_0x5fbd621a4cf0, C4<0>, C4<0>;
L_0x5fbd621a44c0 .delay 1 (3000,3000,3000) L_0x5fbd621a44c0/d;
L_0x5fbd621a4620/d .functor AND 1, L_0x5fbd621a4250, L_0x5fbd621a4cf0, C4<1>, C4<1>;
L_0x5fbd621a4620 .delay 1 (1000,1000,1000) L_0x5fbd621a4620/d;
L_0x5fbd621a4770 .functor AND 1, L_0x7ac2c0786138, L_0x5fbd621a44c0, C4<1>, C4<1>;
L_0x5fbd621a4830/d .functor OR 1, L_0x5fbd621a4620, L_0x5fbd621a4770, C4<0>, C4<0>;
L_0x5fbd621a4830 .delay 1 (4000,4000,4000) L_0x5fbd621a4830/d;
L_0x5fbd621a4a60/d .functor XOR 1, L_0x7ac2c0786138, L_0x5fbd621a44c0, C4<0>, C4<0>;
L_0x5fbd621a4a60 .delay 1 (3000,3000,3000) L_0x5fbd621a4a60/d;
v0x5fbd6210ecd0_0 .net *"_ivl_4", 0 0, L_0x5fbd621a4770;  1 drivers
v0x5fbd620bcec0_0 .net "c_i", 0 0, L_0x7ac2c0786138;  alias, 1 drivers
v0x5fbd620bc9f0_0 .net "c_o", 0 0, L_0x5fbd621a4830;  alias, 1 drivers
v0x5fbd620bca90_0 .net "in_a", 0 0, L_0x5fbd621a4250;  alias, 1 drivers
v0x5fbd620c5fe0_0 .net "in_b", 0 0, L_0x5fbd621a4cf0;  alias, 1 drivers
v0x5fbd620c5d00_0 .net "s", 0 0, L_0x5fbd621a4a60;  alias, 1 drivers
v0x5fbd620c5dc0_0 .net "w0", 0 0, L_0x5fbd621a44c0;  1 drivers
v0x5fbd620c3440_0 .net "w1", 0 0, L_0x5fbd621a4620;  1 drivers
S_0x5fbd620d99c0 .scope module, "ma1" "ma_ele_1b" 3 75, 4 2 0, S_0x5fbd620d3d60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x5fbd621a4e20/d .functor AND 1, L_0x5fbd621a5650, L_0x5fbd621a74d0, C4<1>, C4<1>;
L_0x5fbd621a4e20 .delay 1 (1000,1000,1000) L_0x5fbd621a4e20/d;
v0x5fbd620c0be0_0 .net "c_i", 0 0, L_0x5fbd621a5870;  1 drivers
v0x5fbd620bed00_0 .net "c_o", 0 0, L_0x5fbd621a52f0;  1 drivers
v0x5fbd620beda0_0 .net "s_i", 0 0, L_0x5fbd621a5740;  1 drivers
v0x5fbd620bde20_0 .net "s_o", 0 0, L_0x5fbd621a54f0;  1 drivers
v0x5fbd620bd7d0_0 .net "x_i", 0 0, L_0x5fbd621a5650;  1 drivers
v0x5fbd620ba180_0 .net "x_y", 0 0, L_0x5fbd621a4e20;  1 drivers
v0x5fbd620ba220_0 .net "y_i", 0 0, L_0x5fbd621a74d0;  alias, 1 drivers
S_0x5fbd620d8e80 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd620d99c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621a4f30/d .functor XOR 1, L_0x5fbd621a4e20, L_0x5fbd621a5740, C4<0>, C4<0>;
L_0x5fbd621a4f30 .delay 1 (3000,3000,3000) L_0x5fbd621a4f30/d;
L_0x5fbd621a5090/d .functor AND 1, L_0x5fbd621a4e20, L_0x5fbd621a5740, C4<1>, C4<1>;
L_0x5fbd621a5090 .delay 1 (1000,1000,1000) L_0x5fbd621a5090/d;
L_0x5fbd621a51e0 .functor AND 1, L_0x5fbd621a5870, L_0x5fbd621a4f30, C4<1>, C4<1>;
L_0x5fbd621a52f0/d .functor OR 1, L_0x5fbd621a5090, L_0x5fbd621a51e0, C4<0>, C4<0>;
L_0x5fbd621a52f0 .delay 1 (4000,4000,4000) L_0x5fbd621a52f0/d;
L_0x5fbd621a54f0/d .functor XOR 1, L_0x5fbd621a5870, L_0x5fbd621a4f30, C4<0>, C4<0>;
L_0x5fbd621a54f0 .delay 1 (3000,3000,3000) L_0x5fbd621a54f0/d;
v0x5fbd620c52f0_0 .net *"_ivl_4", 0 0, L_0x5fbd621a51e0;  1 drivers
v0x5fbd620c43b0_0 .net "c_i", 0 0, L_0x5fbd621a5870;  alias, 1 drivers
v0x5fbd620c4470_0 .net "c_o", 0 0, L_0x5fbd621a52f0;  alias, 1 drivers
v0x5fbd620c3dc0_0 .net "in_a", 0 0, L_0x5fbd621a4e20;  alias, 1 drivers
v0x5fbd620c3e80_0 .net "in_b", 0 0, L_0x5fbd621a5740;  alias, 1 drivers
v0x5fbd620c20f0_0 .net "s", 0 0, L_0x5fbd621a54f0;  alias, 1 drivers
v0x5fbd620c1190_0 .net "w0", 0 0, L_0x5fbd621a4f30;  1 drivers
v0x5fbd620c1250_0 .net "w1", 0 0, L_0x5fbd621a5090;  1 drivers
S_0x5fbd620dfb90 .scope module, "ma2" "ma_ele_1b" 3 84, 4 2 0, S_0x5fbd620d3d60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x5fbd621a59a0/d .functor AND 1, L_0x5fbd621a6300, L_0x5fbd621a74d0, C4<1>, C4<1>;
L_0x5fbd621a59a0 .delay 1 (1000,1000,1000) L_0x5fbd621a59a0/d;
v0x5fbd620b82c0_0 .net "c_i", 0 0, L_0x5fbd621a6570;  1 drivers
v0x5fbd620b5a00_0 .net "c_o", 0 0, L_0x5fbd621a5e70;  1 drivers
v0x5fbd620b56c0_0 .net "s_i", 0 0, L_0x5fbd621a63f0;  1 drivers
v0x5fbd620b5390_0 .net "s_o", 0 0, L_0x5fbd621a6070;  1 drivers
v0x5fbd620b27e0_0 .net "x_i", 0 0, L_0x5fbd621a6300;  1 drivers
v0x5fbd620b2400_0 .net "x_y", 0 0, L_0x5fbd621a59a0;  1 drivers
v0x5fbd620b24a0_0 .net "y_i", 0 0, L_0x5fbd621a74d0;  alias, 1 drivers
S_0x5fbd6211b570 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd620dfb90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621a5ab0/d .functor XOR 1, L_0x5fbd621a59a0, L_0x5fbd621a63f0, C4<0>, C4<0>;
L_0x5fbd621a5ab0 .delay 1 (3000,3000,3000) L_0x5fbd621a5ab0/d;
L_0x5fbd621a5c10/d .functor AND 1, L_0x5fbd621a59a0, L_0x5fbd621a63f0, C4<1>, C4<1>;
L_0x5fbd621a5c10 .delay 1 (1000,1000,1000) L_0x5fbd621a5c10/d;
L_0x5fbd621a5d60 .functor AND 1, L_0x5fbd621a6570, L_0x5fbd621a5ab0, C4<1>, C4<1>;
L_0x5fbd621a5e70/d .functor OR 1, L_0x5fbd621a5c10, L_0x5fbd621a5d60, C4<0>, C4<0>;
L_0x5fbd621a5e70 .delay 1 (4000,4000,4000) L_0x5fbd621a5e70/d;
L_0x5fbd621a6070/d .functor XOR 1, L_0x5fbd621a6570, L_0x5fbd621a5ab0, C4<0>, C4<0>;
L_0x5fbd621a6070 .delay 1 (3000,3000,3000) L_0x5fbd621a6070/d;
v0x5fbd620bace0_0 .net *"_ivl_4", 0 0, L_0x5fbd621a5d60;  1 drivers
v0x5fbd620bad80_0 .net "c_i", 0 0, L_0x5fbd621a6570;  alias, 1 drivers
v0x5fbd620ba740_0 .net "c_o", 0 0, L_0x5fbd621a5e70;  alias, 1 drivers
v0x5fbd620af3e0_0 .net "in_a", 0 0, L_0x5fbd621a59a0;  alias, 1 drivers
v0x5fbd620af4a0_0 .net "in_b", 0 0, L_0x5fbd621a63f0;  alias, 1 drivers
v0x5fbd620aefb0_0 .net "s", 0 0, L_0x5fbd621a6070;  alias, 1 drivers
v0x5fbd620af050_0 .net "w0", 0 0, L_0x5fbd621a5ab0;  1 drivers
v0x5fbd620b85a0_0 .net "w1", 0 0, L_0x5fbd621a5c10;  1 drivers
S_0x5fbd62119f40 .scope module, "ma3" "ma_ele_1b" 3 93, 4 2 0, S_0x5fbd620d3d60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x5fbd621a66a0/d .functor AND 1, L_0x5fbd621a7040, L_0x5fbd621a74d0, C4<1>, C4<1>;
L_0x5fbd621a66a0 .delay 1 (1000,1000,1000) L_0x5fbd621a66a0/d;
v0x5fbd620b3750_0 .net "c_i", 0 0, L_0x5fbd621a7310;  1 drivers
v0x5fbd620b3810_0 .net "c_o", 0 0, L_0x5fbd621a6be0;  alias, 1 drivers
v0x5fbd620b3160_0 .net "s_i", 0 0, L_0x5fbd621a70e0;  1 drivers
v0x5fbd620b12c0_0 .net "s_o", 0 0, L_0x5fbd621a6d90;  1 drivers
v0x5fbd620b0380_0 .net "x_i", 0 0, L_0x5fbd621a7040;  1 drivers
v0x5fbd620afd90_0 .net "x_y", 0 0, L_0x5fbd621a66a0;  1 drivers
v0x5fbd620afe30_0 .net "y_i", 0 0, L_0x5fbd621a74d0;  alias, 1 drivers
S_0x5fbd6210f170 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd62119f40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621a6870/d .functor XOR 1, L_0x5fbd621a66a0, L_0x5fbd621a70e0, C4<0>, C4<0>;
L_0x5fbd621a6870 .delay 1 (3000,3000,3000) L_0x5fbd621a6870/d;
L_0x5fbd621a69f0/d .functor AND 1, L_0x5fbd621a66a0, L_0x5fbd621a70e0, C4<1>, C4<1>;
L_0x5fbd621a69f0 .delay 1 (1000,1000,1000) L_0x5fbd621a69f0/d;
L_0x5fbd621a6ad0 .functor AND 1, L_0x5fbd621a7310, L_0x5fbd621a6870, C4<1>, C4<1>;
L_0x5fbd621a6be0/d .functor OR 1, L_0x5fbd621a69f0, L_0x5fbd621a6ad0, C4<0>, C4<0>;
L_0x5fbd621a6be0 .delay 1 (4000,4000,4000) L_0x5fbd621a6be0/d;
L_0x5fbd621a6d90/d .functor XOR 1, L_0x5fbd621a7310, L_0x5fbd621a6870, C4<0>, C4<0>;
L_0x5fbd621a6d90 .delay 1 (3000,3000,3000) L_0x5fbd621a6d90/d;
v0x5fbd620b20d0_0 .net *"_ivl_4", 0 0, L_0x5fbd621a6ad0;  1 drivers
v0x5fbd620b78b0_0 .net "c_i", 0 0, L_0x5fbd621a7310;  alias, 1 drivers
v0x5fbd620b7970_0 .net "c_o", 0 0, L_0x5fbd621a6be0;  alias, 1 drivers
v0x5fbd620b6970_0 .net "in_a", 0 0, L_0x5fbd621a66a0;  alias, 1 drivers
v0x5fbd620b6a30_0 .net "in_b", 0 0, L_0x5fbd621a70e0;  alias, 1 drivers
v0x5fbd620b6380_0 .net "s", 0 0, L_0x5fbd621a6d90;  alias, 1 drivers
v0x5fbd620b6420_0 .net "w0", 0 0, L_0x5fbd621a6870;  1 drivers
v0x5fbd620b4690_0 .net "w1", 0 0, L_0x5fbd621a69f0;  1 drivers
S_0x5fbd6210f4b0 .scope module, "l_1_add" "rca_ma_add_4b" 3 23, 3 55 0, S_0x5fbd620c6320;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 4 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 4 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x7ac2c0786180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fbd62146b10_0 .net "c_i", 0 0, L_0x7ac2c0786180;  1 drivers
v0x5fbd62132a00_0 .net "c_o", 0 0, L_0x5fbd621a9d00;  1 drivers
v0x5fbd620ac0b0_0 .net "car_internal", 2 0, L_0x5fbd621a93e0;  1 drivers
v0x5fbd620ac150_0 .net "s_i", 3 0, L_0x5fbd621aa6d0;  1 drivers
v0x5fbd620d63d0_0 .net "s_o", 3 0, L_0x5fbd621a9fc0;  alias, 1 drivers
v0x5fbd620d4d70_0 .net "x_i", 3 0, L_0x5fbd621a3580;  alias, 1 drivers
v0x5fbd620d4e30_0 .net "y_i", 0 0, L_0x5fbd621aa4f0;  1 drivers
L_0x5fbd621a7d70 .part L_0x5fbd621a3580, 0, 1;
L_0x5fbd621a7e80 .part L_0x5fbd621aa6d0, 0, 1;
L_0x5fbd621a8840 .part L_0x5fbd621a3580, 1, 1;
L_0x5fbd621a8930 .part L_0x5fbd621aa6d0, 1, 1;
L_0x5fbd621a8a60 .part L_0x5fbd621a93e0, 0, 1;
L_0x5fbd621a93e0 .concat8 [ 1 1 1 0], L_0x5fbd621a79d0, L_0x5fbd621a84e0, L_0x5fbd621a9080;
L_0x5fbd621a9510 .part L_0x5fbd621a3580, 2, 1;
L_0x5fbd621a9600 .part L_0x5fbd621aa6d0, 2, 1;
L_0x5fbd621a9780 .part L_0x5fbd621a93e0, 1, 1;
L_0x5fbd621a9fc0 .concat8 [ 1 1 1 1], L_0x5fbd621a7bd0, L_0x5fbd621a86e0, L_0x5fbd621a9280, L_0x5fbd621a9eb0;
L_0x5fbd621aa060 .part L_0x5fbd621a3580, 3, 1;
L_0x5fbd621aa100 .part L_0x5fbd621aa6d0, 3, 1;
L_0x5fbd621aa330 .part L_0x5fbd621a93e0, 2, 1;
S_0x5fbd620dc550 .scope module, "ma0" "ma_ele_1b" 3 66, 4 2 0, S_0x5fbd6210f4b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x5fbd621a7590/d .functor AND 1, L_0x5fbd621a7d70, L_0x5fbd621aa4f0, C4<1>, C4<1>;
L_0x5fbd621a7590 .delay 1 (1000,1000,1000) L_0x5fbd621a7590/d;
v0x5fbd620a5470_0 .net "c_i", 0 0, L_0x7ac2c0786180;  alias, 1 drivers
v0x5fbd620a5530_0 .net "c_o", 0 0, L_0x5fbd621a79d0;  1 drivers
v0x5fbd620a5090_0 .net "s_i", 0 0, L_0x5fbd621a7e80;  1 drivers
v0x5fbd620a4cc0_0 .net "s_o", 0 0, L_0x5fbd621a7bd0;  1 drivers
v0x5fbd620a4d60_0 .net "x_i", 0 0, L_0x5fbd621a7d70;  1 drivers
v0x5fbd620aa540_0 .net "x_y", 0 0, L_0x5fbd621a7590;  1 drivers
v0x5fbd620aa5e0_0 .net "y_i", 0 0, L_0x5fbd621aa4f0;  alias, 1 drivers
S_0x5fbd62118830 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd620dc550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621a7670/d .functor XOR 1, L_0x5fbd621a7590, L_0x5fbd621a7e80, C4<0>, C4<0>;
L_0x5fbd621a7670 .delay 1 (3000,3000,3000) L_0x5fbd621a7670/d;
L_0x5fbd621a77a0/d .functor AND 1, L_0x5fbd621a7590, L_0x5fbd621a7e80, C4<1>, C4<1>;
L_0x5fbd621a77a0 .delay 1 (1000,1000,1000) L_0x5fbd621a77a0/d;
L_0x5fbd621a7910 .functor AND 1, L_0x7ac2c0786180, L_0x5fbd621a7670, C4<1>, C4<1>;
L_0x5fbd621a79d0/d .functor OR 1, L_0x5fbd621a77a0, L_0x5fbd621a7910, C4<0>, C4<0>;
L_0x5fbd621a79d0 .delay 1 (4000,4000,4000) L_0x5fbd621a79d0/d;
L_0x5fbd621a7bd0/d .functor XOR 1, L_0x7ac2c0786180, L_0x5fbd621a7670, C4<0>, C4<0>;
L_0x5fbd621a7bd0 .delay 1 (3000,3000,3000) L_0x5fbd621a7bd0/d;
v0x5fbd620ab230_0 .net *"_ivl_4", 0 0, L_0x5fbd621a7910;  1 drivers
v0x5fbd620aaf50_0 .net "c_i", 0 0, L_0x7ac2c0786180;  alias, 1 drivers
v0x5fbd620ab010_0 .net "c_o", 0 0, L_0x5fbd621a79d0;  alias, 1 drivers
v0x5fbd620a8690_0 .net "in_a", 0 0, L_0x5fbd621a7590;  alias, 1 drivers
v0x5fbd620a8750_0 .net "in_b", 0 0, L_0x5fbd621a7e80;  alias, 1 drivers
v0x5fbd620a8350_0 .net "s", 0 0, L_0x5fbd621a7bd0;  alias, 1 drivers
v0x5fbd620a8410_0 .net "w0", 0 0, L_0x5fbd621a7670;  1 drivers
v0x5fbd620a8020_0 .net "w1", 0 0, L_0x5fbd621a77a0;  1 drivers
S_0x5fbd62115120 .scope module, "ma1" "ma_ele_1b" 3 75, 4 2 0, S_0x5fbd6210f4b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x5fbd621a7fb0/d .functor AND 1, L_0x5fbd621a8840, L_0x5fbd621aa4f0, C4<1>, C4<1>;
L_0x5fbd621a7fb0 .delay 1 (1000,1000,1000) L_0x5fbd621a7fb0/d;
v0x5fbd6210e3f0_0 .net "c_i", 0 0, L_0x5fbd621a8a60;  1 drivers
v0x5fbd6210b160_0 .net "c_o", 0 0, L_0x5fbd621a84e0;  1 drivers
v0x5fbd6210b230_0 .net "s_i", 0 0, L_0x5fbd621a8930;  1 drivers
v0x5fbd62107980_0 .net "s_o", 0 0, L_0x5fbd621a86e0;  1 drivers
v0x5fbd62107a20_0 .net "x_i", 0 0, L_0x5fbd621a8840;  1 drivers
v0x5fbd621041a0_0 .net "x_y", 0 0, L_0x5fbd621a7fb0;  1 drivers
v0x5fbd62104240_0 .net "y_i", 0 0, L_0x5fbd621aa4f0;  alias, 1 drivers
S_0x5fbd62111a10 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd62115120;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621a80e0/d .functor XOR 1, L_0x5fbd621a7fb0, L_0x5fbd621a8930, C4<0>, C4<0>;
L_0x5fbd621a80e0 .delay 1 (3000,3000,3000) L_0x5fbd621a80e0/d;
L_0x5fbd621a8260/d .functor AND 1, L_0x5fbd621a7fb0, L_0x5fbd621a8930, C4<1>, C4<1>;
L_0x5fbd621a8260 .delay 1 (1000,1000,1000) L_0x5fbd621a8260/d;
L_0x5fbd621a83d0 .functor AND 1, L_0x5fbd621a8a60, L_0x5fbd621a80e0, C4<1>, C4<1>;
L_0x5fbd621a84e0/d .functor OR 1, L_0x5fbd621a8260, L_0x5fbd621a83d0, C4<0>, C4<0>;
L_0x5fbd621a84e0 .delay 1 (4000,4000,4000) L_0x5fbd621a84e0/d;
L_0x5fbd621a86e0/d .functor XOR 1, L_0x5fbd621a8a60, L_0x5fbd621a80e0, C4<0>, C4<0>;
L_0x5fbd621a86e0 .delay 1 (3000,3000,3000) L_0x5fbd621a86e0/d;
v0x5fbd620a9010_0 .net *"_ivl_4", 0 0, L_0x5fbd621a83d0;  1 drivers
v0x5fbd620a7320_0 .net "c_i", 0 0, L_0x5fbd621a8a60;  alias, 1 drivers
v0x5fbd620a73e0_0 .net "c_o", 0 0, L_0x5fbd621a84e0;  alias, 1 drivers
v0x5fbd620a63e0_0 .net "in_a", 0 0, L_0x5fbd621a7fb0;  alias, 1 drivers
v0x5fbd620a64a0_0 .net "in_b", 0 0, L_0x5fbd621a8930;  alias, 1 drivers
v0x5fbd620a5e10_0 .net "s", 0 0, L_0x5fbd621a86e0;  alias, 1 drivers
v0x5fbd620a3f50_0 .net "w0", 0 0, L_0x5fbd621a80e0;  1 drivers
v0x5fbd620a4010_0 .net "w1", 0 0, L_0x5fbd621a8260;  1 drivers
S_0x5fbd62100960 .scope module, "ma2" "ma_ele_1b" 3 84, 4 2 0, S_0x5fbd6210f4b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x5fbd621a8b90/d .functor AND 1, L_0x5fbd621a9510, L_0x5fbd621aa4f0, C4<1>, C4<1>;
L_0x5fbd621a8b90 .delay 1 (1000,1000,1000) L_0x5fbd621a8b90/d;
v0x5fbd620e5540_0 .net "c_i", 0 0, L_0x5fbd621a9780;  1 drivers
v0x5fbd620e5600_0 .net "c_o", 0 0, L_0x5fbd621a9080;  1 drivers
v0x5fbd620e2400_0 .net "s_i", 0 0, L_0x5fbd621a9600;  1 drivers
v0x5fbd620e2500_0 .net "s_o", 0 0, L_0x5fbd621a9280;  1 drivers
v0x5fbd620dedc0_0 .net "x_i", 0 0, L_0x5fbd621a9510;  1 drivers
v0x5fbd620deeb0_0 .net "x_y", 0 0, L_0x5fbd621a8b90;  1 drivers
v0x5fbd620db780_0 .net "y_i", 0 0, L_0x5fbd621aa4f0;  alias, 1 drivers
S_0x5fbd620f9f70 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd62100960;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621a8ca0/d .functor XOR 1, L_0x5fbd621a8b90, L_0x5fbd621a9600, C4<0>, C4<0>;
L_0x5fbd621a8ca0 .delay 1 (3000,3000,3000) L_0x5fbd621a8ca0/d;
L_0x5fbd621a8e00/d .functor AND 1, L_0x5fbd621a8b90, L_0x5fbd621a9600, C4<1>, C4<1>;
L_0x5fbd621a8e00 .delay 1 (1000,1000,1000) L_0x5fbd621a8e00/d;
L_0x5fbd621a8f70 .functor AND 1, L_0x5fbd621a9780, L_0x5fbd621a8ca0, C4<1>, C4<1>;
L_0x5fbd621a9080/d .functor OR 1, L_0x5fbd621a8e00, L_0x5fbd621a8f70, C4<0>, C4<0>;
L_0x5fbd621a9080 .delay 1 (4000,4000,4000) L_0x5fbd621a9080/d;
L_0x5fbd621a9280/d .functor XOR 1, L_0x5fbd621a9780, L_0x5fbd621a8ca0, C4<0>, C4<0>;
L_0x5fbd621a9280 .delay 1 (3000,3000,3000) L_0x5fbd621a9280/d;
v0x5fbd620f6790_0 .net *"_ivl_4", 0 0, L_0x5fbd621a8f70;  1 drivers
v0x5fbd620f6890_0 .net "c_i", 0 0, L_0x5fbd621a9780;  alias, 1 drivers
v0x5fbd620f2f50_0 .net "c_o", 0 0, L_0x5fbd621a9080;  alias, 1 drivers
v0x5fbd620f3040_0 .net "in_a", 0 0, L_0x5fbd621a8b90;  alias, 1 drivers
v0x5fbd620efd60_0 .net "in_b", 0 0, L_0x5fbd621a9600;  alias, 1 drivers
v0x5fbd620ec560_0 .net "s", 0 0, L_0x5fbd621a9280;  alias, 1 drivers
v0x5fbd620ec620_0 .net "w0", 0 0, L_0x5fbd621a8ca0;  1 drivers
v0x5fbd620e8d80_0 .net "w1", 0 0, L_0x5fbd621a8e00;  1 drivers
S_0x5fbd620d8080 .scope module, "ma3" "ma_ele_1b" 3 93, 4 2 0, S_0x5fbd6210f4b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x5fbd621a98b0/d .functor AND 1, L_0x5fbd621aa060, L_0x5fbd621aa4f0, C4<1>, C4<1>;
L_0x5fbd621a98b0 .delay 1 (1000,1000,1000) L_0x5fbd621a98b0/d;
v0x5fbd6211d390_0 .net "c_i", 0 0, L_0x5fbd621aa330;  1 drivers
v0x5fbd6211d450_0 .net "c_o", 0 0, L_0x5fbd621a9d00;  alias, 1 drivers
v0x5fbd6216f890_0 .net "s_i", 0 0, L_0x5fbd621aa100;  1 drivers
v0x5fbd6216f990_0 .net "s_o", 0 0, L_0x5fbd621a9eb0;  1 drivers
v0x5fbd6215b150_0 .net "x_i", 0 0, L_0x5fbd621aa060;  1 drivers
v0x5fbd6215b240_0 .net "x_y", 0 0, L_0x5fbd621a98b0;  1 drivers
v0x5fbd62146a10_0 .net "y_i", 0 0, L_0x5fbd621aa4f0;  alias, 1 drivers
S_0x5fbd62170860 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd620d8080;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621a9990/d .functor XOR 1, L_0x5fbd621a98b0, L_0x5fbd621aa100, C4<0>, C4<0>;
L_0x5fbd621a9990 .delay 1 (3000,3000,3000) L_0x5fbd621a9990/d;
L_0x5fbd621a9b10/d .functor AND 1, L_0x5fbd621a98b0, L_0x5fbd621aa100, C4<1>, C4<1>;
L_0x5fbd621a9b10 .delay 1 (1000,1000,1000) L_0x5fbd621a9b10/d;
L_0x5fbd621a9bf0 .functor AND 1, L_0x5fbd621aa330, L_0x5fbd621a9990, C4<1>, C4<1>;
L_0x5fbd621a9d00/d .functor OR 1, L_0x5fbd621a9b10, L_0x5fbd621a9bf0, C4<0>, C4<0>;
L_0x5fbd621a9d00 .delay 1 (4000,4000,4000) L_0x5fbd621a9d00/d;
L_0x5fbd621a9eb0/d .functor XOR 1, L_0x5fbd621aa330, L_0x5fbd621a9990, C4<0>, C4<0>;
L_0x5fbd621a9eb0 .delay 1 (3000,3000,3000) L_0x5fbd621a9eb0/d;
v0x5fbd6215c260_0 .net *"_ivl_4", 0 0, L_0x5fbd621a9bf0;  1 drivers
v0x5fbd6215c360_0 .net "c_i", 0 0, L_0x5fbd621aa330;  alias, 1 drivers
v0x5fbd6211c440_0 .net "c_o", 0 0, L_0x5fbd621a9d00;  alias, 1 drivers
v0x5fbd6211c4e0_0 .net "in_a", 0 0, L_0x5fbd621a98b0;  alias, 1 drivers
v0x5fbd62147b20_0 .net "in_b", 0 0, L_0x5fbd621aa100;  alias, 1 drivers
v0x5fbd6211f1d0_0 .net "s", 0 0, L_0x5fbd621a9eb0;  alias, 1 drivers
v0x5fbd6211f290_0 .net "w0", 0 0, L_0x5fbd621a9990;  1 drivers
v0x5fbd6211e2b0_0 .net "w1", 0 0, L_0x5fbd621a9b10;  1 drivers
S_0x5fbd620abdd0 .scope module, "l_2_add" "rca_ma_add_4b" 3 32, 3 55 0, S_0x5fbd620c6320;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 4 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 4 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x7ac2c07861c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fbd620d9d60_0 .net "c_i", 0 0, L_0x7ac2c07861c8;  1 drivers
v0x5fbd62133500_0 .net "c_o", 0 0, L_0x5fbd621acef0;  1 drivers
v0x5fbd62133610_0 .net "car_internal", 2 0, L_0x5fbd621ac560;  1 drivers
v0x5fbd6209c1a0_0 .net "s_i", 3 0, L_0x5fbd621ada10;  1 drivers
v0x5fbd6209c260_0 .net "s_o", 3 0, L_0x5fbd621ad200;  alias, 1 drivers
v0x5fbd6209d3b0_0 .net "x_i", 3 0, L_0x5fbd621a3580;  alias, 1 drivers
v0x5fbd6209d4a0_0 .net "y_i", 0 0, L_0x5fbd621ad7e0;  1 drivers
L_0x5fbd621aaf90 .part L_0x5fbd621a3580, 0, 1;
L_0x5fbd621ab080 .part L_0x5fbd621ada10, 0, 1;
L_0x5fbd621ab9e0 .part L_0x5fbd621a3580, 1, 1;
L_0x5fbd621abad0 .part L_0x5fbd621ada10, 1, 1;
L_0x5fbd621abc00 .part L_0x5fbd621ac560, 0, 1;
L_0x5fbd621ac560 .concat8 [ 1 1 1 0], L_0x5fbd621aaba0, L_0x5fbd621ab680, L_0x5fbd621ac200;
L_0x5fbd621ac650 .part L_0x5fbd621a3580, 2, 1;
L_0x5fbd621ac740 .part L_0x5fbd621ada10, 2, 1;
L_0x5fbd621ac8c0 .part L_0x5fbd621ac560, 1, 1;
L_0x5fbd621ad200 .concat8 [ 1 1 1 1], L_0x5fbd621aada0, L_0x5fbd621ab880, L_0x5fbd621ac400, L_0x5fbd621ad0a0;
L_0x5fbd621ad350 .part L_0x5fbd621a3580, 3, 1;
L_0x5fbd621ad3f0 .part L_0x5fbd621ada10, 3, 1;
L_0x5fbd621ad620 .part L_0x5fbd621ac560, 2, 1;
S_0x5fbd620c7510 .scope module, "ma0" "ma_ele_1b" 3 66, 4 2 0, S_0x5fbd620abdd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x5fbd621aa770/d .functor AND 1, L_0x5fbd621aaf90, L_0x5fbd621ad7e0, C4<1>, C4<1>;
L_0x5fbd621aa770 .delay 1 (1000,1000,1000) L_0x5fbd621aa770/d;
v0x5fbd620cc170_0 .net "c_i", 0 0, L_0x7ac2c07861c8;  alias, 1 drivers
v0x5fbd620cc260_0 .net "c_o", 0 0, L_0x5fbd621aaba0;  1 drivers
v0x5fbd620c9090_0 .net "s_i", 0 0, L_0x5fbd621ab080;  1 drivers
v0x5fbd620c9190_0 .net "s_o", 0 0, L_0x5fbd621aada0;  1 drivers
v0x5fbd620c28d0_0 .net "x_i", 0 0, L_0x5fbd621aaf90;  1 drivers
v0x5fbd620c29c0_0 .net "x_y", 0 0, L_0x5fbd621aa770;  1 drivers
v0x5fbd620bf500_0 .net "y_i", 0 0, L_0x5fbd621ad7e0;  alias, 1 drivers
S_0x5fbd620b8f50 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd620c7510;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621aa830/d .functor XOR 1, L_0x5fbd621aa770, L_0x5fbd621ab080, C4<0>, C4<0>;
L_0x5fbd621aa830 .delay 1 (3000,3000,3000) L_0x5fbd621aa830/d;
L_0x5fbd621aa990/d .functor AND 1, L_0x5fbd621aa770, L_0x5fbd621ab080, C4<1>, C4<1>;
L_0x5fbd621aa990 .delay 1 (1000,1000,1000) L_0x5fbd621aa990/d;
L_0x5fbd621aaae0 .functor AND 1, L_0x7ac2c07861c8, L_0x5fbd621aa830, C4<1>, C4<1>;
L_0x5fbd621aaba0/d .functor OR 1, L_0x5fbd621aa990, L_0x5fbd621aaae0, C4<0>, C4<0>;
L_0x5fbd621aaba0 .delay 1 (4000,4000,4000) L_0x5fbd621aaba0/d;
L_0x5fbd621aada0/d .functor XOR 1, L_0x7ac2c07861c8, L_0x5fbd621aa830, C4<0>, C4<0>;
L_0x5fbd621aada0 .delay 1 (3000,3000,3000) L_0x5fbd621aada0/d;
v0x5fbd620b9ad0_0 .net *"_ivl_4", 0 0, L_0x5fbd621aaae0;  1 drivers
v0x5fbd620b9bd0_0 .net "c_i", 0 0, L_0x7ac2c07861c8;  alias, 1 drivers
v0x5fbd620d0310_0 .net "c_o", 0 0, L_0x5fbd621aaba0;  alias, 1 drivers
v0x5fbd620d03e0_0 .net "in_a", 0 0, L_0x5fbd621aa770;  alias, 1 drivers
v0x5fbd620ccf40_0 .net "in_b", 0 0, L_0x5fbd621ab080;  alias, 1 drivers
v0x5fbd620d2760_0 .net "s", 0 0, L_0x5fbd621aada0;  alias, 1 drivers
v0x5fbd620d2820_0 .net "w0", 0 0, L_0x5fbd621aa830;  1 drivers
v0x5fbd620cf540_0 .net "w1", 0 0, L_0x5fbd621aa990;  1 drivers
S_0x5fbd620c4d20 .scope module, "ma1" "ma_ele_1b" 3 75, 4 2 0, S_0x5fbd620abdd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x5fbd621ab1b0/d .functor AND 1, L_0x5fbd621ab9e0, L_0x5fbd621ad7e0, C4<1>, C4<1>;
L_0x5fbd621ab1b0 .delay 1 (1000,1000,1000) L_0x5fbd621ab1b0/d;
v0x5fbd620b40c0_0 .net "c_i", 0 0, L_0x5fbd621abc00;  1 drivers
v0x5fbd620b4180_0 .net "c_o", 0 0, L_0x5fbd621ab680;  1 drivers
v0x5fbd620b0cf0_0 .net "s_i", 0 0, L_0x5fbd621abad0;  1 drivers
v0x5fbd620b0df0_0 .net "s_o", 0 0, L_0x5fbd621ab880;  1 drivers
v0x5fbd620adc40_0 .net "x_i", 0 0, L_0x5fbd621ab9e0;  1 drivers
v0x5fbd620a7b20_0 .net "x_y", 0 0, L_0x5fbd621ab1b0;  1 drivers
v0x5fbd620a7bc0_0 .net "y_i", 0 0, L_0x5fbd621ad7e0;  alias, 1 drivers
S_0x5fbd620c1b00 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd620c4d20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621ab2c0/d .functor XOR 1, L_0x5fbd621ab1b0, L_0x5fbd621abad0, C4<0>, C4<0>;
L_0x5fbd621ab2c0 .delay 1 (3000,3000,3000) L_0x5fbd621ab2c0/d;
L_0x5fbd621ab420/d .functor AND 1, L_0x5fbd621ab1b0, L_0x5fbd621abad0, C4<1>, C4<1>;
L_0x5fbd621ab420 .delay 1 (1000,1000,1000) L_0x5fbd621ab420/d;
L_0x5fbd621ab570 .functor AND 1, L_0x5fbd621abc00, L_0x5fbd621ab2c0, C4<1>, C4<1>;
L_0x5fbd621ab680/d .functor OR 1, L_0x5fbd621ab420, L_0x5fbd621ab570, C4<0>, C4<0>;
L_0x5fbd621ab680 .delay 1 (4000,4000,4000) L_0x5fbd621ab680/d;
L_0x5fbd621ab880/d .functor XOR 1, L_0x5fbd621abc00, L_0x5fbd621ab2c0, C4<0>, C4<0>;
L_0x5fbd621ab880 .delay 1 (3000,3000,3000) L_0x5fbd621ab880/d;
v0x5fbd620be830_0 .net *"_ivl_4", 0 0, L_0x5fbd621ab570;  1 drivers
v0x5fbd620bb670_0 .net "c_i", 0 0, L_0x5fbd621abc00;  alias, 1 drivers
v0x5fbd620bb730_0 .net "c_o", 0 0, L_0x5fbd621ab680;  alias, 1 drivers
v0x5fbd620b4ec0_0 .net "in_a", 0 0, L_0x5fbd621ab1b0;  alias, 1 drivers
v0x5fbd620b4f60_0 .net "in_b", 0 0, L_0x5fbd621abad0;  alias, 1 drivers
v0x5fbd620b1b30_0 .net "s", 0 0, L_0x5fbd621ab880;  alias, 1 drivers
v0x5fbd620b72e0_0 .net "w0", 0 0, L_0x5fbd621ab2c0;  1 drivers
v0x5fbd620b73a0_0 .net "w1", 0 0, L_0x5fbd621ab420;  1 drivers
S_0x5fbd620a4750 .scope module, "ma2" "ma_ele_1b" 3 84, 4 2 0, S_0x5fbd620abdd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x5fbd621abd30/d .functor AND 1, L_0x5fbd621ac650, L_0x5fbd621ad7e0, C4<1>, C4<1>;
L_0x5fbd621abd30 .delay 1 (1000,1000,1000) L_0x5fbd621abd30/d;
v0x5fbd620e9b30_0 .net "c_i", 0 0, L_0x5fbd621ac8c0;  1 drivers
v0x5fbd620e9bf0_0 .net "c_o", 0 0, L_0x5fbd621ac200;  1 drivers
v0x5fbd620e6320_0 .net "s_i", 0 0, L_0x5fbd621ac740;  1 drivers
v0x5fbd620e6420_0 .net "s_o", 0 0, L_0x5fbd621ac400;  1 drivers
v0x5fbd620e3db0_0 .net "x_i", 0 0, L_0x5fbd621ac650;  1 drivers
v0x5fbd620e3ea0_0 .net "x_y", 0 0, L_0x5fbd621abd30;  1 drivers
v0x5fbd620e0900_0 .net "y_i", 0 0, L_0x5fbd621ad7e0;  alias, 1 drivers
S_0x5fbd620a6d50 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd620a4750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621abe40/d .functor XOR 1, L_0x5fbd621abd30, L_0x5fbd621ac740, C4<0>, C4<0>;
L_0x5fbd621abe40 .delay 1 (3000,3000,3000) L_0x5fbd621abe40/d;
L_0x5fbd621abfa0/d .functor AND 1, L_0x5fbd621abd30, L_0x5fbd621ac740, C4<1>, C4<1>;
L_0x5fbd621abfa0 .delay 1 (1000,1000,1000) L_0x5fbd621abfa0/d;
L_0x5fbd621ac0f0 .functor AND 1, L_0x5fbd621ac8c0, L_0x5fbd621abe40, C4<1>, C4<1>;
L_0x5fbd621ac200/d .functor OR 1, L_0x5fbd621abfa0, L_0x5fbd621ac0f0, C4<0>, C4<0>;
L_0x5fbd621ac200 .delay 1 (4000,4000,4000) L_0x5fbd621ac200/d;
L_0x5fbd621ac400/d .functor XOR 1, L_0x5fbd621ac8c0, L_0x5fbd621abe40, C4<0>, C4<0>;
L_0x5fbd621ac400 .delay 1 (3000,3000,3000) L_0x5fbd621ac400/d;
v0x5fbd620a3a00_0 .net *"_ivl_4", 0 0, L_0x5fbd621ac0f0;  1 drivers
v0x5fbd6209eab0_0 .net "c_i", 0 0, L_0x5fbd621ac8c0;  alias, 1 drivers
v0x5fbd6209eb70_0 .net "c_o", 0 0, L_0x5fbd621ac200;  alias, 1 drivers
v0x5fbd6209e310_0 .net "in_a", 0 0, L_0x5fbd621abd30;  alias, 1 drivers
v0x5fbd6209e3d0_0 .net "in_b", 0 0, L_0x5fbd621ac740;  alias, 1 drivers
v0x5fbd6209db70_0 .net "s", 0 0, L_0x5fbd621ac400;  alias, 1 drivers
v0x5fbd6209dc30_0 .net "w0", 0 0, L_0x5fbd621abe40;  1 drivers
v0x5fbd620ed310_0 .net "w1", 0 0, L_0x5fbd621abfa0;  1 drivers
S_0x5fbd62115ed0 .scope module, "ma3" "ma_ele_1b" 3 93, 4 2 0, S_0x5fbd620abdd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x5fbd621ac9f0/d .functor AND 1, L_0x5fbd621ad350, L_0x5fbd621ad7e0, C4<1>, C4<1>;
L_0x5fbd621ac9f0 .delay 1 (1000,1000,1000) L_0x5fbd621ac9f0/d;
v0x5fbd620fad20_0 .net "c_i", 0 0, L_0x5fbd621ad620;  1 drivers
v0x5fbd620fade0_0 .net "c_o", 0 0, L_0x5fbd621acef0;  alias, 1 drivers
v0x5fbd620f7540_0 .net "s_i", 0 0, L_0x5fbd621ad3f0;  1 drivers
v0x5fbd620f7610_0 .net "s_o", 0 0, L_0x5fbd621ad0a0;  1 drivers
v0x5fbd620f3d30_0 .net "x_i", 0 0, L_0x5fbd621ad350;  1 drivers
v0x5fbd620f3e20_0 .net "x_y", 0 0, L_0x5fbd621ac9f0;  1 drivers
v0x5fbd620d9c80_0 .net "y_i", 0 0, L_0x5fbd621ad7e0;  alias, 1 drivers
S_0x5fbd620dd2c0 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd62115ed0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621acbc0/d .functor XOR 1, L_0x5fbd621ac9f0, L_0x5fbd621ad3f0, C4<0>, C4<0>;
L_0x5fbd621acbc0 .delay 1 (3000,3000,3000) L_0x5fbd621acbc0/d;
L_0x5fbd621acd20/d .functor AND 1, L_0x5fbd621ac9f0, L_0x5fbd621ad3f0, C4<1>, C4<1>;
L_0x5fbd621acd20 .delay 1 (1000,1000,1000) L_0x5fbd621acd20/d;
L_0x5fbd621acde0 .functor AND 1, L_0x5fbd621ad620, L_0x5fbd621acbc0, C4<1>, C4<1>;
L_0x5fbd621acef0/d .functor OR 1, L_0x5fbd621acd20, L_0x5fbd621acde0, C4<0>, C4<0>;
L_0x5fbd621acef0 .delay 1 (4000,4000,4000) L_0x5fbd621acef0/d;
L_0x5fbd621ad0a0/d .functor XOR 1, L_0x5fbd621ad620, L_0x5fbd621acbc0, C4<0>, C4<0>;
L_0x5fbd621ad0a0 .delay 1 (3000,3000,3000) L_0x5fbd621ad0a0/d;
v0x5fbd62112840_0 .net *"_ivl_4", 0 0, L_0x5fbd621acde0;  1 drivers
v0x5fbd6210f770_0 .net "c_i", 0 0, L_0x5fbd621ad620;  alias, 1 drivers
v0x5fbd6210f830_0 .net "c_o", 0 0, L_0x5fbd621acef0;  alias, 1 drivers
v0x5fbd62108730_0 .net "in_a", 0 0, L_0x5fbd621ac9f0;  alias, 1 drivers
v0x5fbd621087f0_0 .net "in_b", 0 0, L_0x5fbd621ad3f0;  alias, 1 drivers
v0x5fbd62104f50_0 .net "s", 0 0, L_0x5fbd621ad0a0;  alias, 1 drivers
v0x5fbd62104ff0_0 .net "w0", 0 0, L_0x5fbd621acbc0;  1 drivers
v0x5fbd62101740_0 .net "w1", 0 0, L_0x5fbd621acd20;  1 drivers
S_0x5fbd620bc400 .scope module, "l_3_add" "rca_ma_add_4b" 3 41, 3 55 0, S_0x5fbd620c6320;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 4 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 4 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x7ac2c0786210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fbd62175210_0 .net "c_i", 0 0, L_0x7ac2c0786210;  1 drivers
v0x5fbd62175320_0 .net "c_o", 0 0, L_0x5fbd621b0370;  1 drivers
v0x5fbd62175430_0 .net "car_internal", 2 0, L_0x5fbd621af980;  1 drivers
v0x5fbd621754d0_0 .net "s_i", 3 0, L_0x5fbd621b1280;  1 drivers
v0x5fbd621755b0_0 .net "s_o", 3 0, L_0x5fbd621b0680;  alias, 1 drivers
v0x5fbd621756e0_0 .net "x_i", 3 0, L_0x5fbd621a3580;  alias, 1 drivers
v0x5fbd621757a0_0 .net "y_i", 0 0, L_0x5fbd621b0fa0;  1 drivers
L_0x5fbd621ae350 .part L_0x5fbd621a3580, 0, 1;
L_0x5fbd621ae440 .part L_0x5fbd621b1280, 0, 1;
L_0x5fbd621aedc0 .part L_0x5fbd621a3580, 1, 1;
L_0x5fbd621aeeb0 .part L_0x5fbd621b1280, 1, 1;
L_0x5fbd621aefe0 .part L_0x5fbd621af980, 0, 1;
L_0x5fbd621af980 .concat8 [ 1 1 1 0], L_0x5fbd621adfb0, L_0x5fbd621aea60, L_0x5fbd621af620;
L_0x5fbd621afa70 .part L_0x5fbd621a3580, 2, 1;
L_0x5fbd621afb60 .part L_0x5fbd621b1280, 2, 1;
L_0x5fbd621afce0 .part L_0x5fbd621af980, 1, 1;
L_0x5fbd621b0680 .concat8 [ 1 1 1 1], L_0x5fbd621ae1b0, L_0x5fbd621aec60, L_0x5fbd621af820, L_0x5fbd621b0520;
L_0x5fbd621b07d0 .part L_0x5fbd621a3580, 3, 1;
L_0x5fbd621b0870 .part L_0x5fbd621b1280, 3, 1;
L_0x5fbd621b0aa0 .part L_0x5fbd621af980, 2, 1;
S_0x5fbd620ae9c0 .scope module, "ma0" "ma_ele_1b" 3 66, 4 2 0, S_0x5fbd620bc400;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x5fbd621adab0/d .functor AND 1, L_0x5fbd621ae350, L_0x5fbd621b0fa0, C4<1>, C4<1>;
L_0x5fbd621adab0 .delay 1 (1000,1000,1000) L_0x5fbd621adab0/d;
v0x5fbd620e0700_0 .net "c_i", 0 0, L_0x7ac2c0786210;  alias, 1 drivers
v0x5fbd62119b70_0 .net "c_o", 0 0, L_0x5fbd621adfb0;  1 drivers
v0x5fbd62119c10_0 .net "s_i", 0 0, L_0x5fbd621ae440;  1 drivers
v0x5fbd62119ce0_0 .net "s_o", 0 0, L_0x5fbd621ae1b0;  1 drivers
v0x5fbd62119db0_0 .net "x_i", 0 0, L_0x5fbd621ae350;  1 drivers
v0x5fbd62116460_0 .net "x_y", 0 0, L_0x5fbd621adab0;  1 drivers
v0x5fbd62116500_0 .net "y_i", 0 0, L_0x5fbd621b0fa0;  alias, 1 drivers
S_0x5fbd620f1370 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd620ae9c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621adcd0/d .functor XOR 1, L_0x5fbd621adab0, L_0x5fbd621ae440, C4<0>, C4<0>;
L_0x5fbd621adcd0 .delay 1 (3000,3000,3000) L_0x5fbd621adcd0/d;
L_0x5fbd621ade30/d .functor AND 1, L_0x5fbd621adab0, L_0x5fbd621ae440, C4<1>, C4<1>;
L_0x5fbd621ade30 .delay 1 (1000,1000,1000) L_0x5fbd621ade30/d;
L_0x5fbd621adef0 .functor AND 1, L_0x7ac2c0786210, L_0x5fbd621adcd0, C4<1>, C4<1>;
L_0x5fbd621adfb0/d .functor OR 1, L_0x5fbd621ade30, L_0x5fbd621adef0, C4<0>, C4<0>;
L_0x5fbd621adfb0 .delay 1 (4000,4000,4000) L_0x5fbd621adfb0/d;
L_0x5fbd621ae1b0/d .functor XOR 1, L_0x7ac2c0786210, L_0x5fbd621adcd0, C4<0>, C4<0>;
L_0x5fbd621ae1b0 .delay 1 (3000,3000,3000) L_0x5fbd621ae1b0/d;
v0x5fbd620f15d0_0 .net *"_ivl_4", 0 0, L_0x5fbd621adef0;  1 drivers
v0x5fbd620a16f0_0 .net "c_i", 0 0, L_0x7ac2c0786210;  alias, 1 drivers
v0x5fbd620a1790_0 .net "c_o", 0 0, L_0x5fbd621adfb0;  alias, 1 drivers
v0x5fbd620e3a30_0 .net "in_a", 0 0, L_0x5fbd621adab0;  alias, 1 drivers
v0x5fbd620e3af0_0 .net "in_b", 0 0, L_0x5fbd621ae440;  alias, 1 drivers
v0x5fbd620e3c00_0 .net "s", 0 0, L_0x5fbd621ae1b0;  alias, 1 drivers
v0x5fbd620e04e0_0 .net "w0", 0 0, L_0x5fbd621adcd0;  1 drivers
v0x5fbd620e05a0_0 .net "w1", 0 0, L_0x5fbd621ade30;  1 drivers
S_0x5fbd62112d50 .scope module, "ma1" "ma_ele_1b" 3 75, 4 2 0, S_0x5fbd620bc400;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x5fbd621ae570/d .functor AND 1, L_0x5fbd621aedc0, L_0x5fbd621b0fa0, C4<1>, C4<1>;
L_0x5fbd621ae570 .delay 1 (1000,1000,1000) L_0x5fbd621ae570/d;
v0x5fbd620fef00_0 .net "c_i", 0 0, L_0x5fbd621aefe0;  1 drivers
v0x5fbd620fefc0_0 .net "c_o", 0 0, L_0x5fbd621aea60;  1 drivers
v0x5fbd6202c210_0 .net "s_i", 0 0, L_0x5fbd621aeeb0;  1 drivers
v0x5fbd6202c310_0 .net "s_o", 0 0, L_0x5fbd621aec60;  1 drivers
v0x5fbd6202c3e0_0 .net "x_i", 0 0, L_0x5fbd621aedc0;  1 drivers
v0x5fbd6202c4d0_0 .net "x_y", 0 0, L_0x5fbd621ae570;  1 drivers
v0x5fbd6202c570_0 .net "y_i", 0 0, L_0x5fbd621b0fa0;  alias, 1 drivers
S_0x5fbd620dcea0 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd62112d50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621ae680/d .functor XOR 1, L_0x5fbd621ae570, L_0x5fbd621aeeb0, C4<0>, C4<0>;
L_0x5fbd621ae680 .delay 1 (3000,3000,3000) L_0x5fbd621ae680/d;
L_0x5fbd621ae7e0/d .functor AND 1, L_0x5fbd621ae570, L_0x5fbd621aeeb0, C4<1>, C4<1>;
L_0x5fbd621ae7e0 .delay 1 (1000,1000,1000) L_0x5fbd621ae7e0/d;
L_0x5fbd621ae950 .functor AND 1, L_0x5fbd621aefe0, L_0x5fbd621ae680, C4<1>, C4<1>;
L_0x5fbd621aea60/d .functor OR 1, L_0x5fbd621ae7e0, L_0x5fbd621ae950, C4<0>, C4<0>;
L_0x5fbd621aea60 .delay 1 (4000,4000,4000) L_0x5fbd621aea60/d;
L_0x5fbd621aec60/d .functor XOR 1, L_0x5fbd621aefe0, L_0x5fbd621ae680, C4<0>, C4<0>;
L_0x5fbd621aec60 .delay 1 (3000,3000,3000) L_0x5fbd621aec60/d;
v0x5fbd620dd0b0_0 .net *"_ivl_4", 0 0, L_0x5fbd621ae950;  1 drivers
v0x5fbd621165e0_0 .net "c_i", 0 0, L_0x5fbd621aefe0;  alias, 1 drivers
v0x5fbd621166a0_0 .net "c_o", 0 0, L_0x5fbd621aea60;  alias, 1 drivers
v0x5fbd6210c790_0 .net "in_a", 0 0, L_0x5fbd621ae570;  alias, 1 drivers
v0x5fbd6210c830_0 .net "in_b", 0 0, L_0x5fbd621aeeb0;  alias, 1 drivers
v0x5fbd6210c920_0 .net "s", 0 0, L_0x5fbd621aec60;  alias, 1 drivers
v0x5fbd6210c9e0_0 .net "w0", 0 0, L_0x5fbd621ae680;  1 drivers
v0x5fbd620feda0_0 .net "w1", 0 0, L_0x5fbd621ae7e0;  1 drivers
S_0x5fbd6203cc60 .scope module, "ma2" "ma_ele_1b" 3 84, 4 2 0, S_0x5fbd620bc400;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x5fbd621af110/d .functor AND 1, L_0x5fbd621afa70, L_0x5fbd621b0fa0, C4<1>, C4<1>;
L_0x5fbd621af110 .delay 1 (1000,1000,1000) L_0x5fbd621af110/d;
v0x5fbd6204ab90_0 .net "c_i", 0 0, L_0x5fbd621afce0;  1 drivers
v0x5fbd6204ac50_0 .net "c_o", 0 0, L_0x5fbd621af620;  1 drivers
v0x5fbd6204ad20_0 .net "s_i", 0 0, L_0x5fbd621afb60;  1 drivers
v0x5fbd6204ae20_0 .net "s_o", 0 0, L_0x5fbd621af820;  1 drivers
v0x5fbd6204aef0_0 .net "x_i", 0 0, L_0x5fbd621afa70;  1 drivers
v0x5fbd620465c0_0 .net "x_y", 0 0, L_0x5fbd621af110;  1 drivers
v0x5fbd62046660_0 .net "y_i", 0 0, L_0x5fbd621b0fa0;  alias, 1 drivers
S_0x5fbd6203cf10 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd6203cc60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621af220/d .functor XOR 1, L_0x5fbd621af110, L_0x5fbd621afb60, C4<0>, C4<0>;
L_0x5fbd621af220 .delay 1 (3000,3000,3000) L_0x5fbd621af220/d;
L_0x5fbd621af3a0/d .functor AND 1, L_0x5fbd621af110, L_0x5fbd621afb60, C4<1>, C4<1>;
L_0x5fbd621af3a0 .delay 1 (1000,1000,1000) L_0x5fbd621af3a0/d;
L_0x5fbd621af510 .functor AND 1, L_0x5fbd621afce0, L_0x5fbd621af220, C4<1>, C4<1>;
L_0x5fbd621af620/d .functor OR 1, L_0x5fbd621af3a0, L_0x5fbd621af510, C4<0>, C4<0>;
L_0x5fbd621af620 .delay 1 (4000,4000,4000) L_0x5fbd621af620/d;
L_0x5fbd621af820/d .functor XOR 1, L_0x5fbd621afce0, L_0x5fbd621af220, C4<0>, C4<0>;
L_0x5fbd621af820 .delay 1 (3000,3000,3000) L_0x5fbd621af820/d;
v0x5fbd6203f240_0 .net *"_ivl_4", 0 0, L_0x5fbd621af510;  1 drivers
v0x5fbd6203f300_0 .net "c_i", 0 0, L_0x5fbd621afce0;  alias, 1 drivers
v0x5fbd6203f3c0_0 .net "c_o", 0 0, L_0x5fbd621af620;  alias, 1 drivers
v0x5fbd6203f490_0 .net "in_a", 0 0, L_0x5fbd621af110;  alias, 1 drivers
v0x5fbd62041100_0 .net "in_b", 0 0, L_0x5fbd621afb60;  alias, 1 drivers
v0x5fbd62041210_0 .net "s", 0 0, L_0x5fbd621af820;  alias, 1 drivers
v0x5fbd620412d0_0 .net "w0", 0 0, L_0x5fbd621af220;  1 drivers
v0x5fbd62041390_0 .net "w1", 0 0, L_0x5fbd621af3a0;  1 drivers
S_0x5fbd620467b0 .scope module, "ma3" "ma_ele_1b" 3 93, 4 2 0, S_0x5fbd620bc400;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x5fbd621afe10/d .functor AND 1, L_0x5fbd621b07d0, L_0x5fbd621b0fa0, C4<1>, C4<1>;
L_0x5fbd621afe10 .delay 1 (1000,1000,1000) L_0x5fbd621afe10/d;
v0x5fbd62174d20_0 .net "c_i", 0 0, L_0x5fbd621b0aa0;  1 drivers
v0x5fbd62174dc0_0 .net "c_o", 0 0, L_0x5fbd621b0370;  alias, 1 drivers
v0x5fbd62174e60_0 .net "s_i", 0 0, L_0x5fbd621b0870;  1 drivers
v0x5fbd62174f00_0 .net "s_o", 0 0, L_0x5fbd621b0520;  1 drivers
v0x5fbd62174fa0_0 .net "x_i", 0 0, L_0x5fbd621b07d0;  1 drivers
v0x5fbd62175090_0 .net "x_y", 0 0, L_0x5fbd621afe10;  1 drivers
v0x5fbd62175130_0 .net "y_i", 0 0, L_0x5fbd621b0fa0;  alias, 1 drivers
S_0x5fbd61fe6490 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd620467b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621b0000/d .functor XOR 1, L_0x5fbd621afe10, L_0x5fbd621b0870, C4<0>, C4<0>;
L_0x5fbd621b0000 .delay 1 (3000,3000,3000) L_0x5fbd621b0000/d;
L_0x5fbd621b0180/d .functor AND 1, L_0x5fbd621afe10, L_0x5fbd621b0870, C4<1>, C4<1>;
L_0x5fbd621b0180 .delay 1 (1000,1000,1000) L_0x5fbd621b0180/d;
L_0x5fbd621b0260 .functor AND 1, L_0x5fbd621b0aa0, L_0x5fbd621b0000, C4<1>, C4<1>;
L_0x5fbd621b0370/d .functor OR 1, L_0x5fbd621b0180, L_0x5fbd621b0260, C4<0>, C4<0>;
L_0x5fbd621b0370 .delay 1 (4000,4000,4000) L_0x5fbd621b0370/d;
L_0x5fbd621b0520/d .functor XOR 1, L_0x5fbd621b0aa0, L_0x5fbd621b0000, C4<0>, C4<0>;
L_0x5fbd621b0520 .delay 1 (3000,3000,3000) L_0x5fbd621b0520/d;
v0x5fbd61fe6710_0 .net *"_ivl_4", 0 0, L_0x5fbd621b0260;  1 drivers
v0x5fbd61fe6810_0 .net "c_i", 0 0, L_0x5fbd621b0aa0;  alias, 1 drivers
v0x5fbd62024c80_0 .net "c_o", 0 0, L_0x5fbd621b0370;  alias, 1 drivers
v0x5fbd62024d20_0 .net "in_a", 0 0, L_0x5fbd621afe10;  alias, 1 drivers
v0x5fbd62024de0_0 .net "in_b", 0 0, L_0x5fbd621b0870;  alias, 1 drivers
v0x5fbd62024ef0_0 .net "s", 0 0, L_0x5fbd621b0520;  alias, 1 drivers
v0x5fbd62024fb0_0 .net "w0", 0 0, L_0x5fbd621b0000;  1 drivers
v0x5fbd62174c80_0 .net "w1", 0 0, L_0x5fbd621b0180;  1 drivers
S_0x5fbd62176a30 .scope module, "dut_cla" "mul_4x4" 2 37, 6 2 0, S_0x5fbd6209b760;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out";
    .port_info 1 /INPUT 4 "in_a";
    .port_info 2 /INPUT 4 "in_b";
L_0x5fbd621c41a0/d .functor AND 4, L_0x5fbd621a3580, L_0x5fbd621c4020, C4<1111>, C4<1111>;
L_0x5fbd621c41a0 .delay 4 (1000,1000,1000) L_0x5fbd621c41a0/d;
L_0x5fbd621c4520/d .functor AND 4, L_0x5fbd621a3580, L_0x5fbd621c43a0, C4<1111>, C4<1111>;
L_0x5fbd621c4520 .delay 4 (1000,1000,1000) L_0x5fbd621c4520/d;
L_0x5fbd621c48a0/d .functor AND 4, L_0x5fbd621a3580, L_0x5fbd621c4720, C4<1111>, C4<1111>;
L_0x5fbd621c48a0 .delay 4 (1000,1000,1000) L_0x5fbd621c48a0/d;
L_0x5fbd621c4c70/d .functor AND 4, L_0x5fbd621a3580, L_0x5fbd621c4aa0, C4<1111>, C4<1111>;
L_0x5fbd621c4c70 .delay 4 (1000,1000,1000) L_0x5fbd621c4c70/d;
v0x5fbd62188480_0 .net *"_ivl_1", 0 0, L_0x5fbd621c3f80;  1 drivers
v0x5fbd62188580_0 .net *"_ivl_13", 0 0, L_0x5fbd621c4680;  1 drivers
v0x5fbd62188660_0 .net *"_ivl_14", 3 0, L_0x5fbd621c4720;  1 drivers
v0x5fbd62188720_0 .net *"_ivl_19", 0 0, L_0x5fbd621c4a00;  1 drivers
v0x5fbd62188800_0 .net *"_ivl_2", 3 0, L_0x5fbd621c4020;  1 drivers
v0x5fbd621888e0_0 .net *"_ivl_20", 3 0, L_0x5fbd621c4aa0;  1 drivers
v0x5fbd621889c0_0 .net *"_ivl_33", 0 0, L_0x5fbd621cf080;  1 drivers
v0x5fbd62188aa0_0 .net *"_ivl_35", 2 0, L_0x5fbd621cf120;  1 drivers
v0x5fbd62188b80_0 .net *"_ivl_43", 0 0, L_0x5fbd621d3950;  1 drivers
v0x5fbd62188c60_0 .net *"_ivl_45", 2 0, L_0x5fbd621d4680;  1 drivers
v0x5fbd62188d40_0 .net *"_ivl_54", 0 0, L_0x5fbd621d99b0;  1 drivers
v0x5fbd62188e20_0 .net *"_ivl_56", 2 0, L_0x5fbd621d9ae0;  1 drivers
v0x5fbd62188f00_0 .net *"_ivl_62", 0 0, L_0x5fbd621d9d60;  1 drivers
v0x5fbd62188fe0_0 .net *"_ivl_64", 0 0, L_0x5fbd621d9e00;  1 drivers
v0x5fbd621890c0_0 .net *"_ivl_66", 0 0, L_0x5fbd621d9c70;  1 drivers
v0x5fbd621891a0_0 .net *"_ivl_68", 0 0, L_0x5fbd621d9f50;  1 drivers
v0x5fbd62189280_0 .net *"_ivl_7", 0 0, L_0x5fbd621c4300;  1 drivers
v0x5fbd62189360_0 .net *"_ivl_8", 3 0, L_0x5fbd621c43a0;  1 drivers
v0x5fbd62189440_0 .net "c_internal", 3 0, L_0x5fbd621d8ca0;  1 drivers
v0x5fbd62189520_0 .net "in_a", 3 0, L_0x5fbd621a3580;  alias, 1 drivers
v0x5fbd621895e0_0 .net "in_aab_0", 3 0, L_0x5fbd621c41a0;  1 drivers
v0x5fbd621896a0_0 .net "in_aab_1", 3 0, L_0x5fbd621c4520;  1 drivers
v0x5fbd62189770_0 .net "in_aab_2", 3 0, L_0x5fbd621c48a0;  1 drivers
v0x5fbd62189840_0 .net "in_aab_3", 3 0, L_0x5fbd621c4c70;  1 drivers
v0x5fbd62189910_0 .net "in_b", 3 0, L_0x5fbd621a3760;  alias, 1 drivers
v0x5fbd621899e0_0 .net "out", 7 0, L_0x5fbd621d9ea0;  alias, 1 drivers
v0x5fbd62189aa0_0 .net "p_sum_l0", 3 0, L_0x5fbd621c9d70;  1 drivers
v0x5fbd62189b90_0 .net "p_sum_l1", 3 0, L_0x5fbd621ceea0;  1 drivers
v0x5fbd62189c60_0 .net "p_sum_l2", 3 0, L_0x5fbd621d43e0;  1 drivers
v0x5fbd62189d30_0 .net "p_sum_l3", 3 0, L_0x5fbd621d9690;  1 drivers
L_0x5fbd621c3f80 .part L_0x5fbd621a3760, 0, 1;
L_0x5fbd621c4020 .concat [ 1 1 1 1], L_0x5fbd621c3f80, L_0x5fbd621c3f80, L_0x5fbd621c3f80, L_0x5fbd621c3f80;
L_0x5fbd621c4300 .part L_0x5fbd621a3760, 1, 1;
L_0x5fbd621c43a0 .concat [ 1 1 1 1], L_0x5fbd621c4300, L_0x5fbd621c4300, L_0x5fbd621c4300, L_0x5fbd621c4300;
L_0x5fbd621c4680 .part L_0x5fbd621a3760, 2, 1;
L_0x5fbd621c4720 .concat [ 1 1 1 1], L_0x5fbd621c4680, L_0x5fbd621c4680, L_0x5fbd621c4680, L_0x5fbd621c4680;
L_0x5fbd621c4a00 .part L_0x5fbd621a3760, 3, 1;
L_0x5fbd621c4aa0 .concat [ 1 1 1 1], L_0x5fbd621c4a00, L_0x5fbd621c4a00, L_0x5fbd621c4a00, L_0x5fbd621c4a00;
L_0x5fbd621cf080 .part L_0x5fbd621d8ca0, 0, 1;
L_0x5fbd621cf120 .part L_0x5fbd621c9d70, 1, 3;
L_0x5fbd621cf1c0 .concat [ 3 1 0 0], L_0x5fbd621cf120, L_0x5fbd621cf080;
L_0x5fbd621d3950 .part L_0x5fbd621d8ca0, 1, 1;
L_0x5fbd621d4680 .part L_0x5fbd621ceea0, 1, 3;
L_0x5fbd621d4720 .concat [ 3 1 0 0], L_0x5fbd621d4680, L_0x5fbd621d3950;
L_0x5fbd621d8ca0 .concat8 [ 1 1 1 1], L_0x5fbd621c9ac0, L_0x5fbd621cebf0, L_0x5fbd621d4130, L_0x5fbd621d93e0;
L_0x5fbd621d99b0 .part L_0x5fbd621d8ca0, 2, 1;
L_0x5fbd621d9ae0 .part L_0x5fbd621d43e0, 1, 3;
L_0x5fbd621d9b80 .concat [ 3 1 0 0], L_0x5fbd621d9ae0, L_0x5fbd621d99b0;
L_0x5fbd621d9d60 .part L_0x5fbd621d8ca0, 3, 1;
L_0x5fbd621d9e00 .part L_0x5fbd621d43e0, 0, 1;
L_0x5fbd621d9c70 .part L_0x5fbd621ceea0, 0, 1;
L_0x5fbd621d9f50 .part L_0x5fbd621c9d70, 0, 1;
LS_0x5fbd621d9ea0_0_0 .concat [ 1 1 1 4], L_0x5fbd621d9f50, L_0x5fbd621d9c70, L_0x5fbd621d9e00, L_0x5fbd621d9690;
LS_0x5fbd621d9ea0_0_4 .concat [ 1 0 0 0], L_0x5fbd621d9d60;
L_0x5fbd621d9ea0 .concat [ 7 1 0 0], LS_0x5fbd621d9ea0_0_0, LS_0x5fbd621d9ea0_0_4;
S_0x5fbd62176bc0 .scope module, "l_0_add" "cla_add_4b" 6 27, 7 2 0, S_0x5fbd62176a30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "out";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 4 "in_a";
    .port_info 3 /INPUT 4 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x7ac2c0786720 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x5fbd621c4dd0/d .functor XOR 4, L_0x5fbd621c41a0, L_0x7ac2c0786720, C4<0000>, C4<0000>;
L_0x5fbd621c4dd0 .delay 4 (3000,3000,3000) L_0x5fbd621c4dd0/d;
L_0x5fbd621c4ee0/d .functor AND 4, L_0x5fbd621c41a0, L_0x7ac2c0786720, C4<1111>, C4<1111>;
L_0x5fbd621c4ee0 .delay 4 (1000,1000,1000) L_0x5fbd621c4ee0/d;
L_0x7ac2c0786768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fbd621c5080 .functor BUFZ 1, L_0x7ac2c0786768, C4<0>, C4<0>, C4<0>;
L_0x5fbd621c5370 .functor AND 1, L_0x5fbd621c51e0, L_0x5fbd621c5280, C4<1>, C4<1>;
L_0x5fbd621c5a10 .functor AND 1, L_0x5fbd621c57f0, L_0x5fbd621c5920, C4<1>, C4<1>;
L_0x5fbd621c5cf0 .functor AND 1, L_0x5fbd621c5ad0, L_0x5fbd621c5bc0, C4<1>, C4<1>;
L_0x5fbd621c5e00 .functor AND 1, L_0x5fbd621c5cf0, L_0x5fbd621c5d60, C4<1>, C4<1>;
L_0x5fbd621c60a0 .functor AND 1, L_0x5fbd621c63c0, L_0x5fbd621c6460, C4<1>, C4<1>;
L_0x5fbd621c6860 .functor AND 1, L_0x5fbd621c6680, L_0x5fbd621c6720, C4<1>, C4<1>;
L_0x5fbd621c6a10 .functor AND 1, L_0x5fbd621c6860, L_0x5fbd621c6970, C4<1>, C4<1>;
L_0x5fbd621c6c70 .functor AND 1, L_0x5fbd621c6b20, L_0x5fbd621c67c0, C4<1>, C4<1>;
L_0x5fbd621c6e90 .functor AND 1, L_0x5fbd621c6c70, L_0x5fbd621c6d30, C4<1>, C4<1>;
L_0x5fbd621c70b0 .functor AND 1, L_0x5fbd621c6e90, L_0x5fbd621c7010, C4<1>, C4<1>;
L_0x5fbd621c7b40 .functor AND 1, L_0x5fbd621c7910, L_0x5fbd621c7aa0, C4<1>, C4<1>;
L_0x5fbd621c6fa0 .functor AND 1, L_0x5fbd621c7cd0, L_0x5fbd621c7e70, C4<1>, C4<1>;
L_0x5fbd621c8160 .functor AND 1, L_0x5fbd621c6fa0, L_0x5fbd621c7fb0, C4<1>, C4<1>;
L_0x5fbd621c8560 .functor AND 1, L_0x5fbd621c8300, L_0x5fbd621c83a0, C4<1>, C4<1>;
L_0x5fbd621c8710 .functor AND 1, L_0x5fbd621c8560, L_0x5fbd621c8670, C4<1>, C4<1>;
L_0x5fbd621c8440 .functor AND 1, L_0x5fbd621c8710, L_0x5fbd621c88c0, C4<1>, C4<1>;
L_0x5fbd621c8d10 .functor AND 1, L_0x5fbd621c8a90, L_0x5fbd621c8b30, C4<1>, C4<1>;
L_0x5fbd621c8ed0 .functor AND 1, L_0x5fbd621c8d10, L_0x5fbd621c8820, C4<1>, C4<1>;
L_0x5fbd621c91d0 .functor AND 1, L_0x5fbd621c8ed0, L_0x5fbd621c8fe0, C4<1>, C4<1>;
L_0x5fbd621c9440 .functor AND 1, L_0x5fbd621c91d0, L_0x5fbd621c93a0, C4<1>, C4<1>;
L_0x5fbd621c9d70 .functor XOR 4, L_0x5fbd621c9cd0, L_0x5fbd621c4dd0, C4<0000>, C4<0000>;
v0x5fbd62176e70_0 .net "C", 4 0, L_0x5fbd621c7600;  1 drivers
v0x5fbd62176f70_0 .net "G", 3 0, L_0x5fbd621c4ee0;  1 drivers
v0x5fbd62177050_0 .net "P", 3 0, L_0x5fbd621c4dd0;  1 drivers
v0x5fbd62177140_0 .net *"_ivl_102", 0 0, L_0x5fbd621c7fb0;  1 drivers
v0x5fbd62177220_0 .net *"_ivl_103", 0 0, L_0x5fbd621c8160;  1 drivers
v0x5fbd62177350_0 .net *"_ivl_106", 0 0, L_0x5fbd621c8300;  1 drivers
v0x5fbd62177430_0 .net *"_ivl_108", 0 0, L_0x5fbd621c83a0;  1 drivers
v0x5fbd62177510_0 .net *"_ivl_109", 0 0, L_0x5fbd621c8560;  1 drivers
v0x5fbd621775f0_0 .net *"_ivl_11", 0 0, L_0x5fbd621c50f0;  1 drivers
v0x5fbd621776d0_0 .net *"_ivl_112", 0 0, L_0x5fbd621c8670;  1 drivers
v0x5fbd621777b0_0 .net *"_ivl_113", 0 0, L_0x5fbd621c8710;  1 drivers
v0x5fbd62177890_0 .net *"_ivl_116", 0 0, L_0x5fbd621c88c0;  1 drivers
v0x5fbd62177970_0 .net *"_ivl_117", 0 0, L_0x5fbd621c8440;  1 drivers
v0x5fbd62177a50_0 .net *"_ivl_120", 0 0, L_0x5fbd621c8a90;  1 drivers
v0x5fbd62177b30_0 .net *"_ivl_122", 0 0, L_0x5fbd621c8b30;  1 drivers
v0x5fbd62177c10_0 .net *"_ivl_123", 0 0, L_0x5fbd621c8d10;  1 drivers
v0x5fbd62177cf0_0 .net *"_ivl_126", 0 0, L_0x5fbd621c8820;  1 drivers
v0x5fbd62177dd0_0 .net *"_ivl_127", 0 0, L_0x5fbd621c8ed0;  1 drivers
v0x5fbd62177eb0_0 .net *"_ivl_13", 0 0, L_0x5fbd621c51e0;  1 drivers
v0x5fbd62177f90_0 .net *"_ivl_130", 0 0, L_0x5fbd621c8fe0;  1 drivers
v0x5fbd62178070_0 .net *"_ivl_131", 0 0, L_0x5fbd621c91d0;  1 drivers
v0x5fbd62178150_0 .net *"_ivl_134", 0 0, L_0x5fbd621c93a0;  1 drivers
v0x5fbd62178230_0 .net *"_ivl_135", 0 0, L_0x5fbd621c9440;  1 drivers
v0x5fbd62178310_0 .net *"_ivl_137", 4 0, L_0x5fbd621c9550;  1 drivers
v0x5fbd621783f0_0 .net *"_ivl_140", 0 0, L_0x5fbd621c98e0;  1 drivers
v0x5fbd621784b0_0 .net *"_ivl_144", 3 0, L_0x5fbd621c9cd0;  1 drivers
v0x5fbd62178590_0 .net *"_ivl_15", 0 0, L_0x5fbd621c5280;  1 drivers
v0x5fbd62178670_0 .net *"_ivl_16", 0 0, L_0x5fbd621c5370;  1 drivers
v0x5fbd62178750_0 .net *"_ivl_18", 1 0, L_0x5fbd621c5480;  1 drivers
v0x5fbd62178830_0 .net *"_ivl_21", 0 0, L_0x5fbd621c55c0;  1 drivers
v0x5fbd621788f0_0 .net *"_ivl_25", 0 0, L_0x5fbd621c5750;  1 drivers
v0x5fbd621789d0_0 .net *"_ivl_27", 0 0, L_0x5fbd621c57f0;  1 drivers
v0x5fbd62178ab0_0 .net *"_ivl_29", 0 0, L_0x5fbd621c5920;  1 drivers
v0x5fbd62178da0_0 .net *"_ivl_30", 0 0, L_0x5fbd621c5a10;  1 drivers
v0x5fbd62178e80_0 .net *"_ivl_33", 0 0, L_0x5fbd621c5ad0;  1 drivers
v0x5fbd62178f60_0 .net *"_ivl_35", 0 0, L_0x5fbd621c5bc0;  1 drivers
v0x5fbd62179040_0 .net *"_ivl_36", 0 0, L_0x5fbd621c5cf0;  1 drivers
v0x5fbd62179120_0 .net *"_ivl_39", 0 0, L_0x5fbd621c5d60;  1 drivers
v0x5fbd62179200_0 .net *"_ivl_40", 0 0, L_0x5fbd621c5e00;  1 drivers
v0x5fbd621792e0_0 .net *"_ivl_42", 2 0, L_0x5fbd621c5f10;  1 drivers
v0x5fbd621793c0_0 .net *"_ivl_45", 0 0, L_0x5fbd621c6110;  1 drivers
v0x5fbd62179480_0 .net *"_ivl_49", 0 0, L_0x5fbd621c62a0;  1 drivers
v0x5fbd62179560_0 .net *"_ivl_51", 0 0, L_0x5fbd621c63c0;  1 drivers
v0x5fbd62179640_0 .net *"_ivl_53", 0 0, L_0x5fbd621c6460;  1 drivers
v0x5fbd62179720_0 .net *"_ivl_54", 0 0, L_0x5fbd621c60a0;  1 drivers
v0x5fbd62179800_0 .net *"_ivl_57", 0 0, L_0x5fbd621c6680;  1 drivers
v0x5fbd621798e0_0 .net *"_ivl_59", 0 0, L_0x5fbd621c6720;  1 drivers
v0x5fbd621799c0_0 .net *"_ivl_60", 0 0, L_0x5fbd621c6860;  1 drivers
v0x5fbd62179aa0_0 .net *"_ivl_63", 0 0, L_0x5fbd621c6970;  1 drivers
v0x5fbd62179b80_0 .net *"_ivl_64", 0 0, L_0x5fbd621c6a10;  1 drivers
v0x5fbd62179c60_0 .net *"_ivl_67", 0 0, L_0x5fbd621c6b20;  1 drivers
v0x5fbd62179d40_0 .net *"_ivl_69", 0 0, L_0x5fbd621c67c0;  1 drivers
v0x5fbd62179e20_0 .net *"_ivl_7", 0 0, L_0x5fbd621c5080;  1 drivers
v0x5fbd62179f00_0 .net *"_ivl_70", 0 0, L_0x5fbd621c6c70;  1 drivers
v0x5fbd62179fe0_0 .net *"_ivl_73", 0 0, L_0x5fbd621c6d30;  1 drivers
v0x5fbd6217a0c0_0 .net *"_ivl_74", 0 0, L_0x5fbd621c6e90;  1 drivers
v0x5fbd6217a1a0_0 .net *"_ivl_77", 0 0, L_0x5fbd621c7010;  1 drivers
v0x5fbd6217a280_0 .net *"_ivl_78", 0 0, L_0x5fbd621c70b0;  1 drivers
v0x5fbd6217a360_0 .net *"_ivl_80", 3 0, L_0x5fbd621c71c0;  1 drivers
v0x5fbd6217a440_0 .net *"_ivl_83", 0 0, L_0x5fbd621c7470;  1 drivers
v0x5fbd6217a500_0 .net *"_ivl_88", 0 0, L_0x5fbd621c7870;  1 drivers
v0x5fbd6217a5e0_0 .net *"_ivl_90", 0 0, L_0x5fbd621c7910;  1 drivers
v0x5fbd6217a6c0_0 .net *"_ivl_92", 0 0, L_0x5fbd621c7aa0;  1 drivers
v0x5fbd6217a7a0_0 .net *"_ivl_93", 0 0, L_0x5fbd621c7b40;  1 drivers
v0x5fbd6217a880_0 .net *"_ivl_96", 0 0, L_0x5fbd621c7cd0;  1 drivers
v0x5fbd6217ad70_0 .net *"_ivl_98", 0 0, L_0x5fbd621c7e70;  1 drivers
v0x5fbd6217ae50_0 .net *"_ivl_99", 0 0, L_0x5fbd621c6fa0;  1 drivers
v0x5fbd6217af30_0 .net "c_i", 0 0, L_0x7ac2c0786768;  1 drivers
v0x5fbd6217aff0_0 .net "c_o", 0 0, L_0x5fbd621c9ac0;  1 drivers
v0x5fbd6217b0b0_0 .net "in_a", 3 0, L_0x5fbd621c41a0;  alias, 1 drivers
v0x5fbd6217b190_0 .net "in_b", 3 0, L_0x7ac2c0786720;  1 drivers
v0x5fbd6217b270_0 .net "out", 3 0, L_0x5fbd621c9d70;  alias, 1 drivers
L_0x5fbd621c50f0 .part L_0x5fbd621c4ee0, 0, 1;
L_0x5fbd621c51e0 .part L_0x5fbd621c7600, 0, 1;
L_0x5fbd621c5280 .part L_0x5fbd621c4dd0, 0, 1;
L_0x5fbd621c5480 .concat [ 1 1 0 0], L_0x5fbd621c5370, L_0x5fbd621c50f0;
L_0x5fbd621c55c0 .delay 1 (2000,2000,2000) L_0x5fbd621c55c0/d;
L_0x5fbd621c55c0/d .reduce/or L_0x5fbd621c5480;
L_0x5fbd621c5750 .part L_0x5fbd621c4ee0, 1, 1;
L_0x5fbd621c57f0 .part L_0x5fbd621c4ee0, 0, 1;
L_0x5fbd621c5920 .part L_0x5fbd621c4dd0, 1, 1;
L_0x5fbd621c5ad0 .part L_0x5fbd621c7600, 0, 1;
L_0x5fbd621c5bc0 .part L_0x5fbd621c4dd0, 0, 1;
L_0x5fbd621c5d60 .part L_0x5fbd621c4dd0, 1, 1;
L_0x5fbd621c5f10 .concat [ 1 1 1 0], L_0x5fbd621c5e00, L_0x5fbd621c5a10, L_0x5fbd621c5750;
L_0x5fbd621c6110 .delay 1 (2000,2000,2000) L_0x5fbd621c6110/d;
L_0x5fbd621c6110/d .reduce/or L_0x5fbd621c5f10;
L_0x5fbd621c62a0 .part L_0x5fbd621c4ee0, 2, 1;
L_0x5fbd621c63c0 .part L_0x5fbd621c4ee0, 1, 1;
L_0x5fbd621c6460 .part L_0x5fbd621c4dd0, 2, 1;
L_0x5fbd621c6680 .part L_0x5fbd621c4ee0, 0, 1;
L_0x5fbd621c6720 .part L_0x5fbd621c4dd0, 1, 1;
L_0x5fbd621c6970 .part L_0x5fbd621c4dd0, 2, 1;
L_0x5fbd621c6b20 .part L_0x5fbd621c7600, 0, 1;
L_0x5fbd621c67c0 .part L_0x5fbd621c4dd0, 0, 1;
L_0x5fbd621c6d30 .part L_0x5fbd621c4dd0, 1, 1;
L_0x5fbd621c7010 .part L_0x5fbd621c4dd0, 2, 1;
L_0x5fbd621c71c0 .concat [ 1 1 1 1], L_0x5fbd621c70b0, L_0x5fbd621c6a10, L_0x5fbd621c60a0, L_0x5fbd621c62a0;
L_0x5fbd621c7470 .delay 1 (2000,2000,2000) L_0x5fbd621c7470/d;
L_0x5fbd621c7470/d .reduce/or L_0x5fbd621c71c0;
LS_0x5fbd621c7600_0_0 .concat8 [ 1 1 1 1], L_0x5fbd621c5080, L_0x5fbd621c55c0, L_0x5fbd621c6110, L_0x5fbd621c7470;
LS_0x5fbd621c7600_0_4 .concat8 [ 1 0 0 0], L_0x5fbd621c98e0;
L_0x5fbd621c7600 .concat8 [ 4 1 0 0], LS_0x5fbd621c7600_0_0, LS_0x5fbd621c7600_0_4;
L_0x5fbd621c7870 .part L_0x5fbd621c4ee0, 3, 1;
L_0x5fbd621c7910 .part L_0x5fbd621c4ee0, 2, 1;
L_0x5fbd621c7aa0 .part L_0x5fbd621c4dd0, 3, 1;
L_0x5fbd621c7cd0 .part L_0x5fbd621c4ee0, 1, 1;
L_0x5fbd621c7e70 .part L_0x5fbd621c4dd0, 2, 1;
L_0x5fbd621c7fb0 .part L_0x5fbd621c4dd0, 3, 1;
L_0x5fbd621c8300 .part L_0x5fbd621c4ee0, 0, 1;
L_0x5fbd621c83a0 .part L_0x5fbd621c4dd0, 1, 1;
L_0x5fbd621c8670 .part L_0x5fbd621c4dd0, 2, 1;
L_0x5fbd621c88c0 .part L_0x5fbd621c4dd0, 3, 1;
L_0x5fbd621c8a90 .part L_0x5fbd621c7600, 0, 1;
L_0x5fbd621c8b30 .part L_0x5fbd621c4dd0, 0, 1;
L_0x5fbd621c8820 .part L_0x5fbd621c4dd0, 1, 1;
L_0x5fbd621c8fe0 .part L_0x5fbd621c4dd0, 2, 1;
L_0x5fbd621c93a0 .part L_0x5fbd621c4dd0, 3, 1;
LS_0x5fbd621c9550_0_0 .concat [ 1 1 1 1], L_0x5fbd621c9440, L_0x5fbd621c8440, L_0x5fbd621c8160, L_0x5fbd621c7b40;
LS_0x5fbd621c9550_0_4 .concat [ 1 0 0 0], L_0x5fbd621c7870;
L_0x5fbd621c9550 .concat [ 4 1 0 0], LS_0x5fbd621c9550_0_0, LS_0x5fbd621c9550_0_4;
L_0x5fbd621c98e0 .delay 1 (2000,2000,2000) L_0x5fbd621c98e0/d;
L_0x5fbd621c98e0/d .reduce/or L_0x5fbd621c9550;
L_0x5fbd621c9ac0 .part L_0x5fbd621c7600, 4, 1;
L_0x5fbd621c9cd0 .part L_0x5fbd621c7600, 0, 4;
S_0x5fbd6217b3f0 .scope module, "l_1_add" "cla_add_4b" 6 35, 7 2 0, S_0x5fbd62176a30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "out";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 4 "in_a";
    .port_info 3 /INPUT 4 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621c9fa0/d .functor XOR 4, L_0x5fbd621c4520, L_0x5fbd621cf1c0, C4<0000>, C4<0000>;
L_0x5fbd621c9fa0 .delay 4 (3000,3000,3000) L_0x5fbd621c9fa0/d;
L_0x5fbd621ca0b0/d .functor AND 4, L_0x5fbd621c4520, L_0x5fbd621cf1c0, C4<1111>, C4<1111>;
L_0x5fbd621ca0b0 .delay 4 (1000,1000,1000) L_0x5fbd621ca0b0/d;
L_0x7ac2c07867b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fbd621ca1c0 .functor BUFZ 1, L_0x7ac2c07867b0, C4<0>, C4<0>, C4<0>;
L_0x5fbd621ca4b0 .functor AND 1, L_0x5fbd621ca320, L_0x5fbd621ca3c0, C4<1>, C4<1>;
L_0x5fbd621caac0 .functor AND 1, L_0x5fbd621ca930, L_0x5fbd621ca9d0, C4<1>, C4<1>;
L_0x5fbd621cad10 .functor AND 1, L_0x5fbd621cab80, L_0x5fbd621cac70, C4<1>, C4<1>;
L_0x5fbd621cae60 .functor AND 1, L_0x5fbd621cad10, L_0x5fbd621cadc0, C4<1>, C4<1>;
L_0x5fbd621cb010 .functor AND 1, L_0x5fbd621cb2e0, L_0x5fbd621cb380, C4<1>, C4<1>;
L_0x5fbd621cb780 .functor AND 1, L_0x5fbd621cb5a0, L_0x5fbd621cb640, C4<1>, C4<1>;
L_0x5fbd621cb930 .functor AND 1, L_0x5fbd621cb780, L_0x5fbd621cb890, C4<1>, C4<1>;
L_0x5fbd621cbb90 .functor AND 1, L_0x5fbd621cba40, L_0x5fbd621cb6e0, C4<1>, C4<1>;
L_0x5fbd621cbdb0 .functor AND 1, L_0x5fbd621cbb90, L_0x5fbd621cbc50, C4<1>, C4<1>;
L_0x5fbd621cbfd0 .functor AND 1, L_0x5fbd621cbdb0, L_0x5fbd621cbf30, C4<1>, C4<1>;
L_0x5fbd621cca60 .functor AND 1, L_0x5fbd621cc830, L_0x5fbd621cc9c0, C4<1>, C4<1>;
L_0x5fbd621cbec0 .functor AND 1, L_0x5fbd621ccbf0, L_0x5fbd621ccd90, C4<1>, C4<1>;
L_0x5fbd621cd080 .functor AND 1, L_0x5fbd621cbec0, L_0x5fbd621cced0, C4<1>, C4<1>;
L_0x5fbd621cd480 .functor AND 1, L_0x5fbd621cd220, L_0x5fbd621cd2c0, C4<1>, C4<1>;
L_0x5fbd621cd840 .functor AND 1, L_0x5fbd621cd480, L_0x5fbd621cd590, C4<1>, C4<1>;
L_0x5fbd621cd360 .functor AND 1, L_0x5fbd621cd840, L_0x5fbd621cd9f0, C4<1>, C4<1>;
L_0x5fbd621cde40 .functor AND 1, L_0x5fbd621cdbc0, L_0x5fbd621cdc60, C4<1>, C4<1>;
L_0x5fbd621ce000 .functor AND 1, L_0x5fbd621cde40, L_0x5fbd621cd950, C4<1>, C4<1>;
L_0x5fbd621ce300 .functor AND 1, L_0x5fbd621ce000, L_0x5fbd621ce110, C4<1>, C4<1>;
L_0x5fbd621ce570 .functor AND 1, L_0x5fbd621ce300, L_0x5fbd621ce4d0, C4<1>, C4<1>;
L_0x5fbd621ceea0 .functor XOR 4, L_0x5fbd621cee00, L_0x5fbd621c9fa0, C4<0000>, C4<0000>;
v0x5fbd6217b620_0 .net "C", 4 0, L_0x5fbd621cc520;  1 drivers
v0x5fbd6217b700_0 .net "G", 3 0, L_0x5fbd621ca0b0;  1 drivers
v0x5fbd6217b7e0_0 .net "P", 3 0, L_0x5fbd621c9fa0;  1 drivers
v0x5fbd6217b8d0_0 .net *"_ivl_102", 0 0, L_0x5fbd621cced0;  1 drivers
v0x5fbd6217b9b0_0 .net *"_ivl_103", 0 0, L_0x5fbd621cd080;  1 drivers
v0x5fbd6217bae0_0 .net *"_ivl_106", 0 0, L_0x5fbd621cd220;  1 drivers
v0x5fbd6217bbc0_0 .net *"_ivl_108", 0 0, L_0x5fbd621cd2c0;  1 drivers
v0x5fbd6217bca0_0 .net *"_ivl_109", 0 0, L_0x5fbd621cd480;  1 drivers
v0x5fbd6217bd80_0 .net *"_ivl_11", 0 0, L_0x5fbd621ca230;  1 drivers
v0x5fbd6217be60_0 .net *"_ivl_112", 0 0, L_0x5fbd621cd590;  1 drivers
v0x5fbd6217bf40_0 .net *"_ivl_113", 0 0, L_0x5fbd621cd840;  1 drivers
v0x5fbd6217c020_0 .net *"_ivl_116", 0 0, L_0x5fbd621cd9f0;  1 drivers
v0x5fbd6217c100_0 .net *"_ivl_117", 0 0, L_0x5fbd621cd360;  1 drivers
v0x5fbd6217c1e0_0 .net *"_ivl_120", 0 0, L_0x5fbd621cdbc0;  1 drivers
v0x5fbd6217c2c0_0 .net *"_ivl_122", 0 0, L_0x5fbd621cdc60;  1 drivers
v0x5fbd6217c3a0_0 .net *"_ivl_123", 0 0, L_0x5fbd621cde40;  1 drivers
v0x5fbd6217c480_0 .net *"_ivl_126", 0 0, L_0x5fbd621cd950;  1 drivers
v0x5fbd6217c560_0 .net *"_ivl_127", 0 0, L_0x5fbd621ce000;  1 drivers
v0x5fbd6217c640_0 .net *"_ivl_13", 0 0, L_0x5fbd621ca320;  1 drivers
v0x5fbd6217c720_0 .net *"_ivl_130", 0 0, L_0x5fbd621ce110;  1 drivers
v0x5fbd6217c800_0 .net *"_ivl_131", 0 0, L_0x5fbd621ce300;  1 drivers
v0x5fbd6217c8e0_0 .net *"_ivl_134", 0 0, L_0x5fbd621ce4d0;  1 drivers
v0x5fbd6217c9c0_0 .net *"_ivl_135", 0 0, L_0x5fbd621ce570;  1 drivers
v0x5fbd6217caa0_0 .net *"_ivl_137", 4 0, L_0x5fbd621ce680;  1 drivers
v0x5fbd6217cb80_0 .net *"_ivl_140", 0 0, L_0x5fbd621cea10;  1 drivers
v0x5fbd6217cc40_0 .net *"_ivl_144", 3 0, L_0x5fbd621cee00;  1 drivers
v0x5fbd6217cd20_0 .net *"_ivl_15", 0 0, L_0x5fbd621ca3c0;  1 drivers
v0x5fbd6217ce00_0 .net *"_ivl_16", 0 0, L_0x5fbd621ca4b0;  1 drivers
v0x5fbd6217cee0_0 .net *"_ivl_18", 1 0, L_0x5fbd621ca5c0;  1 drivers
v0x5fbd6217cfc0_0 .net *"_ivl_21", 0 0, L_0x5fbd621ca700;  1 drivers
v0x5fbd6217d080_0 .net *"_ivl_25", 0 0, L_0x5fbd621ca890;  1 drivers
v0x5fbd6217d160_0 .net *"_ivl_27", 0 0, L_0x5fbd621ca930;  1 drivers
v0x5fbd6217d240_0 .net *"_ivl_29", 0 0, L_0x5fbd621ca9d0;  1 drivers
v0x5fbd6217d320_0 .net *"_ivl_30", 0 0, L_0x5fbd621caac0;  1 drivers
v0x5fbd6217d400_0 .net *"_ivl_33", 0 0, L_0x5fbd621cab80;  1 drivers
v0x5fbd6217d4e0_0 .net *"_ivl_35", 0 0, L_0x5fbd621cac70;  1 drivers
v0x5fbd6217d5c0_0 .net *"_ivl_36", 0 0, L_0x5fbd621cad10;  1 drivers
v0x5fbd6217d6a0_0 .net *"_ivl_39", 0 0, L_0x5fbd621cadc0;  1 drivers
v0x5fbd6217d780_0 .net *"_ivl_40", 0 0, L_0x5fbd621cae60;  1 drivers
v0x5fbd6217d860_0 .net *"_ivl_42", 2 0, L_0x5fbd621caf70;  1 drivers
v0x5fbd6217d940_0 .net *"_ivl_45", 0 0, L_0x5fbd621cb080;  1 drivers
v0x5fbd6217da00_0 .net *"_ivl_49", 0 0, L_0x5fbd621cb1c0;  1 drivers
v0x5fbd6217dae0_0 .net *"_ivl_51", 0 0, L_0x5fbd621cb2e0;  1 drivers
v0x5fbd6217dbc0_0 .net *"_ivl_53", 0 0, L_0x5fbd621cb380;  1 drivers
v0x5fbd6217dca0_0 .net *"_ivl_54", 0 0, L_0x5fbd621cb010;  1 drivers
v0x5fbd6217dd80_0 .net *"_ivl_57", 0 0, L_0x5fbd621cb5a0;  1 drivers
v0x5fbd6217de60_0 .net *"_ivl_59", 0 0, L_0x5fbd621cb640;  1 drivers
v0x5fbd6217df40_0 .net *"_ivl_60", 0 0, L_0x5fbd621cb780;  1 drivers
v0x5fbd6217e020_0 .net *"_ivl_63", 0 0, L_0x5fbd621cb890;  1 drivers
v0x5fbd6217e100_0 .net *"_ivl_64", 0 0, L_0x5fbd621cb930;  1 drivers
v0x5fbd6217e1e0_0 .net *"_ivl_67", 0 0, L_0x5fbd621cba40;  1 drivers
v0x5fbd6217e2c0_0 .net *"_ivl_69", 0 0, L_0x5fbd621cb6e0;  1 drivers
v0x5fbd6217e3a0_0 .net *"_ivl_7", 0 0, L_0x5fbd621ca1c0;  1 drivers
v0x5fbd6217e480_0 .net *"_ivl_70", 0 0, L_0x5fbd621cbb90;  1 drivers
v0x5fbd6217e560_0 .net *"_ivl_73", 0 0, L_0x5fbd621cbc50;  1 drivers
v0x5fbd6217e640_0 .net *"_ivl_74", 0 0, L_0x5fbd621cbdb0;  1 drivers
v0x5fbd6217e720_0 .net *"_ivl_77", 0 0, L_0x5fbd621cbf30;  1 drivers
v0x5fbd6217e800_0 .net *"_ivl_78", 0 0, L_0x5fbd621cbfd0;  1 drivers
v0x5fbd6217e8e0_0 .net *"_ivl_80", 3 0, L_0x5fbd621cc0e0;  1 drivers
v0x5fbd6217e9c0_0 .net *"_ivl_83", 0 0, L_0x5fbd621cc390;  1 drivers
v0x5fbd6217ea80_0 .net *"_ivl_88", 0 0, L_0x5fbd621cc790;  1 drivers
v0x5fbd6217eb60_0 .net *"_ivl_90", 0 0, L_0x5fbd621cc830;  1 drivers
v0x5fbd6217ec40_0 .net *"_ivl_92", 0 0, L_0x5fbd621cc9c0;  1 drivers
v0x5fbd6217ed20_0 .net *"_ivl_93", 0 0, L_0x5fbd621cca60;  1 drivers
v0x5fbd6217ee00_0 .net *"_ivl_96", 0 0, L_0x5fbd621ccbf0;  1 drivers
v0x5fbd6217f2f0_0 .net *"_ivl_98", 0 0, L_0x5fbd621ccd90;  1 drivers
v0x5fbd6217f3d0_0 .net *"_ivl_99", 0 0, L_0x5fbd621cbec0;  1 drivers
v0x5fbd6217f4b0_0 .net "c_i", 0 0, L_0x7ac2c07867b0;  1 drivers
v0x5fbd6217f570_0 .net "c_o", 0 0, L_0x5fbd621cebf0;  1 drivers
v0x5fbd6217f630_0 .net "in_a", 3 0, L_0x5fbd621c4520;  alias, 1 drivers
v0x5fbd6217f710_0 .net "in_b", 3 0, L_0x5fbd621cf1c0;  1 drivers
v0x5fbd6217f7f0_0 .net "out", 3 0, L_0x5fbd621ceea0;  alias, 1 drivers
L_0x5fbd621ca230 .part L_0x5fbd621ca0b0, 0, 1;
L_0x5fbd621ca320 .part L_0x5fbd621cc520, 0, 1;
L_0x5fbd621ca3c0 .part L_0x5fbd621c9fa0, 0, 1;
L_0x5fbd621ca5c0 .concat [ 1 1 0 0], L_0x5fbd621ca4b0, L_0x5fbd621ca230;
L_0x5fbd621ca700 .delay 1 (2000,2000,2000) L_0x5fbd621ca700/d;
L_0x5fbd621ca700/d .reduce/or L_0x5fbd621ca5c0;
L_0x5fbd621ca890 .part L_0x5fbd621ca0b0, 1, 1;
L_0x5fbd621ca930 .part L_0x5fbd621ca0b0, 0, 1;
L_0x5fbd621ca9d0 .part L_0x5fbd621c9fa0, 1, 1;
L_0x5fbd621cab80 .part L_0x5fbd621cc520, 0, 1;
L_0x5fbd621cac70 .part L_0x5fbd621c9fa0, 0, 1;
L_0x5fbd621cadc0 .part L_0x5fbd621c9fa0, 1, 1;
L_0x5fbd621caf70 .concat [ 1 1 1 0], L_0x5fbd621cae60, L_0x5fbd621caac0, L_0x5fbd621ca890;
L_0x5fbd621cb080 .delay 1 (2000,2000,2000) L_0x5fbd621cb080/d;
L_0x5fbd621cb080/d .reduce/or L_0x5fbd621caf70;
L_0x5fbd621cb1c0 .part L_0x5fbd621ca0b0, 2, 1;
L_0x5fbd621cb2e0 .part L_0x5fbd621ca0b0, 1, 1;
L_0x5fbd621cb380 .part L_0x5fbd621c9fa0, 2, 1;
L_0x5fbd621cb5a0 .part L_0x5fbd621ca0b0, 0, 1;
L_0x5fbd621cb640 .part L_0x5fbd621c9fa0, 1, 1;
L_0x5fbd621cb890 .part L_0x5fbd621c9fa0, 2, 1;
L_0x5fbd621cba40 .part L_0x5fbd621cc520, 0, 1;
L_0x5fbd621cb6e0 .part L_0x5fbd621c9fa0, 0, 1;
L_0x5fbd621cbc50 .part L_0x5fbd621c9fa0, 1, 1;
L_0x5fbd621cbf30 .part L_0x5fbd621c9fa0, 2, 1;
L_0x5fbd621cc0e0 .concat [ 1 1 1 1], L_0x5fbd621cbfd0, L_0x5fbd621cb930, L_0x5fbd621cb010, L_0x5fbd621cb1c0;
L_0x5fbd621cc390 .delay 1 (2000,2000,2000) L_0x5fbd621cc390/d;
L_0x5fbd621cc390/d .reduce/or L_0x5fbd621cc0e0;
LS_0x5fbd621cc520_0_0 .concat8 [ 1 1 1 1], L_0x5fbd621ca1c0, L_0x5fbd621ca700, L_0x5fbd621cb080, L_0x5fbd621cc390;
LS_0x5fbd621cc520_0_4 .concat8 [ 1 0 0 0], L_0x5fbd621cea10;
L_0x5fbd621cc520 .concat8 [ 4 1 0 0], LS_0x5fbd621cc520_0_0, LS_0x5fbd621cc520_0_4;
L_0x5fbd621cc790 .part L_0x5fbd621ca0b0, 3, 1;
L_0x5fbd621cc830 .part L_0x5fbd621ca0b0, 2, 1;
L_0x5fbd621cc9c0 .part L_0x5fbd621c9fa0, 3, 1;
L_0x5fbd621ccbf0 .part L_0x5fbd621ca0b0, 1, 1;
L_0x5fbd621ccd90 .part L_0x5fbd621c9fa0, 2, 1;
L_0x5fbd621cced0 .part L_0x5fbd621c9fa0, 3, 1;
L_0x5fbd621cd220 .part L_0x5fbd621ca0b0, 0, 1;
L_0x5fbd621cd2c0 .part L_0x5fbd621c9fa0, 1, 1;
L_0x5fbd621cd590 .part L_0x5fbd621c9fa0, 2, 1;
L_0x5fbd621cd9f0 .part L_0x5fbd621c9fa0, 3, 1;
L_0x5fbd621cdbc0 .part L_0x5fbd621cc520, 0, 1;
L_0x5fbd621cdc60 .part L_0x5fbd621c9fa0, 0, 1;
L_0x5fbd621cd950 .part L_0x5fbd621c9fa0, 1, 1;
L_0x5fbd621ce110 .part L_0x5fbd621c9fa0, 2, 1;
L_0x5fbd621ce4d0 .part L_0x5fbd621c9fa0, 3, 1;
LS_0x5fbd621ce680_0_0 .concat [ 1 1 1 1], L_0x5fbd621ce570, L_0x5fbd621cd360, L_0x5fbd621cd080, L_0x5fbd621cca60;
LS_0x5fbd621ce680_0_4 .concat [ 1 0 0 0], L_0x5fbd621cc790;
L_0x5fbd621ce680 .concat [ 4 1 0 0], LS_0x5fbd621ce680_0_0, LS_0x5fbd621ce680_0_4;
L_0x5fbd621cea10 .delay 1 (2000,2000,2000) L_0x5fbd621cea10/d;
L_0x5fbd621cea10/d .reduce/or L_0x5fbd621ce680;
L_0x5fbd621cebf0 .part L_0x5fbd621cc520, 4, 1;
L_0x5fbd621cee00 .part L_0x5fbd621cc520, 0, 4;
S_0x5fbd6217f970 .scope module, "l_2_add" "cla_add_4b" 6 43, 7 2 0, S_0x5fbd62176a30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "out";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 4 "in_a";
    .port_info 3 /INPUT 4 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621cf300/d .functor XOR 4, L_0x5fbd621c48a0, L_0x5fbd621d4720, C4<0000>, C4<0000>;
L_0x5fbd621cf300 .delay 4 (3000,3000,3000) L_0x5fbd621cf300/d;
L_0x5fbd621cf410/d .functor AND 4, L_0x5fbd621c48a0, L_0x5fbd621d4720, C4<1111>, C4<1111>;
L_0x5fbd621cf410 .delay 4 (1000,1000,1000) L_0x5fbd621cf410/d;
L_0x7ac2c07867f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fbd621cf520 .functor BUFZ 1, L_0x7ac2c07867f8, C4<0>, C4<0>, C4<0>;
L_0x5fbd621cf810 .functor AND 1, L_0x5fbd621cf680, L_0x5fbd621cf720, C4<1>, C4<1>;
L_0x5fbd621cfe60 .functor AND 1, L_0x5fbd621cfcd0, L_0x5fbd621cfd70, C4<1>, C4<1>;
L_0x5fbd621d0110 .functor AND 1, L_0x5fbd621cff20, L_0x5fbd621d0010, C4<1>, C4<1>;
L_0x5fbd621d0260 .functor AND 1, L_0x5fbd621d0110, L_0x5fbd621d01c0, C4<1>, C4<1>;
L_0x5fbd621d0500 .functor AND 1, L_0x5fbd621d0820, L_0x5fbd621d08c0, C4<1>, C4<1>;
L_0x5fbd621d0cc0 .functor AND 1, L_0x5fbd621d0ae0, L_0x5fbd621d0b80, C4<1>, C4<1>;
L_0x5fbd621d0e70 .functor AND 1, L_0x5fbd621d0cc0, L_0x5fbd621d0dd0, C4<1>, C4<1>;
L_0x5fbd621d10d0 .functor AND 1, L_0x5fbd621d0f80, L_0x5fbd621d0c20, C4<1>, C4<1>;
L_0x5fbd621d12f0 .functor AND 1, L_0x5fbd621d10d0, L_0x5fbd621d1190, C4<1>, C4<1>;
L_0x5fbd621d1510 .functor AND 1, L_0x5fbd621d12f0, L_0x5fbd621d1470, C4<1>, C4<1>;
L_0x5fbd621d1fa0 .functor AND 1, L_0x5fbd621d1d70, L_0x5fbd621d1f00, C4<1>, C4<1>;
L_0x5fbd621d1400 .functor AND 1, L_0x5fbd621d2130, L_0x5fbd621d22d0, C4<1>, C4<1>;
L_0x5fbd621d25c0 .functor AND 1, L_0x5fbd621d1400, L_0x5fbd621d2410, C4<1>, C4<1>;
L_0x5fbd621d29c0 .functor AND 1, L_0x5fbd621d2760, L_0x5fbd621d2800, C4<1>, C4<1>;
L_0x5fbd621d2d80 .functor AND 1, L_0x5fbd621d29c0, L_0x5fbd621d2ad0, C4<1>, C4<1>;
L_0x5fbd621d28a0 .functor AND 1, L_0x5fbd621d2d80, L_0x5fbd621d2f30, C4<1>, C4<1>;
L_0x5fbd621d3380 .functor AND 1, L_0x5fbd621d3100, L_0x5fbd621d31a0, C4<1>, C4<1>;
L_0x5fbd621d3540 .functor AND 1, L_0x5fbd621d3380, L_0x5fbd621d2e90, C4<1>, C4<1>;
L_0x5fbd621d3840 .functor AND 1, L_0x5fbd621d3540, L_0x5fbd621d3650, C4<1>, C4<1>;
L_0x5fbd621d3ab0 .functor AND 1, L_0x5fbd621d3840, L_0x5fbd621d3a10, C4<1>, C4<1>;
L_0x5fbd621d43e0 .functor XOR 4, L_0x5fbd621d4340, L_0x5fbd621cf300, C4<0000>, C4<0000>;
v0x5fbd6217fbb0_0 .net "C", 4 0, L_0x5fbd621d1a60;  1 drivers
v0x5fbd6217fc90_0 .net "G", 3 0, L_0x5fbd621cf410;  1 drivers
v0x5fbd6217fd70_0 .net "P", 3 0, L_0x5fbd621cf300;  1 drivers
v0x5fbd6217fe60_0 .net *"_ivl_102", 0 0, L_0x5fbd621d2410;  1 drivers
v0x5fbd6217ff40_0 .net *"_ivl_103", 0 0, L_0x5fbd621d25c0;  1 drivers
v0x5fbd62180070_0 .net *"_ivl_106", 0 0, L_0x5fbd621d2760;  1 drivers
v0x5fbd62180150_0 .net *"_ivl_108", 0 0, L_0x5fbd621d2800;  1 drivers
v0x5fbd62180230_0 .net *"_ivl_109", 0 0, L_0x5fbd621d29c0;  1 drivers
v0x5fbd62180310_0 .net *"_ivl_11", 0 0, L_0x5fbd621cf590;  1 drivers
v0x5fbd621803f0_0 .net *"_ivl_112", 0 0, L_0x5fbd621d2ad0;  1 drivers
v0x5fbd621804d0_0 .net *"_ivl_113", 0 0, L_0x5fbd621d2d80;  1 drivers
v0x5fbd621805b0_0 .net *"_ivl_116", 0 0, L_0x5fbd621d2f30;  1 drivers
v0x5fbd62180690_0 .net *"_ivl_117", 0 0, L_0x5fbd621d28a0;  1 drivers
v0x5fbd62180770_0 .net *"_ivl_120", 0 0, L_0x5fbd621d3100;  1 drivers
v0x5fbd62180850_0 .net *"_ivl_122", 0 0, L_0x5fbd621d31a0;  1 drivers
v0x5fbd62180930_0 .net *"_ivl_123", 0 0, L_0x5fbd621d3380;  1 drivers
v0x5fbd62180a10_0 .net *"_ivl_126", 0 0, L_0x5fbd621d2e90;  1 drivers
v0x5fbd62180af0_0 .net *"_ivl_127", 0 0, L_0x5fbd621d3540;  1 drivers
v0x5fbd62180bd0_0 .net *"_ivl_13", 0 0, L_0x5fbd621cf680;  1 drivers
v0x5fbd62180cb0_0 .net *"_ivl_130", 0 0, L_0x5fbd621d3650;  1 drivers
v0x5fbd62180d90_0 .net *"_ivl_131", 0 0, L_0x5fbd621d3840;  1 drivers
v0x5fbd62180e70_0 .net *"_ivl_134", 0 0, L_0x5fbd621d3a10;  1 drivers
v0x5fbd62180f50_0 .net *"_ivl_135", 0 0, L_0x5fbd621d3ab0;  1 drivers
v0x5fbd62181030_0 .net *"_ivl_137", 4 0, L_0x5fbd621d3bc0;  1 drivers
v0x5fbd62181110_0 .net *"_ivl_140", 0 0, L_0x5fbd621d3f50;  1 drivers
v0x5fbd621811d0_0 .net *"_ivl_144", 3 0, L_0x5fbd621d4340;  1 drivers
v0x5fbd621812b0_0 .net *"_ivl_15", 0 0, L_0x5fbd621cf720;  1 drivers
v0x5fbd62181390_0 .net *"_ivl_16", 0 0, L_0x5fbd621cf810;  1 drivers
v0x5fbd62181470_0 .net *"_ivl_18", 1 0, L_0x5fbd621cf920;  1 drivers
v0x5fbd62181550_0 .net *"_ivl_21", 0 0, L_0x5fbd621cfa60;  1 drivers
v0x5fbd62181610_0 .net *"_ivl_25", 0 0, L_0x5fbd621cfbf0;  1 drivers
v0x5fbd621816f0_0 .net *"_ivl_27", 0 0, L_0x5fbd621cfcd0;  1 drivers
v0x5fbd621817d0_0 .net *"_ivl_29", 0 0, L_0x5fbd621cfd70;  1 drivers
v0x5fbd621818b0_0 .net *"_ivl_30", 0 0, L_0x5fbd621cfe60;  1 drivers
v0x5fbd62181990_0 .net *"_ivl_33", 0 0, L_0x5fbd621cff20;  1 drivers
v0x5fbd62181a70_0 .net *"_ivl_35", 0 0, L_0x5fbd621d0010;  1 drivers
v0x5fbd62181b50_0 .net *"_ivl_36", 0 0, L_0x5fbd621d0110;  1 drivers
v0x5fbd62181c30_0 .net *"_ivl_39", 0 0, L_0x5fbd621d01c0;  1 drivers
v0x5fbd62181d10_0 .net *"_ivl_40", 0 0, L_0x5fbd621d0260;  1 drivers
v0x5fbd62181df0_0 .net *"_ivl_42", 2 0, L_0x5fbd621d0370;  1 drivers
v0x5fbd62181ed0_0 .net *"_ivl_45", 0 0, L_0x5fbd621d0570;  1 drivers
v0x5fbd62181f90_0 .net *"_ivl_49", 0 0, L_0x5fbd621d0700;  1 drivers
v0x5fbd62182070_0 .net *"_ivl_51", 0 0, L_0x5fbd621d0820;  1 drivers
v0x5fbd62182150_0 .net *"_ivl_53", 0 0, L_0x5fbd621d08c0;  1 drivers
v0x5fbd62182230_0 .net *"_ivl_54", 0 0, L_0x5fbd621d0500;  1 drivers
v0x5fbd62182310_0 .net *"_ivl_57", 0 0, L_0x5fbd621d0ae0;  1 drivers
v0x5fbd621823f0_0 .net *"_ivl_59", 0 0, L_0x5fbd621d0b80;  1 drivers
v0x5fbd621824d0_0 .net *"_ivl_60", 0 0, L_0x5fbd621d0cc0;  1 drivers
v0x5fbd621825b0_0 .net *"_ivl_63", 0 0, L_0x5fbd621d0dd0;  1 drivers
v0x5fbd62182690_0 .net *"_ivl_64", 0 0, L_0x5fbd621d0e70;  1 drivers
v0x5fbd62182770_0 .net *"_ivl_67", 0 0, L_0x5fbd621d0f80;  1 drivers
v0x5fbd62182850_0 .net *"_ivl_69", 0 0, L_0x5fbd621d0c20;  1 drivers
v0x5fbd62182930_0 .net *"_ivl_7", 0 0, L_0x5fbd621cf520;  1 drivers
v0x5fbd62182a10_0 .net *"_ivl_70", 0 0, L_0x5fbd621d10d0;  1 drivers
v0x5fbd62182af0_0 .net *"_ivl_73", 0 0, L_0x5fbd621d1190;  1 drivers
v0x5fbd62182bd0_0 .net *"_ivl_74", 0 0, L_0x5fbd621d12f0;  1 drivers
v0x5fbd62182cb0_0 .net *"_ivl_77", 0 0, L_0x5fbd621d1470;  1 drivers
v0x5fbd62182d90_0 .net *"_ivl_78", 0 0, L_0x5fbd621d1510;  1 drivers
v0x5fbd62182e70_0 .net *"_ivl_80", 3 0, L_0x5fbd621d1620;  1 drivers
v0x5fbd62182f50_0 .net *"_ivl_83", 0 0, L_0x5fbd621d18d0;  1 drivers
v0x5fbd62183010_0 .net *"_ivl_88", 0 0, L_0x5fbd621d1cd0;  1 drivers
v0x5fbd621830f0_0 .net *"_ivl_90", 0 0, L_0x5fbd621d1d70;  1 drivers
v0x5fbd621831d0_0 .net *"_ivl_92", 0 0, L_0x5fbd621d1f00;  1 drivers
v0x5fbd621832b0_0 .net *"_ivl_93", 0 0, L_0x5fbd621d1fa0;  1 drivers
v0x5fbd62183390_0 .net *"_ivl_96", 0 0, L_0x5fbd621d2130;  1 drivers
v0x5fbd62183880_0 .net *"_ivl_98", 0 0, L_0x5fbd621d22d0;  1 drivers
v0x5fbd62183960_0 .net *"_ivl_99", 0 0, L_0x5fbd621d1400;  1 drivers
v0x5fbd62183a40_0 .net "c_i", 0 0, L_0x7ac2c07867f8;  1 drivers
v0x5fbd62183b00_0 .net "c_o", 0 0, L_0x5fbd621d4130;  1 drivers
v0x5fbd62183bc0_0 .net "in_a", 3 0, L_0x5fbd621c48a0;  alias, 1 drivers
v0x5fbd62183ca0_0 .net "in_b", 3 0, L_0x5fbd621d4720;  1 drivers
v0x5fbd62183d80_0 .net "out", 3 0, L_0x5fbd621d43e0;  alias, 1 drivers
L_0x5fbd621cf590 .part L_0x5fbd621cf410, 0, 1;
L_0x5fbd621cf680 .part L_0x5fbd621d1a60, 0, 1;
L_0x5fbd621cf720 .part L_0x5fbd621cf300, 0, 1;
L_0x5fbd621cf920 .concat [ 1 1 0 0], L_0x5fbd621cf810, L_0x5fbd621cf590;
L_0x5fbd621cfa60 .delay 1 (2000,2000,2000) L_0x5fbd621cfa60/d;
L_0x5fbd621cfa60/d .reduce/or L_0x5fbd621cf920;
L_0x5fbd621cfbf0 .part L_0x5fbd621cf410, 1, 1;
L_0x5fbd621cfcd0 .part L_0x5fbd621cf410, 0, 1;
L_0x5fbd621cfd70 .part L_0x5fbd621cf300, 1, 1;
L_0x5fbd621cff20 .part L_0x5fbd621d1a60, 0, 1;
L_0x5fbd621d0010 .part L_0x5fbd621cf300, 0, 1;
L_0x5fbd621d01c0 .part L_0x5fbd621cf300, 1, 1;
L_0x5fbd621d0370 .concat [ 1 1 1 0], L_0x5fbd621d0260, L_0x5fbd621cfe60, L_0x5fbd621cfbf0;
L_0x5fbd621d0570 .delay 1 (2000,2000,2000) L_0x5fbd621d0570/d;
L_0x5fbd621d0570/d .reduce/or L_0x5fbd621d0370;
L_0x5fbd621d0700 .part L_0x5fbd621cf410, 2, 1;
L_0x5fbd621d0820 .part L_0x5fbd621cf410, 1, 1;
L_0x5fbd621d08c0 .part L_0x5fbd621cf300, 2, 1;
L_0x5fbd621d0ae0 .part L_0x5fbd621cf410, 0, 1;
L_0x5fbd621d0b80 .part L_0x5fbd621cf300, 1, 1;
L_0x5fbd621d0dd0 .part L_0x5fbd621cf300, 2, 1;
L_0x5fbd621d0f80 .part L_0x5fbd621d1a60, 0, 1;
L_0x5fbd621d0c20 .part L_0x5fbd621cf300, 0, 1;
L_0x5fbd621d1190 .part L_0x5fbd621cf300, 1, 1;
L_0x5fbd621d1470 .part L_0x5fbd621cf300, 2, 1;
L_0x5fbd621d1620 .concat [ 1 1 1 1], L_0x5fbd621d1510, L_0x5fbd621d0e70, L_0x5fbd621d0500, L_0x5fbd621d0700;
L_0x5fbd621d18d0 .delay 1 (2000,2000,2000) L_0x5fbd621d18d0/d;
L_0x5fbd621d18d0/d .reduce/or L_0x5fbd621d1620;
LS_0x5fbd621d1a60_0_0 .concat8 [ 1 1 1 1], L_0x5fbd621cf520, L_0x5fbd621cfa60, L_0x5fbd621d0570, L_0x5fbd621d18d0;
LS_0x5fbd621d1a60_0_4 .concat8 [ 1 0 0 0], L_0x5fbd621d3f50;
L_0x5fbd621d1a60 .concat8 [ 4 1 0 0], LS_0x5fbd621d1a60_0_0, LS_0x5fbd621d1a60_0_4;
L_0x5fbd621d1cd0 .part L_0x5fbd621cf410, 3, 1;
L_0x5fbd621d1d70 .part L_0x5fbd621cf410, 2, 1;
L_0x5fbd621d1f00 .part L_0x5fbd621cf300, 3, 1;
L_0x5fbd621d2130 .part L_0x5fbd621cf410, 1, 1;
L_0x5fbd621d22d0 .part L_0x5fbd621cf300, 2, 1;
L_0x5fbd621d2410 .part L_0x5fbd621cf300, 3, 1;
L_0x5fbd621d2760 .part L_0x5fbd621cf410, 0, 1;
L_0x5fbd621d2800 .part L_0x5fbd621cf300, 1, 1;
L_0x5fbd621d2ad0 .part L_0x5fbd621cf300, 2, 1;
L_0x5fbd621d2f30 .part L_0x5fbd621cf300, 3, 1;
L_0x5fbd621d3100 .part L_0x5fbd621d1a60, 0, 1;
L_0x5fbd621d31a0 .part L_0x5fbd621cf300, 0, 1;
L_0x5fbd621d2e90 .part L_0x5fbd621cf300, 1, 1;
L_0x5fbd621d3650 .part L_0x5fbd621cf300, 2, 1;
L_0x5fbd621d3a10 .part L_0x5fbd621cf300, 3, 1;
LS_0x5fbd621d3bc0_0_0 .concat [ 1 1 1 1], L_0x5fbd621d3ab0, L_0x5fbd621d28a0, L_0x5fbd621d25c0, L_0x5fbd621d1fa0;
LS_0x5fbd621d3bc0_0_4 .concat [ 1 0 0 0], L_0x5fbd621d1cd0;
L_0x5fbd621d3bc0 .concat [ 4 1 0 0], LS_0x5fbd621d3bc0_0_0, LS_0x5fbd621d3bc0_0_4;
L_0x5fbd621d3f50 .delay 1 (2000,2000,2000) L_0x5fbd621d3f50/d;
L_0x5fbd621d3f50/d .reduce/or L_0x5fbd621d3bc0;
L_0x5fbd621d4130 .part L_0x5fbd621d1a60, 4, 1;
L_0x5fbd621d4340 .part L_0x5fbd621d1a60, 0, 4;
S_0x5fbd62183f00 .scope module, "l_3_add" "cla_add_4b" 6 51, 7 2 0, S_0x5fbd62176a30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "out";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 4 "in_a";
    .port_info 3 /INPUT 4 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621d4610/d .functor XOR 4, L_0x5fbd621c4c70, L_0x5fbd621d9b80, C4<0000>, C4<0000>;
L_0x5fbd621d4610 .delay 4 (3000,3000,3000) L_0x5fbd621d4610/d;
L_0x5fbd621d4950/d .functor AND 4, L_0x5fbd621c4c70, L_0x5fbd621d9b80, C4<1111>, C4<1111>;
L_0x5fbd621d4950 .delay 4 (1000,1000,1000) L_0x5fbd621d4950/d;
L_0x7ac2c0786840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fbd621d4a60 .functor BUFZ 1, L_0x7ac2c0786840, C4<0>, C4<0>, C4<0>;
L_0x5fbd621d4d50 .functor AND 1, L_0x5fbd621d4bc0, L_0x5fbd621d4c60, C4<1>, C4<1>;
L_0x5fbd621d53a0 .functor AND 1, L_0x5fbd621d5210, L_0x5fbd621d52b0, C4<1>, C4<1>;
L_0x5fbd621d55f0 .functor AND 1, L_0x5fbd621d5460, L_0x5fbd621d5550, C4<1>, C4<1>;
L_0x5fbd621d5740 .functor AND 1, L_0x5fbd621d55f0, L_0x5fbd621d56a0, C4<1>, C4<1>;
L_0x5fbd621d59e0 .functor AND 1, L_0x5fbd621d5d00, L_0x5fbd621d5da0, C4<1>, C4<1>;
L_0x5fbd621d61a0 .functor AND 1, L_0x5fbd621d5fc0, L_0x5fbd621d6060, C4<1>, C4<1>;
L_0x5fbd621d6350 .functor AND 1, L_0x5fbd621d61a0, L_0x5fbd621d62b0, C4<1>, C4<1>;
L_0x5fbd621d65b0 .functor AND 1, L_0x5fbd621d6460, L_0x5fbd621d6100, C4<1>, C4<1>;
L_0x5fbd621d6500 .functor AND 1, L_0x5fbd621d65b0, L_0x5fbd621d6670, C4<1>, C4<1>;
L_0x5fbd621d6980 .functor AND 1, L_0x5fbd621d6500, L_0x5fbd621d68e0, C4<1>, C4<1>;
L_0x5fbd621d7370 .functor AND 1, L_0x5fbd621d7140, L_0x5fbd621d72d0, C4<1>, C4<1>;
L_0x5fbd621d6870 .functor AND 1, L_0x5fbd621d7480, L_0x5fbd621d7620, C4<1>, C4<1>;
L_0x5fbd621d7910 .functor AND 1, L_0x5fbd621d6870, L_0x5fbd621d7760, C4<1>, C4<1>;
L_0x5fbd621d7d10 .functor AND 1, L_0x5fbd621d7ab0, L_0x5fbd621d7b50, C4<1>, C4<1>;
L_0x5fbd621d80d0 .functor AND 1, L_0x5fbd621d7d10, L_0x5fbd621d7e20, C4<1>, C4<1>;
L_0x5fbd621d7bf0 .functor AND 1, L_0x5fbd621d80d0, L_0x5fbd621d8280, C4<1>, C4<1>;
L_0x5fbd621d86d0 .functor AND 1, L_0x5fbd621d8450, L_0x5fbd621d84f0, C4<1>, C4<1>;
L_0x5fbd621d8890 .functor AND 1, L_0x5fbd621d86d0, L_0x5fbd621d81e0, C4<1>, C4<1>;
L_0x5fbd621d8b90 .functor AND 1, L_0x5fbd621d8890, L_0x5fbd621d89a0, C4<1>, C4<1>;
L_0x5fbd621d8d60 .functor AND 1, L_0x5fbd621d8b90, L_0x5fbd621d87e0, C4<1>, C4<1>;
L_0x5fbd621d9690 .functor XOR 4, L_0x5fbd621d95f0, L_0x5fbd621d4610, C4<0000>, C4<0000>;
v0x5fbd62184110_0 .net "C", 4 0, L_0x5fbd621d6e30;  1 drivers
v0x5fbd62184210_0 .net "G", 3 0, L_0x5fbd621d4950;  1 drivers
v0x5fbd621842f0_0 .net "P", 3 0, L_0x5fbd621d4610;  1 drivers
v0x5fbd621843e0_0 .net *"_ivl_102", 0 0, L_0x5fbd621d7760;  1 drivers
v0x5fbd621844c0_0 .net *"_ivl_103", 0 0, L_0x5fbd621d7910;  1 drivers
v0x5fbd621845f0_0 .net *"_ivl_106", 0 0, L_0x5fbd621d7ab0;  1 drivers
v0x5fbd621846d0_0 .net *"_ivl_108", 0 0, L_0x5fbd621d7b50;  1 drivers
v0x5fbd621847b0_0 .net *"_ivl_109", 0 0, L_0x5fbd621d7d10;  1 drivers
v0x5fbd62184890_0 .net *"_ivl_11", 0 0, L_0x5fbd621d4ad0;  1 drivers
v0x5fbd62184970_0 .net *"_ivl_112", 0 0, L_0x5fbd621d7e20;  1 drivers
v0x5fbd62184a50_0 .net *"_ivl_113", 0 0, L_0x5fbd621d80d0;  1 drivers
v0x5fbd62184b30_0 .net *"_ivl_116", 0 0, L_0x5fbd621d8280;  1 drivers
v0x5fbd62184c10_0 .net *"_ivl_117", 0 0, L_0x5fbd621d7bf0;  1 drivers
v0x5fbd62184cf0_0 .net *"_ivl_120", 0 0, L_0x5fbd621d8450;  1 drivers
v0x5fbd62184dd0_0 .net *"_ivl_122", 0 0, L_0x5fbd621d84f0;  1 drivers
v0x5fbd62184eb0_0 .net *"_ivl_123", 0 0, L_0x5fbd621d86d0;  1 drivers
v0x5fbd62184f90_0 .net *"_ivl_126", 0 0, L_0x5fbd621d81e0;  1 drivers
v0x5fbd62185070_0 .net *"_ivl_127", 0 0, L_0x5fbd621d8890;  1 drivers
v0x5fbd62185150_0 .net *"_ivl_13", 0 0, L_0x5fbd621d4bc0;  1 drivers
v0x5fbd62185230_0 .net *"_ivl_130", 0 0, L_0x5fbd621d89a0;  1 drivers
v0x5fbd62185310_0 .net *"_ivl_131", 0 0, L_0x5fbd621d8b90;  1 drivers
v0x5fbd621853f0_0 .net *"_ivl_134", 0 0, L_0x5fbd621d87e0;  1 drivers
v0x5fbd621854d0_0 .net *"_ivl_135", 0 0, L_0x5fbd621d8d60;  1 drivers
v0x5fbd621855b0_0 .net *"_ivl_137", 4 0, L_0x5fbd621d8e70;  1 drivers
v0x5fbd62185690_0 .net *"_ivl_140", 0 0, L_0x5fbd621d9200;  1 drivers
v0x5fbd62185750_0 .net *"_ivl_144", 3 0, L_0x5fbd621d95f0;  1 drivers
v0x5fbd62185830_0 .net *"_ivl_15", 0 0, L_0x5fbd621d4c60;  1 drivers
v0x5fbd62185910_0 .net *"_ivl_16", 0 0, L_0x5fbd621d4d50;  1 drivers
v0x5fbd621859f0_0 .net *"_ivl_18", 1 0, L_0x5fbd621d4e60;  1 drivers
v0x5fbd62185ad0_0 .net *"_ivl_21", 0 0, L_0x5fbd621d4fa0;  1 drivers
v0x5fbd62185b90_0 .net *"_ivl_25", 0 0, L_0x5fbd621d5130;  1 drivers
v0x5fbd62185c70_0 .net *"_ivl_27", 0 0, L_0x5fbd621d5210;  1 drivers
v0x5fbd62185d50_0 .net *"_ivl_29", 0 0, L_0x5fbd621d52b0;  1 drivers
v0x5fbd62185e30_0 .net *"_ivl_30", 0 0, L_0x5fbd621d53a0;  1 drivers
v0x5fbd62185f10_0 .net *"_ivl_33", 0 0, L_0x5fbd621d5460;  1 drivers
v0x5fbd62185ff0_0 .net *"_ivl_35", 0 0, L_0x5fbd621d5550;  1 drivers
v0x5fbd621860d0_0 .net *"_ivl_36", 0 0, L_0x5fbd621d55f0;  1 drivers
v0x5fbd621861b0_0 .net *"_ivl_39", 0 0, L_0x5fbd621d56a0;  1 drivers
v0x5fbd62186290_0 .net *"_ivl_40", 0 0, L_0x5fbd621d5740;  1 drivers
v0x5fbd62186370_0 .net *"_ivl_42", 2 0, L_0x5fbd621d5850;  1 drivers
v0x5fbd62186450_0 .net *"_ivl_45", 0 0, L_0x5fbd621d5a50;  1 drivers
v0x5fbd62186510_0 .net *"_ivl_49", 0 0, L_0x5fbd621d5be0;  1 drivers
v0x5fbd621865f0_0 .net *"_ivl_51", 0 0, L_0x5fbd621d5d00;  1 drivers
v0x5fbd621866d0_0 .net *"_ivl_53", 0 0, L_0x5fbd621d5da0;  1 drivers
v0x5fbd621867b0_0 .net *"_ivl_54", 0 0, L_0x5fbd621d59e0;  1 drivers
v0x5fbd62186890_0 .net *"_ivl_57", 0 0, L_0x5fbd621d5fc0;  1 drivers
v0x5fbd62186970_0 .net *"_ivl_59", 0 0, L_0x5fbd621d6060;  1 drivers
v0x5fbd62186a50_0 .net *"_ivl_60", 0 0, L_0x5fbd621d61a0;  1 drivers
v0x5fbd62186b30_0 .net *"_ivl_63", 0 0, L_0x5fbd621d62b0;  1 drivers
v0x5fbd62186c10_0 .net *"_ivl_64", 0 0, L_0x5fbd621d6350;  1 drivers
v0x5fbd62186cf0_0 .net *"_ivl_67", 0 0, L_0x5fbd621d6460;  1 drivers
v0x5fbd62186dd0_0 .net *"_ivl_69", 0 0, L_0x5fbd621d6100;  1 drivers
v0x5fbd62186eb0_0 .net *"_ivl_7", 0 0, L_0x5fbd621d4a60;  1 drivers
v0x5fbd62186f90_0 .net *"_ivl_70", 0 0, L_0x5fbd621d65b0;  1 drivers
v0x5fbd62187070_0 .net *"_ivl_73", 0 0, L_0x5fbd621d6670;  1 drivers
v0x5fbd62187150_0 .net *"_ivl_74", 0 0, L_0x5fbd621d6500;  1 drivers
v0x5fbd62187230_0 .net *"_ivl_77", 0 0, L_0x5fbd621d68e0;  1 drivers
v0x5fbd62187310_0 .net *"_ivl_78", 0 0, L_0x5fbd621d6980;  1 drivers
v0x5fbd621873f0_0 .net *"_ivl_80", 3 0, L_0x5fbd621d6a90;  1 drivers
v0x5fbd621874d0_0 .net *"_ivl_83", 0 0, L_0x5fbd621d6710;  1 drivers
v0x5fbd62187590_0 .net *"_ivl_88", 0 0, L_0x5fbd621d70a0;  1 drivers
v0x5fbd62187670_0 .net *"_ivl_90", 0 0, L_0x5fbd621d7140;  1 drivers
v0x5fbd62187750_0 .net *"_ivl_92", 0 0, L_0x5fbd621d72d0;  1 drivers
v0x5fbd62187830_0 .net *"_ivl_93", 0 0, L_0x5fbd621d7370;  1 drivers
v0x5fbd62187910_0 .net *"_ivl_96", 0 0, L_0x5fbd621d7480;  1 drivers
v0x5fbd62187e00_0 .net *"_ivl_98", 0 0, L_0x5fbd621d7620;  1 drivers
v0x5fbd62187ee0_0 .net *"_ivl_99", 0 0, L_0x5fbd621d6870;  1 drivers
v0x5fbd62187fc0_0 .net "c_i", 0 0, L_0x7ac2c0786840;  1 drivers
v0x5fbd62188080_0 .net "c_o", 0 0, L_0x5fbd621d93e0;  1 drivers
v0x5fbd62188140_0 .net "in_a", 3 0, L_0x5fbd621c4c70;  alias, 1 drivers
v0x5fbd62188220_0 .net "in_b", 3 0, L_0x5fbd621d9b80;  1 drivers
v0x5fbd62188300_0 .net "out", 3 0, L_0x5fbd621d9690;  alias, 1 drivers
L_0x5fbd621d4ad0 .part L_0x5fbd621d4950, 0, 1;
L_0x5fbd621d4bc0 .part L_0x5fbd621d6e30, 0, 1;
L_0x5fbd621d4c60 .part L_0x5fbd621d4610, 0, 1;
L_0x5fbd621d4e60 .concat [ 1 1 0 0], L_0x5fbd621d4d50, L_0x5fbd621d4ad0;
L_0x5fbd621d4fa0 .delay 1 (2000,2000,2000) L_0x5fbd621d4fa0/d;
L_0x5fbd621d4fa0/d .reduce/or L_0x5fbd621d4e60;
L_0x5fbd621d5130 .part L_0x5fbd621d4950, 1, 1;
L_0x5fbd621d5210 .part L_0x5fbd621d4950, 0, 1;
L_0x5fbd621d52b0 .part L_0x5fbd621d4610, 1, 1;
L_0x5fbd621d5460 .part L_0x5fbd621d6e30, 0, 1;
L_0x5fbd621d5550 .part L_0x5fbd621d4610, 0, 1;
L_0x5fbd621d56a0 .part L_0x5fbd621d4610, 1, 1;
L_0x5fbd621d5850 .concat [ 1 1 1 0], L_0x5fbd621d5740, L_0x5fbd621d53a0, L_0x5fbd621d5130;
L_0x5fbd621d5a50 .delay 1 (2000,2000,2000) L_0x5fbd621d5a50/d;
L_0x5fbd621d5a50/d .reduce/or L_0x5fbd621d5850;
L_0x5fbd621d5be0 .part L_0x5fbd621d4950, 2, 1;
L_0x5fbd621d5d00 .part L_0x5fbd621d4950, 1, 1;
L_0x5fbd621d5da0 .part L_0x5fbd621d4610, 2, 1;
L_0x5fbd621d5fc0 .part L_0x5fbd621d4950, 0, 1;
L_0x5fbd621d6060 .part L_0x5fbd621d4610, 1, 1;
L_0x5fbd621d62b0 .part L_0x5fbd621d4610, 2, 1;
L_0x5fbd621d6460 .part L_0x5fbd621d6e30, 0, 1;
L_0x5fbd621d6100 .part L_0x5fbd621d4610, 0, 1;
L_0x5fbd621d6670 .part L_0x5fbd621d4610, 1, 1;
L_0x5fbd621d68e0 .part L_0x5fbd621d4610, 2, 1;
L_0x5fbd621d6a90 .concat [ 1 1 1 1], L_0x5fbd621d6980, L_0x5fbd621d6350, L_0x5fbd621d59e0, L_0x5fbd621d5be0;
L_0x5fbd621d6710 .delay 1 (2000,2000,2000) L_0x5fbd621d6710/d;
L_0x5fbd621d6710/d .reduce/or L_0x5fbd621d6a90;
LS_0x5fbd621d6e30_0_0 .concat8 [ 1 1 1 1], L_0x5fbd621d4a60, L_0x5fbd621d4fa0, L_0x5fbd621d5a50, L_0x5fbd621d6710;
LS_0x5fbd621d6e30_0_4 .concat8 [ 1 0 0 0], L_0x5fbd621d9200;
L_0x5fbd621d6e30 .concat8 [ 4 1 0 0], LS_0x5fbd621d6e30_0_0, LS_0x5fbd621d6e30_0_4;
L_0x5fbd621d70a0 .part L_0x5fbd621d4950, 3, 1;
L_0x5fbd621d7140 .part L_0x5fbd621d4950, 2, 1;
L_0x5fbd621d72d0 .part L_0x5fbd621d4610, 3, 1;
L_0x5fbd621d7480 .part L_0x5fbd621d4950, 1, 1;
L_0x5fbd621d7620 .part L_0x5fbd621d4610, 2, 1;
L_0x5fbd621d7760 .part L_0x5fbd621d4610, 3, 1;
L_0x5fbd621d7ab0 .part L_0x5fbd621d4950, 0, 1;
L_0x5fbd621d7b50 .part L_0x5fbd621d4610, 1, 1;
L_0x5fbd621d7e20 .part L_0x5fbd621d4610, 2, 1;
L_0x5fbd621d8280 .part L_0x5fbd621d4610, 3, 1;
L_0x5fbd621d8450 .part L_0x5fbd621d6e30, 0, 1;
L_0x5fbd621d84f0 .part L_0x5fbd621d4610, 0, 1;
L_0x5fbd621d81e0 .part L_0x5fbd621d4610, 1, 1;
L_0x5fbd621d89a0 .part L_0x5fbd621d4610, 2, 1;
L_0x5fbd621d87e0 .part L_0x5fbd621d4610, 3, 1;
LS_0x5fbd621d8e70_0_0 .concat [ 1 1 1 1], L_0x5fbd621d8d60, L_0x5fbd621d7bf0, L_0x5fbd621d7910, L_0x5fbd621d7370;
LS_0x5fbd621d8e70_0_4 .concat [ 1 0 0 0], L_0x5fbd621d70a0;
L_0x5fbd621d8e70 .concat [ 4 1 0 0], LS_0x5fbd621d8e70_0_0, LS_0x5fbd621d8e70_0_4;
L_0x5fbd621d9200 .delay 1 (2000,2000,2000) L_0x5fbd621d9200/d;
L_0x5fbd621d9200/d .reduce/or L_0x5fbd621d8e70;
L_0x5fbd621d93e0 .part L_0x5fbd621d6e30, 4, 1;
L_0x5fbd621d95f0 .part L_0x5fbd621d6e30, 0, 4;
S_0x5fbd62189e60 .scope module, "dut_csa" "csa_mul_4b" 2 32, 8 1 0, S_0x5fbd6209b760;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out";
    .port_info 1 /INPUT 4 "in_a";
    .port_info 2 /INPUT 4 "in_b";
v0x5fbd621a1360_0 .net *"_ivl_251", 0 0, L_0x5fbd621c3420;  1 drivers
v0x5fbd621a1460_0 .net *"_ivl_253", 0 0, L_0x5fbd621c3720;  1 drivers
v0x5fbd621a1540_0 .net *"_ivl_255", 0 0, L_0x5fbd621c37c0;  1 drivers
v0x5fbd621a1630_0 .net *"_ivl_257", 0 0, L_0x5fbd621c3ad0;  1 drivers
v0x5fbd621a1710_0 .net "c_out_l0", 3 0, L_0x5fbd621b4120;  1 drivers
v0x5fbd621a1840_0 .net "c_out_l1", 3 0, L_0x5fbd621b75d0;  1 drivers
v0x5fbd621a1920_0 .net "c_out_l2", 3 0, L_0x5fbd621bb070;  1 drivers
v0x5fbd621a1a00_0 .net "c_out_l3", 3 0, L_0x5fbd621bef70;  1 drivers
v0x5fbd621a1ae0_0 .net "c_out_l4", 3 0, L_0x5fbd621c2df0;  1 drivers
v0x5fbd621a1bc0_0 .net "in_a", 3 0, L_0x5fbd621a3580;  alias, 1 drivers
v0x5fbd621a1c80_0 .net "in_b", 3 0, L_0x5fbd621a3760;  alias, 1 drivers
v0x5fbd621a1d40_0 .net "out", 7 0, L_0x5fbd621c3b70;  alias, 1 drivers
v0x5fbd621a1e20_0 .net "p_sum_l0", 3 0, L_0x5fbd621b4080;  1 drivers
v0x5fbd621a1f00_0 .net "p_sum_l1", 3 0, L_0x5fbd621b7530;  1 drivers
v0x5fbd621a1fe0_0 .net "p_sum_l2", 3 0, L_0x5fbd621bae80;  1 drivers
v0x5fbd621a20c0_0 .net "p_sum_l3", 3 0, L_0x5fbd621beed0;  1 drivers
v0x5fbd621a21a0_0 .net "p_sum_l4", 3 0, L_0x5fbd621c2b10;  1 drivers
L_0x5fbd621b1f40 .part L_0x5fbd621a3580, 0, 1;
L_0x5fbd621b2030 .part L_0x5fbd621a3760, 0, 1;
L_0x5fbd621b2a60 .part L_0x5fbd621a3580, 1, 1;
L_0x5fbd621b2b50 .part L_0x5fbd621a3760, 0, 1;
L_0x5fbd621b3560 .part L_0x5fbd621a3580, 2, 1;
L_0x5fbd621b3650 .part L_0x5fbd621a3760, 0, 1;
L_0x5fbd621b4080 .concat8 [ 1 1 1 1], L_0x5fbd621b1de0, L_0x5fbd621b2900, L_0x5fbd621b3400, L_0x5fbd621b3f20;
L_0x5fbd621b4120 .concat8 [ 1 1 1 1], L_0x5fbd621b1be0, L_0x5fbd621b2700, L_0x5fbd621b3200, L_0x5fbd621b3d20;
L_0x5fbd621b4210 .part L_0x5fbd621a3580, 3, 1;
L_0x5fbd621b4300 .part L_0x5fbd621a3760, 0, 1;
L_0x5fbd621b4ca0 .part L_0x5fbd621a3580, 0, 1;
L_0x5fbd621b4d90 .part L_0x5fbd621a3760, 1, 1;
L_0x5fbd621b4ef0 .part L_0x5fbd621b4080, 1, 1;
L_0x5fbd621b5020 .part L_0x5fbd621b4120, 0, 1;
L_0x5fbd621b5a20 .part L_0x5fbd621a3580, 1, 1;
L_0x5fbd621b5b10 .part L_0x5fbd621a3760, 1, 1;
L_0x5fbd621b5c90 .part L_0x5fbd621b4080, 2, 1;
L_0x5fbd621b5dc0 .part L_0x5fbd621b4120, 1, 1;
L_0x5fbd621b6720 .part L_0x5fbd621a3580, 2, 1;
L_0x5fbd621b6c20 .part L_0x5fbd621a3760, 1, 1;
L_0x5fbd621b5ef0 .part L_0x5fbd621b4080, 3, 1;
L_0x5fbd621b6e90 .part L_0x5fbd621b4120, 2, 1;
L_0x5fbd621b7530 .concat8 [ 1 1 1 1], L_0x5fbd621b4b40, L_0x5fbd621b58c0, L_0x5fbd621b65c0, L_0x5fbd621b73d0;
L_0x5fbd621b75d0 .concat8 [ 1 1 1 1], L_0x5fbd621b4940, L_0x5fbd621b56c0, L_0x5fbd621b63c0, L_0x5fbd621b7360;
L_0x5fbd621b7740 .part L_0x5fbd621a3580, 3, 1;
L_0x5fbd621b7830 .part L_0x5fbd621a3760, 1, 1;
L_0x5fbd621b7a90 .part L_0x5fbd621b4120, 3, 1;
L_0x5fbd621b8360 .part L_0x5fbd621a3580, 0, 1;
L_0x5fbd621b8540 .part L_0x5fbd621a3760, 2, 1;
L_0x5fbd621b8630 .part L_0x5fbd621b7530, 1, 1;
L_0x5fbd621b8860 .part L_0x5fbd621b75d0, 0, 1;
L_0x5fbd621b9210 .part L_0x5fbd621a3580, 1, 1;
L_0x5fbd621b9410 .part L_0x5fbd621a3760, 2, 1;
L_0x5fbd621b9500 .part L_0x5fbd621b7530, 2, 1;
L_0x5fbd621b9750 .part L_0x5fbd621b75d0, 1, 1;
L_0x5fbd621ba060 .part L_0x5fbd621a3580, 2, 1;
L_0x5fbd621b9630 .part L_0x5fbd621a3760, 2, 1;
L_0x5fbd621ba280 .part L_0x5fbd621b7530, 3, 1;
L_0x5fbd621ba580 .part L_0x5fbd621b75d0, 2, 1;
L_0x5fbd621bae80 .concat8 [ 1 1 1 1], L_0x5fbd621b8200, L_0x5fbd621b90b0, L_0x5fbd621b9f00, L_0x5fbd621bad20;
L_0x5fbd621bb070 .concat8 [ 1 1 1 1], L_0x5fbd621b8000, L_0x5fbd621b8eb0, L_0x5fbd621b9d00, L_0x5fbd621bab20;
L_0x5fbd621bb110 .part L_0x5fbd621a3580, 3, 1;
L_0x5fbd621bb360 .part L_0x5fbd621a3760, 2, 1;
L_0x5fbd621bb4e0 .part L_0x5fbd621b75d0, 3, 1;
L_0x5fbd621bbf60 .part L_0x5fbd621a3580, 0, 1;
L_0x5fbd621bc050 .part L_0x5fbd621a3760, 3, 1;
L_0x5fbd621bc2c0 .part L_0x5fbd621bae80, 1, 1;
L_0x5fbd621bc3f0 .part L_0x5fbd621bb070, 0, 1;
L_0x5fbd621bcf30 .part L_0x5fbd621a3580, 1, 1;
L_0x5fbd621bd020 .part L_0x5fbd621a3760, 3, 1;
L_0x5fbd621bd2b0 .part L_0x5fbd621bae80, 2, 1;
L_0x5fbd621bd3e0 .part L_0x5fbd621bb070, 1, 1;
L_0x5fbd621bdea0 .part L_0x5fbd621a3580, 2, 1;
L_0x5fbd621bdf90 .part L_0x5fbd621a3760, 3, 1;
L_0x5fbd621be240 .part L_0x5fbd621bae80, 3, 1;
L_0x5fbd621be400 .part L_0x5fbd621bb070, 2, 1;
L_0x5fbd621beed0 .concat8 [ 1 1 1 1], L_0x5fbd621bbe00, L_0x5fbd621bcdd0, L_0x5fbd621bdd40, L_0x5fbd621bed70;
L_0x5fbd621bef70 .concat8 [ 1 1 1 1], L_0x5fbd621bbc00, L_0x5fbd621bcbd0, L_0x5fbd621bdb40, L_0x5fbd621beb70;
L_0x5fbd621bf1f0 .part L_0x5fbd621a3580, 3, 1;
L_0x5fbd621bf2e0 .part L_0x5fbd621a3760, 3, 1;
L_0x5fbd621bf650 .part L_0x5fbd621bb070, 3, 1;
L_0x5fbd621c0000 .part L_0x5fbd621beed0, 1, 1;
L_0x5fbd621c0330 .part L_0x5fbd621bef70, 0, 1;
L_0x5fbd621c0ce0 .part L_0x5fbd621c2df0, 0, 1;
L_0x5fbd621c1030 .part L_0x5fbd621beed0, 2, 1;
L_0x5fbd621c1160 .part L_0x5fbd621bef70, 1, 1;
L_0x5fbd621c1c90 .part L_0x5fbd621c2df0, 1, 1;
L_0x5fbd621c1e20 .part L_0x5fbd621beed0, 3, 1;
L_0x5fbd621c2210 .part L_0x5fbd621bef70, 2, 1;
L_0x5fbd621c2b10 .concat8 [ 1 1 1 1], L_0x5fbd621bfe00, L_0x5fbd621c0b80, L_0x5fbd621c1b30, L_0x5fbd621c29b0;
L_0x5fbd621c2df0 .concat8 [ 1 1 1 1], L_0x5fbd621bfc00, L_0x5fbd621c0980, L_0x5fbd621c1930, L_0x5fbd621c27b0;
L_0x5fbd621c2e90 .part L_0x5fbd621c2df0, 2, 1;
L_0x5fbd621c32f0 .part L_0x5fbd621bef70, 3, 1;
L_0x5fbd621c3420 .part L_0x5fbd621beed0, 0, 1;
L_0x5fbd621c3720 .part L_0x5fbd621bae80, 0, 1;
L_0x5fbd621c37c0 .part L_0x5fbd621b7530, 0, 1;
L_0x5fbd621c3ad0 .part L_0x5fbd621b4080, 0, 1;
LS_0x5fbd621c3b70_0_0 .concat [ 1 1 1 1], L_0x5fbd621c3ad0, L_0x5fbd621c37c0, L_0x5fbd621c3720, L_0x5fbd621c3420;
LS_0x5fbd621c3b70_0_4 .concat [ 4 0 0 0], L_0x5fbd621c2b10;
L_0x5fbd621c3b70 .concat [ 4 4 0 0], LS_0x5fbd621c3b70_0_0, LS_0x5fbd621c3b70_0_4;
S_0x5fbd6218a070 .scope module, "ma00" "ma_ele_1b" 8 19, 4 2 0, S_0x5fbd62189e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x5fbd621b1170/d .functor AND 1, L_0x5fbd621b1f40, L_0x5fbd621b2030, C4<1>, C4<1>;
L_0x5fbd621b1170 .delay 1 (1000,1000,1000) L_0x5fbd621b1170/d;
L_0x7ac2c07862a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fbd6218ace0_0 .net "c_i", 0 0, L_0x7ac2c07862a0;  1 drivers
v0x5fbd6218ada0_0 .net "c_o", 0 0, L_0x5fbd621b1be0;  1 drivers
L_0x7ac2c0786258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fbd6218ae70_0 .net "s_i", 0 0, L_0x7ac2c0786258;  1 drivers
v0x5fbd6218af70_0 .net "s_o", 0 0, L_0x5fbd621b1de0;  1 drivers
v0x5fbd6218b040_0 .net "x_i", 0 0, L_0x5fbd621b1f40;  1 drivers
v0x5fbd6218b130_0 .net "x_y", 0 0, L_0x5fbd621b1170;  1 drivers
v0x5fbd6218b1d0_0 .net "y_i", 0 0, L_0x5fbd621b2030;  1 drivers
S_0x5fbd6218a2f0 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd6218a070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621b19a0/d .functor XOR 1, L_0x5fbd621b1170, L_0x7ac2c0786258, C4<0>, C4<0>;
L_0x5fbd621b19a0 .delay 1 (3000,3000,3000) L_0x5fbd621b19a0/d;
L_0x5fbd621b1a60/d .functor AND 1, L_0x5fbd621b1170, L_0x7ac2c0786258, C4<1>, C4<1>;
L_0x5fbd621b1a60 .delay 1 (1000,1000,1000) L_0x5fbd621b1a60/d;
L_0x5fbd621b1b20 .functor AND 1, L_0x7ac2c07862a0, L_0x5fbd621b19a0, C4<1>, C4<1>;
L_0x5fbd621b1be0/d .functor OR 1, L_0x5fbd621b1a60, L_0x5fbd621b1b20, C4<0>, C4<0>;
L_0x5fbd621b1be0 .delay 1 (4000,4000,4000) L_0x5fbd621b1be0/d;
L_0x5fbd621b1de0/d .functor XOR 1, L_0x7ac2c07862a0, L_0x5fbd621b19a0, C4<0>, C4<0>;
L_0x5fbd621b1de0 .delay 1 (3000,3000,3000) L_0x5fbd621b1de0/d;
v0x5fbd6218a5a0_0 .net *"_ivl_4", 0 0, L_0x5fbd621b1b20;  1 drivers
v0x5fbd6218a6a0_0 .net "c_i", 0 0, L_0x7ac2c07862a0;  alias, 1 drivers
v0x5fbd6218a760_0 .net "c_o", 0 0, L_0x5fbd621b1be0;  alias, 1 drivers
v0x5fbd6218a830_0 .net "in_a", 0 0, L_0x5fbd621b1170;  alias, 1 drivers
v0x5fbd6218a8f0_0 .net "in_b", 0 0, L_0x7ac2c0786258;  alias, 1 drivers
v0x5fbd6218aa00_0 .net "s", 0 0, L_0x5fbd621b1de0;  alias, 1 drivers
v0x5fbd6218aac0_0 .net "w0", 0 0, L_0x5fbd621b19a0;  1 drivers
v0x5fbd6218ab80_0 .net "w1", 0 0, L_0x5fbd621b1a60;  1 drivers
S_0x5fbd6218b2f0 .scope module, "ma01" "ma_ele_1b" 8 27, 4 2 0, S_0x5fbd62189e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x5fbd621b22d0/d .functor AND 1, L_0x5fbd621b2a60, L_0x5fbd621b2b50, C4<1>, C4<1>;
L_0x5fbd621b22d0 .delay 1 (1000,1000,1000) L_0x5fbd621b22d0/d;
L_0x7ac2c0786330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fbd6218bf60_0 .net "c_i", 0 0, L_0x7ac2c0786330;  1 drivers
v0x5fbd6218c020_0 .net "c_o", 0 0, L_0x5fbd621b2700;  1 drivers
L_0x7ac2c07862e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fbd6218c0f0_0 .net "s_i", 0 0, L_0x7ac2c07862e8;  1 drivers
v0x5fbd6218c1f0_0 .net "s_o", 0 0, L_0x5fbd621b2900;  1 drivers
v0x5fbd6218c2c0_0 .net "x_i", 0 0, L_0x5fbd621b2a60;  1 drivers
v0x5fbd6218c3b0_0 .net "x_y", 0 0, L_0x5fbd621b22d0;  1 drivers
v0x5fbd6218c450_0 .net "y_i", 0 0, L_0x5fbd621b2b50;  1 drivers
S_0x5fbd6218b590 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd6218b2f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621b2390/d .functor XOR 1, L_0x5fbd621b22d0, L_0x7ac2c07862e8, C4<0>, C4<0>;
L_0x5fbd621b2390 .delay 1 (3000,3000,3000) L_0x5fbd621b2390/d;
L_0x5fbd621b24a0/d .functor AND 1, L_0x5fbd621b22d0, L_0x7ac2c07862e8, C4<1>, C4<1>;
L_0x5fbd621b24a0 .delay 1 (1000,1000,1000) L_0x5fbd621b24a0/d;
L_0x5fbd621b25f0 .functor AND 1, L_0x7ac2c0786330, L_0x5fbd621b2390, C4<1>, C4<1>;
L_0x5fbd621b2700/d .functor OR 1, L_0x5fbd621b24a0, L_0x5fbd621b25f0, C4<0>, C4<0>;
L_0x5fbd621b2700 .delay 1 (4000,4000,4000) L_0x5fbd621b2700/d;
L_0x5fbd621b2900/d .functor XOR 1, L_0x7ac2c0786330, L_0x5fbd621b2390, C4<0>, C4<0>;
L_0x5fbd621b2900 .delay 1 (3000,3000,3000) L_0x5fbd621b2900/d;
v0x5fbd6218b820_0 .net *"_ivl_4", 0 0, L_0x5fbd621b25f0;  1 drivers
v0x5fbd6218b920_0 .net "c_i", 0 0, L_0x7ac2c0786330;  alias, 1 drivers
v0x5fbd6218b9e0_0 .net "c_o", 0 0, L_0x5fbd621b2700;  alias, 1 drivers
v0x5fbd6218bab0_0 .net "in_a", 0 0, L_0x5fbd621b22d0;  alias, 1 drivers
v0x5fbd6218bb70_0 .net "in_b", 0 0, L_0x7ac2c07862e8;  alias, 1 drivers
v0x5fbd6218bc80_0 .net "s", 0 0, L_0x5fbd621b2900;  alias, 1 drivers
v0x5fbd6218bd40_0 .net "w0", 0 0, L_0x5fbd621b2390;  1 drivers
v0x5fbd6218be00_0 .net "w1", 0 0, L_0x5fbd621b24a0;  1 drivers
S_0x5fbd6218c570 .scope module, "ma02" "ma_ele_1b" 8 35, 4 2 0, S_0x5fbd62189e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x5fbd621b2d60/d .functor AND 1, L_0x5fbd621b3560, L_0x5fbd621b3650, C4<1>, C4<1>;
L_0x5fbd621b2d60 .delay 1 (1000,1000,1000) L_0x5fbd621b2d60/d;
L_0x7ac2c07863c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fbd6218d1f0_0 .net "c_i", 0 0, L_0x7ac2c07863c0;  1 drivers
v0x5fbd6218d2b0_0 .net "c_o", 0 0, L_0x5fbd621b3200;  1 drivers
L_0x7ac2c0786378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fbd6218d380_0 .net "s_i", 0 0, L_0x7ac2c0786378;  1 drivers
v0x5fbd6218d480_0 .net "s_o", 0 0, L_0x5fbd621b3400;  1 drivers
v0x5fbd6218d550_0 .net "x_i", 0 0, L_0x5fbd621b3560;  1 drivers
v0x5fbd6218d640_0 .net "x_y", 0 0, L_0x5fbd621b2d60;  1 drivers
v0x5fbd6218d6e0_0 .net "y_i", 0 0, L_0x5fbd621b3650;  1 drivers
S_0x5fbd6218c820 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd6218c570;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621b2e20/d .functor XOR 1, L_0x5fbd621b2d60, L_0x7ac2c0786378, C4<0>, C4<0>;
L_0x5fbd621b2e20 .delay 1 (3000,3000,3000) L_0x5fbd621b2e20/d;
L_0x5fbd621b2f80/d .functor AND 1, L_0x5fbd621b2d60, L_0x7ac2c0786378, C4<1>, C4<1>;
L_0x5fbd621b2f80 .delay 1 (1000,1000,1000) L_0x5fbd621b2f80/d;
L_0x5fbd621b30f0 .functor AND 1, L_0x7ac2c07863c0, L_0x5fbd621b2e20, C4<1>, C4<1>;
L_0x5fbd621b3200/d .functor OR 1, L_0x5fbd621b2f80, L_0x5fbd621b30f0, C4<0>, C4<0>;
L_0x5fbd621b3200 .delay 1 (4000,4000,4000) L_0x5fbd621b3200/d;
L_0x5fbd621b3400/d .functor XOR 1, L_0x7ac2c07863c0, L_0x5fbd621b2e20, C4<0>, C4<0>;
L_0x5fbd621b3400 .delay 1 (3000,3000,3000) L_0x5fbd621b3400/d;
v0x5fbd6218cab0_0 .net *"_ivl_4", 0 0, L_0x5fbd621b30f0;  1 drivers
v0x5fbd6218cbb0_0 .net "c_i", 0 0, L_0x7ac2c07863c0;  alias, 1 drivers
v0x5fbd6218cc70_0 .net "c_o", 0 0, L_0x5fbd621b3200;  alias, 1 drivers
v0x5fbd6218cd40_0 .net "in_a", 0 0, L_0x5fbd621b2d60;  alias, 1 drivers
v0x5fbd6218ce00_0 .net "in_b", 0 0, L_0x7ac2c0786378;  alias, 1 drivers
v0x5fbd6218cf10_0 .net "s", 0 0, L_0x5fbd621b3400;  alias, 1 drivers
v0x5fbd6218cfd0_0 .net "w0", 0 0, L_0x5fbd621b2e20;  1 drivers
v0x5fbd6218d090_0 .net "w1", 0 0, L_0x5fbd621b2f80;  1 drivers
S_0x5fbd6218d800 .scope module, "ma03" "ma_ele_1b" 8 43, 4 2 0, S_0x5fbd62189e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x5fbd621b3860/d .functor AND 1, L_0x5fbd621b4210, L_0x5fbd621b4300, C4<1>, C4<1>;
L_0x5fbd621b3860 .delay 1 (1000,1000,1000) L_0x5fbd621b3860/d;
L_0x7ac2c0786450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fbd6218e470_0 .net "c_i", 0 0, L_0x7ac2c0786450;  1 drivers
v0x5fbd6218e530_0 .net "c_o", 0 0, L_0x5fbd621b3d20;  1 drivers
L_0x7ac2c0786408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fbd6218e600_0 .net "s_i", 0 0, L_0x7ac2c0786408;  1 drivers
v0x5fbd6218e700_0 .net "s_o", 0 0, L_0x5fbd621b3f20;  1 drivers
v0x5fbd6218e7d0_0 .net "x_i", 0 0, L_0x5fbd621b4210;  1 drivers
v0x5fbd6218e8c0_0 .net "x_y", 0 0, L_0x5fbd621b3860;  1 drivers
v0x5fbd6218e960_0 .net "y_i", 0 0, L_0x5fbd621b4300;  1 drivers
S_0x5fbd6218da80 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd6218d800;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621b3940/d .functor XOR 1, L_0x5fbd621b3860, L_0x7ac2c0786408, C4<0>, C4<0>;
L_0x5fbd621b3940 .delay 1 (3000,3000,3000) L_0x5fbd621b3940/d;
L_0x5fbd621b3aa0/d .functor AND 1, L_0x5fbd621b3860, L_0x7ac2c0786408, C4<1>, C4<1>;
L_0x5fbd621b3aa0 .delay 1 (1000,1000,1000) L_0x5fbd621b3aa0/d;
L_0x5fbd621b3c10 .functor AND 1, L_0x7ac2c0786450, L_0x5fbd621b3940, C4<1>, C4<1>;
L_0x5fbd621b3d20/d .functor OR 1, L_0x5fbd621b3aa0, L_0x5fbd621b3c10, C4<0>, C4<0>;
L_0x5fbd621b3d20 .delay 1 (4000,4000,4000) L_0x5fbd621b3d20/d;
L_0x5fbd621b3f20/d .functor XOR 1, L_0x7ac2c0786450, L_0x5fbd621b3940, C4<0>, C4<0>;
L_0x5fbd621b3f20 .delay 1 (3000,3000,3000) L_0x5fbd621b3f20/d;
v0x5fbd6218dd30_0 .net *"_ivl_4", 0 0, L_0x5fbd621b3c10;  1 drivers
v0x5fbd6218de30_0 .net "c_i", 0 0, L_0x7ac2c0786450;  alias, 1 drivers
v0x5fbd6218def0_0 .net "c_o", 0 0, L_0x5fbd621b3d20;  alias, 1 drivers
v0x5fbd6218dfc0_0 .net "in_a", 0 0, L_0x5fbd621b3860;  alias, 1 drivers
v0x5fbd6218e080_0 .net "in_b", 0 0, L_0x7ac2c0786408;  alias, 1 drivers
v0x5fbd6218e190_0 .net "s", 0 0, L_0x5fbd621b3f20;  alias, 1 drivers
v0x5fbd6218e250_0 .net "w0", 0 0, L_0x5fbd621b3940;  1 drivers
v0x5fbd6218e310_0 .net "w1", 0 0, L_0x5fbd621b3aa0;  1 drivers
S_0x5fbd6218ea80 .scope module, "ma10" "ma_ele_1b" 8 52, 4 2 0, S_0x5fbd62189e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x5fbd621b4510/d .functor AND 1, L_0x5fbd621b4ca0, L_0x5fbd621b4d90, C4<1>, C4<1>;
L_0x5fbd621b4510 .delay 1 (1000,1000,1000) L_0x5fbd621b4510/d;
v0x5fbd6218f710_0 .net "c_i", 0 0, L_0x5fbd621b5020;  1 drivers
v0x5fbd6218f7d0_0 .net "c_o", 0 0, L_0x5fbd621b4940;  1 drivers
v0x5fbd6218f8a0_0 .net "s_i", 0 0, L_0x5fbd621b4ef0;  1 drivers
v0x5fbd6218f9a0_0 .net "s_o", 0 0, L_0x5fbd621b4b40;  1 drivers
v0x5fbd6218fa70_0 .net "x_i", 0 0, L_0x5fbd621b4ca0;  1 drivers
v0x5fbd6218fb60_0 .net "x_y", 0 0, L_0x5fbd621b4510;  1 drivers
v0x5fbd6218fc00_0 .net "y_i", 0 0, L_0x5fbd621b4d90;  1 drivers
S_0x5fbd6218ed50 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd6218ea80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621b45d0/d .functor XOR 1, L_0x5fbd621b4510, L_0x5fbd621b4ef0, C4<0>, C4<0>;
L_0x5fbd621b45d0 .delay 1 (3000,3000,3000) L_0x5fbd621b45d0/d;
L_0x5fbd621b46e0/d .functor AND 1, L_0x5fbd621b4510, L_0x5fbd621b4ef0, C4<1>, C4<1>;
L_0x5fbd621b46e0 .delay 1 (1000,1000,1000) L_0x5fbd621b46e0/d;
L_0x5fbd621b4830 .functor AND 1, L_0x5fbd621b5020, L_0x5fbd621b45d0, C4<1>, C4<1>;
L_0x5fbd621b4940/d .functor OR 1, L_0x5fbd621b46e0, L_0x5fbd621b4830, C4<0>, C4<0>;
L_0x5fbd621b4940 .delay 1 (4000,4000,4000) L_0x5fbd621b4940/d;
L_0x5fbd621b4b40/d .functor XOR 1, L_0x5fbd621b5020, L_0x5fbd621b45d0, C4<0>, C4<0>;
L_0x5fbd621b4b40 .delay 1 (3000,3000,3000) L_0x5fbd621b4b40/d;
v0x5fbd6218efd0_0 .net *"_ivl_4", 0 0, L_0x5fbd621b4830;  1 drivers
v0x5fbd6218f0d0_0 .net "c_i", 0 0, L_0x5fbd621b5020;  alias, 1 drivers
v0x5fbd6218f190_0 .net "c_o", 0 0, L_0x5fbd621b4940;  alias, 1 drivers
v0x5fbd6218f260_0 .net "in_a", 0 0, L_0x5fbd621b4510;  alias, 1 drivers
v0x5fbd6218f320_0 .net "in_b", 0 0, L_0x5fbd621b4ef0;  alias, 1 drivers
v0x5fbd6218f430_0 .net "s", 0 0, L_0x5fbd621b4b40;  alias, 1 drivers
v0x5fbd6218f4f0_0 .net "w0", 0 0, L_0x5fbd621b45d0;  1 drivers
v0x5fbd6218f5b0_0 .net "w1", 0 0, L_0x5fbd621b46e0;  1 drivers
S_0x5fbd6218fd20 .scope module, "ma11" "ma_ele_1b" 8 60, 4 2 0, S_0x5fbd62189e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x5fbd621b4e80/d .functor AND 1, L_0x5fbd621b5a20, L_0x5fbd621b5b10, C4<1>, C4<1>;
L_0x5fbd621b4e80 .delay 1 (1000,1000,1000) L_0x5fbd621b4e80/d;
v0x5fbd62190990_0 .net "c_i", 0 0, L_0x5fbd621b5dc0;  1 drivers
v0x5fbd62190a50_0 .net "c_o", 0 0, L_0x5fbd621b56c0;  1 drivers
v0x5fbd62190b20_0 .net "s_i", 0 0, L_0x5fbd621b5c90;  1 drivers
v0x5fbd62190c20_0 .net "s_o", 0 0, L_0x5fbd621b58c0;  1 drivers
v0x5fbd62190cf0_0 .net "x_i", 0 0, L_0x5fbd621b5a20;  1 drivers
v0x5fbd62190de0_0 .net "x_y", 0 0, L_0x5fbd621b4e80;  1 drivers
v0x5fbd62190e80_0 .net "y_i", 0 0, L_0x5fbd621b5b10;  1 drivers
S_0x5fbd6218ffa0 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd6218fd20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621b52e0/d .functor XOR 1, L_0x5fbd621b4e80, L_0x5fbd621b5c90, C4<0>, C4<0>;
L_0x5fbd621b52e0 .delay 1 (3000,3000,3000) L_0x5fbd621b52e0/d;
L_0x5fbd621b5440/d .functor AND 1, L_0x5fbd621b4e80, L_0x5fbd621b5c90, C4<1>, C4<1>;
L_0x5fbd621b5440 .delay 1 (1000,1000,1000) L_0x5fbd621b5440/d;
L_0x5fbd621b55b0 .functor AND 1, L_0x5fbd621b5dc0, L_0x5fbd621b52e0, C4<1>, C4<1>;
L_0x5fbd621b56c0/d .functor OR 1, L_0x5fbd621b5440, L_0x5fbd621b55b0, C4<0>, C4<0>;
L_0x5fbd621b56c0 .delay 1 (4000,4000,4000) L_0x5fbd621b56c0/d;
L_0x5fbd621b58c0/d .functor XOR 1, L_0x5fbd621b5dc0, L_0x5fbd621b52e0, C4<0>, C4<0>;
L_0x5fbd621b58c0 .delay 1 (3000,3000,3000) L_0x5fbd621b58c0/d;
v0x5fbd62190250_0 .net *"_ivl_4", 0 0, L_0x5fbd621b55b0;  1 drivers
v0x5fbd62190350_0 .net "c_i", 0 0, L_0x5fbd621b5dc0;  alias, 1 drivers
v0x5fbd62190410_0 .net "c_o", 0 0, L_0x5fbd621b56c0;  alias, 1 drivers
v0x5fbd621904e0_0 .net "in_a", 0 0, L_0x5fbd621b4e80;  alias, 1 drivers
v0x5fbd621905a0_0 .net "in_b", 0 0, L_0x5fbd621b5c90;  alias, 1 drivers
v0x5fbd621906b0_0 .net "s", 0 0, L_0x5fbd621b58c0;  alias, 1 drivers
v0x5fbd62190770_0 .net "w0", 0 0, L_0x5fbd621b52e0;  1 drivers
v0x5fbd62190830_0 .net "w1", 0 0, L_0x5fbd621b5440;  1 drivers
S_0x5fbd62190fa0 .scope module, "ma12" "ma_ele_1b" 8 68, 4 2 0, S_0x5fbd62189e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x5fbd621b5f90/d .functor AND 1, L_0x5fbd621b6720, L_0x5fbd621b6c20, C4<1>, C4<1>;
L_0x5fbd621b5f90 .delay 1 (1000,1000,1000) L_0x5fbd621b5f90/d;
v0x5fbd62191c10_0 .net "c_i", 0 0, L_0x5fbd621b6e90;  1 drivers
v0x5fbd62191cd0_0 .net "c_o", 0 0, L_0x5fbd621b63c0;  1 drivers
v0x5fbd62191da0_0 .net "s_i", 0 0, L_0x5fbd621b5ef0;  1 drivers
v0x5fbd62191ea0_0 .net "s_o", 0 0, L_0x5fbd621b65c0;  1 drivers
v0x5fbd62191f70_0 .net "x_i", 0 0, L_0x5fbd621b6720;  1 drivers
v0x5fbd62192060_0 .net "x_y", 0 0, L_0x5fbd621b5f90;  1 drivers
v0x5fbd62192100_0 .net "y_i", 0 0, L_0x5fbd621b6c20;  1 drivers
S_0x5fbd62191220 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd62190fa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621b6070/d .functor XOR 1, L_0x5fbd621b5f90, L_0x5fbd621b5ef0, C4<0>, C4<0>;
L_0x5fbd621b6070 .delay 1 (3000,3000,3000) L_0x5fbd621b6070/d;
L_0x5fbd621b61d0/d .functor AND 1, L_0x5fbd621b5f90, L_0x5fbd621b5ef0, C4<1>, C4<1>;
L_0x5fbd621b61d0 .delay 1 (1000,1000,1000) L_0x5fbd621b61d0/d;
L_0x5fbd621b62b0 .functor AND 1, L_0x5fbd621b6e90, L_0x5fbd621b6070, C4<1>, C4<1>;
L_0x5fbd621b63c0/d .functor OR 1, L_0x5fbd621b61d0, L_0x5fbd621b62b0, C4<0>, C4<0>;
L_0x5fbd621b63c0 .delay 1 (4000,4000,4000) L_0x5fbd621b63c0/d;
L_0x5fbd621b65c0/d .functor XOR 1, L_0x5fbd621b6e90, L_0x5fbd621b6070, C4<0>, C4<0>;
L_0x5fbd621b65c0 .delay 1 (3000,3000,3000) L_0x5fbd621b65c0/d;
v0x5fbd621914d0_0 .net *"_ivl_4", 0 0, L_0x5fbd621b62b0;  1 drivers
v0x5fbd621915d0_0 .net "c_i", 0 0, L_0x5fbd621b6e90;  alias, 1 drivers
v0x5fbd62191690_0 .net "c_o", 0 0, L_0x5fbd621b63c0;  alias, 1 drivers
v0x5fbd62191760_0 .net "in_a", 0 0, L_0x5fbd621b5f90;  alias, 1 drivers
v0x5fbd62191820_0 .net "in_b", 0 0, L_0x5fbd621b5ef0;  alias, 1 drivers
v0x5fbd62191930_0 .net "s", 0 0, L_0x5fbd621b65c0;  alias, 1 drivers
v0x5fbd621919f0_0 .net "w0", 0 0, L_0x5fbd621b6070;  1 drivers
v0x5fbd62191ab0_0 .net "w1", 0 0, L_0x5fbd621b61d0;  1 drivers
S_0x5fbd62192220 .scope module, "ma13" "ma_ele_1b" 8 76, 4 2 0, S_0x5fbd62189e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x5fbd621b7110/d .functor AND 1, L_0x5fbd621b7740, L_0x5fbd621b7830, C4<1>, C4<1>;
L_0x5fbd621b7110 .delay 1 (1000,1000,1000) L_0x5fbd621b7110/d;
v0x5fbd62192e90_0 .net "c_i", 0 0, L_0x5fbd621b7a90;  1 drivers
v0x5fbd62192f50_0 .net "c_o", 0 0, L_0x5fbd621b7360;  1 drivers
L_0x7ac2c0786498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fbd62193020_0 .net "s_i", 0 0, L_0x7ac2c0786498;  1 drivers
v0x5fbd62193120_0 .net "s_o", 0 0, L_0x5fbd621b73d0;  1 drivers
v0x5fbd621931f0_0 .net "x_i", 0 0, L_0x5fbd621b7740;  1 drivers
v0x5fbd621932e0_0 .net "x_y", 0 0, L_0x5fbd621b7110;  1 drivers
v0x5fbd62193380_0 .net "y_i", 0 0, L_0x5fbd621b7830;  1 drivers
S_0x5fbd621924a0 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd62192220;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621b7180/d .functor XOR 1, L_0x5fbd621b7110, L_0x7ac2c0786498, C4<0>, C4<0>;
L_0x5fbd621b7180 .delay 1 (3000,3000,3000) L_0x5fbd621b7180/d;
L_0x5fbd621b71f0/d .functor AND 1, L_0x5fbd621b7110, L_0x7ac2c0786498, C4<1>, C4<1>;
L_0x5fbd621b71f0 .delay 1 (1000,1000,1000) L_0x5fbd621b71f0/d;
L_0x5fbd621b72f0 .functor AND 1, L_0x5fbd621b7a90, L_0x5fbd621b7180, C4<1>, C4<1>;
L_0x5fbd621b7360/d .functor OR 1, L_0x5fbd621b71f0, L_0x5fbd621b72f0, C4<0>, C4<0>;
L_0x5fbd621b7360 .delay 1 (4000,4000,4000) L_0x5fbd621b7360/d;
L_0x5fbd621b73d0/d .functor XOR 1, L_0x5fbd621b7a90, L_0x5fbd621b7180, C4<0>, C4<0>;
L_0x5fbd621b73d0 .delay 1 (3000,3000,3000) L_0x5fbd621b73d0/d;
v0x5fbd62192750_0 .net *"_ivl_4", 0 0, L_0x5fbd621b72f0;  1 drivers
v0x5fbd62192850_0 .net "c_i", 0 0, L_0x5fbd621b7a90;  alias, 1 drivers
v0x5fbd62192910_0 .net "c_o", 0 0, L_0x5fbd621b7360;  alias, 1 drivers
v0x5fbd621929e0_0 .net "in_a", 0 0, L_0x5fbd621b7110;  alias, 1 drivers
v0x5fbd62192aa0_0 .net "in_b", 0 0, L_0x7ac2c0786498;  alias, 1 drivers
v0x5fbd62192bb0_0 .net "s", 0 0, L_0x5fbd621b73d0;  alias, 1 drivers
v0x5fbd62192c70_0 .net "w0", 0 0, L_0x5fbd621b7180;  1 drivers
v0x5fbd62192d30_0 .net "w1", 0 0, L_0x5fbd621b71f0;  1 drivers
S_0x5fbd621934a0 .scope module, "ma20" "ma_ele_1b" 8 85, 4 2 0, S_0x5fbd62189e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x5fbd621b7b30/d .functor AND 1, L_0x5fbd621b8360, L_0x5fbd621b8540, C4<1>, C4<1>;
L_0x5fbd621b7b30 .delay 1 (1000,1000,1000) L_0x5fbd621b7b30/d;
v0x5fbd621940c0_0 .net "c_i", 0 0, L_0x5fbd621b8860;  1 drivers
v0x5fbd62194180_0 .net "c_o", 0 0, L_0x5fbd621b8000;  1 drivers
v0x5fbd62194250_0 .net "s_i", 0 0, L_0x5fbd621b8630;  1 drivers
v0x5fbd62194350_0 .net "s_o", 0 0, L_0x5fbd621b8200;  1 drivers
v0x5fbd62194420_0 .net "x_i", 0 0, L_0x5fbd621b8360;  1 drivers
v0x5fbd62194510_0 .net "x_y", 0 0, L_0x5fbd621b7b30;  1 drivers
v0x5fbd621945b0_0 .net "y_i", 0 0, L_0x5fbd621b8540;  1 drivers
S_0x5fbd62193720 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd621934a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621b7c40/d .functor XOR 1, L_0x5fbd621b7b30, L_0x5fbd621b8630, C4<0>, C4<0>;
L_0x5fbd621b7c40 .delay 1 (3000,3000,3000) L_0x5fbd621b7c40/d;
L_0x5fbd621b7da0/d .functor AND 1, L_0x5fbd621b7b30, L_0x5fbd621b8630, C4<1>, C4<1>;
L_0x5fbd621b7da0 .delay 1 (1000,1000,1000) L_0x5fbd621b7da0/d;
L_0x5fbd621b7ef0 .functor AND 1, L_0x5fbd621b8860, L_0x5fbd621b7c40, C4<1>, C4<1>;
L_0x5fbd621b8000/d .functor OR 1, L_0x5fbd621b7da0, L_0x5fbd621b7ef0, C4<0>, C4<0>;
L_0x5fbd621b8000 .delay 1 (4000,4000,4000) L_0x5fbd621b8000/d;
L_0x5fbd621b8200/d .functor XOR 1, L_0x5fbd621b8860, L_0x5fbd621b7c40, C4<0>, C4<0>;
L_0x5fbd621b8200 .delay 1 (3000,3000,3000) L_0x5fbd621b8200/d;
v0x5fbd62193980_0 .net *"_ivl_4", 0 0, L_0x5fbd621b7ef0;  1 drivers
v0x5fbd62193a80_0 .net "c_i", 0 0, L_0x5fbd621b8860;  alias, 1 drivers
v0x5fbd62193b40_0 .net "c_o", 0 0, L_0x5fbd621b8000;  alias, 1 drivers
v0x5fbd62193c10_0 .net "in_a", 0 0, L_0x5fbd621b7b30;  alias, 1 drivers
v0x5fbd62193cd0_0 .net "in_b", 0 0, L_0x5fbd621b8630;  alias, 1 drivers
v0x5fbd62193de0_0 .net "s", 0 0, L_0x5fbd621b8200;  alias, 1 drivers
v0x5fbd62193ea0_0 .net "w0", 0 0, L_0x5fbd621b7c40;  1 drivers
v0x5fbd62193f60_0 .net "w1", 0 0, L_0x5fbd621b7da0;  1 drivers
S_0x5fbd621946d0 .scope module, "ma21" "ma_ele_1b" 8 93, 4 2 0, S_0x5fbd62189e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x5fbd621b8990/d .functor AND 1, L_0x5fbd621b9210, L_0x5fbd621b9410, C4<1>, C4<1>;
L_0x5fbd621b8990 .delay 1 (1000,1000,1000) L_0x5fbd621b8990/d;
v0x5fbd62195340_0 .net "c_i", 0 0, L_0x5fbd621b9750;  1 drivers
v0x5fbd62195400_0 .net "c_o", 0 0, L_0x5fbd621b8eb0;  1 drivers
v0x5fbd621954d0_0 .net "s_i", 0 0, L_0x5fbd621b9500;  1 drivers
v0x5fbd621955d0_0 .net "s_o", 0 0, L_0x5fbd621b90b0;  1 drivers
v0x5fbd621956a0_0 .net "x_i", 0 0, L_0x5fbd621b9210;  1 drivers
v0x5fbd62195790_0 .net "x_y", 0 0, L_0x5fbd621b8990;  1 drivers
v0x5fbd62195830_0 .net "y_i", 0 0, L_0x5fbd621b9410;  1 drivers
S_0x5fbd62194950 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd621946d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621b8af0/d .functor XOR 1, L_0x5fbd621b8990, L_0x5fbd621b9500, C4<0>, C4<0>;
L_0x5fbd621b8af0 .delay 1 (3000,3000,3000) L_0x5fbd621b8af0/d;
L_0x5fbd621b8c50/d .functor AND 1, L_0x5fbd621b8990, L_0x5fbd621b9500, C4<1>, C4<1>;
L_0x5fbd621b8c50 .delay 1 (1000,1000,1000) L_0x5fbd621b8c50/d;
L_0x5fbd621b8da0 .functor AND 1, L_0x5fbd621b9750, L_0x5fbd621b8af0, C4<1>, C4<1>;
L_0x5fbd621b8eb0/d .functor OR 1, L_0x5fbd621b8c50, L_0x5fbd621b8da0, C4<0>, C4<0>;
L_0x5fbd621b8eb0 .delay 1 (4000,4000,4000) L_0x5fbd621b8eb0/d;
L_0x5fbd621b90b0/d .functor XOR 1, L_0x5fbd621b9750, L_0x5fbd621b8af0, C4<0>, C4<0>;
L_0x5fbd621b90b0 .delay 1 (3000,3000,3000) L_0x5fbd621b90b0/d;
v0x5fbd62194c00_0 .net *"_ivl_4", 0 0, L_0x5fbd621b8da0;  1 drivers
v0x5fbd62194d00_0 .net "c_i", 0 0, L_0x5fbd621b9750;  alias, 1 drivers
v0x5fbd62194dc0_0 .net "c_o", 0 0, L_0x5fbd621b8eb0;  alias, 1 drivers
v0x5fbd62194e90_0 .net "in_a", 0 0, L_0x5fbd621b8990;  alias, 1 drivers
v0x5fbd62194f50_0 .net "in_b", 0 0, L_0x5fbd621b9500;  alias, 1 drivers
v0x5fbd62195060_0 .net "s", 0 0, L_0x5fbd621b90b0;  alias, 1 drivers
v0x5fbd62195120_0 .net "w0", 0 0, L_0x5fbd621b8af0;  1 drivers
v0x5fbd621951e0_0 .net "w1", 0 0, L_0x5fbd621b8c50;  1 drivers
S_0x5fbd62195950 .scope module, "ma22" "ma_ele_1b" 8 101, 4 2 0, S_0x5fbd62189e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x5fbd621b9880/d .functor AND 1, L_0x5fbd621ba060, L_0x5fbd621b9630, C4<1>, C4<1>;
L_0x5fbd621b9880 .delay 1 (1000,1000,1000) L_0x5fbd621b9880/d;
v0x5fbd621965c0_0 .net "c_i", 0 0, L_0x5fbd621ba580;  1 drivers
v0x5fbd62196680_0 .net "c_o", 0 0, L_0x5fbd621b9d00;  1 drivers
v0x5fbd62196750_0 .net "s_i", 0 0, L_0x5fbd621ba280;  1 drivers
v0x5fbd62196850_0 .net "s_o", 0 0, L_0x5fbd621b9f00;  1 drivers
v0x5fbd62196920_0 .net "x_i", 0 0, L_0x5fbd621ba060;  1 drivers
v0x5fbd62196a10_0 .net "x_y", 0 0, L_0x5fbd621b9880;  1 drivers
v0x5fbd62196ab0_0 .net "y_i", 0 0, L_0x5fbd621b9630;  1 drivers
S_0x5fbd62195bd0 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd62195950;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621b9940/d .functor XOR 1, L_0x5fbd621b9880, L_0x5fbd621ba280, C4<0>, C4<0>;
L_0x5fbd621b9940 .delay 1 (3000,3000,3000) L_0x5fbd621b9940/d;
L_0x5fbd621b9aa0/d .functor AND 1, L_0x5fbd621b9880, L_0x5fbd621ba280, C4<1>, C4<1>;
L_0x5fbd621b9aa0 .delay 1 (1000,1000,1000) L_0x5fbd621b9aa0/d;
L_0x5fbd621b9bf0 .functor AND 1, L_0x5fbd621ba580, L_0x5fbd621b9940, C4<1>, C4<1>;
L_0x5fbd621b9d00/d .functor OR 1, L_0x5fbd621b9aa0, L_0x5fbd621b9bf0, C4<0>, C4<0>;
L_0x5fbd621b9d00 .delay 1 (4000,4000,4000) L_0x5fbd621b9d00/d;
L_0x5fbd621b9f00/d .functor XOR 1, L_0x5fbd621ba580, L_0x5fbd621b9940, C4<0>, C4<0>;
L_0x5fbd621b9f00 .delay 1 (3000,3000,3000) L_0x5fbd621b9f00/d;
v0x5fbd62195e80_0 .net *"_ivl_4", 0 0, L_0x5fbd621b9bf0;  1 drivers
v0x5fbd62195f80_0 .net "c_i", 0 0, L_0x5fbd621ba580;  alias, 1 drivers
v0x5fbd62196040_0 .net "c_o", 0 0, L_0x5fbd621b9d00;  alias, 1 drivers
v0x5fbd62196110_0 .net "in_a", 0 0, L_0x5fbd621b9880;  alias, 1 drivers
v0x5fbd621961d0_0 .net "in_b", 0 0, L_0x5fbd621ba280;  alias, 1 drivers
v0x5fbd621962e0_0 .net "s", 0 0, L_0x5fbd621b9f00;  alias, 1 drivers
v0x5fbd621963a0_0 .net "w0", 0 0, L_0x5fbd621b9940;  1 drivers
v0x5fbd62196460_0 .net "w1", 0 0, L_0x5fbd621b9aa0;  1 drivers
S_0x5fbd62196bd0 .scope module, "ma23" "ma_ele_1b" 8 109, 4 2 0, S_0x5fbd62189e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x5fbd621ba740/d .functor AND 1, L_0x5fbd621bb110, L_0x5fbd621bb360, C4<1>, C4<1>;
L_0x5fbd621ba740 .delay 1 (1000,1000,1000) L_0x5fbd621ba740/d;
v0x5fbd62197840_0 .net "c_i", 0 0, L_0x5fbd621bb4e0;  1 drivers
v0x5fbd62197900_0 .net "c_o", 0 0, L_0x5fbd621bab20;  1 drivers
L_0x7ac2c07864e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fbd621979d0_0 .net "s_i", 0 0, L_0x7ac2c07864e0;  1 drivers
v0x5fbd62197ad0_0 .net "s_o", 0 0, L_0x5fbd621bad20;  1 drivers
v0x5fbd62197ba0_0 .net "x_i", 0 0, L_0x5fbd621bb110;  1 drivers
v0x5fbd62197c90_0 .net "x_y", 0 0, L_0x5fbd621ba740;  1 drivers
v0x5fbd62197d30_0 .net "y_i", 0 0, L_0x5fbd621bb360;  1 drivers
S_0x5fbd62196e50 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd62196bd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621ba800/d .functor XOR 1, L_0x5fbd621ba740, L_0x7ac2c07864e0, C4<0>, C4<0>;
L_0x5fbd621ba800 .delay 1 (3000,3000,3000) L_0x5fbd621ba800/d;
L_0x5fbd621ba8c0/d .functor AND 1, L_0x5fbd621ba740, L_0x7ac2c07864e0, C4<1>, C4<1>;
L_0x5fbd621ba8c0 .delay 1 (1000,1000,1000) L_0x5fbd621ba8c0/d;
L_0x5fbd621baa10 .functor AND 1, L_0x5fbd621bb4e0, L_0x5fbd621ba800, C4<1>, C4<1>;
L_0x5fbd621bab20/d .functor OR 1, L_0x5fbd621ba8c0, L_0x5fbd621baa10, C4<0>, C4<0>;
L_0x5fbd621bab20 .delay 1 (4000,4000,4000) L_0x5fbd621bab20/d;
L_0x5fbd621bad20/d .functor XOR 1, L_0x5fbd621bb4e0, L_0x5fbd621ba800, C4<0>, C4<0>;
L_0x5fbd621bad20 .delay 1 (3000,3000,3000) L_0x5fbd621bad20/d;
v0x5fbd62197100_0 .net *"_ivl_4", 0 0, L_0x5fbd621baa10;  1 drivers
v0x5fbd62197200_0 .net "c_i", 0 0, L_0x5fbd621bb4e0;  alias, 1 drivers
v0x5fbd621972c0_0 .net "c_o", 0 0, L_0x5fbd621bab20;  alias, 1 drivers
v0x5fbd62197390_0 .net "in_a", 0 0, L_0x5fbd621ba740;  alias, 1 drivers
v0x5fbd62197450_0 .net "in_b", 0 0, L_0x7ac2c07864e0;  alias, 1 drivers
v0x5fbd62197560_0 .net "s", 0 0, L_0x5fbd621bad20;  alias, 1 drivers
v0x5fbd62197620_0 .net "w0", 0 0, L_0x5fbd621ba800;  1 drivers
v0x5fbd621976e0_0 .net "w1", 0 0, L_0x5fbd621ba8c0;  1 drivers
S_0x5fbd62197e50 .scope module, "ma30" "ma_ele_1b" 8 118, 4 2 0, S_0x5fbd62189e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x5fbd621bb780/d .functor AND 1, L_0x5fbd621bbf60, L_0x5fbd621bc050, C4<1>, C4<1>;
L_0x5fbd621bb780 .delay 1 (1000,1000,1000) L_0x5fbd621bb780/d;
v0x5fbd62198ac0_0 .net "c_i", 0 0, L_0x5fbd621bc3f0;  1 drivers
v0x5fbd62198b80_0 .net "c_o", 0 0, L_0x5fbd621bbc00;  1 drivers
v0x5fbd62198c50_0 .net "s_i", 0 0, L_0x5fbd621bc2c0;  1 drivers
v0x5fbd62198d50_0 .net "s_o", 0 0, L_0x5fbd621bbe00;  1 drivers
v0x5fbd62198e20_0 .net "x_i", 0 0, L_0x5fbd621bbf60;  1 drivers
v0x5fbd62198f10_0 .net "x_y", 0 0, L_0x5fbd621bb780;  1 drivers
v0x5fbd62198fb0_0 .net "y_i", 0 0, L_0x5fbd621bc050;  1 drivers
S_0x5fbd621980d0 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd62197e50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621bb840/d .functor XOR 1, L_0x5fbd621bb780, L_0x5fbd621bc2c0, C4<0>, C4<0>;
L_0x5fbd621bb840 .delay 1 (3000,3000,3000) L_0x5fbd621bb840/d;
L_0x5fbd621bb9a0/d .functor AND 1, L_0x5fbd621bb780, L_0x5fbd621bc2c0, C4<1>, C4<1>;
L_0x5fbd621bb9a0 .delay 1 (1000,1000,1000) L_0x5fbd621bb9a0/d;
L_0x5fbd621bbaf0 .functor AND 1, L_0x5fbd621bc3f0, L_0x5fbd621bb840, C4<1>, C4<1>;
L_0x5fbd621bbc00/d .functor OR 1, L_0x5fbd621bb9a0, L_0x5fbd621bbaf0, C4<0>, C4<0>;
L_0x5fbd621bbc00 .delay 1 (4000,4000,4000) L_0x5fbd621bbc00/d;
L_0x5fbd621bbe00/d .functor XOR 1, L_0x5fbd621bc3f0, L_0x5fbd621bb840, C4<0>, C4<0>;
L_0x5fbd621bbe00 .delay 1 (3000,3000,3000) L_0x5fbd621bbe00/d;
v0x5fbd62198380_0 .net *"_ivl_4", 0 0, L_0x5fbd621bbaf0;  1 drivers
v0x5fbd62198480_0 .net "c_i", 0 0, L_0x5fbd621bc3f0;  alias, 1 drivers
v0x5fbd62198540_0 .net "c_o", 0 0, L_0x5fbd621bbc00;  alias, 1 drivers
v0x5fbd62198610_0 .net "in_a", 0 0, L_0x5fbd621bb780;  alias, 1 drivers
v0x5fbd621986d0_0 .net "in_b", 0 0, L_0x5fbd621bc2c0;  alias, 1 drivers
v0x5fbd621987e0_0 .net "s", 0 0, L_0x5fbd621bbe00;  alias, 1 drivers
v0x5fbd621988a0_0 .net "w0", 0 0, L_0x5fbd621bb840;  1 drivers
v0x5fbd62198960_0 .net "w1", 0 0, L_0x5fbd621bb9a0;  1 drivers
S_0x5fbd621990d0 .scope module, "ma31" "ma_ele_1b" 8 126, 4 2 0, S_0x5fbd62189e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x5fbd621bc6b0/d .functor AND 1, L_0x5fbd621bcf30, L_0x5fbd621bd020, C4<1>, C4<1>;
L_0x5fbd621bc6b0 .delay 1 (1000,1000,1000) L_0x5fbd621bc6b0/d;
v0x5fbd62199d40_0 .net "c_i", 0 0, L_0x5fbd621bd3e0;  1 drivers
v0x5fbd62199e00_0 .net "c_o", 0 0, L_0x5fbd621bcbd0;  1 drivers
v0x5fbd62199ed0_0 .net "s_i", 0 0, L_0x5fbd621bd2b0;  1 drivers
v0x5fbd62199fd0_0 .net "s_o", 0 0, L_0x5fbd621bcdd0;  1 drivers
v0x5fbd6219a0a0_0 .net "x_i", 0 0, L_0x5fbd621bcf30;  1 drivers
v0x5fbd6219a190_0 .net "x_y", 0 0, L_0x5fbd621bc6b0;  1 drivers
v0x5fbd6219a230_0 .net "y_i", 0 0, L_0x5fbd621bd020;  1 drivers
S_0x5fbd62199350 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd621990d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621bc810/d .functor XOR 1, L_0x5fbd621bc6b0, L_0x5fbd621bd2b0, C4<0>, C4<0>;
L_0x5fbd621bc810 .delay 1 (3000,3000,3000) L_0x5fbd621bc810/d;
L_0x5fbd621bc970/d .functor AND 1, L_0x5fbd621bc6b0, L_0x5fbd621bd2b0, C4<1>, C4<1>;
L_0x5fbd621bc970 .delay 1 (1000,1000,1000) L_0x5fbd621bc970/d;
L_0x5fbd621bcac0 .functor AND 1, L_0x5fbd621bd3e0, L_0x5fbd621bc810, C4<1>, C4<1>;
L_0x5fbd621bcbd0/d .functor OR 1, L_0x5fbd621bc970, L_0x5fbd621bcac0, C4<0>, C4<0>;
L_0x5fbd621bcbd0 .delay 1 (4000,4000,4000) L_0x5fbd621bcbd0/d;
L_0x5fbd621bcdd0/d .functor XOR 1, L_0x5fbd621bd3e0, L_0x5fbd621bc810, C4<0>, C4<0>;
L_0x5fbd621bcdd0 .delay 1 (3000,3000,3000) L_0x5fbd621bcdd0/d;
v0x5fbd62199600_0 .net *"_ivl_4", 0 0, L_0x5fbd621bcac0;  1 drivers
v0x5fbd62199700_0 .net "c_i", 0 0, L_0x5fbd621bd3e0;  alias, 1 drivers
v0x5fbd621997c0_0 .net "c_o", 0 0, L_0x5fbd621bcbd0;  alias, 1 drivers
v0x5fbd62199890_0 .net "in_a", 0 0, L_0x5fbd621bc6b0;  alias, 1 drivers
v0x5fbd62199950_0 .net "in_b", 0 0, L_0x5fbd621bd2b0;  alias, 1 drivers
v0x5fbd62199a60_0 .net "s", 0 0, L_0x5fbd621bcdd0;  alias, 1 drivers
v0x5fbd62199b20_0 .net "w0", 0 0, L_0x5fbd621bc810;  1 drivers
v0x5fbd62199be0_0 .net "w1", 0 0, L_0x5fbd621bc970;  1 drivers
S_0x5fbd6219a350 .scope module, "ma32" "ma_ele_1b" 8 134, 4 2 0, S_0x5fbd62189e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x5fbd621bd6c0/d .functor AND 1, L_0x5fbd621bdea0, L_0x5fbd621bdf90, C4<1>, C4<1>;
L_0x5fbd621bd6c0 .delay 1 (1000,1000,1000) L_0x5fbd621bd6c0/d;
v0x5fbd6219afc0_0 .net "c_i", 0 0, L_0x5fbd621be400;  1 drivers
v0x5fbd6219b080_0 .net "c_o", 0 0, L_0x5fbd621bdb40;  1 drivers
v0x5fbd6219b150_0 .net "s_i", 0 0, L_0x5fbd621be240;  1 drivers
v0x5fbd6219b250_0 .net "s_o", 0 0, L_0x5fbd621bdd40;  1 drivers
v0x5fbd6219b320_0 .net "x_i", 0 0, L_0x5fbd621bdea0;  1 drivers
v0x5fbd6219b410_0 .net "x_y", 0 0, L_0x5fbd621bd6c0;  1 drivers
v0x5fbd6219b4b0_0 .net "y_i", 0 0, L_0x5fbd621bdf90;  1 drivers
S_0x5fbd6219a5d0 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd6219a350;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621bd780/d .functor XOR 1, L_0x5fbd621bd6c0, L_0x5fbd621be240, C4<0>, C4<0>;
L_0x5fbd621bd780 .delay 1 (3000,3000,3000) L_0x5fbd621bd780/d;
L_0x5fbd621bd8e0/d .functor AND 1, L_0x5fbd621bd6c0, L_0x5fbd621be240, C4<1>, C4<1>;
L_0x5fbd621bd8e0 .delay 1 (1000,1000,1000) L_0x5fbd621bd8e0/d;
L_0x5fbd621bda30 .functor AND 1, L_0x5fbd621be400, L_0x5fbd621bd780, C4<1>, C4<1>;
L_0x5fbd621bdb40/d .functor OR 1, L_0x5fbd621bd8e0, L_0x5fbd621bda30, C4<0>, C4<0>;
L_0x5fbd621bdb40 .delay 1 (4000,4000,4000) L_0x5fbd621bdb40/d;
L_0x5fbd621bdd40/d .functor XOR 1, L_0x5fbd621be400, L_0x5fbd621bd780, C4<0>, C4<0>;
L_0x5fbd621bdd40 .delay 1 (3000,3000,3000) L_0x5fbd621bdd40/d;
v0x5fbd6219a880_0 .net *"_ivl_4", 0 0, L_0x5fbd621bda30;  1 drivers
v0x5fbd6219a980_0 .net "c_i", 0 0, L_0x5fbd621be400;  alias, 1 drivers
v0x5fbd6219aa40_0 .net "c_o", 0 0, L_0x5fbd621bdb40;  alias, 1 drivers
v0x5fbd6219ab10_0 .net "in_a", 0 0, L_0x5fbd621bd6c0;  alias, 1 drivers
v0x5fbd6219abd0_0 .net "in_b", 0 0, L_0x5fbd621be240;  alias, 1 drivers
v0x5fbd6219ace0_0 .net "s", 0 0, L_0x5fbd621bdd40;  alias, 1 drivers
v0x5fbd6219ada0_0 .net "w0", 0 0, L_0x5fbd621bd780;  1 drivers
v0x5fbd6219ae60_0 .net "w1", 0 0, L_0x5fbd621bd8e0;  1 drivers
S_0x5fbd6219b5d0 .scope module, "ma33" "ma_ele_1b" 8 142, 4 2 0, S_0x5fbd62189e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x5fbd621be790/d .functor AND 1, L_0x5fbd621bf1f0, L_0x5fbd621bf2e0, C4<1>, C4<1>;
L_0x5fbd621be790 .delay 1 (1000,1000,1000) L_0x5fbd621be790/d;
v0x5fbd6219c240_0 .net "c_i", 0 0, L_0x5fbd621bf650;  1 drivers
v0x5fbd6219c300_0 .net "c_o", 0 0, L_0x5fbd621beb70;  1 drivers
L_0x7ac2c0786528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fbd6219c3d0_0 .net "s_i", 0 0, L_0x7ac2c0786528;  1 drivers
v0x5fbd6219c4d0_0 .net "s_o", 0 0, L_0x5fbd621bed70;  1 drivers
v0x5fbd6219c5a0_0 .net "x_i", 0 0, L_0x5fbd621bf1f0;  1 drivers
v0x5fbd6219c690_0 .net "x_y", 0 0, L_0x5fbd621be790;  1 drivers
v0x5fbd6219c730_0 .net "y_i", 0 0, L_0x5fbd621bf2e0;  1 drivers
S_0x5fbd6219b850 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd6219b5d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621be850/d .functor XOR 1, L_0x5fbd621be790, L_0x7ac2c0786528, C4<0>, C4<0>;
L_0x5fbd621be850 .delay 1 (3000,3000,3000) L_0x5fbd621be850/d;
L_0x5fbd621be910/d .functor AND 1, L_0x5fbd621be790, L_0x7ac2c0786528, C4<1>, C4<1>;
L_0x5fbd621be910 .delay 1 (1000,1000,1000) L_0x5fbd621be910/d;
L_0x5fbd621bea60 .functor AND 1, L_0x5fbd621bf650, L_0x5fbd621be850, C4<1>, C4<1>;
L_0x5fbd621beb70/d .functor OR 1, L_0x5fbd621be910, L_0x5fbd621bea60, C4<0>, C4<0>;
L_0x5fbd621beb70 .delay 1 (4000,4000,4000) L_0x5fbd621beb70/d;
L_0x5fbd621bed70/d .functor XOR 1, L_0x5fbd621bf650, L_0x5fbd621be850, C4<0>, C4<0>;
L_0x5fbd621bed70 .delay 1 (3000,3000,3000) L_0x5fbd621bed70/d;
v0x5fbd6219bb00_0 .net *"_ivl_4", 0 0, L_0x5fbd621bea60;  1 drivers
v0x5fbd6219bc00_0 .net "c_i", 0 0, L_0x5fbd621bf650;  alias, 1 drivers
v0x5fbd6219bcc0_0 .net "c_o", 0 0, L_0x5fbd621beb70;  alias, 1 drivers
v0x5fbd6219bd90_0 .net "in_a", 0 0, L_0x5fbd621be790;  alias, 1 drivers
v0x5fbd6219be50_0 .net "in_b", 0 0, L_0x7ac2c0786528;  alias, 1 drivers
v0x5fbd6219bf60_0 .net "s", 0 0, L_0x5fbd621bed70;  alias, 1 drivers
v0x5fbd6219c020_0 .net "w0", 0 0, L_0x5fbd621be850;  1 drivers
v0x5fbd6219c0e0_0 .net "w1", 0 0, L_0x5fbd621be910;  1 drivers
S_0x5fbd6219c850 .scope module, "ma40" "ma_ele_1b" 8 152, 4 2 0, S_0x5fbd62189e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x7ac2c0786570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7ac2c07865b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5fbd621bf780/d .functor AND 1, L_0x7ac2c0786570, L_0x7ac2c07865b8, C4<1>, C4<1>;
L_0x5fbd621bf780 .delay 1 (1000,1000,1000) L_0x5fbd621bf780/d;
v0x5fbd6219d5d0_0 .net "c_i", 0 0, L_0x5fbd621c0330;  1 drivers
v0x5fbd6219d690_0 .net "c_o", 0 0, L_0x5fbd621bfc00;  1 drivers
v0x5fbd6219d760_0 .net "s_i", 0 0, L_0x5fbd621c0000;  1 drivers
v0x5fbd6219d860_0 .net "s_o", 0 0, L_0x5fbd621bfe00;  1 drivers
v0x5fbd6219d930_0 .net "x_i", 0 0, L_0x7ac2c0786570;  1 drivers
v0x5fbd6219da20_0 .net "x_y", 0 0, L_0x5fbd621bf780;  1 drivers
v0x5fbd6219dac0_0 .net "y_i", 0 0, L_0x7ac2c07865b8;  1 drivers
S_0x5fbd6219cbe0 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd6219c850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621bf840/d .functor XOR 1, L_0x5fbd621bf780, L_0x5fbd621c0000, C4<0>, C4<0>;
L_0x5fbd621bf840 .delay 1 (3000,3000,3000) L_0x5fbd621bf840/d;
L_0x5fbd621bf9a0/d .functor AND 1, L_0x5fbd621bf780, L_0x5fbd621c0000, C4<1>, C4<1>;
L_0x5fbd621bf9a0 .delay 1 (1000,1000,1000) L_0x5fbd621bf9a0/d;
L_0x5fbd621bfaf0 .functor AND 1, L_0x5fbd621c0330, L_0x5fbd621bf840, C4<1>, C4<1>;
L_0x5fbd621bfc00/d .functor OR 1, L_0x5fbd621bf9a0, L_0x5fbd621bfaf0, C4<0>, C4<0>;
L_0x5fbd621bfc00 .delay 1 (4000,4000,4000) L_0x5fbd621bfc00/d;
L_0x5fbd621bfe00/d .functor XOR 1, L_0x5fbd621c0330, L_0x5fbd621bf840, C4<0>, C4<0>;
L_0x5fbd621bfe00 .delay 1 (3000,3000,3000) L_0x5fbd621bfe00/d;
v0x5fbd6219ce90_0 .net *"_ivl_4", 0 0, L_0x5fbd621bfaf0;  1 drivers
v0x5fbd6219cf90_0 .net "c_i", 0 0, L_0x5fbd621c0330;  alias, 1 drivers
v0x5fbd6219d050_0 .net "c_o", 0 0, L_0x5fbd621bfc00;  alias, 1 drivers
v0x5fbd6219d120_0 .net "in_a", 0 0, L_0x5fbd621bf780;  alias, 1 drivers
v0x5fbd6219d1e0_0 .net "in_b", 0 0, L_0x5fbd621c0000;  alias, 1 drivers
v0x5fbd6219d2f0_0 .net "s", 0 0, L_0x5fbd621bfe00;  alias, 1 drivers
v0x5fbd6219d3b0_0 .net "w0", 0 0, L_0x5fbd621bf840;  1 drivers
v0x5fbd6219d470_0 .net "w1", 0 0, L_0x5fbd621bf9a0;  1 drivers
S_0x5fbd6219dbe0 .scope module, "ma41" "ma_ele_1b" 8 160, 4 2 0, S_0x5fbd62189e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x7ac2c0786600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5fbd621c0460/d .functor AND 1, L_0x5fbd621c0ce0, L_0x7ac2c0786600, C4<1>, C4<1>;
L_0x5fbd621c0460 .delay 1 (1000,1000,1000) L_0x5fbd621c0460/d;
v0x5fbd6219e850_0 .net "c_i", 0 0, L_0x5fbd621c1160;  1 drivers
v0x5fbd6219e910_0 .net "c_o", 0 0, L_0x5fbd621c0980;  1 drivers
v0x5fbd6219e9e0_0 .net "s_i", 0 0, L_0x5fbd621c1030;  1 drivers
v0x5fbd6219eae0_0 .net "s_o", 0 0, L_0x5fbd621c0b80;  1 drivers
v0x5fbd6219ebb0_0 .net "x_i", 0 0, L_0x5fbd621c0ce0;  1 drivers
v0x5fbd6219eca0_0 .net "x_y", 0 0, L_0x5fbd621c0460;  1 drivers
v0x5fbd6219ed40_0 .net "y_i", 0 0, L_0x7ac2c0786600;  1 drivers
S_0x5fbd6219de60 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd6219dbe0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621c05c0/d .functor XOR 1, L_0x5fbd621c0460, L_0x5fbd621c1030, C4<0>, C4<0>;
L_0x5fbd621c05c0 .delay 1 (3000,3000,3000) L_0x5fbd621c05c0/d;
L_0x5fbd621c0720/d .functor AND 1, L_0x5fbd621c0460, L_0x5fbd621c1030, C4<1>, C4<1>;
L_0x5fbd621c0720 .delay 1 (1000,1000,1000) L_0x5fbd621c0720/d;
L_0x5fbd621c0870 .functor AND 1, L_0x5fbd621c1160, L_0x5fbd621c05c0, C4<1>, C4<1>;
L_0x5fbd621c0980/d .functor OR 1, L_0x5fbd621c0720, L_0x5fbd621c0870, C4<0>, C4<0>;
L_0x5fbd621c0980 .delay 1 (4000,4000,4000) L_0x5fbd621c0980/d;
L_0x5fbd621c0b80/d .functor XOR 1, L_0x5fbd621c1160, L_0x5fbd621c05c0, C4<0>, C4<0>;
L_0x5fbd621c0b80 .delay 1 (3000,3000,3000) L_0x5fbd621c0b80/d;
v0x5fbd6219e110_0 .net *"_ivl_4", 0 0, L_0x5fbd621c0870;  1 drivers
v0x5fbd6219e210_0 .net "c_i", 0 0, L_0x5fbd621c1160;  alias, 1 drivers
v0x5fbd6219e2d0_0 .net "c_o", 0 0, L_0x5fbd621c0980;  alias, 1 drivers
v0x5fbd6219e3a0_0 .net "in_a", 0 0, L_0x5fbd621c0460;  alias, 1 drivers
v0x5fbd6219e460_0 .net "in_b", 0 0, L_0x5fbd621c1030;  alias, 1 drivers
v0x5fbd6219e570_0 .net "s", 0 0, L_0x5fbd621c0b80;  alias, 1 drivers
v0x5fbd6219e630_0 .net "w0", 0 0, L_0x5fbd621c05c0;  1 drivers
v0x5fbd6219e6f0_0 .net "w1", 0 0, L_0x5fbd621c0720;  1 drivers
S_0x5fbd6219ee60 .scope module, "ma42" "ma_ele_1b" 8 168, 4 2 0, S_0x5fbd62189e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x7ac2c0786648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5fbd621c14b0/d .functor AND 1, L_0x5fbd621c1c90, L_0x7ac2c0786648, C4<1>, C4<1>;
L_0x5fbd621c14b0 .delay 1 (1000,1000,1000) L_0x5fbd621c14b0/d;
v0x5fbd6219fad0_0 .net "c_i", 0 0, L_0x5fbd621c2210;  1 drivers
v0x5fbd6219fb90_0 .net "c_o", 0 0, L_0x5fbd621c1930;  1 drivers
v0x5fbd6219fc60_0 .net "s_i", 0 0, L_0x5fbd621c1e20;  1 drivers
v0x5fbd6219fd60_0 .net "s_o", 0 0, L_0x5fbd621c1b30;  1 drivers
v0x5fbd6219fe30_0 .net "x_i", 0 0, L_0x5fbd621c1c90;  1 drivers
v0x5fbd6219ff20_0 .net "x_y", 0 0, L_0x5fbd621c14b0;  1 drivers
v0x5fbd6219ffc0_0 .net "y_i", 0 0, L_0x7ac2c0786648;  1 drivers
S_0x5fbd6219f0e0 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd6219ee60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621c1570/d .functor XOR 1, L_0x5fbd621c14b0, L_0x5fbd621c1e20, C4<0>, C4<0>;
L_0x5fbd621c1570 .delay 1 (3000,3000,3000) L_0x5fbd621c1570/d;
L_0x5fbd621c16d0/d .functor AND 1, L_0x5fbd621c14b0, L_0x5fbd621c1e20, C4<1>, C4<1>;
L_0x5fbd621c16d0 .delay 1 (1000,1000,1000) L_0x5fbd621c16d0/d;
L_0x5fbd621c1820 .functor AND 1, L_0x5fbd621c2210, L_0x5fbd621c1570, C4<1>, C4<1>;
L_0x5fbd621c1930/d .functor OR 1, L_0x5fbd621c16d0, L_0x5fbd621c1820, C4<0>, C4<0>;
L_0x5fbd621c1930 .delay 1 (4000,4000,4000) L_0x5fbd621c1930/d;
L_0x5fbd621c1b30/d .functor XOR 1, L_0x5fbd621c2210, L_0x5fbd621c1570, C4<0>, C4<0>;
L_0x5fbd621c1b30 .delay 1 (3000,3000,3000) L_0x5fbd621c1b30/d;
v0x5fbd6219f390_0 .net *"_ivl_4", 0 0, L_0x5fbd621c1820;  1 drivers
v0x5fbd6219f490_0 .net "c_i", 0 0, L_0x5fbd621c2210;  alias, 1 drivers
v0x5fbd6219f550_0 .net "c_o", 0 0, L_0x5fbd621c1930;  alias, 1 drivers
v0x5fbd6219f620_0 .net "in_a", 0 0, L_0x5fbd621c14b0;  alias, 1 drivers
v0x5fbd6219f6e0_0 .net "in_b", 0 0, L_0x5fbd621c1e20;  alias, 1 drivers
v0x5fbd6219f7f0_0 .net "s", 0 0, L_0x5fbd621c1b30;  alias, 1 drivers
v0x5fbd6219f8b0_0 .net "w0", 0 0, L_0x5fbd621c1570;  1 drivers
v0x5fbd6219f970_0 .net "w1", 0 0, L_0x5fbd621c16d0;  1 drivers
S_0x5fbd621a00e0 .scope module, "ma43" "ma_ele_1b" 8 176, 4 2 0, S_0x5fbd62189e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s_o";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /INPUT 1 "y_i";
    .port_info 4 /INPUT 1 "s_i";
    .port_info 5 /INPUT 1 "c_i";
L_0x7ac2c0786690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5fbd621c23d0/d .functor AND 1, L_0x5fbd621c2e90, L_0x7ac2c0786690, C4<1>, C4<1>;
L_0x5fbd621c23d0 .delay 1 (1000,1000,1000) L_0x5fbd621c23d0/d;
v0x5fbd621a0d50_0 .net "c_i", 0 0, L_0x5fbd621c32f0;  1 drivers
v0x5fbd621a0e10_0 .net "c_o", 0 0, L_0x5fbd621c27b0;  1 drivers
L_0x7ac2c07866d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fbd621a0ee0_0 .net "s_i", 0 0, L_0x7ac2c07866d8;  1 drivers
v0x5fbd621a0fe0_0 .net "s_o", 0 0, L_0x5fbd621c29b0;  1 drivers
v0x5fbd621a10b0_0 .net "x_i", 0 0, L_0x5fbd621c2e90;  1 drivers
v0x5fbd621a11a0_0 .net "x_y", 0 0, L_0x5fbd621c23d0;  1 drivers
v0x5fbd621a1240_0 .net "y_i", 0 0, L_0x7ac2c0786690;  1 drivers
S_0x5fbd621a0360 .scope module, "add_elem" "f_add_1b" 4 16, 5 2 0, S_0x5fbd621a00e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c_o";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "c_i";
L_0x5fbd621c2490/d .functor XOR 1, L_0x5fbd621c23d0, L_0x7ac2c07866d8, C4<0>, C4<0>;
L_0x5fbd621c2490 .delay 1 (3000,3000,3000) L_0x5fbd621c2490/d;
L_0x5fbd621c2550/d .functor AND 1, L_0x5fbd621c23d0, L_0x7ac2c07866d8, C4<1>, C4<1>;
L_0x5fbd621c2550 .delay 1 (1000,1000,1000) L_0x5fbd621c2550/d;
L_0x5fbd621c26a0 .functor AND 1, L_0x5fbd621c32f0, L_0x5fbd621c2490, C4<1>, C4<1>;
L_0x5fbd621c27b0/d .functor OR 1, L_0x5fbd621c2550, L_0x5fbd621c26a0, C4<0>, C4<0>;
L_0x5fbd621c27b0 .delay 1 (4000,4000,4000) L_0x5fbd621c27b0/d;
L_0x5fbd621c29b0/d .functor XOR 1, L_0x5fbd621c32f0, L_0x5fbd621c2490, C4<0>, C4<0>;
L_0x5fbd621c29b0 .delay 1 (3000,3000,3000) L_0x5fbd621c29b0/d;
v0x5fbd621a0610_0 .net *"_ivl_4", 0 0, L_0x5fbd621c26a0;  1 drivers
v0x5fbd621a0710_0 .net "c_i", 0 0, L_0x5fbd621c32f0;  alias, 1 drivers
v0x5fbd621a07d0_0 .net "c_o", 0 0, L_0x5fbd621c27b0;  alias, 1 drivers
v0x5fbd621a08a0_0 .net "in_a", 0 0, L_0x5fbd621c23d0;  alias, 1 drivers
v0x5fbd621a0960_0 .net "in_b", 0 0, L_0x7ac2c07866d8;  alias, 1 drivers
v0x5fbd621a0a70_0 .net "s", 0 0, L_0x5fbd621c29b0;  alias, 1 drivers
v0x5fbd621a0b30_0 .net "w0", 0 0, L_0x5fbd621c2490;  1 drivers
v0x5fbd621a0bf0_0 .net "w1", 0 0, L_0x5fbd621c2550;  1 drivers
    .scope S_0x5fbd6209b760;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5fbd621a3040_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fbd621a2e20_0, 0, 1;
    %vpi_call 2 45 "$dumpfile", "tb_dut.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5fbd6209b760 {0 0 0};
    %delay 52000000, 0;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5fbd6209b760;
T_1 ;
    %wait E_0x5fbd62025fc0;
    %vpi_call 2 52 "$display", "a: %d   b: %d   o: %d   cla_o: %d   csa_o: %d   rca?: %b   cla?: %b   csa?: %b", v0x5fbd621a2b40_0, v0x5fbd621a2c00_0, v0x5fbd621a3310_0, v0x5fbd621a2cc0_0, v0x5fbd621a2ee0_0, v0x5fbd621a34c0_0, v0x5fbd621a2d80_0, v0x5fbd621a2fa0_0 {0 0 0};
    %delay 50000, 0;
    %load/vec4 v0x5fbd621a2e20_0;
    %inv;
    %assign/vec4 v0x5fbd621a2e20_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5fbd6209b760;
T_2 ;
    %wait E_0x5fbd62025b40;
    %load/vec4 v0x5fbd621a3120_0;
    %assign/vec4 v0x5fbd621a3040_0, 0;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "test.v";
    "./src/ma_mul_4b.v";
    "./src/ma_ele_1b.v";
    "./src/f_add_1b.v";
    "./src/mul_4x4.v";
    "./src/cla_add_4b.v";
    "./src/csa_mul_4b.v";
