// Seed: 1543483454
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output tri id_4;
  inout wire id_3;
  assign module_1.id_8 = 0;
  inout wire id_2;
  output wire id_1;
  assign id_4 = id_5 ? -1 : id_6;
endmodule
module module_0 (
    input supply0 id_0,
    input tri id_1,
    output tri1 id_2,
    output wor id_3,
    output wire id_4,
    input tri id_5,
    output tri1 id_6,
    input tri1 id_7,
    input supply0 id_8,
    input tri0 id_9,
    input wire id_10,
    input uwire id_11,
    input uwire id_12,
    output uwire id_13,
    input supply1 id_14,
    output tri1 id_15,
    output supply0 id_16,
    output tri0 id_17,
    input wand id_18,
    input tri id_19,
    input wand id_20,
    output uwire id_21,
    input wor id_22,
    input supply0 id_23,
    input wor sample,
    input wand id_25,
    output wor id_26,
    input supply0 id_27,
    input supply0 id_28,
    input supply1 id_29,
    input supply0 module_1,
    input wor id_31,
    input wor id_32,
    input uwire id_33,
    input wor id_34,
    input tri1 id_35
    , id_42,
    input wand id_36,
    input tri id_37,
    output supply0 id_38,
    input uwire id_39,
    input wor id_40
    , id_43
);
  module_0 modCall_1 (
      id_43,
      id_42,
      id_43,
      id_43,
      id_42,
      id_43
  );
  wire id_44;
  wire id_45;
  assign id_42 = -1;
  nand primCall (
      id_4,
      id_14,
      id_7,
      id_31,
      id_1,
      id_36,
      id_43,
      id_18,
      id_32,
      id_12,
      id_23,
      id_35,
      id_19,
      id_39,
      id_10,
      id_42,
      id_0,
      id_5,
      id_9,
      id_8,
      id_20,
      id_33,
      id_11,
      id_40,
      id_22,
      id_29,
      id_37
  );
endmodule
