var structGPUCA__NAMESPACE_1_1gpu_1_1TPCPadGainCalib =
[
    [ "TPCPadGainCalib", "d1/de5/structGPUCA__NAMESPACE_1_1gpu_1_1TPCPadGainCalib.html#a6d37fc978be0b690f855c18871e31171", null ],
    [ "TPCPadGainCalib", "d1/de5/structGPUCA__NAMESPACE_1_1gpu_1_1TPCPadGainCalib.html#a2f5427868806da1465956cc5f02ccfc9", null ],
    [ "GPUdi", "d1/de5/structGPUCA__NAMESPACE_1_1gpu_1_1TPCPadGainCalib.html#a1d7c260d225616dfd86f94323e534c52", null ],
    [ "GPUdi", "d1/de5/structGPUCA__NAMESPACE_1_1gpu_1_1TPCPadGainCalib.html#a152c8eddec672fbe7be1d21fd9feddde", null ],
    [ "c", "d1/de5/structGPUCA__NAMESPACE_1_1gpu_1_1TPCPadGainCalib.html#a359ae822f2c03455377710b87d98009e", null ],
    [ "mGainCorrection", "d1/de5/structGPUCA__NAMESPACE_1_1gpu_1_1TPCPadGainCalib.html#a2a52a0ead4e568394172941b20986ab2", null ],
    [ "mPadOffsetPerRow", "d1/de5/structGPUCA__NAMESPACE_1_1gpu_1_1TPCPadGainCalib.html#aaa81ae7b6df576e36cb92f903302c3c4", null ],
    [ "pad", "d1/de5/structGPUCA__NAMESPACE_1_1gpu_1_1TPCPadGainCalib.html#a912025aff26aeed7af6b4ea3002d4a71", null ],
    [ "pad", "d1/de5/structGPUCA__NAMESPACE_1_1gpu_1_1TPCPadGainCalib.html#acefa05f662d2ba9c9f01e7cbc01bbe95", null ],
    [ "row", "d1/de5/structGPUCA__NAMESPACE_1_1gpu_1_1TPCPadGainCalib.html#a4eb9b3d8ecce7dd5f17742176fb5c3b6", null ]
];