{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718424809854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718424809854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 14 21:13:29 2024 " "Processing started: Fri Jun 14 21:13:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718424809854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1718424809854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1718424809854 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1718424810068 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1718424810068 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finish FINISH shuffle_memory_with_key.sv(6) " "Verilog HDL Declaration information at shuffle_memory_with_key.sv(6): object \"finish\" differs only in case from object \"FINISH\" in the same scope" {  } { { "Our Code/shuffle_memory_with_key.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/Our Code/shuffle_memory_with_key.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1718424815370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "our code/shuffle_memory_with_key.sv 1 1 " "Found 1 design units, including 1 entities, in source file our code/shuffle_memory_with_key.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shuffle_memory_with_key " "Found entity 1: shuffle_memory_with_key" {  } { { "Our Code/shuffle_memory_with_key.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/Our Code/shuffle_memory_with_key.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718424815371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718424815371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "our code/shared_s_access.sv 1 1 " "Found 1 design units, including 1 entities, in source file our code/shared_s_access.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shared_s_access " "Found entity 1: shared_s_access" {  } { { "Our Code/shared_s_access.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/Our Code/shared_s_access.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718424815372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718424815372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "our code/s_memory_init_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file our code/s_memory_init_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 s_memory_init_tb " "Found entity 1: s_memory_init_tb" {  } { { "Our Code/s_memory_init_tb.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/Our Code/s_memory_init_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718424815373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718424815373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START s_memory_init.sv(8) " "Verilog HDL Declaration information at s_memory_init.sv(8): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "Our Code/s_memory_init.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/Our Code/s_memory_init.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1718424815373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finish FINISH s_memory_init.sv(10) " "Verilog HDL Declaration information at s_memory_init.sv(10): object \"finish\" differs only in case from object \"FINISH\" in the same scope" {  } { { "Our Code/s_memory_init.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/Our Code/s_memory_init.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1718424815374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "our code/s_memory_init.sv 1 1 " "Found 1 design units, including 1 entities, in source file our code/s_memory_init.sv" { { "Info" "ISGN_ENTITY_NAME" "1 s_memory_init " "Found entity 1: s_memory_init" {  } { { "Our Code/s_memory_init.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/Our Code/s_memory_init.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718424815374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718424815374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "our code/rc4_decryptor.sv 1 1 " "Found 1 design units, including 1 entities, in source file our code/rc4_decryptor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rc4_decryptor " "Found entity 1: rc4_decryptor" {  } { { "Our Code/rc4_decryptor.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/Our Code/rc4_decryptor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718424815375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718424815375 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_crack START_CRACK ksa.sv(28) " "Verilog HDL Declaration information at ksa.sv(28): object \"start_crack\" differs only in case from object \"START_CRACK\" in the same scope" {  } { { "Our Code/ksa.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/Our Code/ksa.sv" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1718424815376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "our code/ksa.sv 1 1 " "Found 1 design units, including 1 entities, in source file our code/ksa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa " "Found entity 1: ksa" {  } { { "Our Code/ksa.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/Our Code/ksa.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718424815376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718424815376 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "decode_finish DECODE_FINISH decoder_core_control.sv(19) " "Verilog HDL Declaration information at decoder_core_control.sv(19): object \"decode_finish\" differs only in case from object \"DECODE_FINISH\" in the same scope" {  } { { "Our Code/decoder_core_control.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/Our Code/decoder_core_control.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1718424815376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "our code/decoder_core_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file our code/decoder_core_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_core_control " "Found entity 1: decoder_core_control" {  } { { "Our Code/decoder_core_control.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/Our Code/decoder_core_control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718424815377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718424815377 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 decode.sv(25) " "Verilog HDL Expression warning at decode.sv(25): truncated literal to match 5 bits" {  } { { "Our Code/decode.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/Our Code/decode.sv" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1718424815377 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finish FINISH decode.sv(8) " "Verilog HDL Declaration information at decode.sv(8): object \"finish\" differs only in case from object \"FINISH\" in the same scope" {  } { { "Our Code/decode.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/Our Code/decode.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1718424815378 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fail FAIL decode.sv(9) " "Verilog HDL Declaration information at decode.sv(9): object \"fail\" differs only in case from object \"FAIL\" in the same scope" {  } { { "Our Code/decode.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/Our Code/decode.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1718424815378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "our code/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file our code/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "Our Code/decode.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/Our Code/decode.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718424815378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718424815378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encrypted_memory_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file encrypted_memory_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 encrypted_memory " "Found entity 1: encrypted_memory" {  } { { "encrypted_memory_bb.v" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/encrypted_memory_bb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718424815379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718424815379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.v" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/SevenSegmentDisplayDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718424815379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718424815379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file s_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_memory " "Found entity 1: s_memory" {  } { { "s_memory.v" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/s_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718424815380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718424815380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrypted_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file decrypted_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 decrypted_memory " "Found entity 1: decrypted_memory" {  } { { "decrypted_memory.v" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/decrypted_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718424815382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718424815382 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "encrypted_memory encrypted_memory.v(40) " "Verilog HDL error at encrypted_memory.v(40): module \"encrypted_memory\" cannot be declared more than once" {  } { { "encrypted_memory.v" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/encrypted_memory.v" 40 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Design Software" 0 -1 1718424815382 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "encrypted_memory encrypted_memory_bb.v(35) " "HDL info at encrypted_memory_bb.v(35): see declaration for object \"encrypted_memory\"" {  } { { "encrypted_memory_bb.v" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/encrypted_memory_bb.v" 35 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Design Software" 0 -1 1718424815382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encrypted_memory.v 0 0 " "Found 0 design units, including 0 entities, in source file encrypted_memory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718424815383 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4.map.smsg " "Generated suppressed messages file C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1718424815400 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718424815406 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 14 21:13:35 2024 " "Processing ended: Fri Jun 14 21:13:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718424815406 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718424815406 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718424815406 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1718424815406 ""}
