// Seed: 3813198758
module module_0 (
    output wand id_0,
    output wire id_1,
    output tri0 id_2,
    input wire id_3,
    input tri0 id_4,
    output tri0 id_5,
    input supply0 id_6,
    output wand id_7,
    output tri1 id_8,
    output tri0 id_9
);
  initial $signed(5);
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    output logic id_2
);
  always @((1'b0) or id_0) begin : LABEL_0
    if (1) id_2 <= 1 != id_0;
  end
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1
  );
endmodule
