// Seed: 3545714654
module module_0 (
    output uwire id_0
);
  logic [7:0] id_2 = id_2[1];
  always #1 $display;
  tri0 id_3 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    output wand id_2,
    input wor id_3,
    input wire id_4,
    output uwire id_5,
    input supply0 id_6,
    input wire id_7,
    input wor id_8,
    output supply0 id_9,
    input uwire id_10,
    input supply0 id_11
);
  assign id_2 = 1;
  wire id_13;
  module_0(
      id_0
  );
endmodule
