
*** Running vivado
    with args -log top_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Mar 26 23:02:03 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_hls_0_mklxso4z/project_StreamingDataflowPartition_0_IODMA_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_emre/vivado_stitch_proj_61b0zrs7/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_738qp6bw/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_LabelSelect_hls_0_iqxs4bjv/project_StreamingDataflowPartition_1_LabelSelect_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_emre/vivado_stitch_proj_xklav3le/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/emre/Documents/finn/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_2_IODMA_hls_0_8mzee8u5/project_StreamingDataflowPartition_2_IODMA_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_emre/vivado_stitch_proj_95_s4omm/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top top_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/top_StreamingDataflowPartition_1_0.dcp' for cell 'top_i/StreamingDataflowPartition_1'
INFO: [Project 1-454] Reading design checkpoint '/tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_idma0_0/top_idma0_0.dcp' for cell 'top_i/idma0'
INFO: [Project 1-454] Reading design checkpoint '/tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/top_odma0_0.dcp' for cell 'top_i/odma0'
INFO: [Project 1-454] Reading design checkpoint '/tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_rst_zynq_ps_50M_0/top_rst_zynq_ps_50M_0.dcp' for cell 'top_i/rst_zynq_ps_50M'
INFO: [Project 1-454] Reading design checkpoint '/tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_smartconnect_0_0/top_smartconnect_0_0.dcp' for cell 'top_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint '/tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_system_ila_0_0/top_system_ila_0_0.dcp' for cell 'top_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_zynq_ps_0/top_zynq_ps_0.dcp' for cell 'top_i/zynq_ps'
INFO: [Project 1-454] Reading design checkpoint '/tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_axi_interconnect_0_imp_xbar_0/top_axi_interconnect_0_imp_xbar_0.dcp' for cell 'top_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_axi_interconnect_0_imp_auto_pc_0/top_axi_interconnect_0_imp_auto_pc_0.dcp' for cell 'top_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1662.410 ; gain = 0.000 ; free physical = 1772 ; free virtual = 5144
INFO: [Netlist 29-17] Analyzing 2598 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: top_i/system_ila_0/inst/ila_lib UUID: 3313bff3-8a55-5272-bab4-c0c7e458d2e8 
Parsing XDC File [/tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_zynq_ps_0/top_zynq_ps_0.xdc] for cell 'top_i/zynq_ps/inst'
Finished Parsing XDC File [/tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_zynq_ps_0/top_zynq_ps_0.xdc] for cell 'top_i/zynq_ps/inst'
Parsing XDC File [/tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_smartconnect_0_0/bd_0/ip/ip_1/bd_acc6_psr_aclk_0_board.xdc] for cell 'top_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_smartconnect_0_0/bd_0/ip/ip_1/bd_acc6_psr_aclk_0_board.xdc] for cell 'top_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_smartconnect_0_0/bd_0/ip/ip_1/bd_acc6_psr_aclk_0.xdc] for cell 'top_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_smartconnect_0_0/bd_0/ip/ip_1/bd_acc6_psr_aclk_0.xdc] for cell 'top_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_smartconnect_0_0/smartconnect.xdc] for cell 'top_i/smartconnect_0/inst'
Finished Parsing XDC File [/tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_smartconnect_0_0/smartconnect.xdc] for cell 'top_i/smartconnect_0/inst'
Parsing XDC File [/tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_rst_zynq_ps_50M_0/top_rst_zynq_ps_50M_0_board.xdc] for cell 'top_i/rst_zynq_ps_50M/U0'
Finished Parsing XDC File [/tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_rst_zynq_ps_50M_0/top_rst_zynq_ps_50M_0_board.xdc] for cell 'top_i/rst_zynq_ps_50M/U0'
Parsing XDC File [/tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_rst_zynq_ps_50M_0/top_rst_zynq_ps_50M_0.xdc] for cell 'top_i/rst_zynq_ps_50M/U0'
Finished Parsing XDC File [/tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_rst_zynq_ps_50M_0/top_rst_zynq_ps_50M_0.xdc] for cell 'top_i/rst_zynq_ps_50M/U0'
Parsing XDC File [/tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'top_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'top_i/system_ila_0/inst/ila_lib/inst'
INFO: [Project 1-1714] 58 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2500.164 ; gain = 0.000 ; free physical = 1088 ; free virtual = 4479
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 452 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 276 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 172 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2500.164 ; gain = 1122.004 ; free physical = 1088 ; free virtual = 4479
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2500.164 ; gain = 0.000 ; free physical = 1089 ; free virtual = 4480

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Done building netlist checker database: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2765.992 ; gain = 0.000 ; free physical = 2148 ; free virtual = 4151
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2812.805 ; gain = 0.000 ; free physical = 2131 ; free virtual = 4134
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 13dc49333

Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 2812.805 ; gain = 66.656 ; free physical = 2131 ; free virtual = 4134
Phase 1.1 Core Generation And Design Setup | Checksum: 13dc49333

Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 2812.805 ; gain = 66.656 ; free physical = 2131 ; free virtual = 4134

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 13dc49333

Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 2812.805 ; gain = 66.656 ; free physical = 2131 ; free virtual = 4134
Phase 1 Initialization | Checksum: 13dc49333

Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 2812.805 ; gain = 66.656 ; free physical = 2131 ; free virtual = 4134

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 13dc49333

Time (s): cpu = 00:00:41 ; elapsed = 00:01:05 . Memory (MB): peak = 2812.805 ; gain = 66.656 ; free physical = 2126 ; free virtual = 4129

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 13dc49333

Time (s): cpu = 00:00:41 ; elapsed = 00:01:05 . Memory (MB): peak = 2812.805 ; gain = 66.656 ; free physical = 2118 ; free virtual = 4121
Phase 2 Timer Update And Timing Data Collection | Checksum: 13dc49333

Time (s): cpu = 00:00:41 ; elapsed = 00:01:05 . Memory (MB): peak = 2812.805 ; gain = 66.656 ; free physical = 2118 ; free virtual = 4121

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 6 inverters resulting in an inversion of 105 pins
INFO: [Opt 31-138] Pushed 22 inverter(s) to 115 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1046aca99

Time (s): cpu = 00:00:41 ; elapsed = 00:01:05 . Memory (MB): peak = 2812.805 ; gain = 66.656 ; free physical = 2118 ; free virtual = 4122
Retarget | Checksum: 1046aca99
INFO: [Opt 31-389] Phase Retarget created 342 cells and removed 399 cells
INFO: [Opt 31-1021] In phase Retarget, 125 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 10 inverter(s) to 17 load pin(s).
Phase 4 Constant propagation | Checksum: 18b7e28df

Time (s): cpu = 00:00:42 ; elapsed = 00:01:06 . Memory (MB): peak = 2812.805 ; gain = 66.656 ; free physical = 2118 ; free virtual = 4122
Constant propagation | Checksum: 18b7e28df
INFO: [Opt 31-389] Phase Constant propagation created 337 cells and removed 3500 cells
INFO: [Opt 31-1021] In phase Constant propagation, 109 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2812.805 ; gain = 0.000 ; free physical = 2118 ; free virtual = 4122
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.805 ; gain = 0.000 ; free physical = 2118 ; free virtual = 4122
Phase 5 Sweep | Checksum: bfec2bc2

Time (s): cpu = 00:00:43 ; elapsed = 00:01:07 . Memory (MB): peak = 2812.805 ; gain = 66.656 ; free physical = 2118 ; free virtual = 4122
Sweep | Checksum: bfec2bc2
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1153 cells
INFO: [Opt 31-1021] In phase Sweep, 1502 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: bfec2bc2

Time (s): cpu = 00:00:43 ; elapsed = 00:01:07 . Memory (MB): peak = 2844.820 ; gain = 98.672 ; free physical = 2118 ; free virtual = 4121
BUFG optimization | Checksum: bfec2bc2
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: bfec2bc2

Time (s): cpu = 00:00:43 ; elapsed = 00:01:07 . Memory (MB): peak = 2844.820 ; gain = 98.672 ; free physical = 2118 ; free virtual = 4121
Shift Register Optimization | Checksum: bfec2bc2
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Opt 31-1555] control_set_opt supports Versal devices only, and device 7z020 is unsupported

Phase 8 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 9 pins
Phase 8 Post Processing Netlist | Checksum: e562eaf4

Time (s): cpu = 00:00:43 ; elapsed = 00:01:07 . Memory (MB): peak = 2844.820 ; gain = 98.672 ; free physical = 2118 ; free virtual = 4121
Post Processing Netlist | Checksum: e562eaf4
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 117 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b1df0aa2

Time (s): cpu = 00:00:44 ; elapsed = 00:01:08 . Memory (MB): peak = 2844.820 ; gain = 98.672 ; free physical = 2118 ; free virtual = 4121

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2844.820 ; gain = 0.000 ; free physical = 2118 ; free virtual = 4121
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b1df0aa2

Time (s): cpu = 00:00:44 ; elapsed = 00:01:08 . Memory (MB): peak = 2844.820 ; gain = 98.672 ; free physical = 2118 ; free virtual = 4121
Phase 9 Finalization | Checksum: 1b1df0aa2

Time (s): cpu = 00:00:44 ; elapsed = 00:01:08 . Memory (MB): peak = 2844.820 ; gain = 98.672 ; free physical = 2118 ; free virtual = 4121
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             342  |             399  |                                            125  |
|  Constant propagation         |             337  |            3500  |                                            109  |
|  Sweep                        |               0  |            1153  |                                           1502  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                            117  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b1df0aa2

Time (s): cpu = 00:00:44 ; elapsed = 00:01:08 . Memory (MB): peak = 2844.820 ; gain = 98.672 ; free physical = 2118 ; free virtual = 4121

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2844.820 ; gain = 0.000 ; free physical = 2118 ; free virtual = 4121
Ending Netlist Obfuscation Task | Checksum: 1b1df0aa2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2844.820 ; gain = 0.000 ; free physical = 2118 ; free virtual = 4121
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:01:10 . Memory (MB): peak = 2844.820 ; gain = 344.656 ; free physical = 2118 ; free virtual = 4121
INFO: [Vivado 12-24828] Executing command : report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
Command: report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.runs/impl_1/top_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2882.031 ; gain = 6.461 ; free physical = 2073 ; free virtual = 4079
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.031 ; gain = 0.000 ; free physical = 2073 ; free virtual = 4079
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2892.070 ; gain = 10.039 ; free physical = 2058 ; free virtual = 4068
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2892.070 ; gain = 0.000 ; free physical = 2058 ; free virtual = 4068
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2892.070 ; gain = 0.000 ; free physical = 2058 ; free virtual = 4070
Write ShapeDB Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2892.070 ; gain = 16.500 ; free physical = 2058 ; free virtual = 4070
Write Physdb Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2892.070 ; gain = 16.500 ; free physical = 2058 ; free virtual = 4067
INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.runs/impl_1/top_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Vivado_Tcl 4-2302] The placer was invoked with the 'ExtraTimingOpt' directive.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2984.672 ; gain = 0.000 ; free physical = 1939 ; free virtual = 3947
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1381b0355

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2984.672 ; gain = 0.000 ; free physical = 1939 ; free virtual = 3947
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2984.672 ; gain = 0.000 ; free physical = 1939 ; free virtual = 3947

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11498a105

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2984.672 ; gain = 0.000 ; free physical = 1939 ; free virtual = 3948

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 117219baf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3023.715 ; gain = 39.043 ; free physical = 1923 ; free virtual = 3934

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 117219baf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3023.715 ; gain = 39.043 ; free physical = 1923 ; free virtual = 3934
Phase 1 Placer Initialization | Checksum: 117219baf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3023.715 ; gain = 39.043 ; free physical = 1923 ; free virtual = 3934

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f3a71718

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3027.715 ; gain = 43.043 ; free physical = 1979 ; free virtual = 3990

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19071a25c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3027.715 ; gain = 43.043 ; free physical = 1978 ; free virtual = 3989

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 19071a25c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3027.715 ; gain = 43.043 ; free physical = 1978 ; free virtual = 3989

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 194523cee

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 3036.621 ; gain = 51.949 ; free physical = 1987 ; free virtual = 3999

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 194523cee

Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 3036.621 ; gain = 51.949 ; free physical = 1987 ; free virtual = 3999

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 784 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 334 nets or LUTs. Breaked 0 LUT, combined 334 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3036.621 ; gain = 0.000 ; free physical = 1985 ; free virtual = 4001

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            334  |                   334  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            334  |                   334  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 23352f75c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 3036.621 ; gain = 51.949 ; free physical = 1985 ; free virtual = 4001
Phase 2.5 Global Place Phase2 | Checksum: 26b3c220c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 3036.621 ; gain = 51.949 ; free physical = 1981 ; free virtual = 3997
Phase 2 Global Placement | Checksum: 26b3c220c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 3036.621 ; gain = 51.949 ; free physical = 1981 ; free virtual = 3997

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1dde638ba

Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 3036.621 ; gain = 51.949 ; free physical = 1980 ; free virtual = 3996

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12d2b92b9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 3036.621 ; gain = 51.949 ; free physical = 1980 ; free virtual = 3996

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17444b7d4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 3036.621 ; gain = 51.949 ; free physical = 1980 ; free virtual = 3996

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 102043bdc

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 3036.621 ; gain = 51.949 ; free physical = 1980 ; free virtual = 3996

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1928e54cc

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 3036.621 ; gain = 51.949 ; free physical = 1971 ; free virtual = 3987

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: eabe006c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 3036.621 ; gain = 51.949 ; free physical = 1971 ; free virtual = 3987

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f6128d98

Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 3036.621 ; gain = 51.949 ; free physical = 1971 ; free virtual = 3987
Phase 3 Detail Placement | Checksum: 1f6128d98

Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 3036.621 ; gain = 51.949 ; free physical = 1971 ; free virtual = 3987

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f4446e62

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.972 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 16efcd50c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3071.418 ; gain = 0.000 ; free physical = 1932 ; free virtual = 3948
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 18cf68332

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3071.418 ; gain = 0.000 ; free physical = 1932 ; free virtual = 3948
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f4446e62

Time (s): cpu = 00:00:56 ; elapsed = 00:00:28 . Memory (MB): peak = 3071.418 ; gain = 86.746 ; free physical = 1932 ; free virtual = 3948

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.972. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 139bd92d1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:28 . Memory (MB): peak = 3071.418 ; gain = 86.746 ; free physical = 1932 ; free virtual = 3948

Time (s): cpu = 00:00:56 ; elapsed = 00:00:28 . Memory (MB): peak = 3071.418 ; gain = 86.746 ; free physical = 1932 ; free virtual = 3948
Phase 4.1 Post Commit Optimization | Checksum: 139bd92d1

Time (s): cpu = 00:00:57 ; elapsed = 00:00:28 . Memory (MB): peak = 3071.418 ; gain = 86.746 ; free physical = 1932 ; free virtual = 3948

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 139bd92d1

Time (s): cpu = 00:00:57 ; elapsed = 00:00:29 . Memory (MB): peak = 3071.418 ; gain = 86.746 ; free physical = 1932 ; free virtual = 3948

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 139bd92d1

Time (s): cpu = 00:00:57 ; elapsed = 00:00:29 . Memory (MB): peak = 3071.418 ; gain = 86.746 ; free physical = 1932 ; free virtual = 3948
Phase 4.3 Placer Reporting | Checksum: 139bd92d1

Time (s): cpu = 00:00:57 ; elapsed = 00:00:29 . Memory (MB): peak = 3071.418 ; gain = 86.746 ; free physical = 1932 ; free virtual = 3948

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3071.418 ; gain = 0.000 ; free physical = 1932 ; free virtual = 3948

Time (s): cpu = 00:00:57 ; elapsed = 00:00:29 . Memory (MB): peak = 3071.418 ; gain = 86.746 ; free physical = 1932 ; free virtual = 3948
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1eaa12ba2

Time (s): cpu = 00:00:58 ; elapsed = 00:00:29 . Memory (MB): peak = 3071.418 ; gain = 86.746 ; free physical = 1932 ; free virtual = 3948
Ending Placer Task | Checksum: 1c41614b6

Time (s): cpu = 00:00:58 ; elapsed = 00:00:29 . Memory (MB): peak = 3071.418 ; gain = 86.746 ; free physical = 1932 ; free virtual = 3948
101 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:30 . Memory (MB): peak = 3071.418 ; gain = 179.348 ; free physical = 1932 ; free virtual = 3948
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3071.418 ; gain = 0.000 ; free physical = 1913 ; free virtual = 3930
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3071.418 ; gain = 0.000 ; free physical = 1881 ; free virtual = 3900
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_wrapper_utilization_placed.rpt -pb top_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3074.910 ; gain = 3.492 ; free physical = 1843 ; free virtual = 3873
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3074.910 ; gain = 3.492 ; free physical = 1814 ; free virtual = 3865
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3074.910 ; gain = 0.000 ; free physical = 1822 ; free virtual = 3846
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3074.910 ; gain = 0.000 ; free physical = 1822 ; free virtual = 3847
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3074.910 ; gain = 0.000 ; free physical = 1822 ; free virtual = 3849
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3074.910 ; gain = 0.000 ; free physical = 1822 ; free virtual = 3847
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3074.910 ; gain = 3.492 ; free physical = 1822 ; free virtual = 3846
INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.runs/impl_1/top_wrapper_placed.dcp' has been generated.
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3074.910 ; gain = 0.000 ; free physical = 1784 ; free virtual = 3801
INFO: [Vivado_Tcl 4-2280] Estimated Timing Summary | WNS= 6.972 | TNS= 0.000 | WHS= -0.126 |
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-2291] Design worst hold slack (WHS) is greater than or equal to -0.250 ns. Hold fix optimization will be skipped.
 
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3099.707 ; gain = 15.891 ; free physical = 1756 ; free virtual = 3783
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3099.707 ; gain = 15.891 ; free physical = 1732 ; free virtual = 3783
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3099.707 ; gain = 0.000 ; free physical = 1732 ; free virtual = 3756
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3099.707 ; gain = 0.000 ; free physical = 1732 ; free virtual = 3756
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3099.707 ; gain = 0.000 ; free physical = 1732 ; free virtual = 3759
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3099.707 ; gain = 0.000 ; free physical = 1732 ; free virtual = 3757
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3099.707 ; gain = 15.891 ; free physical = 1732 ; free virtual = 3756
INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.runs/impl_1/top_wrapper_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e9122db3 ConstDB: 0 ShapeSum: c50a7413 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 5d941151 | NumContArr: 4fe625a7 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 232cc2c32

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3201.379 ; gain = 101.672 ; free physical = 1628 ; free virtual = 3647

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 232cc2c32

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3202.379 ; gain = 102.672 ; free physical = 1628 ; free virtual = 3647

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 232cc2c32

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3202.379 ; gain = 102.672 ; free physical = 1628 ; free virtual = 3647
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 25c94c4a0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 3239.395 ; gain = 139.688 ; free physical = 1588 ; free virtual = 3608
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.481  | TNS=0.000  | WHS=-0.203 | THS=-540.339|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2ed9527c5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 3239.395 ; gain = 139.688 ; free physical = 1588 ; free virtual = 3608
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.481  | TNS=0.000  | WHS=-0.127 | THS=-4.144 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 2c7239669

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 3255.395 ; gain = 155.688 ; free physical = 1586 ; free virtual = 3610

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 29522
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 29522
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2bd620dfb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 3255.395 ; gain = 155.688 ; free physical = 1572 ; free virtual = 3596

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2bd620dfb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 3255.395 ; gain = 155.688 ; free physical = 1572 ; free virtual = 3596

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1c685fa06

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 3255.395 ; gain = 155.688 ; free physical = 1568 ; free virtual = 3593
Phase 4 Initial Routing | Checksum: 1c685fa06

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 3255.395 ; gain = 155.688 ; free physical = 1568 ; free virtual = 3593

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 2497
 Number of Nodes with overlaps = 178
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.537  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2e63cafa4

Time (s): cpu = 00:00:53 ; elapsed = 00:00:26 . Memory (MB): peak = 3255.395 ; gain = 155.688 ; free physical = 1579 ; free virtual = 3604

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.537  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 257f25b9b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:27 . Memory (MB): peak = 3255.395 ; gain = 155.688 ; free physical = 1579 ; free virtual = 3604
Phase 5 Rip-up And Reroute | Checksum: 257f25b9b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:27 . Memory (MB): peak = 3255.395 ; gain = 155.688 ; free physical = 1579 ; free virtual = 3604

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 282606fee

Time (s): cpu = 00:00:56 ; elapsed = 00:00:27 . Memory (MB): peak = 3255.395 ; gain = 155.688 ; free physical = 1579 ; free virtual = 3604
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.537  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 2bcc93199

Time (s): cpu = 00:00:56 ; elapsed = 00:00:27 . Memory (MB): peak = 3255.395 ; gain = 155.688 ; free physical = 1579 ; free virtual = 3604

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2bcc93199

Time (s): cpu = 00:00:56 ; elapsed = 00:00:27 . Memory (MB): peak = 3255.395 ; gain = 155.688 ; free physical = 1579 ; free virtual = 3604
Phase 6 Delay and Skew Optimization | Checksum: 2bcc93199

Time (s): cpu = 00:00:57 ; elapsed = 00:00:27 . Memory (MB): peak = 3255.395 ; gain = 155.688 ; free physical = 1579 ; free virtual = 3604

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.537  | TNS=0.000  | WHS=0.026  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 265900f3c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:28 . Memory (MB): peak = 3255.395 ; gain = 155.688 ; free physical = 1579 ; free virtual = 3604
Phase 7 Post Hold Fix | Checksum: 265900f3c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:28 . Memory (MB): peak = 3255.395 ; gain = 155.688 ; free physical = 1579 ; free virtual = 3604

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.11458 %
  Global Horizontal Routing Utilization  = 7.60776 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 265900f3c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:28 . Memory (MB): peak = 3255.395 ; gain = 155.688 ; free physical = 1579 ; free virtual = 3604

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 265900f3c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:28 . Memory (MB): peak = 3255.395 ; gain = 155.688 ; free physical = 1579 ; free virtual = 3604

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2a307e82e

Time (s): cpu = 00:01:01 ; elapsed = 00:00:29 . Memory (MB): peak = 3255.395 ; gain = 155.688 ; free physical = 1576 ; free virtual = 3600

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2a307e82e

Time (s): cpu = 00:01:01 ; elapsed = 00:00:29 . Memory (MB): peak = 3255.395 ; gain = 155.688 ; free physical = 1576 ; free virtual = 3600

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=6.538  | TNS=0.000  | WHS=0.026  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 2c6d42e4e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:31 . Memory (MB): peak = 3255.395 ; gain = 155.688 ; free physical = 1575 ; free virtual = 3599
INFO: [Route 35-61] The design met the timing requirement.
Total Elapsed time in route_design: 31.13 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 161a66906

Time (s): cpu = 00:01:08 ; elapsed = 00:00:31 . Memory (MB): peak = 3255.395 ; gain = 155.688 ; free physical = 1575 ; free virtual = 3599
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 161a66906

Time (s): cpu = 00:01:09 ; elapsed = 00:00:31 . Memory (MB): peak = 3255.395 ; gain = 155.688 ; free physical = 1575 ; free virtual = 3599

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:32 . Memory (MB): peak = 3255.395 ; gain = 155.688 ; free physical = 1575 ; free virtual = 3600
INFO: [Vivado 12-24828] Executing command : report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
Command: report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.runs/impl_1/top_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.runs/impl_1/top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_wrapper_bus_skew_routed.rpt -pb top_wrapper_bus_skew_routed.pb -rpx top_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_wrapper_route_status.rpt -pb top_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Command: report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
149 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:39 ; elapsed = 00:00:13 . Memory (MB): peak = 3352.047 ; gain = 96.652 ; free physical = 1476 ; free virtual = 3503
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3352.047 ; gain = 0.000 ; free physical = 1476 ; free virtual = 3515
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3352.047 ; gain = 0.000 ; free physical = 1450 ; free virtual = 3510
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3352.047 ; gain = 0.000 ; free physical = 1450 ; free virtual = 3483
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3352.047 ; gain = 0.000 ; free physical = 1449 ; free virtual = 3488
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3352.047 ; gain = 0.000 ; free physical = 1449 ; free virtual = 3486
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3352.047 ; gain = 0.000 ; free physical = 1449 ; free virtual = 3484
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3352.047 ; gain = 0.000 ; free physical = 1449 ; free virtual = 3483
INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.runs/impl_1/top_wrapper_routed.dcp' has been generated.
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [Vivado_Tcl 4-2280] Estimated Timing Summary | WNS= 6.538 | TNS= 0.000 | WHS= 0.026 |
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-2291] Design worst hold slack (WHS) is greater than or equal to 0.000 ns. Hold fix optimization will be skipped.
 
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
160 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file top_wrapper_timing_summary_postroute_physopted.rpt -pb top_wrapper_timing_summary_postroute_physopted.pb -rpx top_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_wrapper_bus_skew_postroute_physopted.rpt -pb top_wrapper_bus_skew_postroute_physopted.pb -rpx top_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3352.047 ; gain = 0.000 ; free physical = 1453 ; free virtual = 3493
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3352.047 ; gain = 0.000 ; free physical = 1444 ; free virtual = 3504
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3352.047 ; gain = 0.000 ; free physical = 1452 ; free virtual = 3485
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3352.047 ; gain = 0.000 ; free physical = 1452 ; free virtual = 3490
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3352.047 ; gain = 0.000 ; free physical = 1452 ; free virtual = 3488
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3352.047 ; gain = 0.000 ; free physical = 1452 ; free virtual = 3486
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3352.047 ; gain = 0.000 ; free physical = 1452 ; free virtual = 3485
INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.runs/impl_1/top_wrapper_postroute_physopt.dcp' has been generated.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force top_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
195 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3704.426 ; gain = 272.312 ; free physical = 1085 ; free virtual = 3120
INFO: [Common 17-206] Exiting Vivado at Wed Mar 26 23:05:30 2025...
