
connect_debug_port u_ila_0_0/probe10 [get_nets [list {template_design_wrapper_i/template_design_i/axis_data_fifo_0_axis_rd_data_count[0]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_axis_rd_data_count[1]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_axis_rd_data_count[2]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_axis_rd_data_count[3]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_axis_rd_data_count[4]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_axis_rd_data_count[5]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_axis_rd_data_count[6]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_axis_rd_data_count[7]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_axis_rd_data_count[8]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_axis_rd_data_count[9]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_axis_rd_data_count[10]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_axis_rd_data_count[11]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_axis_rd_data_count[12]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_axis_rd_data_count[13]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_axis_rd_data_count[14]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_axis_rd_data_count[15]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_axis_rd_data_count[16]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_axis_rd_data_count[17]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_axis_rd_data_count[18]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_axis_rd_data_count[19]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_axis_rd_data_count[20]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_axis_rd_data_count[21]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_axis_rd_data_count[22]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_axis_rd_data_count[23]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_axis_rd_data_count[24]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_axis_rd_data_count[25]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_axis_rd_data_count[26]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_axis_rd_data_count[27]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_axis_rd_data_count[28]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_axis_rd_data_count[29]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_axis_rd_data_count[30]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_axis_rd_data_count[31]}]]
connect_debug_port u_ila_0_0/probe11 [get_nets [list {template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TDATA[0]} {template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TDATA[1]} {template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TDATA[2]} {template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TDATA[3]} {template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TDATA[4]} {template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TDATA[5]} {template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TDATA[6]} {template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TDATA[7]} {template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TDATA[8]} {template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TDATA[9]} {template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TDATA[10]} {template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TDATA[11]} {template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TDATA[12]} {template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TDATA[13]} {template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TDATA[14]} {template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TDATA[15]} {template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TDATA[16]} {template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TDATA[17]} {template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TDATA[18]} {template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TDATA[19]} {template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TDATA[20]} {template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TDATA[21]} {template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TDATA[22]} {template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TDATA[23]} {template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TDATA[24]} {template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TDATA[25]} {template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TDATA[26]} {template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TDATA[27]} {template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TDATA[28]} {template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TDATA[29]} {template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TDATA[30]} {template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TDATA[31]}]]
connect_debug_port u_ila_0_0/probe26 [get_nets [list template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TLAST]]
connect_debug_port u_ila_0_0/probe27 [get_nets [list template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TREADY]]
connect_debug_port u_ila_0_0/probe28 [get_nets [list template_design_wrapper_i/template_design_i/axis_register_slice_0_M_AXIS_TVALID]]
connect_debug_port u_ila_0_0/probe29 [get_nets [list template_design_wrapper_i/template_design_i/axis_register_slice_0_s_axis_tready]]
connect_debug_port u_ila_0_0/probe30 [get_nets [list template_design_wrapper_i/template_design_i/c_addsub_0_C_OUT]]
connect_debug_port u_ila_0_0/probe63 [get_nets [list template_design_wrapper_i/template_design_i/util_vector_logic_0_Res]]
connect_debug_port u_ila_0_0/probe64 [get_nets [list template_design_wrapper_i/template_design_i/util_vector_logic_1_Res]]

connect_debug_port u_ila_0/probe5 [get_nets [list {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[0]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[1]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[2]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[3]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[4]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[5]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[6]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[7]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[8]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[9]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[10]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[11]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[12]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[13]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[14]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[15]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[16]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[17]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[18]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[19]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[20]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[21]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[22]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[23]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[24]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[25]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[26]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[27]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[28]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[29]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[30]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[31]}]]
connect_debug_port u_ila_0/probe64 [get_nets [list template_design_wrapper_i/template_design_i/s_axis_1_TLAST]]
connect_debug_port u_ila_0/probe65 [get_nets [list template_design_wrapper_i/template_design_i/s_axis_1_TREADY]]
connect_debug_port u_ila_0/probe66 [get_nets [list template_design_wrapper_i/template_design_i/s_axis_1_TVALID]]

connect_debug_port u_ila_0_0/probe27 [get_nets [list template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_C_OUT]]

connect_debug_port u_ila_0/probe26 [get_nets [list {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TDATA[0]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TDATA[1]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TDATA[2]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TDATA[3]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TDATA[4]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TDATA[5]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TDATA[6]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TDATA[7]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TDATA[8]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TDATA[9]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TDATA[10]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TDATA[11]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TDATA[12]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TDATA[13]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TDATA[14]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TDATA[15]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TDATA[16]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TDATA[17]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TDATA[18]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TDATA[19]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TDATA[20]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TDATA[21]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TDATA[22]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TDATA[23]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TDATA[24]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TDATA[25]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TDATA[26]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TDATA[27]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TDATA[28]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TDATA[29]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TDATA[30]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TDATA[31]}]]
connect_debug_port u_ila_0/probe28 [get_nets [list template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TLAST]]
connect_debug_port u_ila_0/probe29 [get_nets [list template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TREADY]]
connect_debug_port u_ila_0/probe30 [get_nets [list template_design_wrapper_i/template_design_i/dma_stuff_0/Conn3_TVALID]]


create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0]]
set_property port_width 2 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWBURST[0]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWBURST[1]}]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWSIZE[0]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWSIZE[1]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWSIZE[2]}]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARPROT[0]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARPROT[1]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARPROT[2]}]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWLEN[0]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWLEN[1]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWLEN[2]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWLEN[3]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWLEN[4]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWLEN[5]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWLEN[6]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWLEN[7]}]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARBURST[0]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARBURST[1]}]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARSIZE[0]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARSIZE[1]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARSIZE[2]}]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARLEN[0]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARLEN[1]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARLEN[2]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARLEN[3]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARLEN[4]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARLEN[5]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARLEN[6]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARLEN[7]}]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWCACHE[0]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWCACHE[1]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWCACHE[2]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWCACHE[3]}]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[0]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[1]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[2]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[3]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[4]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[5]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[6]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[7]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[8]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[9]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[10]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[11]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[12]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[13]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[14]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[15]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[16]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[17]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[18]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[19]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[20]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[21]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[22]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[23]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[24]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[25]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[26]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[27]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[28]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[29]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[30]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[31]}]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[0]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[1]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[2]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[3]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[4]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[5]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[6]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[7]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[8]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[9]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[10]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[11]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[12]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[13]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[14]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[15]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[16]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[17]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[18]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[19]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[20]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[21]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[22]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[23]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[24]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[25]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[26]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[27]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[28]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[29]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[30]} {template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[31]}]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[0]} {template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[1]} {template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[2]} {template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[3]} {template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[4]} {template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[5]} {template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[6]} {template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[7]} {template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[8]} {template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[9]} {template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[10]} {template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[11]} {template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[12]} {template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[13]} {template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[14]} {template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[15]} {template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[16]} {template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[17]} {template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[18]} {template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[19]} {template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[20]} {template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[21]} {template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[22]} {template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[23]} {template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[24]} {template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[25]} {template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[26]} {template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[27]} {template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[28]} {template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[29]} {template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[30]} {template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[31]}]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[0]} {template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[1]} {template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[2]} {template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[3]} {template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[4]} {template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[5]} {template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[6]} {template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[7]} {template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[8]} {template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[9]} {template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[10]} {template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[11]} {template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[12]} {template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[13]} {template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[14]} {template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[15]} {template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[16]} {template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[17]} {template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[18]} {template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[19]} {template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[20]} {template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[21]} {template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[22]} {template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[23]} {template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[24]} {template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[25]} {template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[26]} {template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[27]} {template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[28]} {template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[29]} {template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[30]} {template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[31]}]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[0]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[1]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[2]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[3]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[4]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[5]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[6]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[7]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[8]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[9]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[10]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[11]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[12]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[13]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[14]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[15]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[16]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[17]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[18]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[19]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[20]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[21]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[22]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[23]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[24]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[25]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[26]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[27]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[28]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[29]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[30]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[31]}]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[0]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[1]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[2]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[3]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[4]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[5]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[6]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[7]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[8]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[9]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[10]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[11]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[12]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[13]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[14]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[15]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[16]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[17]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[18]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[19]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[20]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[21]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[22]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[23]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[24]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[25]}]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARQOS[0]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARQOS[1]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARQOS[2]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARQOS[3]}]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[0]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[1]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[2]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[3]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[4]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[5]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[6]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[7]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[8]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[9]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[10]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[11]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[12]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[13]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[14]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[15]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[16]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[17]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[18]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[19]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[20]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[21]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[22]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[23]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[24]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[25]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[26]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[27]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[28]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[29]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[30]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[31]}]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[0]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[1]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[2]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[3]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[4]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[5]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[6]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[7]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[8]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[9]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[10]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[11]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[12]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[13]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[14]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[15]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[16]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[17]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[18]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[19]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[20]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[21]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[22]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[23]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[24]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[25]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[26]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[27]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[28]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[29]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[30]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[31]}]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[0]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[1]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[2]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[3]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[4]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[5]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[6]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[7]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[8]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[9]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[10]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[11]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[12]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[13]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[14]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[15]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[16]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[17]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[18]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[19]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[20]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[21]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[22]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[23]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[24]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[25]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[26]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[27]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[28]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[29]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[30]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[31]}]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WSTRB[0]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WSTRB[1]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WSTRB[2]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WSTRB[3]}]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[0]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[1]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[2]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[3]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[4]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[5]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[6]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[7]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[8]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[9]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[10]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[11]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[12]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[13]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[14]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[15]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[16]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[17]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[18]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[19]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[20]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[21]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[22]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[23]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[24]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[25]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[26]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[27]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[28]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[29]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[30]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[31]}]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARCACHE[0]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARCACHE[1]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARCACHE[2]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARCACHE[3]}]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_BRESP[0]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_BRESP[1]}]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWPROT[0]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWPROT[1]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWPROT[2]}]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RRESP[0]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RRESP[1]}]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[0]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[1]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[2]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[3]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[4]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[5]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[6]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[7]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[8]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[9]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[10]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[11]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[12]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[13]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[14]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[15]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[16]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[17]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[18]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[19]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[20]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[21]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[22]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[23]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[24]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[25]}]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWQOS[0]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWQOS[1]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWQOS[2]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWQOS[3]}]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[0]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[1]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[2]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[3]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[4]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[5]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[6]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[7]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[8]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[9]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[10]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[11]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[12]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[13]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[14]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[15]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[16]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[17]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[18]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[19]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[20]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[21]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[22]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[23]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[24]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[25]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[26]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[27]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[28]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[29]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[30]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[31]}]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[0]} {template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[1]} {template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[2]} {template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[3]} {template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[4]} {template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[5]} {template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[6]} {template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[7]} {template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[8]} {template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[9]} {template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[10]} {template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[11]} {template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[12]} {template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[13]} {template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[14]} {template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[15]} {template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[16]} {template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[17]} {template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[18]} {template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[19]} {template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[20]} {template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[21]} {template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[22]} {template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[23]} {template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[24]} {template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[25]} {template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[26]} {template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[27]} {template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[28]} {template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[29]} {template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[30]} {template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[31]}]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_1_m_axis_tvalid]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TLAST]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TREADY]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TVALID]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TLAST]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TREADY]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TVALID]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARID]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARLOCK]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARREADY]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARUSER]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARVALID]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWID]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWLOCK]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWREADY]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWUSER]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWVALID]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_BID]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_BREADY]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_BVALID]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RID]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RLAST]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RREADY]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RUSER]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RVALID]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WLAST]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WREADY]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WUSER]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WVALID]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_compl]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_ready]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_valid]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_rst]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_compl]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_ready]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_valid]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list template_design_wrapper_i/template_design_i/s_axis_1_TLAST]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list template_design_wrapper_i/template_design_i/s_axis_1_TREADY]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list template_design_wrapper_i/template_design_i/s_axis_1_TVALID]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list template_design_wrapper_i/template_design_i/dma_stuff_0/util_vector_logic_1_Res]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list template_design_wrapper_i/template_design_i/dma_stuff_0/util_vector_logic_3_Res]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list template_design_wrapper_i/template_design_i/dma_stuff_0/xlslice_0_Dout]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets CLK]
