
stm32-f103rb-cnss.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000180c  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000374  0800193c  0800193c  0001193c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001cb0  08001cb0  000200d0  2**0
                  CONTENTS
  4 .ARM          00000000  08001cb0  08001cb0  000200d0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001cb0  08001cb0  000200d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001cb0  08001cb0  00011cb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001cb4  08001cb4  00011cb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d0  20000000  08001cb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a78  200000d0  08001d88  000200d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000b48  08001d88  00020b48  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005b03  00000000  00000000  000200f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000fb9  00000000  00000000  00025bfc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000002b0  00000000  00000000  00026bb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000238  00000000  00000000  00026e68  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00010f46  00000000  00000000  000270a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000032ea  00000000  00000000  00037fe6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00059188  00000000  00000000  0003b2d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00094458  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000c68  00000000  00000000  000944d4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	200000d0 	.word	0x200000d0
 800014c:	00000000 	.word	0x00000000
 8000150:	08001924 	.word	0x08001924

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	200000d4 	.word	0x200000d4
 800016c:	08001924 	.word	0x08001924

08000170 <strlen>:
 8000170:	4603      	mov	r3, r0
 8000172:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000176:	2a00      	cmp	r2, #0
 8000178:	d1fb      	bne.n	8000172 <strlen+0x2>
 800017a:	1a18      	subs	r0, r3, r0
 800017c:	3801      	subs	r0, #1
 800017e:	4770      	bx	lr

08000180 <setImagePath>:
//static uint32_t tries = 0;
//static uint32_t timeout = 0;



void setImagePath(void){
 8000180:	b580      	push	{r7, lr}
 8000182:	af00      	add	r7, sp, #0

	memset((char*)image_path, '\0', PATH_SIZE*sizeof(uint8_t));
 8000184:	2280      	movs	r2, #128	; 0x80
 8000186:	2100      	movs	r1, #0
 8000188:	4806      	ldr	r0, [pc, #24]	; (80001a4 <setImagePath+0x24>)
 800018a:	f000 ff8f 	bl	80010ac <memset>
	sprintf((char*)image_path, "image/path");
 800018e:	4b05      	ldr	r3, [pc, #20]	; (80001a4 <setImagePath+0x24>)
 8000190:	4a05      	ldr	r2, [pc, #20]	; (80001a8 <setImagePath+0x28>)
 8000192:	ca07      	ldmia	r2, {r0, r1, r2}
 8000194:	c303      	stmia	r3!, {r0, r1}
 8000196:	801a      	strh	r2, [r3, #0]
 8000198:	3302      	adds	r3, #2
 800019a:	0c12      	lsrs	r2, r2, #16
 800019c:	701a      	strb	r2, [r3, #0]
}
 800019e:	bf00      	nop
 80001a0:	bd80      	pop	{r7, pc}
 80001a2:	bf00      	nop
 80001a4:	20000474 	.word	0x20000474
 80001a8:	0800193c 	.word	0x0800193c

080001ac <recordAlert>:


/*This function sends an alert to realtime DB in containig the time of the alert firebase
 * before useing this function
 * init_usart1(), init_usart2() and init_timer4() must be executed.*/
BOOL recordAlert(void){
 80001ac:	b580      	push	{r7, lr}
 80001ae:	af00      	add	r7, sp, #0

	//write_usart2((uint8_t*)"0\r\n"); //with this it reaches AT+CWJAP


	//Set client mode
	if(!setClientMode(3,6)){
 80001b0:	2106      	movs	r1, #6
 80001b2:	2003      	movs	r0, #3
 80001b4:	f000 f85e 	bl	8000274 <setClientMode>
 80001b8:	4603      	mov	r3, r0
 80001ba:	2b00      	cmp	r3, #0
 80001bc:	d101      	bne.n	80001c2 <recordAlert+0x16>
		return FALSE;
 80001be:	2300      	movs	r3, #0
 80001c0:	e048      	b.n	8000254 <recordAlert+0xa8>
	}
	write_usart2((uint8_t*)"1\r\n");
 80001c2:	4825      	ldr	r0, [pc, #148]	; (8000258 <recordAlert+0xac>)
 80001c4:	f000 fdfa 	bl	8000dbc <write_usart2>

	//Join access point
	if(!joinAccessPoint(3,6)){
 80001c8:	2106      	movs	r1, #6
 80001ca:	2003      	movs	r0, #3
 80001cc:	f000 f88c 	bl	80002e8 <joinAccessPoint>
 80001d0:	4603      	mov	r3, r0
 80001d2:	2b00      	cmp	r3, #0
 80001d4:	d101      	bne.n	80001da <recordAlert+0x2e>
		return FALSE;
 80001d6:	2300      	movs	r3, #0
 80001d8:	e03c      	b.n	8000254 <recordAlert+0xa8>
	}
	write_usart2((uint8_t*)"2\r\n");
 80001da:	4820      	ldr	r0, [pc, #128]	; (800025c <recordAlert+0xb0>)
 80001dc:	f000 fdee 	bl	8000dbc <write_usart2>

	/*Default: AT+CIPMUX=0 (according to: AT instruction set- 5.2.15)*/

	//Connect HOST IP
	if(!connectFirebaseHost(3,3,3,10)){
 80001e0:	230a      	movs	r3, #10
 80001e2:	2203      	movs	r2, #3
 80001e4:	2103      	movs	r1, #3
 80001e6:	2003      	movs	r0, #3
 80001e8:	f000 f8ca 	bl	8000380 <connectFirebaseHost>
 80001ec:	4603      	mov	r3, r0
 80001ee:	2b00      	cmp	r3, #0
 80001f0:	d101      	bne.n	80001f6 <recordAlert+0x4a>
		return FALSE;
 80001f2:	2300      	movs	r3, #0
 80001f4:	e02e      	b.n	8000254 <recordAlert+0xa8>
	}
	write_usart2((uint8_t*)"3\r\n");
 80001f6:	481a      	ldr	r0, [pc, #104]	; (8000260 <recordAlert+0xb4>)
 80001f8:	f000 fde0 	bl	8000dbc <write_usart2>


	//Set Image Path
	setImagePath(); //Need to check params later
 80001fc:	f7ff ffc0 	bl	8000180 <setImagePath>
	write_usart2((uint8_t*)"4\r\n");
 8000200:	4818      	ldr	r0, [pc, #96]	; (8000264 <recordAlert+0xb8>)
 8000202:	f000 fddb 	bl	8000dbc <write_usart2>

	//Create HTTP request
	createPostMsg();
 8000206:	f000 f94d 	bl	80004a4 <createPostMsg>
	write_usart2((uint8_t*)"5\r\n");
 800020a:	4817      	ldr	r0, [pc, #92]	; (8000268 <recordAlert+0xbc>)
 800020c:	f000 fdd6 	bl	8000dbc <write_usart2>


	//Send number of data bytes
	if(!sendRequest(3,3,30,60)){
 8000210:	233c      	movs	r3, #60	; 0x3c
 8000212:	221e      	movs	r2, #30
 8000214:	2103      	movs	r1, #3
 8000216:	2003      	movs	r0, #3
 8000218:	f000 f988 	bl	800052c <sendRequest>
 800021c:	4603      	mov	r3, r0
 800021e:	2b00      	cmp	r3, #0
 8000220:	d105      	bne.n	800022e <recordAlert+0x82>
		closeCunnection(3,3);
 8000222:	2103      	movs	r1, #3
 8000224:	2003      	movs	r0, #3
 8000226:	f000 fa41 	bl	80006ac <closeCunnection>
		return FALSE;
 800022a:	2300      	movs	r3, #0
 800022c:	e012      	b.n	8000254 <recordAlert+0xa8>
	}
	write_usart2((uint8_t*)"6\r\n");
 800022e:	480f      	ldr	r0, [pc, #60]	; (800026c <recordAlert+0xc0>)
 8000230:	f000 fdc4 	bl	8000dbc <write_usart2>

	//Read response
	if(!readResponse(180)){//timeout set t0 3 minutes
 8000234:	20b4      	movs	r0, #180	; 0xb4
 8000236:	f000 fa0d 	bl	8000654 <readResponse>
 800023a:	4603      	mov	r3, r0
 800023c:	2b00      	cmp	r3, #0
 800023e:	d105      	bne.n	800024c <recordAlert+0xa0>
		closeCunnection(3,3);
 8000240:	2103      	movs	r1, #3
 8000242:	2003      	movs	r0, #3
 8000244:	f000 fa32 	bl	80006ac <closeCunnection>
		return FALSE;
 8000248:	2300      	movs	r3, #0
 800024a:	e003      	b.n	8000254 <recordAlert+0xa8>
	}

	write_usart2((uint8_t*)"7\r\n");
 800024c:	4808      	ldr	r0, [pc, #32]	; (8000270 <recordAlert+0xc4>)
 800024e:	f000 fdb5 	bl	8000dbc <write_usart2>

	//Close cunnection with firebase - this might be useless as firebase already closes connection with "CLOSED" response
	//closeCunnection(3,3);
	//write_usart2((uint8_t*)"8\r\n");

	return TRUE;
 8000252:	2301      	movs	r3, #1

}
 8000254:	4618      	mov	r0, r3
 8000256:	bd80      	pop	{r7, pc}
 8000258:	08001948 	.word	0x08001948
 800025c:	0800194c 	.word	0x0800194c
 8000260:	08001950 	.word	0x08001950
 8000264:	08001954 	.word	0x08001954
 8000268:	08001958 	.word	0x08001958
 800026c:	0800195c 	.word	0x0800195c
 8000270:	08001960 	.word	0x08001960

08000274 <setClientMode>:

/*This function sets ESP8266 modem to client mode,
 * returns uppon success.
 * tries: number of times to send ping incase of timeout or failure.
 * timeout (in seconds): number of seconds to wait for response.*/
BOOL setClientMode(uint32_t tries, uint32_t timeout){
 8000274:	b580      	push	{r7, lr}
 8000276:	b082      	sub	sp, #8
 8000278:	af00      	add	r7, sp, #0
 800027a:	6078      	str	r0, [r7, #4]
 800027c:	6039      	str	r1, [r7, #0]

	found = STANDBY;
 800027e:	4b16      	ldr	r3, [pc, #88]	; (80002d8 <setClientMode+0x64>)
 8000280:	2201      	movs	r2, #1
 8000282:	701a      	strb	r2, [r3, #0]
	write_usart1((uint8_t*)AT_CWMODE);
 8000284:	4815      	ldr	r0, [pc, #84]	; (80002dc <setClientMode+0x68>)
 8000286:	f000 fdd5 	bl	8000e34 <write_usart1>
	while(tries > 0){
 800028a:	e01d      	b.n	80002c8 <setClientMode+0x54>
		while(found == STANDBY && !timeout_with_timer4(timeout)){
			found = search_usart1_buffer_Rx((uint8_t *)AT_OK, (uint8_t *)AT_ERROR);
 800028c:	4914      	ldr	r1, [pc, #80]	; (80002e0 <setClientMode+0x6c>)
 800028e:	4815      	ldr	r0, [pc, #84]	; (80002e4 <setClientMode+0x70>)
 8000290:	f000 fe42 	bl	8000f18 <search_usart1_buffer_Rx>
 8000294:	4603      	mov	r3, r0
 8000296:	461a      	mov	r2, r3
 8000298:	4b0f      	ldr	r3, [pc, #60]	; (80002d8 <setClientMode+0x64>)
 800029a:	701a      	strb	r2, [r3, #0]
		while(found == STANDBY && !timeout_with_timer4(timeout)){
 800029c:	4b0e      	ldr	r3, [pc, #56]	; (80002d8 <setClientMode+0x64>)
 800029e:	781b      	ldrb	r3, [r3, #0]
 80002a0:	2b01      	cmp	r3, #1
 80002a2:	d105      	bne.n	80002b0 <setClientMode+0x3c>
 80002a4:	6838      	ldr	r0, [r7, #0]
 80002a6:	f000 fbcf 	bl	8000a48 <timeout_with_timer4>
 80002aa:	4603      	mov	r3, r0
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d0ed      	beq.n	800028c <setClientMode+0x18>
		}
		if(found == PASS){
 80002b0:	4b09      	ldr	r3, [pc, #36]	; (80002d8 <setClientMode+0x64>)
 80002b2:	781b      	ldrb	r3, [r3, #0]
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d101      	bne.n	80002bc <setClientMode+0x48>
			return TRUE;
 80002b8:	2301      	movs	r3, #1
 80002ba:	e009      	b.n	80002d0 <setClientMode+0x5c>
		}
		else{ // FAIL OR TIMEOUT
			tries--;
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	3b01      	subs	r3, #1
 80002c0:	607b      	str	r3, [r7, #4]
			write_usart1((uint8_t*)AT_CWMODE);
 80002c2:	4806      	ldr	r0, [pc, #24]	; (80002dc <setClientMode+0x68>)
 80002c4:	f000 fdb6 	bl	8000e34 <write_usart1>
	while(tries > 0){
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d1e6      	bne.n	800029c <setClientMode+0x28>
		}
	}
	return FALSE;
 80002ce:	2300      	movs	r3, #0
}
 80002d0:	4618      	mov	r0, r3
 80002d2:	3708      	adds	r7, #8
 80002d4:	46bd      	mov	sp, r7
 80002d6:	bd80      	pop	{r7, pc}
 80002d8:	2000006b 	.word	0x2000006b
 80002dc:	08001988 	.word	0x08001988
 80002e0:	0800196c 	.word	0x0800196c
 80002e4:	08001974 	.word	0x08001974

080002e8 <joinAccessPoint>:

/*This function connects the WiFi modem ESP8266 to the given SSID in configurations.h,
 * returns upon success.
 * tries: number of times to send ping incase of timeout or failure.
 * timeout (in seconds): number of seconds to wait for response.*/
BOOL joinAccessPoint(uint32_t tries, uint32_t timeout){
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b082      	sub	sp, #8
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
 80002f0:	6039      	str	r1, [r7, #0]

	memset((char*)command, '\0', COMMAND_SIZE*sizeof(uint8_t));
 80002f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80002f6:	2100      	movs	r1, #0
 80002f8:	481a      	ldr	r0, [pc, #104]	; (8000364 <joinAccessPoint+0x7c>)
 80002fa:	f000 fed7 	bl	80010ac <memset>
	sprintf((char*)command, "AT+CWJAP=\"%s\",\"%s\"\r\n",SSID,PWD);
 80002fe:	4b1a      	ldr	r3, [pc, #104]	; (8000368 <joinAccessPoint+0x80>)
 8000300:	4a1a      	ldr	r2, [pc, #104]	; (800036c <joinAccessPoint+0x84>)
 8000302:	491b      	ldr	r1, [pc, #108]	; (8000370 <joinAccessPoint+0x88>)
 8000304:	4817      	ldr	r0, [pc, #92]	; (8000364 <joinAccessPoint+0x7c>)
 8000306:	f000 fed9 	bl	80010bc <siprintf>

	found = STANDBY;
 800030a:	4b1a      	ldr	r3, [pc, #104]	; (8000374 <joinAccessPoint+0x8c>)
 800030c:	2201      	movs	r2, #1
 800030e:	701a      	strb	r2, [r3, #0]
	write_usart1((uint8_t*)command);
 8000310:	4814      	ldr	r0, [pc, #80]	; (8000364 <joinAccessPoint+0x7c>)
 8000312:	f000 fd8f 	bl	8000e34 <write_usart1>
	while(tries > 0){
 8000316:	e01d      	b.n	8000354 <joinAccessPoint+0x6c>
		while(found == STANDBY && !timeout_with_timer4(timeout)){
			found = search_usart1_buffer_Rx((uint8_t *)AT_OK, (uint8_t *)AT_FAIL);
 8000318:	4917      	ldr	r1, [pc, #92]	; (8000378 <joinAccessPoint+0x90>)
 800031a:	4818      	ldr	r0, [pc, #96]	; (800037c <joinAccessPoint+0x94>)
 800031c:	f000 fdfc 	bl	8000f18 <search_usart1_buffer_Rx>
 8000320:	4603      	mov	r3, r0
 8000322:	461a      	mov	r2, r3
 8000324:	4b13      	ldr	r3, [pc, #76]	; (8000374 <joinAccessPoint+0x8c>)
 8000326:	701a      	strb	r2, [r3, #0]
		while(found == STANDBY && !timeout_with_timer4(timeout)){
 8000328:	4b12      	ldr	r3, [pc, #72]	; (8000374 <joinAccessPoint+0x8c>)
 800032a:	781b      	ldrb	r3, [r3, #0]
 800032c:	2b01      	cmp	r3, #1
 800032e:	d105      	bne.n	800033c <joinAccessPoint+0x54>
 8000330:	6838      	ldr	r0, [r7, #0]
 8000332:	f000 fb89 	bl	8000a48 <timeout_with_timer4>
 8000336:	4603      	mov	r3, r0
 8000338:	2b00      	cmp	r3, #0
 800033a:	d0ed      	beq.n	8000318 <joinAccessPoint+0x30>
		}
		if(found == PASS){
 800033c:	4b0d      	ldr	r3, [pc, #52]	; (8000374 <joinAccessPoint+0x8c>)
 800033e:	781b      	ldrb	r3, [r3, #0]
 8000340:	2b00      	cmp	r3, #0
 8000342:	d101      	bne.n	8000348 <joinAccessPoint+0x60>
			return TRUE;
 8000344:	2301      	movs	r3, #1
 8000346:	e009      	b.n	800035c <joinAccessPoint+0x74>
		}
		else{ // FAIL OR TIMEOUT
			tries--;
 8000348:	687b      	ldr	r3, [r7, #4]
 800034a:	3b01      	subs	r3, #1
 800034c:	607b      	str	r3, [r7, #4]
			write_usart1((uint8_t*)command);
 800034e:	4805      	ldr	r0, [pc, #20]	; (8000364 <joinAccessPoint+0x7c>)
 8000350:	f000 fd70 	bl	8000e34 <write_usart1>
	while(tries > 0){
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	2b00      	cmp	r3, #0
 8000358:	d1e6      	bne.n	8000328 <joinAccessPoint+0x40>
		}
	}
	return FALSE;
 800035a:	2300      	movs	r3, #0

}
 800035c:	4618      	mov	r0, r3
 800035e:	3708      	adds	r7, #8
 8000360:	46bd      	mov	sp, r7
 8000362:	bd80      	pop	{r7, pc}
 8000364:	200000ec 	.word	0x200000ec
 8000368:	08001998 	.word	0x08001998
 800036c:	080019a4 	.word	0x080019a4
 8000370:	080019b0 	.word	0x080019b0
 8000374:	2000006b 	.word	0x2000006b
 8000378:	080019c8 	.word	0x080019c8
 800037c:	08001974 	.word	0x08001974

08000380 <connectFirebaseHost>:
/*This function cunnects to firebase via secure HTTP (HTTPS) using SSL,
 * returns upon success.
 * tries: number of times to send ping incase of timeout or failure.
 * timeout (in seconds): number of seconds to wait for response
 * need to enter tries and timout for both SSL AT_command and CIPSTART AT_command*/
BOOL connectFirebaseHost(uint32_t _ssl_tries, uint32_t _cipstart_tries , uint32_t _ssl_timeout, uint32_t  _cipstart_timeout){
 8000380:	b580      	push	{r7, lr}
 8000382:	b084      	sub	sp, #16
 8000384:	af00      	add	r7, sp, #0
 8000386:	60f8      	str	r0, [r7, #12]
 8000388:	60b9      	str	r1, [r7, #8]
 800038a:	607a      	str	r2, [r7, #4]
 800038c:	603b      	str	r3, [r7, #0]


	//Create secure cunnection via SSL
	found = STANDBY;
 800038e:	4b3c      	ldr	r3, [pc, #240]	; (8000480 <connectFirebaseHost+0x100>)
 8000390:	2201      	movs	r2, #1
 8000392:	701a      	strb	r2, [r3, #0]
	write_usart1((uint8_t*)"AT+CIPSSLSIZE=4096\r\n");//at_instruction: 5.2.4 page 50
 8000394:	483b      	ldr	r0, [pc, #236]	; (8000484 <connectFirebaseHost+0x104>)
 8000396:	f000 fd4d 	bl	8000e34 <write_usart1>
	while(_ssl_tries > 0){
 800039a:	e01b      	b.n	80003d4 <connectFirebaseHost+0x54>
		while(found == STANDBY && !timeout_with_timer4(_ssl_timeout)){
			found = search_usart1_buffer_Rx((uint8_t *)AT_OK, (uint8_t *)AT_ERROR);
 800039c:	493a      	ldr	r1, [pc, #232]	; (8000488 <connectFirebaseHost+0x108>)
 800039e:	483b      	ldr	r0, [pc, #236]	; (800048c <connectFirebaseHost+0x10c>)
 80003a0:	f000 fdba 	bl	8000f18 <search_usart1_buffer_Rx>
 80003a4:	4603      	mov	r3, r0
 80003a6:	461a      	mov	r2, r3
 80003a8:	4b35      	ldr	r3, [pc, #212]	; (8000480 <connectFirebaseHost+0x100>)
 80003aa:	701a      	strb	r2, [r3, #0]
		while(found == STANDBY && !timeout_with_timer4(_ssl_timeout)){
 80003ac:	4b34      	ldr	r3, [pc, #208]	; (8000480 <connectFirebaseHost+0x100>)
 80003ae:	781b      	ldrb	r3, [r3, #0]
 80003b0:	2b01      	cmp	r3, #1
 80003b2:	d105      	bne.n	80003c0 <connectFirebaseHost+0x40>
 80003b4:	6878      	ldr	r0, [r7, #4]
 80003b6:	f000 fb47 	bl	8000a48 <timeout_with_timer4>
 80003ba:	4603      	mov	r3, r0
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d0ed      	beq.n	800039c <connectFirebaseHost+0x1c>
		}
		if(found == PASS){
 80003c0:	4b2f      	ldr	r3, [pc, #188]	; (8000480 <connectFirebaseHost+0x100>)
 80003c2:	781b      	ldrb	r3, [r3, #0]
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	d009      	beq.n	80003dc <connectFirebaseHost+0x5c>
			break; //move on to next command
		}
		else{ // FAIL OR TIMEOUT
			_ssl_tries--;
 80003c8:	68fb      	ldr	r3, [r7, #12]
 80003ca:	3b01      	subs	r3, #1
 80003cc:	60fb      	str	r3, [r7, #12]
			write_usart1((uint8_t*)"AT+CIPSSLSIZE=4096\r\n");
 80003ce:	482d      	ldr	r0, [pc, #180]	; (8000484 <connectFirebaseHost+0x104>)
 80003d0:	f000 fd30 	bl	8000e34 <write_usart1>
	while(_ssl_tries > 0){
 80003d4:	68fb      	ldr	r3, [r7, #12]
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d1e8      	bne.n	80003ac <connectFirebaseHost+0x2c>
 80003da:	e000      	b.n	80003de <connectFirebaseHost+0x5e>
			break; //move on to next command
 80003dc:	bf00      	nop
		}
	}

	if(found == FAIL || found == STANDBY){
 80003de:	4b28      	ldr	r3, [pc, #160]	; (8000480 <connectFirebaseHost+0x100>)
 80003e0:	781b      	ldrb	r3, [r3, #0]
 80003e2:	2b02      	cmp	r3, #2
 80003e4:	d003      	beq.n	80003ee <connectFirebaseHost+0x6e>
 80003e6:	4b26      	ldr	r3, [pc, #152]	; (8000480 <connectFirebaseHost+0x100>)
 80003e8:	781b      	ldrb	r3, [r3, #0]
 80003ea:	2b01      	cmp	r3, #1
 80003ec:	d101      	bne.n	80003f2 <connectFirebaseHost+0x72>
		return FALSE;
 80003ee:	2300      	movs	r3, #0
 80003f0:	e041      	b.n	8000476 <connectFirebaseHost+0xf6>
	}



	//Connect Firebase Host
	memset((char*)command, '\0', COMMAND_SIZE*sizeof(uint8_t));
 80003f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80003f6:	2100      	movs	r1, #0
 80003f8:	4825      	ldr	r0, [pc, #148]	; (8000490 <connectFirebaseHost+0x110>)
 80003fa:	f000 fe57 	bl	80010ac <memset>
	sprintf((char*)command, "AT+CIPSTART=\"SSL\",\"%s\",%ld\r\n",(char*)firebase_host, https_port);
 80003fe:	4b25      	ldr	r3, [pc, #148]	; (8000494 <connectFirebaseHost+0x114>)
 8000400:	681b      	ldr	r3, [r3, #0]
 8000402:	4a25      	ldr	r2, [pc, #148]	; (8000498 <connectFirebaseHost+0x118>)
 8000404:	4925      	ldr	r1, [pc, #148]	; (800049c <connectFirebaseHost+0x11c>)
 8000406:	4822      	ldr	r0, [pc, #136]	; (8000490 <connectFirebaseHost+0x110>)
 8000408:	f000 fe58 	bl	80010bc <siprintf>

	found = STANDBY;
 800040c:	4b1c      	ldr	r3, [pc, #112]	; (8000480 <connectFirebaseHost+0x100>)
 800040e:	2201      	movs	r2, #1
 8000410:	701a      	strb	r2, [r3, #0]
	write_usart1((uint8_t*)command);
 8000412:	481f      	ldr	r0, [pc, #124]	; (8000490 <connectFirebaseHost+0x110>)
 8000414:	f000 fd0e 	bl	8000e34 <write_usart1>
	while(_cipstart_tries > 0){
 8000418:	e029      	b.n	800046e <connectFirebaseHost+0xee>
		while(found == STANDBY && !timeout_with_timer4(_cipstart_timeout)){
			found = search_usart1_buffer_Rx((uint8_t *)AT_OK, (uint8_t *)AT_ERROR);
 800041a:	491b      	ldr	r1, [pc, #108]	; (8000488 <connectFirebaseHost+0x108>)
 800041c:	481b      	ldr	r0, [pc, #108]	; (800048c <connectFirebaseHost+0x10c>)
 800041e:	f000 fd7b 	bl	8000f18 <search_usart1_buffer_Rx>
 8000422:	4603      	mov	r3, r0
 8000424:	461a      	mov	r2, r3
 8000426:	4b16      	ldr	r3, [pc, #88]	; (8000480 <connectFirebaseHost+0x100>)
 8000428:	701a      	strb	r2, [r3, #0]
			if(found == STANDBY){
 800042a:	4b15      	ldr	r3, [pc, #84]	; (8000480 <connectFirebaseHost+0x100>)
 800042c:	781b      	ldrb	r3, [r3, #0]
 800042e:	2b01      	cmp	r3, #1
 8000430:	d107      	bne.n	8000442 <connectFirebaseHost+0xc2>
				found = search_usart1_buffer_Rx((uint8_t *)AT_ALREADY_CONNECTED, (uint8_t *)AT_ERROR);//NO IDEA WHY THIS IS SO CRITICAL BUT IT IS!
 8000432:	4915      	ldr	r1, [pc, #84]	; (8000488 <connectFirebaseHost+0x108>)
 8000434:	481a      	ldr	r0, [pc, #104]	; (80004a0 <connectFirebaseHost+0x120>)
 8000436:	f000 fd6f 	bl	8000f18 <search_usart1_buffer_Rx>
 800043a:	4603      	mov	r3, r0
 800043c:	461a      	mov	r2, r3
 800043e:	4b10      	ldr	r3, [pc, #64]	; (8000480 <connectFirebaseHost+0x100>)
 8000440:	701a      	strb	r2, [r3, #0]
		while(found == STANDBY && !timeout_with_timer4(_cipstart_timeout)){
 8000442:	4b0f      	ldr	r3, [pc, #60]	; (8000480 <connectFirebaseHost+0x100>)
 8000444:	781b      	ldrb	r3, [r3, #0]
 8000446:	2b01      	cmp	r3, #1
 8000448:	d105      	bne.n	8000456 <connectFirebaseHost+0xd6>
 800044a:	6838      	ldr	r0, [r7, #0]
 800044c:	f000 fafc 	bl	8000a48 <timeout_with_timer4>
 8000450:	4603      	mov	r3, r0
 8000452:	2b00      	cmp	r3, #0
 8000454:	d0e1      	beq.n	800041a <connectFirebaseHost+0x9a>
			}
		}
		if(found == PASS){
 8000456:	4b0a      	ldr	r3, [pc, #40]	; (8000480 <connectFirebaseHost+0x100>)
 8000458:	781b      	ldrb	r3, [r3, #0]
 800045a:	2b00      	cmp	r3, #0
 800045c:	d101      	bne.n	8000462 <connectFirebaseHost+0xe2>
			return TRUE;
 800045e:	2301      	movs	r3, #1
 8000460:	e009      	b.n	8000476 <connectFirebaseHost+0xf6>
		}
		else{ // FAIL OR TIMEOUT
			_cipstart_tries--;
 8000462:	68bb      	ldr	r3, [r7, #8]
 8000464:	3b01      	subs	r3, #1
 8000466:	60bb      	str	r3, [r7, #8]
			write_usart1((uint8_t*)command);
 8000468:	4809      	ldr	r0, [pc, #36]	; (8000490 <connectFirebaseHost+0x110>)
 800046a:	f000 fce3 	bl	8000e34 <write_usart1>
	while(_cipstart_tries > 0){
 800046e:	68bb      	ldr	r3, [r7, #8]
 8000470:	2b00      	cmp	r3, #0
 8000472:	d1e6      	bne.n	8000442 <connectFirebaseHost+0xc2>
		}
	}
	return FALSE;
 8000474:	2300      	movs	r3, #0



}
 8000476:	4618      	mov	r0, r3
 8000478:	3710      	adds	r7, #16
 800047a:	46bd      	mov	sp, r7
 800047c:	bd80      	pop	{r7, pc}
 800047e:	bf00      	nop
 8000480:	2000006b 	.word	0x2000006b
 8000484:	080019d0 	.word	0x080019d0
 8000488:	0800196c 	.word	0x0800196c
 800048c:	08001974 	.word	0x08001974
 8000490:	200000ec 	.word	0x200000ec
 8000494:	20000058 	.word	0x20000058
 8000498:	20000000 	.word	0x20000000
 800049c:	080019e8 	.word	0x080019e8
 80004a0:	08001a08 	.word	0x08001a08

080004a4 <createPostMsg>:


/*This function builds HTTP request to send to firebase,
 * Returns when done*/
void createPostMsg(void){
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b084      	sub	sp, #16
 80004a8:	af04      	add	r7, sp, #16

	//Set HTTP body content
	memset((char*)content, '\0', CONTENT_SIZE*sizeof(uint8_t));
 80004aa:	2280      	movs	r2, #128	; 0x80
 80004ac:	2100      	movs	r1, #0
 80004ae:	4815      	ldr	r0, [pc, #84]	; (8000504 <createPostMsg+0x60>)
 80004b0:	f000 fdfc 	bl	80010ac <memset>
	sprintf((char*)content,"{\"image_path\": \"%s\", \"notes\": \"alarm went off!\", \"timestamp\": {\".sv\": \"timestamp\"}}",(char*)image_path);
 80004b4:	4a14      	ldr	r2, [pc, #80]	; (8000508 <createPostMsg+0x64>)
 80004b6:	4915      	ldr	r1, [pc, #84]	; (800050c <createPostMsg+0x68>)
 80004b8:	4812      	ldr	r0, [pc, #72]	; (8000504 <createPostMsg+0x60>)
 80004ba:	f000 fdff 	bl	80010bc <siprintf>
	content_len = strlen((char*)content);
 80004be:	4811      	ldr	r0, [pc, #68]	; (8000504 <createPostMsg+0x60>)
 80004c0:	f7ff fe56 	bl	8000170 <strlen>
 80004c4:	4602      	mov	r2, r0
 80004c6:	4b12      	ldr	r3, [pc, #72]	; (8000510 <createPostMsg+0x6c>)
 80004c8:	601a      	str	r2, [r3, #0]
	//content_len = strlen("{\"image_path\": \"\", \"notes\": \"alarm went off!\", \"timestamp\": {\".sv\": \"timestamp\"}}") + strlen((char*)image_path);


	//Set HTTP request
	memset((char*)http, '\0', HTTP_SIZE*sizeof(uint8_t));
 80004ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80004ce:	2100      	movs	r1, #0
 80004d0:	4810      	ldr	r0, [pc, #64]	; (8000514 <createPostMsg+0x70>)
 80004d2:	f000 fdeb 	bl	80010ac <memset>
	sprintf((char*)http,"POST /devices/%s/history.json?auth=%s HTTP/1.0\r\nHost: %s\r\nContent-Type: application/json\r\nContent-Length: %ld\r\n\r\n%s\r\n",(char*)device_id,(char*)firebase_auth_key,(char*)firebase_host,content_len,(char*)content); // HTTP/1.0- Allow only one request
 80004d6:	4b0e      	ldr	r3, [pc, #56]	; (8000510 <createPostMsg+0x6c>)
 80004d8:	681b      	ldr	r3, [r3, #0]
 80004da:	4a0a      	ldr	r2, [pc, #40]	; (8000504 <createPostMsg+0x60>)
 80004dc:	9202      	str	r2, [sp, #8]
 80004de:	9301      	str	r3, [sp, #4]
 80004e0:	4b0d      	ldr	r3, [pc, #52]	; (8000518 <createPostMsg+0x74>)
 80004e2:	9300      	str	r3, [sp, #0]
 80004e4:	4b0d      	ldr	r3, [pc, #52]	; (800051c <createPostMsg+0x78>)
 80004e6:	4a0e      	ldr	r2, [pc, #56]	; (8000520 <createPostMsg+0x7c>)
 80004e8:	490e      	ldr	r1, [pc, #56]	; (8000524 <createPostMsg+0x80>)
 80004ea:	480a      	ldr	r0, [pc, #40]	; (8000514 <createPostMsg+0x70>)
 80004ec:	f000 fde6 	bl	80010bc <siprintf>
	//sprintf((char*)http,"POST /devices/%s/history.json?auth=%s&print=silent HTTP/1.1\r\nHost: %s\r\nContent-Type: application/json\r\nContent-Length: %ld\r\n\r\n{\"image_path\": \"%s\", \"notes\": \"alarm went off\", \"timestamp\": {\".sv\": \"timestamp\"}}\r\n",(char*)device_id,(char*)firebase_auth_key,(char*)firebase_host,content_len,(char*)image_path); // HTTP/1.0- Allow only one request
	http_len = strlen((char*)http)-strlen("\r\n"); // the last \r\n is for the AT command, and not included in the request's length
 80004f0:	4808      	ldr	r0, [pc, #32]	; (8000514 <createPostMsg+0x70>)
 80004f2:	f7ff fe3d 	bl	8000170 <strlen>
 80004f6:	4603      	mov	r3, r0
 80004f8:	3b02      	subs	r3, #2
 80004fa:	4a0b      	ldr	r2, [pc, #44]	; (8000528 <createPostMsg+0x84>)
 80004fc:	6013      	str	r3, [r2, #0]

}
 80004fe:	bf00      	nop
 8000500:	46bd      	mov	sp, r7
 8000502:	bd80      	pop	{r7, pc}
 8000504:	200003f0 	.word	0x200003f0
 8000508:	20000474 	.word	0x20000474
 800050c:	08001a1c 	.word	0x08001a1c
 8000510:	20000470 	.word	0x20000470
 8000514:	200001ec 	.word	0x200001ec
 8000518:	20000000 	.word	0x20000000
 800051c:	2000002c 	.word	0x2000002c
 8000520:	2000005c 	.word	0x2000005c
 8000524:	08001a70 	.word	0x08001a70
 8000528:	200003ec 	.word	0x200003ec

0800052c <sendRequest>:
/*This function Sends request to firbase,
 * returns apun success.
 * tries: number of times to send ping incase of timeout or failure.
 * timeout (in seconds): number of seconds to wait for response
 */
BOOL sendRequest(uint32_t _CIPSEND_tries,uint32_t _SEND_OK_tries , uint32_t _CIPSEND_timeout, uint32_t _SEND_OK_timeout ){
 800052c:	b580      	push	{r7, lr}
 800052e:	b084      	sub	sp, #16
 8000530:	af00      	add	r7, sp, #0
 8000532:	60f8      	str	r0, [r7, #12]
 8000534:	60b9      	str	r1, [r7, #8]
 8000536:	607a      	str	r2, [r7, #4]
 8000538:	603b      	str	r3, [r7, #0]


	/*Send Request Length - number of data bytes to be sent*/
	memset((char*)command, '\0', COMMAND_SIZE*sizeof(uint8_t));
 800053a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800053e:	2100      	movs	r1, #0
 8000540:	483a      	ldr	r0, [pc, #232]	; (800062c <sendRequest+0x100>)
 8000542:	f000 fdb3 	bl	80010ac <memset>
	sprintf((char*)command, "AT+CIPSEND=%ld\r\n",http_len);
 8000546:	4b3a      	ldr	r3, [pc, #232]	; (8000630 <sendRequest+0x104>)
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	461a      	mov	r2, r3
 800054c:	4939      	ldr	r1, [pc, #228]	; (8000634 <sendRequest+0x108>)
 800054e:	4837      	ldr	r0, [pc, #220]	; (800062c <sendRequest+0x100>)
 8000550:	f000 fdb4 	bl	80010bc <siprintf>

	found = STANDBY;
 8000554:	4b38      	ldr	r3, [pc, #224]	; (8000638 <sendRequest+0x10c>)
 8000556:	2201      	movs	r2, #1
 8000558:	701a      	strb	r2, [r3, #0]
	write_usart1((uint8_t*)command);
 800055a:	4834      	ldr	r0, [pc, #208]	; (800062c <sendRequest+0x100>)
 800055c:	f000 fc6a 	bl	8000e34 <write_usart1>
	while(_CIPSEND_tries > 0){
 8000560:	e027      	b.n	80005b2 <sendRequest+0x86>
		while(found == STANDBY && !timeout_with_timer4(_CIPSEND_timeout)){
			found = search_usart1_buffer_Rx((uint8_t *)">", (uint8_t *)AT_ERROR);
 8000562:	4936      	ldr	r1, [pc, #216]	; (800063c <sendRequest+0x110>)
 8000564:	4836      	ldr	r0, [pc, #216]	; (8000640 <sendRequest+0x114>)
 8000566:	f000 fcd7 	bl	8000f18 <search_usart1_buffer_Rx>
 800056a:	4603      	mov	r3, r0
 800056c:	461a      	mov	r2, r3
 800056e:	4b32      	ldr	r3, [pc, #200]	; (8000638 <sendRequest+0x10c>)
 8000570:	701a      	strb	r2, [r3, #0]
			if(found == STANDBY){
 8000572:	4b31      	ldr	r3, [pc, #196]	; (8000638 <sendRequest+0x10c>)
 8000574:	781b      	ldrb	r3, [r3, #0]
 8000576:	2b01      	cmp	r3, #1
 8000578:	d107      	bne.n	800058a <sendRequest+0x5e>
				found = search_usart1_buffer_Rx((uint8_t *)">", (uint8_t *)"CLOSED\r\n");
 800057a:	4932      	ldr	r1, [pc, #200]	; (8000644 <sendRequest+0x118>)
 800057c:	4830      	ldr	r0, [pc, #192]	; (8000640 <sendRequest+0x114>)
 800057e:	f000 fccb 	bl	8000f18 <search_usart1_buffer_Rx>
 8000582:	4603      	mov	r3, r0
 8000584:	461a      	mov	r2, r3
 8000586:	4b2c      	ldr	r3, [pc, #176]	; (8000638 <sendRequest+0x10c>)
 8000588:	701a      	strb	r2, [r3, #0]
		while(found == STANDBY && !timeout_with_timer4(_CIPSEND_timeout)){
 800058a:	4b2b      	ldr	r3, [pc, #172]	; (8000638 <sendRequest+0x10c>)
 800058c:	781b      	ldrb	r3, [r3, #0]
 800058e:	2b01      	cmp	r3, #1
 8000590:	d105      	bne.n	800059e <sendRequest+0x72>
 8000592:	6878      	ldr	r0, [r7, #4]
 8000594:	f000 fa58 	bl	8000a48 <timeout_with_timer4>
 8000598:	4603      	mov	r3, r0
 800059a:	2b00      	cmp	r3, #0
 800059c:	d0e1      	beq.n	8000562 <sendRequest+0x36>
			}
		}
		if(found == PASS){
 800059e:	4b26      	ldr	r3, [pc, #152]	; (8000638 <sendRequest+0x10c>)
 80005a0:	781b      	ldrb	r3, [r3, #0]
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d009      	beq.n	80005ba <sendRequest+0x8e>
			break; //move on to next command
		}
		else{ // FAIL OR TIMEOUT
			_CIPSEND_tries--;
 80005a6:	68fb      	ldr	r3, [r7, #12]
 80005a8:	3b01      	subs	r3, #1
 80005aa:	60fb      	str	r3, [r7, #12]
			write_usart1((uint8_t*)command);
 80005ac:	481f      	ldr	r0, [pc, #124]	; (800062c <sendRequest+0x100>)
 80005ae:	f000 fc41 	bl	8000e34 <write_usart1>
	while(_CIPSEND_tries > 0){
 80005b2:	68fb      	ldr	r3, [r7, #12]
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d1e8      	bne.n	800058a <sendRequest+0x5e>
 80005b8:	e000      	b.n	80005bc <sendRequest+0x90>
			break; //move on to next command
 80005ba:	bf00      	nop
		}
	}
	if(found == FAIL || found == STANDBY){
 80005bc:	4b1e      	ldr	r3, [pc, #120]	; (8000638 <sendRequest+0x10c>)
 80005be:	781b      	ldrb	r3, [r3, #0]
 80005c0:	2b02      	cmp	r3, #2
 80005c2:	d003      	beq.n	80005cc <sendRequest+0xa0>
 80005c4:	4b1c      	ldr	r3, [pc, #112]	; (8000638 <sendRequest+0x10c>)
 80005c6:	781b      	ldrb	r3, [r3, #0]
 80005c8:	2b01      	cmp	r3, #1
 80005ca:	d101      	bne.n	80005d0 <sendRequest+0xa4>
		return FALSE;
 80005cc:	2300      	movs	r3, #0
 80005ce:	e028      	b.n	8000622 <sendRequest+0xf6>
	}


	/*Send HTTP request*/
	found = STANDBY;
 80005d0:	4b19      	ldr	r3, [pc, #100]	; (8000638 <sendRequest+0x10c>)
 80005d2:	2201      	movs	r2, #1
 80005d4:	701a      	strb	r2, [r3, #0]
	write_usart1((uint8_t*)http);
 80005d6:	481c      	ldr	r0, [pc, #112]	; (8000648 <sendRequest+0x11c>)
 80005d8:	f000 fc2c 	bl	8000e34 <write_usart1>

	/*Wait for SEND_OK after this a response will come*/
	while(_SEND_OK_tries > 0){
 80005dc:	e01d      	b.n	800061a <sendRequest+0xee>
		while(found == STANDBY && !timeout_with_timer4(_SEND_OK_timeout)){
			found = search_usart1_buffer_Rx((uint8_t *)SEND_OK, (uint8_t *)AT_FAIL);
 80005de:	491b      	ldr	r1, [pc, #108]	; (800064c <sendRequest+0x120>)
 80005e0:	481b      	ldr	r0, [pc, #108]	; (8000650 <sendRequest+0x124>)
 80005e2:	f000 fc99 	bl	8000f18 <search_usart1_buffer_Rx>
 80005e6:	4603      	mov	r3, r0
 80005e8:	461a      	mov	r2, r3
 80005ea:	4b13      	ldr	r3, [pc, #76]	; (8000638 <sendRequest+0x10c>)
 80005ec:	701a      	strb	r2, [r3, #0]
		while(found == STANDBY && !timeout_with_timer4(_SEND_OK_timeout)){
 80005ee:	4b12      	ldr	r3, [pc, #72]	; (8000638 <sendRequest+0x10c>)
 80005f0:	781b      	ldrb	r3, [r3, #0]
 80005f2:	2b01      	cmp	r3, #1
 80005f4:	d105      	bne.n	8000602 <sendRequest+0xd6>
 80005f6:	6838      	ldr	r0, [r7, #0]
 80005f8:	f000 fa26 	bl	8000a48 <timeout_with_timer4>
 80005fc:	4603      	mov	r3, r0
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d0ed      	beq.n	80005de <sendRequest+0xb2>
		}
		if(found == PASS){
 8000602:	4b0d      	ldr	r3, [pc, #52]	; (8000638 <sendRequest+0x10c>)
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	2b00      	cmp	r3, #0
 8000608:	d101      	bne.n	800060e <sendRequest+0xe2>
			return TRUE;
 800060a:	2301      	movs	r3, #1
 800060c:	e009      	b.n	8000622 <sendRequest+0xf6>
		}
		else{
			_SEND_OK_tries--;
 800060e:	68bb      	ldr	r3, [r7, #8]
 8000610:	3b01      	subs	r3, #1
 8000612:	60bb      	str	r3, [r7, #8]
			write_usart1((uint8_t*)http);
 8000614:	480c      	ldr	r0, [pc, #48]	; (8000648 <sendRequest+0x11c>)
 8000616:	f000 fc0d 	bl	8000e34 <write_usart1>
	while(_SEND_OK_tries > 0){
 800061a:	68bb      	ldr	r3, [r7, #8]
 800061c:	2b00      	cmp	r3, #0
 800061e:	d1e6      	bne.n	80005ee <sendRequest+0xc2>
		}
	}
	return FALSE;
 8000620:	2300      	movs	r3, #0

}
 8000622:	4618      	mov	r0, r3
 8000624:	3710      	adds	r7, #16
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	200000ec 	.word	0x200000ec
 8000630:	200003ec 	.word	0x200003ec
 8000634:	08001ae8 	.word	0x08001ae8
 8000638:	2000006b 	.word	0x2000006b
 800063c:	0800196c 	.word	0x0800196c
 8000640:	08001afc 	.word	0x08001afc
 8000644:	08001b00 	.word	0x08001b00
 8000648:	200001ec 	.word	0x200001ec
 800064c:	080019c8 	.word	0x080019c8
 8000650:	08001b0c 	.word	0x08001b0c

08000654 <readResponse>:


/*This function waits for response from firebase,
 * and returns once response is recieved.
 * timeout (in seconds): number of seconds to wait for response*/
BOOL readResponse(uint32_t timeout){
 8000654:	b580      	push	{r7, lr}
 8000656:	b082      	sub	sp, #8
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]

	found = STANDBY;
 800065c:	4b10      	ldr	r3, [pc, #64]	; (80006a0 <readResponse+0x4c>)
 800065e:	2201      	movs	r2, #1
 8000660:	701a      	strb	r2, [r3, #0]
	while(found == STANDBY && !timeout_with_timer4(timeout)){
 8000662:	e007      	b.n	8000674 <readResponse+0x20>
		found = search_usart1_buffer_Rx((uint8_t *)"CLOSED\r\n", (uint8_t *)AT_FAIL);
 8000664:	490f      	ldr	r1, [pc, #60]	; (80006a4 <readResponse+0x50>)
 8000666:	4810      	ldr	r0, [pc, #64]	; (80006a8 <readResponse+0x54>)
 8000668:	f000 fc56 	bl	8000f18 <search_usart1_buffer_Rx>
 800066c:	4603      	mov	r3, r0
 800066e:	461a      	mov	r2, r3
 8000670:	4b0b      	ldr	r3, [pc, #44]	; (80006a0 <readResponse+0x4c>)
 8000672:	701a      	strb	r2, [r3, #0]
	while(found == STANDBY && !timeout_with_timer4(timeout)){
 8000674:	4b0a      	ldr	r3, [pc, #40]	; (80006a0 <readResponse+0x4c>)
 8000676:	781b      	ldrb	r3, [r3, #0]
 8000678:	2b01      	cmp	r3, #1
 800067a:	d105      	bne.n	8000688 <readResponse+0x34>
 800067c:	6878      	ldr	r0, [r7, #4]
 800067e:	f000 f9e3 	bl	8000a48 <timeout_with_timer4>
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	d0ed      	beq.n	8000664 <readResponse+0x10>
	}
	if(found == PASS){
 8000688:	4b05      	ldr	r3, [pc, #20]	; (80006a0 <readResponse+0x4c>)
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	2b00      	cmp	r3, #0
 800068e:	d101      	bne.n	8000694 <readResponse+0x40>
		return TRUE;
 8000690:	2301      	movs	r3, #1
 8000692:	e000      	b.n	8000696 <readResponse+0x42>
	}
	else{
		return FALSE;
 8000694:	2300      	movs	r3, #0
	}

}
 8000696:	4618      	mov	r0, r3
 8000698:	3708      	adds	r7, #8
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	2000006b 	.word	0x2000006b
 80006a4:	080019c8 	.word	0x080019c8
 80006a8:	08001b00 	.word	0x08001b00

080006ac <closeCunnection>:


/*This function closes connection
 * tries: number of times to send ping incase of timeout or failure.
 * timeout (in seconds): number of seconds to wait for response*/
BOOL closeCunnection(uint32_t tries, uint32_t timeout){
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
 80006b4:	6039      	str	r1, [r7, #0]

	found = STANDBY;
 80006b6:	4b16      	ldr	r3, [pc, #88]	; (8000710 <closeCunnection+0x64>)
 80006b8:	2201      	movs	r2, #1
 80006ba:	701a      	strb	r2, [r3, #0]
	write_usart1((uint8_t*)AT_CIPCLOSE);
 80006bc:	4815      	ldr	r0, [pc, #84]	; (8000714 <closeCunnection+0x68>)
 80006be:	f000 fbb9 	bl	8000e34 <write_usart1>
	while(tries > 0){
 80006c2:	e01d      	b.n	8000700 <closeCunnection+0x54>
		while(found == STANDBY && !timeout_with_timer4(timeout)){
			found = search_usart1_buffer_Rx((uint8_t *)AT_OK, (uint8_t *)AT_ERROR);
 80006c4:	4914      	ldr	r1, [pc, #80]	; (8000718 <closeCunnection+0x6c>)
 80006c6:	4815      	ldr	r0, [pc, #84]	; (800071c <closeCunnection+0x70>)
 80006c8:	f000 fc26 	bl	8000f18 <search_usart1_buffer_Rx>
 80006cc:	4603      	mov	r3, r0
 80006ce:	461a      	mov	r2, r3
 80006d0:	4b0f      	ldr	r3, [pc, #60]	; (8000710 <closeCunnection+0x64>)
 80006d2:	701a      	strb	r2, [r3, #0]
		while(found == STANDBY && !timeout_with_timer4(timeout)){
 80006d4:	4b0e      	ldr	r3, [pc, #56]	; (8000710 <closeCunnection+0x64>)
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	2b01      	cmp	r3, #1
 80006da:	d105      	bne.n	80006e8 <closeCunnection+0x3c>
 80006dc:	6838      	ldr	r0, [r7, #0]
 80006de:	f000 f9b3 	bl	8000a48 <timeout_with_timer4>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d0ed      	beq.n	80006c4 <closeCunnection+0x18>
		}
		if(found == PASS){
 80006e8:	4b09      	ldr	r3, [pc, #36]	; (8000710 <closeCunnection+0x64>)
 80006ea:	781b      	ldrb	r3, [r3, #0]
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d101      	bne.n	80006f4 <closeCunnection+0x48>
			return TRUE;
 80006f0:	2301      	movs	r3, #1
 80006f2:	e009      	b.n	8000708 <closeCunnection+0x5c>
		}
		else{ // FAIL OR TIMEOUT
			tries--;
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	3b01      	subs	r3, #1
 80006f8:	607b      	str	r3, [r7, #4]
			write_usart1((uint8_t*)AT_CIPCLOSE);
 80006fa:	4806      	ldr	r0, [pc, #24]	; (8000714 <closeCunnection+0x68>)
 80006fc:	f000 fb9a 	bl	8000e34 <write_usart1>
	while(tries > 0){
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	2b00      	cmp	r3, #0
 8000704:	d1e6      	bne.n	80006d4 <closeCunnection+0x28>
		}
	}
	return FALSE;
 8000706:	2300      	movs	r3, #0

}
 8000708:	4618      	mov	r0, r3
 800070a:	3708      	adds	r7, #8
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}
 8000710:	2000006b 	.word	0x2000006b
 8000714:	08001b18 	.word	0x08001b18
 8000718:	0800196c 	.word	0x0800196c
 800071c:	08001974 	.word	0x08001974

08000720 <toggle_led>:

}


void toggle_led()
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0

	if(state == OFF)
 8000724:	4b0d      	ldr	r3, [pc, #52]	; (800075c <toggle_led+0x3c>)
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	2b00      	cmp	r3, #0
 800072a:	d109      	bne.n	8000740 <toggle_led+0x20>
	{
		GPIOA->ODR |= 0x0020;
 800072c:	4b0c      	ldr	r3, [pc, #48]	; (8000760 <toggle_led+0x40>)
 800072e:	68db      	ldr	r3, [r3, #12]
 8000730:	4a0b      	ldr	r2, [pc, #44]	; (8000760 <toggle_led+0x40>)
 8000732:	f043 0320 	orr.w	r3, r3, #32
 8000736:	60d3      	str	r3, [r2, #12]
		state=ON;
 8000738:	4b08      	ldr	r3, [pc, #32]	; (800075c <toggle_led+0x3c>)
 800073a:	2201      	movs	r2, #1
 800073c:	701a      	strb	r2, [r3, #0]
	else
	{
		GPIOA->ODR &= ~(0x0020);
		state=OFF;
	}
}
 800073e:	e008      	b.n	8000752 <toggle_led+0x32>
		GPIOA->ODR &= ~(0x0020);
 8000740:	4b07      	ldr	r3, [pc, #28]	; (8000760 <toggle_led+0x40>)
 8000742:	68db      	ldr	r3, [r3, #12]
 8000744:	4a06      	ldr	r2, [pc, #24]	; (8000760 <toggle_led+0x40>)
 8000746:	f023 0320 	bic.w	r3, r3, #32
 800074a:	60d3      	str	r3, [r2, #12]
		state=OFF;
 800074c:	4b03      	ldr	r3, [pc, #12]	; (800075c <toggle_led+0x3c>)
 800074e:	2200      	movs	r2, #0
 8000750:	701a      	strb	r2, [r3, #0]
}
 8000752:	bf00      	nop
 8000754:	46bd      	mov	sp, r7
 8000756:	bc80      	pop	{r7}
 8000758:	4770      	bx	lr
 800075a:	bf00      	nop
 800075c:	20000b40 	.word	0x20000b40
 8000760:	40010800 	.word	0x40010800

08000764 <EXTI4_IRQHandler>:

/*Interrupt service routine for sensor using pin D5 (PB4) as input mode*/
void EXTI4_IRQHandler(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0

	EXTI->PR |= 0x00000010; //reset flag by writing 1 to bit 4 (reference manual 10.3.6)
 8000768:	4b06      	ldr	r3, [pc, #24]	; (8000784 <EXTI4_IRQHandler+0x20>)
 800076a:	695b      	ldr	r3, [r3, #20]
 800076c:	4a05      	ldr	r2, [pc, #20]	; (8000784 <EXTI4_IRQHandler+0x20>)
 800076e:	f043 0310 	orr.w	r3, r3, #16
 8000772:	6153      	str	r3, [r2, #20]

	toggle_led(); //This is temporary for testing.
 8000774:	f7ff ffd4 	bl	8000720 <toggle_led>
	write_usart2((uint8_t*)MSG); //This chould be executed using the event_queue
 8000778:	4803      	ldr	r0, [pc, #12]	; (8000788 <EXTI4_IRQHandler+0x24>)
 800077a:	f000 fb1f 	bl	8000dbc <write_usart2>

}
 800077e:	bf00      	nop
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	40010400 	.word	0x40010400
 8000788:	08001bb8 	.word	0x08001bb8

0800078c <main>:
#include "timers.h"
#include "common.h"


int main(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0

	//init_sensor_with_interrupt();
	//init_sensor_led_response();
	init_usart2(); // for dbugging
 8000790:	f000 fa62 	bl	8000c58 <init_usart2>

//	init_timer2();
	init_timer3();
 8000794:	f000 f8ba 	bl	800090c <init_timer3>
	init_timer4();
 8000798:	f000 f8f8 	bl	800098c <init_timer4>

	init_usart1(); // for ESP8266
 800079c:	f000 fa90 	bl	8000cc0 <init_usart1>
	write_usart2((uint8_t*)("\r\n_______________\r\n"));//For test
 80007a0:	480a      	ldr	r0, [pc, #40]	; (80007cc <main+0x40>)
 80007a2:	f000 fb0b 	bl	8000dbc <write_usart2>
//	}


	while(1)
	{
		if(recordAlert()){
 80007a6:	f7ff fd01 	bl	80001ac <recordAlert>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d003      	beq.n	80007b8 <main+0x2c>
			write_usart2((uint8_t*)(":)\r\n"));
 80007b0:	4807      	ldr	r0, [pc, #28]	; (80007d0 <main+0x44>)
 80007b2:	f000 fb03 	bl	8000dbc <write_usart2>
 80007b6:	e002      	b.n	80007be <main+0x32>
		}
		else{
			write_usart2((uint8_t*)(":(\r\n"));
 80007b8:	4806      	ldr	r0, [pc, #24]	; (80007d4 <main+0x48>)
 80007ba:	f000 faff 	bl	8000dbc <write_usart2>
		}

		write_usart2((uint8_t*)("\r\n.....................\r\n"));
 80007be:	4806      	ldr	r0, [pc, #24]	; (80007d8 <main+0x4c>)
 80007c0:	f000 fafc 	bl	8000dbc <write_usart2>
		write_usart2((uint8_t*)("\r\n\r\n"));
 80007c4:	4805      	ldr	r0, [pc, #20]	; (80007dc <main+0x50>)
 80007c6:	f000 faf9 	bl	8000dbc <write_usart2>
		if(recordAlert()){
 80007ca:	e7ec      	b.n	80007a6 <main+0x1a>
 80007cc:	08001c38 	.word	0x08001c38
 80007d0:	08001c4c 	.word	0x08001c4c
 80007d4:	08001c54 	.word	0x08001c54
 80007d8:	08001c5c 	.word	0x08001c5c
 80007dc:	08001c78 	.word	0x08001c78

080007e0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b084      	sub	sp, #16
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80007e8:	4b11      	ldr	r3, [pc, #68]	; (8000830 <_sbrk+0x50>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d102      	bne.n	80007f6 <_sbrk+0x16>
		heap_end = &end;
 80007f0:	4b0f      	ldr	r3, [pc, #60]	; (8000830 <_sbrk+0x50>)
 80007f2:	4a10      	ldr	r2, [pc, #64]	; (8000834 <_sbrk+0x54>)
 80007f4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80007f6:	4b0e      	ldr	r3, [pc, #56]	; (8000830 <_sbrk+0x50>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80007fc:	4b0c      	ldr	r3, [pc, #48]	; (8000830 <_sbrk+0x50>)
 80007fe:	681a      	ldr	r2, [r3, #0]
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	4413      	add	r3, r2
 8000804:	466a      	mov	r2, sp
 8000806:	4293      	cmp	r3, r2
 8000808:	d907      	bls.n	800081a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800080a:	f000 fc25 	bl	8001058 <__errno>
 800080e:	4602      	mov	r2, r0
 8000810:	230c      	movs	r3, #12
 8000812:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000814:	f04f 33ff 	mov.w	r3, #4294967295
 8000818:	e006      	b.n	8000828 <_sbrk+0x48>
	}

	heap_end += incr;
 800081a:	4b05      	ldr	r3, [pc, #20]	; (8000830 <_sbrk+0x50>)
 800081c:	681a      	ldr	r2, [r3, #0]
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	4413      	add	r3, r2
 8000822:	4a03      	ldr	r2, [pc, #12]	; (8000830 <_sbrk+0x50>)
 8000824:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000826:	68fb      	ldr	r3, [r7, #12]
}
 8000828:	4618      	mov	r0, r3
 800082a:	3710      	adds	r7, #16
 800082c:	46bd      	mov	sp, r7
 800082e:	bd80      	pop	{r7, pc}
 8000830:	200004f4 	.word	0x200004f4
 8000834:	20000b48 	.word	0x20000b48

08000838 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000838:	b480      	push	{r7}
 800083a:	b085      	sub	sp, #20
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	f003 0307 	and.w	r3, r3, #7
 8000846:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000848:	4b0c      	ldr	r3, [pc, #48]	; (800087c <__NVIC_SetPriorityGrouping+0x44>)
 800084a:	68db      	ldr	r3, [r3, #12]
 800084c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800084e:	68ba      	ldr	r2, [r7, #8]
 8000850:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000854:	4013      	ands	r3, r2
 8000856:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000858:	68fb      	ldr	r3, [r7, #12]
 800085a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800085c:	68bb      	ldr	r3, [r7, #8]
 800085e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000860:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000864:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000868:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800086a:	4a04      	ldr	r2, [pc, #16]	; (800087c <__NVIC_SetPriorityGrouping+0x44>)
 800086c:	68bb      	ldr	r3, [r7, #8]
 800086e:	60d3      	str	r3, [r2, #12]
}
 8000870:	bf00      	nop
 8000872:	3714      	adds	r7, #20
 8000874:	46bd      	mov	sp, r7
 8000876:	bc80      	pop	{r7}
 8000878:	4770      	bx	lr
 800087a:	bf00      	nop
 800087c:	e000ed00 	.word	0xe000ed00

08000880 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000880:	b480      	push	{r7}
 8000882:	b083      	sub	sp, #12
 8000884:	af00      	add	r7, sp, #0
 8000886:	4603      	mov	r3, r0
 8000888:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800088a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800088e:	2b00      	cmp	r3, #0
 8000890:	db0b      	blt.n	80008aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000892:	79fb      	ldrb	r3, [r7, #7]
 8000894:	f003 021f 	and.w	r2, r3, #31
 8000898:	4906      	ldr	r1, [pc, #24]	; (80008b4 <__NVIC_EnableIRQ+0x34>)
 800089a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800089e:	095b      	lsrs	r3, r3, #5
 80008a0:	2001      	movs	r0, #1
 80008a2:	fa00 f202 	lsl.w	r2, r0, r2
 80008a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80008aa:	bf00      	nop
 80008ac:	370c      	adds	r7, #12
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bc80      	pop	{r7}
 80008b2:	4770      	bx	lr
 80008b4:	e000e100 	.word	0xe000e100

080008b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008b8:	b480      	push	{r7}
 80008ba:	b083      	sub	sp, #12
 80008bc:	af00      	add	r7, sp, #0
 80008be:	4603      	mov	r3, r0
 80008c0:	6039      	str	r1, [r7, #0]
 80008c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	db0a      	blt.n	80008e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008cc:	683b      	ldr	r3, [r7, #0]
 80008ce:	b2da      	uxtb	r2, r3
 80008d0:	490c      	ldr	r1, [pc, #48]	; (8000904 <__NVIC_SetPriority+0x4c>)
 80008d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008d6:	0112      	lsls	r2, r2, #4
 80008d8:	b2d2      	uxtb	r2, r2
 80008da:	440b      	add	r3, r1
 80008dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008e0:	e00a      	b.n	80008f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	b2da      	uxtb	r2, r3
 80008e6:	4908      	ldr	r1, [pc, #32]	; (8000908 <__NVIC_SetPriority+0x50>)
 80008e8:	79fb      	ldrb	r3, [r7, #7]
 80008ea:	f003 030f 	and.w	r3, r3, #15
 80008ee:	3b04      	subs	r3, #4
 80008f0:	0112      	lsls	r2, r2, #4
 80008f2:	b2d2      	uxtb	r2, r2
 80008f4:	440b      	add	r3, r1
 80008f6:	761a      	strb	r2, [r3, #24]
}
 80008f8:	bf00      	nop
 80008fa:	370c      	adds	r7, #12
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bc80      	pop	{r7}
 8000900:	4770      	bx	lr
 8000902:	bf00      	nop
 8000904:	e000e100 	.word	0xe000e100
 8000908:	e000ed00 	.word	0xe000ed00

0800090c <init_timer3>:
	timer2.timeout = FALSE;

}

/*init's timer3 to  interrupt once a milli second when enabled*/
void init_timer3(void){
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
	/* APB1 peripheral clock enable register (RCC_APB1ENR) {p.148 in the reference manual} */
	RCC->APB1ENR |= 0x00000002; // TIM3EN: TIM3 timer clock enable
 8000910:	4b1b      	ldr	r3, [pc, #108]	; (8000980 <init_timer3+0x74>)
 8000912:	69db      	ldr	r3, [r3, #28]
 8000914:	4a1a      	ldr	r2, [pc, #104]	; (8000980 <init_timer3+0x74>)
 8000916:	f043 0302 	orr.w	r3, r3, #2
 800091a:	61d3      	str	r3, [r2, #28]

	/* ARR*PSC=8000 -> 1ms */

	/* TIM3 Set Prescaler {see: 15.4.11 in the Reference manual}*/
	TIM3->PSC = 0x0064; //0x0064[Hex] = 100[dec]
 800091c:	4b19      	ldr	r3, [pc, #100]	; (8000984 <init_timer3+0x78>)
 800091e:	2264      	movs	r2, #100	; 0x64
 8000920:	629a      	str	r2, [r3, #40]	; 0x28

	/* TIM3 Set TIMx auto-reload register {p.419 in the Reference manual}*/
	TIM3->ARR = 0x0050; //0x0050[Hex] = 80[dec]
 8000922:	4b18      	ldr	r3, [pc, #96]	; (8000984 <init_timer3+0x78>)
 8000924:	2250      	movs	r2, #80	; 0x50
 8000926:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM3->CR1 |= 0x0004; // URS- generate an interrupt only in over/under flow
 8000928:	4b16      	ldr	r3, [pc, #88]	; (8000984 <init_timer3+0x78>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	4a15      	ldr	r2, [pc, #84]	; (8000984 <init_timer3+0x78>)
 800092e:	f043 0304 	orr.w	r3, r3, #4
 8000932:	6013      	str	r3, [r2, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000934:	b672      	cpsid	i

	__disable_irq();
	TIM3->DIER |= 0x0001; // Update Interrupt Enable
 8000936:	4b13      	ldr	r3, [pc, #76]	; (8000984 <init_timer3+0x78>)
 8000938:	68db      	ldr	r3, [r3, #12]
 800093a:	4a12      	ldr	r2, [pc, #72]	; (8000984 <init_timer3+0x78>)
 800093c:	f043 0301 	orr.w	r3, r3, #1
 8000940:	60d3      	str	r3, [r2, #12]
	TIM3->EGR |= 0x0001; // Update Genaration
 8000942:	4b10      	ldr	r3, [pc, #64]	; (8000984 <init_timer3+0x78>)
 8000944:	695b      	ldr	r3, [r3, #20]
 8000946:	4a0f      	ldr	r2, [pc, #60]	; (8000984 <init_timer3+0x78>)
 8000948:	f043 0301 	orr.w	r3, r3, #1
 800094c:	6153      	str	r3, [r2, #20]
	NVIC_SetPriorityGrouping(7); //This should disable interrupt nesting(priority wont be not allowed)//->MABY IT'S THE DEFAULT
 800094e:	2007      	movs	r0, #7
 8000950:	f7ff ff72 	bl	8000838 <__NVIC_SetPriorityGrouping>
	NVIC_SetPriority(TIM3_IRQn,0); //set all interrupt priority to zero so that no preemption occurs.//->MABY IT'S THE DEFAULT
 8000954:	2100      	movs	r1, #0
 8000956:	201d      	movs	r0, #29
 8000958:	f7ff ffae 	bl	80008b8 <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM3_IRQn); //enable handler
 800095c:	201d      	movs	r0, #29
 800095e:	f7ff ff8f 	bl	8000880 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8000962:	b662      	cpsie	i
	/* TIMx control register 1 (TIMx_CR1) {p.404 in the reference manual} */
	//TIM3->CR1 |= 0x0010; // DIR- counter direction (By default: counting up)
	//TIM3->CR1 |= 0x0001; // CEN: Counter enable (we enabled it in the delay- in order not to trigger an interrupt)

	/*Initialize timer*/
	timer3.countTicks = 0;
 8000964:	4b08      	ldr	r3, [pc, #32]	; (8000988 <init_timer3+0x7c>)
 8000966:	2200      	movs	r2, #0
 8000968:	601a      	str	r2, [r3, #0]
	timer3.timeout_count = 0;
 800096a:	4b07      	ldr	r3, [pc, #28]	; (8000988 <init_timer3+0x7c>)
 800096c:	2200      	movs	r2, #0
 800096e:	605a      	str	r2, [r3, #4]
	timer3.delay = FALSE;
 8000970:	4b05      	ldr	r3, [pc, #20]	; (8000988 <init_timer3+0x7c>)
 8000972:	2200      	movs	r2, #0
 8000974:	721a      	strb	r2, [r3, #8]
	timer3.timeout = FALSE;
 8000976:	4b04      	ldr	r3, [pc, #16]	; (8000988 <init_timer3+0x7c>)
 8000978:	2200      	movs	r2, #0
 800097a:	725a      	strb	r2, [r3, #9]
}
 800097c:	bf00      	nop
 800097e:	bd80      	pop	{r7, pc}
 8000980:	40021000 	.word	0x40021000
 8000984:	40000400 	.word	0x40000400
 8000988:	20000504 	.word	0x20000504

0800098c <init_timer4>:

/*init's timer4 to  interrupt once a second when enabled*/
void init_timer4(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
	/* APB1 peripheral clock enable register (RCC_APB1ENR) {p.148 in the reference manual} */
	RCC->APB1ENR |= 0x00000004; // TIM4EN: TIM4 timer clock enable
 8000990:	4b1c      	ldr	r3, [pc, #112]	; (8000a04 <init_timer4+0x78>)
 8000992:	69db      	ldr	r3, [r3, #28]
 8000994:	4a1b      	ldr	r2, [pc, #108]	; (8000a04 <init_timer4+0x78>)
 8000996:	f043 0304 	orr.w	r3, r3, #4
 800099a:	61d3      	str	r3, [r2, #28]

	/* ARR*PSC=8,000,000 -> 1s */

	/* TIM4 Set Prescaler {see: 15.4.11 in the Reference manual}*/
	TIM4->PSC = 0x07D0; //0x07D0[Hex] = 2000[dec]
 800099c:	4b1a      	ldr	r3, [pc, #104]	; (8000a08 <init_timer4+0x7c>)
 800099e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80009a2:	629a      	str	r2, [r3, #40]	; 0x28

	/* TIM4 Set TIMx auto-reload register {p.419 in the Reference manual}*/
	TIM4->ARR = 0x0FA0; //0x0FA0[Hex] = 4000[dec]
 80009a4:	4b18      	ldr	r3, [pc, #96]	; (8000a08 <init_timer4+0x7c>)
 80009a6:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 80009aa:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM4->CR1 |= 0x0004; // URS- generate an interrupt only in over/under flow
 80009ac:	4b16      	ldr	r3, [pc, #88]	; (8000a08 <init_timer4+0x7c>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	4a15      	ldr	r2, [pc, #84]	; (8000a08 <init_timer4+0x7c>)
 80009b2:	f043 0304 	orr.w	r3, r3, #4
 80009b6:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80009b8:	b672      	cpsid	i

	__disable_irq();
	TIM4->DIER |= 0x0001; // Update Interrupt Enable
 80009ba:	4b13      	ldr	r3, [pc, #76]	; (8000a08 <init_timer4+0x7c>)
 80009bc:	68db      	ldr	r3, [r3, #12]
 80009be:	4a12      	ldr	r2, [pc, #72]	; (8000a08 <init_timer4+0x7c>)
 80009c0:	f043 0301 	orr.w	r3, r3, #1
 80009c4:	60d3      	str	r3, [r2, #12]
	TIM4->EGR |= 0x0001; // Update Genaration
 80009c6:	4b10      	ldr	r3, [pc, #64]	; (8000a08 <init_timer4+0x7c>)
 80009c8:	695b      	ldr	r3, [r3, #20]
 80009ca:	4a0f      	ldr	r2, [pc, #60]	; (8000a08 <init_timer4+0x7c>)
 80009cc:	f043 0301 	orr.w	r3, r3, #1
 80009d0:	6153      	str	r3, [r2, #20]
	NVIC_SetPriorityGrouping(7); //This should disable interrupt nesting(priority wont be not allowed)//->MABY IT'S THE DEFAULT
 80009d2:	2007      	movs	r0, #7
 80009d4:	f7ff ff30 	bl	8000838 <__NVIC_SetPriorityGrouping>
	NVIC_SetPriority(TIM4_IRQn,0); //set all interrupt priority to zero so that no preemption occurs.//->MABY IT'S THE DEFAULT
 80009d8:	2100      	movs	r1, #0
 80009da:	201e      	movs	r0, #30
 80009dc:	f7ff ff6c 	bl	80008b8 <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM4_IRQn); //enable handler
 80009e0:	201e      	movs	r0, #30
 80009e2:	f7ff ff4d 	bl	8000880 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 80009e6:	b662      	cpsie	i
	/* TIMx control register 1 (TIMx_CR1) {p.404 in the reference manual} */
	//TIM4->CR1 |= 0x0010; // DIR- counter direction (By default: counting up)
	//TIM4->CR1 |= 0x0001; // CEN: Counter enable (we enabled it in the delay- in order not to trigger an interrupt)

	/*Initialize timer*/
	timer4.countTicks = 0;
 80009e8:	4b08      	ldr	r3, [pc, #32]	; (8000a0c <init_timer4+0x80>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	601a      	str	r2, [r3, #0]
	timer4.timeout_count = 0;
 80009ee:	4b07      	ldr	r3, [pc, #28]	; (8000a0c <init_timer4+0x80>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	605a      	str	r2, [r3, #4]
	timer4.delay = FALSE;
 80009f4:	4b05      	ldr	r3, [pc, #20]	; (8000a0c <init_timer4+0x80>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	721a      	strb	r2, [r3, #8]
	timer4.timeout = FALSE;
 80009fa:	4b04      	ldr	r3, [pc, #16]	; (8000a0c <init_timer4+0x80>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	725a      	strb	r2, [r3, #9]
}
 8000a00:	bf00      	nop
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	40021000 	.word	0x40021000
 8000a08:	40000800 	.word	0x40000800
 8000a0c:	20000510 	.word	0x20000510

08000a10 <enable_timer4>:
{
	TIM3->CR1 |= 0x0001; // CEN: Counter enable
}

void enable_timer4(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
	TIM4->CR1 |= 0x0001; // CEN: Counter enable
 8000a14:	4b04      	ldr	r3, [pc, #16]	; (8000a28 <enable_timer4+0x18>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	4a03      	ldr	r2, [pc, #12]	; (8000a28 <enable_timer4+0x18>)
 8000a1a:	f043 0301 	orr.w	r3, r3, #1
 8000a1e:	6013      	str	r3, [r2, #0]
}
 8000a20:	bf00      	nop
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bc80      	pop	{r7}
 8000a26:	4770      	bx	lr
 8000a28:	40000800 	.word	0x40000800

08000a2c <disable_timer4>:
{
	TIM3->CR1 &= ~(0x0001); // CEN: Counter disable
}

void disable_timer4(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0
	TIM4->CR1 &= ~(0x0001); // CEN: Counter disable
 8000a30:	4b04      	ldr	r3, [pc, #16]	; (8000a44 <disable_timer4+0x18>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	4a03      	ldr	r2, [pc, #12]	; (8000a44 <disable_timer4+0x18>)
 8000a36:	f023 0301 	bic.w	r3, r3, #1
 8000a3a:	6013      	str	r3, [r2, #0]

}
 8000a3c:	bf00      	nop
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bc80      	pop	{r7}
 8000a42:	4770      	bx	lr
 8000a44:	40000800 	.word	0x40000800

08000a48 <timeout_with_timer4>:
}

/*when the function reaches the timeout, it returns TRUE (=1).
 Else returns false*/
BOOL timeout_with_timer4(uint32_t num_of_sec)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b082      	sub	sp, #8
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
	enable_timer4();
 8000a50:	f7ff ffde 	bl	8000a10 <enable_timer4>

	timer4.timeout = TRUE;
 8000a54:	4b0d      	ldr	r3, [pc, #52]	; (8000a8c <timeout_with_timer4+0x44>)
 8000a56:	2201      	movs	r2, #1
 8000a58:	725a      	strb	r2, [r3, #9]
	if(timer4.timeout_count >= num_of_sec){
 8000a5a:	4b0c      	ldr	r3, [pc, #48]	; (8000a8c <timeout_with_timer4+0x44>)
 8000a5c:	685b      	ldr	r3, [r3, #4]
 8000a5e:	687a      	ldr	r2, [r7, #4]
 8000a60:	429a      	cmp	r2, r3
 8000a62:	d80d      	bhi.n	8000a80 <timeout_with_timer4+0x38>
		if(!timer4.delay){
 8000a64:	4b09      	ldr	r3, [pc, #36]	; (8000a8c <timeout_with_timer4+0x44>)
 8000a66:	7a1b      	ldrb	r3, [r3, #8]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d101      	bne.n	8000a70 <timeout_with_timer4+0x28>
			disable_timer4();
 8000a6c:	f7ff ffde 	bl	8000a2c <disable_timer4>
		}
		timer4.timeout = FALSE;
 8000a70:	4b06      	ldr	r3, [pc, #24]	; (8000a8c <timeout_with_timer4+0x44>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	725a      	strb	r2, [r3, #9]
		timer4.timeout_count = 0;
 8000a76:	4b05      	ldr	r3, [pc, #20]	; (8000a8c <timeout_with_timer4+0x44>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	605a      	str	r2, [r3, #4]
		return TRUE;
 8000a7c:	2301      	movs	r3, #1
 8000a7e:	e000      	b.n	8000a82 <timeout_with_timer4+0x3a>
	}
	else{
		return FALSE;
 8000a80:	2300      	movs	r3, #0
	}
}
 8000a82:	4618      	mov	r0, r3
 8000a84:	3708      	adds	r7, #8
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	20000510 	.word	0x20000510

08000a90 <TIM2_IRQHandler>:


void TIM2_IRQHandler(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
	if((TIM2->SR & 0x0001) == 0x0001)
 8000a94:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000a98:	691b      	ldr	r3, [r3, #16]
 8000a9a:	f003 0301 	and.w	r3, r3, #1
 8000a9e:	2b01      	cmp	r3, #1
 8000aa0:	d119      	bne.n	8000ad6 <TIM2_IRQHandler+0x46>
	{
		if(timer2.delay == TRUE){
 8000aa2:	4b0f      	ldr	r3, [pc, #60]	; (8000ae0 <TIM2_IRQHandler+0x50>)
 8000aa4:	7a1b      	ldrb	r3, [r3, #8]
 8000aa6:	2b01      	cmp	r3, #1
 8000aa8:	d104      	bne.n	8000ab4 <TIM2_IRQHandler+0x24>
			timer2.countTicks ++;
 8000aaa:	4b0d      	ldr	r3, [pc, #52]	; (8000ae0 <TIM2_IRQHandler+0x50>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	3301      	adds	r3, #1
 8000ab0:	4a0b      	ldr	r2, [pc, #44]	; (8000ae0 <TIM2_IRQHandler+0x50>)
 8000ab2:	6013      	str	r3, [r2, #0]
		}
		if(timer2.timeout == TRUE){
 8000ab4:	4b0a      	ldr	r3, [pc, #40]	; (8000ae0 <TIM2_IRQHandler+0x50>)
 8000ab6:	7a5b      	ldrb	r3, [r3, #9]
 8000ab8:	2b01      	cmp	r3, #1
 8000aba:	d104      	bne.n	8000ac6 <TIM2_IRQHandler+0x36>
			timer2.timeout_count ++;
 8000abc:	4b08      	ldr	r3, [pc, #32]	; (8000ae0 <TIM2_IRQHandler+0x50>)
 8000abe:	685b      	ldr	r3, [r3, #4]
 8000ac0:	3301      	adds	r3, #1
 8000ac2:	4a07      	ldr	r2, [pc, #28]	; (8000ae0 <TIM2_IRQHandler+0x50>)
 8000ac4:	6053      	str	r3, [r2, #4]
		}

		TIM2->SR &= ~(0x0001);
 8000ac6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000aca:	691b      	ldr	r3, [r3, #16]
 8000acc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000ad0:	f023 0301 	bic.w	r3, r3, #1
 8000ad4:	6113      	str	r3, [r2, #16]
	}
}
 8000ad6:	bf00      	nop
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bc80      	pop	{r7}
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop
 8000ae0:	200004f8 	.word	0x200004f8

08000ae4 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
	if((TIM3->SR & 0x0001) == 0x0001)
 8000ae8:	4b10      	ldr	r3, [pc, #64]	; (8000b2c <TIM3_IRQHandler+0x48>)
 8000aea:	691b      	ldr	r3, [r3, #16]
 8000aec:	f003 0301 	and.w	r3, r3, #1
 8000af0:	2b01      	cmp	r3, #1
 8000af2:	d117      	bne.n	8000b24 <TIM3_IRQHandler+0x40>
	{
		if(timer3.delay == TRUE){
 8000af4:	4b0e      	ldr	r3, [pc, #56]	; (8000b30 <TIM3_IRQHandler+0x4c>)
 8000af6:	7a1b      	ldrb	r3, [r3, #8]
 8000af8:	2b01      	cmp	r3, #1
 8000afa:	d104      	bne.n	8000b06 <TIM3_IRQHandler+0x22>
			timer3.countTicks ++;
 8000afc:	4b0c      	ldr	r3, [pc, #48]	; (8000b30 <TIM3_IRQHandler+0x4c>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	3301      	adds	r3, #1
 8000b02:	4a0b      	ldr	r2, [pc, #44]	; (8000b30 <TIM3_IRQHandler+0x4c>)
 8000b04:	6013      	str	r3, [r2, #0]
		}
		if(timer3.timeout == TRUE){
 8000b06:	4b0a      	ldr	r3, [pc, #40]	; (8000b30 <TIM3_IRQHandler+0x4c>)
 8000b08:	7a5b      	ldrb	r3, [r3, #9]
 8000b0a:	2b01      	cmp	r3, #1
 8000b0c:	d104      	bne.n	8000b18 <TIM3_IRQHandler+0x34>
			timer3.timeout_count ++;
 8000b0e:	4b08      	ldr	r3, [pc, #32]	; (8000b30 <TIM3_IRQHandler+0x4c>)
 8000b10:	685b      	ldr	r3, [r3, #4]
 8000b12:	3301      	adds	r3, #1
 8000b14:	4a06      	ldr	r2, [pc, #24]	; (8000b30 <TIM3_IRQHandler+0x4c>)
 8000b16:	6053      	str	r3, [r2, #4]
		}
		TIM3->SR &= ~(0x0001);
 8000b18:	4b04      	ldr	r3, [pc, #16]	; (8000b2c <TIM3_IRQHandler+0x48>)
 8000b1a:	691b      	ldr	r3, [r3, #16]
 8000b1c:	4a03      	ldr	r2, [pc, #12]	; (8000b2c <TIM3_IRQHandler+0x48>)
 8000b1e:	f023 0301 	bic.w	r3, r3, #1
 8000b22:	6113      	str	r3, [r2, #16]
	}
}
 8000b24:	bf00      	nop
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bc80      	pop	{r7}
 8000b2a:	4770      	bx	lr
 8000b2c:	40000400 	.word	0x40000400
 8000b30:	20000504 	.word	0x20000504

08000b34 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void)
{
 8000b34:	b480      	push	{r7}
 8000b36:	af00      	add	r7, sp, #0
	if((TIM4->SR & 0x0001) == 0x0001)
 8000b38:	4b10      	ldr	r3, [pc, #64]	; (8000b7c <TIM4_IRQHandler+0x48>)
 8000b3a:	691b      	ldr	r3, [r3, #16]
 8000b3c:	f003 0301 	and.w	r3, r3, #1
 8000b40:	2b01      	cmp	r3, #1
 8000b42:	d117      	bne.n	8000b74 <TIM4_IRQHandler+0x40>
	{
		if(timer4.delay == TRUE){
 8000b44:	4b0e      	ldr	r3, [pc, #56]	; (8000b80 <TIM4_IRQHandler+0x4c>)
 8000b46:	7a1b      	ldrb	r3, [r3, #8]
 8000b48:	2b01      	cmp	r3, #1
 8000b4a:	d104      	bne.n	8000b56 <TIM4_IRQHandler+0x22>
			timer4.countTicks ++;
 8000b4c:	4b0c      	ldr	r3, [pc, #48]	; (8000b80 <TIM4_IRQHandler+0x4c>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	3301      	adds	r3, #1
 8000b52:	4a0b      	ldr	r2, [pc, #44]	; (8000b80 <TIM4_IRQHandler+0x4c>)
 8000b54:	6013      	str	r3, [r2, #0]
		}
		if(timer4.timeout == TRUE){
 8000b56:	4b0a      	ldr	r3, [pc, #40]	; (8000b80 <TIM4_IRQHandler+0x4c>)
 8000b58:	7a5b      	ldrb	r3, [r3, #9]
 8000b5a:	2b01      	cmp	r3, #1
 8000b5c:	d104      	bne.n	8000b68 <TIM4_IRQHandler+0x34>
			timer4.timeout_count ++;
 8000b5e:	4b08      	ldr	r3, [pc, #32]	; (8000b80 <TIM4_IRQHandler+0x4c>)
 8000b60:	685b      	ldr	r3, [r3, #4]
 8000b62:	3301      	adds	r3, #1
 8000b64:	4a06      	ldr	r2, [pc, #24]	; (8000b80 <TIM4_IRQHandler+0x4c>)
 8000b66:	6053      	str	r3, [r2, #4]
		}
		TIM4->SR &= ~(0x0001);
 8000b68:	4b04      	ldr	r3, [pc, #16]	; (8000b7c <TIM4_IRQHandler+0x48>)
 8000b6a:	691b      	ldr	r3, [r3, #16]
 8000b6c:	4a03      	ldr	r2, [pc, #12]	; (8000b7c <TIM4_IRQHandler+0x48>)
 8000b6e:	f023 0301 	bic.w	r3, r3, #1
 8000b72:	6113      	str	r3, [r2, #16]
	}
}
 8000b74:	bf00      	nop
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bc80      	pop	{r7}
 8000b7a:	4770      	bx	lr
 8000b7c:	40000800 	.word	0x40000800
 8000b80:	20000510 	.word	0x20000510

08000b84 <__NVIC_SetPriorityGrouping>:
{
 8000b84:	b480      	push	{r7}
 8000b86:	b085      	sub	sp, #20
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	f003 0307 	and.w	r3, r3, #7
 8000b92:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b94:	4b0c      	ldr	r3, [pc, #48]	; (8000bc8 <__NVIC_SetPriorityGrouping+0x44>)
 8000b96:	68db      	ldr	r3, [r3, #12]
 8000b98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b9a:	68ba      	ldr	r2, [r7, #8]
 8000b9c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ba8:	68bb      	ldr	r3, [r7, #8]
 8000baa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000bb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bb6:	4a04      	ldr	r2, [pc, #16]	; (8000bc8 <__NVIC_SetPriorityGrouping+0x44>)
 8000bb8:	68bb      	ldr	r3, [r7, #8]
 8000bba:	60d3      	str	r3, [r2, #12]
}
 8000bbc:	bf00      	nop
 8000bbe:	3714      	adds	r7, #20
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bc80      	pop	{r7}
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop
 8000bc8:	e000ed00 	.word	0xe000ed00

08000bcc <__NVIC_EnableIRQ>:
{
 8000bcc:	b480      	push	{r7}
 8000bce:	b083      	sub	sp, #12
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	db0b      	blt.n	8000bf6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bde:	79fb      	ldrb	r3, [r7, #7]
 8000be0:	f003 021f 	and.w	r2, r3, #31
 8000be4:	4906      	ldr	r1, [pc, #24]	; (8000c00 <__NVIC_EnableIRQ+0x34>)
 8000be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bea:	095b      	lsrs	r3, r3, #5
 8000bec:	2001      	movs	r0, #1
 8000bee:	fa00 f202 	lsl.w	r2, r0, r2
 8000bf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000bf6:	bf00      	nop
 8000bf8:	370c      	adds	r7, #12
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bc80      	pop	{r7}
 8000bfe:	4770      	bx	lr
 8000c00:	e000e100 	.word	0xe000e100

08000c04 <__NVIC_SetPriority>:
{
 8000c04:	b480      	push	{r7}
 8000c06:	b083      	sub	sp, #12
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	6039      	str	r1, [r7, #0]
 8000c0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	db0a      	blt.n	8000c2e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	b2da      	uxtb	r2, r3
 8000c1c:	490c      	ldr	r1, [pc, #48]	; (8000c50 <__NVIC_SetPriority+0x4c>)
 8000c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c22:	0112      	lsls	r2, r2, #4
 8000c24:	b2d2      	uxtb	r2, r2
 8000c26:	440b      	add	r3, r1
 8000c28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000c2c:	e00a      	b.n	8000c44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	b2da      	uxtb	r2, r3
 8000c32:	4908      	ldr	r1, [pc, #32]	; (8000c54 <__NVIC_SetPriority+0x50>)
 8000c34:	79fb      	ldrb	r3, [r7, #7]
 8000c36:	f003 030f 	and.w	r3, r3, #15
 8000c3a:	3b04      	subs	r3, #4
 8000c3c:	0112      	lsls	r2, r2, #4
 8000c3e:	b2d2      	uxtb	r2, r2
 8000c40:	440b      	add	r3, r1
 8000c42:	761a      	strb	r2, [r3, #24]
}
 8000c44:	bf00      	nop
 8000c46:	370c      	adds	r7, #12
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bc80      	pop	{r7}
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	e000e100 	.word	0xe000e100
 8000c54:	e000ed00 	.word	0xe000ed00

08000c58 <init_usart2>:

/*This functions Inits all registors that have to do with enabling USART2 (ST-LINK/V.2)
 *inorder to send message to computer.
 *Note: Interrupts are not enabled intentionally.
 *This program works when TeraTerm speed is set to 9600*/
void init_usart2(){
 8000c58:	b480      	push	{r7}
 8000c5a:	af00      	add	r7, sp, #0
	/*ADDED...*/
	/*Enable RCC for Alternate Funcion for PINs*/
	//RCC->APB2ENR |= 0x00000001; //  (see RM 8.3.7) //I don't think this line is needed...

	/*Enabla RCC for GPIO Port A*/
	RCC->APB2ENR |= 0x00000004; // (see RM 8.3.7)
 8000c5c:	4b15      	ldr	r3, [pc, #84]	; (8000cb4 <init_usart2+0x5c>)
 8000c5e:	699b      	ldr	r3, [r3, #24]
 8000c60:	4a14      	ldr	r2, [pc, #80]	; (8000cb4 <init_usart2+0x5c>)
 8000c62:	f043 0304 	orr.w	r3, r3, #4
 8000c66:	6193      	str	r3, [r2, #24]

	/*Configure USART2 Tx (PA2) as Output */
	GPIOA->CRL &= 0xFFFFF0FF; //Leave all bits as they are except for bit 2 (see RM 9.2.1)
 8000c68:	4b13      	ldr	r3, [pc, #76]	; (8000cb8 <init_usart2+0x60>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a12      	ldr	r2, [pc, #72]	; (8000cb8 <init_usart2+0x60>)
 8000c6e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000c72:	6013      	str	r3, [r2, #0]
	GPIOA->CRL |= 0x00000A00; //Configure as Alternate function output Push-pull | Speed 2 MHz (see RM 9.2.1)
 8000c74:	4b10      	ldr	r3, [pc, #64]	; (8000cb8 <init_usart2+0x60>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a0f      	ldr	r2, [pc, #60]	; (8000cb8 <init_usart2+0x60>)
 8000c7a:	f443 6320 	orr.w	r3, r3, #2560	; 0xa00
 8000c7e:	6013      	str	r3, [r2, #0]
	//GPIOA->CRL |= 0x00000B00; //Configure as Alternate function output Push-pull | Speed 50 MHz (see RM 9.2.1)
	/*...ADDED*/


	/*Enable RCC for USART2*/
	RCC->APB1ENR |= 0x00020000; // (see RM 8.3.8) IS THIS REALLY NEEDED??
 8000c80:	4b0c      	ldr	r3, [pc, #48]	; (8000cb4 <init_usart2+0x5c>)
 8000c82:	69db      	ldr	r3, [r3, #28]
 8000c84:	4a0b      	ldr	r2, [pc, #44]	; (8000cb4 <init_usart2+0x5c>)
 8000c86:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c8a:	61d3      	str	r3, [r2, #28]


	/*Following directions RM pg.792 */
	USART2->CR1 |= 0x00002000; //Enable the USART by writing the UE bit in USART_CR1 register to 1 (see RM 27.6.4)
 8000c8c:	4b0b      	ldr	r3, [pc, #44]	; (8000cbc <init_usart2+0x64>)
 8000c8e:	68db      	ldr	r3, [r3, #12]
 8000c90:	4a0a      	ldr	r2, [pc, #40]	; (8000cbc <init_usart2+0x64>)
 8000c92:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000c96:	60d3      	str	r3, [r2, #12]
	//USART2->CR1 &= ~(0x00001000); //Program the M bit in USART_CR1 to define the word length to 8 (by default) (see RM 27.6.4)
	//USART2->CR1 &= ~(0x00000400); //Parity Controle Disable (by default) (see RM 27.6.4)
	//USART2->CR2 &= ~(0x00003000); //Program the number of stop bits in USART_CR2 to 1 (by defualt) (see RM 27.6.5)

	/*Set Baude rate*/
	USART2->BRR = 0x34D; //9600 bps (see RM p.798 for BRR calculation and RM p.93 Fig.8 for clock tree)
 8000c98:	4b08      	ldr	r3, [pc, #32]	; (8000cbc <init_usart2+0x64>)
 8000c9a:	f240 324d 	movw	r2, #845	; 0x34d
 8000c9e:	609a      	str	r2, [r3, #8]

	/*Enable Uart Transmit*/
	USART2->CR1 |= 0x00000008; // Set the TE bit in USART_CR1 to send an idle frame as first transmission. see RM 27.6.4)
 8000ca0:	4b06      	ldr	r3, [pc, #24]	; (8000cbc <init_usart2+0x64>)
 8000ca2:	68db      	ldr	r3, [r3, #12]
 8000ca4:	4a05      	ldr	r2, [pc, #20]	; (8000cbc <init_usart2+0x64>)
 8000ca6:	f043 0308 	orr.w	r3, r3, #8
 8000caa:	60d3      	str	r3, [r2, #12]
	NVIC_EnableIRQ(USART2_IRQn); //enable handler
	__enable_irq();*/

	/*Enable Uart Recirve*/
	//Maybe afterwords - as of now don't need
}
 8000cac:	bf00      	nop
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bc80      	pop	{r7}
 8000cb2:	4770      	bx	lr
 8000cb4:	40021000 	.word	0x40021000
 8000cb8:	40010800 	.word	0x40010800
 8000cbc:	40004400 	.word	0x40004400

08000cc0 <init_usart1>:


/* Usart1 will be use for communication with esp8266. */
void init_usart1(){
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0


	/*Enabla RCC for GPIO Port A*/
	RCC->APB2ENR |= 0x00000004; // (see RM 8.3.7)
 8000cc4:	4b2a      	ldr	r3, [pc, #168]	; (8000d70 <init_usart1+0xb0>)
 8000cc6:	699b      	ldr	r3, [r3, #24]
 8000cc8:	4a29      	ldr	r2, [pc, #164]	; (8000d70 <init_usart1+0xb0>)
 8000cca:	f043 0304 	orr.w	r3, r3, #4
 8000cce:	6193      	str	r3, [r2, #24]

	/*Configure USART1 Tx (PA9) as Output*/
	GPIOA->CRH &= 0xFFFFFF0F; //Leave all bits as they are except for bit 9 (see RM 9.2.2)
 8000cd0:	4b28      	ldr	r3, [pc, #160]	; (8000d74 <init_usart1+0xb4>)
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	4a27      	ldr	r2, [pc, #156]	; (8000d74 <init_usart1+0xb4>)
 8000cd6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000cda:	6053      	str	r3, [r2, #4]
	GPIOA->CRH |= 0x000000A0; //Configure as Alternate function output Push-pull | max speed 2 MHz (See RM 9.2.2 and pg.181).
 8000cdc:	4b25      	ldr	r3, [pc, #148]	; (8000d74 <init_usart1+0xb4>)
 8000cde:	685b      	ldr	r3, [r3, #4]
 8000ce0:	4a24      	ldr	r2, [pc, #144]	; (8000d74 <init_usart1+0xb4>)
 8000ce2:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8000ce6:	6053      	str	r3, [r2, #4]
	//Maybe this is supposed to be better:
	//GPIOA->CRH |= 0x000000B0; //Configure as Alternate function output Push-pull | Speed 50 MHz (see RM 9.2.2)

	/*Configure USART1 Rx (PA10) as Input*/
	GPIOA->CRH &= 0xFFFFF0FF; //Leave all bits as they are except for bit 10 (see RM 9.2.2)
 8000ce8:	4b22      	ldr	r3, [pc, #136]	; (8000d74 <init_usart1+0xb4>)
 8000cea:	685b      	ldr	r3, [r3, #4]
 8000cec:	4a21      	ldr	r2, [pc, #132]	; (8000d74 <init_usart1+0xb4>)
 8000cee:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000cf2:	6053      	str	r3, [r2, #4]
	//For Input Pull-Up (See RM pg.167)
	GPIOA->CRH |= 0x00000800; //Configure as input with pull up/pull down (See RM 9.2.2).
 8000cf4:	4b1f      	ldr	r3, [pc, #124]	; (8000d74 <init_usart1+0xb4>)
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	4a1e      	ldr	r2, [pc, #120]	; (8000d74 <init_usart1+0xb4>)
 8000cfa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000cfe:	6053      	str	r3, [r2, #4]
	GPIOA->ODR |= 0x00000400;//(See RM pg.161 and 9.2.4)
 8000d00:	4b1c      	ldr	r3, [pc, #112]	; (8000d74 <init_usart1+0xb4>)
 8000d02:	68db      	ldr	r3, [r3, #12]
 8000d04:	4a1b      	ldr	r2, [pc, #108]	; (8000d74 <init_usart1+0xb4>)
 8000d06:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d0a:	60d3      	str	r3, [r2, #12]
	//For floating input (See RM pg.167)
	//GPIOA->CRH |= 0x00000400; //Configure as floating input (See RM 9.2.2)- might be better?


	/*Enable RCC for USART1*/
	RCC->APB2ENR |= 0x00004000; // (See RM 8.3.7)
 8000d0c:	4b18      	ldr	r3, [pc, #96]	; (8000d70 <init_usart1+0xb0>)
 8000d0e:	699b      	ldr	r3, [r3, #24]
 8000d10:	4a17      	ldr	r2, [pc, #92]	; (8000d70 <init_usart1+0xb0>)
 8000d12:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d16:	6193      	str	r3, [r2, #24]
	/*Enable RCC for Alternate funcion for PINs*/
	//RCC->APB2ENR |= 0x00000001; //  (see RM 8.3.7) //Is this line needed?? NO

	/*Following directions RM pg.792 (Setting Tx procesure)*/
	/*Following directions RM pg.795 (Setting Rx procesure) */
	USART1->CR1 |= 0x00002000; //Enable the USART by writing the UE bit in USART_CR1 register to 1 (see RM 27.6.4)
 8000d18:	4b17      	ldr	r3, [pc, #92]	; (8000d78 <init_usart1+0xb8>)
 8000d1a:	68db      	ldr	r3, [r3, #12]
 8000d1c:	4a16      	ldr	r2, [pc, #88]	; (8000d78 <init_usart1+0xb8>)
 8000d1e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000d22:	60d3      	str	r3, [r2, #12]
	//USART1->CR1 &= ~(0x00000400); //Parity Controle Disable (by default) (see RM 27.6.4)
	//USART1->CR2 &= ~(0x00003000); //Program the number of stop bits in USART_CR2 to 1 (by defualt) (see RM 27.6.5)


	/*Set Baude Rate for USART1 115200 (The optimal buadrate for AT COMMANDS)*/
	USART1->BRR = 0x45; // 115200 bps (see RM p.798 for BRR calculation and RM p.93 Fig.8 for clock tree) //We think that USART1&USART2 use the same clock (HSI)
 8000d24:	4b14      	ldr	r3, [pc, #80]	; (8000d78 <init_usart1+0xb8>)
 8000d26:	2245      	movs	r2, #69	; 0x45
 8000d28:	609a      	str	r2, [r3, #8]


	/*Enable Tx*/
	USART1->CR1 |= 0x00000008; // Set the TE bit in USART_CR1 to send an idle frame as first transmission. see RM 27.6.4)
 8000d2a:	4b13      	ldr	r3, [pc, #76]	; (8000d78 <init_usart1+0xb8>)
 8000d2c:	68db      	ldr	r3, [r3, #12]
 8000d2e:	4a12      	ldr	r2, [pc, #72]	; (8000d78 <init_usart1+0xb8>)
 8000d30:	f043 0308 	orr.w	r3, r3, #8
 8000d34:	60d3      	str	r3, [r2, #12]

	/*Init Receive buffer*/
	set_usart1_buffer_Rx();
 8000d36:	f000 f8d9 	bl	8000eec <set_usart1_buffer_Rx>

	/*Enable USART Receive*/
	USART1->CR1 |= 0x00000004;// Set the RE bit in USART_CR1 to enable USART Receive  (see RM 27.6.4)
 8000d3a:	4b0f      	ldr	r3, [pc, #60]	; (8000d78 <init_usart1+0xb8>)
 8000d3c:	68db      	ldr	r3, [r3, #12]
 8000d3e:	4a0e      	ldr	r2, [pc, #56]	; (8000d78 <init_usart1+0xb8>)
 8000d40:	f043 0304 	orr.w	r3, r3, #4
 8000d44:	60d3      	str	r3, [r2, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8000d46:	b672      	cpsid	i


	/*Enable USART Receive Interrupt*/
	 __disable_irq();
	USART1->CR1 |= 0x00000020; // Set RXNEIE to enable Rx interrupt(see RM 27.6.4)
 8000d48:	4b0b      	ldr	r3, [pc, #44]	; (8000d78 <init_usart1+0xb8>)
 8000d4a:	68db      	ldr	r3, [r3, #12]
 8000d4c:	4a0a      	ldr	r2, [pc, #40]	; (8000d78 <init_usart1+0xb8>)
 8000d4e:	f043 0320 	orr.w	r3, r3, #32
 8000d52:	60d3      	str	r3, [r2, #12]
	NVIC_SetPriorityGrouping(7); //This should disable interrupt nesting(priority wont be not allowed)//->MABY IT'S THE DEFAULT
 8000d54:	2007      	movs	r0, #7
 8000d56:	f7ff ff15 	bl	8000b84 <__NVIC_SetPriorityGrouping>
	NVIC_SetPriority(USART1_IRQn,0); //set all interrupt priority to zero so that no preemption occurs.//->MABY IT'S THE DEFAULT
 8000d5a:	2100      	movs	r1, #0
 8000d5c:	2025      	movs	r0, #37	; 0x25
 8000d5e:	f7ff ff51 	bl	8000c04 <__NVIC_SetPriority>
	NVIC_EnableIRQ(USART1_IRQn); //enable handler
 8000d62:	2025      	movs	r0, #37	; 0x25
 8000d64:	f7ff ff32 	bl	8000bcc <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8000d68:	b662      	cpsie	i
	__enable_irq();

}
 8000d6a:	bf00      	nop
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	40021000 	.word	0x40021000
 8000d74:	40010800 	.word	0x40010800
 8000d78:	40013800 	.word	0x40013800

08000d7c <set_usart2_buffer_Tx>:


/*This function sets the Tx buffer up with chosen message.
 * One may choose to use the default MSG defined in usart.h*/
void set_usart2_buffer_Tx(uint8_t *msg){
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]


	memset(usart2.Tx, '\0', BUFF_SIZE*sizeof(uint8_t));
 8000d84:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d88:	2100      	movs	r1, #0
 8000d8a:	480b      	ldr	r0, [pc, #44]	; (8000db8 <set_usart2_buffer_Tx+0x3c>)
 8000d8c:	f000 f98e 	bl	80010ac <memset>
	if((BUFF_SIZE - strlen((char*)msg) + 1) < 0){
		strcpy((char*)usart2.Tx,"Error msg to Long\r\n");
		usart2.Tx_len = strlen((char*)"Error msg to Long\r\n");
	}
	else{
		strcpy((char*)usart2.Tx,(char*)msg);
 8000d90:	6879      	ldr	r1, [r7, #4]
 8000d92:	4809      	ldr	r0, [pc, #36]	; (8000db8 <set_usart2_buffer_Tx+0x3c>)
 8000d94:	f000 f9b2 	bl	80010fc <strcpy>
		usart2.Tx_len = strlen((char*)msg);
 8000d98:	6878      	ldr	r0, [r7, #4]
 8000d9a:	f7ff f9e9 	bl	8000170 <strlen>
 8000d9e:	4602      	mov	r2, r0
 8000da0:	4b05      	ldr	r3, [pc, #20]	; (8000db8 <set_usart2_buffer_Tx+0x3c>)
 8000da2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
	}

	usart2.write_index = 0;
 8000da6:	4b04      	ldr	r3, [pc, #16]	; (8000db8 <set_usart2_buffer_Tx+0x3c>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

}
 8000dae:	bf00      	nop
 8000db0:	3708      	adds	r7, #8
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	2000051c 	.word	0x2000051c

08000dbc <write_usart2>:


/*USART2 write function with no interrupt.
 *This function writes msg written in buffet_Tx to USART2_DR.*/
void write_usart2(uint8_t* msg){
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]


	set_usart2_buffer_Tx(msg);
 8000dc4:	6878      	ldr	r0, [r7, #4]
 8000dc6:	f7ff ffd9 	bl	8000d7c <set_usart2_buffer_Tx>

	while(usart2.write_index < usart2.Tx_len)
 8000dca:	e014      	b.n	8000df6 <write_usart2+0x3a>
	{
		while(((USART2->SR) & 0x00000080) == 0x00000000);// wait while data is not yet transfered (TXE != 1)(see RM 27.6.1)
 8000dcc:	bf00      	nop
 8000dce:	4b17      	ldr	r3, [pc, #92]	; (8000e2c <write_usart2+0x70>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d0f9      	beq.n	8000dce <write_usart2+0x12>
		USART2->DR = (uint8_t)(usart2.Tx[usart2.write_index] & 0xFF); //send data (see RM 27.6.2)
 8000dda:	4b15      	ldr	r3, [pc, #84]	; (8000e30 <write_usart2+0x74>)
 8000ddc:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8000de0:	4a13      	ldr	r2, [pc, #76]	; (8000e30 <write_usart2+0x74>)
 8000de2:	5cd2      	ldrb	r2, [r2, r3]
 8000de4:	4b11      	ldr	r3, [pc, #68]	; (8000e2c <write_usart2+0x70>)
 8000de6:	605a      	str	r2, [r3, #4]
		usart2.write_index++;
 8000de8:	4b11      	ldr	r3, [pc, #68]	; (8000e30 <write_usart2+0x74>)
 8000dea:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8000dee:	3301      	adds	r3, #1
 8000df0:	4a0f      	ldr	r2, [pc, #60]	; (8000e30 <write_usart2+0x74>)
 8000df2:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
	while(usart2.write_index < usart2.Tx_len)
 8000df6:	4b0e      	ldr	r3, [pc, #56]	; (8000e30 <write_usart2+0x74>)
 8000df8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000dfc:	4b0c      	ldr	r3, [pc, #48]	; (8000e30 <write_usart2+0x74>)
 8000dfe:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000e02:	429a      	cmp	r2, r3
 8000e04:	d3e2      	bcc.n	8000dcc <write_usart2+0x10>
	}
	while(((USART2->SR) & 0x00000040) !=  0x00000040); //wait until transmission is complete TC=1 (see RM 27.6.1)
 8000e06:	bf00      	nop
 8000e08:	4b08      	ldr	r3, [pc, #32]	; (8000e2c <write_usart2+0x70>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e10:	2b40      	cmp	r3, #64	; 0x40
 8000e12:	d1f9      	bne.n	8000e08 <write_usart2+0x4c>
	usart2.write_index = 0;
 8000e14:	4b06      	ldr	r3, [pc, #24]	; (8000e30 <write_usart2+0x74>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
	usart2.Tx_len = 0;
 8000e1c:	4b04      	ldr	r3, [pc, #16]	; (8000e30 <write_usart2+0x74>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

}
 8000e24:	bf00      	nop
 8000e26:	3708      	adds	r7, #8
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	40004400 	.word	0x40004400
 8000e30:	2000051c 	.word	0x2000051c

08000e34 <write_usart1>:


/*USART1 write function with no interrupt.*/
void write_usart1(uint8_t *command){
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]


	/*Set usart1_buffer_Tx with command*/
	set_usart1_buffer_Tx(command);
 8000e3c:	6878      	ldr	r0, [r7, #4]
 8000e3e:	f000 f835 	bl	8000eac <set_usart1_buffer_Tx>

	/*Send command*/
	while(usart1.write_index < usart1.Tx_len)
 8000e42:	e014      	b.n	8000e6e <write_usart1+0x3a>
	{
		while(((USART1->SR) & 0x00000080) == 0x00000000);// wait while data is not yet transfered (TXE != 1)(see RM 27.6.1)
 8000e44:	bf00      	nop
 8000e46:	4b17      	ldr	r3, [pc, #92]	; (8000ea4 <write_usart1+0x70>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d0f9      	beq.n	8000e46 <write_usart1+0x12>
		USART1->DR = (uint8_t)(usart1.Tx[usart1.write_index] & 0xFF); //send data (see RM 27.6.2)
 8000e52:	4b15      	ldr	r3, [pc, #84]	; (8000ea8 <write_usart1+0x74>)
 8000e54:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8000e58:	4a13      	ldr	r2, [pc, #76]	; (8000ea8 <write_usart1+0x74>)
 8000e5a:	5cd2      	ldrb	r2, [r2, r3]
 8000e5c:	4b11      	ldr	r3, [pc, #68]	; (8000ea4 <write_usart1+0x70>)
 8000e5e:	605a      	str	r2, [r3, #4]
		usart1.write_index++;
 8000e60:	4b11      	ldr	r3, [pc, #68]	; (8000ea8 <write_usart1+0x74>)
 8000e62:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8000e66:	3301      	adds	r3, #1
 8000e68:	4a0f      	ldr	r2, [pc, #60]	; (8000ea8 <write_usart1+0x74>)
 8000e6a:	f8c2 3408 	str.w	r3, [r2, #1032]	; 0x408
	while(usart1.write_index < usart1.Tx_len)
 8000e6e:	4b0e      	ldr	r3, [pc, #56]	; (8000ea8 <write_usart1+0x74>)
 8000e70:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 8000e74:	4b0c      	ldr	r3, [pc, #48]	; (8000ea8 <write_usart1+0x74>)
 8000e76:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	d3e2      	bcc.n	8000e44 <write_usart1+0x10>
	}
	while(((USART1->SR) & 0x00000040) !=  0x00000040); //wait until transmission is complete TC=1 (see RM 27.6.1)
 8000e7e:	bf00      	nop
 8000e80:	4b08      	ldr	r3, [pc, #32]	; (8000ea4 <write_usart1+0x70>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e88:	2b40      	cmp	r3, #64	; 0x40
 8000e8a:	d1f9      	bne.n	8000e80 <write_usart1+0x4c>
	usart1.write_index = 0;
 8000e8c:	4b06      	ldr	r3, [pc, #24]	; (8000ea8 <write_usart1+0x74>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
	usart1.Tx_len = 0;
 8000e94:	4b04      	ldr	r3, [pc, #16]	; (8000ea8 <write_usart1+0x74>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

}
 8000e9c:	bf00      	nop
 8000e9e:	3708      	adds	r7, #8
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	40013800 	.word	0x40013800
 8000ea8:	20000724 	.word	0x20000724

08000eac <set_usart1_buffer_Tx>:


void set_usart1_buffer_Tx(uint8_t *command){
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]

	/*Write command into usart1_buffer_Tx*/
	memset(usart1.Tx, '\0', BUFF_SIZE*sizeof(uint8_t));
 8000eb4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000eb8:	2100      	movs	r1, #0
 8000eba:	480b      	ldr	r0, [pc, #44]	; (8000ee8 <set_usart1_buffer_Tx+0x3c>)
 8000ebc:	f000 f8f6 	bl	80010ac <memset>
	if((BUFF_SIZE - strlen((char*)command) + 1) < 0){
		strcpy((char*)usart1.Tx,"Error command to Long\r\n");
		usart1.Tx_len = strlen((char*)"Error command to Long\r\n");
	}
	else{
		strcpy((char*)usart1.Tx,(char*)command);
 8000ec0:	6879      	ldr	r1, [r7, #4]
 8000ec2:	4809      	ldr	r0, [pc, #36]	; (8000ee8 <set_usart1_buffer_Tx+0x3c>)
 8000ec4:	f000 f91a 	bl	80010fc <strcpy>
		usart1.Tx_len = strlen((char*)command);
 8000ec8:	6878      	ldr	r0, [r7, #4]
 8000eca:	f7ff f951 	bl	8000170 <strlen>
 8000ece:	4602      	mov	r2, r0
 8000ed0:	4b05      	ldr	r3, [pc, #20]	; (8000ee8 <set_usart1_buffer_Tx+0x3c>)
 8000ed2:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
	}
	usart1.write_index = 0;
 8000ed6:	4b04      	ldr	r3, [pc, #16]	; (8000ee8 <set_usart1_buffer_Tx+0x3c>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408

}
 8000ede:	bf00      	nop
 8000ee0:	3708      	adds	r7, #8
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	20000724 	.word	0x20000724

08000eec <set_usart1_buffer_Rx>:


/*This function inits Rx buffer variables - should be called in init_usart1*/
void set_usart1_buffer_Rx(){
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0

	memset(usart1.Rx, '\0', BUFF_SIZE*sizeof(uint8_t));
 8000ef0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	4806      	ldr	r0, [pc, #24]	; (8000f10 <set_usart1_buffer_Rx+0x24>)
 8000ef8:	f000 f8d8 	bl	80010ac <memset>
	usart1.Rx_len = 0;
 8000efc:	4b05      	ldr	r3, [pc, #20]	; (8000f14 <set_usart1_buffer_Rx+0x28>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
	usart1.read_index = 0;
 8000f04:	4b03      	ldr	r3, [pc, #12]	; (8000f14 <set_usart1_buffer_Rx+0x28>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c

}
 8000f0c:	bf00      	nop
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	20000924 	.word	0x20000924
 8000f14:	20000724 	.word	0x20000724

08000f18 <search_usart1_buffer_Rx>:

/*This function returns 3 values type STATE - defined by common.h:
 * PASS - when pass param is found.
 * FAIL - when fail param is found.
 * STANDBY - when neither pass param or fail param are found.*/
STATE search_usart1_buffer_Rx(uint8_t *pass, uint8_t *fail){
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
 8000f20:	6039      	str	r1, [r7, #0]

	/*!TODO:need to check that usart1.Rx buffer wasn't overflow*/
	if((usart1.Rx_len + 1) < BUFF_SIZE){
 8000f22:	4b13      	ldr	r3, [pc, #76]	; (8000f70 <search_usart1_buffer_Rx+0x58>)
 8000f24:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8000f28:	3301      	adds	r3, #1
 8000f2a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000f2e:	d217      	bcs.n	8000f60 <search_usart1_buffer_Rx+0x48>

		if(strstr((const char*)usart1.Rx , (const char*)pass)){
 8000f30:	6879      	ldr	r1, [r7, #4]
 8000f32:	4810      	ldr	r0, [pc, #64]	; (8000f74 <search_usart1_buffer_Rx+0x5c>)
 8000f34:	f000 f8ea 	bl	800110c <strstr>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d003      	beq.n	8000f46 <search_usart1_buffer_Rx+0x2e>
			//write_usart2((uint8_t*)usart1.Rx); //write response to screen
			set_usart1_buffer_Rx();
 8000f3e:	f7ff ffd5 	bl	8000eec <set_usart1_buffer_Rx>
			return (uint32_t)PASS;
 8000f42:	2300      	movs	r3, #0
 8000f44:	e00f      	b.n	8000f66 <search_usart1_buffer_Rx+0x4e>
		}
		else if(strstr((const char*)usart1.Rx , (const char*)fail)){
 8000f46:	6839      	ldr	r1, [r7, #0]
 8000f48:	480a      	ldr	r0, [pc, #40]	; (8000f74 <search_usart1_buffer_Rx+0x5c>)
 8000f4a:	f000 f8df 	bl	800110c <strstr>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d003      	beq.n	8000f5c <search_usart1_buffer_Rx+0x44>
			//write_usart2((uint8_t*)usart1.Rx); //write response to screen
			set_usart1_buffer_Rx();
 8000f54:	f7ff ffca 	bl	8000eec <set_usart1_buffer_Rx>
			return (uint32_t)FAIL;
 8000f58:	2302      	movs	r3, #2
 8000f5a:	e004      	b.n	8000f66 <search_usart1_buffer_Rx+0x4e>
		}
		else{
			//write_usart2((uint8_t*)usart1.Rx);//for debuging
			//write_usart2((uint8_t*)"\r\n"); //for debuging
			return (uint32_t)STANDBY;
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	e002      	b.n	8000f66 <search_usart1_buffer_Rx+0x4e>

	else{
		/*!TODO: when usart1.Rx buffer is overflown start check from end??*/
		//write_usart2((uint8_t*)"\r\nBUFFER_OVERFLOW\r\n");
		//write_usart2((uint8_t*)usart1.Rx);
		set_usart1_buffer_Rx();
 8000f60:	f7ff ffc4 	bl	8000eec <set_usart1_buffer_Rx>
		return (uint32_t)STANDBY;
 8000f64:	2301      	movs	r3, #1
	}

}
 8000f66:	4618      	mov	r0, r3
 8000f68:	3708      	adds	r7, #8
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	20000724 	.word	0x20000724
 8000f74:	20000924 	.word	0x20000924

08000f78 <USART1_IRQHandler>:

/*USART1 Interrupt Handler - Only Rx is set to have interrupts*/
void USART1_IRQHandler(void){
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0

	if(((USART1->SR) & 0x00000020) == 0x00000020){ //Check if RXNE=1, this means that Rx interrupt occurred (see RM 27.6.1)
 8000f7c:	4b1e      	ldr	r3, [pc, #120]	; (8000ff8 <USART1_IRQHandler+0x80>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	f003 0320 	and.w	r3, r3, #32
 8000f84:	2b20      	cmp	r3, #32
 8000f86:	d132      	bne.n	8000fee <USART1_IRQHandler+0x76>

		c = USART1->DR; //This clear RXNE bit
 8000f88:	4b1b      	ldr	r3, [pc, #108]	; (8000ff8 <USART1_IRQHandler+0x80>)
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	b2da      	uxtb	r2, r3
 8000f8e:	4b1b      	ldr	r3, [pc, #108]	; (8000ffc <USART1_IRQHandler+0x84>)
 8000f90:	701a      	strb	r2, [r3, #0]
		if((usart1.Rx_len + 1) < BUFF_SIZE){
 8000f92:	4b1b      	ldr	r3, [pc, #108]	; (8001000 <USART1_IRQHandler+0x88>)
 8000f94:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8000f98:	3301      	adds	r3, #1
 8000f9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000f9e:	d20a      	bcs.n	8000fb6 <USART1_IRQHandler+0x3e>
			usart1.Rx[usart1.read_index] = (uint8_t)(c & 0xFF);
 8000fa0:	4b17      	ldr	r3, [pc, #92]	; (8001000 <USART1_IRQHandler+0x88>)
 8000fa2:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8000fa6:	4a15      	ldr	r2, [pc, #84]	; (8000ffc <USART1_IRQHandler+0x84>)
 8000fa8:	7811      	ldrb	r1, [r2, #0]
 8000faa:	4a15      	ldr	r2, [pc, #84]	; (8001000 <USART1_IRQHandler+0x88>)
 8000fac:	4413      	add	r3, r2
 8000fae:	460a      	mov	r2, r1
 8000fb0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
 8000fb4:	e00d      	b.n	8000fd2 <USART1_IRQHandler+0x5a>
		}
		else{
			//Restart index
			usart1.read_index = 0;
 8000fb6:	4b12      	ldr	r3, [pc, #72]	; (8001000 <USART1_IRQHandler+0x88>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
			usart1.Rx[usart1.read_index] = (uint8_t)(c & 0xFF);
 8000fbe:	4b10      	ldr	r3, [pc, #64]	; (8001000 <USART1_IRQHandler+0x88>)
 8000fc0:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8000fc4:	4a0d      	ldr	r2, [pc, #52]	; (8000ffc <USART1_IRQHandler+0x84>)
 8000fc6:	7811      	ldrb	r1, [r2, #0]
 8000fc8:	4a0d      	ldr	r2, [pc, #52]	; (8001000 <USART1_IRQHandler+0x88>)
 8000fca:	4413      	add	r3, r2
 8000fcc:	460a      	mov	r2, r1
 8000fce:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
		}
		usart1.read_index++;
 8000fd2:	4b0b      	ldr	r3, [pc, #44]	; (8001000 <USART1_IRQHandler+0x88>)
 8000fd4:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8000fd8:	3301      	adds	r3, #1
 8000fda:	4a09      	ldr	r2, [pc, #36]	; (8001000 <USART1_IRQHandler+0x88>)
 8000fdc:	f8c2 340c 	str.w	r3, [r2, #1036]	; 0x40c
		usart1.Rx_len++;
 8000fe0:	4b07      	ldr	r3, [pc, #28]	; (8001000 <USART1_IRQHandler+0x88>)
 8000fe2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	4a05      	ldr	r2, [pc, #20]	; (8001000 <USART1_IRQHandler+0x88>)
 8000fea:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
	}


}
 8000fee:	bf00      	nop
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bc80      	pop	{r7}
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop
 8000ff8:	40013800 	.word	0x40013800
 8000ffc:	20000b34 	.word	0x20000b34
 8001000:	20000724 	.word	0x20000724

08001004 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001004:	480d      	ldr	r0, [pc, #52]	; (800103c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001006:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001008:	480d      	ldr	r0, [pc, #52]	; (8001040 <LoopForever+0x6>)
  ldr r1, =_edata
 800100a:	490e      	ldr	r1, [pc, #56]	; (8001044 <LoopForever+0xa>)
  ldr r2, =_sidata
 800100c:	4a0e      	ldr	r2, [pc, #56]	; (8001048 <LoopForever+0xe>)
  movs r3, #0
 800100e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001010:	e002      	b.n	8001018 <LoopCopyDataInit>

08001012 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001012:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001014:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001016:	3304      	adds	r3, #4

08001018 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001018:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800101a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800101c:	d3f9      	bcc.n	8001012 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800101e:	4a0b      	ldr	r2, [pc, #44]	; (800104c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001020:	4c0b      	ldr	r4, [pc, #44]	; (8001050 <LoopForever+0x16>)
  movs r3, #0
 8001022:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001024:	e001      	b.n	800102a <LoopFillZerobss>

08001026 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001026:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001028:	3204      	adds	r2, #4

0800102a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800102a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800102c:	d3fb      	bcc.n	8001026 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800102e:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 8001032:	f000 f817 	bl	8001064 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001036:	f7ff fba9 	bl	800078c <main>

0800103a <LoopForever>:

LoopForever:
    b LoopForever
 800103a:	e7fe      	b.n	800103a <LoopForever>
  ldr   r0, =_estack
 800103c:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8001040:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001044:	200000d0 	.word	0x200000d0
  ldr r2, =_sidata
 8001048:	08001cb8 	.word	0x08001cb8
  ldr r2, =_sbss
 800104c:	200000d0 	.word	0x200000d0
  ldr r4, =_ebss
 8001050:	20000b48 	.word	0x20000b48

08001054 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001054:	e7fe      	b.n	8001054 <ADC1_2_IRQHandler>
	...

08001058 <__errno>:
 8001058:	4b01      	ldr	r3, [pc, #4]	; (8001060 <__errno+0x8>)
 800105a:	6818      	ldr	r0, [r3, #0]
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	2000006c 	.word	0x2000006c

08001064 <__libc_init_array>:
 8001064:	b570      	push	{r4, r5, r6, lr}
 8001066:	2500      	movs	r5, #0
 8001068:	4e0c      	ldr	r6, [pc, #48]	; (800109c <__libc_init_array+0x38>)
 800106a:	4c0d      	ldr	r4, [pc, #52]	; (80010a0 <__libc_init_array+0x3c>)
 800106c:	1ba4      	subs	r4, r4, r6
 800106e:	10a4      	asrs	r4, r4, #2
 8001070:	42a5      	cmp	r5, r4
 8001072:	d109      	bne.n	8001088 <__libc_init_array+0x24>
 8001074:	f000 fc56 	bl	8001924 <_init>
 8001078:	2500      	movs	r5, #0
 800107a:	4e0a      	ldr	r6, [pc, #40]	; (80010a4 <__libc_init_array+0x40>)
 800107c:	4c0a      	ldr	r4, [pc, #40]	; (80010a8 <__libc_init_array+0x44>)
 800107e:	1ba4      	subs	r4, r4, r6
 8001080:	10a4      	asrs	r4, r4, #2
 8001082:	42a5      	cmp	r5, r4
 8001084:	d105      	bne.n	8001092 <__libc_init_array+0x2e>
 8001086:	bd70      	pop	{r4, r5, r6, pc}
 8001088:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800108c:	4798      	blx	r3
 800108e:	3501      	adds	r5, #1
 8001090:	e7ee      	b.n	8001070 <__libc_init_array+0xc>
 8001092:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001096:	4798      	blx	r3
 8001098:	3501      	adds	r5, #1
 800109a:	e7f2      	b.n	8001082 <__libc_init_array+0x1e>
 800109c:	08001cb0 	.word	0x08001cb0
 80010a0:	08001cb0 	.word	0x08001cb0
 80010a4:	08001cb0 	.word	0x08001cb0
 80010a8:	08001cb4 	.word	0x08001cb4

080010ac <memset>:
 80010ac:	4603      	mov	r3, r0
 80010ae:	4402      	add	r2, r0
 80010b0:	4293      	cmp	r3, r2
 80010b2:	d100      	bne.n	80010b6 <memset+0xa>
 80010b4:	4770      	bx	lr
 80010b6:	f803 1b01 	strb.w	r1, [r3], #1
 80010ba:	e7f9      	b.n	80010b0 <memset+0x4>

080010bc <siprintf>:
 80010bc:	b40e      	push	{r1, r2, r3}
 80010be:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80010c2:	b500      	push	{lr}
 80010c4:	b09c      	sub	sp, #112	; 0x70
 80010c6:	ab1d      	add	r3, sp, #116	; 0x74
 80010c8:	9002      	str	r0, [sp, #8]
 80010ca:	9006      	str	r0, [sp, #24]
 80010cc:	9107      	str	r1, [sp, #28]
 80010ce:	9104      	str	r1, [sp, #16]
 80010d0:	4808      	ldr	r0, [pc, #32]	; (80010f4 <siprintf+0x38>)
 80010d2:	4909      	ldr	r1, [pc, #36]	; (80010f8 <siprintf+0x3c>)
 80010d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80010d8:	9105      	str	r1, [sp, #20]
 80010da:	6800      	ldr	r0, [r0, #0]
 80010dc:	a902      	add	r1, sp, #8
 80010de:	9301      	str	r3, [sp, #4]
 80010e0:	f000 f888 	bl	80011f4 <_svfiprintf_r>
 80010e4:	2200      	movs	r2, #0
 80010e6:	9b02      	ldr	r3, [sp, #8]
 80010e8:	701a      	strb	r2, [r3, #0]
 80010ea:	b01c      	add	sp, #112	; 0x70
 80010ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80010f0:	b003      	add	sp, #12
 80010f2:	4770      	bx	lr
 80010f4:	2000006c 	.word	0x2000006c
 80010f8:	ffff0208 	.word	0xffff0208

080010fc <strcpy>:
 80010fc:	4603      	mov	r3, r0
 80010fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001102:	f803 2b01 	strb.w	r2, [r3], #1
 8001106:	2a00      	cmp	r2, #0
 8001108:	d1f9      	bne.n	80010fe <strcpy+0x2>
 800110a:	4770      	bx	lr

0800110c <strstr>:
 800110c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800110e:	7803      	ldrb	r3, [r0, #0]
 8001110:	b17b      	cbz	r3, 8001132 <strstr+0x26>
 8001112:	4604      	mov	r4, r0
 8001114:	7823      	ldrb	r3, [r4, #0]
 8001116:	4620      	mov	r0, r4
 8001118:	1c66      	adds	r6, r4, #1
 800111a:	b17b      	cbz	r3, 800113c <strstr+0x30>
 800111c:	1e4a      	subs	r2, r1, #1
 800111e:	1e63      	subs	r3, r4, #1
 8001120:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 8001124:	b14d      	cbz	r5, 800113a <strstr+0x2e>
 8001126:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 800112a:	4634      	mov	r4, r6
 800112c:	42af      	cmp	r7, r5
 800112e:	d0f7      	beq.n	8001120 <strstr+0x14>
 8001130:	e7f0      	b.n	8001114 <strstr+0x8>
 8001132:	780b      	ldrb	r3, [r1, #0]
 8001134:	2b00      	cmp	r3, #0
 8001136:	bf18      	it	ne
 8001138:	2000      	movne	r0, #0
 800113a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800113c:	4618      	mov	r0, r3
 800113e:	e7fc      	b.n	800113a <strstr+0x2e>

08001140 <__ssputs_r>:
 8001140:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001144:	688e      	ldr	r6, [r1, #8]
 8001146:	4682      	mov	sl, r0
 8001148:	429e      	cmp	r6, r3
 800114a:	460c      	mov	r4, r1
 800114c:	4690      	mov	r8, r2
 800114e:	4699      	mov	r9, r3
 8001150:	d837      	bhi.n	80011c2 <__ssputs_r+0x82>
 8001152:	898a      	ldrh	r2, [r1, #12]
 8001154:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001158:	d031      	beq.n	80011be <__ssputs_r+0x7e>
 800115a:	2302      	movs	r3, #2
 800115c:	6825      	ldr	r5, [r4, #0]
 800115e:	6909      	ldr	r1, [r1, #16]
 8001160:	1a6f      	subs	r7, r5, r1
 8001162:	6965      	ldr	r5, [r4, #20]
 8001164:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001168:	fb95 f5f3 	sdiv	r5, r5, r3
 800116c:	f109 0301 	add.w	r3, r9, #1
 8001170:	443b      	add	r3, r7
 8001172:	429d      	cmp	r5, r3
 8001174:	bf38      	it	cc
 8001176:	461d      	movcc	r5, r3
 8001178:	0553      	lsls	r3, r2, #21
 800117a:	d530      	bpl.n	80011de <__ssputs_r+0x9e>
 800117c:	4629      	mov	r1, r5
 800117e:	f000 fb37 	bl	80017f0 <_malloc_r>
 8001182:	4606      	mov	r6, r0
 8001184:	b950      	cbnz	r0, 800119c <__ssputs_r+0x5c>
 8001186:	230c      	movs	r3, #12
 8001188:	f04f 30ff 	mov.w	r0, #4294967295
 800118c:	f8ca 3000 	str.w	r3, [sl]
 8001190:	89a3      	ldrh	r3, [r4, #12]
 8001192:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001196:	81a3      	strh	r3, [r4, #12]
 8001198:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800119c:	463a      	mov	r2, r7
 800119e:	6921      	ldr	r1, [r4, #16]
 80011a0:	f000 fab6 	bl	8001710 <memcpy>
 80011a4:	89a3      	ldrh	r3, [r4, #12]
 80011a6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80011aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011ae:	81a3      	strh	r3, [r4, #12]
 80011b0:	6126      	str	r6, [r4, #16]
 80011b2:	443e      	add	r6, r7
 80011b4:	6026      	str	r6, [r4, #0]
 80011b6:	464e      	mov	r6, r9
 80011b8:	6165      	str	r5, [r4, #20]
 80011ba:	1bed      	subs	r5, r5, r7
 80011bc:	60a5      	str	r5, [r4, #8]
 80011be:	454e      	cmp	r6, r9
 80011c0:	d900      	bls.n	80011c4 <__ssputs_r+0x84>
 80011c2:	464e      	mov	r6, r9
 80011c4:	4632      	mov	r2, r6
 80011c6:	4641      	mov	r1, r8
 80011c8:	6820      	ldr	r0, [r4, #0]
 80011ca:	f000 faac 	bl	8001726 <memmove>
 80011ce:	68a3      	ldr	r3, [r4, #8]
 80011d0:	2000      	movs	r0, #0
 80011d2:	1b9b      	subs	r3, r3, r6
 80011d4:	60a3      	str	r3, [r4, #8]
 80011d6:	6823      	ldr	r3, [r4, #0]
 80011d8:	441e      	add	r6, r3
 80011da:	6026      	str	r6, [r4, #0]
 80011dc:	e7dc      	b.n	8001198 <__ssputs_r+0x58>
 80011de:	462a      	mov	r2, r5
 80011e0:	f000 fb60 	bl	80018a4 <_realloc_r>
 80011e4:	4606      	mov	r6, r0
 80011e6:	2800      	cmp	r0, #0
 80011e8:	d1e2      	bne.n	80011b0 <__ssputs_r+0x70>
 80011ea:	6921      	ldr	r1, [r4, #16]
 80011ec:	4650      	mov	r0, sl
 80011ee:	f000 fab3 	bl	8001758 <_free_r>
 80011f2:	e7c8      	b.n	8001186 <__ssputs_r+0x46>

080011f4 <_svfiprintf_r>:
 80011f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80011f8:	461d      	mov	r5, r3
 80011fa:	898b      	ldrh	r3, [r1, #12]
 80011fc:	b09d      	sub	sp, #116	; 0x74
 80011fe:	061f      	lsls	r7, r3, #24
 8001200:	4680      	mov	r8, r0
 8001202:	460c      	mov	r4, r1
 8001204:	4616      	mov	r6, r2
 8001206:	d50f      	bpl.n	8001228 <_svfiprintf_r+0x34>
 8001208:	690b      	ldr	r3, [r1, #16]
 800120a:	b96b      	cbnz	r3, 8001228 <_svfiprintf_r+0x34>
 800120c:	2140      	movs	r1, #64	; 0x40
 800120e:	f000 faef 	bl	80017f0 <_malloc_r>
 8001212:	6020      	str	r0, [r4, #0]
 8001214:	6120      	str	r0, [r4, #16]
 8001216:	b928      	cbnz	r0, 8001224 <_svfiprintf_r+0x30>
 8001218:	230c      	movs	r3, #12
 800121a:	f8c8 3000 	str.w	r3, [r8]
 800121e:	f04f 30ff 	mov.w	r0, #4294967295
 8001222:	e0c8      	b.n	80013b6 <_svfiprintf_r+0x1c2>
 8001224:	2340      	movs	r3, #64	; 0x40
 8001226:	6163      	str	r3, [r4, #20]
 8001228:	2300      	movs	r3, #0
 800122a:	9309      	str	r3, [sp, #36]	; 0x24
 800122c:	2320      	movs	r3, #32
 800122e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001232:	2330      	movs	r3, #48	; 0x30
 8001234:	f04f 0b01 	mov.w	fp, #1
 8001238:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800123c:	9503      	str	r5, [sp, #12]
 800123e:	4637      	mov	r7, r6
 8001240:	463d      	mov	r5, r7
 8001242:	f815 3b01 	ldrb.w	r3, [r5], #1
 8001246:	b10b      	cbz	r3, 800124c <_svfiprintf_r+0x58>
 8001248:	2b25      	cmp	r3, #37	; 0x25
 800124a:	d13e      	bne.n	80012ca <_svfiprintf_r+0xd6>
 800124c:	ebb7 0a06 	subs.w	sl, r7, r6
 8001250:	d00b      	beq.n	800126a <_svfiprintf_r+0x76>
 8001252:	4653      	mov	r3, sl
 8001254:	4632      	mov	r2, r6
 8001256:	4621      	mov	r1, r4
 8001258:	4640      	mov	r0, r8
 800125a:	f7ff ff71 	bl	8001140 <__ssputs_r>
 800125e:	3001      	adds	r0, #1
 8001260:	f000 80a4 	beq.w	80013ac <_svfiprintf_r+0x1b8>
 8001264:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001266:	4453      	add	r3, sl
 8001268:	9309      	str	r3, [sp, #36]	; 0x24
 800126a:	783b      	ldrb	r3, [r7, #0]
 800126c:	2b00      	cmp	r3, #0
 800126e:	f000 809d 	beq.w	80013ac <_svfiprintf_r+0x1b8>
 8001272:	2300      	movs	r3, #0
 8001274:	f04f 32ff 	mov.w	r2, #4294967295
 8001278:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800127c:	9304      	str	r3, [sp, #16]
 800127e:	9307      	str	r3, [sp, #28]
 8001280:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001284:	931a      	str	r3, [sp, #104]	; 0x68
 8001286:	462f      	mov	r7, r5
 8001288:	2205      	movs	r2, #5
 800128a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800128e:	4850      	ldr	r0, [pc, #320]	; (80013d0 <_svfiprintf_r+0x1dc>)
 8001290:	f000 fa30 	bl	80016f4 <memchr>
 8001294:	9b04      	ldr	r3, [sp, #16]
 8001296:	b9d0      	cbnz	r0, 80012ce <_svfiprintf_r+0xda>
 8001298:	06d9      	lsls	r1, r3, #27
 800129a:	bf44      	itt	mi
 800129c:	2220      	movmi	r2, #32
 800129e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80012a2:	071a      	lsls	r2, r3, #28
 80012a4:	bf44      	itt	mi
 80012a6:	222b      	movmi	r2, #43	; 0x2b
 80012a8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80012ac:	782a      	ldrb	r2, [r5, #0]
 80012ae:	2a2a      	cmp	r2, #42	; 0x2a
 80012b0:	d015      	beq.n	80012de <_svfiprintf_r+0xea>
 80012b2:	462f      	mov	r7, r5
 80012b4:	2000      	movs	r0, #0
 80012b6:	250a      	movs	r5, #10
 80012b8:	9a07      	ldr	r2, [sp, #28]
 80012ba:	4639      	mov	r1, r7
 80012bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80012c0:	3b30      	subs	r3, #48	; 0x30
 80012c2:	2b09      	cmp	r3, #9
 80012c4:	d94d      	bls.n	8001362 <_svfiprintf_r+0x16e>
 80012c6:	b1b8      	cbz	r0, 80012f8 <_svfiprintf_r+0x104>
 80012c8:	e00f      	b.n	80012ea <_svfiprintf_r+0xf6>
 80012ca:	462f      	mov	r7, r5
 80012cc:	e7b8      	b.n	8001240 <_svfiprintf_r+0x4c>
 80012ce:	4a40      	ldr	r2, [pc, #256]	; (80013d0 <_svfiprintf_r+0x1dc>)
 80012d0:	463d      	mov	r5, r7
 80012d2:	1a80      	subs	r0, r0, r2
 80012d4:	fa0b f000 	lsl.w	r0, fp, r0
 80012d8:	4318      	orrs	r0, r3
 80012da:	9004      	str	r0, [sp, #16]
 80012dc:	e7d3      	b.n	8001286 <_svfiprintf_r+0x92>
 80012de:	9a03      	ldr	r2, [sp, #12]
 80012e0:	1d11      	adds	r1, r2, #4
 80012e2:	6812      	ldr	r2, [r2, #0]
 80012e4:	9103      	str	r1, [sp, #12]
 80012e6:	2a00      	cmp	r2, #0
 80012e8:	db01      	blt.n	80012ee <_svfiprintf_r+0xfa>
 80012ea:	9207      	str	r2, [sp, #28]
 80012ec:	e004      	b.n	80012f8 <_svfiprintf_r+0x104>
 80012ee:	4252      	negs	r2, r2
 80012f0:	f043 0302 	orr.w	r3, r3, #2
 80012f4:	9207      	str	r2, [sp, #28]
 80012f6:	9304      	str	r3, [sp, #16]
 80012f8:	783b      	ldrb	r3, [r7, #0]
 80012fa:	2b2e      	cmp	r3, #46	; 0x2e
 80012fc:	d10c      	bne.n	8001318 <_svfiprintf_r+0x124>
 80012fe:	787b      	ldrb	r3, [r7, #1]
 8001300:	2b2a      	cmp	r3, #42	; 0x2a
 8001302:	d133      	bne.n	800136c <_svfiprintf_r+0x178>
 8001304:	9b03      	ldr	r3, [sp, #12]
 8001306:	3702      	adds	r7, #2
 8001308:	1d1a      	adds	r2, r3, #4
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	9203      	str	r2, [sp, #12]
 800130e:	2b00      	cmp	r3, #0
 8001310:	bfb8      	it	lt
 8001312:	f04f 33ff 	movlt.w	r3, #4294967295
 8001316:	9305      	str	r3, [sp, #20]
 8001318:	4d2e      	ldr	r5, [pc, #184]	; (80013d4 <_svfiprintf_r+0x1e0>)
 800131a:	2203      	movs	r2, #3
 800131c:	7839      	ldrb	r1, [r7, #0]
 800131e:	4628      	mov	r0, r5
 8001320:	f000 f9e8 	bl	80016f4 <memchr>
 8001324:	b138      	cbz	r0, 8001336 <_svfiprintf_r+0x142>
 8001326:	2340      	movs	r3, #64	; 0x40
 8001328:	1b40      	subs	r0, r0, r5
 800132a:	fa03 f000 	lsl.w	r0, r3, r0
 800132e:	9b04      	ldr	r3, [sp, #16]
 8001330:	3701      	adds	r7, #1
 8001332:	4303      	orrs	r3, r0
 8001334:	9304      	str	r3, [sp, #16]
 8001336:	7839      	ldrb	r1, [r7, #0]
 8001338:	2206      	movs	r2, #6
 800133a:	4827      	ldr	r0, [pc, #156]	; (80013d8 <_svfiprintf_r+0x1e4>)
 800133c:	1c7e      	adds	r6, r7, #1
 800133e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001342:	f000 f9d7 	bl	80016f4 <memchr>
 8001346:	2800      	cmp	r0, #0
 8001348:	d038      	beq.n	80013bc <_svfiprintf_r+0x1c8>
 800134a:	4b24      	ldr	r3, [pc, #144]	; (80013dc <_svfiprintf_r+0x1e8>)
 800134c:	bb13      	cbnz	r3, 8001394 <_svfiprintf_r+0x1a0>
 800134e:	9b03      	ldr	r3, [sp, #12]
 8001350:	3307      	adds	r3, #7
 8001352:	f023 0307 	bic.w	r3, r3, #7
 8001356:	3308      	adds	r3, #8
 8001358:	9303      	str	r3, [sp, #12]
 800135a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800135c:	444b      	add	r3, r9
 800135e:	9309      	str	r3, [sp, #36]	; 0x24
 8001360:	e76d      	b.n	800123e <_svfiprintf_r+0x4a>
 8001362:	fb05 3202 	mla	r2, r5, r2, r3
 8001366:	2001      	movs	r0, #1
 8001368:	460f      	mov	r7, r1
 800136a:	e7a6      	b.n	80012ba <_svfiprintf_r+0xc6>
 800136c:	2300      	movs	r3, #0
 800136e:	250a      	movs	r5, #10
 8001370:	4619      	mov	r1, r3
 8001372:	3701      	adds	r7, #1
 8001374:	9305      	str	r3, [sp, #20]
 8001376:	4638      	mov	r0, r7
 8001378:	f810 2b01 	ldrb.w	r2, [r0], #1
 800137c:	3a30      	subs	r2, #48	; 0x30
 800137e:	2a09      	cmp	r2, #9
 8001380:	d903      	bls.n	800138a <_svfiprintf_r+0x196>
 8001382:	2b00      	cmp	r3, #0
 8001384:	d0c8      	beq.n	8001318 <_svfiprintf_r+0x124>
 8001386:	9105      	str	r1, [sp, #20]
 8001388:	e7c6      	b.n	8001318 <_svfiprintf_r+0x124>
 800138a:	fb05 2101 	mla	r1, r5, r1, r2
 800138e:	2301      	movs	r3, #1
 8001390:	4607      	mov	r7, r0
 8001392:	e7f0      	b.n	8001376 <_svfiprintf_r+0x182>
 8001394:	ab03      	add	r3, sp, #12
 8001396:	9300      	str	r3, [sp, #0]
 8001398:	4622      	mov	r2, r4
 800139a:	4b11      	ldr	r3, [pc, #68]	; (80013e0 <_svfiprintf_r+0x1ec>)
 800139c:	a904      	add	r1, sp, #16
 800139e:	4640      	mov	r0, r8
 80013a0:	f3af 8000 	nop.w
 80013a4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80013a8:	4681      	mov	r9, r0
 80013aa:	d1d6      	bne.n	800135a <_svfiprintf_r+0x166>
 80013ac:	89a3      	ldrh	r3, [r4, #12]
 80013ae:	065b      	lsls	r3, r3, #25
 80013b0:	f53f af35 	bmi.w	800121e <_svfiprintf_r+0x2a>
 80013b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80013b6:	b01d      	add	sp, #116	; 0x74
 80013b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80013bc:	ab03      	add	r3, sp, #12
 80013be:	9300      	str	r3, [sp, #0]
 80013c0:	4622      	mov	r2, r4
 80013c2:	4b07      	ldr	r3, [pc, #28]	; (80013e0 <_svfiprintf_r+0x1ec>)
 80013c4:	a904      	add	r1, sp, #16
 80013c6:	4640      	mov	r0, r8
 80013c8:	f000 f882 	bl	80014d0 <_printf_i>
 80013cc:	e7ea      	b.n	80013a4 <_svfiprintf_r+0x1b0>
 80013ce:	bf00      	nop
 80013d0:	08001c7d 	.word	0x08001c7d
 80013d4:	08001c83 	.word	0x08001c83
 80013d8:	08001c87 	.word	0x08001c87
 80013dc:	00000000 	.word	0x00000000
 80013e0:	08001141 	.word	0x08001141

080013e4 <_printf_common>:
 80013e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80013e8:	4691      	mov	r9, r2
 80013ea:	461f      	mov	r7, r3
 80013ec:	688a      	ldr	r2, [r1, #8]
 80013ee:	690b      	ldr	r3, [r1, #16]
 80013f0:	4606      	mov	r6, r0
 80013f2:	4293      	cmp	r3, r2
 80013f4:	bfb8      	it	lt
 80013f6:	4613      	movlt	r3, r2
 80013f8:	f8c9 3000 	str.w	r3, [r9]
 80013fc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001400:	460c      	mov	r4, r1
 8001402:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001406:	b112      	cbz	r2, 800140e <_printf_common+0x2a>
 8001408:	3301      	adds	r3, #1
 800140a:	f8c9 3000 	str.w	r3, [r9]
 800140e:	6823      	ldr	r3, [r4, #0]
 8001410:	0699      	lsls	r1, r3, #26
 8001412:	bf42      	ittt	mi
 8001414:	f8d9 3000 	ldrmi.w	r3, [r9]
 8001418:	3302      	addmi	r3, #2
 800141a:	f8c9 3000 	strmi.w	r3, [r9]
 800141e:	6825      	ldr	r5, [r4, #0]
 8001420:	f015 0506 	ands.w	r5, r5, #6
 8001424:	d107      	bne.n	8001436 <_printf_common+0x52>
 8001426:	f104 0a19 	add.w	sl, r4, #25
 800142a:	68e3      	ldr	r3, [r4, #12]
 800142c:	f8d9 2000 	ldr.w	r2, [r9]
 8001430:	1a9b      	subs	r3, r3, r2
 8001432:	42ab      	cmp	r3, r5
 8001434:	dc29      	bgt.n	800148a <_printf_common+0xa6>
 8001436:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800143a:	6822      	ldr	r2, [r4, #0]
 800143c:	3300      	adds	r3, #0
 800143e:	bf18      	it	ne
 8001440:	2301      	movne	r3, #1
 8001442:	0692      	lsls	r2, r2, #26
 8001444:	d42e      	bmi.n	80014a4 <_printf_common+0xc0>
 8001446:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800144a:	4639      	mov	r1, r7
 800144c:	4630      	mov	r0, r6
 800144e:	47c0      	blx	r8
 8001450:	3001      	adds	r0, #1
 8001452:	d021      	beq.n	8001498 <_printf_common+0xb4>
 8001454:	6823      	ldr	r3, [r4, #0]
 8001456:	68e5      	ldr	r5, [r4, #12]
 8001458:	f003 0306 	and.w	r3, r3, #6
 800145c:	2b04      	cmp	r3, #4
 800145e:	bf18      	it	ne
 8001460:	2500      	movne	r5, #0
 8001462:	f8d9 2000 	ldr.w	r2, [r9]
 8001466:	f04f 0900 	mov.w	r9, #0
 800146a:	bf08      	it	eq
 800146c:	1aad      	subeq	r5, r5, r2
 800146e:	68a3      	ldr	r3, [r4, #8]
 8001470:	6922      	ldr	r2, [r4, #16]
 8001472:	bf08      	it	eq
 8001474:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001478:	4293      	cmp	r3, r2
 800147a:	bfc4      	itt	gt
 800147c:	1a9b      	subgt	r3, r3, r2
 800147e:	18ed      	addgt	r5, r5, r3
 8001480:	341a      	adds	r4, #26
 8001482:	454d      	cmp	r5, r9
 8001484:	d11a      	bne.n	80014bc <_printf_common+0xd8>
 8001486:	2000      	movs	r0, #0
 8001488:	e008      	b.n	800149c <_printf_common+0xb8>
 800148a:	2301      	movs	r3, #1
 800148c:	4652      	mov	r2, sl
 800148e:	4639      	mov	r1, r7
 8001490:	4630      	mov	r0, r6
 8001492:	47c0      	blx	r8
 8001494:	3001      	adds	r0, #1
 8001496:	d103      	bne.n	80014a0 <_printf_common+0xbc>
 8001498:	f04f 30ff 	mov.w	r0, #4294967295
 800149c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80014a0:	3501      	adds	r5, #1
 80014a2:	e7c2      	b.n	800142a <_printf_common+0x46>
 80014a4:	2030      	movs	r0, #48	; 0x30
 80014a6:	18e1      	adds	r1, r4, r3
 80014a8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80014ac:	1c5a      	adds	r2, r3, #1
 80014ae:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80014b2:	4422      	add	r2, r4
 80014b4:	3302      	adds	r3, #2
 80014b6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80014ba:	e7c4      	b.n	8001446 <_printf_common+0x62>
 80014bc:	2301      	movs	r3, #1
 80014be:	4622      	mov	r2, r4
 80014c0:	4639      	mov	r1, r7
 80014c2:	4630      	mov	r0, r6
 80014c4:	47c0      	blx	r8
 80014c6:	3001      	adds	r0, #1
 80014c8:	d0e6      	beq.n	8001498 <_printf_common+0xb4>
 80014ca:	f109 0901 	add.w	r9, r9, #1
 80014ce:	e7d8      	b.n	8001482 <_printf_common+0x9e>

080014d0 <_printf_i>:
 80014d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80014d4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80014d8:	460c      	mov	r4, r1
 80014da:	7e09      	ldrb	r1, [r1, #24]
 80014dc:	b085      	sub	sp, #20
 80014de:	296e      	cmp	r1, #110	; 0x6e
 80014e0:	4617      	mov	r7, r2
 80014e2:	4606      	mov	r6, r0
 80014e4:	4698      	mov	r8, r3
 80014e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80014e8:	f000 80b3 	beq.w	8001652 <_printf_i+0x182>
 80014ec:	d822      	bhi.n	8001534 <_printf_i+0x64>
 80014ee:	2963      	cmp	r1, #99	; 0x63
 80014f0:	d036      	beq.n	8001560 <_printf_i+0x90>
 80014f2:	d80a      	bhi.n	800150a <_printf_i+0x3a>
 80014f4:	2900      	cmp	r1, #0
 80014f6:	f000 80b9 	beq.w	800166c <_printf_i+0x19c>
 80014fa:	2958      	cmp	r1, #88	; 0x58
 80014fc:	f000 8083 	beq.w	8001606 <_printf_i+0x136>
 8001500:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001504:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8001508:	e032      	b.n	8001570 <_printf_i+0xa0>
 800150a:	2964      	cmp	r1, #100	; 0x64
 800150c:	d001      	beq.n	8001512 <_printf_i+0x42>
 800150e:	2969      	cmp	r1, #105	; 0x69
 8001510:	d1f6      	bne.n	8001500 <_printf_i+0x30>
 8001512:	6820      	ldr	r0, [r4, #0]
 8001514:	6813      	ldr	r3, [r2, #0]
 8001516:	0605      	lsls	r5, r0, #24
 8001518:	f103 0104 	add.w	r1, r3, #4
 800151c:	d52a      	bpl.n	8001574 <_printf_i+0xa4>
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	6011      	str	r1, [r2, #0]
 8001522:	2b00      	cmp	r3, #0
 8001524:	da03      	bge.n	800152e <_printf_i+0x5e>
 8001526:	222d      	movs	r2, #45	; 0x2d
 8001528:	425b      	negs	r3, r3
 800152a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800152e:	486f      	ldr	r0, [pc, #444]	; (80016ec <_printf_i+0x21c>)
 8001530:	220a      	movs	r2, #10
 8001532:	e039      	b.n	80015a8 <_printf_i+0xd8>
 8001534:	2973      	cmp	r1, #115	; 0x73
 8001536:	f000 809d 	beq.w	8001674 <_printf_i+0x1a4>
 800153a:	d808      	bhi.n	800154e <_printf_i+0x7e>
 800153c:	296f      	cmp	r1, #111	; 0x6f
 800153e:	d020      	beq.n	8001582 <_printf_i+0xb2>
 8001540:	2970      	cmp	r1, #112	; 0x70
 8001542:	d1dd      	bne.n	8001500 <_printf_i+0x30>
 8001544:	6823      	ldr	r3, [r4, #0]
 8001546:	f043 0320 	orr.w	r3, r3, #32
 800154a:	6023      	str	r3, [r4, #0]
 800154c:	e003      	b.n	8001556 <_printf_i+0x86>
 800154e:	2975      	cmp	r1, #117	; 0x75
 8001550:	d017      	beq.n	8001582 <_printf_i+0xb2>
 8001552:	2978      	cmp	r1, #120	; 0x78
 8001554:	d1d4      	bne.n	8001500 <_printf_i+0x30>
 8001556:	2378      	movs	r3, #120	; 0x78
 8001558:	4865      	ldr	r0, [pc, #404]	; (80016f0 <_printf_i+0x220>)
 800155a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800155e:	e055      	b.n	800160c <_printf_i+0x13c>
 8001560:	6813      	ldr	r3, [r2, #0]
 8001562:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001566:	1d19      	adds	r1, r3, #4
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	6011      	str	r1, [r2, #0]
 800156c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001570:	2301      	movs	r3, #1
 8001572:	e08c      	b.n	800168e <_printf_i+0x1be>
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f010 0f40 	tst.w	r0, #64	; 0x40
 800157a:	6011      	str	r1, [r2, #0]
 800157c:	bf18      	it	ne
 800157e:	b21b      	sxthne	r3, r3
 8001580:	e7cf      	b.n	8001522 <_printf_i+0x52>
 8001582:	6813      	ldr	r3, [r2, #0]
 8001584:	6825      	ldr	r5, [r4, #0]
 8001586:	1d18      	adds	r0, r3, #4
 8001588:	6010      	str	r0, [r2, #0]
 800158a:	0628      	lsls	r0, r5, #24
 800158c:	d501      	bpl.n	8001592 <_printf_i+0xc2>
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	e002      	b.n	8001598 <_printf_i+0xc8>
 8001592:	0668      	lsls	r0, r5, #25
 8001594:	d5fb      	bpl.n	800158e <_printf_i+0xbe>
 8001596:	881b      	ldrh	r3, [r3, #0]
 8001598:	296f      	cmp	r1, #111	; 0x6f
 800159a:	bf14      	ite	ne
 800159c:	220a      	movne	r2, #10
 800159e:	2208      	moveq	r2, #8
 80015a0:	4852      	ldr	r0, [pc, #328]	; (80016ec <_printf_i+0x21c>)
 80015a2:	2100      	movs	r1, #0
 80015a4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80015a8:	6865      	ldr	r5, [r4, #4]
 80015aa:	2d00      	cmp	r5, #0
 80015ac:	60a5      	str	r5, [r4, #8]
 80015ae:	f2c0 8095 	blt.w	80016dc <_printf_i+0x20c>
 80015b2:	6821      	ldr	r1, [r4, #0]
 80015b4:	f021 0104 	bic.w	r1, r1, #4
 80015b8:	6021      	str	r1, [r4, #0]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d13d      	bne.n	800163a <_printf_i+0x16a>
 80015be:	2d00      	cmp	r5, #0
 80015c0:	f040 808e 	bne.w	80016e0 <_printf_i+0x210>
 80015c4:	4665      	mov	r5, ip
 80015c6:	2a08      	cmp	r2, #8
 80015c8:	d10b      	bne.n	80015e2 <_printf_i+0x112>
 80015ca:	6823      	ldr	r3, [r4, #0]
 80015cc:	07db      	lsls	r3, r3, #31
 80015ce:	d508      	bpl.n	80015e2 <_printf_i+0x112>
 80015d0:	6923      	ldr	r3, [r4, #16]
 80015d2:	6862      	ldr	r2, [r4, #4]
 80015d4:	429a      	cmp	r2, r3
 80015d6:	bfde      	ittt	le
 80015d8:	2330      	movle	r3, #48	; 0x30
 80015da:	f805 3c01 	strble.w	r3, [r5, #-1]
 80015de:	f105 35ff 	addle.w	r5, r5, #4294967295
 80015e2:	ebac 0305 	sub.w	r3, ip, r5
 80015e6:	6123      	str	r3, [r4, #16]
 80015e8:	f8cd 8000 	str.w	r8, [sp]
 80015ec:	463b      	mov	r3, r7
 80015ee:	aa03      	add	r2, sp, #12
 80015f0:	4621      	mov	r1, r4
 80015f2:	4630      	mov	r0, r6
 80015f4:	f7ff fef6 	bl	80013e4 <_printf_common>
 80015f8:	3001      	adds	r0, #1
 80015fa:	d14d      	bne.n	8001698 <_printf_i+0x1c8>
 80015fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001600:	b005      	add	sp, #20
 8001602:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001606:	4839      	ldr	r0, [pc, #228]	; (80016ec <_printf_i+0x21c>)
 8001608:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800160c:	6813      	ldr	r3, [r2, #0]
 800160e:	6821      	ldr	r1, [r4, #0]
 8001610:	1d1d      	adds	r5, r3, #4
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	6015      	str	r5, [r2, #0]
 8001616:	060a      	lsls	r2, r1, #24
 8001618:	d50b      	bpl.n	8001632 <_printf_i+0x162>
 800161a:	07ca      	lsls	r2, r1, #31
 800161c:	bf44      	itt	mi
 800161e:	f041 0120 	orrmi.w	r1, r1, #32
 8001622:	6021      	strmi	r1, [r4, #0]
 8001624:	b91b      	cbnz	r3, 800162e <_printf_i+0x15e>
 8001626:	6822      	ldr	r2, [r4, #0]
 8001628:	f022 0220 	bic.w	r2, r2, #32
 800162c:	6022      	str	r2, [r4, #0]
 800162e:	2210      	movs	r2, #16
 8001630:	e7b7      	b.n	80015a2 <_printf_i+0xd2>
 8001632:	064d      	lsls	r5, r1, #25
 8001634:	bf48      	it	mi
 8001636:	b29b      	uxthmi	r3, r3
 8001638:	e7ef      	b.n	800161a <_printf_i+0x14a>
 800163a:	4665      	mov	r5, ip
 800163c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001640:	fb02 3311 	mls	r3, r2, r1, r3
 8001644:	5cc3      	ldrb	r3, [r0, r3]
 8001646:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800164a:	460b      	mov	r3, r1
 800164c:	2900      	cmp	r1, #0
 800164e:	d1f5      	bne.n	800163c <_printf_i+0x16c>
 8001650:	e7b9      	b.n	80015c6 <_printf_i+0xf6>
 8001652:	6813      	ldr	r3, [r2, #0]
 8001654:	6825      	ldr	r5, [r4, #0]
 8001656:	1d18      	adds	r0, r3, #4
 8001658:	6961      	ldr	r1, [r4, #20]
 800165a:	6010      	str	r0, [r2, #0]
 800165c:	0628      	lsls	r0, r5, #24
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	d501      	bpl.n	8001666 <_printf_i+0x196>
 8001662:	6019      	str	r1, [r3, #0]
 8001664:	e002      	b.n	800166c <_printf_i+0x19c>
 8001666:	066a      	lsls	r2, r5, #25
 8001668:	d5fb      	bpl.n	8001662 <_printf_i+0x192>
 800166a:	8019      	strh	r1, [r3, #0]
 800166c:	2300      	movs	r3, #0
 800166e:	4665      	mov	r5, ip
 8001670:	6123      	str	r3, [r4, #16]
 8001672:	e7b9      	b.n	80015e8 <_printf_i+0x118>
 8001674:	6813      	ldr	r3, [r2, #0]
 8001676:	1d19      	adds	r1, r3, #4
 8001678:	6011      	str	r1, [r2, #0]
 800167a:	681d      	ldr	r5, [r3, #0]
 800167c:	6862      	ldr	r2, [r4, #4]
 800167e:	2100      	movs	r1, #0
 8001680:	4628      	mov	r0, r5
 8001682:	f000 f837 	bl	80016f4 <memchr>
 8001686:	b108      	cbz	r0, 800168c <_printf_i+0x1bc>
 8001688:	1b40      	subs	r0, r0, r5
 800168a:	6060      	str	r0, [r4, #4]
 800168c:	6863      	ldr	r3, [r4, #4]
 800168e:	6123      	str	r3, [r4, #16]
 8001690:	2300      	movs	r3, #0
 8001692:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001696:	e7a7      	b.n	80015e8 <_printf_i+0x118>
 8001698:	6923      	ldr	r3, [r4, #16]
 800169a:	462a      	mov	r2, r5
 800169c:	4639      	mov	r1, r7
 800169e:	4630      	mov	r0, r6
 80016a0:	47c0      	blx	r8
 80016a2:	3001      	adds	r0, #1
 80016a4:	d0aa      	beq.n	80015fc <_printf_i+0x12c>
 80016a6:	6823      	ldr	r3, [r4, #0]
 80016a8:	079b      	lsls	r3, r3, #30
 80016aa:	d413      	bmi.n	80016d4 <_printf_i+0x204>
 80016ac:	68e0      	ldr	r0, [r4, #12]
 80016ae:	9b03      	ldr	r3, [sp, #12]
 80016b0:	4298      	cmp	r0, r3
 80016b2:	bfb8      	it	lt
 80016b4:	4618      	movlt	r0, r3
 80016b6:	e7a3      	b.n	8001600 <_printf_i+0x130>
 80016b8:	2301      	movs	r3, #1
 80016ba:	464a      	mov	r2, r9
 80016bc:	4639      	mov	r1, r7
 80016be:	4630      	mov	r0, r6
 80016c0:	47c0      	blx	r8
 80016c2:	3001      	adds	r0, #1
 80016c4:	d09a      	beq.n	80015fc <_printf_i+0x12c>
 80016c6:	3501      	adds	r5, #1
 80016c8:	68e3      	ldr	r3, [r4, #12]
 80016ca:	9a03      	ldr	r2, [sp, #12]
 80016cc:	1a9b      	subs	r3, r3, r2
 80016ce:	42ab      	cmp	r3, r5
 80016d0:	dcf2      	bgt.n	80016b8 <_printf_i+0x1e8>
 80016d2:	e7eb      	b.n	80016ac <_printf_i+0x1dc>
 80016d4:	2500      	movs	r5, #0
 80016d6:	f104 0919 	add.w	r9, r4, #25
 80016da:	e7f5      	b.n	80016c8 <_printf_i+0x1f8>
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d1ac      	bne.n	800163a <_printf_i+0x16a>
 80016e0:	7803      	ldrb	r3, [r0, #0]
 80016e2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80016e6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80016ea:	e76c      	b.n	80015c6 <_printf_i+0xf6>
 80016ec:	08001c8e 	.word	0x08001c8e
 80016f0:	08001c9f 	.word	0x08001c9f

080016f4 <memchr>:
 80016f4:	b510      	push	{r4, lr}
 80016f6:	b2c9      	uxtb	r1, r1
 80016f8:	4402      	add	r2, r0
 80016fa:	4290      	cmp	r0, r2
 80016fc:	4603      	mov	r3, r0
 80016fe:	d101      	bne.n	8001704 <memchr+0x10>
 8001700:	2300      	movs	r3, #0
 8001702:	e003      	b.n	800170c <memchr+0x18>
 8001704:	781c      	ldrb	r4, [r3, #0]
 8001706:	3001      	adds	r0, #1
 8001708:	428c      	cmp	r4, r1
 800170a:	d1f6      	bne.n	80016fa <memchr+0x6>
 800170c:	4618      	mov	r0, r3
 800170e:	bd10      	pop	{r4, pc}

08001710 <memcpy>:
 8001710:	b510      	push	{r4, lr}
 8001712:	1e43      	subs	r3, r0, #1
 8001714:	440a      	add	r2, r1
 8001716:	4291      	cmp	r1, r2
 8001718:	d100      	bne.n	800171c <memcpy+0xc>
 800171a:	bd10      	pop	{r4, pc}
 800171c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001720:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001724:	e7f7      	b.n	8001716 <memcpy+0x6>

08001726 <memmove>:
 8001726:	4288      	cmp	r0, r1
 8001728:	b510      	push	{r4, lr}
 800172a:	eb01 0302 	add.w	r3, r1, r2
 800172e:	d807      	bhi.n	8001740 <memmove+0x1a>
 8001730:	1e42      	subs	r2, r0, #1
 8001732:	4299      	cmp	r1, r3
 8001734:	d00a      	beq.n	800174c <memmove+0x26>
 8001736:	f811 4b01 	ldrb.w	r4, [r1], #1
 800173a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800173e:	e7f8      	b.n	8001732 <memmove+0xc>
 8001740:	4283      	cmp	r3, r0
 8001742:	d9f5      	bls.n	8001730 <memmove+0xa>
 8001744:	1881      	adds	r1, r0, r2
 8001746:	1ad2      	subs	r2, r2, r3
 8001748:	42d3      	cmn	r3, r2
 800174a:	d100      	bne.n	800174e <memmove+0x28>
 800174c:	bd10      	pop	{r4, pc}
 800174e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001752:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8001756:	e7f7      	b.n	8001748 <memmove+0x22>

08001758 <_free_r>:
 8001758:	b538      	push	{r3, r4, r5, lr}
 800175a:	4605      	mov	r5, r0
 800175c:	2900      	cmp	r1, #0
 800175e:	d043      	beq.n	80017e8 <_free_r+0x90>
 8001760:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001764:	1f0c      	subs	r4, r1, #4
 8001766:	2b00      	cmp	r3, #0
 8001768:	bfb8      	it	lt
 800176a:	18e4      	addlt	r4, r4, r3
 800176c:	f000 f8d0 	bl	8001910 <__malloc_lock>
 8001770:	4a1e      	ldr	r2, [pc, #120]	; (80017ec <_free_r+0x94>)
 8001772:	6813      	ldr	r3, [r2, #0]
 8001774:	4610      	mov	r0, r2
 8001776:	b933      	cbnz	r3, 8001786 <_free_r+0x2e>
 8001778:	6063      	str	r3, [r4, #4]
 800177a:	6014      	str	r4, [r2, #0]
 800177c:	4628      	mov	r0, r5
 800177e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001782:	f000 b8c6 	b.w	8001912 <__malloc_unlock>
 8001786:	42a3      	cmp	r3, r4
 8001788:	d90b      	bls.n	80017a2 <_free_r+0x4a>
 800178a:	6821      	ldr	r1, [r4, #0]
 800178c:	1862      	adds	r2, r4, r1
 800178e:	4293      	cmp	r3, r2
 8001790:	bf01      	itttt	eq
 8001792:	681a      	ldreq	r2, [r3, #0]
 8001794:	685b      	ldreq	r3, [r3, #4]
 8001796:	1852      	addeq	r2, r2, r1
 8001798:	6022      	streq	r2, [r4, #0]
 800179a:	6063      	str	r3, [r4, #4]
 800179c:	6004      	str	r4, [r0, #0]
 800179e:	e7ed      	b.n	800177c <_free_r+0x24>
 80017a0:	4613      	mov	r3, r2
 80017a2:	685a      	ldr	r2, [r3, #4]
 80017a4:	b10a      	cbz	r2, 80017aa <_free_r+0x52>
 80017a6:	42a2      	cmp	r2, r4
 80017a8:	d9fa      	bls.n	80017a0 <_free_r+0x48>
 80017aa:	6819      	ldr	r1, [r3, #0]
 80017ac:	1858      	adds	r0, r3, r1
 80017ae:	42a0      	cmp	r0, r4
 80017b0:	d10b      	bne.n	80017ca <_free_r+0x72>
 80017b2:	6820      	ldr	r0, [r4, #0]
 80017b4:	4401      	add	r1, r0
 80017b6:	1858      	adds	r0, r3, r1
 80017b8:	4282      	cmp	r2, r0
 80017ba:	6019      	str	r1, [r3, #0]
 80017bc:	d1de      	bne.n	800177c <_free_r+0x24>
 80017be:	6810      	ldr	r0, [r2, #0]
 80017c0:	6852      	ldr	r2, [r2, #4]
 80017c2:	4401      	add	r1, r0
 80017c4:	6019      	str	r1, [r3, #0]
 80017c6:	605a      	str	r2, [r3, #4]
 80017c8:	e7d8      	b.n	800177c <_free_r+0x24>
 80017ca:	d902      	bls.n	80017d2 <_free_r+0x7a>
 80017cc:	230c      	movs	r3, #12
 80017ce:	602b      	str	r3, [r5, #0]
 80017d0:	e7d4      	b.n	800177c <_free_r+0x24>
 80017d2:	6820      	ldr	r0, [r4, #0]
 80017d4:	1821      	adds	r1, r4, r0
 80017d6:	428a      	cmp	r2, r1
 80017d8:	bf01      	itttt	eq
 80017da:	6811      	ldreq	r1, [r2, #0]
 80017dc:	6852      	ldreq	r2, [r2, #4]
 80017de:	1809      	addeq	r1, r1, r0
 80017e0:	6021      	streq	r1, [r4, #0]
 80017e2:	6062      	str	r2, [r4, #4]
 80017e4:	605c      	str	r4, [r3, #4]
 80017e6:	e7c9      	b.n	800177c <_free_r+0x24>
 80017e8:	bd38      	pop	{r3, r4, r5, pc}
 80017ea:	bf00      	nop
 80017ec:	20000b38 	.word	0x20000b38

080017f0 <_malloc_r>:
 80017f0:	b570      	push	{r4, r5, r6, lr}
 80017f2:	1ccd      	adds	r5, r1, #3
 80017f4:	f025 0503 	bic.w	r5, r5, #3
 80017f8:	3508      	adds	r5, #8
 80017fa:	2d0c      	cmp	r5, #12
 80017fc:	bf38      	it	cc
 80017fe:	250c      	movcc	r5, #12
 8001800:	2d00      	cmp	r5, #0
 8001802:	4606      	mov	r6, r0
 8001804:	db01      	blt.n	800180a <_malloc_r+0x1a>
 8001806:	42a9      	cmp	r1, r5
 8001808:	d903      	bls.n	8001812 <_malloc_r+0x22>
 800180a:	230c      	movs	r3, #12
 800180c:	6033      	str	r3, [r6, #0]
 800180e:	2000      	movs	r0, #0
 8001810:	bd70      	pop	{r4, r5, r6, pc}
 8001812:	f000 f87d 	bl	8001910 <__malloc_lock>
 8001816:	4a21      	ldr	r2, [pc, #132]	; (800189c <_malloc_r+0xac>)
 8001818:	6814      	ldr	r4, [r2, #0]
 800181a:	4621      	mov	r1, r4
 800181c:	b991      	cbnz	r1, 8001844 <_malloc_r+0x54>
 800181e:	4c20      	ldr	r4, [pc, #128]	; (80018a0 <_malloc_r+0xb0>)
 8001820:	6823      	ldr	r3, [r4, #0]
 8001822:	b91b      	cbnz	r3, 800182c <_malloc_r+0x3c>
 8001824:	4630      	mov	r0, r6
 8001826:	f000 f863 	bl	80018f0 <_sbrk_r>
 800182a:	6020      	str	r0, [r4, #0]
 800182c:	4629      	mov	r1, r5
 800182e:	4630      	mov	r0, r6
 8001830:	f000 f85e 	bl	80018f0 <_sbrk_r>
 8001834:	1c43      	adds	r3, r0, #1
 8001836:	d124      	bne.n	8001882 <_malloc_r+0x92>
 8001838:	230c      	movs	r3, #12
 800183a:	4630      	mov	r0, r6
 800183c:	6033      	str	r3, [r6, #0]
 800183e:	f000 f868 	bl	8001912 <__malloc_unlock>
 8001842:	e7e4      	b.n	800180e <_malloc_r+0x1e>
 8001844:	680b      	ldr	r3, [r1, #0]
 8001846:	1b5b      	subs	r3, r3, r5
 8001848:	d418      	bmi.n	800187c <_malloc_r+0x8c>
 800184a:	2b0b      	cmp	r3, #11
 800184c:	d90f      	bls.n	800186e <_malloc_r+0x7e>
 800184e:	600b      	str	r3, [r1, #0]
 8001850:	18cc      	adds	r4, r1, r3
 8001852:	50cd      	str	r5, [r1, r3]
 8001854:	4630      	mov	r0, r6
 8001856:	f000 f85c 	bl	8001912 <__malloc_unlock>
 800185a:	f104 000b 	add.w	r0, r4, #11
 800185e:	1d23      	adds	r3, r4, #4
 8001860:	f020 0007 	bic.w	r0, r0, #7
 8001864:	1ac3      	subs	r3, r0, r3
 8001866:	d0d3      	beq.n	8001810 <_malloc_r+0x20>
 8001868:	425a      	negs	r2, r3
 800186a:	50e2      	str	r2, [r4, r3]
 800186c:	e7d0      	b.n	8001810 <_malloc_r+0x20>
 800186e:	684b      	ldr	r3, [r1, #4]
 8001870:	428c      	cmp	r4, r1
 8001872:	bf16      	itet	ne
 8001874:	6063      	strne	r3, [r4, #4]
 8001876:	6013      	streq	r3, [r2, #0]
 8001878:	460c      	movne	r4, r1
 800187a:	e7eb      	b.n	8001854 <_malloc_r+0x64>
 800187c:	460c      	mov	r4, r1
 800187e:	6849      	ldr	r1, [r1, #4]
 8001880:	e7cc      	b.n	800181c <_malloc_r+0x2c>
 8001882:	1cc4      	adds	r4, r0, #3
 8001884:	f024 0403 	bic.w	r4, r4, #3
 8001888:	42a0      	cmp	r0, r4
 800188a:	d005      	beq.n	8001898 <_malloc_r+0xa8>
 800188c:	1a21      	subs	r1, r4, r0
 800188e:	4630      	mov	r0, r6
 8001890:	f000 f82e 	bl	80018f0 <_sbrk_r>
 8001894:	3001      	adds	r0, #1
 8001896:	d0cf      	beq.n	8001838 <_malloc_r+0x48>
 8001898:	6025      	str	r5, [r4, #0]
 800189a:	e7db      	b.n	8001854 <_malloc_r+0x64>
 800189c:	20000b38 	.word	0x20000b38
 80018a0:	20000b3c 	.word	0x20000b3c

080018a4 <_realloc_r>:
 80018a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018a6:	4607      	mov	r7, r0
 80018a8:	4614      	mov	r4, r2
 80018aa:	460e      	mov	r6, r1
 80018ac:	b921      	cbnz	r1, 80018b8 <_realloc_r+0x14>
 80018ae:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80018b2:	4611      	mov	r1, r2
 80018b4:	f7ff bf9c 	b.w	80017f0 <_malloc_r>
 80018b8:	b922      	cbnz	r2, 80018c4 <_realloc_r+0x20>
 80018ba:	f7ff ff4d 	bl	8001758 <_free_r>
 80018be:	4625      	mov	r5, r4
 80018c0:	4628      	mov	r0, r5
 80018c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80018c4:	f000 f826 	bl	8001914 <_malloc_usable_size_r>
 80018c8:	42a0      	cmp	r0, r4
 80018ca:	d20f      	bcs.n	80018ec <_realloc_r+0x48>
 80018cc:	4621      	mov	r1, r4
 80018ce:	4638      	mov	r0, r7
 80018d0:	f7ff ff8e 	bl	80017f0 <_malloc_r>
 80018d4:	4605      	mov	r5, r0
 80018d6:	2800      	cmp	r0, #0
 80018d8:	d0f2      	beq.n	80018c0 <_realloc_r+0x1c>
 80018da:	4631      	mov	r1, r6
 80018dc:	4622      	mov	r2, r4
 80018de:	f7ff ff17 	bl	8001710 <memcpy>
 80018e2:	4631      	mov	r1, r6
 80018e4:	4638      	mov	r0, r7
 80018e6:	f7ff ff37 	bl	8001758 <_free_r>
 80018ea:	e7e9      	b.n	80018c0 <_realloc_r+0x1c>
 80018ec:	4635      	mov	r5, r6
 80018ee:	e7e7      	b.n	80018c0 <_realloc_r+0x1c>

080018f0 <_sbrk_r>:
 80018f0:	b538      	push	{r3, r4, r5, lr}
 80018f2:	2300      	movs	r3, #0
 80018f4:	4c05      	ldr	r4, [pc, #20]	; (800190c <_sbrk_r+0x1c>)
 80018f6:	4605      	mov	r5, r0
 80018f8:	4608      	mov	r0, r1
 80018fa:	6023      	str	r3, [r4, #0]
 80018fc:	f7fe ff70 	bl	80007e0 <_sbrk>
 8001900:	1c43      	adds	r3, r0, #1
 8001902:	d102      	bne.n	800190a <_sbrk_r+0x1a>
 8001904:	6823      	ldr	r3, [r4, #0]
 8001906:	b103      	cbz	r3, 800190a <_sbrk_r+0x1a>
 8001908:	602b      	str	r3, [r5, #0]
 800190a:	bd38      	pop	{r3, r4, r5, pc}
 800190c:	20000b44 	.word	0x20000b44

08001910 <__malloc_lock>:
 8001910:	4770      	bx	lr

08001912 <__malloc_unlock>:
 8001912:	4770      	bx	lr

08001914 <_malloc_usable_size_r>:
 8001914:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001918:	1f18      	subs	r0, r3, #4
 800191a:	2b00      	cmp	r3, #0
 800191c:	bfbc      	itt	lt
 800191e:	580b      	ldrlt	r3, [r1, r0]
 8001920:	18c0      	addlt	r0, r0, r3
 8001922:	4770      	bx	lr

08001924 <_init>:
 8001924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001926:	bf00      	nop
 8001928:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800192a:	bc08      	pop	{r3}
 800192c:	469e      	mov	lr, r3
 800192e:	4770      	bx	lr

08001930 <_fini>:
 8001930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001932:	bf00      	nop
 8001934:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001936:	bc08      	pop	{r3}
 8001938:	469e      	mov	lr, r3
 800193a:	4770      	bx	lr
