1024-00 Name,HSMC Name,Signaling Standard,FPGA Pin DirectionDACA_DATA1_P,LVDS_TXp0,LVDS,oDACA_DATA1_N,LVDS_TXn0,LVDS,oDACA_DATA0_P,LVDS_TXp1,LVDS,oDACA_DATA0_N,LVDS_TXn1,LVDS,oDAC_FCLKIN_P,LVDS_TXp2,LVDS,oDAC_FCLKIN_N,LVDS_TXn2,LVDS,oDACB_DATA0_P,LVDS_TXp3,LVDS,oDACB_DATA0_N,LVDS_TXn3,LVDS,oDACB_DATA1_P,LVDS_TXp4,LVDS,oDACB_DATA1_N,LVDS_TXn4,LVDS,oSYNCIN_P,LVDS_TXp7,LVDS,oSYNCIN_N,LVDS_TXn7,LVDS,oDAC_DCLKIN_P,CLKOUT1p,LVDS,oDAC_DCLKIN_N,CLKOUT1n,LVDS,oADCB_DATA1_P,LVDS_RXp3,LVDS,iADCB_DATA1_N,LVDS_RXn3,LVDS,iADCB_DATA0_P,LVDS_RXp4,LVDS,iADCB_DATA0_N,LVDS_RXn4,LVDS,iADC_FCLKOUT_P,LVDS_RXp5,LVDS,iADC_FCLKOUT_N,LVDS_RXn5,LVDS,iADCA_DATA0_P,LVDS_RXp6,LVDS,iADCA_DATA0_N,LVDS_RXn6,LVDS,iADCA_DATA1_P,LVDS_RXp7,LVDS,iADCA_DATA1_N,LVDS_RXn7,LVDS,iADC_DCLKOUT_P,CLKIN1p,LVDS,iADC_DCLKOUT_N,CLKIN1n,LVDS,iAFE_PDN,LVDS_RXp8,2.5V CMOS,oAFE_SEN,LVDS_RXn8,2.5V CMOS,oAFE_SDATA,LVDS_RXp9,2.5V CMOS,oAFE_SCLK,LVDS_RXn9,2.5V CMOS,oAFE_SDOUT,LVDS_RXp10,2.5V CMOS,i/oAFE_RESET,LVDS_RXn10,2.5V CMOS,oADRF_LE,LVDS_RXp11,2.5V CMOS,oADRF_CLK,LVDS_RXn11,2.5V CMOS,oADRF_DATA,LVDS_RXp12,2.5V CMOS,oADRF_SDO,LVDS_RXn12,2.5V CMOS,iTCXO_EN,LVDS_RXp13,2.5V CMOS,oCDCE_PD,LVDS_RXn13,2.5V CMOS,oCDCE_SYNC,LVDS_RXp14,2.5V CMOS,oCDCE_MISO,LVDS_RXn14,2.5V CMOS,iCDCE_MOSI,LVDS_RXp15,2.5V CMOS,oCDCE_SCLK,LVDS_RXn15,2.5V CMOS,oCDCE_LE,LVDS_RXp16,2.5V CMOS,oCDCE_PLL_LOCK,LVDS_RXn16,2.5V CMOS,iFPGA_REF_CLK_P,CLKIN2p,LVDS,iFPGA_REF_CLK_N,CLKIN2n,LVDS,i