
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source E:/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'E:/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'Tiago' on host 'desktop-7an82gq' (Windows NT_amd64 version 6.2) on Mon Oct 17 11:09:57 +0100 2022
INFO: [HLS 200-10] In directory 'C:/Users/Tiago/Dev/ClavaExperiments/VitisClavaAutomation'
Sourcing Tcl script 'script.tcl'
INFO: [HLS 200-1510] Running: open_project VitisClavaAutomation 
INFO: [HLS 200-10] Opening project 'C:/Users/Tiago/Dev/ClavaExperiments/VitisClavaAutomation/VitisClavaAutomation'.
INFO: [HLS 200-1510] Running: set_top maddv 
INFO: [HLS 200-1510] Running: add_files VitisClavaAutomation/src/example.c 
WARNING: [HLS 200-40] Cannot find design file 'VitisClavaAutomation/src/example.c'
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/Tiago/Dev/ClavaExperiments/VitisClavaAutomation/VitisClavaAutomation/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file VitisClavaAutomation/src/example.c; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.443 GB.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 0.000 MB.
Error in linking the design.
    while executing
"source script.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $arg] "

INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.394 seconds; peak allocated memory: 1.443 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Oct 17 11:09:59 2022...
