

================================================================
== Vitis HLS Report for 'matmul_partition_Pipeline_writeC'
================================================================
* Date:           Mon Jul 21 16:25:51 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        component_array_partition_block_cyclic
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      261|      261|  2.610 us|  2.610 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- writeC  |      259|      259|         5|          1|          1|   256|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.72>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../matmul_partition.cpp:91]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../matmul_partition.cpp:91]   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%itr_2 = alloca i32 1"   --->   Operation 10 'alloca' 'itr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%dim_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dim"   --->   Operation 11 'read' 'dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln91_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln91"   --->   Operation 12 'read' 'sext_ln91_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mul_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul"   --->   Operation 13 'read' 'mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln91_cast = sext i62 %sext_ln91_read"   --->   Operation 14 'sext' 'sext_ln91_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 256, void @empty_2, void @empty_10, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %itr_2"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln91 = store i32 0, i32 %j" [../matmul_partition.cpp:91]   --->   Operation 17 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln91 = store i32 0, i32 %i" [../matmul_partition.cpp:91]   --->   Operation 18 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body80"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%itr_2_load = load i31 %itr_2" [../matmul_partition.cpp:91]   --->   Operation 20 'load' 'itr_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%itr_2_cast = zext i31 %itr_2_load" [../matmul_partition.cpp:91]   --->   Operation 21 'zext' 'itr_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.55ns)   --->   "%icmp_ln91 = icmp_slt  i32 %itr_2_cast, i32 %mul_read" [../matmul_partition.cpp:91]   --->   Operation 23 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.52ns)   --->   "%add_ln91 = add i31 %itr_2_load, i31 1" [../matmul_partition.cpp:91]   --->   Operation 24 'add' 'add_ln91' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %for.end94.loopexit.exitStub, void %for.body80.split" [../matmul_partition.cpp:91]   --->   Operation 25 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln91 = store i31 %add_ln91, i31 %itr_2" [../matmul_partition.cpp:91]   --->   Operation 26 'store' 'store_ln91' <Predicate = (icmp_ln91)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.80>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [../matmul_partition.cpp:95]   --->   Operation 27 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [../matmul_partition.cpp:93]   --->   Operation 28 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.55ns)   --->   "%icmp_ln93 = icmp_eq  i32 %j_load, i32 %dim_read" [../matmul_partition.cpp:93]   --->   Operation 29 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (2.55ns)   --->   "%add_ln95 = add i32 %i_load, i32 1" [../matmul_partition.cpp:95]   --->   Operation 30 'add' 'add_ln95' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.69ns)   --->   "%i_1 = select i1 %icmp_ln93, i32 %add_ln95, i32 %i_load" [../matmul_partition.cpp:93]   --->   Operation 31 'select' 'i_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.69ns)   --->   "%j_1 = select i1 %icmp_ln93, i32 0, i32 %j_load" [../matmul_partition.cpp:93]   --->   Operation 32 'select' 'j_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i32 %j_1" [../matmul_partition.cpp:91]   --->   Operation 33 'trunc' 'trunc_ln91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i32 %i_1" [../matmul_partition.cpp:97]   --->   Operation 34 'trunc' 'trunc_ln97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln97, i4 0" [../matmul_partition.cpp:97]   --->   Operation 35 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.91ns)   --->   "%add_ln97 = add i8 %shl_ln2, i8 %trunc_ln91" [../matmul_partition.cpp:97]   --->   Operation 36 'add' 'add_ln97' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (2.55ns)   --->   "%j_2 = add i32 %j_1, i32 1" [../matmul_partition.cpp:91]   --->   Operation 37 'add' 'j_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln91 = store i32 %i_1, i32 %i" [../matmul_partition.cpp:91]   --->   Operation 38 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i8 %add_ln97" [../matmul_partition.cpp:97]   --->   Operation 39 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 %zext_ln97" [../matmul_partition.cpp:97]   --->   Operation 40 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (3.25ns)   --->   "%C_load = load i8 %C_addr" [../matmul_partition.cpp:97]   --->   Operation 41 'load' 'C_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln91 = store i32 %j_2, i32 %j" [../matmul_partition.cpp:91]   --->   Operation 42 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 43 [1/2] ( I:3.25ns O:3.25ns )   --->   "%C_load = load i8 %C_addr" [../matmul_partition.cpp:97]   --->   Operation 43 'load' 'C_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 50 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (!icmp_ln91)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln91_cast" [../matmul_partition.cpp:91]   --->   Operation 44 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln91 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../matmul_partition.cpp:91]   --->   Operation 45 'specpipeline' 'specpipeline_ln91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln92 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [../matmul_partition.cpp:92]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln92' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../matmul_partition.cpp:91]   --->   Operation 47 'specloopname' 'specloopname_ln91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (7.30ns)   --->   "%write_ln97 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %C_load, i4 15" [../matmul_partition.cpp:97]   --->   Operation 48 'write' 'write_ln97' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.body80" [../matmul_partition.cpp:91]   --->   Operation 49 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.728ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'itr_2' [14]  (1.588 ns)
	'load' operation 31 bit ('itr_2_load', ../matmul_partition.cpp:91) on local variable 'itr_2' [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln91', ../matmul_partition.cpp:91) [22]  (2.552 ns)
	'store' operation 0 bit ('store_ln91', ../matmul_partition.cpp:91) of variable 'add_ln91', ../matmul_partition.cpp:91 on local variable 'itr_2' [45]  (1.588 ns)

 <State 2>: 5.802ns
The critical path consists of the following:
	'load' operation 32 bit ('j_load', ../matmul_partition.cpp:93) on local variable 'j', ../matmul_partition.cpp:91 [27]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln93', ../matmul_partition.cpp:93) [32]  (2.552 ns)
	'select' operation 32 bit ('j', ../matmul_partition.cpp:93) [35]  (0.698 ns)
	'add' operation 32 bit ('j', ../matmul_partition.cpp:91) [44]  (2.552 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('C_addr', ../matmul_partition.cpp:97) [41]  (0.000 ns)
	'load' operation 32 bit ('C_load', ../matmul_partition.cpp:97) on array 'C' [42]  (3.254 ns)

 <State 4>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('C_load', ../matmul_partition.cpp:97) on array 'C' [42]  (3.254 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr', ../matmul_partition.cpp:91) [28]  (0.000 ns)
	bus write operation ('write_ln97', ../matmul_partition.cpp:97) on port 'gmem' (../matmul_partition.cpp:97) [43]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
