year,exam_month,module,topic,marks,question_type,diagram_required
2021,July,1,Addressing_Modes,3,short,0
2021,July,1,Instruction_Execution_Cycle,3,short,0
2021,July,1,Functional_Units_CPU,3,short,0
2021,July,1,Assembler_Directives,3,short,0
2021,July,1,Program_Flow_Control,3,short,0
2021,July,2,Pipeline_Hazards_Data,3,short,0
2021,July,2,Single_Cycle_Control,3,short,1
2021,July,2,Single_Cycle_Control,3,short,0
2021,July,3,Memory_Hierarchy,3,short,0
2021,July,3,Memory_Performance_Analysis,3,short,0
2021,July,1,Addressing_Modes,14,long,0
2021,July,1,Functional_Units_CPU,14,long,1
2021,July,1,Program_Flow_Control,14,long,0
2021,July,1,Endianness_Big_vs_Little,14,long,0
2021,July,2,Single_Cycle_Datapath,14,long,1
2021,July,2,Processor_Performance_Metrics,14,long,1
2021,July,2,Pipeline_Hazards_Data,14,long,0
2021,July,3,Pipeline_Performance_Analysis,14,long,0
2021,July,3,Pipeline_Hazards_Data,14,long,0
2021,July,3,Cache_Basic_Concepts,14,long,1
2021,July,4,Microprogrammed_Control,14,long,1
2021,July,4,Microprogrammed_Control,14,long,1
2021,July,3,Cache_Mapping_Functions,14,long,0
2021,July,3,SRAM_vs_DRAM,14,long,0
2021,July,4,DMA_Working,14,long,0
