<regdef name="SPA" reg_prefix="SPA">

<ers embed="1" file="../doc/spa_ers.docx" />


   <!-- Special Character Change.
    &  to &amp;    
    >> to &gt;&gt; 
    << to &lt;&lt; 
    >= to &gt; or =
    <= to &lt; or =
    => to -&gt;    
    >  to &gt;     
    <  to &lt;     
   /-->            


<register
   name="SPA_SW_RESET_REG"
   offset="0x0"
   description="
     It may influence all SoC operation to use SW Reset duing SPA processing. So, please use carefully when using reset control.
     
     SW Reset Use Guide
     1: Set DMA_RESET
     2: Check DMA RESET IRQ 
     3: Set GLOBAL_RESET (Optional)"
>

  <field
     name="DMA_RESET"
     access="W1C"
     lsb="0"
     width="1"
     default="0x0"
     description="
       DMA Reset(1: Reset)
       - All DMA RX/TX registers are cleared
       - If DMA RX and TX are in operation,  Reset is activated after finishing DMA operation.
       And it is needed to check IRQ because IRQ is asserted at that time
       
       - When set to 1, it will be cleared automatically"
  />

  <field
     name="GLOBAL_RESET"
     access="W1C"
     lsb="8"
     width="1"
     default="0x0"
     description="
       SW Reset(1: Reset)
       All variables are cleared except for SFR
       
       - When set to 1, it will be cleared as 0 automatically"
  />

</register>

<register
   name="SPA_CORE_START_REG"
   offset="0x4"
   description="
     Core Start "
>

  <field
     name="CORE_START"
     access="W1C"
     lsb="0"
     width="1"
     default="0x0"
     description="
       IPRAW Core Start
       
       - When set to 1, it will be cleared automatically"
  />

  <field
     name="CORE_BUSY"
     access="RO"
     lsb="1"
     width="1"
     default="0x0"
     description="
       Core Status
       
       It will be set to 1 if CORE_START is set. And, it will be cleared automatically after (TX_PAGE_DONE == 1)"
  />

</register>

<register
   name="SPA_MODE_REG"
   offset="0x8"
   description="
     IPRAW Mode"
>

  <field
     name="RX_COLOR_MODE"
     access="RW"
     lsb="0"
     width="2"
     default="0x1"
     description="
       RX Color Mode 
       0 : Y
       1 : RGB
       2 : YCC  "
  />

  <field
     name="TX_COLOR_MODE"
     access="RW"
     lsb="4"
     width="2"
     default="0x1"
     description="
       TX Color Mode 
       0 : Y
       1 : RGB
       2 : YCC  "
  />

  <field
     name="RX_DPI_MODE"
     access="RW"
     lsb="16"
     width="3"
     default="0x0"
     description="
       DPI Mode
       0: RX 600x600  
       1: RX 600x450
       2: Unused
       3: RX 600x300
       4: RX 300x600
       5: RX 300x450
       6: Unused
       7: RX 300x300
       
       @ RC1 enable , TX is 600x600 only
       @ RC1 disable , TX DPI is the same as RX DPI."
  />

</register>

<register
   name="SPA_MODULE_EN_REG"
   offset="0xC"
   description="
     Imaging Pipeline Enable"
>

  <field
     name="VSD_EN"
     access="RW"
     lsb="0"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="CIS_EN"
     access="RW"
     lsb="1"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="RC1_EN"
     access="RW"
     lsb="2"
     width="1"
     default="0x1"
     description="
       Resolution Conversion(0: Disable, 1: Enable)
       Note: fixed to 1"
  />

  <field
     name="S1D_EN"
     access="RW"
     lsb="3"
     width="1"
     default="0x0"
     description="
       Gamma Correction (0: Disable, 1: Enable)"
  />

  <field
     name="SEG1_EN"
     access="RW"
     lsb="4"
     width="1"
     default="0x0"
     description="
       SEG1(Edge Extraction) (0: Disable, 1: Enable)"
  />

  <field
     name="SCC_EN"
     access="RW"
     lsb="5"
     width="1"
     default="0x0"
     description="
       Scan Color Correction (0: Disable, 1: Enable)
       Note: enable in only RGB 3CH."
  />

  <field
     name="SEG2_EN"
     access="RW"
     lsb="6"
     width="1"
     default="0x0"
     description="
       SEG2(Segmentation/Fringe Artifact Removal) (0: Disable, 1: Enable)
       Note: enable in Y or YCC 3CH."
  />

  <field
     name="ABSD_EN"
     access="RW"
     lsb="8"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="NEWABSD_EN"
     access="RW"
     lsb="9"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="MAGD_EN"
     access="RW"
     lsb="10"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_EN"
     access="RW"
     lsb="11"
     width="1"
     default="0x0"
     description="
       ACS(0: Disable, 1: Enable)
       Note: enable in Y or YCC 3CH."
  />

  <field
     name="BLANK_EN"
     access="RW"
     lsb="12"
     width="1"
     default="0x0"
     description="
       BLANK (0: Disable, 1: Enable)"
  />

  <field
     name="ACBD_EN"
     access="RW"
     lsb="13"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="ORIENT_EN"
     access="RW"
     lsb="14"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="CLA_EN"
     access="RW"
     lsb="15"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="BDS_EN"
     access="RW"
     lsb="20"
     width="1"
     default="0x0"
     description="
       BDS (0: Disable, 1: Enable)"
  />

  <field
     name="ADAPT_EN"
     access="RW"
     lsb="21"
     width="1"
     default="0x0"
     description="
       Adaptation Layer (0: Disable, 1: Enable)"
  />

  <field
     name="SMAP_EN"
     access="RW"
     lsb="22"
     width="1"
     default="0x0"
     description="
       SMAP (0: Disable, 1: Enable)"
  />

  <field
     name="TX_CH_EN"
     access="RW"
     lsb="23"
     width="1"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RX_XD_REG"
   offset="0x10"
   description="
     Input Image Width"
>

  <field
     name="RX_XD"
     access="RW"
     lsb="0"
     width="16"
     default="0xFFFF"
     description="
       Image Width (Pixel unit) that is read by DMA RX
       Image Width before Resolution Conversion
       It can be set by pixel unit (1 Byte)"
  />

</register>

<register
   name="SPA_RX_YD_REG"
   offset="0x14"
   description="
     Input Image Height"
>

  <field
     name="RX_YD"
     access="RW"
     lsb="0"
     width="16"
     default="0xFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_TX_IMG_SIZE_REG"
   offset="0x18"
   description="
     Output Image Size(Width, Height)"
>

  <field
     name="TX_XD"
     access="RO"
     lsb="0"
     width="16"
     default="0x0"
     description="
       if (RX_DPI_MODE &gt; or =4) TX_XD = (RX_XD + 127) / 128 * 128;
       else                                     TX_XD = (RX_XD + 255)/256 * 256;"
  />

  <field
     name="TX_YD"
     access="RO"
     lsb="16"
     width="16"
     default="0x0"
     description="
                 if (RX_DPI_MODE  == 0) TX_YD = (RX_YD + 255) /256 * 256;
       else if (RX_DPI_MODE  == 1) TX_YD = (RX_YD +   95) /96 * 96;
       else if (RX_DPI_MODE  == 3) TX_YD = (RX_YD + 63) /64 *64;
       else  if (RX_DPI_MODE  == 4) TX_YD = (RX_YD + 255) /256 * 256;
       else if (RX_DPI_MODE  == 5) TX_YD = (RX_YD +   95) /96 * 96;
       else if (RX_DPI_MODE  == 7) TX_YD = (RX_YD + 63) /64 * 64;"
  />

</register>

<register
   name="SPA_RX_PADDING_VAL_REG"
   offset="0x1C"
   description="
     Padding Value"
>

  <field
     name="CH0_PADDING_VAL"
     access="RW"
     lsb="0"
     width="8"
     default="0xff"
     description="
       Channel0 padding value"
  />

  <field
     name="CH1_PADDING_VAL"
     access="RW"
     lsb="8"
     width="8"
     default="0xff"
     description="
       Channel1 padding value"
  />

  <field
     name="CH2_PADDING_VAL"
     access="RW"
     lsb="16"
     width="8"
     default="0xff"
     description="
       Channel2 padding value"
  />

</register>


<register
   name="SPA_VERSION_REG"
   offset="0x24"
   description="
     Version"
>

  <field
     name="VERSION"
     access="RO"
     lsb="0"
     width="32"
     default="0x20180312"
     description="
       Version "
  />

</register>



<register
   name="SPA_IRQ_ENABLE_REG"
   offset="0x30"
   description="
     IRQ Enable"
>

  <field
     name="RX_BAND_START_EN"
     access="RW"
     lsb="0"
     width="1"
     default="0x0"
     description="
       RX Start"
  />

  <field
     name="RX_BAND_END_EN"
     access="RW"
     lsb="1"
     width="1"
     default="0x0"
     description="
       RX BAND End"
  />

  <field
     name="TX_BAND_START_EN"
     access="RW"
     lsb="2"
     width="1"
     default="0x0"
     description="
       TX Start"
  />

  <field
     name="BAND_END_EN"
     access="RW"
     lsb="3"
     width="1"
     default="0x0"
     description="
       Band End"
  />

  <field
     name="PAGE_END_EN"
     access="RW"
     lsb="4"
     width="1"
     default="0x0"
     description="
       Page End"
  />

  <field
     name="ABS_DETECT_DONE_EN"
     access="RW"
     lsb="5"
     width="1"
     default="0x0"
     description="
       ABS DETECT End"
  />

  <field
     name="ADAPT_TX_END_EN"
     access="RW"
     lsb="6"
     width="1"
     default="0x0"
     description="
       ADAPT TX End"
  />

  <field
     name="SMAP_TX_END_EN"
     access="RW"
     lsb="7"
     width="1"
     default="0x0"
     description="
       SMAP TX End"
  />

  <field
     name="SW_RESET_DONE"
     access="RW"
     lsb="8"
     width="1"
     default="0x0"
     description="
       SW_RESET_DONE"
  />

  <field
     name="TX_ERR"
     access="RW"
     lsb="9"
     width="1"
     default="0x0"
     description="
       Error Check"
  />

  <field
     name="DTX_ADAPT_START_EN"
     access="RW"
     lsb="10"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="DTX_SMAP_START_EN"
     access="RW"
     lsb="11"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="DMA_TX_ADDR_ERR_CH0"
     access="RW"
     lsb="12"
     width="1"
     default="0x0"
     description="
       This bit will be pendded if DMA address exceeds the limit address that decided in advance"
  />

  <field
     name="DMA_TX_ADDR_ERR_CH1"
     access="RW"
     lsb="13"
     width="1"
     default="0x0"
     description="
       This bit will be pendded if DMA address exceeds the limit address that decided in advance"
  />

  <field
     name="DMA_TX_ADDR_ERR_CH2"
     access="RW"
     lsb="14"
     width="1"
     default="0x0"
     description="
       This bit will be pendded if DMA address exceeds the limit address that decided in advance"
  />

  <field
     name="MAGD_DONE"
     access="RW"
     lsb="15"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="CLA_DONE"
     access="RW"
     lsb="16"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="ADAPT_TX_ADDR_ERR_EN"
     access="RW"
     lsb="17"
     width="1"
     default="0x0"
     description="
       Error Check"
  />

  <field
     name="SMAP_TX_ADDR_ERR_EN"
     access="RW"
     lsb="18"
     width="1"
     default="0x0"
     description="
       Error Check"
  />

  <field
     name="TBL_DMA_END"
     access="RW"
     lsb="19"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="TX_YD_ERR"
     access="RW"
     lsb="20"
     width="1"
     default="0x0"
     description="
       Error Check"
  />

  <field
     name="RX_ERR"
     access="RW"
     lsb="21"
     width="1"
     default="0x0"
     description="
       Error Check"
  />

  <field
     name="BDS_TX_END_EN"
     access="RW"
     lsb="22"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="DTX_BDS_START_EN"
     access="RW"
     lsb="23"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="BDS_TX_ADDR_ERR_EN"
     access="RW"
     lsb="24"
     width="1"
     default="0x0"
     description="
       Error Check"
  />

  <field
     name="ORI_DONE"
     access="RW"
     lsb="25"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="nABSD_DETECT_DONE"
     access="RW"
     lsb="26"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="ACBD_DETECT_DONE"
     access="RW"
     lsb="27"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_DONE"
     access="RW"
     lsb="28"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="VSD_DONE"
     access="RW"
     lsb="29"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="TX_CH_START_ERR_EN"
     access="RW"
     lsb="30"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="TX_PAGE_END"
     access="RW"
     lsb="31"
     width="1"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_IRQ_PEND_REG"
   offset="0x34"
   description="
     IRQ Pending"
>

  <field
     name="RX_BAND_START"
     access="W1C"
     lsb="0"
     width="1"
     default="0x0"
     description="
       RX Start"
  />

  <field
     name="RX_BAND_END"
     access="W1C"
     lsb="1"
     width="1"
     default="0x0"
     description="
       RX Band End"
  />

  <field
     name="TX_BAND_START"
     access="W1C"
     lsb="2"
     width="1"
     default="0x0"
     description="
       TX Start"
  />

  <field
     name="BAND_END"
     access="W1C"
     lsb="3"
     width="1"
     default="0x0"
     description="
       SPA Band End"
  />

  <field
     name="PAGE_END"
     access="W1C"
     lsb="4"
     width="1"
     default="0x0"
     description="
       SPAPage End"
  />

  <field
     name="ABSD_DETECT_END"
     access="W1C"
     lsb="5"
     width="1"
     default="0x0"
     description="
       ABS DETECT End"
  />

  <field
     name="ADAPT_TX_END"
     access="W1C"
     lsb="6"
     width="1"
     default="0x0"
     description="
       ADAPT TX End"
  />

  <field
     name="SMAP_TX_END"
     access="W1C"
     lsb="7"
     width="1"
     default="0x0"
     description="
       THUMB TX End"
  />

  <field
     name="DMA_STOP_DONE"
     access="W1C"
     lsb="8"
     width="1"
     default="0x0"
     description="
       IPRAW_RESET Error(IPRAW_RESET == 1 when DMA are busy)"
  />

  <field
     name="TX_ERR"
     access="W1C"
     lsb="9"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="DTX_ADAPT_START_ERR"
     access="W1C"
     lsb="10"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="DTX_SMAP_START_ERR"
     access="W1C"
     lsb="11"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="DMA_TX_ADDR_ERR_CH0"
     access="W1C"
     lsb="12"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="DMA_TX_ADDR_ERR_CH1"
     access="W1C"
     lsb="13"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="DMA_TX_ADDR_ERR_CH2"
     access="W1C"
     lsb="14"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="MAGD_DONE"
     access="W1C"
     lsb="15"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="CLA_DONE"
     access="W1C"
     lsb="16"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="ADAPT_TX_ADDR_ERR"
     access="W1C"
     lsb="17"
     width="1"
     default="0x0"
     description="
       This bit will be pendded if DMA address exceeds the limit address that decided in advance"
  />

  <field
     name="SMAP_TX_ADDR_ERR"
     access="W1C"
     lsb="18"
     width="1"
     default="0x0"
     description="
       This bit will be pendded if DMA address exceeds the limit address that decided in advance"
  />

  <field
     name="TBL_DMA_END"
     access="W1C"
     lsb="19"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="TX_YD_ERR"
     access="W1C"
     lsb="20"
     width="1"
     default="0x0"
     description="
       This bit will be pendded if Set Height &lt; Processing Height while Height is unknown."
  />

  <field
     name="RX_ERR"
     access="W1C"
     lsb="21"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="BDS_TX_END"
     access="W1C"
     lsb="22"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="DTX_BDS_START_ERR"
     access="W1C"
     lsb="23"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="BDS_TX_ADDR_ERR"
     access="W1C"
     lsb="24"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="ORI_DONE"
     access="W1C"
     lsb="25"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="nABSD_DETECT_DONE"
     access="W1C"
     lsb="26"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="ACBD_DETECT_DONE"
     access="W1C"
     lsb="27"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_DONE"
     access="W1C"
     lsb="28"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="VSD_DONE"
     access="W1C"
     lsb="29"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="TX_CH_START_ERR"
     access="W1C"
     lsb="30"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="TX_PAGE_END"
     access="W1C"
     lsb="31"
     width="1"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_IRQ_SVC_CNT_REG"
   offset="0x38"
   description="
     IRQ Service Count
     If writing any value to this field, counting will be started after clearing field
     And if reading this field, counting will be stopped"
>

  <field
     name="IRQ_SVC_CNT"
     access="RW"
     lsb="0"
     width="32"
     default="0x00000000"
     description="
       "
  />

</register>

<register
   name="SPA_RAM_SW_MODE_REG"
   offset="0x3C"
   description="
     SW Mode Enable"
>

  <field
     name="RAM_SW_MODE"
     access="RW"
     lsb="0"
     width="1"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RAM_CS_REG"
   offset="0x40"
   description="
     SW RAM CS1"
>

  <field
     name="RAM_CS_00"
     access="RW"
     lsb="0"
     width="1"
     default="0x0"
     description="
       VSDC  Result  LUT 1024x 32 bit (W only)
       VSDC  Result  LUT 8192x1 bit (W only)"
  />

  <field
     name="RAM_CS_01"
     access="RW"
     lsb="1"
     width="1"
     default="0x0"
     description="
       S1D Gamma R 256x8bit (R/W)"
  />

  <field
     name="RAM_CS_02"
     access="RW"
     lsb="2"
     width="1"
     default="0x0"
     description="
       S1D Gamma G 256x8bit (R/W)"
  />

  <field
     name="RAM_CS_03"
     access="RW"
     lsb="3"
     width="1"
     default="0x0"
     description="
       S1D Gamma B 256x8bit (R/W)"
  />

  <field
     name="RAM_CS_04"
     access="RW"
     lsb="4"
     width="1"
     default="0x0"
     description="
       SCC LUT0 1229x 24bit (R/W)"
  />

  <field
     name="RAM_CS_05"
     access="RW"
     lsb="5"
     width="1"
     default="0x0"
     description="
       SCC LUT1 1229x 24bit (R/W)"
  />

  <field
     name="RAM_CS_06"
     access="RW"
     lsb="6"
     width="1"
     default="0x0"
     description="
       SCC LUT2 1229x 24bit (R/W)"
  />

  <field
     name="RAM_CS_07"
     access="RW"
     lsb="7"
     width="1"
     default="0x0"
     description="
       SCC LUT3 1229x 24bit (R/W)"
  />

  <field
     name="RAM_CS_08"
     access="RW"
     lsb="8"
     width="1"
     default="0x0"
     description="
       ACS Hisgram Y 256x29bit(W only)"
  />

  <field
     name="RAM_CS_09"
     access="RW"
     lsb="9"
     width="1"
     default="0x0"
     description="
       ACS Hisgram CB 256x29bit(W only)"
  />

  <field
     name="RAM_CS_10"
     access="RW"
     lsb="10"
     width="1"
     default="0x0"
     description="
       ACS Hisgram CR 256x29bit(W only)"
  />

  <field
     name="RAM_CS_11"
     access="RW"
     lsb="11"
     width="1"
     default="0x0"
     description="
       ACS Hisgram SCAN_Y  64x24bit (W only)"
  />

  <field
     name="RAM_CS_12"
     access="RW"
     lsb="12"
     width="1"
     default="0x0"
     description="
       ABSD Histogram Y  256x24bit (W only)"
  />

  <field
     name="RAM_CS_13"
     access="RW"
     lsb="13"
     width="1"
     default="0x0"
     description="
       ABSD Histogram CB  256x24bit (W only)"
  />

  <field
     name="RAM_CS_14"
     access="RW"
     lsb="14"
     width="1"
     default="0x0"
     description="
       ABSD Histogram CR  256x24bit (W only)"
  />

  <field
     name="RAM_CS_15"
     access="RW"
     lsb="15"
     width="1"
     default="0x0"
     description="
       NEWABSD 512x28bit(W only)"
  />

  <field
     name="RAM_CS_16"
     access="RW"
     lsb="16"
     width="1"
     default="0x0"
     description="
       ACBD 256x28bit(W only)"
  />

  <field
     name="RAM_CS_17"
     access="RW"
     lsb="17"
     width="1"
     default="0x0"
     description="
       MAGD Histogram Y  256x24bit (W only)"
  />

  <field
     name="RAM_CS_18"
     access="RW"
     lsb="18"
     width="1"
     default="0x0"
     description="
       MAGD Histogram CB  256x24bit (W only)"
  />

  <field
     name="RAM_CS_19"
     access="RW"
     lsb="19"
     width="1"
     default="0x0"
     description="
       MAGD Histogram CR  256x24bit (W only)"
  />

  <field
     name="RAM_CS_20"
     access="RW"
     lsb="20"
     width="1"
     default="0x0"
     description="
       CLASSIFIER Histogram Y 256x27bit(W only)"
  />

  <field
     name="RAM_CS_21"
     access="RW"
     lsb="21"
     width="1"
     default="0x0"
     description="
       CLASSIFIER Histogram CB 256x27bit(W only)"
  />

  <field
     name="RAM_CS_22"
     access="RW"
     lsb="22"
     width="1"
     default="0x0"
     description="
       CLASSIFIER Histogram CR 256x27bit(W only)"
  />

  <field
     name="RAM_CS_23"
     access="RW"
     lsb="23"
     width="1"
     default="0x0"
     description="
       VSDR Reset LUT 256 x 32bit"
  />

  <field
     name="RAM_CS_24"
     access="RW"
     lsb="24"
     width="1"
     default="0x0"
     description="
       VSDS (W only) 8192x16bit"
  />

</register>


<register
   name="SPA_RAM_DATA_REG"
   offset="0x48"
   description="
     SW RAM Read/Write Data"
>

  <field
     name="RAM_DATA"
     access="RW"
     lsb="0"
     width="32"
     default="0x00000000"
     description="
       "
  />

</register>

<register
   name="SPA_RAM_ADDR_REG"
   offset="0x4C"
   description="
     SW RAM Read/Write Address"
>

  <field
     name="RAM_ADDR"
     access="RW"
     lsb="0"
     width="32"
     default="0x00000000"
     description="
       "
  />

</register>


<register
   name="SPA_CORE_BAND_DONE_REG"
   offset="0x54"
   description="
     "
>

  <field
     name="ALL_BAND_DONE"
     access="RO"
     lsb="0"
     width="1"
     default="0x0"
     description="
       If IPRAW operates nomally, it will have 1
       Otherwise, It has 0"
  />

  <field
     name="SEG2_BAND_DONE"
     access="RO"
     lsb="1"
     width="1"
     default="0x0"
     description="
       If IPRAW operates nomally, it will have 1
       Otherwise, It has 0"
  />

  <field
     name="SCC_BAND_DONE"
     access="RO"
     lsb="2"
     width="1"
     default="0x0"
     description="
       If IPRAW operates nomally, it will have 1
       Otherwise, It has 0"
  />

  <field
     name="SEG1_BAND_DONE"
     access="RO"
     lsb="3"
     width="1"
     default="0x0"
     description="
       If IPRAW operates nomally, it will have 1
       Otherwise, It has 0"
  />

  <field
     name="BSSB_BAND_DONE"
     access="RO"
     lsb="4"
     width="1"
     default="0x0"
     description="
       If IPRAW operates nomally, it will have 1
       Otherwise, It has 0"
  />

  <field
     name="S1D_BAND_DONE"
     access="RO"
     lsb="5"
     width="1"
     default="0x0"
     description="
       If IPRAW operates nomally, it will have 1
       Otherwise, It has 0"
  />

  <field
     name="RC1_BAND_DONE"
     access="RO"
     lsb="6"
     width="1"
     default="0x0"
     description="
       If IPRAW operates nomally, it will have 1
       Otherwise, It has 0"
  />

  <field
     name="CIS_BAND_DONE"
     access="RO"
     lsb="7"
     width="1"
     default="0x0"
     description="
       If IPRAW operates nomally, it will have 1
       Otherwise, It has 0"
  />

  <field
     name="VSD_BAND_DONE"
     access="RO"
     lsb="8"
     width="1"
     default="0x0"
     description="
       If IPRAW operates nomally, it will have 1
       Otherwise, It has 0"
  />

</register>

<register
   name="SPA_CORE_PAGE_DONE_REG"
   offset="0x58"
   description="
     "
>

  <field
     name="ALL_PAGE_DONE"
     access="RO"
     lsb="0"
     width="1"
     default="0x0"
     description="
       If IPRAW operates nomally, it will have 1
       Otherwise, It has 0"
  />

  <field
     name="SEG2_PAGE_DONE"
     access="RO"
     lsb="1"
     width="1"
     default="0x0"
     description="
       If IPRAW operates nomally, it will have 1
       Otherwise, It has 0"
  />

  <field
     name="SCC_PAGE_DONE"
     access="RO"
     lsb="2"
     width="1"
     default="0x0"
     description="
       If IPRAW operates nomally, it will have 1
       Otherwise, It has 0"
  />

  <field
     name="SEG1_PAGE_DONE"
     access="RO"
     lsb="3"
     width="1"
     default="0x0"
     description="
       If IPRAW operates nomally, it will have 1
       Otherwise, It has 0"
  />

  <field
     name="BSSB_PAGE_DONE"
     access="RO"
     lsb="4"
     width="1"
     default="0x0"
     description="
       If IPRAW operates nomally, it will have 1
       Otherwise, It has 0"
  />

  <field
     name="S1D_PAGE_END"
     access="RO"
     lsb="5"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="RC1_PAGE_DONE"
     access="RO"
     lsb="6"
     width="1"
     default="0x0"
     description="
       If IPRAW operates nomally, it will have 1
       Otherwise, It has 0"
  />

  <field
     name="CIS_PAGE_DONE"
     access="RO"
     lsb="7"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="VSD_PAGE_DONE"
     access="RO"
     lsb="8"
     width="1"
     default="0x0"
     description="
       If IPRAW operates nomally, it will have 1
       Otherwise, It has 0"
  />

</register>





<register
   name="SPA_TBL_RX_CNT_REG"
   offset="0x6C"
   description="
     "
>

  <field
     name="TBL_RX_END_CNT"
     access="RO"
     lsb="0"
     width="16"
     default="0x0"
     description="
       "
  />

  <field
     name="TBL_RX_START_CNT"
     access="RO"
     lsb="16"
     width="16"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_TX_CNT_REG"
   offset="0x70"
   description="
     "
>

  <field
     name="TBL_TX_END_CNT"
     access="RO"
     lsb="0"
     width="16"
     default="0x0"
     description="
       "
  />

  <field
     name="TBL_TX_START_CNT"
     access="RO"
     lsb="16"
     width="16"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_END_STATUS1_REG"
   offset="0x74"
   description="
     "
>

  <field
     name="TBL_END_STATUS1"
     access="RO"
     lsb="0"
     width="30"
     default="0x0"
     description="
       "
  />

</register>



<register
   name="SPA_TBL_START_REG"
   offset="0x80"
   description="
     TRX START"
>

  <field
     name="TBL_START"
     access="W1C"
     lsb="0"
     width="1"
     default="0x0"
     description="
       TRX START
       
       When set to 1, it will be cleared automatically"
  />

  <field
     name="TBL_RW"
     access="RW"
     lsb="8"
     width="1"
     default="0x0"
     description="
       0: Read (DRAM --&gt; IPRAW SRAM )
       1: Write(IPRAW SRAM --&gt; DRAM)
       
       Some TABLE has W/R attribution, please refer to below description."
  />

</register>

<register
   name="SPA_TBL_ENABLE_REG"
   offset="0x84"
   description="
     "
>

  <field
     name="TBL_ENABLE00"
     access="RW"
     lsb="0"
     width="1"
     default="0x0"
     description="
       VSDC  Result  LUT 1024x 32 bit (W only)
       VSDC  Result  256x32 bit (W only)"
  />

  <field
     name="TBL_ENABLE01"
     access="RW"
     lsb="1"
     width="1"
     default="0x0"
     description="
       S1D Gamma R 256x8bit (R/W)"
  />

  <field
     name="TBL_ENABLE02"
     access="RW"
     lsb="2"
     width="1"
     default="0x0"
     description="
       S1D Gamma G 256x8bit (R/W)"
  />

  <field
     name="TBL_ENABLE03"
     access="RW"
     lsb="3"
     width="1"
     default="0x0"
     description="
       S1D Gamma B 256x8bit (R/W)"
  />

  <field
     name="TBL_ENABLE04"
     access="RW"
     lsb="4"
     width="1"
     default="0x0"
     description="
       SCC LUT0 1229x 24bit (R/W)"
  />

  <field
     name="TBL_ENABLE05"
     access="RW"
     lsb="5"
     width="1"
     default="0x0"
     description="
       SCC LUT1 1229x 24bit (R/W)"
  />

  <field
     name="TBL_ENABLE06"
     access="RW"
     lsb="6"
     width="1"
     default="0x0"
     description="
       SCC LUT2 1229x 24bit (R/W)"
  />

  <field
     name="TBL_ENABLE07"
     access="RW"
     lsb="7"
     width="1"
     default="0x0"
     description="
       SCC LUT3 1229x 24bit (R/W)"
  />

  <field
     name="TBL_ENABLE08"
     access="RW"
     lsb="8"
     width="1"
     default="0x0"
     description="
       ACS Hisgram Y 256x29bit(W only)"
  />

  <field
     name="TBL_ENABLE09"
     access="RW"
     lsb="9"
     width="1"
     default="0x0"
     description="
       ACS Hisgram CB 256x29bit(W only)"
  />

  <field
     name="TBL_ENABLE10"
     access="RW"
     lsb="10"
     width="1"
     default="0x0"
     description="
       ACS Hisgram CR 256x29bit(W only)"
  />

  <field
     name="TBL_ENABLE11"
     access="RW"
     lsb="11"
     width="1"
     default="0x0"
     description="
       ACS Hisgram SCAN_Y  64x24bit (W only)"
  />

  <field
     name="TBL_ENABLE12"
     access="RW"
     lsb="12"
     width="1"
     default="0x0"
     description="
       ABSD Histogram Y  256x24bit (W only)"
  />

  <field
     name="TBL_ENABLE13"
     access="RW"
     lsb="13"
     width="1"
     default="0x0"
     description="
       ABSD Histogram CB  256x24bit (W only)"
  />

  <field
     name="TBL_ENABLE14"
     access="RW"
     lsb="14"
     width="1"
     default="0x0"
     description="
       ABSD Histogram CR  256x24bit (W only)"
  />

  <field
     name="TBL_ENABLE15"
     access="RW"
     lsb="15"
     width="1"
     default="0x0"
     description="
       NEWABSD 512x28bit(W only)"
  />

  <field
     name="TBL_ENABLE16"
     access="RW"
     lsb="16"
     width="1"
     default="0x0"
     description="
       ACBD 256x28bit(W only)"
  />

  <field
     name="TBL_ENABLE17"
     access="RW"
     lsb="17"
     width="1"
     default="0x0"
     description="
       MAGD Histogram Y  256x24bit (W only)"
  />

  <field
     name="TBL_ENABLE18"
     access="RW"
     lsb="18"
     width="1"
     default="0x0"
     description="
       MAGD Histogram CB  256x24bit (W only)"
  />

  <field
     name="TBL_ENABLE19"
     access="RW"
     lsb="19"
     width="1"
     default="0x0"
     description="
       MAGD Histogram CR  256x24bit (W only)"
  />

  <field
     name="TBL_ENABLE20"
     access="RW"
     lsb="20"
     width="1"
     default="0x0"
     description="
       CLASSIFIER Histogram Cr 256x27bitt(W only)"
  />

  <field
     name="TBL_ENABLE21"
     access="RW"
     lsb="21"
     width="1"
     default="0x0"
     description="
       CLASSIFIER Histogram Cb 256x27bitt(W only)"
  />

  <field
     name="TBL_ENABLE22"
     access="RW"
     lsb="22"
     width="1"
     default="0x0"
     description="
       CLASSIFIER Histogram Y 256x27bitt(W only)"
  />

  <field
     name="TBL_ENABLE23"
     access="RW"
     lsb="23"
     width="1"
     default="0x0"
     description="
       VSDR Reset LUT 256 x 32bit"
  />

  <field
     name="TBL_ENABLE24"
     access="RW"
     lsb="24"
     width="1"
     default="0x0"
     description="
       VSDS (W only) 8192x16bit"
  />

</register>


<register
   name="SPA_TBL_ADDR_00_REG"
   offset="0x8C"
   description="
     "
>

  <field
     name="TBL_ADDR_00"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       DMA Start address alignment
       Read(DRAM --&gt; IPRAW SRAM): 4byte align 
       Write(IPRAW SRAM --&gt; DRAM): 128byte align(128bit - 8burst)
       
       Upper 8bit([39:32]) can be accessed through (curret SFR_ADDR + 0x1000)"
  />

</register>

<register
   name="SPA_TBL_ADDR_01_REG"
   offset="0x90"
   description="
     "
>

  <field
     name="TBL_ADDR_01"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       DMA Start address alignment
       Read(DRAM --&gt; IPRAW SRAM): 4byte align 
       Write(IPRAW SRAM --&gt; DRAM): 128byte align(128bit - 8burst)
       
       Upper 8bit([39:32]) can be accessed through (curret SFR_ADDR + 0x1000)"
  />

</register>

<register
   name="SPA_TBL_ADDR_02_REG"
   offset="0x94"
   description="
     "
>

  <field
     name="TBL_ADDR_02"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_03_REG"
   offset="0x98"
   description="
     "
>

  <field
     name="TBL_ADDR_03"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_04_REG"
   offset="0x9C"
   description="
     "
>

  <field
     name="TBL_ADDR_04"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_05_REG"
   offset="0xA0"
   description="
     "
>

  <field
     name="TBL_ADDR_05"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_06_REG"
   offset="0xA4"
   description="
     "
>

  <field
     name="TBL_ADDR_06"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_07_REG"
   offset="0xA8"
   description="
     "
>

  <field
     name="TBL_ADDR_07"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_08_REG"
   offset="0xAC"
   description="
     "
>

  <field
     name="TBL_ADDR_08"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_09_REG"
   offset="0xB0"
   description="
     "
>

  <field
     name="TBL_ADDR_09"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_10_REG"
   offset="0xB4"
   description="
     "
>

  <field
     name="TBL_ADDR_10"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_11_REG"
   offset="0xB8"
   description="
     "
>

  <field
     name="TBL_ADDR_11"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_12_REG"
   offset="0xBC"
   description="
     "
>

  <field
     name="TBL_ADDR_12"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_13_REG"
   offset="0xC0"
   description="
     "
>

  <field
     name="TBL_ADDR_13"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_14_REG"
   offset="0xC4"
   description="
     "
>

  <field
     name="TBL_ADDR_14"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_15_REG"
   offset="0xC8"
   description="
     "
>

  <field
     name="TBL_ADDR_15"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_16_REG"
   offset="0xCC"
   description="
     "
>

  <field
     name="TBL_ADDR_16"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_17_REG"
   offset="0xD0"
   description="
     "
>

  <field
     name="TBL_ADDR_17"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_18_REG"
   offset="0xD4"
   description="
     "
>

  <field
     name="TBL_ADDR_18"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_19_REG"
   offset="0xD8"
   description="
     "
>

  <field
     name="TBL_ADDR_19"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_20_REG"
   offset="0xDC"
   description="
     "
>

  <field
     name="TBL_ADDR_20"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_21_REG"
   offset="0xE0"
   description="
     "
>

  <field
     name="TBL_ADDR_21"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_22_REG"
   offset="0xE4"
   description="
     "
>

  <field
     name="TBL_ADDR_22"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_23_REG"
   offset="0xE8"
   description="
     "
>

  <field
     name="TBL_ADDR_23"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_24_REG"
   offset="0xEC"
   description="
     "
>

  <field
     name="TBL_ADDR_24"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>




<register
   name="SPA_RX_START_REG"
   offset="0x140"
   description="
     DMA RX Band Start Signal"
>

  <field
     name="RX_START"
     access="W1C"
     lsb="0"
     width="1"
     default="0x0"
     description="
       DMA RX Start Signal
       When set to 1, it will be cleared automatically"
  />

</register>


<register
   name="SPA_RX_INCR_REG"
   offset="0x148"
   description="
     "
>

  <field
     name="RX_INCR"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       Source Address Increment value 
       
       16 byte align"
  />

</register>

<register
   name="SPA_RX_CH0_PREV_ADDR_REG"
   offset="0x14C"
   description="
     Start Address for Channel 0
     128 bytes align
     16 byte(128bit) align
     Upper 8bit([39:32]) can be accessed through (curret SFR_ADDR + 0x1000)"
>

  <field
     name="RX_CH0_PREV_ADDR"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RX_CH1_PREV_ADDR_REG"
   offset="0x150"
   description="
     Start Address for Channel 1
     128 bytes align
     16 byte(128bit) align
     Upper 8bit([39:32]) can be accessed through (curret SFR_ADDR + 0x1000)"
>

  <field
     name="RX_CH1_PREV_ADDR"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RX_CH2_PREV_ADDR_REG"
   offset="0x154"
   description="
     Start Address for Channel 2
     128 bytes align
     16 byte(128bit) align
     Upper 8bit([39:32]) can be accessed through (curret SFR_ADDR + 0x1000)"
>

  <field
     name="RX_CH2_PREV_ADDR"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RX_CH0_CURR_ADDR_REG"
   offset="0x158"
   description="
     TOP Address for Channel 0
     Top Address indicates start address
     (128 bytes align)
     16 byte align
     Upper 8bit([39:32]) can be accessed through (curret SFR_ADDR + 0x1000)"
>

  <field
     name="RX_CH0_CURR_ADDR"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RX_CH1_CURR_ADDR_REG"
   offset="0x15C"
   description="
     TOP Address for Channel 1
     (128 bytes align)
     16 byte align"
>

  <field
     name="RX_CH1_CURR_ADDR"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RX_CH2_CURR_ADDR_REG"
   offset="0x160"
   description="
     TOP Address for Channel 2
     (128 bytes align)
     16 byte align"
>

  <field
     name="RX_CH2_CURR_ADDR"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RX_CH0_START_ADDR_REG"
   offset="0x164"
   description="
     "
>

  <field
     name="RX_CH0_START_ADDR"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RX_CH1_START_ADDR_REG"
   offset="0x168"
   description="
     "
>

  <field
     name="RX_CH1_START_ADDR"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RX_CH2_START_ADDR_REG"
   offset="0x16C"
   description="
     "
>

  <field
     name="RX_CH2_START_ADDR"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RX_BLK_CNT_REG"
   offset="0x170"
   description="
     Block Count (for Debug)"
>

  <field
     name="RX_BLK_CNT"
     access="RO"
     lsb="0"
     width="8"
     default="0xFF"
     description="
       Current Block Count at a band"
  />

  <field
     name="RX_BAND_CNT"
     access="RO"
     lsb="16"
     width="8"
     default="0x0"
     description="
       Current Band Count at a page"
  />

</register>

<register
   name="SPA_RX_STATUS_REG"
   offset="0x174"
   description="
     "
>

  <field
     name="BUSY"
     access="RO"
     lsb="0"
     width="1"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RX_CH0_CUR_ADDR_REG"
   offset="0x178"
   description="
     current address ch0
     Upper 8bit([39:32]) can be accessed through (curret SFR_ADDR + 0x1000)"
>

  <field
     name="RX_CH0_CUR_ADDR"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RX_CH1_CUR_ADDR_REG"
   offset="0x17C"
   description="
     current address ch1
     Upper 8bit([39:32]) can be accessed through (curret SFR_ADDR + 0x1000)"
>

  <field
     name="RX_CH1_CUR_ADDR"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RX_CH2_CUR_ADDR_REG"
   offset="0x180"
   description="
     current address ch2
     Upper 8bit([39:32]) can be accessed through (curret SFR_ADDR + 0x1000)"
>

  <field
     name="RX_CH2_CUR_ADDR"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RX_CH0_SVC_CNT_REG"
   offset="0x184"
   description="
     RX DMA Service count(CH0) 
     
     - Band service count NOT page
     - DMA RX reads real and dummy data from memory. And, real data will be used and dummy will be thrown out through the image processing. RX Service count includes all sequence that reads real data and dummy"
>

  <field
     name="RX_CH0_SVC_CNT"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RX_CH1_SVC_CNT_REG"
   offset="0x188"
   description="
     RX DMA Service count(CH1) 
     
     - Band service count NOT page 
     - DMA RX reads real and dummy data from memory. And, real data will be used and dummy will be thrown out through the image processing. RX Service count includes all sequence that reads real data and dummy"
>

  <field
     name="RX_CH1_SVC_CNT"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RX_CH2_SVC_CNT_REG"
   offset="0x18C"
   description="
     RX DMA Service count(CH2) 
     
     - Band service count NOT page 
     - DMA RX reads real and dummy data from memory. And, real data will be used and dummy will be thrown out through the image processing. RX Service count includes all sequence that reads real data and dummy"
>

  <field
     name="RX_CH2_SVC_CNT"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RX_DMA_CON_REG"
   offset="0x190"
   description="
     "
>

  <field
     name="RX_ISSUE_CAP"
     access="RW"
     lsb="0"
     width="3"
     default="0x0"
     description="
       RX DMA Issue Cap
       0: Max
       1~4"
  />

  <field
     name="RX_ARCACHE"
     access="RW"
     lsb="16"
     width="4"
     default="0x0"
     description="
       AWCACHE "
  />

  <field
     name="RX_ARPROT0"
     access="RW"
     lsb="20"
     width="1"
     default="0x0"
     description="
       Secure/non-secure bit"
  />

  <field
     name="RX_ARPROT1"
     access="RO"
     lsb="21"
     width="1"
     default="0x0"
     description="
       External TZPC"
  />

  <field
     name="RX_ARPROT2"
     access="RW"
     lsb="22"
     width="1"
     default="0x0"
     description="
       Secure/non-secure bit"
  />

  <field
     name="RX_SWAP_EN"
     access="RW"
     lsb="24"
     width="2"
     default="0x0"
     description="
       RX DMA Read Data Swap Enable
       0: BYTE swap
       1: word &amp; Byte swap
       2: unchanged
       3: Word(32bit) swap"
  />

</register>

<register
   name="SPA_RX_ERR_STATUS_REG"
   offset="0x194"
   description="
     "
>

  <field
     name="RX_RID_ERR_0"
     access="RO"
     lsb="0"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="RX_RID_ERR_1"
     access="RO"
     lsb="1"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="RX_RID_ERR_2"
     access="RO"
     lsb="2"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="RX_RID_ERR_3"
     access="RO"
     lsb="3"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="RX_RRESP_ERR_0"
     access="RO"
     lsb="4"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="RX_RRESP_ERR_1"
     access="RO"
     lsb="5"
     width="1"
     default="0x0"
     description="
       "
  />

</register>






<register
   name="SPA_TX_START_REG"
   offset="0x1C0"
   description="
     DMA TX Band Start Signal"
>

  <field
     name="TX_START"
     access="W1C"
     lsb="0"
     width="1"
     default="0x0"
     description="
       DMA TX Start Signal
       When set to 1, it will be cleared automatically"
  />

</register>

<register
   name="SPA_TX_DMA_CON_REG"
   offset="0x1C4"
   description="
     "
>

  <field
     name="MAX_WISSUE"
     access="RW"
     lsb="0"
     width="5"
     default="0xB"
     description="
       Max. AXI write multiple outstanding number"
  />

  <field
     name="TX_INT_CHECK"
     access="RW"
     lsb="7"
     width="1"
     default="0x0"
     description="
       Interrupt check with write response(BVALID)
       0: No check
       1: Check"
  />

  <field
     name="ALPHA_CH_ON"
     access="RW"
     lsb="8"
     width="1"
     default="0x0"
     description="
       Alpha Channel TX Enable
       0: Disable 
       1: Enable"
  />

  <field
     name="ARB_MODE"
     access="RW"
     lsb="9"
     width="1"
     default="0x0"
     description="
       TX channel arbitration mode with DMA, ADAPT, SMAP
       0: Fixed
       1: Round-Robin"
  />

  <field
     name="TX_AWCACHE"
     access="RW"
     lsb="16"
     width="4"
     default="0x0"
     description="
       AWCACHE set"
  />

  <field
     name="TX_AWPROT0"
     access="RW"
     lsb="20"
     width="1"
     default="0x0"
     description="
       Normal or Privileged access set"
  />

  <field
     name="TX_AWPROT1"
     access="RO"
     lsb="21"
     width="1"
     default="0x0"
     description="
       External TZPC value for Secure or Non-secure access"
  />

  <field
     name="TX_AWPROT2"
     access="RW"
     lsb="22"
     width="1"
     default="0x0"
     description="
       Data or Instruction fetch set"
  />

  <field
     name="TX_SWAP_EN"
     access="RW"
     lsb="24"
     width="2"
     default="0x0"
     description="
       TX DMA Write Data Swap Enable
       0: BYTE swap
       1: word &amp; Byte swap
       2: unchanged
       3: Word(32bit) swap"
  />

</register>

<register
   name="SPA_TX_BAND_NUM_REG"
   offset="0x1C8"
   description="
     TX DMA Status"
>

  <field
     name="TX_BAND_NUM"
     access="RW"
     lsb="0"
     width="8"
     default="0x1"
     description="
       It decides period of TX_BAND_END IRQ (1-interrupt per 'what number' band)
       
       Caution :  RX_BAND_NUM shall be the same with TX_BAND_NUM"
  />

</register>

<register
   name="SPA_TX_DATA_INCR_REG"
   offset="0x1CC"
   description="
     "
>

  <field
     name="TX_DATA_INCR"
     access="RW"
     lsb="0"
     width="16"
     default="0x0"
     description="
       Data Destination Address Increment value (256 bytes align)
       TX_CH0, TX_CH1, TX_CH2, TX_CH3"
  />

</register>


<register
   name="SPA_TX_CH0_START_ADDR_REG"
   offset="0x1D4"
   description="
     Start Address for Channel 0 (256 bytes align = 128bit-16burst)
     It supports Start address by 40-bit, Upper 8bit([39:32]) can be accessed through (curret SFR_ADDR + 0x1000)"
>

  <field
     name="TX_CH0_START_ADDR"
     access="RW"
     lsb="0"
     width="32"
     default="0x00000000"
     description="
       "
  />

</register>

<register
   name="SPA_TX_CH1_START_ADDR_REG"
   offset="0x1D8"
   description="
     Start Address for Channel 1 (256 bytes align)
     It supports Start address by 40-bit, Upper 8bit([39:32]) can be accessed through (curret SFR_ADDR + 0x1000)"
>

  <field
     name="TX_CH1_START_ADDR"
     access="RW"
     lsb="0"
     width="32"
     default="0x00000000"
     description="
       "
  />

</register>

<register
   name="SPA_TX_CH2_START_ADDR_REG"
   offset="0x1DC"
   description="
     Start Address for Channel 2 (256 bytes align)
     It supports Start address by 40-bit, Upper 8bit([39:32]) can be accessed through (curret SFR_ADDR + 0x1000)"
>

  <field
     name="TX_CH2_START_ADDR"
     access="RW"
     lsb="0"
     width="32"
     default="0x00000000"
     description="
       "
  />

</register>



<register
   name="SPA_TX_BLK_CNT_REG"
   offset="0x1E8"
   description="
     Block Count (for Debug)"
>

  <field
     name="TX_BLK_CNT"
     access="RO"
     lsb="0"
     width="8"
     default="0x0"
     description="
       Current Block Count at a band"
  />

  <field
     name="TX_BAND_CNT"
     access="RO"
     lsb="16"
     width="8"
     default="0x0"
     description="
       Current Band Count at a page"
  />

</register>

<register
   name="SPA_TX_STATUS_REG"
   offset="0x1EC"
   description="
     "
>

  <field
     name="BUSY"
     access="RO"
     lsb="0"
     width="1"
     default="0x0"
     description="
       TX DMA BUSY status"
  />

</register>

<register
   name="SPA_TX_ADDR_CH0_MAX_REG"
   offset="0x1F0"
   description="
     If internal address &gt; TX_ADDR_CH0_MAX, ERR IRQ will be pending
     Upper 8bit([39:32]) can be accessed through (curret SFR_ADDR + 0x1000)"
>

  <field
     name="TX_ADDR_CH0_MAX"
     access="RW"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_TX_ADDR_CH0_MIN_REG"
   offset="0x1F4"
   description="
     If internal address &lt; or = TX_ADDR_CH0_MIN, ERR IRQ will be pending
     Upper 8bit([39:32]) can be accessed through (curret SFR_ADDR + 0x1000)"
>

  <field
     name="TX_ADDR_CH0_MIN"
     access="RW"
     lsb="0"
     width="32"
     default="0x00000000"
     description="
       "
  />

</register>

<register
   name="SPA_TX_ADDR_CH1_MAX_REG"
   offset="0x1F8"
   description="
     If internal address &gt; TX_ADDR_CH1_MAX, ERR IRQ will be pending
     Upper 8bit([39:32]) can be accessed through (curret SFR_ADDR + 0x1000)"
>

  <field
     name="TX_ADDR_CH1_MAX"
     access="RW"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_TX_ADDR_CH1_MIN_REG"
   offset="0x1FC"
   description="
     If internal address &lt; or = TX_ADDR_CH1_MIN, ERR IRQ will be pending
     Upper 8bit([39:32]) can be accessed through (curret SFR_ADDR + 0x1000)"
>

  <field
     name="TX_ADDR_CH1_MIN"
     access="RW"
     lsb="0"
     width="32"
     default="0x00000000"
     description="
       "
  />

</register>

<register
   name="SPA_TX_ADDR_CH2_MAX_REG"
   offset="0x200"
   description="
     If internal address &gt; TX_ADDR_CH2_MAX, ERR IRQ will be pending
     Upper 8bit([39:32]) can be accessed through (curret SFR_ADDR + 0x1000)"
>

  <field
     name="TX_ADDR_CH2_MAX"
     access="RW"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_TX_ADDR_CH2_MIN_REG"
   offset="0x204"
   description="
     If internal address &lt; or = TX_ADDR_CH2_MIN, ERR IRQ will be pending
     Upper 8bit([39:32]) can be accessed through (curret SFR_ADDR + 0x1000)"
>

  <field
     name="TX_ADDR_CH2_MIN"
     access="RW"
     lsb="0"
     width="32"
     default="0x00000000"
     description="
       "
  />

</register>





<register
   name="SPA_TX_CH0_CUR_ADDR_REG"
   offset="0x218"
   description="
     Upper 8bit([39:32]) can be accessed through (curret SFR_ADDR + 0x1000)"
>

  <field
     name="TX_CH0_CUR_ADDR"
     access="RO"
     lsb="0"
     width="32"
     default="0x00000000"
     description="
       "
  />

</register>

<register
   name="SPA_TX_CH1_CUR_ADDR_REG"
   offset="0x21C"
   description="
     Upper 8bit([39:32]) can be accessed through (curret SFR_ADDR + 0x1000)"
>

  <field
     name="TX_CH1_CUR_ADDR"
     access="RO"
     lsb="0"
     width="32"
     default="0x00000000"
     description="
       "
  />

</register>

<register
   name="SPA_TX_CH2_CUR_ADDR_REG"
   offset="0x220"
   description="
     Upper 8bit([39:32]) can be accessed through (curret SFR_ADDR + 0x1000)"
>

  <field
     name="TX_CH2_CUR_ADDR"
     access="RO"
     lsb="0"
     width="32"
     default="0x00000000"
     description="
       "
  />

</register>



<register
   name="SPA_TX_CH0_SVC_CNT_REG"
   offset="0x22C"
   description="
     TX DMA Service count(CH0) 
     Band service count NOT page"
>

  <field
     name="TX_CH0_SVC_CNT"
     access="RO"
     lsb="0"
     width="32"
     default="0x00000000"
     description="
       "
  />

</register>

<register
   name="SPA_TX_CH1_SVC_CNT_REG"
   offset="0x230"
   description="
     TX DMA Service count(CH1)
     Band service count NOT page"
>

  <field
     name="TX_CH1_SVC_CNT"
     access="RO"
     lsb="0"
     width="32"
     default="0x00000000"
     description="
       "
  />

</register>

<register
   name="SPA_TX_CH2_SVC_CNT_REG"
   offset="0x234"
   description="
     TX DMA Service count(CH2)
     Band service count NOT page"
>

  <field
     name="TX_CH2_SVC_CNT"
     access="RO"
     lsb="0"
     width="32"
     default="0x00000000"
     description="
       "
  />

</register>



<register
   name="SPA_TX_ERR_STATUS_REG"
   offset="0x240"
   description="
     "
>

  <field
     name="TX_ERR_ID_0"
     access="RO"
     lsb="0"
     width="1"
     default="0x0"
     description="
       Error IRQ"
  />

  <field
     name="TX_ERR_ID_1"
     access="RO"
     lsb="1"
     width="1"
     default="0x0"
     description="
       Error IRQ"
  />

  <field
     name="TX_ERR_ID_2"
     access="RO"
     lsb="2"
     width="1"
     default="0x0"
     description="
       Error IRQ"
  />

  <field
     name="TX_ERR_ID_3"
     access="RO"
     lsb="3"
     width="1"
     default="0x0"
     description="
       Error IRQ"
  />

  <field
     name="TX_ERR_RESP_0"
     access="RO"
     lsb="4"
     width="1"
     default="0x0"
     description="
       Error IRQ"
  />

  <field
     name="TX_ERR_RESP_1"
     access="RO"
     lsb="5"
     width="1"
     default="0x0"
     description="
       Error IRQ"
  />

</register>



<register
   name="SPA_ADAPT_DMA_CON_REG"
   offset="0x280"
   description="
     "
>

  <field
     name="ADAPT_SMAP_INT_CHECK"
     access="RW"
     lsb="0"
     width="2"
     default="0x0"
     description="
       Interrupt check with write response(BVALID)
       0: No check
       1: Page Interupt only
       2 or 3: Band Interrupt Only"
  />

  <field
     name="ADAPT_OUT_BANDS"
     access="RW"
     lsb="16"
     width="8"
     default="0xFF"
     description="
       caution: it is meaningful only if it has 0xff. With 0xff, IRQ will be asserted per page.
       Other number except for 0xff is related to  TX_START
       
       Number of bands transmitted before 'TX_END' (1 band = 1 row of blocks)
       (If larger than the total number of bands of a page (e.g., 0xFF), 'TX_END' becomes 1 when a page is done)"
  />

</register>

<register
   name="SPA_ADAPT_DMA_ADDR_REG"
   offset="0x284"
   description="
     "
>

  <field
     name="ADAPT_ADDR"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       ADAPT TX DMA start address (bytes align)
       Upper 8bit([39:32]) can be accessed through (curret SFR_ADDR + 0x1000)"
  />

</register>

<register
   name="SPA_ADAPT_DMA_ADDR_INCR_REG"
   offset="0x288"
   description="
     "
>

  <field
     name="ADAPT_ADDR_INCR"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       ADAPT TX DMA address increment (bytes align)"
  />

</register>

<register
   name="SPA_ADAPT_DMA_STATUS_REG"
   offset="0x28C"
   description="
     "
>

  <field
     name="ADAPT_TX_BUSY"
     access="RO"
     lsb="0"
     width="1"
     default="0x0"
     description="
       ADAPT TX DMA BUSY (status)"
  />

  <field
     name="ADAPT_OUT_LINES"
     access="RO"
     lsb="16"
     width="16"
     default="0x0"
     description="
       Number of lines transmitted (becomes valid when TX is done)"
  />

</register>

<register
   name="SPA_ADAPT_TX_ADDR_MAX_REG"
   offset="0x290"
   description="
     "
>

  <field
     name="ADAPT_TX_ADDR_MAX"
     access="RW"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       If internal address &gt; ADAPT_TX_ADDR_MAX, ERR IRQ will be pending
       Upper 8bit([39:32]) can be accessed through (curret SFR_ADDR + 0x1000)"
  />

</register>

<register
   name="SPA_ADAPT_TX_ADDR_MIN_REG"
   offset="0x294"
   description="
     "
>

  <field
     name="ADAPT_TX_ADDR_MIN"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       If internal address &lt; or = ADAPT_TX_ADDR_MIN, ERR IRQ will be pending
       Upper 8bit([39:32]) can be accessed through (curret SFR_ADDR + 0x1000)"
  />

</register>

<register
   name="SPA_ADAPT_TX_CUR_ADDR_REG"
   offset="0x298"
   description="
     "
>

  <field
     name="ADAPT_TX_CUR_ADDR"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ADAPT_TX_SVC_CNT_REG"
   offset="0x29C"
   description="
     "
>

  <field
     name="ADAPT_TX_SVC_CNT"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ADAPT_START_REG"
   offset="0x2A0"
   description="
     "
>

  <field
     name="ADAPT_START"
     access="W1C"
     lsb="0"
     width="1"
     default="0x0"
     description="
       ADAPT TX Start Signal
       When set to 1, it will be cleared automatically"
  />

</register>

<register
   name="SPA_ADAPT_BAND_CNT_REG"
   offset="0x2A4"
   description="
     "
>

  <field
     name="ADAPT_BAND_CNT"
     access="RO"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>



<register
   name="SPA_SMAP_DMA_CON_REG"
   offset="0x2C0"
   description="
     "
>

  <field
     name="SMAP_OUT_BANDS"
     access="RW"
     lsb="16"
     width="8"
     default="0xFF"
     description="
       caution: it is meaningful only if it has 0xff. With 0xff, IRQ will be asserted per page.
       Other number except for 0xff is related to  TX_START
       
       Number of bands transmitted before 'TX_END' (1 band = 1 row of blocks)
       (If larger than the total number of bands of a page (e.g., 0xFF), 'TX_END' becomes 1 when a page is done)"
  />

</register>

<register
   name="SPA_SMAP_DMA_ADDR_REG"
   offset="0x2C4"
   description="
     "
>

  <field
     name="SMAP_ADDR"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       DMA start address (byte align)
       Upper 8bit([39:32]) can be accessed through (curret SFR_ADDR + 0x1000)"
  />

</register>

<register
   name="SPA_SMAP_DMA_ADDR_INCR_REG"
   offset="0x2C8"
   description="
     "
>

  <field
     name="SMAP_ADDR_INCR"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       DMA width (byte align)"
  />

</register>

<register
   name="SPA_SMAP_DMA_STATUS_REG"
   offset="0x2CC"
   description="
     "
>

  <field
     name="SMAP_TX_BUSY"
     access="RO"
     lsb="0"
     width="1"
     default="0x0"
     description="
       BUSY (status)"
  />

  <field
     name="SMAP_OUT_LINES"
     access="RO"
     lsb="16"
     width="16"
     default="0x0"
     description="
       Number of lines transmitted (becomes valid when TX is done)"
  />

</register>

<register
   name="SPA_SMAP_TX_ADDR_MAX_REG"
   offset="0x2D0"
   description="
     "
>

  <field
     name="SMAP_TX_ADDR_MAX"
     access="RW"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       If internal address &gt; SMAP_TX_ADDR_MAX, ERR IRQ will be pending
       Upper 8bit([39:32]) can be accessed through (curret SFR_ADDR + 0x1000)"
  />

</register>

<register
   name="SPA_SMAP_TX_ADDR_MIN_REG"
   offset="0x2D4"
   description="
     "
>

  <field
     name="SMAP_TX_ADDR_MIN"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       If internal address &lt; or = SMAP_TX_ADDR_MIN, ERR IRQ will be pending
       Upper 8bit([39:32]) can be accessed through (curret SFR_ADDR + 0x1000)"
  />

</register>

<register
   name="SPA_SMAP_TX_CUR_ADDR_REG"
   offset="0x2D8"
   description="
     "
>

  <field
     name="SMAP_TX_CUR_ADDR"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_SMAP_TX_SVC_CNT_REG"
   offset="0x2DC"
   description="
     "
>

  <field
     name="SMAP_TX_SVC_CNT"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_SMAP_START_REG"
   offset="0x2E0"
   description="
     "
>

  <field
     name="SMAP_START"
     access="W1C"
     lsb="0"
     width="1"
     default="0x0"
     description="
       SMAP TX Start Signal
       When set to 1, it will be cleared automatically"
  />

</register>

<register
   name="SPA_SMAP_BAND_CNT_REG"
   offset="0x2E4"
   description="
     "
>

  <field
     name="SMAP_BAND_CNT"
     access="RO"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>



<register
   name="SPA_BDS_DMA_CON_REG"
   offset="0x300"
   description="
     "
>

  <field
     name="BDS_OUT_BANDS"
     access="RW"
     lsb="16"
     width="8"
     default="0xFF"
     description="
       caution: it is meaningful only if it has 0xff. With 0xff, IRQ will be asserted per page.
       Other number except for 0xff is related to  TX_START
       
       Number of bands transmitted before 'TX_END' (1 band = 1 row of blocks)
       (If larger than the total number of bands of a page (e.g., 0xFF), 'TX_END' becomes 1 when a page is done)"
  />

</register>

<register
   name="SPA_BDS_DMA_ADDR_REG"
   offset="0x304"
   description="
     "
>

  <field
     name="BDS_ADDR"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       DMA start address (byte align)
       Upper 8bit([39:32]) can be accessed through (curret SFR_ADDR + 0x1000)"
  />

</register>

<register
   name="SPA_BDS_DMA_ADDR_INCR_REG"
   offset="0x308"
   description="
     "
>

  <field
     name="BDS_ADDR_INCR"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       DMA width (8 byte align)
       BDS_ADDR_INCR = [ ( (RC2_OUTIMG_WIDTH * BCNT ) / 2 + 63 ]/64 * 8
       BCNT(Block Count) = (image width + 255) /256 // RC1 &lt; 4
       BCNT(Block Count) = (image width + 127) /128 // RC1 &gt; or = 4"
  />

</register>

<register
   name="SPA_BDS_DMA_STATUS_REG"
   offset="0x30C"
   description="
     "
>

  <field
     name="BDS_TX_BUSY"
     access="RO"
     lsb="0"
     width="1"
     default="0x0"
     description="
       BUSY (status)"
  />

  <field
     name="BDS_OUT_LINES"
     access="RO"
     lsb="16"
     width="16"
     default="0x0"
     description="
       Number of lines transmitted (becomes valid when TX is done)"
  />

</register>

<register
   name="SPA_BDS_TX_ADDR_MAX_REG"
   offset="0x310"
   description="
     "
>

  <field
     name="BDS_TX_ADDR_MAX"
     access="RW"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       If internal address &gt; BDS_TX_ADDR_MAX, ERR IRQ will be pending
       Upper 8bit([39:32]) can be accessed through (curret SFR_ADDR + 0x1000)"
  />

</register>

<register
   name="SPA_BDS_TX_ADDR_MIN_REG"
   offset="0x314"
   description="
     "
>

  <field
     name="BDS_TX_ADDR_MIN"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       If internal address &lt; or = BDS_TX_ADDR_MIN, ERR IRQ will be pending
       Upper 8bit([39:32]) can be accessed through (curret SFR_ADDR + 0x1000)"
  />

</register>

<register
   name="SPA_BDS_TX_CUR_ADDR_REG"
   offset="0x318"
   description="
     "
>

  <field
     name="BDS_TX_CUR_ADDR"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_BDS_TX_SVC_CNT_REG"
   offset="0x31C"
   description="
     "
>

  <field
     name="BDS_TX_SVC_CNT"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_BDS_START_REG"
   offset="0x320"
   description="
     "
>

  <field
     name="BDS_START"
     access="W1C"
     lsb="0"
     width="1"
     default="0x0"
     description="
       SMAP TX Start Signal
       When set to 1, it will be cleared automatically"
  />

</register>

<register
   name="SPA_BDS_BAND_CNT_REG"
   offset="0x324"
   description="
     "
>

  <field
     name="BDS_BAND_CNT"
     access="RO"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>







<register
   name="SPA_RX_CH0_CRC_REG"
   offset="0x340"
   description="
     RX Channel 0 CRC"
>

  <field
     name="RX_CH0_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_RX_CH1_CRC_REG"
   offset="0x344"
   description="
     RX Channel 1 CRC"
>

  <field
     name="RX_CH1_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_RX_CH2_CRC_REG"
   offset="0x348"
   description="
     RX Channel 2 CRC"
>

  <field
     name="RX_CH2_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>


<register
   name="SPA_RC1_CH0_CRC_REG"
   offset="0x350"
   description="
     RC Channel 0 CRC"
>

  <field
     name="RC1_CH0_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_RC1_CH1_CRC_REG"
   offset="0x354"
   description="
     RC Channel 1 CRC"
>

  <field
     name="RC1_CH1_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_RC1_CH2_CRC_REG"
   offset="0x358"
   description="
     RC Channel 2 CRC"
>

  <field
     name="RC1_CH2_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>


<register
   name="SPA_RC1_CH0_CRC_DEBUG_REG"
   offset="0x360"
   description="
     RC Channel 0 CRC"
>

  <field
     name="RC1_CH0_CRC_DEBUG"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_RC1_CH1_CRC_DEBUG_REG"
   offset="0x364"
   description="
     RC Channel 1 CRC"
>

  <field
     name="RC1_CH1_CRC_DEBUG"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_RC1_CH2_CRC_DEBUG_REG"
   offset="0x368"
   description="
     RC Channel 2 CRC"
>

  <field
     name="RC1_CH2_CRC_DEBUG"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>


<register
   name="SPA_S1D_CH0_CRC_REG"
   offset="0x370"
   description="
     S1D Channel 0 CRC"
>

  <field
     name="S1D_CH0_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_S1D_CH1_CRC_REG"
   offset="0x374"
   description="
     S1D Channel 1 CRC"
>

  <field
     name="S1D_CH1_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_S1D_CH2_CRC_REG"
   offset="0x378"
   description="
     S1D Channel 2 CRC"
>

  <field
     name="S1D_CH2_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>


<register
   name="SPA_SEG1_CH0_CRC_REG"
   offset="0x380"
   description="
     SEG1 Channel 0 CRC"
>

  <field
     name="SEG1_CH0_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_SEG1_CH1_CRC_REG"
   offset="0x384"
   description="
     SEG1 Channel 1 CRC"
>

  <field
     name="SEG1_CH1_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_SEG1_CH2_CRC_REG"
   offset="0x388"
   description="
     SEG1 Channel 2 CRC"
>

  <field
     name="SEG1_CH2_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_SEG1_ATT_CRC_REG"
   offset="0x38C"
   description="
     SEG1 Channel ATT CRC"
>

  <field
     name="SEG1_ATT_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_SCC_CH0_CRC_REG"
   offset="0x390"
   description="
     SCC Channel 0 CRC"
>

  <field
     name="SCC_CH0_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_SCC_CH1_CRC_REG"
   offset="0x394"
   description="
     SCC Channel 1 CRC"
>

  <field
     name="SCC_CH1_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_SCC_CH2_CRC_REG"
   offset="0x398"
   description="
     SCC Channel 2 CRC"
>

  <field
     name="SCC_CH2_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_SCC_ATT_CRC_REG"
   offset="0x39C"
   description="
     SCC Channel ATT CRC"
>

  <field
     name="SCC_ATT_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_SEG2_CH0_CRC_REG"
   offset="0x3A0"
   description="
     SEG2 Channel 0 CRC"
>

  <field
     name="SEG2_CH0_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_SEG2_CH1_CRC_REG"
   offset="0x3A4"
   description="
     SEG2 Channel 1 CRC"
>

  <field
     name="SEG2_CH1_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_SEG2_CH2_CRC_REG"
   offset="0x3A8"
   description="
     SEG2 Channel 2 CRC"
>

  <field
     name="SEG2_CH2_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_SEG2_ATT_CRC_REG"
   offset="0x3AC"
   description="
     SEG2 Channel 3 CRC"
>

  <field
     name="SEG2_ATT_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_BSSA_CH0_CRC_REG"
   offset="0x3B0"
   description="
     "
>

  <field
     name="BSSA_CH0_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_BSSA_CH1_CRC_REG"
   offset="0x3B4"
   description="
     "
>

  <field
     name="BSSA_CH1_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_BSSA_CH2_CRC_REG"
   offset="0x3B8"
   description="
     "
>

  <field
     name="BSSA_CH2_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>


<register
   name="SPA_DMATX_CH0_CRC_REG"
   offset="0x3C0"
   description="
     HWDATA_CH0 CRC"
>

  <field
     name="DMATX_CH0_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_DMATX_CH1_CRC_REG"
   offset="0x3C4"
   description="
     HWDATA_CH1 CRC"
>

  <field
     name="DMATX_CH1_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_DMATX_CH2_CRC_REG"
   offset="0x3C8"
   description="
     HWDATA_CH2 CRC"
>

  <field
     name="DMATX_CH2_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>


<register
   name="SPA_RC2_CH0_CRC_REG"
   offset="0x3D0"
   description="
     RC2 Channel 0 CRC"
>

  <field
     name="RC2_CH0_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_RC2_CH1_CRC_REG"
   offset="0x3D4"
   description="
     RC2 Channel 1 CRC"
>

  <field
     name="RC2_CH1_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_RC2_CH2_CRC_REG"
   offset="0x3D8"
   description="
     RC2 Channel 2 CRC"
>

  <field
     name="RC2_CH2_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>


<register
   name="SPA_ADAPT_CRC_REG"
   offset="0x3E0"
   description="
     Adaptation Layer CRC"
>

  <field
     name="ADAPT_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_SMAP_CRC_REG"
   offset="0x3E4"
   description="
     "
>

  <field
     name="SMAP_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_BDS_CRC_REG"
   offset="0x3E8"
   description="
     "
>

  <field
     name="BDS_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>


<register
   name="SPA_VSD_CH0_CRC_REG"
   offset="0x3F0"
   description="
     "
>

  <field
     name="VSD_CH0_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_VSD_CH1_CRC_REG"
   offset="0x3F4"
   description="
     "
>

  <field
     name="VSD_CH1_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_VSD_CH2_CRC_REG"
   offset="0x3F8"
   description="
     "
>

  <field
     name="VSD_CH2_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>


<register
   name="SPA_CIS_CH0_CRC_REG"
   offset="0x400"
   description="
     "
>

  <field
     name="CIS_CH0_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_CIS_CH1_CRC_REG"
   offset="0x404"
   description="
     "
>

  <field
     name="CIS_CH1_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_CIS_CH2_CRC_REG"
   offset="0x408"
   description="
     "
>

  <field
     name="CIS_CH2_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>


<register
   name="SPA_BSSB_CH0_CRC_REG"
   offset="0x410"
   description="
     "
>

  <field
     name="BSSB_CH0_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_BSSB_CH1_CRC_REG"
   offset="0x414"
   description="
     "
>

  <field
     name="BSSB_CH1_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>

<register
   name="SPA_BSSB_CH2_CRC_REG"
   offset="0x418"
   description="
     "
>

  <field
     name="BSSB_CH2_CRC"
     access="RO"
     lsb="0"
     width="32"
     default="0xFFFFFFFF"
     description="
       "
  />

</register>



<register
   name="SPA_S1D_DEBUG_FLAG_REG"
   offset="0x440"
   description="
     for Debug"
>

  <field
     name="DEBUG_FLAG"
     access="RO"
     lsb="0"
     width="8"
     default="0x4"
     description="
       for Debug"
  />

</register>

<register
   name="SPA_SCC_DEBUG_FLAG_REG"
   offset="0x444"
   description="
     for Debug"
>

  <field
     name="DEBUG_FLAG"
     access="RO"
     lsb="0"
     width="8"
     default="0x4"
     description="
       for Debug"
  />

</register>

<register
   name="SPA_BDS_DEBUG_FLAG_REG"
   offset="0x448"
   description="
     for Debug"
>

  <field
     name="DEBUG_FLAG"
     access="RO"
     lsb="0"
     width="8"
     default="0x4"
     description="
       for Debug"
  />

</register>

<register
   name="SPA_BSSA_DEBUG_FLAG_REG"
   offset="0x44C"
   description="
     for Debug"
>

  <field
     name="BSSA_DEBUG_FLAG"
     access="RO"
     lsb="0"
     width="8"
     default="0x4"
     description="
       for Debug"
  />

</register>

<register
   name="SPA_BSSB_DEBUG_FLAG_REG"
   offset="0x450"
   description="
     for Debug"
>

  <field
     name="BSSB_DEBUG_FLAG"
     access="RO"
     lsb="0"
     width="8"
     default="0x4"
     description="
       for Debug"
  />

</register>












<register
   name="SPA_VSD_A_REG"
   offset="0x480"
   description="
     "
>

  <field
     name="VSC_DEBUG"
     access="RW"
     lsb="12"
     width="2"
     default="0x0"
     description="
       Debug purpose - 0:VSC, 1:VS_CANDIDATE, 2:VSC_CLASS"
  />

  <field
     name="VSC_CUR_MEM_INIT"
     access="RW"
     lsb="30"
     width="1"
     default="0x0"
     description="
       When setting initial VSC FLAG, INDEX Flag is initiated by VSC Reset Table Memory values"
  />

</register>

<register
   name="SPA_VSD_B_REG"
   offset="0x484"
   description="
     "
>

  <field
     name="VSD_K_DEPTH_MIN"
     access="RW"
     lsb="0"
     width="8"
     default="0x08"
     description="
       Minimum depth allowed for VS candidate detection(black). The lower the more active VS candidate applied."
  />

  <field
     name="VSD_TOP_BAND"
     access="RW"
     lsb="8"
     width="4"
     default="0x01"
     description="
       Apply VSD_*_DEPTH_***_TOP on selected no. of band margin. (Each band=204 lines) "
  />

</register>

<register
   name="SPA_VSD_C_REG"
   offset="0x488"
   description="
     "
>

  <field
     name="VSD_K_DEPTH_MAX_TOP"
     access="RW"
     lsb="0"
     width="8"
     default="0x2A"
     description="
       Maximum depth allowed at top margin. Intended to be higher than VSD_K_DEPTH_MAX."
  />

  <field
     name="VSD_K_DEPTH_MIN_TOP"
     access="RW"
     lsb="8"
     width="8"
     default="0x03"
     description="
       Minimum depth allowed at top margin. Intended to be lower than VSD_K_DEPTH_MIN."
  />

  <field
     name="VSD_K_DEPTH_MAX"
     access="RW"
     lsb="16"
     width="8"
     default="0x0F"
     description="
       Maximum depth allowed for VS candidate detection(black). The higher the more active VS candidate applied."
  />

  <field
     name="VSD_K_DEPTH_MID"
     access="RW"
     lsb="24"
     width="8"
     default="0x0E"
     description="
       Middle depth allowed for VS candidate detection(black). The higher the more active VS candidate applied."
  />

</register>

<register
   name="SPA_VSC_D_REG"
   offset="0x48C"
   description="
     "
>

  <field
     name="VSD_W_DEPTH_MAX"
     access="RW"
     lsb="0"
     width="8"
     default="0x21"
     description="
       Maximum depth allowed for VS candidate detection(white). The higher the more active VS candidate applied."
  />

  <field
     name="VSD_W_DEPTH_MID"
     access="RW"
     lsb="8"
     width="8"
     default="0x08"
     description="
       Middle depth allowed for VS candidate detection(white). The higher the more active VS candidate applied."
  />

  <field
     name="VSD_W_DEPTH_MIN"
     access="RW"
     lsb="16"
     width="8"
     default="0x03"
     description="
       Minimum depth allowed for VS candidate detection(white). The lower the more active VS candidate applied."
  />

  <field
     name="VSD_K_DEPTH_COND"
     access="RW"
     lsb="24"
     width="7"
     default="0x0F"
     description="
       Condition to select threshold type (MID/MAX). The lower the more possibility of MID.
       It corresponds to chroma threshold of current pixel. If determined as color, there need lower threshold.(MID)"
  />

</register>

<register
   name="SPA_VSD_E_REG"
   offset="0x490"
   description="
     "
>

  <field
     name="VSD_THICKNESS_TH"
     access="RW"
     lsb="0"
     width="8"
     default="0x0B"
     description="
       Estimate VS thickness by subtracting pixel apart(2~3) from object pixel. (ie. x[n-3] - x[n-2] &gt; THICK_TH ?)
       The higher the more active VS candidate applied."
  />

  <field
     name="VSD_W_DEPTH_COND"
     access="RW"
     lsb="8"
     width="8"
     default="0x80"
     description="
       Condition to select threshold type (MID/MAX). The lower the more possibility of MID.
       It corresponds to neighborhood brightness threshold. If determined as bright, there need lower threshold.(MID)"
  />

  <field
     name="VSD_W_DEPTH_MAX_TOP"
     access="RW"
     lsb="16"
     width="8"
     default="0x42"
     description="
       Maximum depth allowed at top margin. Intended to be higher than VSD_W_DEPTH_MAX."
  />

  <field
     name="VSD_W_DEPTH_MIN_TOP"
     access="RW"
     lsb="24"
     width="8"
     default="0x01"
     description="
       Minimum depth allowed at top margin. Intended to be lower than VSD_W_DEPTH_MIN."
  />

</register>

<register
   name="SPA_VSD_F_REG"
   offset="0x494"
   description="
     "
>

  <field
     name="VSD_CHROMA_TH2_TOP"
     access="RW"
     lsb="0"
     width="7"
     default="0x1A"
     description="
       Threshold at top margin. Intended to be higher than CHROMA_TH2.
       The higher the more active VS candidate applied."
  />

  <field
     name="VSD_CHROMA_TH1_TOP"
     access="RW"
     lsb="8"
     width="7"
     default="0x11"
     description="
       Threshold at top margin. Intended to be lower than CHROMA_TH1.
       The lower the more active VS candidate applied."
  />

  <field
     name="VSD_CHROMA_TH2"
     access="RW"
     lsb="16"
     width="7"
     default="0x0D"
     description="
       Threshold of current pixel chromaticity. To check if current pixel is color.
       The higher the more active VS candidate applied."
  />

  <field
     name="VSD_CHROMA_TH1"
     access="RW"
     lsb="24"
     width="7"
     default="0x23"
     description="
       Threshold of neighborhood chromaticity. To check if neighborhood is mono.
       The lower the more active VS candidate applied."
  />

</register>

<register
   name="SPA_VSD_G_REG"
   offset="0x498"
   description="
     "
>

  <field
     name="VSD_FREQUENCY_TH"
     access="RW"
     lsb="0"
     width="8"
     default="0xA8"
     description="
       To decide VS by counting no. of real VS candidate within a reference band. (ie. x[n].add &gt; FREQ_TH ?)
       The lower the more active VS detection applied."
  />

  <field
     name="VSD_CONTINUITY_TH"
     access="RW"
     lsb="8"
     width="8"
     default="0x46"
     description="
       To decide VS by counting continuity of VS candidate within a reference band.  (ie. x[n].cont &gt; CONT_TH ?)
       The lower the more active VS detection applied."
  />

</register>

<register
   name="SPA_VSD_H_REG"
   offset="0x49C"
   description="
     "
>

  <field
     name="VSD_REFINE_TH"
     access="RW"
     lsb="0"
     width="13"
     default="0x0"
     description="
       "
  />

  <field
     name="VSD_REFINE_EN"
     access="RW"
     lsb="16"
     width="1"
     default="0x0"
     description="
       "
  />

</register>









<register
   name="SPA_CIS_SUB_COEF_R_REG"
   offset="0x4C0"
   description="
     CIS SUB PIXEL coefficient for R channel"
>

  <field
     name="CIS_SUB_COEF_R1"
     access="RW"
     lsb="0"
     width="9"
     default="0x154"
     description="
       "
  />

  <field
     name="CIS_SUB_COEF_R2"
     access="RW"
     lsb="12"
     width="9"
     default="0xAC"
     description="
       R = R1*COEF_R1 + R2*COEF_R2 (sum of coefficients shall be 512)"
  />

</register>

<register
   name="SPA_CIS_SUB_COEF_G_REG"
   offset="0x4C4"
   description="
     CIS SUB PIXEL coefficient for G channel"
>

  <field
     name="CIS_SUB_COEF_G0"
     access="RW"
     lsb="0"
     width="9"
     default="0x54"
     description="
       "
  />

  <field
     name="CIS_SUB_COEF_G1"
     access="RW"
     lsb="9"
     width="9"
     default="0x158"
     description="
       "
  />

  <field
     name="CIS_SUB_COEF_G2"
     access="RW"
     lsb="18"
     width="9"
     default="0x54"
     description="
       G = G0 * COEF_G0 + G1 * COEF_G1 + G2 * COEF_G2 ( sum of 3 coefficients shall be 512)"
  />

</register>

<register
   name="SPA_CIS_SUB_COEF_B_REG"
   offset="0x4C8"
   description="
     CIS SUB PIXEL coefficient for B channel"
>

  <field
     name="CIS_SUB_COEF_B0"
     access="RW"
     lsb="0"
     width="9"
     default="0xAC"
     description="
       "
  />

  <field
     name="CIS_SUB_COEF_B1"
     access="RW"
     lsb="12"
     width="9"
     default="0x154"
     description="
       B = B0 * COEF_B0 + B1 * COEF_B1 ( sum of coefficients shall be 512 )"
  />

</register>



<register
   name="SPA_RC1_SHIFT_VAL_REG"
   offset="0x500"
   description="
     bit Shift "
>

  <field
     name="RC1_SHIFT_VAL"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RC1_SHIFT_OFST_REG"
   offset="0x504"
   description="
     bit Shift Offset
     Note. Set RC1_SHIFT_OFSET = 2^(RC1_SHIFT_VAL -1)"
>

  <field
     name="RC1_SHIFT_OFST"
     access="RW"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RC1_LOOP_REG"
   offset="0x508"
   description="
     "
>

  <field
     name="RC1_LOOP_Y"
     access="RW"
     lsb="0"
     width="3"
     default="0x0"
     description="
       Loop Counter for Y"
  />

  <field
     name="RC1_LOOP_X"
     access="RW"
     lsb="16"
     width="3"
     default="0x0"
     description="
       Loop Counter for X"
  />

</register>


<register
   name="SPA_RC1_X_COF_00_01_REG"
   offset="0x510"
   description="
     "
>

  <field
     name="RC1_X_COF_01"
     access="RW"
     lsb="0"
     width="12"
     default="0x0"
     description="
       Coefficient 01 for X"
  />

  <field
     name="RC1_X_COF_00"
     access="RW"
     lsb="16"
     width="12"
     default="0x0"
     description="
       Coefficient 00 for X"
  />

</register>

<register
   name="SPA_RC1_X_COF_02_03_REG"
   offset="0x514"
   description="
     "
>

  <field
     name="RC1_X_COF_03"
     access="RW"
     lsb="0"
     width="12"
     default="0x0"
     description="
       "
  />

  <field
     name="RC1_X_COF_02"
     access="RW"
     lsb="16"
     width="12"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RC1_X_COF_10_11_REG"
   offset="0x518"
   description="
     "
>

  <field
     name="RC1_X_COF_11"
     access="RW"
     lsb="0"
     width="12"
     default="0x0"
     description="
       "
  />

  <field
     name="RC1_X_COF_10"
     access="RW"
     lsb="16"
     width="12"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RC1_X_COF_12_13_REG"
   offset="0x51C"
   description="
     "
>

  <field
     name="RC1_X_COF_13"
     access="RW"
     lsb="0"
     width="12"
     default="0x0"
     description="
       "
  />

  <field
     name="RC1_X_COF_12"
     access="RW"
     lsb="16"
     width="12"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RC1_X_COF_20_21_REG"
   offset="0x520"
   description="
     "
>

  <field
     name="RC1_X_COF_21"
     access="RW"
     lsb="0"
     width="12"
     default="0x0"
     description="
       "
  />

  <field
     name="RC1_X_COF_20"
     access="RW"
     lsb="16"
     width="12"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RC1_X_COF_22_23_REG"
   offset="0x524"
   description="
     "
>

  <field
     name="RC1_X_COF_23"
     access="RW"
     lsb="0"
     width="12"
     default="0x0"
     description="
       "
  />

  <field
     name="RC1_X_COF_22"
     access="RW"
     lsb="16"
     width="12"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RC1_X_COF_30_31_REG"
   offset="0x528"
   description="
     "
>

  <field
     name="RC1_X_COF_31"
     access="RW"
     lsb="0"
     width="12"
     default="0x0"
     description="
       Coefficient 31 for X"
  />

  <field
     name="RC1_X_COF_30"
     access="RW"
     lsb="16"
     width="12"
     default="0x0"
     description="
       Coefficient 30 for X"
  />

</register>

<register
   name="SPA_RC1_X_COF_32_33_REG"
   offset="0x52C"
   description="
     "
>

  <field
     name="RC1_X_COF_33"
     access="RW"
     lsb="0"
     width="12"
     default="0x0"
     description="
       "
  />

  <field
     name="RC1_X_COF_32"
     access="RW"
     lsb="16"
     width="12"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RC1_Y_COF_00_01_REG"
   offset="0x530"
   description="
     "
>

  <field
     name="RC1_Y_COF_01"
     access="RW"
     lsb="0"
     width="12"
     default="0x0"
     description="
       "
  />

  <field
     name="RC1_Y_COF_00"
     access="RW"
     lsb="16"
     width="12"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RC1_Y_COF_02_03_REG"
   offset="0x534"
   description="
     "
>

  <field
     name="RC1_Y_COF_03"
     access="RW"
     lsb="0"
     width="12"
     default="0x0"
     description="
       "
  />

  <field
     name="RC1_Y_COF_02"
     access="RW"
     lsb="16"
     width="12"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RC1_Y_COF_10_11_REG"
   offset="0x538"
   description="
     "
>

  <field
     name="RC1_Y_COF_11"
     access="RW"
     lsb="0"
     width="12"
     default="0x0"
     description="
       "
  />

  <field
     name="RC1_Y_COF_10"
     access="RW"
     lsb="16"
     width="12"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RC1_Y_COF_12_13_REG"
   offset="0x53C"
   description="
     "
>

  <field
     name="RC1_Y_COF_13"
     access="RW"
     lsb="0"
     width="12"
     default="0x0"
     description="
       "
  />

  <field
     name="RC1_Y_COF_12"
     access="RW"
     lsb="16"
     width="12"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RC1_Y_COF_20_21_REG"
   offset="0x540"
   description="
     "
>

  <field
     name="RC1_Y_COF_21"
     access="RW"
     lsb="0"
     width="12"
     default="0x0"
     description="
       "
  />

  <field
     name="RC1_Y_COF_20"
     access="RW"
     lsb="16"
     width="12"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RC1_Y_COF_22_23_REG"
   offset="0x544"
   description="
     "
>

  <field
     name="RC1_Y_COF_23"
     access="RW"
     lsb="0"
     width="12"
     default="0x0"
     description="
       "
  />

  <field
     name="RC1_Y_COF_22"
     access="RW"
     lsb="16"
     width="12"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RC1_Y_COF_30_31_REG"
   offset="0x548"
   description="
     "
>

  <field
     name="RC1_Y_COF_31"
     access="RW"
     lsb="0"
     width="12"
     default="0x0"
     description="
       "
  />

  <field
     name="RC1_Y_COF_30"
     access="RW"
     lsb="16"
     width="12"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RC1_Y_COF_32_33_REG"
   offset="0x54C"
   description="
     "
>

  <field
     name="RC1_Y_COF_33"
     access="RW"
     lsb="0"
     width="12"
     default="0x0"
     description="
       "
  />

  <field
     name="RC1_Y_COF_32"
     access="RW"
     lsb="16"
     width="12"
     default="0x0"
     description="
       "
  />

</register>



<register
   name="SPA_SEG1_CON_REG"
   offset="0x580"
   description="
     SEG1 Control"
>

  <field
     name="Enable_Y_text"
     access="RW"
     lsb="4"
     width="1"
     default="0x0"
     description="
       Text classification On/Off in B-Channel (Y Color)"
  />

</register>

<register
   name="SPA_SEG1_HVLINE_TH_REG"
   offset="0x584"
   description="
     Horizaotal, vertical Line detection"
>

  <field
     name="HVline_level_th"
     access="RW"
     lsb="0"
     width="8"
     default="0xbe"
     description="
       line maximum shall be brighter than th"
  />

  <field
     name="HVline_minmaxdiff_th2"
     access="RW"
     lsb="8"
     width="8"
     default="0x3c"
     description="
       line horizontal component max-minimum shall be greater than th2"
  />

  <field
     name="HVline_minmaxdiff_th1"
     access="RW"
     lsb="16"
     width="8"
     default="0x0a"
     description="
       line right-anlge component max-minimum shall be less than th1"
  />

  <field
     name="HVline_diff_th"
     access="RW"
     lsb="24"
     width="8"
     default="0x14"
     description="
       it consider as line if difference of mean is greater than th"
  />

</register>

<register
   name="SPA_SEG1_EDGE_TH_REG"
   offset="0x588"
   description="
     high/low frequency edge detection"
>

  <field
     name="Highfreq_th"
     access="RW"
     lsb="0"
     width="8"
     default="0x32"
     description="
       High frequency edge threshold"
  />

  <field
     name="Lowfreq_th2"
     access="RW"
     lsb="8"
     width="8"
     default="0x14"
     description="
       Low frequncy edge threshold2"
  />

  <field
     name="Lowfreq_th"
     access="RW"
     lsb="16"
     width="8"
     default="0x32"
     description="
       Low frequncy edge threshold"
  />

</register>

<register
   name="SPA_SEG1_LINE_TH_REG"
   offset="0x58C"
   description="
     Uniform edge detection"
>

  <field
     name="Uni_edge_th"
     access="RW"
     lsb="0"
     width="8"
     default="0x1e"
     description="
       uniform edge threshold
       (Uedge&gt;Uni_edge_th)? Uniform_edge:0  "
  />

  <field
     name="Uni_edge_th2"
     access="RW"
     lsb="8"
     width="8"
     default="0x50"
     description="
       uniform edge threshold
       (Uedge&gt;Uni_edge_th)? Uniform_edge:0 "
  />

  <field
     name="Uni_lowfreq_th"
     access="RW"
     lsb="16"
     width="8"
     default="0x0a"
     description="
       "
  />

  <field
     name="Uni_highfreq_th"
     access="RW"
     lsb="24"
     width="8"
     default="0x14"
     description="
       If (highfreq edge &lt; highfreq_th) &amp;&amp; (lowfreq edge &gt; lowfreq_th),
       Uedge=(lowfreq_edge-highfreq_edge) "
  />

</register>

<register
   name="SPA_SEG1_ZC_TH_REG"
   offset="0x590"
   description="
     Zero crossing edge detection
     ZC_TH=ZC_edge_th+th_offset"
>

  <field
     name="ZC_scaling_shift"
     access="RW"
     lsb="0"
     width="3"
     default="0x5"
     description="
       thrshold variation based on level th_offset=(255-ave)&gt;&gt;scaling_shift"
  />

  <field
     name="ZC_edge_th"
     access="RW"
     lsb="8"
     width="8"
     default="0x0a"
     description="
       zero crossing edge threshold"
  />

  <field
     name="White_th"
     access="RW"
     lsb="16"
     width="8"
     default="0xd2"
     description="
       white threshold"
  />

</register>



<register
   name="SPA_SCC_CON_REG"
   offset="0x5C0"
   description="
     SCC Control"
>

  <field
     name="SCC_LATTICE_STEP"
     access="RW"
     lsb="0"
     width="1"
     default="0x0"
     description="
       0 fixed 17x17x17"
  />

  <field
     name="SCC_FLOATING_MODE"
     access="RW"
     lsb="4"
     width="2"
     default="0x1"
     description="
       0: round down (same with C3N, C4N)
       1: round off 
       2: round up (same with S/W CSC)"
  />

</register>



<register
   name="SPA_SEG2_CON_REG"
   offset="0x600"
   description="
     SEG2 control"
>

  <field
     name="Enable_FAR_9x9"
     access="RW"
     lsb="0"
     width="1"
     default="0x0"
     description="
       0: 3x3 window, 1: 9x9 window"
  />

  <field
     name="Enable_uniformtext"
     access="RW"
     lsb="1"
     width="1"
     default="0x0"
     description="
       0: It consider uniform and others as text (Copy), 
       1: masking uniform only (MRC, copy)"
  />

  <field
     name="Enable_contoneImage"
     access="RW"
     lsb="4"
     width="1"
     default="0x0"
     description="
       Enable bit to considers contone part as image"
  />

</register>

<register
   name="SPA_SEG2_PARAM1_REG"
   offset="0x604"
   description="
     SEG2_PARAM"
>

  <field
     name="edgecount_th"
     access="RW"
     lsb="0"
     width="7"
     default="0x3"
     description="
       edge count threshold"
  />

  <field
     name="text_index"
     access="RW"
     lsb="8"
     width="2"
     default="0x2"
     description="
       1: 7x7edge, 2: 9x9edge"
  />

  <field
     name="FG_level_th"
     access="RW"
     lsb="16"
     width="8"
     default="0x96"
     description="
       foreground threshold for text classification"
  />

</register>

<register
   name="SPA_SEG2_PARAM2_REG"
   offset="0x608"
   description="
     SEG2 PARAM"
>

  <field
     name="zccount_th"
     access="RW"
     lsb="0"
     width="7"
     default="0x3"
     description="
       (0~81)zero crossing count threshold"
  />

  <field
     name="uniformlinecount_th"
     access="RW"
     lsb="8"
     width="7"
     default="0x3"
     description="
       (0~81)uniform line count threshold"
  />

  <field
     name="halftonecount_th"
     access="RW"
     lsb="16"
     width="7"
     default="0x3"
     description="
       (0~81)halftone count threshold"
  />

  <field
     name="bgcnt_th"
     access="RW"
     lsb="24"
     width="7"
     default="0x3"
     description="
       (0~81)background count threshold"
  />

</register>

<register
   name="SPA_SEG2_FAR_CHROMA_PARAM_REG"
   offset="0x60C"
   description="
     FAR Chroma Param"
>

  <field
     name="FAR_chroma_th2_shiftcoef"
     access="RW"
     lsb="0"
     width="4"
     default="0x3"
     description="
       (0~8)chroma threshold2=(1&lt;&lt;shiftcoef)"
  />

  <field
     name="FAR_chroma_th"
     access="RW"
     lsb="8"
     width="8"
     default="0xa"
     description="
       chroma threshold"
  />

</register>

<register
   name="SPA_SEG2_FAR_Y_PARAM_REG"
   offset="0x610"
   description="
     FAR Y Param"
>

  <field
     name="FAR_Y_th3_shiftcoef2"
     access="RW"
     lsb="0"
     width="4"
     default="0x3"
     description="
       Register"
  />

  <field
     name="FAR_Y_th2_shiftcoef1"
     access="RW"
     lsb="4"
     width="4"
     default="0x6"
     description="
       (0~8)Y threshold2=(1&lt;&lt;shiftcoef1)"
  />

  <field
     name="FAR_Y_th"
     access="RW"
     lsb="8"
     width="8"
     default="0xaa"
     description="
       Y threshold"
  />

</register>

<register
   name="SPA_SEG2_NEUT_CHROMA_PARAM_REG"
   offset="0x614"
   description="
     Neutral Chromal Param"
>

  <field
     name="Neut_chroma_th2_shiftcoef"
     access="RW"
     lsb="0"
     width="4"
     default="0x3"
     description="
       (0~8)chroma threshold2=(1&lt;&lt;shiftcoef)"
  />

  <field
     name="Neut_chroma_th"
     access="RW"
     lsb="8"
     width="8"
     default="0x7"
     description="
       chroma threshold"
  />

</register>






<register
   name="SPA_PAGE_EN_REG"
   offset="0x7C0"
   description="
     "
>

  <field
     name="PAGE_EN"
     access="RW"
     lsb="0"
     width="1"
     default="0x0"
     description="
       PAGE_EN"
  />

</register>

<register
   name="SPA_BLOCK_SIZE_REG"
   offset="0x7C4"
   description="
     "
>

  <field
     name="BLOCK_SIZE_H"
     access="RW"
     lsb="0"
     width="7"
     default="0x9"
     description="
       Block size for Vertical Projection(unit : Block) = BLOCK_SIZE_H*128
       HEIGHT/(BLOCK_SIZE*128)&lt; or =10"
  />

  <field
     name="BLOCK_SIZE_W"
     access="RW"
     lsb="8"
     width="6"
     default="0x4"
     description="
       Block size for Horizontal Projection(unit : Block) = BLOCK_SIZE_W*256
       WIDTH/(BLOCK_SIZE_W*256)&lt; or =8"
  />

</register>

<register
   name="SPA_AREA_SIZE_REG"
   offset="0x7C8"
   description="
     "
>

  <field
     name="AREA_SIZE_H"
     access="RW"
     lsb="0"
     width="14"
     default="0x3E8"
     description="
       Block height of the extracted text area(unit : line)
       HEIGHT/AREA_SIZE_H&lt; or =20"
  />

  <field
     name="AREA_SIZE_W"
     access="RW"
     lsb="16"
     width="14"
     default="0x3E8"
     description="
       Block width of the extracted text area (unit : pixel)
       WIDTH/AREA_SIZE_W&lt; or =16"
  />

</register>

<register
   name="SPA_CHAR_LENGTH_THICK_V_REG"
   offset="0x7CC"
   description="
     "
>

  <field
     name="CHAR_THICK_MAX_V"
     access="RW"
     lsb="0"
     width="8"
     default="0x50"
     description="
       Threshold of max. thickness to be paragraph candidate in vertical direction
       CHAR_THICK_MAX_V  &gt;  CHAR_THICK_MIN_V"
  />

  <field
     name="CHAR_THICK_MIN_V"
     access="RW"
     lsb="8"
     width="8"
     default="0x7"
     description="
       Threshold of min. thickess to be paragraph candidate in vertical direction
       CHAR_THICK_MIN_V &lt; CHAR_THICK_MAX_V"
  />

  <field
     name="CHAR_LENGTH_MIN_V"
     access="RW"
     lsb="16"
     width="8"
     default="0x3C"
     description="
       Threshold of min. length to be paragraph candidate in vertical direction"
  />

</register>

<register
   name="SPA_CHAR_LENGTH_THICK_H_REG"
   offset="0x7D0"
   description="
     "
>

  <field
     name="CHAR_THICK_MAX_H"
     access="RW"
     lsb="0"
     width="8"
     default="0x50"
     description="
       Threshold of max. thickess to be paragraph candidate in horizontal direction
       ChAR_THICK_MAX_H &gt; CHAR_MIN_H"
  />

  <field
     name="CHAR_THICK_MIN_H"
     access="RW"
     lsb="8"
     width="8"
     default="0x7"
     description="
       Threshold of min. thickess to be paragraph candidate in horizontal direction
       CHAR_THICK_MIN_V &lt; CHAR_MAX_H"
  />

  <field
     name="CHAR_LENGTH_MIN_H"
     access="RW"
     lsb="16"
     width="8"
     default="0x3C"
     description="
       Threhold of min. length to be paragraph candidate in horizontal direction"
  />

</register>

<register
   name="SPA_DIFF_CHANGE_V_REG"
   offset="0x7D4"
   description="
     "
>

  <field
     name="CHANGE_CNT_TH_V"
     access="RW"
     lsb="0"
     width="7"
     default="0x50"
     description="
       The threshold of similarity count in vertical direction"
  />

  <field
     name="CHANGE_RATIO_TH_V"
     access="RW"
     lsb="8"
     width="7"
     default="0x7"
     description="
       Ratio of the curent projection to the previous projection for similarity count in vertical direction"
  />

  <field
     name="DIFF_SHIFT2_V"
     access="RW"
     lsb="16"
     width="4"
     default="0x4"
     description="
       The second shift factor to get length differece between the current line and the previous projection in vertical direction"
  />

  <field
     name="DIFF_SHIFT1_V"
     access="RW"
     lsb="24"
     width="4"
     default="0x1"
     description="
       The first shift factor to get length differece between the current  and the previous projection in vertical direction"
  />

</register>

<register
   name="SPA_DIFF_CHANGE_H_REG"
   offset="0x7D8"
   description="
     "
>

  <field
     name="CHANGE_CNT_TH_H"
     access="RW"
     lsb="0"
     width="7"
     default="0x50"
     description="
       The threshold of similarity count in horizontal direction"
  />

  <field
     name="CHANGE_RATIO_TH_H"
     access="RW"
     lsb="8"
     width="7"
     default="0x7"
     description="
       Ratio of the curent projection to the previous projection for similarity count in horizontal direction"
  />

  <field
     name="DIFF_SHIFT2_H"
     access="RW"
     lsb="16"
     width="4"
     default="0x4"
     description="
       The second shift factor to get length differece between the current line and the previous projection in horizontal direction"
  />

  <field
     name="DIFF_SHIFT1_H"
     access="RW"
     lsb="24"
     width="4"
     default="0x1"
     description="
       The first shift factor to get length differece between the current  and the previous projection in horizontal direction"
  />

</register>

<register
   name="SPA_DIR_TH1_REG"
   offset="0x7DC"
   description="
     "
>

  <field
     name="DIR_MAX_LOW_TH"
     access="RW"
     lsb="0"
     width="8"
     default="0x14"
     description="
       The threshold for max. value between vertical and horizontal text counts to get text direction
       DIR_MAX_LOW_TH &lt; DIR_MAX_HIGH_TH"
  />

  <field
     name="DIR_TH"
     access="RW"
     lsb="8"
     width="8"
     default="0x5"
     description="
       The threshold for max. value between vertical and horizontal text counts to get text direction
       DIR_MIN_TH &lt; DIR_MAX_TH  &lt; DIR_TH"
  />

  <field
     name="DIR_MAX_TH"
     access="RW"
     lsb="16"
     width="8"
     default="0x6"
     description="
       The threshold for max. value between vertical and horizontal text counts to get text direction
       DIR_MIN_TH &lt; DIR_MAX_TH  &lt; DIR_TH"
  />

  <field
     name="DIR_MIN_TH"
     access="RW"
     lsb="24"
     width="8"
     default="0x6"
     description="
       The threshold for min. value between vertical and horizontal text counts to get text direction
       DIR_MIN_TH &lt; DIR_MAX_TH  &lt; DIR_TH"
  />

</register>

<register
   name="SPA_DIR_TH2_REG"
   offset="0x7E0"
   description="
     "
>

  <field
     name="DIR_DIFF_TH3"
     access="RW"
     lsb="0"
     width="8"
     default="0xA"
     description="
       The threshold for the difference of the verical and horizontal text counts"
  />

  <field
     name="DIR_DIFF_TH2"
     access="RW"
     lsb="8"
     width="8"
     default="0x7"
     description="
       The threshold for the difference of the verical and horizontal text counts"
  />

  <field
     name="DIR_DIFF_TH1"
     access="RW"
     lsb="16"
     width="8"
     default="0x5"
     description="
       The threshold for the difference of the verical and horizontal text counts"
  />

  <field
     name="DIR_MAX_HIGH_TH"
     access="RW"
     lsb="24"
     width="8"
     default="0x28"
     description="
       The threshold for max. value between vertical and horizontal text counts to get text direction
       DIR_MAX_HIGH_TH &lt; DIR_MAX_LOW_TH"
  />

</register>

<register
   name="SPA_OUT_AREA_OFFSET1_REG"
   offset="0x7E4"
   description="
     "
>

  <field
     name="OUT_AREA_OFFSET_W"
     access="RW"
     lsb="0"
     width="11"
     default="0x400"
     description="
       The offset value for width of the output area"
  />

  <field
     name="OUT_AREA_OFFSET_H"
     access="RW"
     lsb="16"
     width="11"
     default="0x400"
     description="
       The offset value for height of the ouput area"
  />

</register>

<register
   name="SPA_OUT_AREA_OFFSET2_REG"
   offset="0x7E8"
   description="
     "
>

  <field
     name="OUT_AREA_OFFSET"
     access="RW"
     lsb="0"
     width="11"
     default="0x400"
     description="
       The offset for width and height when text direction is not detected"
  />

</register>

<register
   name="SPA_LINE_SPACE_REG"
   offset="0x7EC"
   description="
     "
>

  <field
     name="LINE_SPACE_V"
     access="RW"
     lsb="0"
     width="8"
     default="0x6"
     description="
       The threshold of line space in vertcal direction"
  />

  <field
     name="LINE_SPACE_H"
     access="RW"
     lsb="8"
     width="8"
     default="0x6"
     description="
       The threshold of line space in horizontal direction"
  />

</register>

<register
   name="SPA_TEXT_FLAG_REG"
   offset="0x7F0"
   description="
     "
>

  <field
     name="TEXT_FLAG1"
     access="RO"
     lsb="0"
     width="1"
     default="0x0"
     description="
       TEXT_FLAG1"
  />

  <field
     name="TEXT_FLAG2"
     access="RO"
     lsb="1"
     width="1"
     default="0x0"
     description="
       TEXT_FLAG2"
  />

  <field
     name="TEXT_FLAG3"
     access="RO"
     lsb="2"
     width="1"
     default="0x0"
     description="
       TEXT_FLAG3"
  />

</register>

<register
   name="SPA_TEXT_AREA1_W_REG"
   offset="0x7F4"
   description="
     "
>

  <field
     name="TEXT_AREA1_EN_W"
     access="RO"
     lsb="0"
     width="14"
     default="0x0"
     description="
       TEXT_AREA1_EN_W"
  />

  <field
     name="TEXT_AREA1_ST_W"
     access="RO"
     lsb="16"
     width="14"
     default="0x0"
     description="
       TEXT_AREA1_ST_W"
  />

</register>

<register
   name="SPA_TEXT_AREA1_H_REG"
   offset="0x7F8"
   description="
     "
>

  <field
     name="TEXT_AREA1_EN_H"
     access="RO"
     lsb="0"
     width="14"
     default="0x0"
     description="
       TEXT_AREA1_EN_H"
  />

  <field
     name="TEXT_AREA1_ST_H"
     access="RO"
     lsb="16"
     width="14"
     default="0x0"
     description="
       TEXT_AREA1_ST_H"
  />

</register>

<register
   name="SPA_TEXT_AREA2_W_REG"
   offset="0x7FC"
   description="
     "
>

  <field
     name="TEXT_AREA2_EN_W"
     access="RO"
     lsb="0"
     width="14"
     default="0x0"
     description="
       TEXT_AREA2_EN_W"
  />

  <field
     name="TEXT_AREA2_ST_W"
     access="RO"
     lsb="16"
     width="14"
     default="0x0"
     description="
       TEXT_AREA2_ST_W"
  />

</register>

<register
   name="SPA_TEXT_AREA2_H_REG"
   offset="0x800"
   description="
     "
>

  <field
     name="TEXT_AREA2_EN_H"
     access="RO"
     lsb="0"
     width="14"
     default="0x0"
     description="
       TEXT_AREA2_EN_H"
  />

  <field
     name="TEXT_AREA2_ST_H"
     access="RO"
     lsb="16"
     width="14"
     default="0x0"
     description="
       TEXT_AREA2_ST_H"
  />

</register>

<register
   name="SPA_TEXT_AREA3_W_REG"
   offset="0x804"
   description="
     "
>

  <field
     name="TEXT_AREA3_EN_W"
     access="RO"
     lsb="0"
     width="14"
     default="0x0"
     description="
       TEXT_AREA3_EN_W"
  />

  <field
     name="TEXT_AREA3_ST_W"
     access="RO"
     lsb="16"
     width="14"
     default="0x0"
     description="
       TEXT_AREA3_ST_W"
  />

</register>

<register
   name="SPA_TEXT_AREA3_H_REG"
   offset="0x808"
   description="
     "
>

  <field
     name="TEXT_AREA3_EN_H"
     access="RO"
     lsb="0"
     width="14"
     default="0x0"
     description="
       TEXT_AREA3_EN_H"
  />

  <field
     name="TEXT_AREA3_ST_H"
     access="RO"
     lsb="16"
     width="14"
     default="0x0"
     description="
       TEXT_AREA3_ST_H"
  />

</register>



<register
   name="SPA_ABS_PRE_SCAN_LINE_REG"
   offset="0x840"
   description="
     Detection"
>

  <field
     name="ABS_PRE_SCAN_LINE"
     access="RW"
     lsb="0"
     width="14"
     default="0x78"
     description="
       Pre Scan Position. Length from ABS_PRE_SCAN_START. Vertical BG detecting area. Dependent on band size"
  />

</register>

<register
   name="SPA_ABS_PRE_SCAN_IWIN_REG"
   offset="0x844"
   description="
     "
>

  <field
     name="ABS_IWIN_END"
     access="RW"
     lsb="0"
     width="14"
     default="0xfa0"
     description="
       Horizontal ending point of BG detecting area. Recommended to be less than Width."
  />

  <field
     name="ABS_IWIN_START"
     access="RW"
     lsb="16"
     width="14"
     default="0x3e8"
     description="
       Horizontal starting point of BG detecting area. Recommended to be more than 0."
  />

</register>

<register
   name="SPA_ABS_TH_REG"
   offset="0x848"
   description="
     Detection"
>

  <field
     name="ABS_WHITE_TH"
     access="RW"
     lsb="0"
     width="8"
     default="0xff"
     description="
       White threshold to set exception of background level counting (0~255)"
  />

  <field
     name="ABS_BLACK_TH"
     access="RW"
     lsb="8"
     width="8"
     default="0x80"
     description="
       To omit counting pixels too dark.(0~255)"
  />

  <field
     name="ABS_NOISE_REM"
     access="RW"
     lsb="16"
     width="1"
     default="0x1"
     description="
       To omit noise such as edge features. (1:ON/0:OFF)"
  />

</register>

<register
   name="SPA_ABS_VALID_PERCENTAGE_REG"
   offset="0x84C"
   description="
     Block detection threshold"
>

  <field
     name="ABS_VALID_PERCENTAGE"
     access="RW"
     lsb="0"
     width="7"
     default="0x21"
     description="
       To verify if current block is valid or not."
  />

</register>

<register
   name="SPA_ABS_BK_STD_TH_REG"
   offset="0x850"
   description="
     Threshold to check uniformity of BG. "
>

  <field
     name="ABS_BK_STD_TH"
     access="RW"
     lsb="0"
     width="8"
     default="0x32"
     description="
       The lower the tighter condition. (0~255)"
  />

</register>

<register
   name="SPA_ABS_SIGMA_REG"
   offset="0x854"
   description="
     Sigma to decide peak range."
>

  <field
     name="ABS_PERCENTAGE"
     access="RW"
     lsb="0"
     width="7"
     default="0x44"
     description="
       Percentage threshold to verify if peak range has most pixels in histogram. The higher percent, the tighter condition. (0~100)"
  />

  <field
     name="ABS_DETECT_SIGMA"
     access="RW"
     lsb="8"
     width="6"
     default="0x4"
     description="
       The lower the tighter condition. Used to decide BG. (0~63)"
  />

  <field
     name="ABS_CONFID_SIGMA"
     access="RW"
     lsb="16"
     width="6"
     default="0x2"
     description="
       The lower the tighter condition. Used to generate ABS Table. (0~63)"
  />

</register>

<register
   name="SPA_ABS_BG_BACKUP_REG"
   offset="0x858"
   description="
     Backup option to deal with detection fail case."
>

  <field
     name="ABS_BG_BACKUP_EN"
     access="RW"
     lsb="0"
     width="1"
     default="0x1"
     description="
       If ON, take brightest level into BG detection result."
  />

  <field
     name="ABS_BG_BACKUP_TH"
     access="RW"
     lsb="4"
     width="8"
     default="0x2d"
     description="
       no. of Histogram bin, Threshold to keep backup result bright enough. (0~255)"
  />

</register>

<register
   name="SPA_ABS_COLOR_EXCEPTION_REG"
   offset="0x85C"
   description="
     To prevent BG suppresion on Colored Background"
>

  <field
     name="ABS_COLOR_EXCEPTION"
     access="RW"
     lsb="0"
     width="1"
     default="0x1"
     description="
       To prevent BG suppresion on Colored Background (ON/OFF)
       It shall be enabled only if 3-ch mode."
  />

  <field
     name="ABS_COLOR_TH2"
     access="RW"
     lsb="8"
     width="8"
     default="0x94"
     description="
       Upper Threshold of CBCR (0~255)"
  />

  <field
     name="ABS_COLOR_TH1"
     access="RW"
     lsb="16"
     width="8"
     default="0x6c"
     description="
       Lower Threshold of CBCR (0~255)"
  />

</register>

<register
   name="SPA_ABS_TOP_BG_LEVEL_REG"
   offset="0x860"
   description="
     Detection"
>

  <field
     name="ABS_TOP_BG_LEVEL"
     access="RO"
     lsb="0"
     width="8"
     default="0xff"
     description="
       Calculated background level result"
  />

  <field
     name="ABS_MAX_CB"
     access="RO"
     lsb="8"
     width="8"
     default="0x80"
     description="
       CB max level"
  />

  <field
     name="ABS_MAX_CR"
     access="RO"
     lsb="16"
     width="8"
     default="0x80"
     description="
       CR max level"
  />

</register>

<register
   name="SPA_ABS_TOP_PEAK_CONFIDENCE_REG"
   offset="0x864"
   description="
     Detection"
>

  <field
     name="ABS_TOP_PEAK_CONFIDENCE"
     access="RO"
     lsb="0"
     width="7"
     default="0x0"
     description="
       Confidence level calculated from ABS_COFID_SIGMA. Used in Table Generation."
  />

  <field
     name="ABS_SUCCESS"
     access="RO"
     lsb="8"
     width="1"
     default="0x1"
     description="
       Detection fail alarm used to decide background clipping level (use default clipping, if detection failed)
       0: Fail
       1: Success"
  />

</register>

<register
   name="SPA_ABS_PRE_SCAN_START_REG"
   offset="0x868"
   description="
     "
>

  <field
     name="ABS_PRE_SCAN_START"
     access="RW"
     lsb="0"
     width="14"
     default="0x78"
     description="
       Pre Scan Position. Start position of vertical BG detecting area. Dependent on band size"
  />

</register>



<register
   name="SPA_MAD_PRE_SCAN_LINE_REG"
   offset="0x880"
   description="
     Detection"
>

  <field
     name="MAD_PRE_SCAN_LINE"
     access="RW"
     lsb="0"
     width="14"
     default="0x78"
     description="
       Pre Scan Position. Length from MAD_PRE_SCAN_START. Vertical BG detecting area. Dependent on band size
       MAD_PRE_SCAN_LINE &gt; MAD_PRE_SCAN_START"
  />

</register>

<register
   name="SPA_MAD_PRE_SCAN_IWIN_REG"
   offset="0x884"
   description="
     "
>

  <field
     name="MAD_IWIN_END"
     access="RW"
     lsb="0"
     width="14"
     default="0xfa0"
     description="
       Horizontal ending point of BG detecting area. Recommended to be less than Width.
       MAD_IWIN_END &gt; MAD_IWIN_START"
  />

  <field
     name="MAD_IWIN_START"
     access="RW"
     lsb="16"
     width="14"
     default="0x3e8"
     description="
       Horizontal starting point of BG detecting area. Recommended to be more than 0."
  />

</register>

<register
   name="SPA_MAD_TH_REG"
   offset="0x888"
   description="
     Detection"
>

  <field
     name="MAD_WHITE_TH"
     access="RW"
     lsb="0"
     width="8"
     default="0xff"
     description="
       White threshold to set exception of background level counting (0~255)
       MAD_WHITE_TH &gt; MAD_BLACK_TH"
  />

  <field
     name="MAD_BLACK_TH"
     access="RW"
     lsb="8"
     width="8"
     default="0x80"
     description="
       To omit counting pixels too dark.(0~255)"
  />

  <field
     name="MAD_NOISE_REM"
     access="RW"
     lsb="16"
     width="1"
     default="0x1"
     description="
       To omit noise such as edge features. (1:ON/0:OFF)"
  />

</register>

<register
   name="SPA_MAD_VALID_PERCENTAGE_REG"
   offset="0x88C"
   description="
     Block detection threshold"
>

  <field
     name="MAD_VALID_PERCENTAGE"
     access="RW"
     lsb="0"
     width="7"
     default="0x21"
     description="
       To verify if current block is valid or not.
       MAD_VALID_PERCENTAGE &lt; or = 100 (0~100)"
  />

</register>

<register
   name="SPA_MAD_BK_STD_TH_REG"
   offset="0x890"
   description="
     Threshold to check uniformity of BG. "
>

  <field
     name="MAD_BK_STD_TH"
     access="RW"
     lsb="0"
     width="8"
     default="0x32"
     description="
       The lower the tighter condition. (0~255)"
  />

</register>

<register
   name="SPA_MAD_SIGMA_REG"
   offset="0x894"
   description="
     Sigma to decide peak range."
>

  <field
     name="MAD_PERCENTAGE"
     access="RW"
     lsb="0"
     width="7"
     default="0x44"
     description="
       Percentage threshold to verify if peak range has most pixels in histogram. The higher percent, the tighter condition. (0~100)"
  />

  <field
     name="MAD_DETECT_SIGMA"
     access="RW"
     lsb="8"
     width="6"
     default="0x4"
     description="
       The lower the tighter condition. Used to decide BG. (0~63)"
  />

  <field
     name="MAD_CONFID_SIGMA"
     access="RW"
     lsb="16"
     width="6"
     default="0x2"
     description="
       The lower the tighter condition. Used to generate MAD Table. (0~63)"
  />

</register>

<register
   name="SPA_MAD_BG_BACKUP_REG"
   offset="0x898"
   description="
     Backup option to deal with detection fail case."
>

  <field
     name="MAD_BG_BACKUP_EN"
     access="RW"
     lsb="0"
     width="1"
     default="0x1"
     description="
       If ON, take brightest level into BG detection result."
  />

  <field
     name="MAD_BG_BACKUP_TH"
     access="RW"
     lsb="4"
     width="8"
     default="0x2d"
     description="
       no. of Histogram bin, Threshold to keep backup result bright enough. (0~255)"
  />

</register>

<register
   name="SPA_MAD_COLOR_EXCEPTION_REG"
   offset="0x89C"
   description="
     To prevent BG suppresion on Colored Background"
>

  <field
     name="MAD_COLOR_EXCEPTION"
     access="RW"
     lsb="0"
     width="1"
     default="0x1"
     description="
       To prevent BG suppresion on Colored Background (ON/OFF)
       It shall be enabled only if 3-ch mode."
  />

  <field
     name="MAD_COLOR_TH2"
     access="RW"
     lsb="8"
     width="8"
     default="0x94"
     description="
       Upper Threshold of CBCR (0~255)
       MAD_COLOR_TH2 &gt; MAD_COLOR_TH1"
  />

  <field
     name="MAD_COLOR_TH1"
     access="RW"
     lsb="16"
     width="8"
     default="0x6c"
     description="
       Lower Threshold of CBCR (0~255)"
  />

</register>

<register
   name="SPA_MAD_TOP_BG_LEVEL_REG"
   offset="0x8A0"
   description="
     Detection"
>

  <field
     name="MAD_TOP_BG_LEVEL"
     access="RO"
     lsb="0"
     width="8"
     default="0xff"
     description="
       Calculated background level result
       MAD_TOP_BG_LEVEL &gt; MAD_MAX_CR &amp; MAD_TOP_BG_LEVEL &gt; MAD_MAX_CB"
  />

  <field
     name="MAD_MAX_CB"
     access="RO"
     lsb="8"
     width="8"
     default="0x80"
     description="
       CB max level"
  />

  <field
     name="MAD_MAX_CR"
     access="RO"
     lsb="16"
     width="8"
     default="0x80"
     description="
       CR max level"
  />

</register>

<register
   name="SPA_MAD_TOP_PEAK_CONFIDENCE_REG"
   offset="0x8A4"
   description="
     Detection"
>

  <field
     name="MAD_TOP_PEAK_CONFIDENCE"
     access="RO"
     lsb="0"
     width="7"
     default="0x0"
     description="
       Confidence level calculated from MAD_COFID_SIGMA. Used in Table Generation."
  />

  <field
     name="MAD_SUCCESS"
     access="RO"
     lsb="8"
     width="1"
     default="0x1"
     description="
       Detection fail alarm used to decide background clipping level (use default clipping, if detection failed)
       0: Fail
       1: Success"
  />

</register>

<register
   name="SPA_MAD_PRE_SCAN_START_REG"
   offset="0x8A8"
   description="
     "
>

  <field
     name="MAD_PRE_SCAN_START"
     access="RW"
     lsb="0"
     width="14"
     default="0x78"
     description="
       Pre Scan Position. Start position of vertical BG detecting area. Dependent on band size"
  />

</register>



<register
   name="SPA_NEWABSD_SCAN_RANGE_REG"
   offset="0x8C0"
   description="
     Detection"
>

  <field
     name="ABS_PRE_SCAN_LINE"
     access="RW"
     lsb="0"
     width="14"
     default="0x2710"
     description="
       Pre Scan Position. Length from ABS_PRE_SCAN_START. Vertical BG detecting area. Dependent on band size"
  />

  <field
     name="ABS_PRE_SCAN_START"
     access="RW"
     lsb="16"
     width="14"
     default="0x0"
     description="
       Pre Scan Position. Start position of vertical BG detecting area. Dependent on band size"
  />

</register>

<register
   name="SPA_NEWABSD_PRE_SCAN_IWIN_REG"
   offset="0x8C4"
   description="
     "
>

  <field
     name="ABS_IWIN_END"
     access="RW"
     lsb="0"
     width="14"
     default="0x2710"
     description="
       Horizontal ending point of BG detecting area. Recommended to be less than Width.
       ABS_IWIN_START &lt; ABS_IWIN_END"
  />

  <field
     name="ABS_IWIN_START"
     access="RW"
     lsb="16"
     width="14"
     default="0x00"
     description="
       ABS_IWIN_START &lt; ABS_IWIN_END"
  />

</register>

<register
   name="SPA_NEWABSD_CHOMA_TH_REG"
   offset="0x8C8"
   description="
     "
>

  <field
     name="COLOR_RIDGE_TH"
     access="RW"
     lsb="0"
     width="8"
     default="0x03"
     description="
       not '0', Parameter to determin LEFT/RIGHT boundary in histogram"
  />

  <field
     name="GRAY_RIDGE_TH"
     access="RW"
     lsb="8"
     width="8"
     default="0x03"
     description="
       not '0', Parameter to determin LEFT/RIGHT boundary in histogram"
  />

  <field
     name="CHROMA_TH"
     access="RW"
     lsb="16"
     width="8"
     default="0x0a"
     description="
       Parameter to classify Color Pixel and Gray pixel.  Chroma Th(128)^2 range is ( 0 ~ 16383)"
  />

</register>

<register
   name="SPA_NEWABSD_LIMIT_REG"
   offset="0x8CC"
   description="
     "
>

  <field
     name="RIGHT_LIMIT"
     access="RW"
     lsb="0"
     width="8"
     default="0xFF"
     description="
       LEFT_LIMIT &lt; RIGHT_LIMIT, right Range of  histogram peak"
  />

  <field
     name="LEFT_LIMIT"
     access="RW"
     lsb="8"
     width="8"
     default="0x80"
     description="
       LEFT_LIMIT &lt; RIGHT_LIMIT, left Range of  histogram peak"
  />

</register>

<register
   name="SPA_NEWABSD_HISTO_PEAK_REG"
   offset="0x8D0"
   description="
     "
>

  <field
     name="HISTO_COLOR_PEAK"
     access="RO"
     lsb="0"
     width="8"
     default="0xF0"
     description="
       HISTO_COLOR_LEFT &lt; HISTO_COLOR &lt; HISTO_COLOR_RIGHT,  Color histogram Maxx"
  />

  <field
     name="HISTO_GRAY_PEAK"
     access="RO"
     lsb="8"
     width="8"
     default="0xF0"
     description="
       HISTO_GRAY_LEFT &lt; HISTO_GRAY_PEAK &lt; HISTO_GRAY_RIGHT, Gray  histogram Max"
  />

</register>

<register
   name="SPA_NEWABSD_HISTO_LEFT_REG"
   offset="0x8D4"
   description="
     "
>

  <field
     name="HISTO_COLOR_LEFT"
     access="RO"
     lsb="0"
     width="8"
     default="0xE6"
     description="
       HISTO_COLOR_LEFT &lt; HISTO_COLOR &lt; HISTO_COLOR_RIGHT, determined left boundary in Histogram"
  />

  <field
     name="HISTO_GRAY_LEFT"
     access="RO"
     lsb="8"
     width="8"
     default="0xE6"
     description="
       HISTO_GRAY_LEFT &lt; HISTO_GRAY_PEAK &lt; HISTO_GRAY_RIGHT, determined left boundary in Histogram"
  />

</register>

<register
   name="SPA_NEWABSD_HISTO_RIGHT_REG"
   offset="0x8D8"
   description="
     "
>

  <field
     name="HISTO_COLOR_RIGHT"
     access="RO"
     lsb="0"
     width="8"
     default="0xFA"
     description="
       HISTO_COLOR_LEFT &lt; HISTO_COLOR &lt; HISTO_COLOR_RIGHT, determined right boundary in Histogram"
  />

  <field
     name="HISTO_GRAY_RIGHT"
     access="RO"
     lsb="8"
     width="8"
     default="0xFA"
     description="
       HISTO_GRAY_LEFT &lt; HISTO_GRAY_PEAK &lt; HISTO_GRAY_RIGHT, determined right boundary in Histogram"
  />

</register>

<register
   name="SPA_NEWABSD_RESULT_REG"
   offset="0x8DC"
   description="
     "
>

  <field
     name="PAPER_COLOR_FLAG"
     access="RO"
     lsb="0"
     width="1"
     default="0x0"
     description="
       Color background is 1, Gray background is 0"
  />

  <field
     name="MEM_READ_STAT"
     access="RO"
     lsb="8"
     width="4"
     default="0x0"
     description="
       It field has 'd10 if nABSD has terminated nomally"
  />

</register>



<register
   name="SPA_CLA_CON1_REG"
   offset="0x900"
   description="
     Classifier Control"
>

  <field
     name="HLCOUNT_MAXTH1"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="HLCOUNT_MAXTH2"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="HLCOUNT_DIFFTH1"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="HLCOUNT_DIFFTH2"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_CLA_CON2_REG"
   offset="0x904"
   description="
     Classifier Control"
>

  <field
     name="HLGRAY_DIFFTH"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ContentsSizeTh"
     access="RW"
     lsb="8"
     width="11"
     default="0x0"
     description="
       Contents Size Threshold"
  />

</register>

<register
   name="SPA_TOTAL_BIN_CNT_REG"
   offset="0x908"
   description="
     Not white pixel count"
>

  <field
     name="TOTAL_BIN_CNT"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       Not white pixel count"
  />

</register>

<register
   name="SPA_HL_RANGE2_REG"
   offset="0x90C"
   description="
     "
>

  <field
     name="HL_RANGE2"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_HL_COLOR2_REG"
   offset="0x910"
   description="
     "
>

  <field
     name="HL_COLOR2"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_BTEXT_CNT_REG"
   offset="0x914"
   description="
     Black Text Count"
>

  <field
     name="BTEXT_CNT"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       Black Text Count"
  />

</register>

<register
   name="SPA_TEXT_CNT_REG"
   offset="0x918"
   description="
     Text Count"
>

  <field
     name="TEXT_CNT"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       Text Count"
  />

</register>

<register
   name="SPA_HT_CNT_REG"
   offset="0x91C"
   description="
     Halftone Count"
>

  <field
     name="HT_CNT"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       Halftone Count"
  />

</register>

<register
   name="SPA_EDGE_CNT_REG"
   offset="0x920"
   description="
     Edge Count"
>

  <field
     name="EDGE_CNT"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       Edge Count"
  />

</register>

<register
   name="SPA_WHITE_CNT_REG"
   offset="0x924"
   description="
     White Count"
>

  <field
     name="WHITE_CNT"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       White Count"
  />

</register>

<register
   name="SPA_CONTONE_CNT_REG"
   offset="0x928"
   description="
     Contone Count"
>

  <field
     name="CONTONE_CNT"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       Contone Count"
  />

</register>

<register
   name="SPA_WHITE_WO_TEXT_CNT_REG"
   offset="0x92C"
   description="
     "
>

  <field
     name="WHITE_WO_TEXT_CNT"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       White without Text Count"
  />

</register>

<register
   name="SPA_WHITE_WO_HT_TEXT_CNT_REG"
   offset="0x930"
   description="
     "
>

  <field
     name="WHITE_WO_HT_TEXT_CNT"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       White without Halftone and Text Count"
  />

</register>

<register
   name="SPA_CONTENT_SIZE_REG"
   offset="0x934"
   description="
     "
>

  <field
     name="ContentSizeW"
     access="RO"
     lsb="0"
     width="14"
     default="0x0"
     description="
       Contents Width"
  />

  <field
     name="ContentSizeH"
     access="RO"
     lsb="16"
     width="14"
     default="0x0"
     description="
       Contents Height"
  />

</register>



















<register
   name="SPA_MARGIN1_REG"
   offset="0x980"
   description="
     "
>

  <field
     name="BOTTOM_MARGIN"
     access="RW"
     lsb="0"
     width="16"
     default="0x0"
     description="
       PageBoundaryBottomMargin"
  />

  <field
     name="TOP_MARGIN"
     access="RW"
     lsb="16"
     width="16"
     default="0x0"
     description="
       PageBoundaryTopMargin"
  />

</register>

<register
   name="SPA_MARGIN2_REG"
   offset="0x984"
   description="
     "
>

  <field
     name="RIGHT_MARGIN"
     access="RW"
     lsb="0"
     width="16"
     default="0x0"
     description="
       PageBoundaryRightMargin"
  />

  <field
     name="LEFT_MARGIN"
     access="RW"
     lsb="16"
     width="16"
     default="0x0"
     description="
       PageBoundaryLeftMargin"
  />

</register>

<register
   name="SPA_TH1_REG"
   offset="0x988"
   description="
     "
>

  <field
     name="HIGH_TH_MAX1"
     access="RW"
     lsb="0"
     width="10"
     default="0x1"
     description="
       HighThreshold max1 value
       HIGH_TH_MAX1 &gt; (LOW_TH_MIN1+10)"
  />

  <field
     name="LOW_TH_MIN1"
     access="RW"
     lsb="16"
     width="10"
     default="0x1"
     description="
       LowThreshold min1 value"
  />

</register>

<register
   name="SPA_TH2_REG"
   offset="0x98C"
   description="
     "
>

  <field
     name="HIGH_TH_MAX2"
     access="RW"
     lsb="0"
     width="10"
     default="0x1"
     description="
       HighThreshold max2 value
       HIGH_TH_MAX2 &gt; (LOW_TH_MIN2+10)"
  />

  <field
     name="LOW_TH_MIN2"
     access="RW"
     lsb="16"
     width="10"
     default="0x1"
     description="
       LowThreshold min2 value"
  />

</register>

<register
   name="SPA_HLIGHT_SEL_EN_REG"
   offset="0x990"
   description="
     "
>

  <field
     name="HLIGHT_SEL_EN"
     access="RW"
     lsb="0"
     width="1"
     default="0x0"
     description="
       Hightlight_select_en"
  />

</register>

<register
   name="SPA_AVG_TH_REG"
   offset="0x994"
   description="
     "
>

  <field
     name="AVG_TH"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       AvgThresholding
       AVG_TH &gt; 100"
  />

</register>

<register
   name="SPA_HISTO_WIN_VAL_REG"
   offset="0x998"
   description="
     "
>

  <field
     name="HISTCR_WIN_VAL_HIGH"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       HistCrWindowValueHigh
       HISTCR_WIN_VAL_LOW &lt; HISTCR_VAL_HIGH &lt; 180"
  />

  <field
     name="HISTCR_WIN_VAL_LOW"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       HistCrWindowValueLow
       HISTCR_WIN_VAL_LOW &gt; 100"
  />

  <field
     name="HISTCB_WIN_VAL_HIGH"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       HistCbWindowValueHigh
       HISTCB_WIN_VAL_LOW &lt; HISTCB_VAL_HIGH &lt; 180"
  />

  <field
     name="HISTCB_WIN_VAL_LOW"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       HistCbWindowValueLow
       HISTCB_WIN_VAL_LOW &gt; 100"
  />

</register>

<register
   name="SPA_RATIO_TH_REG"
   offset="0x99C"
   description="
     "
>

  <field
     name="RATIO_TH_CR"
     access="RW"
     lsb="0"
     width="10"
     default="0x1"
     description="
       CrRatiothresholding"
  />

  <field
     name="RATIO_TH_CB"
     access="RW"
     lsb="16"
     width="10"
     default="0x1"
     description="
       CbRatiothresholding"
  />

</register>

<register
   name="SPA_LIMIT_TH_REG"
   offset="0x9A0"
   description="
     "
>

  <field
     name="LIMIT_TH_MAX"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       MaxLimitThresholding
       LIMIT_TH_MAX &gt; 180"
  />

  <field
     name="LIMIT_TH_MIN"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       MinLimitThresholding
       LIMIT_TH_MIN &lt; 150"
  />

</register>

<register
   name="SPA_BRIGHT_STRETCH_OFFSET_REG"
   offset="0x9A4"
   description="
     "
>

  <field
     name="STRETCH_OFFSET"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       StrectchingOffset
       STRETCH_OFFSET &lt; 20"
  />

  <field
     name="BRIGHT_TH"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       BrightnessThresholding"
  />

  <field
     name="BRIGHT_EN"
     access="RW"
     lsb="16"
     width="1"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACB_TH1_REG"
   offset="0x9A8"
   description="
     "
>

  <field
     name="ACB_GRAY_RIDGE"
     access="RW"
     lsb="0"
     width="6"
     default="0x0"
     description="
       "
  />

  <field
     name="ACB_PEAK_RATIO_TH"
     access="RW"
     lsb="8"
     width="10"
     default="0x1"
     description="
       "
  />

</register>

<register
   name="SPA_ACB_TH2_REG"
   offset="0x9AC"
   description="
     "
>

  <field
     name="ACB_RIGHT_LIMIT"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       (ACB_LEFT_LIMIT+3) &lt; ACB_RIGHT_LIMIT"
  />

  <field
     name="ACB_LEFT_LIMIT"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_OBJECT_TH_REG"
   offset="0x9B0"
   description="
     "
>

  <field
     name="OBJ_AREA_TH"
     access="RW"
     lsb="0"
     width="4"
     default="0x0"
     description="
       "
  />

  <field
     name="OBJ_INDEX_TH"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       If This field has 'd255, ACBD don't refer to ACS result"
  />

</register>

<register
   name="SPA_ACBD_RESULT1_REG"
   offset="0x9B4"
   description="
     "
>

  <field
     name="BRIGHT_OFFSET"
     access="RO"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="FINAL_MAX"
     access="RO"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="FINAL_MIN"
     access="RO"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACBD_RESULT2_REG"
   offset="0x9B8"
   description="
     "
>

  <field
     name="PEAK_ID"
     access="RO"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ANKER_POINT"
     access="RO"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="MEM_READ_STAT"
     access="RO"
     lsb="16"
     width="4"
     default="0x0"
     description="
       It has 'd11 after normal termination"
  />

</register>

<register
   name="SPA_ACBD_ACSREFON_REG"
   offset="0x9BC"
   description="
     "
>

  <field
     name="ACS_REF_ON"
     access="RW"
     lsb="0"
     width="1"
     default="0x0"
     description="
       This bit shall be 0 if image is mono or ACS_EN is 0"
  />

</register>

<register
   name="SPA_ACS_CON_REG"
   offset="0x9C0"
   description="
     "
>

  <field
     name="ACS_SATAUTO_EN"
     access="RW"
     lsb="0"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_HALFAUTO_EN"
     access="RW"
     lsb="1"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_AUTO_EN"
     access="RW"
     lsb="2"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_MARK_EN"
     access="RW"
     lsb="3"
     width="1"
     default="0x0"
     description="
       Mark Area processing Enable"
  />

  <field
     name="ACS_HISTO_EN"
     access="RW"
     lsb="4"
     width="1"
     default="0x1"
     description="
       For Debugging, Not listed in MODULE_INFO
       1: ACS HW stores histogram in ACS SRAM - Default
       0: No store"
  />

  <field
     name="ACS_RANGE_REAL_IMAGE"
     access="RW"
     lsb="7"
     width="1"
     default="0x0"
     description="
       (Hidden )
       If this bit has
        0, ACS operation inclues real image and padding in LAST BAND / RIGHT BLOCK
        1, ACS operation inclues real image in LAST BAND / RIGHT BLOCK"
  />

  <field
     name="ACS_BLOCK_SIZE_X"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       // 8, 16, 32, 64, 128"
  />

  <field
     name="ACS_BLOCK_SIZE_Y"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       // 8, 16, 32, 64, 128"
  />

  <field
     name="ACS_WHITE_TH"
     access="RW"
     lsb="24"
     width="8"
     default="0xE6"
     description="
       White threshold used to omit block number counting if block is white"
  />

</register>

<register
   name="SPA_ACS_MARK_POS_UPPER_REG"
   offset="0x9C4"
   description="
     "
>

  <field
     name="ACS_MARK_UPPER"
     access="RW"
     lsb="0"
     width="17"
     default="0x0"
     description="
       If ACS_MARK_EN is ON, ACS_MARK_UPPER is refered
       Else, IMAGE WIDTH/HEIGH will be refered"
  />

</register>

<register
   name="SPA_ACS_MARK_POS_LOWER_REG"
   offset="0x9C8"
   description="
     "
>

  <field
     name="ACS_MARK_LOWER"
     access="RW"
     lsb="0"
     width="17"
     default="0x1ffff"
     description="
       If ACS_MARK_EN is ON, ACS_MARK_UPPER is refered
       Else, IMAGE WIDTH/HEIGH will be refered"
  />

</register>

<register
   name="SPA_ACS_MARK_POS_LEFT_REG"
   offset="0x9CC"
   description="
     "
>

  <field
     name="ACS_MARK_LEFT"
     access="RW"
     lsb="0"
     width="17"
     default="0x0"
     description="
       If ACS_MARK_EN is ON, ACS_MARK_UPPER is refered
       Else, IMAGE WIDTH/HEIGH will be refered"
  />

</register>

<register
   name="SPA_ACS_MARK_POS_RIGHT_REG"
   offset="0x9D0"
   description="
     "
>

  <field
     name="ACS_MARK_RIGHT"
     access="RW"
     lsb="0"
     width="17"
     default="0x1ffff"
     description="
       If ACS_MARK_EN is ON, ACS_MARK_UPPER is refered
       Else, IMAGE WIDTH/HEIGH will be refered"
  />

</register>

<register
   name="SPA_ACS_SATURATION_TH_REG"
   offset="0x9D4"
   description="
     "
>

  <field
     name="ACS_SATURATION_BLOCK_TH"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_SATURATION_PXL_TH"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_HT_TH_REG"
   offset="0x9D8"
   description="
     "
>

  <field
     name="ACS_PUREHALFTONE_CNT"
     access="RW"
     lsb="0"
     width="15"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_HALFTONE_CNT"
     access="RW"
     lsb="16"
     width="15"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CBMAX1_REG"
   offset="0x9DC"
   description="
     "
>

  <field
     name="ACS_CB_MAX_03"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MAX_02"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MAX_01"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MAX_00"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CBMAX2_REG"
   offset="0x9E0"
   description="
     "
>

  <field
     name="ACS_CB_MAX_07"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MAX_06"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MAX_05"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MAX_04"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CBMAX3_REG"
   offset="0x9E4"
   description="
     "
>

  <field
     name="ACS_CB_MAX_11"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MAX_10"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MAX_09"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MAX_08"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CBMAX4_REG"
   offset="0x9E8"
   description="
     "
>

  <field
     name="ACS_CB_MAX_15"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MAX_14"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MAX_13"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MAX_12"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CBMIN1_REG"
   offset="0x9EC"
   description="
     "
>

  <field
     name="ACS_CB_MIN_03"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MIN_02"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MIN_01"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MIN_00"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CBMIN2_REG"
   offset="0x9F0"
   description="
     "
>

  <field
     name="ACS_CB_MIN_07"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MIN_06"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MIN_05"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MIN_04"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CBMIN3_REG"
   offset="0x9F4"
   description="
     "
>

  <field
     name="ACS_CB_MIN_11"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MIN_10"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MIN_09"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MIN_08"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CBMIN4_REG"
   offset="0x9F8"
   description="
     "
>

  <field
     name="ACS_CB_MIN_15"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MIN_14"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MIN_13"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MIN_12"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CRMAX1_REG"
   offset="0x9FC"
   description="
     "
>

  <field
     name="ACS_CR_MAX_03"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MAX_02"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MAX_01"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MAX_00"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CRMAX2_REG"
   offset="0xA00"
   description="
     "
>

  <field
     name="ACS_CR_MAX_07"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MAX_06"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MAX_05"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MAX_04"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CRMAX3_REG"
   offset="0xA04"
   description="
     "
>

  <field
     name="ACS_CR_MAX_11"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MAX_10"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MAX_09"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MAX_08"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CRMAX4_REG"
   offset="0xA08"
   description="
     "
>

  <field
     name="ACS_CR_MAX_15"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MAX_14"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MAX_13"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MAX_12"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CRMIN1_REG"
   offset="0xA0C"
   description="
     "
>

  <field
     name="ACS_CR_MIN_03"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MIN_02"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MIN_01"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MIN_00"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CRMIN2_REG"
   offset="0xA10"
   description="
     "
>

  <field
     name="ACS_CR_MIN_07"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MIN_06"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MIN_05"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MIN_04"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CRMIN3_REG"
   offset="0xA14"
   description="
     "
>

  <field
     name="ACS_CR_MIN_11"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MIN_10"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MIN_09"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MIN_08"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CRMIN4_REG"
   offset="0xA18"
   description="
     "
>

  <field
     name="ACS_CR_MIN_15"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MIN_14"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MIN_13"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MIN_12"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CBMAXH1_REG"
   offset="0xA1C"
   description="
     "
>

  <field
     name="ACS_CB_MAXH_03"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MAXH_02"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MAXH_01"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MAXH_00"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CBMAXH2_REG"
   offset="0xA20"
   description="
     "
>

  <field
     name="ACS_CB_MAXH_07"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MAXH_06"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MAXH_05"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MAXH_04"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CBMAXH3_REG"
   offset="0xA24"
   description="
     "
>

  <field
     name="ACS_CB_MAXH_11"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MAXH_10"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MAXH_09"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MAXH_08"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CBMAXH4_REG"
   offset="0xA28"
   description="
     "
>

  <field
     name="ACS_CB_MAXH_15"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MAXH_14"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MAXH_13"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MAXH_12"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CBMINH1_REG"
   offset="0xA2C"
   description="
     "
>

  <field
     name="ACS_CB_MINH_03"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MINH_02"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MINH_01"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MINH_00"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CBMINH2_REG"
   offset="0xA30"
   description="
     "
>

  <field
     name="ACS_CB_MINH_07"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MINH_06"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MINH_05"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MINH_04"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CBMINH3_REG"
   offset="0xA34"
   description="
     "
>

  <field
     name="ACS_CB_MINH_11"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MINH_10"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MINH_09"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MINH_08"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CBMINH4_REG"
   offset="0xA38"
   description="
     "
>

  <field
     name="ACS_CB_MINH_15"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MINH_14"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MINH_13"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CB_MINH_12"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CRMAXH1_REG"
   offset="0xA3C"
   description="
     "
>

  <field
     name="ACS_CR_MAXH_03"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MAXH_02"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MAXH_01"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MAXH_00"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CRMAXH2_REG"
   offset="0xA40"
   description="
     "
>

  <field
     name="ACS_CR_MAXH_07"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MAXH_06"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MAXH_05"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MAXH_04"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CRMAXH3_REG"
   offset="0xA44"
   description="
     "
>

  <field
     name="ACS_CR_MAXH_11"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MAXH_10"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MAXH_09"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MAXH_08"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CRMAXH4_REG"
   offset="0xA48"
   description="
     "
>

  <field
     name="ACS_CR_MAXH_15"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MAXH_14"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MAXH_13"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MAXH_12"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CRMINH1_REG"
   offset="0xA4C"
   description="
     "
>

  <field
     name="ACS_CR_MINH_03"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MINH_02"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MINH_01"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MINH_00"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CRMINH2_REG"
   offset="0xA50"
   description="
     "
>

  <field
     name="ACS_CR_MINH_07"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MINH_06"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MINH_05"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MINH_04"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CRMINH3_REG"
   offset="0xA54"
   description="
     "
>

  <field
     name="ACS_CR_MINH_11"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MINH_10"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MINH_09"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MINH_08"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CRMINH4_REG"
   offset="0xA58"
   description="
     "
>

  <field
     name="ACS_CR_MINH_15"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MINH_14"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MINH_13"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_CR_MINH_12"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_VALUE_TH_REG"
   offset="0xA5C"
   description="
     "
>

  <field
     name="ACS_VALUE_BLOCK_TH"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_VALUE_PXL_TH"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_TBLK_PAGE_REG"
   offset="0xA60"
   description="
     "
>

  <field
     name="ACS_TBLK_PAGE"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_TBLK_NPAGE_REG"
   offset="0xA64"
   description="
     "
>

  <field
     name="ACS_TBLK_NPAGE"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_CBLK_REG"
   offset="0xA68"
   description="
     "
>

  <field
     name="ACS_CBLK"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_SBLK_PAGE_REG"
   offset="0xA6C"
   description="
     "
>

  <field
     name="ACS_SBLK_PAGE"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_SPXL_BLK_PAGE_REG"
   offset="0xA70"
   description="
     "
>

  <field
     name="ACS_SPXL_BLK_PAGE"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_SPXL_PAGE_REG"
   offset="0xA74"
   description="
     "
>

  <field
     name="ACS_SPXL_PAGE"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_TEXT_PAGE_REG"
   offset="0xA78"
   description="
     "
>

  <field
     name="ACS_TEXT_PAGE"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_HT_PAGE_REG"
   offset="0xA7C"
   description="
     "
>

  <field
     name="ACS_HT_PAGE"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_EDGE_PAGE_REG"
   offset="0xA80"
   description="
     "
>

  <field
     name="ACS_EDGE_PAGE"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>


<register
   name="SPA_AVG_HT_ACS00_REG"
   offset="0xA88"
   description="
     "
>

  <field
     name="AVG_HT_ACS00"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_AVG_HT_ACS01_REG"
   offset="0xA8C"
   description="
     "
>

  <field
     name="AVG_HT_ACS01"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_AVG_HT_ACS02_REG"
   offset="0xA90"
   description="
     "
>

  <field
     name="AVG_HT_ACS02"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_AVG_HT_ACS03_REG"
   offset="0xA94"
   description="
     "
>

  <field
     name="AVG_HT_ACS03"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_AVG_HT_ACS04_REG"
   offset="0xA98"
   description="
     "
>

  <field
     name="AVG_HT_ACS04"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_AVG_HT_ACS05_REG"
   offset="0xA9C"
   description="
     "
>

  <field
     name="AVG_HT_ACS05"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_AVG_HT_ACS06_REG"
   offset="0xAA0"
   description="
     "
>

  <field
     name="AVG_HT_ACS06"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_AVG_HT_ACS07_REG"
   offset="0xAA4"
   description="
     "
>

  <field
     name="AVG_HT_ACS07"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_AVG_HT_ACS08_REG"
   offset="0xAA8"
   description="
     "
>

  <field
     name="AVG_HT_ACS08"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_AVG_HT_ACS09_REG"
   offset="0xAAC"
   description="
     "
>

  <field
     name="AVG_HT_ACS09"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_AVG_HT_ACS10_REG"
   offset="0xAB0"
   description="
     "
>

  <field
     name="AVG_HT_ACS10"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_AVG_HT_ACS11_REG"
   offset="0xAB4"
   description="
     "
>

  <field
     name="AVG_HT_ACS11"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_AVG_HT_ACS12_REG"
   offset="0xAB8"
   description="
     "
>

  <field
     name="AVG_HT_ACS12"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_AVG_HT_ACS13_REG"
   offset="0xABC"
   description="
     "
>

  <field
     name="AVG_HT_ACS13"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_AVG_HT_ACS14_REG"
   offset="0xAC0"
   description="
     "
>

  <field
     name="AVG_HT_ACS14"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_AVG_HT_ACS15_REG"
   offset="0xAC4"
   description="
     "
>

  <field
     name="AVG_HT_ACS15"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_AVG_NHT_ACS00_REG"
   offset="0xAC8"
   description="
     "
>

  <field
     name="AVG_NHT_ACS00"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_AVG_NHT_ACS01_REG"
   offset="0xACC"
   description="
     "
>

  <field
     name="AVG_NHT_ACS01"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_AVG_NHT_ACS02_REG"
   offset="0xAD0"
   description="
     "
>

  <field
     name="AVG_NHT_ACS02"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_AVG_NHT_ACS03_REG"
   offset="0xAD4"
   description="
     "
>

  <field
     name="AVG_NHT_ACS03"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_AVG_NHT_ACS04_REG"
   offset="0xAD8"
   description="
     "
>

  <field
     name="AVG_NHT_ACS04"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_AVG_NHT_ACS05_REG"
   offset="0xADC"
   description="
     "
>

  <field
     name="AVG_NHT_ACS05"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_AVG_NHT_ACS06_REG"
   offset="0xAE0"
   description="
     "
>

  <field
     name="AVG_NHT_ACS06"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_AVG_NHT_ACS07_REG"
   offset="0xAE4"
   description="
     "
>

  <field
     name="AVG_NHT_ACS07"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_AVG_NHT_ACS08_REG"
   offset="0xAE8"
   description="
     "
>

  <field
     name="AVG_NHT_ACS08"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_AVG_NHT_ACS09_REG"
   offset="0xAEC"
   description="
     "
>

  <field
     name="AVG_NHT_ACS09"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_AVG_NHT_ACS10_REG"
   offset="0xAF0"
   description="
     "
>

  <field
     name="AVG_NHT_ACS10"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_AVG_NHT_ACS11_REG"
   offset="0xAF4"
   description="
     "
>

  <field
     name="AVG_NHT_ACS11"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_AVG_NHT_ACS12_REG"
   offset="0xAF8"
   description="
     "
>

  <field
     name="AVG_NHT_ACS12"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_AVG_NHT_ACS13_REG"
   offset="0xAFC"
   description="
     "
>

  <field
     name="AVG_NHT_ACS13"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_AVG_NHT_ACS14_REG"
   offset="0xB00"
   description="
     "
>

  <field
     name="AVG_NHT_ACS14"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_AVG_NHT_ACS15_REG"
   offset="0xB04"
   description="
     "
>

  <field
     name="AVG_NHT_ACS15"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_SATURATION_TH2_REG"
   offset="0xB08"
   description="
     "
>

  <field
     name="ACS_SATURATION_PXL_CNT_TH"
     access="RW"
     lsb="0"
     width="15"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_VALID_RANGE_H_REG"
   offset="0xB0C"
   description="
     "
>

  <field
     name="VALID_BOTTOM"
     access="RO"
     lsb="0"
     width="14"
     default="0x0"
     description="
       "
  />

  <field
     name="VALID_TOP"
     access="RO"
     lsb="16"
     width="14"
     default="0x3FFF"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_VALID_RANGE_W_REG"
   offset="0xB10"
   description="
     "
>

  <field
     name="VALID_RIGHT"
     access="RO"
     lsb="0"
     width="14"
     default="0x0"
     description="
       "
  />

  <field
     name="VALID_LEFT"
     access="RO"
     lsb="16"
     width="14"
     default="0x3FFF"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_V2_CON_REG"
   offset="0xB14"
   description="
     "
>

  <field
     name="ACS_V2_BLOCK_SIZE_X"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       // 8, 16, 32, 64, 128"
  />

  <field
     name="ACS_V2_BLOCK_SIZE_Y"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       // 8, 16, 32, 64, 128"
  />

  <field
     name="ACS_V2_WHITE_TH"
     access="RW"
     lsb="24"
     width="8"
     default="0xE6"
     description="
       White threshold used to omit block number counting if block is white"
  />

</register>

<register
   name="SPA_ACS_V2_SATURATION_TH_REG"
   offset="0xB18"
   description="
     "
>

  <field
     name="ACS_V2_SATURATION_BLOCK_TH"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_V2_SATURATION_PXL_TH"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_V2_SATURATION_TH2_REG"
   offset="0xB1C"
   description="
     "
>

  <field
     name="ACS_V2_SATURATION_TH2"
     access="RW"
     lsb="0"
     width="15"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_V2_HT_TH_REG"
   offset="0xB20"
   description="
     "
>

  <field
     name="ACS_V2_PUREHALFTONE_CNT"
     access="RW"
     lsb="0"
     width="15"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_V2_HALFTONE_CNT"
     access="RW"
     lsb="16"
     width="15"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_V2_VALUE_TH_REG"
   offset="0xB24"
   description="
     "
>

  <field
     name="ACS_V2_VALUE_BLOCK_TH"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="ACS_V2_VALUE_PXL_TH"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_V2_TBLK_PAGE_REG"
   offset="0xB28"
   description="
     "
>

  <field
     name="ACS_V2_TBLK_PAGE"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_V2_TBLK_NPAGE_REG"
   offset="0xB2C"
   description="
     "
>

  <field
     name="ACS_V2_TBLK_NPAGE"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_V2_CBLK_REG"
   offset="0xB30"
   description="
     "
>

  <field
     name="ACS_V2_CBLK"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_V2_SBLK_PAGE_REG"
   offset="0xB34"
   description="
     "
>

  <field
     name="ACS_V2_SBLK_PAGE"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_V2_SPXL_BLK_PAGE_REG"
   offset="0xB38"
   description="
     "
>

  <field
     name="ACS_V2_SPXL_BLK_PAGE"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ACS_V2_SPXL_PAGE_REG"
   offset="0xB3C"
   description="
     "
>

  <field
     name="ACS_V2_SPXL_PAGE"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_BLANK_CON0_REG"
   offset="0xB40"
   description="
     "
>

  <field
     name="BLANK_AUTO_EN"
     access="RW"
     lsb="2"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="BLANK_MARK_EN"
     access="RW"
     lsb="3"
     width="1"
     default="0x0"
     description="
       Mark Area processing Enable"
  />

  <field
     name="BLANK_RANGE_REAL_IMAGE"
     access="RW"
     lsb="7"
     width="1"
     default="0x0"
     description="
       (Hidden )
       If this bit has
        0, ACS operation inclues real image and padding in LAST BAND / RIGHT BLOCK
        1, ACS operation inclues real image in LAST BAND / RIGHT BLOCK"
  />

  <field
     name="BLANK_BLOCK_SIZE_H"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       // 8, 16, 32, 64, 128"
  />

  <field
     name="BLANK_BLOCK_SIZE_V"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       // 8, 15, 30, 60, 120"
  />

</register>

<register
   name="SPA_BLANK_CON1_REG"
   offset="0xB44"
   description="
     "
>

  <field
     name="BLANK_DARKBLK_TH"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="BLANK_CONT_PCT"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_BLANK_MARK_POS_UPPER_REG"
   offset="0xB48"
   description="
     "
>

  <field
     name="BLANK_MARK_UPPER"
     access="RW"
     lsb="0"
     width="17"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_BLANK_MARK_POS_LOWER_REG"
   offset="0xB4C"
   description="
     "
>

  <field
     name="BLANK_MARK_LOWER"
     access="RW"
     lsb="0"
     width="17"
     default="0x1ffff"
     description="
       "
  />

</register>

<register
   name="SPA_BLANK_MARK_POS_LEFT_REG"
   offset="0xB50"
   description="
     "
>

  <field
     name="BLANK_MARK_LEFT"
     access="RW"
     lsb="0"
     width="17"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_BLANK_MARK_POS_RIGHT_REG"
   offset="0xB54"
   description="
     "
>

  <field
     name="BLANK_MARK_RIGHT"
     access="RW"
     lsb="0"
     width="17"
     default="0x1ffff"
     description="
       "
  />

</register>

<register
   name="SPA_BLANK_COLOR_BLK_REG"
   offset="0xB58"
   description="
     "
>

  <field
     name="BLANK_COLORBLOCK_CR_THU"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="BLANK_COLORBLOCK_CR_THL"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="BLANK_COLORBLOCK_CB_THU"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="BLANK_COLORBLOCK_CB_THL"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_BLANK_TOTALBLK_REG"
   offset="0xB5C"
   description="
     "
>

  <field
     name="BLANK_TBLK_PAGE"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_BLANK_CONTBLK_REG"
   offset="0xB60"
   description="
     "
>

  <field
     name="BLANK_CONTBLK_PAGE"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_BLANK_BLANKBLK_REG"
   offset="0xB64"
   description="
     "
>

  <field
     name="BLANK_BLACKBLK_PAGE"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_BLANK_DARKBLK_REG"
   offset="0xB68"
   description="
     "
>

  <field
     name="BLANK_DARKBLK"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_BLANK_COLORBLK_REG"
   offset="0xB6C"
   description="
     "
>

  <field
     name="BLANK_CBLK"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_BLANK_Y_MIN_MAX_REG"
   offset="0xB70"
   description="
     "
>

  <field
     name="BLANK_U_MAX"
     access="RO"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="BLANK_Y_MIN"
     access="RO"
     lsb="8"
     width="8"
     default="0xFF"
     description="
       "
  />

</register>

<register
   name="SPA_BLANK_CB_MIN_MAX_REG"
   offset="0xB74"
   description="
     "
>

  <field
     name="BLANK_CB_MAX"
     access="RO"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="BLANK_CB_MIN"
     access="RO"
     lsb="8"
     width="8"
     default="0xFF"
     description="
       "
  />

</register>

<register
   name="SPA_BLANK_CR_MIN_MAX_REG"
   offset="0xB78"
   description="
     "
>

  <field
     name="BLANK_CR_MAX"
     access="RO"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

  <field
     name="BLANK_CR_MIN"
     access="RO"
     lsb="8"
     width="8"
     default="0xFF"
     description="
       "
  />

</register>


<register
   name="SPA_RC2_OUTIMG_WIDTH_HEIGHT_REG"
   offset="0xB80"
   description="
     "
>

  <field
     name="RC2_OUTIMG_HEIGHT"
     access="RW"
     lsb="0"
     width="8"
     default="0x40"
     description="
       variable values"
  />

  <field
     name="RC2_OUTIMG_WIDTH"
     access="RW"
     lsb="16"
     width="9"
     default="0x80"
     description="
       variable values"
  />

</register>

<register
   name="SPA_RC2_OVERLAP_REG"
   offset="0xB84"
   description="
     "
>

  <field
     name="RC2_OVERLAP"
     access="RW"
     lsb="0"
     width="6"
     default="0x8"
     description="
       fixed value"
  />

  <field
     name="RC2_MASK_IMG_BD"
     access="RW"
     lsb="8"
     width="1"
     default="0x0"
     description="
       hidden spec"
  />

</register>

<register
   name="SPA_RC2_FRAC_REG"
   offset="0xB88"
   description="
     "
>

  <field
     name="RC2_H_FRAC"
     access="RW"
     lsb="0"
     width="12"
     default="0x0"
     description="
       "
  />

  <field
     name="RC2_V_FRAC"
     access="RW"
     lsb="16"
     width="12"
     default="0x0"
     description="
       "
  />

</register>



<register
   name="SPA_BDS_CON_REG"
   offset="0xBC0"
   description="
     "
>

  <field
     name="MIRROR"
     access="RW"
     lsb="0"
     width="1"
     default="0x0"
     description="
       flip image horizontally"
  />

  <field
     name="EDGE_TH"
     access="RW"
     lsb="16"
     width="8"
     default="0xA"
     description="
       threshold value for detecting contents size"
  />

</register>

<register
   name="SPA_BDS_EDGE1_REG"
   offset="0xBC4"
   description="
     "
>

  <field
     name="EDGE_Y_LOW"
     access="RW"
     lsb="0"
     width="8"
     default="0x50"
     description="
       min threshold to detect valid color range of banknote at Y plane in pre-filtering function "
  />

  <field
     name="EDGE_Y_HIGH"
     access="RW"
     lsb="8"
     width="8"
     default="0xD2"
     description="
       max threshold to detect valid color range of banknote at Y plane in pre-filtering function "
  />

  <field
     name="EDGE_CNT_TH"
     access="RW"
     lsb="16"
     width="8"
     default="0x6"
     description="
       edge detection threshold at Cb plane"
  />

</register>

<register
   name="SPA_BDS_EDGE2_REG"
   offset="0xBC8"
   description="
     "
>

  <field
     name="EDGE_CR_LOW"
     access="RW"
     lsb="0"
     width="8"
     default="0x50"
     description="
       min threshold to detect valid color range of banknote at Cr plane in pre-filtering function "
  />

  <field
     name="EDGE_CR_HIGH"
     access="RW"
     lsb="8"
     width="8"
     default="0xD2"
     description="
       max threshold to detect valid color range of banknote at Cr plane in pre-filtering function "
  />

  <field
     name="EDGE_CB_LOW"
     access="RW"
     lsb="16"
     width="8"
     default="0x0A"
     description="
       min threshold to detect valid color range of banknote at Cb plane in pre-filtering function "
  />

  <field
     name="EDGE_CB_HIGH"
     access="RW"
     lsb="24"
     width="8"
     default="0x8C"
     description="
       max threshold to detect valid color range of banknote at Cb plane in pre-filtering function "
  />

</register>

<register
   name="SPA_BDS_EURION1_REG"
   offset="0xBCC"
   description="
     "
>

  <field
     name="EURion_Y_LOW"
     access="RW"
     lsb="0"
     width="8"
     default="0x50"
     description="
       min threshold to detect valid color range of banknote at Y plane in color-map generation function"
  />

  <field
     name="EURion_Y_HIGH"
     access="RW"
     lsb="8"
     width="8"
     default="0xD2"
     description="
       max threshold to detect valid color range of banknote at Y plane in color-map generation function"
  />

</register>

<register
   name="SPA_BDS_EURION2_REG"
   offset="0xBD0"
   description="
     "
>

  <field
     name="EURion_CR_LOW"
     access="RW"
     lsb="0"
     width="8"
     default="0x50"
     description="
       min threshold to detect valid color range of banknote at Cr plane in color-map generation function"
  />

  <field
     name="EURion_CR_HIGH"
     access="RW"
     lsb="8"
     width="8"
     default="0xD2"
     description="
       max threshold to detect valid color range of banknote at Cr plane in color-map generation function"
  />

  <field
     name="EURion_CB_LOW"
     access="RW"
     lsb="16"
     width="8"
     default="0x0A"
     description="
       min threshold to detect valid color range of banknote at Cb plane in color-map generation function"
  />

  <field
     name="EURion_CB_HIGH"
     access="RW"
     lsb="24"
     width="8"
     default="0x8C"
     description="
       max threshold to detect valid color range of banknote at Cb plane in color-map generation function"
  />

</register>

<register
   name="SPA_BDS_OFFSET_REG"
   offset="0xBD4"
   description="
     "
>

  <field
     name="OFFSET_BOTTOM"
     access="RW"
     lsb="0"
     width="8"
     default="0x0A"
     description="
       offset of image boundary area. Tottom"
  />

  <field
     name="OFFSET_TOP"
     access="RW"
     lsb="8"
     width="8"
     default="0x0A"
     description="
       offset of image boundary area. Top"
  />

  <field
     name="OFFSET_RIGHT"
     access="RW"
     lsb="16"
     width="8"
     default="0x0A"
     description="
       offset of image boundary area. Right"
  />

  <field
     name="OFFSET_LEFT"
     access="RW"
     lsb="24"
     width="8"
     default="0x19"
     description="
       offset of image boundary area. Left"
  />

</register>

<register
   name="SPA_BDS_CONTENTS_REG"
   offset="0xBD8"
   description="
     "
>

  <field
     name="CONTENS_END"
     access="RO"
     lsb="0"
     width="16"
     default="0x00"
     description="
       end position of contents size in input image area"
  />

  <field
     name="CONTENS_START"
     access="RO"
     lsb="16"
     width="16"
     default="0xFFFF"
     description="
       start position of contents size in input image area"
  />

</register>




<register
   name="SPA_SMAP_PARAM_B_REG"
   offset="0xC84"
   description="
     "
>

  <field
     name="SMAP_G_Range2"
     access="RW"
     lsb="0"
     width="8"
     default="0xFF"
     description="
       0xFF(255)"
  />

  <field
     name="SMAP_G_Range1"
     access="RW"
     lsb="8"
     width="8"
     default="0xFA"
     description="
       0xFA(250)"
  />

  <field
     name="SMAP_R_Range2"
     access="RW"
     lsb="16"
     width="8"
     default="0xFF"
     description="
       0xFF(255)"
  />

  <field
     name="SMAP_R_Range1"
     access="RW"
     lsb="24"
     width="8"
     default="0xFA"
     description="
       0xFA(250)"
  />

</register>

<register
   name="SPA_SMAP_PARAM_C_REG"
   offset="0xC88"
   description="
     "
>

  <field
     name="SMAP_Refine_Enable"
     access="RW"
     lsb="0"
     width="1"
     default="0x0"
     description="
       "
  />

  <field
     name="SMAP_BinTH3"
     access="RW"
     lsb="4"
     width="4"
     default="0x6"
     description="
       "
  />

  <field
     name="SMAP_BinTH2"
     access="RW"
     lsb="8"
     width="4"
     default="0x4"
     description="
       "
  />

  <field
     name="SMAP_BinTH1"
     access="RW"
     lsb="12"
     width="4"
     default="0x2"
     description="
       "
  />

  <field
     name="SMAP_B_Range2"
     access="RW"
     lsb="16"
     width="8"
     default="0xFA"
     description="
       0xFA(250)"
  />

  <field
     name="SMAP_B_Range1"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_SMAP_ADAPT_CON_REG"
   offset="0xC8C"
   description="
     "
>

  <field
     name="SMAP_ADAPT_EN"
     access="RW"
     lsb="0"
     width="1"
     default="0x0"
     description="
       Density based Adaptation threshoulding enable"
  />

  <field
     name="SMAP_ADAPT_AVGDIV"
     access="RW"
     lsb="4"
     width="6"
     default="0x8"
     description="
       Density based Adaptation threshoulding div. value"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_R_MAX0_REG"
   offset="0xC90"
   description="
     "
>

  <field
     name="SMAP_ADAPT_R_MAX00"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding max value TBL[0](LOWEST BYTE of TABLE)"
  />

  <field
     name="SMAP_ADAPT_R_MAX01"
     access="RW"
     lsb="8"
     width="8"
     default="0x8"
     description="
       R color Density based Adaptation threshoulding max value TBL[1]"
  />

  <field
     name="SMAP_ADAPT_R_MAX02"
     access="RW"
     lsb="16"
     width="8"
     default="0x10"
     description="
       R color Density based Adaptation threshoulding max value TBL[2]"
  />

  <field
     name="SMAP_ADAPT_R_MAX03"
     access="RW"
     lsb="24"
     width="8"
     default="0x18"
     description="
       R color Density based Adaptation threshoulding max value TBL[3]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_R_MAX1_REG"
   offset="0xC94"
   description="
     "
>

  <field
     name="SMAP_ADAPT_R_MAX10"
     access="RW"
     lsb="0"
     width="8"
     default="0x1E"
     description="
       R color Density based Adaptation threshoulding max value TBL[4]"
  />

  <field
     name="SMAP_ADAPT_R_MAX11"
     access="RW"
     lsb="8"
     width="8"
     default="0x23"
     description="
       R color Density based Adaptation threshoulding max value TBL[5]"
  />

  <field
     name="SMAP_ADAPT_R_MAX12"
     access="RW"
     lsb="16"
     width="8"
     default="0x23"
     description="
       R color Density based Adaptation threshoulding max value TBL[6]"
  />

  <field
     name="SMAP_ADAPT_R_MAX13"
     access="RW"
     lsb="24"
     width="8"
     default="0x28"
     description="
       R color Density based Adaptation threshoulding max value TBL[7]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_R_MAX2_REG"
   offset="0xC98"
   description="
     "
>

  <field
     name="SMAP_ADAPT_R_MAX20"
     access="RW"
     lsb="0"
     width="8"
     default="0x28"
     description="
       R color Density based Adaptation threshoulding max value TBL[8]"
  />

  <field
     name="SMAP_ADAPT_R_MAX21"
     access="RW"
     lsb="8"
     width="8"
     default="0x2D"
     description="
       R color Density based Adaptation threshoulding max value TBL[9]"
  />

  <field
     name="SMAP_ADAPT_R_MAX22"
     access="RW"
     lsb="16"
     width="8"
     default="0x32"
     description="
       R color Density based Adaptation threshoulding max value TBL[10]"
  />

  <field
     name="SMAP_ADAPT_R_MAX23"
     access="RW"
     lsb="24"
     width="8"
     default="0x37"
     description="
       R color Density based Adaptation threshoulding max value TBL[11]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_R_MAX3_REG"
   offset="0xC9C"
   description="
     "
>

  <field
     name="SMAP_ADAPT_R_MAX30"
     access="RW"
     lsb="0"
     width="8"
     default="0x41"
     description="
       R color Density based Adaptation threshoulding max value TBL[12]"
  />

  <field
     name="SMAP_ADAPT_R_MAX31"
     access="RW"
     lsb="8"
     width="8"
     default="0x46"
     description="
       R color Density based Adaptation threshoulding max value TBL[13]"
  />

  <field
     name="SMAP_ADAPT_R_MAX32"
     access="RW"
     lsb="16"
     width="8"
     default="0x4B"
     description="
       R color Density based Adaptation threshoulding max value TBL[14]"
  />

  <field
     name="SMAP_ADAPT_R_MAX33"
     access="RW"
     lsb="24"
     width="8"
     default="0x50"
     description="
       R color Density based Adaptation threshoulding max value TBL[15]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_R_MAX4_REG"
   offset="0xCA0"
   description="
     "
>

  <field
     name="SMAP_ADAPT_R_MAX40"
     access="RW"
     lsb="0"
     width="8"
     default="0x50"
     description="
       R color Density based Adaptation threshoulding max value TBL[16]"
  />

  <field
     name="SMAP_ADAPT_R_MAX41"
     access="RW"
     lsb="8"
     width="8"
     default="0x55"
     description="
       R color Density based Adaptation threshoulding max value TBL[17]"
  />

  <field
     name="SMAP_ADAPT_R_MAX42"
     access="RW"
     lsb="16"
     width="8"
     default="0x5A"
     description="
       R color Density based Adaptation threshoulding max value TBL[18]"
  />

  <field
     name="SMAP_ADAPT_R_MAX43"
     access="RW"
     lsb="24"
     width="8"
     default="0x5A"
     description="
       R color Density based Adaptation threshoulding max value TBL[19]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_R_MAX5_REG"
   offset="0xCA4"
   description="
     "
>

  <field
     name="SMAP_ADAPT_R_MAX50"
     access="RW"
     lsb="0"
     width="8"
     default="0x64"
     description="
       R color Density based Adaptation threshoulding max value TBL[20]"
  />

  <field
     name="SMAP_ADAPT_R_MAX51"
     access="RW"
     lsb="8"
     width="8"
     default="0x64"
     description="
       R color Density based Adaptation threshoulding max value TBL[21]"
  />

  <field
     name="SMAP_ADAPT_R_MAX52"
     access="RW"
     lsb="16"
     width="8"
     default="0x64"
     description="
       R color Density based Adaptation threshoulding max value TBL[22]"
  />

  <field
     name="SMAP_ADAPT_R_MAX53"
     access="RW"
     lsb="24"
     width="8"
     default="0x6E"
     description="
       R color Density based Adaptation threshoulding max value TBL[23]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_R_MAX6_REG"
   offset="0xCA8"
   description="
     "
>

  <field
     name="SMAP_ADAPT_R_MAX60"
     access="RW"
     lsb="0"
     width="8"
     default="0x6E"
     description="
       R color Density based Adaptation threshoulding max value TBL[24]"
  />

  <field
     name="SMAP_ADAPT_R_MAX61"
     access="RW"
     lsb="8"
     width="8"
     default="0x78"
     description="
       R color Density based Adaptation threshoulding max value TBL[25]"
  />

  <field
     name="SMAP_ADAPT_R_MAX62"
     access="RW"
     lsb="16"
     width="8"
     default="0x78"
     description="
       R color Density based Adaptation threshoulding max value TBL[26]"
  />

  <field
     name="SMAP_ADAPT_R_MAX63"
     access="RW"
     lsb="24"
     width="8"
     default="0x82"
     description="
       R color Density based Adaptation threshoulding max value TBL[27]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_R_MAX7_REG"
   offset="0xCAC"
   description="
     "
>

  <field
     name="SMAP_ADAPT_R_MAX70"
     access="RW"
     lsb="0"
     width="8"
     default="0x8C"
     description="
       R color Density based Adaptation threshoulding max value TBL[28]"
  />

  <field
     name="SMAP_ADAPT_R_MAX71"
     access="RW"
     lsb="8"
     width="8"
     default="0x8C"
     description="
       R color Density based Adaptation threshoulding max value TBL[29]"
  />

  <field
     name="SMAP_ADAPT_R_MAX72"
     access="RW"
     lsb="16"
     width="8"
     default="0x8C"
     description="
       R color Density based Adaptation threshoulding max value TBL[30]"
  />

  <field
     name="SMAP_ADAPT_R_MAX73"
     access="RW"
     lsb="24"
     width="8"
     default="0x8C"
     description="
       R color Density based Adaptation threshoulding max value TBL[31](HIGHEST BYTE of TABLE)"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_R_MIN0_REG"
   offset="0xCB0"
   description="
     "
>

  <field
     name="SMAP_ADAPT_R_MIN00"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding min value TBL[0](LOWEST BYTE of TABLE)"
  />

  <field
     name="SMAP_ADAPT_R_MIN01"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding min value TBL[1]"
  />

  <field
     name="SMAP_ADAPT_R_MIN02"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding min value TBL[2]"
  />

  <field
     name="SMAP_ADAPT_R_MIN03"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding min value TBL[3]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_R_MIN1_REG"
   offset="0xCB4"
   description="
     "
>

  <field
     name="SMAP_ADAPT_R_MIN10"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding min value TBL[4]"
  />

  <field
     name="SMAP_ADAPT_R_MIN11"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding min value TBL[5]"
  />

  <field
     name="SMAP_ADAPT_R_MIN12"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding min value TBL[6]"
  />

  <field
     name="SMAP_ADAPT_R_MIN13"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding min value TBL[7]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_R_MIN2_REG"
   offset="0xCB8"
   description="
     "
>

  <field
     name="SMAP_ADAPT_R_MIN20"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding min value TBL[8]"
  />

  <field
     name="SMAP_ADAPT_R_MIN21"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding min value TBL[9]"
  />

  <field
     name="SMAP_ADAPT_R_MIN22"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding min value TBL[10]"
  />

  <field
     name="SMAP_ADAPT_R_MIN23"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding min value TBL[11]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_R_MIN3_REG"
   offset="0xCBC"
   description="
     "
>

  <field
     name="SMAP_ADAPT_R_MIN30"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding min value TBL[12]"
  />

  <field
     name="SMAP_ADAPT_R_MIN31"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding min value TBL[13]"
  />

  <field
     name="SMAP_ADAPT_R_MIN32"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding min value TBL[14]"
  />

  <field
     name="SMAP_ADAPT_R_MIN33"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding min value TBL[15]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_R_MIN4_REG"
   offset="0xCC0"
   description="
     "
>

  <field
     name="SMAP_ADAPT_R_MIN40"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding min value TBL[16]"
  />

  <field
     name="SMAP_ADAPT_R_MIN41"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding min value TBL[17]"
  />

  <field
     name="SMAP_ADAPT_R_MIN42"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding min value TBL[18]"
  />

  <field
     name="SMAP_ADAPT_R_MIN43"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding min value TBL[19]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_R_MIN5_REG"
   offset="0xCC4"
   description="
     "
>

  <field
     name="SMAP_ADAPT_R_MIN50"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding min value TBL[20]"
  />

  <field
     name="SMAP_ADAPT_R_MIN51"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding min value TBL[21]"
  />

  <field
     name="SMAP_ADAPT_R_MIN52"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding min value TBL[22]"
  />

  <field
     name="SMAP_ADAPT_R_MIN53"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding min value TBL[23]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_R_MIN6_REG"
   offset="0xCC8"
   description="
     "
>

  <field
     name="SMAP_ADAPT_R_MIN60"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding min value TBL[24]"
  />

  <field
     name="SMAP_ADAPT_R_MIN61"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding min value TBL[25]"
  />

  <field
     name="SMAP_ADAPT_R_MIN62"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding min value TBL[26]"
  />

  <field
     name="SMAP_ADAPT_R_MIN63"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding min value TBL[27]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_R_MIN7_REG"
   offset="0xCCC"
   description="
     "
>

  <field
     name="SMAP_ADAPT_R_MIN70"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding min value TBL[28]"
  />

  <field
     name="SMAP_ADAPT_R_MIN71"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding min value TBL[29]"
  />

  <field
     name="SMAP_ADAPT_R_MIN72"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding min value TBL[30]"
  />

  <field
     name="SMAP_ADAPT_R_MIN73"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       R color Density based Adaptation threshoulding min value TBL[31](HIGHEST BYTE of TABLE)"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_G_MAX0_REG"
   offset="0xCD0"
   description="
     "
>

  <field
     name="SMAP_ADAPT_G_MAX00"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding max value TBL[0](LOWEST BYTE of TABLE)"
  />

  <field
     name="SMAP_ADAPT_G_MAX01"
     access="RW"
     lsb="8"
     width="8"
     default="0x8"
     description="
       G color Density based Adaptation threshoulding max value TBL[1]"
  />

  <field
     name="SMAP_ADAPT_G_MAX02"
     access="RW"
     lsb="16"
     width="8"
     default="0x10"
     description="
       G color Density based Adaptation threshoulding max value TBL[2]"
  />

  <field
     name="SMAP_ADAPT_G_MAX03"
     access="RW"
     lsb="24"
     width="8"
     default="0x18"
     description="
       G color Density based Adaptation threshoulding max value TBL[3]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_G_MAX1_REG"
   offset="0xCD4"
   description="
     "
>

  <field
     name="SMAP_ADAPT_G_MAX10"
     access="RW"
     lsb="0"
     width="8"
     default="0x1E"
     description="
       G color Density based Adaptation threshoulding max value TBL[4]"
  />

  <field
     name="SMAP_ADAPT_G_MAX11"
     access="RW"
     lsb="8"
     width="8"
     default="0x23"
     description="
       G color Density based Adaptation threshoulding max value TBL[5]"
  />

  <field
     name="SMAP_ADAPT_G_MAX12"
     access="RW"
     lsb="16"
     width="8"
     default="0x23"
     description="
       G color Density based Adaptation threshoulding max value TBL[6]"
  />

  <field
     name="SMAP_ADAPT_G_MAX13"
     access="RW"
     lsb="24"
     width="8"
     default="0x28"
     description="
       G color Density based Adaptation threshoulding max value TBL[7]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_G_MAX2_REG"
   offset="0xCD8"
   description="
     "
>

  <field
     name="SMAP_ADAPT_G_MAX20"
     access="RW"
     lsb="0"
     width="8"
     default="0x28"
     description="
       G color Density based Adaptation threshoulding max value TBL[8]"
  />

  <field
     name="SMAP_ADAPT_G_MAX21"
     access="RW"
     lsb="8"
     width="8"
     default="0x2D"
     description="
       G color Density based Adaptation threshoulding max value TBL[9]"
  />

  <field
     name="SMAP_ADAPT_G_MAX22"
     access="RW"
     lsb="16"
     width="8"
     default="0x32"
     description="
       G color Density based Adaptation threshoulding max value TBL[10]"
  />

  <field
     name="SMAP_ADAPT_G_MAX23"
     access="RW"
     lsb="24"
     width="8"
     default="0x37"
     description="
       G color Density based Adaptation threshoulding max value TBL[11]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_G_MAX3_REG"
   offset="0xCDC"
   description="
     "
>

  <field
     name="SMAP_ADAPT_G_MAX30"
     access="RW"
     lsb="0"
     width="8"
     default="0x41"
     description="
       G color Density based Adaptation threshoulding max value TBL[12]"
  />

  <field
     name="SMAP_ADAPT_G_MAX31"
     access="RW"
     lsb="8"
     width="8"
     default="0x46"
     description="
       G color Density based Adaptation threshoulding max value TBL[13]"
  />

  <field
     name="SMAP_ADAPT_G_MAX32"
     access="RW"
     lsb="16"
     width="8"
     default="0x4B"
     description="
       G color Density based Adaptation threshoulding max value TBL[14]"
  />

  <field
     name="SMAP_ADAPT_G_MAX33"
     access="RW"
     lsb="24"
     width="8"
     default="0x50"
     description="
       G color Density based Adaptation threshoulding max value TBL[15]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_G_MAX4_REG"
   offset="0xCE0"
   description="
     "
>

  <field
     name="SMAP_ADAPT_G_MAX40"
     access="RW"
     lsb="0"
     width="8"
     default="0x50"
     description="
       G color Density based Adaptation threshoulding max value TBL[16]"
  />

  <field
     name="SMAP_ADAPT_G_MAX41"
     access="RW"
     lsb="8"
     width="8"
     default="0x55"
     description="
       G color Density based Adaptation threshoulding max value TBL[17]"
  />

  <field
     name="SMAP_ADAPT_G_MAX42"
     access="RW"
     lsb="16"
     width="8"
     default="0x5A"
     description="
       G color Density based Adaptation threshoulding max value TBL[18]"
  />

  <field
     name="SMAP_ADAPT_G_MAX43"
     access="RW"
     lsb="24"
     width="8"
     default="0x5A"
     description="
       G color Density based Adaptation threshoulding max value TBL[19]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_G_MAX5_REG"
   offset="0xCE4"
   description="
     "
>

  <field
     name="SMAP_ADAPT_G_MAX50"
     access="RW"
     lsb="0"
     width="8"
     default="0x64"
     description="
       G color Density based Adaptation threshoulding max value TBL[20]"
  />

  <field
     name="SMAP_ADAPT_G_MAX51"
     access="RW"
     lsb="8"
     width="8"
     default="0x64"
     description="
       G color Density based Adaptation threshoulding max value TBL[21]"
  />

  <field
     name="SMAP_ADAPT_G_MAX52"
     access="RW"
     lsb="16"
     width="8"
     default="0x64"
     description="
       G color Density based Adaptation threshoulding max value TBL[22]"
  />

  <field
     name="SMAP_ADAPT_G_MAX53"
     access="RW"
     lsb="24"
     width="8"
     default="0x6E"
     description="
       G color Density based Adaptation threshoulding max value TBL[23]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_G_MAX6_REG"
   offset="0xCE8"
   description="
     "
>

  <field
     name="SMAP_ADAPT_G_MAX60"
     access="RW"
     lsb="0"
     width="8"
     default="0x6E"
     description="
       G color Density based Adaptation threshoulding max value TBL[24]"
  />

  <field
     name="SMAP_ADAPT_G_MAX61"
     access="RW"
     lsb="8"
     width="8"
     default="0x78"
     description="
       G color Density based Adaptation threshoulding max value TBL[25]"
  />

  <field
     name="SMAP_ADAPT_G_MAX62"
     access="RW"
     lsb="16"
     width="8"
     default="0x78"
     description="
       G color Density based Adaptation threshoulding max value TBL[26]"
  />

  <field
     name="SMAP_ADAPT_G_MAX63"
     access="RW"
     lsb="24"
     width="8"
     default="0x82"
     description="
       G color Density based Adaptation threshoulding max value TBL[27]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_G_MAX7_REG"
   offset="0xCEC"
   description="
     "
>

  <field
     name="SMAP_ADAPT_G_MAX70"
     access="RW"
     lsb="0"
     width="8"
     default="0x8C"
     description="
       G color Density based Adaptation threshoulding max value TBL[28]"
  />

  <field
     name="SMAP_ADAPT_G_MAX71"
     access="RW"
     lsb="8"
     width="8"
     default="0x8C"
     description="
       G color Density based Adaptation threshoulding max value TBL[29]"
  />

  <field
     name="SMAP_ADAPT_G_MAX72"
     access="RW"
     lsb="16"
     width="8"
     default="0x8C"
     description="
       G color Density based Adaptation threshoulding max value TBL[30]"
  />

  <field
     name="SMAP_ADAPT_G_MAX73"
     access="RW"
     lsb="24"
     width="8"
     default="0x8C"
     description="
       G color Density based Adaptation threshoulding max value TBL[31](HIGHEST BYTE of TABLE)"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_G_MIN0_REG"
   offset="0xCF0"
   description="
     "
>

  <field
     name="SMAP_ADAPT_G_MIN00"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding min value TBL[0](LOWEST BYTE of TABLE)"
  />

  <field
     name="SMAP_ADAPT_G_MIN01"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding min value TBL[1]"
  />

  <field
     name="SMAP_ADAPT_G_MIN02"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding min value TBL[2]"
  />

  <field
     name="SMAP_ADAPT_G_MIN03"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding min value TBL[3]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_G_MIN1_REG"
   offset="0xCF4"
   description="
     "
>

  <field
     name="SMAP_ADAPT_G_MIN10"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding min value TBL[4]"
  />

  <field
     name="SMAP_ADAPT_G_MIN11"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding min value TBL[5]"
  />

  <field
     name="SMAP_ADAPT_G_MIN12"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding min value TBL[6]"
  />

  <field
     name="SMAP_ADAPT_G_MIN13"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding min value TBL[7]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_G_MIN2_REG"
   offset="0xCF8"
   description="
     "
>

  <field
     name="SMAP_ADAPT_G_MIN20"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding min value TBL[8]"
  />

  <field
     name="SMAP_ADAPT_G_MIN21"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding min value TBL[9]"
  />

  <field
     name="SMAP_ADAPT_G_MIN22"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding min value TBL[10]"
  />

  <field
     name="SMAP_ADAPT_G_MIN23"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding min value TBL[11]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_G_MIN3_REG"
   offset="0xCFC"
   description="
     "
>

  <field
     name="SMAP_ADAPT_G_MIN30"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding min value TBL[12]"
  />

  <field
     name="SMAP_ADAPT_G_MIN31"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding min value TBL[13]"
  />

  <field
     name="SMAP_ADAPT_G_MIN32"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding min value TBL[14]"
  />

  <field
     name="SMAP_ADAPT_G_MIN33"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding min value TBL[15]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_G_MIN4_REG"
   offset="0xD00"
   description="
     "
>

  <field
     name="SMAP_ADAPT_G_MIN40"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding min value TBL[16]"
  />

  <field
     name="SMAP_ADAPT_G_MIN41"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding min value TBL[17]"
  />

  <field
     name="SMAP_ADAPT_G_MIN42"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding min value TBL[18]"
  />

  <field
     name="SMAP_ADAPT_G_MIN43"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding min value TBL[19]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_G_MIN5_REG"
   offset="0xD04"
   description="
     "
>

  <field
     name="SMAP_ADAPT_G_MIN50"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding min value TBL[20]"
  />

  <field
     name="SMAP_ADAPT_G_MIN51"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding min value TBL[21]"
  />

  <field
     name="SMAP_ADAPT_G_MIN52"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding min value TBL[22]"
  />

  <field
     name="SMAP_ADAPT_G_MIN53"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding min value TBL[23]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_G_MIN6_REG"
   offset="0xD08"
   description="
     "
>

  <field
     name="SMAP_ADAPT_G_MIN60"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding min value TBL[24]"
  />

  <field
     name="SMAP_ADAPT_G_MIN61"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding min value TBL[25]"
  />

  <field
     name="SMAP_ADAPT_G_MIN62"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding min value TBL[26]"
  />

  <field
     name="SMAP_ADAPT_G_MIN63"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding min value TBL[27]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_G_MIN7_REG"
   offset="0xD0C"
   description="
     "
>

  <field
     name="SMAP_ADAPT_G_MIN70"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding min value TBL[28]"
  />

  <field
     name="SMAP_ADAPT_G_MIN71"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding min value TBL[29]"
  />

  <field
     name="SMAP_ADAPT_G_MIN72"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding min value TBL[30]"
  />

  <field
     name="SMAP_ADAPT_G_MIN73"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       G color Density based Adaptation threshoulding min value TBL[31](HIGHEST BYTE of TABLE)"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_B_MAX0_REG"
   offset="0xD10"
   description="
     "
>

  <field
     name="SMAP_ADAPT_B_MAX00"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding max value TBL[0](LOWEST BYTE of TABLE)"
  />

  <field
     name="SMAP_ADAPT_B_MAX01"
     access="RW"
     lsb="8"
     width="8"
     default="0x8"
     description="
       B color Density based Adaptation threshoulding max value TBL[1]"
  />

  <field
     name="SMAP_ADAPT_B_MAX02"
     access="RW"
     lsb="16"
     width="8"
     default="0x10"
     description="
       B color Density based Adaptation threshoulding max value TBL[2]"
  />

  <field
     name="SMAP_ADAPT_B_MAX03"
     access="RW"
     lsb="24"
     width="8"
     default="0x18"
     description="
       B color Density based Adaptation threshoulding max value TBL[3]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_B_MAX1_REG"
   offset="0xD14"
   description="
     "
>

  <field
     name="SMAP_ADAPT_B_MAX10"
     access="RW"
     lsb="0"
     width="8"
     default="0x1E"
     description="
       B color Density based Adaptation threshoulding max value TBL[4]"
  />

  <field
     name="SMAP_ADAPT_B_MAX11"
     access="RW"
     lsb="8"
     width="8"
     default="0x23"
     description="
       B color Density based Adaptation threshoulding max value TBL[5]"
  />

  <field
     name="SMAP_ADAPT_B_MAX12"
     access="RW"
     lsb="16"
     width="8"
     default="0x23"
     description="
       B color Density based Adaptation threshoulding max value TBL[6]"
  />

  <field
     name="SMAP_ADAPT_B_MAX13"
     access="RW"
     lsb="24"
     width="8"
     default="0x28"
     description="
       B color Density based Adaptation threshoulding max value TBL[7]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_B_MAX2_REG"
   offset="0xD18"
   description="
     "
>

  <field
     name="SMAP_ADAPT_B_MAX20"
     access="RW"
     lsb="0"
     width="8"
     default="0x28"
     description="
       B color Density based Adaptation threshoulding max value TBL[8]"
  />

  <field
     name="SMAP_ADAPT_B_MAX21"
     access="RW"
     lsb="8"
     width="8"
     default="0x2D"
     description="
       B color Density based Adaptation threshoulding max value TBL[9]"
  />

  <field
     name="SMAP_ADAPT_B_MAX22"
     access="RW"
     lsb="16"
     width="8"
     default="0x32"
     description="
       B color Density based Adaptation threshoulding max value TBL[10]"
  />

  <field
     name="SMAP_ADAPT_B_MAX23"
     access="RW"
     lsb="24"
     width="8"
     default="0x37"
     description="
       B color Density based Adaptation threshoulding max value TBL[11]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_B_MAX3_REG"
   offset="0xD1C"
   description="
     "
>

  <field
     name="SMAP_ADAPT_B_MAX30"
     access="RW"
     lsb="0"
     width="8"
     default="0x41"
     description="
       B color Density based Adaptation threshoulding max value TBL[12]"
  />

  <field
     name="SMAP_ADAPT_B_MAX31"
     access="RW"
     lsb="8"
     width="8"
     default="0x46"
     description="
       B color Density based Adaptation threshoulding max value TBL[13]"
  />

  <field
     name="SMAP_ADAPT_B_MAX32"
     access="RW"
     lsb="16"
     width="8"
     default="0x4B"
     description="
       B color Density based Adaptation threshoulding max value TBL[14]"
  />

  <field
     name="SMAP_ADAPT_B_MAX33"
     access="RW"
     lsb="24"
     width="8"
     default="0x50"
     description="
       B color Density based Adaptation threshoulding max value TBL[15]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_B_MAX4_REG"
   offset="0xD20"
   description="
     "
>

  <field
     name="SMAP_ADAPT_B_MAX40"
     access="RW"
     lsb="0"
     width="8"
     default="0x50"
     description="
       B color Density based Adaptation threshoulding max value TBL[16]"
  />

  <field
     name="SMAP_ADAPT_B_MAX41"
     access="RW"
     lsb="8"
     width="8"
     default="0x55"
     description="
       B color Density based Adaptation threshoulding max value TBL[17]"
  />

  <field
     name="SMAP_ADAPT_B_MAX42"
     access="RW"
     lsb="16"
     width="8"
     default="0x5A"
     description="
       B color Density based Adaptation threshoulding max value TBL[18]"
  />

  <field
     name="SMAP_ADAPT_B_MAX43"
     access="RW"
     lsb="24"
     width="8"
     default="0x5A"
     description="
       B color Density based Adaptation threshoulding max value TBL[19]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_B_MAX5_REG"
   offset="0xD24"
   description="
     "
>

  <field
     name="SMAP_ADAPT_B_MAX50"
     access="RW"
     lsb="0"
     width="8"
     default="0x64"
     description="
       B color Density based Adaptation threshoulding max value TBL[20]"
  />

  <field
     name="SMAP_ADAPT_B_MAX51"
     access="RW"
     lsb="8"
     width="8"
     default="0x64"
     description="
       B color Density based Adaptation threshoulding max value TBL[21]"
  />

  <field
     name="SMAP_ADAPT_B_MAX52"
     access="RW"
     lsb="16"
     width="8"
     default="0x64"
     description="
       B color Density based Adaptation threshoulding max value TBL[22]"
  />

  <field
     name="SMAP_ADAPT_B_MAX53"
     access="RW"
     lsb="24"
     width="8"
     default="0x6E"
     description="
       B color Density based Adaptation threshoulding max value TBL[23]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_B_MAX6_REG"
   offset="0xD28"
   description="
     "
>

  <field
     name="SMAP_ADAPT_B_MAX60"
     access="RW"
     lsb="0"
     width="8"
     default="0x6E"
     description="
       B color Density based Adaptation threshoulding max value TBL[24]"
  />

  <field
     name="SMAP_ADAPT_B_MAX61"
     access="RW"
     lsb="8"
     width="8"
     default="0x78"
     description="
       B color Density based Adaptation threshoulding max value TBL[25]"
  />

  <field
     name="SMAP_ADAPT_B_MAX62"
     access="RW"
     lsb="16"
     width="8"
     default="0x78"
     description="
       B color Density based Adaptation threshoulding max value TBL[26]"
  />

  <field
     name="SMAP_ADAPT_B_MAX63"
     access="RW"
     lsb="24"
     width="8"
     default="0x82"
     description="
       B color Density based Adaptation threshoulding max value TBL[27]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_B_MAX7_REG"
   offset="0xD2C"
   description="
     "
>

  <field
     name="SMAP_ADAPT_B_MAX70"
     access="RW"
     lsb="0"
     width="8"
     default="0x8C"
     description="
       B color Density based Adaptation threshoulding max value TBL[28]"
  />

  <field
     name="SMAP_ADAPT_B_MAX71"
     access="RW"
     lsb="8"
     width="8"
     default="0x8C"
     description="
       B color Density based Adaptation threshoulding max value TBL[29]"
  />

  <field
     name="SMAP_ADAPT_B_MAX72"
     access="RW"
     lsb="16"
     width="8"
     default="0x8C"
     description="
       B color Density based Adaptation threshoulding max value TBL[30]"
  />

  <field
     name="SMAP_ADAPT_B_MAX73"
     access="RW"
     lsb="24"
     width="8"
     default="0x8C"
     description="
       B color Density based Adaptation threshoulding max value TBL[31](HIBHEST BYTE of TABLE)"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_B_MIN0_REG"
   offset="0xD30"
   description="
     "
>

  <field
     name="SMAP_ADAPT_B_MIN00"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding min value TBL[0](LOWEST BYTE of TABLE)"
  />

  <field
     name="SMAP_ADAPT_B_MIN01"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding min value TBL[1]"
  />

  <field
     name="SMAP_ADAPT_B_MIN02"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding min value TBL[2]"
  />

  <field
     name="SMAP_ADAPT_B_MIN03"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding min value TBL[3]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_B_MIN1_REG"
   offset="0xD34"
   description="
     "
>

  <field
     name="SMAP_ADAPT_B_MIN10"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding min value TBL[4]"
  />

  <field
     name="SMAP_ADAPT_B_MIN11"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding min value TBL[5]"
  />

  <field
     name="SMAP_ADAPT_B_MIN12"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding min value TBL[6]"
  />

  <field
     name="SMAP_ADAPT_B_MIN13"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding min value TBL[7]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_B_MIN2_REG"
   offset="0xD38"
   description="
     "
>

  <field
     name="SMAP_ADAPT_B_MIN20"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding min value TBL[8]"
  />

  <field
     name="SMAP_ADAPT_B_MIN21"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding min value TBL[9]"
  />

  <field
     name="SMAP_ADAPT_B_MIN22"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding min value TBL[10]"
  />

  <field
     name="SMAP_ADAPT_B_MIN23"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding min value TBL[11]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_B_MIN3_REG"
   offset="0xD3C"
   description="
     "
>

  <field
     name="SMAP_ADAPT_B_MIN30"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding min value TBL[12]"
  />

  <field
     name="SMAP_ADAPT_B_MIN31"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding min value TBL[13]"
  />

  <field
     name="SMAP_ADAPT_B_MIN32"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding min value TBL[14]"
  />

  <field
     name="SMAP_ADAPT_B_MIN33"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding min value TBL[15]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_B_MIN4_REG"
   offset="0xD40"
   description="
     "
>

  <field
     name="SMAP_ADAPT_B_MIN40"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding min value TBL[16]"
  />

  <field
     name="SMAP_ADAPT_B_MIN41"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding min value TBL[17]"
  />

  <field
     name="SMAP_ADAPT_B_MIN42"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding min value TBL[18]"
  />

  <field
     name="SMAP_ADAPT_B_MIN43"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding min value TBL[19]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_B_MIN5_REG"
   offset="0xD44"
   description="
     "
>

  <field
     name="SMAP_ADAPT_B_MIN50"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding min value TBL[20]"
  />

  <field
     name="SMAP_ADAPT_B_MIN51"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding min value TBL[21]"
  />

  <field
     name="SMAP_ADAPT_B_MIN52"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding min value TBL[22]"
  />

  <field
     name="SMAP_ADAPT_B_MIN53"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding min value TBL[23]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_B_MIN6_REG"
   offset="0xD48"
   description="
     "
>

  <field
     name="SMAP_ADAPT_B_MIN60"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding min value TBL[24]"
  />

  <field
     name="SMAP_ADAPT_B_MIN61"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding min value TBL[25]"
  />

  <field
     name="SMAP_ADAPT_B_MIN62"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding min value TBL[26]"
  />

  <field
     name="SMAP_ADAPT_B_MIN63"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding min value TBL[27]"
  />

</register>

<register
   name="SPA_SMAP_ADAPT_B_MIN7_REG"
   offset="0xD4C"
   description="
     "
>

  <field
     name="SMAP_ADAPT_B_MIN70"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding min value TBL[28]"
  />

  <field
     name="SMAP_ADAPT_B_MIN71"
     access="RW"
     lsb="8"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding min value TBL[29]"
  />

  <field
     name="SMAP_ADAPT_B_MIN72"
     access="RW"
     lsb="16"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding min value TBL[30]"
  />

  <field
     name="SMAP_ADAPT_B_MIN73"
     access="RW"
     lsb="24"
     width="8"
     default="0x0"
     description="
       B color Density based Adaptation threshoulding min value TBL[31](HIBHEST BYTE of TABLE)"
  />

</register>






<register
   name="SPA_TBL_ADDR_00_UP_REG"
   offset="0x108C"
   description="
     "
>

  <field
     name="TBL_ADDR_00_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_01_UP_REG"
   offset="0x1090"
   description="
     "
>

  <field
     name="TBL_ADDR_01_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_02_UP_REG"
   offset="0x1094"
   description="
     "
>

  <field
     name="TBL_ADDR_02_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_03_UP_REG"
   offset="0x1098"
   description="
     "
>

  <field
     name="TBL_ADDR_03_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_04_UP_REG"
   offset="0x109C"
   description="
     "
>

  <field
     name="TBL_ADDR_04_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_05_UP_REG"
   offset="0x10A0"
   description="
     "
>

  <field
     name="TBL_ADDR_05_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_06_UP_REG"
   offset="0x10A4"
   description="
     "
>

  <field
     name="TBL_ADDR_06_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_07_UP_REG"
   offset="0x10A8"
   description="
     "
>

  <field
     name="TBL_ADDR_07_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_08_UP_REG"
   offset="0x10AC"
   description="
     "
>

  <field
     name="TBL_ADDR_08_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_09_UP_REG"
   offset="0x10B0"
   description="
     "
>

  <field
     name="TBL_ADDR_09_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_10_UP_REG"
   offset="0x10B4"
   description="
     "
>

  <field
     name="TBL_ADDR_10_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_11_UP_REG"
   offset="0x10B8"
   description="
     "
>

  <field
     name="TBL_ADDR_11_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_12_UP_REG"
   offset="0x10BC"
   description="
     "
>

  <field
     name="TBL_ADDR_12_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_13_UP_REG"
   offset="0x10C0"
   description="
     "
>

  <field
     name="TBL_ADDR_13_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_14_UP_REG"
   offset="0x10C4"
   description="
     "
>

  <field
     name="TBL_ADDR_14_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_15_UP_REG"
   offset="0x10C8"
   description="
     "
>

  <field
     name="TBL_ADDR_15_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_16_UP_REG"
   offset="0x10CC"
   description="
     "
>

  <field
     name="TBL_ADDR_16_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_17_UP_REG"
   offset="0x10D0"
   description="
     "
>

  <field
     name="TBL_ADDR_17_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_18_UP_REG"
   offset="0x10D4"
   description="
     "
>

  <field
     name="TBL_ADDR_18_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_19_UP_REG"
   offset="0x10D8"
   description="
     "
>

  <field
     name="TBL_ADDR_19_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_20_UP_REG"
   offset="0x10DC"
   description="
     "
>

  <field
     name="TBL_ADDR_20_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_21_UP_REG"
   offset="0x10E0"
   description="
     "
>

  <field
     name="TBL_ADDR_21_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_22_UP_REG"
   offset="0x10E4"
   description="
     "
>

  <field
     name="TBL_ADDR_22_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_23_UP_REG"
   offset="0x10E8"
   description="
     "
>

  <field
     name="TBL_ADDR_23_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TBL_ADDR_24_UP_REG"
   offset="0x10EC"
   description="
     "
>

  <field
     name="TBL_ADDR_24_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>








<register
   name="SPA_RX_CH0_PREV_ADDR_UP_REG"
   offset="0x114C"
   description="
     "
>

  <field
     name="RX_CH0_PREV_ADDR_UP"
     access="RO"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RX_CH1_PREV_ADDR_UP_REG"
   offset="0x1150"
   description="
     "
>

  <field
     name="RX_CH1_PREV_ADDR_UP"
     access="RO"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RX_CH2_PREV_ADDR_UP_REG"
   offset="0x1154"
   description="
     "
>

  <field
     name="RX_CH2_PREV_ADDR_UP"
     access="RO"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RX_CH0_CURR_ADDR_UP_REG"
   offset="0x1158"
   description="
     "
>

  <field
     name="RX_CH0_CURR_ADDR_UP"
     access="RO"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RX_CH1_CURR_ADDR_UP_REG"
   offset="0x115C"
   description="
     "
>

  <field
     name="RX_CH1_CURR_ADDR_UP"
     access="RO"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RX_CH2_CURR_ADDR_UP_REG"
   offset="0x1160"
   description="
     "
>

  <field
     name="RX_CH2_CURR_ADDR_UP"
     access="RO"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RX_CH0_START_ADDR_UP_REG"
   offset="0x1164"
   description="
     "
>

  <field
     name="RX_CH0_START_ADDR_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RX_CH1_START_ADDR_UP_REG"
   offset="0x1168"
   description="
     "
>

  <field
     name="RX_CH1_START_ADDR_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RX_CH2_START_ADDR_UP_REG"
   offset="0x116C"
   description="
     "
>

  <field
     name="RX_CH2_START_ADDR_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>



<register
   name="SPA_RX_CUR_ADDR_CH0_UP_REG"
   offset="0x1178"
   description="
     "
>

  <field
     name="RX_CUR_ADDR_CH0_UP"
     access="RO"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RX_CUR_ADDR_CH1_UP_REG"
   offset="0x117C"
   description="
     "
>

  <field
     name="RX_CUR_ADDR_CH1_UP"
     access="RO"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_RX_CUR_ADDR_CH2_UP_REG"
   offset="0x1180"
   description="
     "
>

  <field
     name="RX_CUR_ADDR_CH2_UP"
     access="RO"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>








<register
   name="SPA_TX_CH0_START_ADDR_UP_REG"
   offset="0x11D4"
   description="
     "
>

  <field
     name="TX_CH0_START_ADDR_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TX_CH1_START_ADDR_UP_REG"
   offset="0x11D8"
   description="
     "
>

  <field
     name="TX_CH1_START_ADDR_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TX_CH2_START_ADDR_UP_REG"
   offset="0x11DC"
   description="
     "
>

  <field
     name="TX_CH2_START_ADDR_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>





<register
   name="SPA_TX_ADDR_CH0_MAX_UP_REG"
   offset="0x11F0"
   description="
     "
>

  <field
     name="TX_ADDR_CH0_MAX_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0xFF"
     description="
       "
  />

</register>

<register
   name="SPA_TX_ADDR_CH0_MIN_UP_REG"
   offset="0x11F4"
   description="
     "
>

  <field
     name="TX_ADDR_CH0_MIN_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TX_ADDR_CH1_MAX_UP_REG"
   offset="0x11F8"
   description="
     "
>

  <field
     name="TX_ADDR_CH1_MAX_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0xFF"
     description="
       "
  />

</register>

<register
   name="SPA_TX_ADDR_CH1_MIN_UP_REG"
   offset="0x11FC"
   description="
     "
>

  <field
     name="TX_ADDR_CH1_MIN_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TX_ADDR_CH2_MAX_UP_REG"
   offset="0x1200"
   description="
     "
>

  <field
     name="TX_ADDR_CH2_MAX_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0xFF"
     description="
       "
  />

</register>

<register
   name="SPA_TX_ADDR_CH2_MIN_UP_REG"
   offset="0x1204"
   description="
     "
>

  <field
     name="TX_ADDR_CH2_MIN_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>





<register
   name="SPA_TX_CH0_CUR_ADDR_UP_REG"
   offset="0x1218"
   description="
     "
>

  <field
     name="TX_CH0_CUR_ADDR_UP"
     access="RO"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TX_CH1_CUR_ADDR_UP_REG"
   offset="0x121C"
   description="
     "
>

  <field
     name="TX_CH1_CUR_ADDR_UP"
     access="RO"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_TX_CH2_CUR_ADDR_UP_REG"
   offset="0x1220"
   description="
     "
>

  <field
     name="TX_CH2_CUR_ADDR_UP"
     access="RO"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

























<register
   name="SPA_ADAPT_DMA_ADDR_UP_REG"
   offset="0x1284"
   description="
     "
>

  <field
     name="ADAPT_ADDR_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       ADAPT TX DMA start address (bytes align)
       Upper 8-bit [39:32] can be acessed through SFR_ADDR + 0x1000"
  />

</register>



<register
   name="SPA_ADAPT_TX_ADDR_MAX_UP_REG"
   offset="0x1290"
   description="
     "
>

  <field
     name="ADAPT_TX_ADDR_MAX_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0xFF"
     description="
       "
  />

</register>

<register
   name="SPA_ADAPT_TX_ADDR_MIN_UP_REG"
   offset="0x1294"
   description="
     "
>

  <field
     name="ADAPT_TX_ADDR_MIN_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ADAPT_TX_CUR_ADDR_UP_REG"
   offset="0x1298"
   description="
     "
>

  <field
     name="ADAPT_TX_CUR_ADDR_UP"
     access="RO"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>











<register
   name="SPA_SMAP_DMA_ADDR_UP_REG"
   offset="0x12C4"
   description="
     "
>

  <field
     name="SMAP_ADDR_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>



<register
   name="SPA_SMAP_TX_ADDR_MAX_UP_REG"
   offset="0x12D0"
   description="
     "
>

  <field
     name="SMAP_TX_ADDR_MAX_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0xFF"
     description="
       "
  />

</register>

<register
   name="SPA_SMAP_TX_ADDR_MIN_UP_REG"
   offset="0x12D4"
   description="
     "
>

  <field
     name="SMAP_TX_ADDR_MIN_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_SMAP_TX_CUR_ADDR_UP_REG"
   offset="0x12D8"
   description="
     "
>

  <field
     name="SMAP_TX_CUR_ADDR_UP"
     access="RO"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>











<register
   name="SPA_BDS_DMA_ADDR_UP_REG"
   offset="0x1304"
   description="
     "
>

  <field
     name="BDS_ADDR_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>



<register
   name="SPA_BDS_TX_ADDR_MAX_UP_REG"
   offset="0x1310"
   description="
     "
>

  <field
     name="BDS_TX_ADDR_MAX_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0xFF"
     description="
       "
  />

</register>

<register
   name="SPA_BDS_TX_ADDR_MIN_UP_REG"
   offset="0x1314"
   description="
     "
>

  <field
     name="BDS_TX_ADDR_MIN_UP"
     access="RW"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_BDS_TX_CUR_ADDR_UP_REG"
   offset="0x1318"
   description="
     "
>

  <field
     name="BDS_TX_CUR_ADDR_UP"
     access="RO"
     lsb="0"
     width="8"
     default="0x0"
     description="
       "
  />

</register>


<register
   name="SPA_ADAPT_DMA_BUF_WR_CNT_REG"
   offset="0x1320"
   description="
     "
>

  <field
     name="ADAPT_DMA_BUF_WR_CNT"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ADAPT_DMA_BUF_RD_CNT_REG"
   offset="0x1324"
   description="
     "
>

  <field
     name="ADAPT_DMA_BUF_RD_CNT"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ADAPT_DMA_OUT0_CNT_REG"
   offset="0x1328"
   description="
     "
>

  <field
     name="ADAPT_DMA_OUT0_CNT"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_SMAP_DMA_BUF_WR_CNT_REG"
   offset="0x132C"
   description="
     "
>

  <field
     name="SMAP_DMA_BUF_WR_CNT"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_SMAP_DMA_BUF_RD_CNT_REG"
   offset="0x1330"
   description="
     "
>

  <field
     name="SMAP_DMA_BUF_RD_CNT"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_SMAP_DMA_OUT0_CNT_REG"
   offset="0x1334"
   description="
     "
>

  <field
     name="SMAP_DMA_OUT0_CNT"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_BDS_DMA_BUF_WR_CNT_REG"
   offset="0x1338"
   description="
     "
>

  <field
     name="BDS_DMA_BUF_WR_CNT"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_BDS_DMA_BUF_RD_CNT_REG"
   offset="0x133C"
   description="
     "
>

  <field
     name="BDS_DMA_BUF_RD_CNT"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_BDS_DMA_OUT0_CNT_REG"
   offset="0x1340"
   description="
     "
>

  <field
     name="BDS_DMA_OUT0_CNT"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_ADAPT_WDATA_CNT_REG"
   offset="0x1344"
   description="
     "
>

  <field
     name="ADAPT_WDATA_CNT"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_SMAP_WDATA_CNT_REG"
   offset="0x1348"
   description="
     "
>

  <field
     name="SMAP_WDATA_CNT"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>

<register
   name="SPA_BDS_WDATA_CNT_REG"
   offset="0x134C"
   description="
     "
>

  <field
     name="BDS_WDATA_CNT"
     access="RO"
     lsb="0"
     width="32"
     default="0x0"
     description="
       "
  />

</register>




</regdef>
