set_max_delay 4.0 -rise_from adder1 -fall_from clk2 -rise_through * -ignore_clock_latency -probe -reset_path
