Info: Starting: Create simulation model
Info: qsys-generate C:\rxc_users\ACS\SOMA10\V2\HDL\Test_Design\RefDesign_HPS_only\src\A10\mw_ip\pll_sys.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\rxc_users\ACS\SOMA10\V2\HDL\Test_Design\RefDesign_HPS_only\src\A10\mw_ip\pll_sys --family="Arria 10" --part=10AS066H2F34E1SG
Progress: Loading mw_ip/pll_sys.qsys
Progress: Reading input file
Progress: Adding iopll_0 [altera_iopll 16.1]
Progress: Parameterizing module iopll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: pll_sys.iopll_0: Able to implement PLL with user settings
Info: pll_sys: "Transforming system: pll_sys"
Info: pll_sys: Running transform generation_view_transform
Info: pll_sys: Running transform generation_view_transform took 0.000s
Info: iopll_0: Running transform generation_view_transform
Info: iopll_0: Running transform generation_view_transform took 0.000s
Info: pll_sys: Running transform merlin_avalon_transform
Info: pll_sys: Running transform merlin_avalon_transform took 0.050s
Info: pll_sys: "Naming system components in system: pll_sys"
Info: pll_sys: "Processing generation queue"
Info: pll_sys: "Generating: pll_sys"
Info: pll_sys: "Generating: pll_sys_altera_iopll_161_gan2hti"
Info: pll_sys: Done "pll_sys" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\rxc_users\ACS\SOMA10\V2\HDL\Test_Design\RefDesign_HPS_only\src\A10\mw_ip\pll_sys\pll_sys.spd --output-directory=C:/rxc_users/ACS/SOMA10/V2/HDL/Test_Design/RefDesign_HPS_only/src/A10/mw_ip/pll_sys/sim/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\rxc_users\ACS\SOMA10\V2\HDL\Test_Design\RefDesign_HPS_only\src\A10\mw_ip\pll_sys\pll_sys.spd --output-directory=C:/rxc_users/ACS/SOMA10/V2/HDL/Test_Design/RefDesign_HPS_only/src/A10/mw_ip/pll_sys/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/rxc_users/ACS/SOMA10/V2/HDL/Test_Design/RefDesign_HPS_only/src/A10/mw_ip/pll_sys/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/rxc_users/ACS/SOMA10/V2/HDL/Test_Design/RefDesign_HPS_only/src/A10/mw_ip/pll_sys/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/rxc_users/ACS/SOMA10/V2/HDL/Test_Design/RefDesign_HPS_only/src/A10/mw_ip/pll_sys/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/rxc_users/ACS/SOMA10/V2/HDL/Test_Design/RefDesign_HPS_only/src/A10/mw_ip/pll_sys/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/rxc_users/ACS/SOMA10/V2/HDL/Test_Design/RefDesign_HPS_only/src/A10/mw_ip/pll_sys/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\rxc_users\ACS\SOMA10\V2\HDL\Test_Design\RefDesign_HPS_only\src\A10\mw_ip\pll_sys.qsys --block-symbol-file --output-directory=C:\rxc_users\ACS\SOMA10\V2\HDL\Test_Design\RefDesign_HPS_only\src\A10\mw_ip\pll_sys --family="Arria 10" --part=10AS066H2F34E1SG
Progress: Loading mw_ip/pll_sys.qsys
Progress: Reading input file
Progress: Adding iopll_0 [altera_iopll 16.1]
Progress: Parameterizing module iopll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: pll_sys.iopll_0: Able to implement PLL with user settings
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\rxc_users\ACS\SOMA10\V2\HDL\Test_Design\RefDesign_HPS_only\src\A10\mw_ip\pll_sys.qsys --synthesis=VHDL --output-directory=C:\rxc_users\ACS\SOMA10\V2\HDL\Test_Design\RefDesign_HPS_only\src\A10\mw_ip\pll_sys --family="Arria 10" --part=10AS066H2F34E1SG
Progress: Loading mw_ip/pll_sys.qsys
Progress: Reading input file
Progress: Adding iopll_0 [altera_iopll 16.1]
Progress: Parameterizing module iopll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: pll_sys.iopll_0: Able to implement PLL with user settings
Info: pll_sys: "Transforming system: pll_sys"
Info: pll_sys: Running transform generation_view_transform
Info: pll_sys: Running transform generation_view_transform took 0.000s
Info: iopll_0: Running transform generation_view_transform
Info: iopll_0: Running transform generation_view_transform took 0.000s
Info: pll_sys: Running transform merlin_avalon_transform
Info: pll_sys: Running transform merlin_avalon_transform took 0.008s
Info: pll_sys: "Naming system components in system: pll_sys"
Info: pll_sys: "Processing generation queue"
Info: pll_sys: "Generating: pll_sys"
Info: pll_sys: "Generating: pll_sys_altera_iopll_161_gan2hti"
Info: pll_sys: Done "pll_sys" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
