version 3
C:/Users/Data/Desktop/djaberfellague2/fellague/tp2.vhd
tp2
VHDL
VHDL
test.xwv
Clocked
-
-
10000000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
H
100000000
100000000
15000000
15000000
0
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
CE
H
DIN
H
DIR
H
DOUT
H
RESET
H
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
H
CE
DIR
RESET
DIN
DOUT
SIGNAL_ORDER_END
-X-X-X-

