Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov  1 13:08:06 2024
| Host         : DESKTOP-V4SV6TR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BomberGameTopLevel_timing_summary_routed.rpt -pb BomberGameTopLevel_timing_summary_routed.pb -rpx BomberGameTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : BomberGameTopLevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: DebounceC/clock_1khz/SLOW_CLOCK_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: SevenSegControl/onehz/SLOW_CLOCK_reg/Q (HIGH)

 There are 899 register/latch pins with no clock driven by root clock pin: clock_6p25MHZ/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player1MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player2MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player3MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player4MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: pixelColourControl/clk40hz2/SLOW_CLOCK_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: twohundredhz/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2657 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.861        0.000                      0                 1434        0.103        0.000                      0                 1434        4.500        0.000                       0                   809  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.861        0.000                      0                 1434        0.103        0.000                      0                 1434        4.500        0.000                       0                   809  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.861ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 1.316ns (26.952%)  route 3.567ns (73.048%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.548     5.069    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X33Y22         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.419     5.488 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[9]/Q
                         net (fo=3, routed)           1.103     6.591    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg_n_0_[9]
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.323     6.914 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_6__2/O
                         net (fo=1, routed)           0.558     7.472    pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_6__2_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.326     7.798 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_4__2/O
                         net (fo=1, routed)           0.612     8.409    pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_4__2_n_0
    SLICE_X33Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.533 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_3__2/O
                         net (fo=17, routed)          0.621     9.154    pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_3__2_n_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.278 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx[4]_i_1__1/O
                         net (fo=5, routed)           0.674     9.952    pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx
    SLICE_X31Y17         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.437    14.778    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X31Y17         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[2]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X31Y17         FDCE (Setup_fdce_C_CE)      -0.205    14.813    pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -9.952    
  -------------------------------------------------------------------
                         slack                                  4.861    

Slack (MET) :             4.861ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 1.316ns (26.952%)  route 3.567ns (73.048%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.548     5.069    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X33Y22         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.419     5.488 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[9]/Q
                         net (fo=3, routed)           1.103     6.591    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg_n_0_[9]
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.323     6.914 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_6__2/O
                         net (fo=1, routed)           0.558     7.472    pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_6__2_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.326     7.798 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_4__2/O
                         net (fo=1, routed)           0.612     8.409    pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_4__2_n_0
    SLICE_X33Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.533 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_3__2/O
                         net (fo=17, routed)          0.621     9.154    pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_3__2_n_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.278 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx[4]_i_1__1/O
                         net (fo=5, routed)           0.674     9.952    pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx
    SLICE_X31Y17         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.437    14.778    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X31Y17         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[3]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X31Y17         FDCE (Setup_fdce_C_CE)      -0.205    14.813    pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[3]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -9.952    
  -------------------------------------------------------------------
                         slack                                  4.861    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_tx_module/uart_tx_inst_slave/tx_reg/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 1.316ns (27.291%)  route 3.506ns (72.709%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.548     5.069    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X33Y22         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.419     5.488 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[9]/Q
                         net (fo=3, routed)           1.103     6.591    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg_n_0_[9]
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.323     6.914 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_6__2/O
                         net (fo=1, routed)           0.558     7.472    pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_6__2_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.326     7.798 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_4__2/O
                         net (fo=1, routed)           0.612     8.409    pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_4__2_n_0
    SLICE_X33Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.533 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_3__2/O
                         net (fo=17, routed)          0.639     9.172    pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_3__2_n_0
    SLICE_X32Y18         LUT3 (Prop_lut3_I2_O)        0.124     9.296 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/tx_i_1__1/O
                         net (fo=1, routed)           0.595     9.891    pixelColourControl/slave_tx_module/uart_tx_inst_slave/tx_i_1__1_n_0
    SLICE_X32Y18         FDPE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/tx_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.435    14.776    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X32Y18         FDPE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/tx_reg/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X32Y18         FDPE (Setup_fdpe_C_CE)      -0.205    14.811    pixelColourControl/slave_tx_module/uart_tx_inst_slave/tx_reg
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 1.076ns (23.557%)  route 3.492ns (76.443%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.554     5.075    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  clock_6p25MHZ/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clock_6p25MHZ/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.857     6.388    clock_6p25MHZ/COUNT_reg[22]
    SLICE_X32Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.512 f  clock_6p25MHZ/COUNT[0]_i_10__0/O
                         net (fo=1, routed)           0.421     6.933    clock_6p25MHZ/COUNT[0]_i_10__0_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.057 f  clock_6p25MHZ/COUNT[0]_i_9__6/O
                         net (fo=1, routed)           0.444     7.501    clock_6p25MHZ/COUNT[0]_i_9__6_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.625 f  clock_6p25MHZ/COUNT[0]_i_7__6/O
                         net (fo=1, routed)           0.448     8.073    clock_6p25MHZ/COUNT[0]_i_7__6_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.197 r  clock_6p25MHZ/COUNT[0]_i_3__6/O
                         net (fo=2, routed)           0.433     8.629    clock_6p25MHZ/COUNT[0]_i_3__6_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.753 r  clock_6p25MHZ/COUNT[0]_i_1__6/O
                         net (fo=32, routed)          0.889     9.643    clock_6p25MHZ/clear
    SLICE_X33Y53         FDRE                                         r  clock_6p25MHZ/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.435    14.776    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X33Y53         FDRE                                         r  clock_6p25MHZ/COUNT_reg[28]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X33Y53         FDRE (Setup_fdre_C_R)       -0.429    14.585    clock_6p25MHZ/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 1.076ns (23.557%)  route 3.492ns (76.443%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.554     5.075    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  clock_6p25MHZ/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clock_6p25MHZ/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.857     6.388    clock_6p25MHZ/COUNT_reg[22]
    SLICE_X32Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.512 f  clock_6p25MHZ/COUNT[0]_i_10__0/O
                         net (fo=1, routed)           0.421     6.933    clock_6p25MHZ/COUNT[0]_i_10__0_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.057 f  clock_6p25MHZ/COUNT[0]_i_9__6/O
                         net (fo=1, routed)           0.444     7.501    clock_6p25MHZ/COUNT[0]_i_9__6_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.625 f  clock_6p25MHZ/COUNT[0]_i_7__6/O
                         net (fo=1, routed)           0.448     8.073    clock_6p25MHZ/COUNT[0]_i_7__6_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.197 r  clock_6p25MHZ/COUNT[0]_i_3__6/O
                         net (fo=2, routed)           0.433     8.629    clock_6p25MHZ/COUNT[0]_i_3__6_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.753 r  clock_6p25MHZ/COUNT[0]_i_1__6/O
                         net (fo=32, routed)          0.889     9.643    clock_6p25MHZ/clear
    SLICE_X33Y53         FDRE                                         r  clock_6p25MHZ/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.435    14.776    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X33Y53         FDRE                                         r  clock_6p25MHZ/COUNT_reg[29]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X33Y53         FDRE (Setup_fdre_C_R)       -0.429    14.585    clock_6p25MHZ/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 1.076ns (23.557%)  route 3.492ns (76.443%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.554     5.075    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  clock_6p25MHZ/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clock_6p25MHZ/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.857     6.388    clock_6p25MHZ/COUNT_reg[22]
    SLICE_X32Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.512 f  clock_6p25MHZ/COUNT[0]_i_10__0/O
                         net (fo=1, routed)           0.421     6.933    clock_6p25MHZ/COUNT[0]_i_10__0_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.057 f  clock_6p25MHZ/COUNT[0]_i_9__6/O
                         net (fo=1, routed)           0.444     7.501    clock_6p25MHZ/COUNT[0]_i_9__6_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.625 f  clock_6p25MHZ/COUNT[0]_i_7__6/O
                         net (fo=1, routed)           0.448     8.073    clock_6p25MHZ/COUNT[0]_i_7__6_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.197 r  clock_6p25MHZ/COUNT[0]_i_3__6/O
                         net (fo=2, routed)           0.433     8.629    clock_6p25MHZ/COUNT[0]_i_3__6_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.753 r  clock_6p25MHZ/COUNT[0]_i_1__6/O
                         net (fo=32, routed)          0.889     9.643    clock_6p25MHZ/clear
    SLICE_X33Y53         FDRE                                         r  clock_6p25MHZ/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.435    14.776    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X33Y53         FDRE                                         r  clock_6p25MHZ/COUNT_reg[30]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X33Y53         FDRE (Setup_fdre_C_R)       -0.429    14.585    clock_6p25MHZ/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 1.076ns (23.557%)  route 3.492ns (76.443%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.554     5.075    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  clock_6p25MHZ/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clock_6p25MHZ/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.857     6.388    clock_6p25MHZ/COUNT_reg[22]
    SLICE_X32Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.512 f  clock_6p25MHZ/COUNT[0]_i_10__0/O
                         net (fo=1, routed)           0.421     6.933    clock_6p25MHZ/COUNT[0]_i_10__0_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.057 f  clock_6p25MHZ/COUNT[0]_i_9__6/O
                         net (fo=1, routed)           0.444     7.501    clock_6p25MHZ/COUNT[0]_i_9__6_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.625 f  clock_6p25MHZ/COUNT[0]_i_7__6/O
                         net (fo=1, routed)           0.448     8.073    clock_6p25MHZ/COUNT[0]_i_7__6_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.197 r  clock_6p25MHZ/COUNT[0]_i_3__6/O
                         net (fo=2, routed)           0.433     8.629    clock_6p25MHZ/COUNT[0]_i_3__6_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.753 r  clock_6p25MHZ/COUNT[0]_i_1__6/O
                         net (fo=32, routed)          0.889     9.643    clock_6p25MHZ/clear
    SLICE_X33Y53         FDRE                                         r  clock_6p25MHZ/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.435    14.776    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X33Y53         FDRE                                         r  clock_6p25MHZ/COUNT_reg[31]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X33Y53         FDRE (Setup_fdre_C_R)       -0.429    14.585    clock_6p25MHZ/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 1.076ns (23.680%)  route 3.468ns (76.320%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.554     5.075    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  clock_6p25MHZ/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clock_6p25MHZ/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.857     6.388    clock_6p25MHZ/COUNT_reg[22]
    SLICE_X32Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.512 f  clock_6p25MHZ/COUNT[0]_i_10__0/O
                         net (fo=1, routed)           0.421     6.933    clock_6p25MHZ/COUNT[0]_i_10__0_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.057 f  clock_6p25MHZ/COUNT[0]_i_9__6/O
                         net (fo=1, routed)           0.444     7.501    clock_6p25MHZ/COUNT[0]_i_9__6_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.625 f  clock_6p25MHZ/COUNT[0]_i_7__6/O
                         net (fo=1, routed)           0.448     8.073    clock_6p25MHZ/COUNT[0]_i_7__6_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.197 r  clock_6p25MHZ/COUNT[0]_i_3__6/O
                         net (fo=2, routed)           0.433     8.629    clock_6p25MHZ/COUNT[0]_i_3__6_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.753 r  clock_6p25MHZ/COUNT[0]_i_1__6/O
                         net (fo=32, routed)          0.866     9.619    clock_6p25MHZ/clear
    SLICE_X33Y52         FDRE                                         r  clock_6p25MHZ/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.436    14.777    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X33Y52         FDRE                                         r  clock_6p25MHZ/COUNT_reg[24]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X33Y52         FDRE (Setup_fdre_C_R)       -0.429    14.586    clock_6p25MHZ/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 1.076ns (23.680%)  route 3.468ns (76.320%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.554     5.075    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  clock_6p25MHZ/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clock_6p25MHZ/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.857     6.388    clock_6p25MHZ/COUNT_reg[22]
    SLICE_X32Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.512 f  clock_6p25MHZ/COUNT[0]_i_10__0/O
                         net (fo=1, routed)           0.421     6.933    clock_6p25MHZ/COUNT[0]_i_10__0_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.057 f  clock_6p25MHZ/COUNT[0]_i_9__6/O
                         net (fo=1, routed)           0.444     7.501    clock_6p25MHZ/COUNT[0]_i_9__6_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.625 f  clock_6p25MHZ/COUNT[0]_i_7__6/O
                         net (fo=1, routed)           0.448     8.073    clock_6p25MHZ/COUNT[0]_i_7__6_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.197 r  clock_6p25MHZ/COUNT[0]_i_3__6/O
                         net (fo=2, routed)           0.433     8.629    clock_6p25MHZ/COUNT[0]_i_3__6_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.753 r  clock_6p25MHZ/COUNT[0]_i_1__6/O
                         net (fo=32, routed)          0.866     9.619    clock_6p25MHZ/clear
    SLICE_X33Y52         FDRE                                         r  clock_6p25MHZ/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.436    14.777    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X33Y52         FDRE                                         r  clock_6p25MHZ/COUNT_reg[25]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X33Y52         FDRE (Setup_fdre_C_R)       -0.429    14.586    clock_6p25MHZ/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 1.076ns (23.680%)  route 3.468ns (76.320%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.554     5.075    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  clock_6p25MHZ/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clock_6p25MHZ/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.857     6.388    clock_6p25MHZ/COUNT_reg[22]
    SLICE_X32Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.512 f  clock_6p25MHZ/COUNT[0]_i_10__0/O
                         net (fo=1, routed)           0.421     6.933    clock_6p25MHZ/COUNT[0]_i_10__0_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.057 f  clock_6p25MHZ/COUNT[0]_i_9__6/O
                         net (fo=1, routed)           0.444     7.501    clock_6p25MHZ/COUNT[0]_i_9__6_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.625 f  clock_6p25MHZ/COUNT[0]_i_7__6/O
                         net (fo=1, routed)           0.448     8.073    clock_6p25MHZ/COUNT[0]_i_7__6_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.197 r  clock_6p25MHZ/COUNT[0]_i_3__6/O
                         net (fo=2, routed)           0.433     8.629    clock_6p25MHZ/COUNT[0]_i_3__6_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.753 r  clock_6p25MHZ/COUNT[0]_i_1__6/O
                         net (fo=32, routed)          0.866     9.619    clock_6p25MHZ/clear
    SLICE_X33Y52         FDRE                                         r  clock_6p25MHZ/COUNT_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.436    14.777    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X33Y52         FDRE                                         r  clock_6p25MHZ/COUNT_reg[26]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X33Y52         FDRE (Setup_fdre_C_R)       -0.429    14.586    clock_6p25MHZ/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  4.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 clock_6p25MHZ/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.564     1.447    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clock_6p25MHZ/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_6p25MHZ/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.119     1.707    clock_6p25MHZ/COUNT_reg[15]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clock_6p25MHZ/COUNT_reg[12]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.868    clock_6p25MHZ/COUNT_reg[12]_i_1__6_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  clock_6p25MHZ/COUNT_reg[16]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     1.922    clock_6p25MHZ/COUNT_reg[16]_i_1__6_n_7
    SLICE_X33Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.830     1.958    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clock_6p25MHZ/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pixelColourControl/clk40hz2/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/clk40hz2/COUNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.355ns (73.661%)  route 0.127ns (26.339%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.567     1.450    pixelColourControl/clk40hz2/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  pixelColourControl/clk40hz2/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  pixelColourControl/clk40hz2/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.126     1.717    pixelColourControl/clk40hz2/COUNT_reg[7]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.877 r  pixelColourControl/clk40hz2/COUNT_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.878    pixelColourControl/clk40hz2/COUNT_reg[4]_i_1__4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.932 r  pixelColourControl/clk40hz2/COUNT_reg[8]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     1.932    pixelColourControl/clk40hz2/COUNT_reg[8]_i_1__4_n_7
    SLICE_X51Y50         FDRE                                         r  pixelColourControl/clk40hz2/COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.835     1.963    pixelColourControl/clk40hz2/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  pixelColourControl/clk40hz2/COUNT_reg[8]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    pixelColourControl/clk40hz2/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 pixelColourControl/slave_tx_module3/uart_tx_inst_slave/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_tx_module3/uart_tx_inst_slave/tx_busy_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.800%)  route 0.306ns (62.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.550     1.433    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X36Y24         FDCE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.306     1.880    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/state__0[0]
    SLICE_X34Y24         LUT5 (Prop_lut5_I1_O)        0.045     1.925 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/tx_busy_i_1__0/O
                         net (fo=1, routed)           0.000     1.925    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/tx_busy_i_1__0_n_0
    SLICE_X34Y24         FDCE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/tx_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.815     1.942    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X34Y24         FDCE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/tx_busy_reg/C
                         clock pessimism             -0.249     1.693    
    SLICE_X34Y24         FDCE (Hold_fdce_C_D)         0.120     1.813    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/tx_busy_reg
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 clock_6p25MHZ/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.564     1.447    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clock_6p25MHZ/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_6p25MHZ/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.119     1.707    clock_6p25MHZ/COUNT_reg[15]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clock_6p25MHZ/COUNT_reg[12]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.868    clock_6p25MHZ/COUNT_reg[12]_i_1__6_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  clock_6p25MHZ/COUNT_reg[16]_i_1__6/O[2]
                         net (fo=1, routed)           0.000     1.933    clock_6p25MHZ/COUNT_reg[16]_i_1__6_n_5
    SLICE_X33Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.830     1.958    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[18]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clock_6p25MHZ/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 pixelColourControl/master_rx_module/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_rx_module/data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.639     1.523    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X55Y118        FDCE                                         r  pixelColourControl/master_rx_module/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y118        FDCE (Prop_fdce_C_Q)         0.141     1.664 r  pixelColourControl/master_rx_module/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.065     1.729    pixelColourControl/master_rx_module/shift_reg_reg_n_0_[3]
    SLICE_X54Y118        FDCE                                         r  pixelColourControl/master_rx_module/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.910     2.038    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X54Y118        FDCE                                         r  pixelColourControl/master_rx_module/data_reg[3]/C
                         clock pessimism             -0.502     1.536    
    SLICE_X54Y118        FDCE (Hold_fdce_C_D)         0.076     1.612    pixelColourControl/master_rx_module/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 pixelColourControl/clk40hz2/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/clk40hz2/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.366ns (74.248%)  route 0.127ns (25.752%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.567     1.450    pixelColourControl/clk40hz2/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  pixelColourControl/clk40hz2/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  pixelColourControl/clk40hz2/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.126     1.717    pixelColourControl/clk40hz2/COUNT_reg[7]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.877 r  pixelColourControl/clk40hz2/COUNT_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.878    pixelColourControl/clk40hz2/COUNT_reg[4]_i_1__4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.943 r  pixelColourControl/clk40hz2/COUNT_reg[8]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     1.943    pixelColourControl/clk40hz2/COUNT_reg[8]_i_1__4_n_5
    SLICE_X51Y50         FDRE                                         r  pixelColourControl/clk40hz2/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.835     1.963    pixelColourControl/clk40hz2/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  pixelColourControl/clk40hz2/COUNT_reg[10]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    pixelColourControl/clk40hz2/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clock_6p25MHZ/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.564     1.447    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clock_6p25MHZ/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_6p25MHZ/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.119     1.707    clock_6p25MHZ/COUNT_reg[15]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clock_6p25MHZ/COUNT_reg[12]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.868    clock_6p25MHZ/COUNT_reg[12]_i_1__6_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  clock_6p25MHZ/COUNT_reg[16]_i_1__6/O[1]
                         net (fo=1, routed)           0.000     1.958    clock_6p25MHZ/COUNT_reg[16]_i_1__6_n_6
    SLICE_X33Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.830     1.958    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[17]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clock_6p25MHZ/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clock_6p25MHZ/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.564     1.447    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clock_6p25MHZ/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_6p25MHZ/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.119     1.707    clock_6p25MHZ/COUNT_reg[15]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clock_6p25MHZ/COUNT_reg[12]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.868    clock_6p25MHZ/COUNT_reg[12]_i_1__6_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  clock_6p25MHZ/COUNT_reg[16]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     1.958    clock_6p25MHZ/COUNT_reg[16]_i_1__6_n_4
    SLICE_X33Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.830     1.958    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[19]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clock_6p25MHZ/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 pixelColourControl/slave_tx_module3/uart_tx_inst_slave/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.884%)  route 0.332ns (64.116%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.551     1.434    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X36Y23         FDCE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/FSM_sequential_state_reg[1]/Q
                         net (fo=13, routed)          0.332     1.907    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/state__0[1]
    SLICE_X34Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.952 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.952    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx[0]_i_1__0_n_0
    SLICE_X34Y25         FDCE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.815     1.942    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[0]/C
                         clock pessimism             -0.249     1.693    
    SLICE_X34Y25         FDCE (Hold_fdce_C_D)         0.120     1.813    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pixelColourControl/slave_rx_module/bit_idx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module/shift_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.673     1.557    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X7Y108         FDCE                                         r  pixelColourControl/slave_rx_module/bit_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y108         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  pixelColourControl/slave_rx_module/bit_idx_reg[2]/Q
                         net (fo=12, routed)          0.088     1.786    pixelColourControl/slave_rx_module/bit_idx_reg_n_0_[2]
    SLICE_X6Y108         LUT5 (Prop_lut5_I3_O)        0.045     1.831 r  pixelColourControl/slave_rx_module/shift_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     1.831    pixelColourControl/slave_rx_module/shift_reg[30]_i_1_n_0
    SLICE_X6Y108         FDCE                                         r  pixelColourControl/slave_rx_module/shift_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.947     2.075    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X6Y108         FDCE                                         r  pixelColourControl/slave_rx_module/shift_reg_reg[30]/C
                         clock pessimism             -0.505     1.570    
    SLICE_X6Y108         FDCE (Hold_fdce_C_D)         0.121     1.691    pixelColourControl/slave_rx_module/shift_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y33   DebounceC/clock_1khz/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y35   DebounceC/clock_1khz/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y35   DebounceC/clock_1khz/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y36   DebounceC/clock_1khz/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y128  pixelColourControl/master_rx_module3/clk_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y128  pixelColourControl/master_rx_module3/clk_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y128  pixelColourControl/master_rx_module3/clk_cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y128  pixelColourControl/master_rx_module3/clk_cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y121  pixelColourControl/master_tx_module3/uart_tx_inst/clk_cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y121  pixelColourControl/master_tx_module3/uart_tx_inst/clk_cnt_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y109   pixelColourControl/slave_rx_module/clk_cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y109   pixelColourControl/slave_rx_module/clk_cnt_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y119  pixelColourControl/slave_rx_module2/bit_idx_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y119  pixelColourControl/slave_rx_module2/bit_idx_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y33   DebounceC/clock_1khz/COUNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y33   DebounceC/clock_1khz/COUNT_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y33   DebounceC/clock_1khz/COUNT_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y33   DebounceC/clock_1khz/COUNT_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y126  pixelColourControl/master_rx_module3/data_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y125  pixelColourControl/master_rx_module3/data_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y126  pixelColourControl/master_rx_module3/data_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y125  pixelColourControl/master_rx_module3/data_reg[31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y126  pixelColourControl/master_rx_module3/data_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y126  pixelColourControl/master_rx_module3/data_reg[4]/C



