INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_generator_1/sim/fifo_generator_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_AD796x/sim/fifo_AD796x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_AD796x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/spi_slave_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/mux_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/spi_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/spi_clgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_clgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/WbSignal_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbSignal_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/spi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/one_second_pulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_second_pulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/hbexec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hbexec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okWireIn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module okWireIn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okTriggerIn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module okTriggerIn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okBTPipeOut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module okBTPipeOut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/mux_1to8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_1to8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/top_level_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okWireOut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module okWireOut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okTriggerOut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module okTriggerOut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/read_AD796x_fifo_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_AD796x_fifo_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/XEM7310-A75/okLibrary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module okHost
INFO: [VRFC 10-311] analyzing module okWireOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/XEM7310-A75/okCoreHarness.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module okCore
INFO: [VRFC 10-311] analyzing module okCoreHarness
INFO: [VRFC 10-311] analyzing module ok_tfifo
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/AD7960/AD7960.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD7960
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/new/reset_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/new/AD7961.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD7961
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/XEM7310-A75/okPipeOut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module okPipeOut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/new/reset_sync_low.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_sync_low
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/new/realTimeLPF_readwrite_coeff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module realTimeLPF_readwrite_coeff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/Butter/Butterworth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Butterworth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sim_1/imports/SPI_Master/tb_spi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_top
