
G474_Orion_main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d34c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000658  0800d530  0800d530  0001d530  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800db88  0800db88  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800db88  0800db88  0001db88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800db90  0800db90  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800db90  0800db90  0001db90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800db94  0800db94  0001db94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800db98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000191c  200001e0  0800dd74  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001afc  0800dd74  00021afc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000382c0  00000000  00000000  0002024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006027  00000000  00000000  0005850f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00016bd3  00000000  00000000  0005e536  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000017e8  00000000  00000000  00075110  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00002c55  00000000  00000000  000768f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002d142  00000000  00000000  0007954d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000361a5  00000000  00000000  000a668f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0011e4ed  00000000  00000000  000dc834  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000063a0  00000000  00000000  001fad24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000057  00000000  00000000  002010c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e0 	.word	0x200001e0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800d514 	.word	0x0800d514

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e4 	.word	0x200001e4
 800021c:	0800d514 	.word	0x0800d514

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b970 	b.w	8000fd0 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f806 	bl	8000d08 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__udivmoddi4>:
 8000d08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d0c:	9e08      	ldr	r6, [sp, #32]
 8000d0e:	460d      	mov	r5, r1
 8000d10:	4604      	mov	r4, r0
 8000d12:	460f      	mov	r7, r1
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d14a      	bne.n	8000dae <__udivmoddi4+0xa6>
 8000d18:	428a      	cmp	r2, r1
 8000d1a:	4694      	mov	ip, r2
 8000d1c:	d965      	bls.n	8000dea <__udivmoddi4+0xe2>
 8000d1e:	fab2 f382 	clz	r3, r2
 8000d22:	b143      	cbz	r3, 8000d36 <__udivmoddi4+0x2e>
 8000d24:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d28:	f1c3 0220 	rsb	r2, r3, #32
 8000d2c:	409f      	lsls	r7, r3
 8000d2e:	fa20 f202 	lsr.w	r2, r0, r2
 8000d32:	4317      	orrs	r7, r2
 8000d34:	409c      	lsls	r4, r3
 8000d36:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d3a:	fa1f f58c 	uxth.w	r5, ip
 8000d3e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d42:	0c22      	lsrs	r2, r4, #16
 8000d44:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d48:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d4c:	fb01 f005 	mul.w	r0, r1, r5
 8000d50:	4290      	cmp	r0, r2
 8000d52:	d90a      	bls.n	8000d6a <__udivmoddi4+0x62>
 8000d54:	eb1c 0202 	adds.w	r2, ip, r2
 8000d58:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d5c:	f080 811c 	bcs.w	8000f98 <__udivmoddi4+0x290>
 8000d60:	4290      	cmp	r0, r2
 8000d62:	f240 8119 	bls.w	8000f98 <__udivmoddi4+0x290>
 8000d66:	3902      	subs	r1, #2
 8000d68:	4462      	add	r2, ip
 8000d6a:	1a12      	subs	r2, r2, r0
 8000d6c:	b2a4      	uxth	r4, r4
 8000d6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d76:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d7a:	fb00 f505 	mul.w	r5, r0, r5
 8000d7e:	42a5      	cmp	r5, r4
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x90>
 8000d82:	eb1c 0404 	adds.w	r4, ip, r4
 8000d86:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d8a:	f080 8107 	bcs.w	8000f9c <__udivmoddi4+0x294>
 8000d8e:	42a5      	cmp	r5, r4
 8000d90:	f240 8104 	bls.w	8000f9c <__udivmoddi4+0x294>
 8000d94:	4464      	add	r4, ip
 8000d96:	3802      	subs	r0, #2
 8000d98:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d9c:	1b64      	subs	r4, r4, r5
 8000d9e:	2100      	movs	r1, #0
 8000da0:	b11e      	cbz	r6, 8000daa <__udivmoddi4+0xa2>
 8000da2:	40dc      	lsrs	r4, r3
 8000da4:	2300      	movs	r3, #0
 8000da6:	e9c6 4300 	strd	r4, r3, [r6]
 8000daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d908      	bls.n	8000dc4 <__udivmoddi4+0xbc>
 8000db2:	2e00      	cmp	r6, #0
 8000db4:	f000 80ed 	beq.w	8000f92 <__udivmoddi4+0x28a>
 8000db8:	2100      	movs	r1, #0
 8000dba:	e9c6 0500 	strd	r0, r5, [r6]
 8000dbe:	4608      	mov	r0, r1
 8000dc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dc4:	fab3 f183 	clz	r1, r3
 8000dc8:	2900      	cmp	r1, #0
 8000dca:	d149      	bne.n	8000e60 <__udivmoddi4+0x158>
 8000dcc:	42ab      	cmp	r3, r5
 8000dce:	d302      	bcc.n	8000dd6 <__udivmoddi4+0xce>
 8000dd0:	4282      	cmp	r2, r0
 8000dd2:	f200 80f8 	bhi.w	8000fc6 <__udivmoddi4+0x2be>
 8000dd6:	1a84      	subs	r4, r0, r2
 8000dd8:	eb65 0203 	sbc.w	r2, r5, r3
 8000ddc:	2001      	movs	r0, #1
 8000dde:	4617      	mov	r7, r2
 8000de0:	2e00      	cmp	r6, #0
 8000de2:	d0e2      	beq.n	8000daa <__udivmoddi4+0xa2>
 8000de4:	e9c6 4700 	strd	r4, r7, [r6]
 8000de8:	e7df      	b.n	8000daa <__udivmoddi4+0xa2>
 8000dea:	b902      	cbnz	r2, 8000dee <__udivmoddi4+0xe6>
 8000dec:	deff      	udf	#255	; 0xff
 8000dee:	fab2 f382 	clz	r3, r2
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	f040 8090 	bne.w	8000f18 <__udivmoddi4+0x210>
 8000df8:	1a8a      	subs	r2, r1, r2
 8000dfa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dfe:	fa1f fe8c 	uxth.w	lr, ip
 8000e02:	2101      	movs	r1, #1
 8000e04:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e08:	fb07 2015 	mls	r0, r7, r5, r2
 8000e0c:	0c22      	lsrs	r2, r4, #16
 8000e0e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e12:	fb0e f005 	mul.w	r0, lr, r5
 8000e16:	4290      	cmp	r0, r2
 8000e18:	d908      	bls.n	8000e2c <__udivmoddi4+0x124>
 8000e1a:	eb1c 0202 	adds.w	r2, ip, r2
 8000e1e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e22:	d202      	bcs.n	8000e2a <__udivmoddi4+0x122>
 8000e24:	4290      	cmp	r0, r2
 8000e26:	f200 80cb 	bhi.w	8000fc0 <__udivmoddi4+0x2b8>
 8000e2a:	4645      	mov	r5, r8
 8000e2c:	1a12      	subs	r2, r2, r0
 8000e2e:	b2a4      	uxth	r4, r4
 8000e30:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e34:	fb07 2210 	mls	r2, r7, r0, r2
 8000e38:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e3c:	fb0e fe00 	mul.w	lr, lr, r0
 8000e40:	45a6      	cmp	lr, r4
 8000e42:	d908      	bls.n	8000e56 <__udivmoddi4+0x14e>
 8000e44:	eb1c 0404 	adds.w	r4, ip, r4
 8000e48:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e4c:	d202      	bcs.n	8000e54 <__udivmoddi4+0x14c>
 8000e4e:	45a6      	cmp	lr, r4
 8000e50:	f200 80bb 	bhi.w	8000fca <__udivmoddi4+0x2c2>
 8000e54:	4610      	mov	r0, r2
 8000e56:	eba4 040e 	sub.w	r4, r4, lr
 8000e5a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e5e:	e79f      	b.n	8000da0 <__udivmoddi4+0x98>
 8000e60:	f1c1 0720 	rsb	r7, r1, #32
 8000e64:	408b      	lsls	r3, r1
 8000e66:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e6a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e6e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e72:	fa20 f307 	lsr.w	r3, r0, r7
 8000e76:	40fd      	lsrs	r5, r7
 8000e78:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e7c:	4323      	orrs	r3, r4
 8000e7e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e82:	fa1f fe8c 	uxth.w	lr, ip
 8000e86:	fb09 5518 	mls	r5, r9, r8, r5
 8000e8a:	0c1c      	lsrs	r4, r3, #16
 8000e8c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e90:	fb08 f50e 	mul.w	r5, r8, lr
 8000e94:	42a5      	cmp	r5, r4
 8000e96:	fa02 f201 	lsl.w	r2, r2, r1
 8000e9a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e9e:	d90b      	bls.n	8000eb8 <__udivmoddi4+0x1b0>
 8000ea0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ea8:	f080 8088 	bcs.w	8000fbc <__udivmoddi4+0x2b4>
 8000eac:	42a5      	cmp	r5, r4
 8000eae:	f240 8085 	bls.w	8000fbc <__udivmoddi4+0x2b4>
 8000eb2:	f1a8 0802 	sub.w	r8, r8, #2
 8000eb6:	4464      	add	r4, ip
 8000eb8:	1b64      	subs	r4, r4, r5
 8000eba:	b29d      	uxth	r5, r3
 8000ebc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ec0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ec4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ec8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ecc:	45a6      	cmp	lr, r4
 8000ece:	d908      	bls.n	8000ee2 <__udivmoddi4+0x1da>
 8000ed0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ed8:	d26c      	bcs.n	8000fb4 <__udivmoddi4+0x2ac>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	d96a      	bls.n	8000fb4 <__udivmoddi4+0x2ac>
 8000ede:	3b02      	subs	r3, #2
 8000ee0:	4464      	add	r4, ip
 8000ee2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ee6:	fba3 9502 	umull	r9, r5, r3, r2
 8000eea:	eba4 040e 	sub.w	r4, r4, lr
 8000eee:	42ac      	cmp	r4, r5
 8000ef0:	46c8      	mov	r8, r9
 8000ef2:	46ae      	mov	lr, r5
 8000ef4:	d356      	bcc.n	8000fa4 <__udivmoddi4+0x29c>
 8000ef6:	d053      	beq.n	8000fa0 <__udivmoddi4+0x298>
 8000ef8:	b156      	cbz	r6, 8000f10 <__udivmoddi4+0x208>
 8000efa:	ebb0 0208 	subs.w	r2, r0, r8
 8000efe:	eb64 040e 	sbc.w	r4, r4, lr
 8000f02:	fa04 f707 	lsl.w	r7, r4, r7
 8000f06:	40ca      	lsrs	r2, r1
 8000f08:	40cc      	lsrs	r4, r1
 8000f0a:	4317      	orrs	r7, r2
 8000f0c:	e9c6 7400 	strd	r7, r4, [r6]
 8000f10:	4618      	mov	r0, r3
 8000f12:	2100      	movs	r1, #0
 8000f14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f18:	f1c3 0120 	rsb	r1, r3, #32
 8000f1c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f20:	fa20 f201 	lsr.w	r2, r0, r1
 8000f24:	fa25 f101 	lsr.w	r1, r5, r1
 8000f28:	409d      	lsls	r5, r3
 8000f2a:	432a      	orrs	r2, r5
 8000f2c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f30:	fa1f fe8c 	uxth.w	lr, ip
 8000f34:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f38:	fb07 1510 	mls	r5, r7, r0, r1
 8000f3c:	0c11      	lsrs	r1, r2, #16
 8000f3e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f42:	fb00 f50e 	mul.w	r5, r0, lr
 8000f46:	428d      	cmp	r5, r1
 8000f48:	fa04 f403 	lsl.w	r4, r4, r3
 8000f4c:	d908      	bls.n	8000f60 <__udivmoddi4+0x258>
 8000f4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f52:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f56:	d22f      	bcs.n	8000fb8 <__udivmoddi4+0x2b0>
 8000f58:	428d      	cmp	r5, r1
 8000f5a:	d92d      	bls.n	8000fb8 <__udivmoddi4+0x2b0>
 8000f5c:	3802      	subs	r0, #2
 8000f5e:	4461      	add	r1, ip
 8000f60:	1b49      	subs	r1, r1, r5
 8000f62:	b292      	uxth	r2, r2
 8000f64:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f68:	fb07 1115 	mls	r1, r7, r5, r1
 8000f6c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f70:	fb05 f10e 	mul.w	r1, r5, lr
 8000f74:	4291      	cmp	r1, r2
 8000f76:	d908      	bls.n	8000f8a <__udivmoddi4+0x282>
 8000f78:	eb1c 0202 	adds.w	r2, ip, r2
 8000f7c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f80:	d216      	bcs.n	8000fb0 <__udivmoddi4+0x2a8>
 8000f82:	4291      	cmp	r1, r2
 8000f84:	d914      	bls.n	8000fb0 <__udivmoddi4+0x2a8>
 8000f86:	3d02      	subs	r5, #2
 8000f88:	4462      	add	r2, ip
 8000f8a:	1a52      	subs	r2, r2, r1
 8000f8c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f90:	e738      	b.n	8000e04 <__udivmoddi4+0xfc>
 8000f92:	4631      	mov	r1, r6
 8000f94:	4630      	mov	r0, r6
 8000f96:	e708      	b.n	8000daa <__udivmoddi4+0xa2>
 8000f98:	4639      	mov	r1, r7
 8000f9a:	e6e6      	b.n	8000d6a <__udivmoddi4+0x62>
 8000f9c:	4610      	mov	r0, r2
 8000f9e:	e6fb      	b.n	8000d98 <__udivmoddi4+0x90>
 8000fa0:	4548      	cmp	r0, r9
 8000fa2:	d2a9      	bcs.n	8000ef8 <__udivmoddi4+0x1f0>
 8000fa4:	ebb9 0802 	subs.w	r8, r9, r2
 8000fa8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fac:	3b01      	subs	r3, #1
 8000fae:	e7a3      	b.n	8000ef8 <__udivmoddi4+0x1f0>
 8000fb0:	4645      	mov	r5, r8
 8000fb2:	e7ea      	b.n	8000f8a <__udivmoddi4+0x282>
 8000fb4:	462b      	mov	r3, r5
 8000fb6:	e794      	b.n	8000ee2 <__udivmoddi4+0x1da>
 8000fb8:	4640      	mov	r0, r8
 8000fba:	e7d1      	b.n	8000f60 <__udivmoddi4+0x258>
 8000fbc:	46d0      	mov	r8, sl
 8000fbe:	e77b      	b.n	8000eb8 <__udivmoddi4+0x1b0>
 8000fc0:	3d02      	subs	r5, #2
 8000fc2:	4462      	add	r2, ip
 8000fc4:	e732      	b.n	8000e2c <__udivmoddi4+0x124>
 8000fc6:	4608      	mov	r0, r1
 8000fc8:	e70a      	b.n	8000de0 <__udivmoddi4+0xd8>
 8000fca:	4464      	add	r4, ip
 8000fcc:	3802      	subs	r0, #2
 8000fce:	e742      	b.n	8000e56 <__udivmoddi4+0x14e>

08000fd0 <__aeabi_idiv0>:
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop

08000fd4 <actuator_motor1>:
  uint8_t senddata_motor[8];
  float_to_uchar4(senddata_motor, duty);
  can2_send(motor_id, senddata_motor);
}

void actuator_motor1(float duty, float duty_Limit1) { motor_cmd_can1(0x100, duty); }
 8000fd4:	b500      	push	{lr}
 8000fd6:	b083      	sub	sp, #12
  float_to_uchar4(senddata_motor, duty);
 8000fd8:	4668      	mov	r0, sp
 8000fda:	f003 fd27 	bl	8004a2c <float_to_uchar4>
  can1_send(motor_id, senddata_motor);
 8000fde:	4669      	mov	r1, sp
 8000fe0:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000fe4:	f000 fad6 	bl	8001594 <can1_send>
void actuator_motor1(float duty, float duty_Limit1) { motor_cmd_can1(0x100, duty); }
 8000fe8:	b003      	add	sp, #12
 8000fea:	f85d fb04 	ldr.w	pc, [sp], #4
 8000fee:	bf00      	nop

08000ff0 <actuator_motor2>:
void actuator_motor2(float duty, float duty_Limit2) { motor_cmd_can1(0x101, duty); }
 8000ff0:	b500      	push	{lr}
 8000ff2:	b083      	sub	sp, #12
  float_to_uchar4(senddata_motor, duty);
 8000ff4:	4668      	mov	r0, sp
 8000ff6:	f003 fd19 	bl	8004a2c <float_to_uchar4>
  can1_send(motor_id, senddata_motor);
 8000ffa:	4669      	mov	r1, sp
 8000ffc:	f240 1001 	movw	r0, #257	; 0x101
 8001000:	f000 fac8 	bl	8001594 <can1_send>
void actuator_motor2(float duty, float duty_Limit2) { motor_cmd_can1(0x101, duty); }
 8001004:	b003      	add	sp, #12
 8001006:	f85d fb04 	ldr.w	pc, [sp], #4
 800100a:	bf00      	nop

0800100c <actuator_motor3>:
void actuator_motor3(float duty, float duty_Limit3) { motor_cmd_can2(0x102, duty); }
 800100c:	b500      	push	{lr}
 800100e:	b083      	sub	sp, #12
  float_to_uchar4(senddata_motor, duty);
 8001010:	4668      	mov	r0, sp
 8001012:	f003 fd0b 	bl	8004a2c <float_to_uchar4>
  can2_send(motor_id, senddata_motor);
 8001016:	4669      	mov	r1, sp
 8001018:	f44f 7081 	mov.w	r0, #258	; 0x102
 800101c:	f000 fb0a 	bl	8001634 <can2_send>
void actuator_motor3(float duty, float duty_Limit3) { motor_cmd_can2(0x102, duty); }
 8001020:	b003      	add	sp, #12
 8001022:	f85d fb04 	ldr.w	pc, [sp], #4
 8001026:	bf00      	nop

08001028 <actuator_motor4>:
void actuator_motor4(float duty, float duty_Limit4) { motor_cmd_can2(0x103, duty); }
 8001028:	b500      	push	{lr}
 800102a:	b083      	sub	sp, #12
  float_to_uchar4(senddata_motor, duty);
 800102c:	4668      	mov	r0, sp
 800102e:	f003 fcfd 	bl	8004a2c <float_to_uchar4>
  can2_send(motor_id, senddata_motor);
 8001032:	4669      	mov	r1, sp
 8001034:	f240 1003 	movw	r0, #259	; 0x103
 8001038:	f000 fafc 	bl	8001634 <can2_send>
void actuator_motor4(float duty, float duty_Limit4) { motor_cmd_can2(0x103, duty); }
 800103c:	b003      	add	sp, #12
 800103e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001042:	bf00      	nop

08001044 <actuator_motor5>:
void actuator_motor5(float duty, float duty_Limit5) { motor_cmd_can1(0x104, duty); }
 8001044:	b500      	push	{lr}
 8001046:	b083      	sub	sp, #12
  float_to_uchar4(senddata_motor, duty);
 8001048:	4668      	mov	r0, sp
 800104a:	f003 fcef 	bl	8004a2c <float_to_uchar4>
  can1_send(motor_id, senddata_motor);
 800104e:	4669      	mov	r1, sp
 8001050:	f44f 7082 	mov.w	r0, #260	; 0x104
 8001054:	f000 fa9e 	bl	8001594 <can1_send>
void actuator_motor5(float duty, float duty_Limit5) { motor_cmd_can1(0x104, duty); }
 8001058:	b003      	add	sp, #12
 800105a:	f85d fb04 	ldr.w	pc, [sp], #4
 800105e:	bf00      	nop

08001060 <actuator_dribbler_up>:

void actuator_dribbler_up() { motor_cmd_can1(0x105, 0.8); }
 8001060:	b500      	push	{lr}
 8001062:	b083      	sub	sp, #12
  float_to_uchar4(senddata_motor, duty);
 8001064:	ed9f 0a06 	vldr	s0, [pc, #24]	; 8001080 <actuator_dribbler_up+0x20>
 8001068:	4668      	mov	r0, sp
 800106a:	f003 fcdf 	bl	8004a2c <float_to_uchar4>
  can1_send(motor_id, senddata_motor);
 800106e:	4669      	mov	r1, sp
 8001070:	f240 1005 	movw	r0, #261	; 0x105
 8001074:	f000 fa8e 	bl	8001594 <can1_send>
void actuator_dribbler_up() { motor_cmd_can1(0x105, 0.8); }
 8001078:	b003      	add	sp, #12
 800107a:	f85d fb04 	ldr.w	pc, [sp], #4
 800107e:	bf00      	nop
 8001080:	3f4ccccd 	.word	0x3f4ccccd

08001084 <actuator_dribbler_down>:
void actuator_dribbler_down() { motor_cmd_can1(0x105, 0); }
 8001084:	b500      	push	{lr}
 8001086:	b083      	sub	sp, #12
  float_to_uchar4(senddata_motor, duty);
 8001088:	ed9f 0a06 	vldr	s0, [pc, #24]	; 80010a4 <actuator_dribbler_down+0x20>
 800108c:	4668      	mov	r0, sp
 800108e:	f003 fccd 	bl	8004a2c <float_to_uchar4>
  can1_send(motor_id, senddata_motor);
 8001092:	4669      	mov	r1, sp
 8001094:	f240 1005 	movw	r0, #261	; 0x105
 8001098:	f000 fa7c 	bl	8001594 <can1_send>
void actuator_dribbler_down() { motor_cmd_can1(0x105, 0); }
 800109c:	b003      	add	sp, #12
 800109e:	f85d fb04 	ldr.w	pc, [sp], #4
 80010a2:	bf00      	nop
 80010a4:	00000000 	.word	0x00000000

080010a8 <actuator_kicker_voltage>:

void actuator_kicker_voltage(float voltage)
{
 80010a8:	b500      	push	{lr}
 80010aa:	b083      	sub	sp, #12
  uint8_t senddata_kick[8];
  float_to_uchar4(&senddata_kick[1], voltage);
 80010ac:	f10d 0001 	add.w	r0, sp, #1
 80010b0:	f003 fcbc 	bl	8004a2c <float_to_uchar4>

  senddata_kick[0] = 0;
 80010b4:	2300      	movs	r3, #0
  can1_send(0x110, senddata_kick);
 80010b6:	4669      	mov	r1, sp
 80010b8:	f44f 7088 	mov.w	r0, #272	; 0x110
  senddata_kick[0] = 0;
 80010bc:	f88d 3000 	strb.w	r3, [sp]
  can1_send(0x110, senddata_kick);
 80010c0:	f000 fa68 	bl	8001594 <can1_send>
}
 80010c4:	b003      	add	sp, #12
 80010c6:	f85d fb04 	ldr.w	pc, [sp], #4
 80010ca:	bf00      	nop

080010cc <actuator_kicker>:

void actuator_kicker(uint8_t id, uint8_t param)
{
 80010cc:	b500      	push	{lr}
 80010ce:	b083      	sub	sp, #12
 80010d0:	4602      	mov	r2, r0
 80010d2:	460b      	mov	r3, r1
	 * id 3: kick strength 0~255
	 * */
  uint8_t senddata_kick[8];
  senddata_kick[0] = id;
  senddata_kick[1] = param;
  can1_send(0x110, senddata_kick);
 80010d4:	f44f 7088 	mov.w	r0, #272	; 0x110
 80010d8:	4669      	mov	r1, sp
  senddata_kick[0] = id;
 80010da:	f88d 2000 	strb.w	r2, [sp]
  senddata_kick[1] = param;
 80010de:	f88d 3001 	strb.w	r3, [sp, #1]
  can1_send(0x110, senddata_kick);
 80010e2:	f000 fa57 	bl	8001594 <can1_send>
}
 80010e6:	b003      	add	sp, #12
 80010e8:	f85d fb04 	ldr.w	pc, [sp], #4

080010ec <actuator_power_ONOFF>:

void actuator_power_ONOFF(uint8_t power_on)
{
 80010ec:	b500      	push	{lr}
 80010ee:	b083      	sub	sp, #12
 80010f0:	4603      	mov	r3, r0
  /*id 0=>off
	 *   1=>on
	 * */
  uint8_t senddata_power[8];
  senddata_power[0] = 0;
 80010f2:	2200      	movs	r2, #0
  senddata_power[1] = power_on;
  can1_send(0x010, senddata_power);
 80010f4:	4669      	mov	r1, sp
 80010f6:	2010      	movs	r0, #16
  senddata_power[0] = 0;
 80010f8:	f88d 2000 	strb.w	r2, [sp]
  senddata_power[1] = power_on;
 80010fc:	f88d 3001 	strb.w	r3, [sp, #1]
  can1_send(0x010, senddata_power);
 8001100:	f000 fa48 	bl	8001594 <can1_send>
  can2_send(0x010, senddata_power);
 8001104:	4669      	mov	r1, sp
 8001106:	2010      	movs	r0, #16
 8001108:	f000 fa94 	bl	8001634 <can2_send>
}
 800110c:	b003      	add	sp, #12
 800110e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001112:	bf00      	nop

08001114 <actuator_power_param>:


void actuator_power_param(uint8_t id, float param)
{
 8001114:	b500      	push	{lr}
 8001116:	b083      	sub	sp, #12
 8001118:	4603      	mov	r3, r0
 * */

  uint8_t senddata_power_param[8];

  senddata_power_param[0] = id;
  float_to_uchar4(&senddata_power_param[1], param);
 800111a:	f10d 0001 	add.w	r0, sp, #1
  senddata_power_param[0] = id;
 800111e:	f88d 3000 	strb.w	r3, [sp]
  float_to_uchar4(&senddata_power_param[1], param);
 8001122:	f003 fc83 	bl	8004a2c <float_to_uchar4>

  can1_send(0x010, senddata_power_param);
 8001126:	4669      	mov	r1, sp
 8001128:	2010      	movs	r0, #16
 800112a:	f000 fa33 	bl	8001594 <can1_send>
}
 800112e:	b003      	add	sp, #12
 8001130:	f85d fb04 	ldr.w	pc, [sp], #4

08001134 <actuator_buzzer>:
  send_data_param[0] = param5;
  can1_send(0x304, send_data_param);
}

void actuator_buzzer(uint16_t ontime, uint16_t offtime)
{
 8001134:	b538      	push	{r3, r4, r5, lr}
  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 250);
 8001136:	4d07      	ldr	r5, [pc, #28]	; (8001154 <actuator_buzzer+0x20>)
 8001138:	682b      	ldr	r3, [r5, #0]
 800113a:	22fa      	movs	r2, #250	; 0xfa
 800113c:	639a      	str	r2, [r3, #56]	; 0x38
{
 800113e:	460c      	mov	r4, r1
  HAL_Delay(ontime);
 8001140:	f003 fe86 	bl	8004e50 <HAL_Delay>

  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 0);
 8001144:	682b      	ldr	r3, [r5, #0]
 8001146:	2200      	movs	r2, #0
 8001148:	639a      	str	r2, [r3, #56]	; 0x38
  HAL_Delay(offtime);
 800114a:	4620      	mov	r0, r4
}
 800114c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HAL_Delay(offtime);
 8001150:	f003 be7e 	b.w	8004e50 <HAL_Delay>
 8001154:	20001580 	.word	0x20001580

08001158 <actuator_buzzer_on>:

void actuator_buzzer_on() { __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 250); }
 8001158:	4b02      	ldr	r3, [pc, #8]	; (8001164 <actuator_buzzer_on+0xc>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	22fa      	movs	r2, #250	; 0xfa
 800115e:	639a      	str	r2, [r3, #56]	; 0x38
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop
 8001164:	20001580 	.word	0x20001580

08001168 <actuator_buzzer_off>:
void actuator_buzzer_off() { __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 0); }
 8001168:	4b02      	ldr	r3, [pc, #8]	; (8001174 <actuator_buzzer_off+0xc>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	2200      	movs	r2, #0
 800116e:	639a      	str	r2, [r3, #56]	; 0x38
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop
 8001174:	20001580 	.word	0x20001580

08001178 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc3;
DMA_HandleTypeDef hdma_adc5;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001178:	b510      	push	{r4, lr}

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800117a:	2400      	movs	r4, #0
{
 800117c:	b08c      	sub	sp, #48	; 0x30
  ADC_ChannelConfTypeDef sConfig = {0};
 800117e:	2220      	movs	r2, #32
 8001180:	4621      	mov	r1, r4
 8001182:	a804      	add	r0, sp, #16
  ADC_MultiModeTypeDef multimode = {0};
 8001184:	e9cd 4401 	strd	r4, r4, [sp, #4]
 8001188:	9403      	str	r4, [sp, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 800118a:	f009 f8bd 	bl	800a308 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800118e:	4823      	ldr	r0, [pc, #140]	; (800121c <MX_ADC1_Init+0xa4>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001190:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001194:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.GainCompensation = 0;
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001198:	2204      	movs	r2, #4
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800119a:	e9c0 1300 	strd	r1, r3, [r0]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800119e:	f44f 7380 	mov.w	r3, #256	; 0x100
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011a2:	6182      	str	r2, [r0, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80011a4:	8383      	strh	r3, [r0, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.DMAContinuousRequests = ENABLE;
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
  hadc1.Init.OversamplingMode = ENABLE;
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_4;
 80011a6:	6442      	str	r2, [r0, #68]	; 0x44
  hadc1.Init.NbrOfConversion = 1;
 80011a8:	2301      	movs	r3, #1
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 80011aa:	2240      	movs	r2, #64	; 0x40
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011ac:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011b0:	e9c0 4404 	strd	r4, r4, [r0, #16]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011b4:	e9c0 440b 	strd	r4, r4, [r0, #44]	; 0x2c
  hadc1.Init.NbrOfConversion = 1;
 80011b8:	6203      	str	r3, [r0, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011ba:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80011be:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80011c2:	63c4      	str	r4, [r0, #60]	; 0x3c
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 80011c4:	64c4      	str	r4, [r0, #76]	; 0x4c
  hadc1.Init.OversamplingMode = ENABLE;
 80011c6:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 80011ca:	6482      	str	r2, [r0, #72]	; 0x48
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 80011cc:	6503      	str	r3, [r0, #80]	; 0x50
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011ce:	f003 fe51 	bl	8004e74 <HAL_ADC_Init>
 80011d2:	b9c8      	cbnz	r0, 8001208 <MX_ADC1_Init+0x90>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80011d4:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80011d6:	4811      	ldr	r0, [pc, #68]	; (800121c <MX_ADC1_Init+0xa4>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80011d8:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80011da:	a901      	add	r1, sp, #4
 80011dc:	f004 fb12 	bl	8005804 <HAL_ADCEx_MultiModeConfigChannel>
 80011e0:	b9c8      	cbnz	r0, 8001216 <MX_ADC1_Init+0x9e>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80011e2:	4a0f      	ldr	r2, [pc, #60]	; (8001220 <MX_ADC1_Init+0xa8>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011e4:	480d      	ldr	r0, [pc, #52]	; (800121c <MX_ADC1_Init+0xa4>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011e6:	2306      	movs	r3, #6
 80011e8:	e9cd 2304 	strd	r2, r3, [sp, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80011ec:	2407      	movs	r4, #7
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80011ee:	237f      	movs	r3, #127	; 0x7f
 80011f0:	e9cd 4306 	strd	r4, r3, [sp, #24]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80011f4:	2204      	movs	r2, #4
  sConfig.Offset = 0;
 80011f6:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011f8:	a904      	add	r1, sp, #16
  sConfig.Offset = 0;
 80011fa:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011fe:	f003 ffaf 	bl	8005160 <HAL_ADC_ConfigChannel>
 8001202:	b920      	cbnz	r0, 800120e <MX_ADC1_Init+0x96>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001204:	b00c      	add	sp, #48	; 0x30
 8001206:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001208:	f002 fcda 	bl	8003bc0 <Error_Handler>
 800120c:	e7e2      	b.n	80011d4 <MX_ADC1_Init+0x5c>
    Error_Handler();
 800120e:	f002 fcd7 	bl	8003bc0 <Error_Handler>
}
 8001212:	b00c      	add	sp, #48	; 0x30
 8001214:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001216:	f002 fcd3 	bl	8003bc0 <Error_Handler>
 800121a:	e7e2      	b.n	80011e2 <MX_ADC1_Init+0x6a>
 800121c:	20000200 	.word	0x20000200
 8001220:	3ef08000 	.word	0x3ef08000

08001224 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8001224:	b510      	push	{r4, lr}

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001226:	2400      	movs	r4, #0
{
 8001228:	b08c      	sub	sp, #48	; 0x30
  ADC_ChannelConfTypeDef sConfig = {0};
 800122a:	2220      	movs	r2, #32
 800122c:	4621      	mov	r1, r4
 800122e:	a804      	add	r0, sp, #16
  ADC_MultiModeTypeDef multimode = {0};
 8001230:	e9cd 4401 	strd	r4, r4, [sp, #4]
 8001234:	9403      	str	r4, [sp, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001236:	f009 f867 	bl	800a308 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 800123a:	4823      	ldr	r0, [pc, #140]	; (80012c8 <MX_ADC3_Init+0xa4>)
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800123c:	4923      	ldr	r1, [pc, #140]	; (80012cc <MX_ADC3_Init+0xa8>)
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  hadc3.Init.LowPowerAutoWait = DISABLE;
  hadc3.Init.ContinuousConvMode = ENABLE;
  hadc3.Init.NbrOfConversion = 1;
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800123e:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001242:	f44f 3340 	mov.w	r3, #196608	; 0x30000
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001246:	2204      	movs	r2, #4
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001248:	e9c0 1300 	strd	r1, r3, [r0]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800124c:	f44f 7380 	mov.w	r3, #256	; 0x100
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001250:	6182      	str	r2, [r0, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8001252:	8383      	strh	r3, [r0, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc3.Init.DMAContinuousRequests = ENABLE;
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
  hadc3.Init.OversamplingMode = ENABLE;
  hadc3.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_4;
 8001254:	6442      	str	r2, [r0, #68]	; 0x44
  hadc3.Init.NbrOfConversion = 1;
 8001256:	2301      	movs	r3, #1
  hadc3.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 8001258:	2240      	movs	r2, #64	; 0x40
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800125a:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800125e:	e9c0 4404 	strd	r4, r4, [r0, #16]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001262:	e9c0 440b 	strd	r4, r4, [r0, #44]	; 0x2c
  hadc3.Init.NbrOfConversion = 1;
 8001266:	6203      	str	r3, [r0, #32]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 8001268:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800126c:	63c4      	str	r4, [r0, #60]	; 0x3c
  hadc3.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 800126e:	64c4      	str	r4, [r0, #76]	; 0x4c
  hadc3.Init.OversamplingMode = ENABLE;
 8001270:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  hadc3.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 8001274:	6482      	str	r2, [r0, #72]	; 0x48
  hadc3.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8001276:	6503      	str	r3, [r0, #80]	; 0x50
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001278:	f003 fdfc 	bl	8004e74 <HAL_ADC_Init>
 800127c:	b9c8      	cbnz	r0, 80012b2 <MX_ADC3_Init+0x8e>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800127e:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8001280:	4811      	ldr	r0, [pc, #68]	; (80012c8 <MX_ADC3_Init+0xa4>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001282:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8001284:	a901      	add	r1, sp, #4
 8001286:	f004 fabd 	bl	8005804 <HAL_ADCEx_MultiModeConfigChannel>
 800128a:	b9c8      	cbnz	r0, 80012c0 <MX_ADC3_Init+0x9c>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800128c:	4a10      	ldr	r2, [pc, #64]	; (80012d0 <MX_ADC3_Init+0xac>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800128e:	480e      	ldr	r0, [pc, #56]	; (80012c8 <MX_ADC3_Init+0xa4>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001290:	2306      	movs	r3, #6
 8001292:	e9cd 2304 	strd	r2, r3, [sp, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001296:	2407      	movs	r4, #7
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001298:	237f      	movs	r3, #127	; 0x7f
 800129a:	e9cd 4306 	strd	r4, r3, [sp, #24]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800129e:	2204      	movs	r2, #4
  sConfig.Offset = 0;
 80012a0:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80012a2:	a904      	add	r1, sp, #16
  sConfig.Offset = 0;
 80012a4:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80012a8:	f003 ff5a 	bl	8005160 <HAL_ADC_ConfigChannel>
 80012ac:	b920      	cbnz	r0, 80012b8 <MX_ADC3_Init+0x94>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80012ae:	b00c      	add	sp, #48	; 0x30
 80012b0:	bd10      	pop	{r4, pc}
    Error_Handler();
 80012b2:	f002 fc85 	bl	8003bc0 <Error_Handler>
 80012b6:	e7e2      	b.n	800127e <MX_ADC3_Init+0x5a>
    Error_Handler();
 80012b8:	f002 fc82 	bl	8003bc0 <Error_Handler>
}
 80012bc:	b00c      	add	sp, #48	; 0x30
 80012be:	bd10      	pop	{r4, pc}
    Error_Handler();
 80012c0:	f002 fc7e 	bl	8003bc0 <Error_Handler>
 80012c4:	e7e2      	b.n	800128c <MX_ADC3_Init+0x68>
 80012c6:	bf00      	nop
 80012c8:	2000026c 	.word	0x2000026c
 80012cc:	50000400 	.word	0x50000400
 80012d0:	04300002 	.word	0x04300002

080012d4 <MX_ADC5_Init>:
/* ADC5 init function */
void MX_ADC5_Init(void)
{
 80012d4:	b510      	push	{r4, lr}
 80012d6:	b088      	sub	sp, #32

  /* USER CODE BEGIN ADC5_Init 0 */

  /* USER CODE END ADC5_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012d8:	2220      	movs	r2, #32
 80012da:	2100      	movs	r1, #0
 80012dc:	4668      	mov	r0, sp
 80012de:	f009 f813 	bl	800a308 <memset>
  /* USER CODE END ADC5_Init 1 */

  /** Common config
  */
  hadc5.Instance = ADC5;
  hadc5.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012e2:	4c1e      	ldr	r4, [pc, #120]	; (800135c <MX_ADC5_Init+0x88>)
  hadc5.Instance = ADC5;
 80012e4:	481e      	ldr	r0, [pc, #120]	; (8001360 <MX_ADC5_Init+0x8c>)
  hadc5.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012e6:	f44f 3240 	mov.w	r2, #196608	; 0x30000
  hadc5.Init.Resolution = ADC_RESOLUTION_12B;
 80012ea:	2300      	movs	r3, #0
  hadc5.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012ec:	e9c0 4200 	strd	r4, r2, [r0]
  hadc5.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc5.Init.GainCompensation = 0;
  hadc5.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc5.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  hadc5.Init.LowPowerAutoWait = DISABLE;
 80012f0:	f44f 7280 	mov.w	r2, #256	; 0x100
  hadc5.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012f4:	2104      	movs	r1, #4
  hadc5.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012f6:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hadc5.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80012fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hadc5.Init.ContinuousConvMode = ENABLE;
  hadc5.Init.NbrOfConversion = 1;
  hadc5.Init.DiscontinuousConvMode = DISABLE;
  hadc5.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc5.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012fe:	e9c0 330b 	strd	r3, r3, [r0, #44]	; 0x2c
  hadc5.Init.LowPowerAutoWait = DISABLE;
 8001302:	8382      	strh	r2, [r0, #28]
  hadc5.Init.DiscontinuousConvMode = DISABLE;
 8001304:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hadc5.Init.NbrOfConversion = 1;
 8001308:	2201      	movs	r2, #1
  hadc5.Init.DMAContinuousRequests = ENABLE;
  hadc5.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800130a:	63c3      	str	r3, [r0, #60]	; 0x3c
  hadc5.Init.OversamplingMode = ENABLE;
  hadc5.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_4;
  hadc5.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
  hadc5.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 800130c:	64c3      	str	r3, [r0, #76]	; 0x4c
  hadc5.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 800130e:	2340      	movs	r3, #64	; 0x40
  hadc5.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001310:	6181      	str	r1, [r0, #24]
  hadc5.Init.NbrOfConversion = 1;
 8001312:	6202      	str	r2, [r0, #32]
  hadc5.Init.DMAContinuousRequests = ENABLE;
 8001314:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  hadc5.Init.OversamplingMode = ENABLE;
 8001318:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
  hadc5.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_4;
 800131c:	6441      	str	r1, [r0, #68]	; 0x44
  hadc5.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 800131e:	6483      	str	r3, [r0, #72]	; 0x48
  hadc5.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8001320:	6502      	str	r2, [r0, #80]	; 0x50
  if (HAL_ADC_Init(&hadc5) != HAL_OK)
 8001322:	f003 fda7 	bl	8004e74 <HAL_ADC_Init>
 8001326:	b990      	cbnz	r0, 800134e <MX_ADC5_Init+0x7a>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001328:	4a0e      	ldr	r2, [pc, #56]	; (8001364 <MX_ADC5_Init+0x90>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc5, &sConfig) != HAL_OK)
 800132a:	480d      	ldr	r0, [pc, #52]	; (8001360 <MX_ADC5_Init+0x8c>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800132c:	2306      	movs	r3, #6
 800132e:	e9cd 2300 	strd	r2, r3, [sp]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001332:	2407      	movs	r4, #7
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001334:	237f      	movs	r3, #127	; 0x7f
 8001336:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800133a:	2204      	movs	r2, #4
  sConfig.Offset = 0;
 800133c:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc5, &sConfig) != HAL_OK)
 800133e:	4669      	mov	r1, sp
  sConfig.Offset = 0;
 8001340:	e9cd 2304 	strd	r2, r3, [sp, #16]
  if (HAL_ADC_ConfigChannel(&hadc5, &sConfig) != HAL_OK)
 8001344:	f003 ff0c 	bl	8005160 <HAL_ADC_ConfigChannel>
 8001348:	b920      	cbnz	r0, 8001354 <MX_ADC5_Init+0x80>
  }
  /* USER CODE BEGIN ADC5_Init 2 */

  /* USER CODE END ADC5_Init 2 */

}
 800134a:	b008      	add	sp, #32
 800134c:	bd10      	pop	{r4, pc}
    Error_Handler();
 800134e:	f002 fc37 	bl	8003bc0 <Error_Handler>
 8001352:	e7e9      	b.n	8001328 <MX_ADC5_Init+0x54>
    Error_Handler();
 8001354:	f002 fc34 	bl	8003bc0 <Error_Handler>
}
 8001358:	b008      	add	sp, #32
 800135a:	bd10      	pop	{r4, pc}
 800135c:	50000600 	.word	0x50000600
 8001360:	200002d8 	.word	0x200002d8
 8001364:	08600004 	.word	0x08600004

08001368 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC345_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001368:	b570      	push	{r4, r5, r6, lr}
 800136a:	4604      	mov	r4, r0
 800136c:	b0a0      	sub	sp, #128	; 0x80

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800136e:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001370:	2254      	movs	r2, #84	; 0x54
 8001372:	a80b      	add	r0, sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001374:	e9cd 1106 	strd	r1, r1, [sp, #24]
 8001378:	e9cd 1108 	strd	r1, r1, [sp, #32]
 800137c:	910a      	str	r1, [sp, #40]	; 0x28
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800137e:	f008 ffc3 	bl	800a308 <memset>
  if(adcHandle->Instance==ADC1)
 8001382:	6823      	ldr	r3, [r4, #0]
 8001384:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001388:	d007      	beq.n	800139a <HAL_ADC_MspInit+0x32>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC3)
 800138a:	4a5f      	ldr	r2, [pc, #380]	; (8001508 <HAL_ADC_MspInit+0x1a0>)
 800138c:	4293      	cmp	r3, r2
 800138e:	d04a      	beq.n	8001426 <HAL_ADC_MspInit+0xbe>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC5)
 8001390:	4a5e      	ldr	r2, [pc, #376]	; (800150c <HAL_ADC_MspInit+0x1a4>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d07a      	beq.n	800148c <HAL_ADC_MspInit+0x124>

  /* USER CODE BEGIN ADC5_MspInit 1 */

  /* USER CODE END ADC5_MspInit 1 */
  }
}
 8001396:	b020      	add	sp, #128	; 0x80
 8001398:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800139a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800139e:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013a2:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80013a4:	920b      	str	r2, [sp, #44]	; 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80013a6:	931c      	str	r3, [sp, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013a8:	f005 fe48 	bl	800703c <HAL_RCCEx_PeriphCLKConfig>
 80013ac:	2800      	cmp	r0, #0
 80013ae:	f040 80a2 	bne.w	80014f6 <HAL_ADC_MspInit+0x18e>
    __HAL_RCC_ADC12_CLK_ENABLE();
 80013b2:	4b57      	ldr	r3, [pc, #348]	; (8001510 <HAL_ADC_MspInit+0x1a8>)
    HAL_GPIO_Init(V_SENSE_GPIO_Port, &GPIO_InitStruct);
 80013b4:	4857      	ldr	r0, [pc, #348]	; (8001514 <HAL_ADC_MspInit+0x1ac>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 80013b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    hdma_adc1.Instance = DMA1_Channel5;
 80013b8:	4d57      	ldr	r5, [pc, #348]	; (8001518 <HAL_ADC_MspInit+0x1b0>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 80013ba:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80013be:	64da      	str	r2, [r3, #76]	; 0x4c
 80013c0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80013c2:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80013c6:	9200      	str	r2, [sp, #0]
 80013c8:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80013cc:	f042 0202 	orr.w	r2, r2, #2
 80013d0:	64da      	str	r2, [r3, #76]	; 0x4c
 80013d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013d4:	f003 0302 	and.w	r3, r3, #2
 80013d8:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = V_SENSE_Pin;
 80013da:	2201      	movs	r2, #1
 80013dc:	2303      	movs	r3, #3
    HAL_GPIO_Init(V_SENSE_GPIO_Port, &GPIO_InitStruct);
 80013de:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e0:	2600      	movs	r6, #0
    GPIO_InitStruct.Pin = V_SENSE_Pin;
 80013e2:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e6:	9608      	str	r6, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013e8:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(V_SENSE_GPIO_Port, &GPIO_InitStruct);
 80013ea:	f005 f8ed 	bl	80065c8 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel5;
 80013ee:	4a4b      	ldr	r2, [pc, #300]	; (800151c <HAL_ADC_MspInit+0x1b4>)
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80013f0:	2305      	movs	r3, #5
    hdma_adc5.Init.Request = DMA_REQUEST_ADC5;
 80013f2:	e9c5 2300 	strd	r2, r3, [r5]
    hdma_adc5.Init.MemInc = DMA_MINC_ENABLE;
 80013f6:	2280      	movs	r2, #128	; 0x80
    hdma_adc5.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80013f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013fc:	e9c5 2304 	strd	r2, r3, [r5, #16]
    hdma_adc5.Init.Mode = DMA_CIRCULAR;
 8001400:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001404:	2320      	movs	r3, #32
    hdma_adc5.Init.PeriphInc = DMA_PINC_DISABLE;
 8001406:	e9c5 6602 	strd	r6, r6, [r5, #8]
    hdma_adc5.Init.Mode = DMA_CIRCULAR;
 800140a:	e9c5 2306 	strd	r2, r3, [r5, #24]
    if (HAL_DMA_Init(&hdma_adc5) != HAL_OK)
 800140e:	4628      	mov	r0, r5
    hdma_adc5.Init.Priority = DMA_PRIORITY_LOW;
 8001410:	622e      	str	r6, [r5, #32]
    if (HAL_DMA_Init(&hdma_adc5) != HAL_OK)
 8001412:	f004 fb1f 	bl	8005a54 <HAL_DMA_Init>
 8001416:	b918      	cbnz	r0, 8001420 <HAL_ADC_MspInit+0xb8>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc5);
 8001418:	6565      	str	r5, [r4, #84]	; 0x54
 800141a:	62ac      	str	r4, [r5, #40]	; 0x28
}
 800141c:	b020      	add	sp, #128	; 0x80
 800141e:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8001420:	f002 fbce 	bl	8003bc0 <Error_Handler>
 8001424:	e7f8      	b.n	8001418 <HAL_ADC_MspInit+0xb0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8001426:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 800142a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800142e:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8001430:	920b      	str	r2, [sp, #44]	; 0x2c
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8001432:	931d      	str	r3, [sp, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001434:	f005 fe02 	bl	800703c <HAL_RCCEx_PeriphCLKConfig>
 8001438:	2800      	cmp	r0, #0
 800143a:	d15f      	bne.n	80014fc <HAL_ADC_MspInit+0x194>
    HAL_RCC_ADC345_CLK_ENABLED++;
 800143c:	4a38      	ldr	r2, [pc, #224]	; (8001520 <HAL_ADC_MspInit+0x1b8>)
 800143e:	6813      	ldr	r3, [r2, #0]
 8001440:	3301      	adds	r3, #1
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 8001442:	2b01      	cmp	r3, #1
    HAL_RCC_ADC345_CLK_ENABLED++;
 8001444:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 8001446:	d109      	bne.n	800145c <HAL_ADC_MspInit+0xf4>
      __HAL_RCC_ADC345_CLK_ENABLE();
 8001448:	4b31      	ldr	r3, [pc, #196]	; (8001510 <HAL_ADC_MspInit+0x1a8>)
 800144a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800144c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001450:	64da      	str	r2, [r3, #76]	; 0x4c
 8001452:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001454:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001458:	9302      	str	r3, [sp, #8]
 800145a:	9b02      	ldr	r3, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800145c:	4b2c      	ldr	r3, [pc, #176]	; (8001510 <HAL_ADC_MspInit+0x1a8>)
    HAL_GPIO_Init(C_SENSE_GPIO_Port, &GPIO_InitStruct);
 800145e:	482d      	ldr	r0, [pc, #180]	; (8001514 <HAL_ADC_MspInit+0x1ac>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001460:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    hdma_adc3.Instance = DMA1_Channel3;
 8001462:	4d30      	ldr	r5, [pc, #192]	; (8001524 <HAL_ADC_MspInit+0x1bc>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001464:	f042 0202 	orr.w	r2, r2, #2
 8001468:	64da      	str	r2, [r3, #76]	; 0x4c
 800146a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800146c:	f003 0302 	and.w	r3, r3, #2
 8001470:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = C_SENSE_Pin;
 8001472:	2202      	movs	r2, #2
 8001474:	2303      	movs	r3, #3
    HAL_GPIO_Init(C_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001476:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001478:	2600      	movs	r6, #0
    GPIO_InitStruct.Pin = C_SENSE_Pin;
 800147a:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147e:	9608      	str	r6, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001480:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(C_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001482:	f005 f8a1 	bl	80065c8 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA1_Channel3;
 8001486:	4a28      	ldr	r2, [pc, #160]	; (8001528 <HAL_ADC_MspInit+0x1c0>)
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8001488:	2325      	movs	r3, #37	; 0x25
 800148a:	e7b2      	b.n	80013f2 <HAL_ADC_MspInit+0x8a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 800148c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8001490:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001494:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8001496:	920b      	str	r2, [sp, #44]	; 0x2c
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8001498:	931d      	str	r3, [sp, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800149a:	f005 fdcf 	bl	800703c <HAL_RCCEx_PeriphCLKConfig>
 800149e:	2800      	cmp	r0, #0
 80014a0:	d12f      	bne.n	8001502 <HAL_ADC_MspInit+0x19a>
    HAL_RCC_ADC345_CLK_ENABLED++;
 80014a2:	4a1f      	ldr	r2, [pc, #124]	; (8001520 <HAL_ADC_MspInit+0x1b8>)
 80014a4:	6813      	ldr	r3, [r2, #0]
 80014a6:	3301      	adds	r3, #1
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 80014a8:	2b01      	cmp	r3, #1
    HAL_RCC_ADC345_CLK_ENABLED++;
 80014aa:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 80014ac:	d109      	bne.n	80014c2 <HAL_ADC_MspInit+0x15a>
      __HAL_RCC_ADC345_CLK_ENABLE();
 80014ae:	4b18      	ldr	r3, [pc, #96]	; (8001510 <HAL_ADC_MspInit+0x1a8>)
 80014b0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80014b2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80014b6:	64da      	str	r2, [r3, #76]	; 0x4c
 80014b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014be:	9304      	str	r3, [sp, #16]
 80014c0:	9b04      	ldr	r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014c2:	4b13      	ldr	r3, [pc, #76]	; (8001510 <HAL_ADC_MspInit+0x1a8>)
    hdma_adc5.Instance = DMA1_Channel4;
 80014c4:	4d19      	ldr	r5, [pc, #100]	; (800152c <HAL_ADC_MspInit+0x1c4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80014c8:	f042 0201 	orr.w	r2, r2, #1
 80014cc:	64da      	str	r2, [r3, #76]	; 0x4c
 80014ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014d0:	f003 0301 	and.w	r3, r3, #1
 80014d4:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80014d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80014da:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014dc:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014de:	2600      	movs	r6, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80014e4:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e8:	9608      	str	r6, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ea:	9b05      	ldr	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ec:	f005 f86c 	bl	80065c8 <HAL_GPIO_Init>
    hdma_adc5.Instance = DMA1_Channel4;
 80014f0:	4a0f      	ldr	r2, [pc, #60]	; (8001530 <HAL_ADC_MspInit+0x1c8>)
    hdma_adc5.Init.Request = DMA_REQUEST_ADC5;
 80014f2:	2327      	movs	r3, #39	; 0x27
 80014f4:	e77d      	b.n	80013f2 <HAL_ADC_MspInit+0x8a>
      Error_Handler();
 80014f6:	f002 fb63 	bl	8003bc0 <Error_Handler>
 80014fa:	e75a      	b.n	80013b2 <HAL_ADC_MspInit+0x4a>
      Error_Handler();
 80014fc:	f002 fb60 	bl	8003bc0 <Error_Handler>
 8001500:	e79c      	b.n	800143c <HAL_ADC_MspInit+0xd4>
      Error_Handler();
 8001502:	f002 fb5d 	bl	8003bc0 <Error_Handler>
 8001506:	e7cc      	b.n	80014a2 <HAL_ADC_MspInit+0x13a>
 8001508:	50000400 	.word	0x50000400
 800150c:	50000600 	.word	0x50000600
 8001510:	40021000 	.word	0x40021000
 8001514:	48000400 	.word	0x48000400
 8001518:	20000344 	.word	0x20000344
 800151c:	40020058 	.word	0x40020058
 8001520:	200001fc 	.word	0x200001fc
 8001524:	200003a4 	.word	0x200003a4
 8001528:	40020030 	.word	0x40020030
 800152c:	20000404 	.word	0x20000404
 8001530:	40020044 	.word	0x40020044
 8001534:	00000000 	.word	0x00000000

08001538 <can1_init_ibis>:

FDCAN_TxHeaderTypeDef TxHeader;
FDCAN_FilterTypeDef sFilterConfig;

// power,FC,mose
void can1_init_ibis(FDCAN_HandleTypeDef* handler){
 8001538:	b500      	push	{lr}
	  FDCAN_FilterTypeDef  sFilterConfig;
	  sFilterConfig.IdType = FDCAN_STANDARD_ID;
	  sFilterConfig.FilterIndex = 0;
	  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
	  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
	  sFilterConfig.FilterID1 = 0x000;
 800153a:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8001588 <can1_init_ibis+0x50>
void can1_init_ibis(FDCAN_HandleTypeDef* handler){
 800153e:	b087      	sub	sp, #28
	  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8001540:	2102      	movs	r1, #2
	  sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8001542:	2300      	movs	r3, #0
	  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8001544:	2201      	movs	r2, #1
	  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8001546:	9102      	str	r1, [sp, #8]
	  sFilterConfig.FilterID2 = 0x000;
	  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 8001548:	4811      	ldr	r0, [pc, #68]	; (8001590 <can1_init_ibis+0x58>)
	  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 800154a:	9203      	str	r2, [sp, #12]
	  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 800154c:	4669      	mov	r1, sp
	  sFilterConfig.FilterIndex = 0;
 800154e:	e9cd 3300 	strd	r3, r3, [sp]
	  sFilterConfig.FilterID1 = 0x000;
 8001552:	ed8d 7b04 	vstr	d7, [sp, #16]
	  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 8001556:	f004 fdb1 	bl	80060bc <HAL_FDCAN_ConfigFilter>
 800155a:	b930      	cbnz	r0, 800156a <can1_init_ibis+0x32>
		  {
			  Error_Handler();
		  }
	  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK){ Error_Handler();}
 800155c:	480c      	ldr	r0, [pc, #48]	; (8001590 <can1_init_ibis+0x58>)
 800155e:	f004 fddf 	bl	8006120 <HAL_FDCAN_Start>
 8001562:	b948      	cbnz	r0, 8001578 <can1_init_ibis+0x40>
}
 8001564:	b007      	add	sp, #28
 8001566:	f85d fb04 	ldr.w	pc, [sp], #4
			  Error_Handler();
 800156a:	f002 fb29 	bl	8003bc0 <Error_Handler>
	  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK){ Error_Handler();}
 800156e:	4808      	ldr	r0, [pc, #32]	; (8001590 <can1_init_ibis+0x58>)
 8001570:	f004 fdd6 	bl	8006120 <HAL_FDCAN_Start>
 8001574:	2800      	cmp	r0, #0
 8001576:	d0f5      	beq.n	8001564 <can1_init_ibis+0x2c>
 8001578:	f002 fb22 	bl	8003bc0 <Error_Handler>
}
 800157c:	b007      	add	sp, #28
 800157e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001582:	bf00      	nop
 8001584:	f3af 8000 	nop.w
	...
 8001590:	20000cb4 	.word	0x20000cb4

08001594 <can1_send>:

void can1_send(int id, uint8_t senddata[]){

	TxHeader.Identifier =id;
 8001594:	4b0d      	ldr	r3, [pc, #52]	; (80015cc <can1_send+0x38>)
void can1_send(int id, uint8_t senddata[]){
 8001596:	b570      	push	{r4, r5, r6, lr}
	TxHeader.IdType = FDCAN_STANDARD_ID;
	TxHeader.TxFrameType = FDCAN_DATA_FRAME;
	TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8001598:	f44f 2200 	mov.w	r2, #524288	; 0x80000
	TxHeader.IdType = FDCAN_STANDARD_ID;
 800159c:	2500      	movs	r5, #0
 800159e:	e9c3 0500 	strd	r0, r5, [r3]
	TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 80015a2:	e9c3 5202 	strd	r5, r2, [r3, #8]
	TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
	TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 80015a6:	e9c3 5504 	strd	r5, r5, [r3, #16]
	TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
	TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80015aa:	e9c3 5506 	strd	r5, r5, [r3, #24]
	TxHeader.MessageMarker = 0;

	/* Request transmission */
	while(HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan1) != 3) {}
 80015ae:	4c08      	ldr	r4, [pc, #32]	; (80015d0 <can1_send+0x3c>)
	TxHeader.MessageMarker = 0;
 80015b0:	621d      	str	r5, [r3, #32]
void can1_send(int id, uint8_t senddata[]){
 80015b2:	460e      	mov	r6, r1
	while(HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan1) != 3) {}
 80015b4:	4620      	mov	r0, r4
 80015b6:	f004 feb5 	bl	8006324 <HAL_FDCAN_GetTxFifoFreeLevel>
 80015ba:	2803      	cmp	r0, #3
 80015bc:	d1fa      	bne.n	80015b4 <can1_send+0x20>
	HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, senddata);
 80015be:	4632      	mov	r2, r6
 80015c0:	4902      	ldr	r1, [pc, #8]	; (80015cc <can1_send+0x38>)
 80015c2:	4803      	ldr	r0, [pc, #12]	; (80015d0 <can1_send+0x3c>)

}
 80015c4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, senddata);
 80015c8:	f004 bdc2 	b.w	8006150 <HAL_FDCAN_AddMessageToTxFifoQ>
 80015cc:	20000464 	.word	0x20000464
 80015d0:	20000cb4 	.word	0x20000cb4
 80015d4:	00000000 	.word	0x00000000

080015d8 <can2_init_ibis>:


void can2_init_ibis(FDCAN_HandleTypeDef* handler){
 80015d8:	b500      	push	{lr}
	  FDCAN_FilterTypeDef  sFilterConfig;
	  sFilterConfig.IdType = FDCAN_STANDARD_ID;
	  sFilterConfig.FilterIndex = 0;
	  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
	  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
	  sFilterConfig.FilterID1 = 0x000;
 80015da:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8001628 <can2_init_ibis+0x50>
void can2_init_ibis(FDCAN_HandleTypeDef* handler){
 80015de:	b087      	sub	sp, #28
	  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 80015e0:	2102      	movs	r1, #2
	  sFilterConfig.IdType = FDCAN_STANDARD_ID;
 80015e2:	2300      	movs	r3, #0
	  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80015e4:	2201      	movs	r2, #1
	  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 80015e6:	9102      	str	r1, [sp, #8]
	  sFilterConfig.FilterID2 = 0x000;
	  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig) != HAL_OK)
 80015e8:	4811      	ldr	r0, [pc, #68]	; (8001630 <can2_init_ibis+0x58>)
	  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80015ea:	9203      	str	r2, [sp, #12]
	  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig) != HAL_OK)
 80015ec:	4669      	mov	r1, sp
	  sFilterConfig.FilterIndex = 0;
 80015ee:	e9cd 3300 	strd	r3, r3, [sp]
	  sFilterConfig.FilterID1 = 0x000;
 80015f2:	ed8d 7b04 	vstr	d7, [sp, #16]
	  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig) != HAL_OK)
 80015f6:	f004 fd61 	bl	80060bc <HAL_FDCAN_ConfigFilter>
 80015fa:	b930      	cbnz	r0, 800160a <can2_init_ibis+0x32>
		  {
			  Error_Handler();
		  }
	  if (HAL_FDCAN_Start(&hfdcan2) != HAL_OK){ Error_Handler();}
 80015fc:	480c      	ldr	r0, [pc, #48]	; (8001630 <can2_init_ibis+0x58>)
 80015fe:	f004 fd8f 	bl	8006120 <HAL_FDCAN_Start>
 8001602:	b948      	cbnz	r0, 8001618 <can2_init_ibis+0x40>
}
 8001604:	b007      	add	sp, #28
 8001606:	f85d fb04 	ldr.w	pc, [sp], #4
			  Error_Handler();
 800160a:	f002 fad9 	bl	8003bc0 <Error_Handler>
	  if (HAL_FDCAN_Start(&hfdcan2) != HAL_OK){ Error_Handler();}
 800160e:	4808      	ldr	r0, [pc, #32]	; (8001630 <can2_init_ibis+0x58>)
 8001610:	f004 fd86 	bl	8006120 <HAL_FDCAN_Start>
 8001614:	2800      	cmp	r0, #0
 8001616:	d0f5      	beq.n	8001604 <can2_init_ibis+0x2c>
 8001618:	f002 fad2 	bl	8003bc0 <Error_Handler>
}
 800161c:	b007      	add	sp, #28
 800161e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001622:	bf00      	nop
 8001624:	f3af 8000 	nop.w
	...
 8001630:	20000d18 	.word	0x20000d18

08001634 <can2_send>:

void can2_send(int id, uint8_t senddata[]){

	TxHeader.Identifier =id;
 8001634:	4b0d      	ldr	r3, [pc, #52]	; (800166c <can2_send+0x38>)
void can2_send(int id, uint8_t senddata[]){
 8001636:	b570      	push	{r4, r5, r6, lr}
	TxHeader.IdType = FDCAN_STANDARD_ID;
	TxHeader.TxFrameType = FDCAN_DATA_FRAME;
	TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8001638:	f44f 2200 	mov.w	r2, #524288	; 0x80000
	TxHeader.IdType = FDCAN_STANDARD_ID;
 800163c:	2500      	movs	r5, #0
 800163e:	e9c3 0500 	strd	r0, r5, [r3]
	TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8001642:	e9c3 5202 	strd	r5, r2, [r3, #8]
	TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
	TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8001646:	e9c3 5504 	strd	r5, r5, [r3, #16]
	TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
	TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 800164a:	e9c3 5506 	strd	r5, r5, [r3, #24]
	TxHeader.MessageMarker = 0;

	/* Request transmission */
	while(HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan2) != 3) {}
 800164e:	4c08      	ldr	r4, [pc, #32]	; (8001670 <can2_send+0x3c>)
	TxHeader.MessageMarker = 0;
 8001650:	621d      	str	r5, [r3, #32]
void can2_send(int id, uint8_t senddata[]){
 8001652:	460e      	mov	r6, r1
	while(HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan2) != 3) {}
 8001654:	4620      	mov	r0, r4
 8001656:	f004 fe65 	bl	8006324 <HAL_FDCAN_GetTxFifoFreeLevel>
 800165a:	2803      	cmp	r0, #3
 800165c:	d1fa      	bne.n	8001654 <can2_send+0x20>
	HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &TxHeader, senddata);
 800165e:	4632      	mov	r2, r6
 8001660:	4902      	ldr	r1, [pc, #8]	; (800166c <can2_send+0x38>)
 8001662:	4803      	ldr	r0, [pc, #12]	; (8001670 <can2_send+0x3c>)

}
 8001664:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &TxHeader, senddata);
 8001668:	f004 bd72 	b.w	8006150 <HAL_FDCAN_AddMessageToTxFifoQ>
 800166c:	20000464 	.word	0x20000464
 8001670:	20000d18 	.word	0x20000d18

08001674 <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001674:	4b2b      	ldr	r3, [pc, #172]	; (8001724 <MX_DMA_Init+0xb0>)
{
 8001676:	b510      	push	{r4, lr}
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001678:	6c98      	ldr	r0, [r3, #72]	; 0x48
 800167a:	f040 0004 	orr.w	r0, r0, #4
 800167e:	6498      	str	r0, [r3, #72]	; 0x48
 8001680:	6c9c      	ldr	r4, [r3, #72]	; 0x48
{
 8001682:	b082      	sub	sp, #8
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001684:	f004 0404 	and.w	r4, r4, #4
 8001688:	9400      	str	r4, [sp, #0]
 800168a:	9c00      	ldr	r4, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800168c:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 800168e:	f044 0401 	orr.w	r4, r4, #1
 8001692:	649c      	str	r4, [r3, #72]	; 0x48
 8001694:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001696:	f003 0301 	and.w	r3, r3, #1

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 800169a:	2200      	movs	r2, #0
 800169c:	2102      	movs	r1, #2
  __HAL_RCC_DMA1_CLK_ENABLE();
 800169e:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 80016a0:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016a2:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 80016a4:	f004 f970 	bl	8005988 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80016a8:	200b      	movs	r0, #11
 80016aa:	f004 f9ab 	bl	8005a04 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 80016ae:	2200      	movs	r2, #0
 80016b0:	2105      	movs	r1, #5
 80016b2:	200c      	movs	r0, #12
 80016b4:	f004 f968 	bl	8005988 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80016b8:	200c      	movs	r0, #12
 80016ba:	f004 f9a3 	bl	8005a04 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 9, 0);
 80016be:	2200      	movs	r2, #0
 80016c0:	2109      	movs	r1, #9
 80016c2:	200d      	movs	r0, #13
 80016c4:	f004 f960 	bl	8005988 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80016c8:	200d      	movs	r0, #13
 80016ca:	f004 f99b 	bl	8005a04 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 10, 0);
 80016ce:	2200      	movs	r2, #0
 80016d0:	210a      	movs	r1, #10
 80016d2:	200e      	movs	r0, #14
 80016d4:	f004 f958 	bl	8005988 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80016d8:	200e      	movs	r0, #14
 80016da:	f004 f993 	bl	8005a04 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 11, 0);
 80016de:	2200      	movs	r2, #0
 80016e0:	210b      	movs	r1, #11
 80016e2:	200f      	movs	r0, #15
 80016e4:	f004 f950 	bl	8005988 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80016e8:	200f      	movs	r0, #15
 80016ea:	f004 f98b 	bl	8005a04 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 14, 0);
 80016ee:	2200      	movs	r2, #0
 80016f0:	210e      	movs	r1, #14
 80016f2:	2010      	movs	r0, #16
 80016f4:	f004 f948 	bl	8005988 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80016f8:	2010      	movs	r0, #16
 80016fa:	f004 f983 	bl	8005a04 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 15, 0);
 80016fe:	2200      	movs	r2, #0
 8001700:	210f      	movs	r1, #15
 8001702:	2011      	movs	r0, #17
 8001704:	f004 f940 	bl	8005988 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001708:	2011      	movs	r0, #17
 800170a:	f004 f97b 	bl	8005a04 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel8_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel8_IRQn, 0, 0);
 800170e:	2200      	movs	r2, #0
 8001710:	2060      	movs	r0, #96	; 0x60
 8001712:	4611      	mov	r1, r2
 8001714:	f004 f938 	bl	8005988 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel8_IRQn);
 8001718:	2060      	movs	r0, #96	; 0x60

}
 800171a:	b002      	add	sp, #8
 800171c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(DMA1_Channel8_IRQn);
 8001720:	f004 b970 	b.w	8005a04 <HAL_NVIC_EnableIRQ>
 8001724:	40021000 	.word	0x40021000

08001728 <dma_printf_init>:
#include "dma_ring.h"
#include <stdbool.h>

struct dma_printf_info dmi;

void dma_printf_init(UART_HandleTypeDef *printf_huart){
 8001728:	b510      	push	{r4, lr}
    dmi.huart = printf_huart;
 800172a:	4c06      	ldr	r4, [pc, #24]	; (8001744 <dma_printf_init+0x1c>)
void dma_printf_init(UART_HandleTypeDef *printf_huart){
 800172c:	4601      	mov	r1, r0
    dma_ring_init(&dmi.tx_ring, printf_huart);
 800172e:	4620      	mov	r0, r4
    dmi.huart = printf_huart;
 8001730:	f8c4 1410 	str.w	r1, [r4, #1040]	; 0x410
    dma_ring_init(&dmi.tx_ring, printf_huart);
 8001734:	f000 f830 	bl	8001798 <dma_ring_init>
    dmi.sending = false;
 8001738:	2300      	movs	r3, #0
 800173a:	f8c4 340c 	str.w	r3, [r4, #1036]	; 0x40c
    dmi.previous_send_len = 0;
 800173e:	f8c4 3414 	str.w	r3, [r4, #1044]	; 0x414
}
 8001742:	bd10      	pop	{r4, pc}
 8001744:	20000488 	.word	0x20000488

08001748 <dma_printf_send_it>:
        dmi.sending = true;
        HAL_UART_Transmit_DMA(dmi.huart, dmi.tx_ring.buf+dma_ring_get_r_ptr(&dmi.tx_ring), len);
    }
}

void dma_printf_send_it(UART_HandleTypeDef *printf_huart) {
 8001748:	b570      	push	{r4, r5, r6, lr}
    if(dmi.huart != printf_huart) return;
 800174a:	4c12      	ldr	r4, [pc, #72]	; (8001794 <dma_printf_send_it+0x4c>)
 800174c:	f8d4 3410 	ldr.w	r3, [r4, #1040]	; 0x410
 8001750:	4283      	cmp	r3, r0
 8001752:	d000      	beq.n	8001756 <dma_printf_send_it+0xe>
        dmi.sending = true;
        HAL_UART_Transmit_DMA(dmi.huart, dmi.tx_ring.buf+dma_ring_get_r_ptr(&dmi.tx_ring), len);
    }else{
        dmi.sending = false;
    }
}
 8001754:	bd70      	pop	{r4, r5, r6, pc}
    dma_ring_forward_r_ptr(&dmi.tx_ring, dmi.previous_send_len);
 8001756:	f8d4 1414 	ldr.w	r1, [r4, #1044]	; 0x414
 800175a:	4620      	mov	r0, r4
 800175c:	f000 f834 	bl	80017c8 <dma_ring_forward_r_ptr>
    uint16_t len = (uint16_t)dma_ring_available_linear(&dmi.tx_ring);
 8001760:	4620      	mov	r0, r4
 8001762:	f000 f823 	bl	80017ac <dma_ring_available_linear>
 8001766:	b285      	uxth	r5, r0
    if (len > 0 ) {
 8001768:	b915      	cbnz	r5, 8001770 <dma_printf_send_it+0x28>
        dmi.sending = false;
 800176a:	f8c4 540c 	str.w	r5, [r4, #1036]	; 0x40c
}
 800176e:	bd70      	pop	{r4, r5, r6, pc}
        dmi.sending = true;
 8001770:	2301      	movs	r3, #1
        HAL_UART_Transmit_DMA(dmi.huart, dmi.tx_ring.buf+dma_ring_get_r_ptr(&dmi.tx_ring), len);
 8001772:	4620      	mov	r0, r4
 8001774:	f8d4 6410 	ldr.w	r6, [r4, #1040]	; 0x410
        dmi.previous_send_len = len;
 8001778:	f8c4 5414 	str.w	r5, [r4, #1044]	; 0x414
        dmi.sending = true;
 800177c:	f8c4 340c 	str.w	r3, [r4, #1036]	; 0x40c
        HAL_UART_Transmit_DMA(dmi.huart, dmi.tx_ring.buf+dma_ring_get_r_ptr(&dmi.tx_ring), len);
 8001780:	f000 f81e 	bl	80017c0 <dma_ring_get_r_ptr>
 8001784:	462a      	mov	r2, r5
 8001786:	1821      	adds	r1, r4, r0
 8001788:	4630      	mov	r0, r6
}
 800178a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        HAL_UART_Transmit_DMA(dmi.huart, dmi.tx_ring.buf+dma_ring_get_r_ptr(&dmi.tx_ring), len);
 800178e:	f006 bec7 	b.w	8008520 <HAL_UART_Transmit_DMA>
 8001792:	bf00      	nop
 8001794:	20000488 	.word	0x20000488

08001798 <dma_ring_init>:
static void update_w_ptr(struct dma_ring_buf *ring){
	ring->w_ptr = (uint16_t)((ring->buf_size - __HAL_DMA_GET_COUNTER(ring->huart->hdmarx))&0xFFFF);
}

void dma_ring_init(struct dma_ring_buf *ring, UART_HandleTypeDef *huart){
  ring->buf_size = RING_BUF_SIZE;
 8001798:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800179c:	2300      	movs	r3, #0
 800179e:	f8c0 2400 	str.w	r2, [r0, #1024]	; 0x400
 80017a2:	f8c0 3404 	str.w	r3, [r0, #1028]	; 0x404
  ring->w_ptr = 0;
  ring->r_ptr = 0;
  ring->overwrite_cnt = 0;
  ring->huart = huart;
 80017a6:	f8c0 1408 	str.w	r1, [r0, #1032]	; 0x408
}
 80017aa:	4770      	bx	lr

080017ac <dma_ring_available_linear>:
  }else{
    return ring->buf_size + ring->w_ptr - ring->r_ptr;
  }
}
int dma_ring_available_linear(struct dma_ring_buf *ring){
  if(ring->w_ptr >= ring->r_ptr){
 80017ac:	f8b0 2402 	ldrh.w	r2, [r0, #1026]	; 0x402
 80017b0:	f8b0 3404 	ldrh.w	r3, [r0, #1028]	; 0x404
 80017b4:	429a      	cmp	r2, r3
    return ring->w_ptr - ring->r_ptr;
  }else{
    return ring->buf_size - ring->r_ptr;
 80017b6:	bf38      	it	cc
 80017b8:	f8b0 2400 	ldrhcc.w	r2, [r0, #1024]	; 0x400
 80017bc:	1ad0      	subs	r0, r2, r3
  }
}
 80017be:	4770      	bx	lr

080017c0 <dma_ring_get_r_ptr>:
  return ring->w_ptr;
}

uint16_t dma_ring_get_r_ptr(struct dma_ring_buf *ring){
  return ring->r_ptr;
}
 80017c0:	f8b0 0404 	ldrh.w	r0, [r0, #1028]	; 0x404
 80017c4:	4770      	bx	lr
 80017c6:	bf00      	nop

080017c8 <dma_ring_forward_r_ptr>:

void dma_ring_forward_r_ptr(struct dma_ring_buf *ring, int len){
  while(len > 0){
 80017c8:	2900      	cmp	r1, #0
 80017ca:	dd0c      	ble.n	80017e6 <dma_ring_forward_r_ptr+0x1e>
 80017cc:	f8b0 3404 	ldrh.w	r3, [r0, #1028]	; 0x404
    if(ring->r_ptr+1 >= ring->buf_size){
 80017d0:	f8b0 2400 	ldrh.w	r2, [r0, #1024]	; 0x400
 80017d4:	3301      	adds	r3, #1
 80017d6:	429a      	cmp	r2, r3
      ring->r_ptr = 0;
    }else{
      ring->r_ptr += 1;
 80017d8:	bfcc      	ite	gt
 80017da:	b29b      	uxthgt	r3, r3
      ring->r_ptr = 0;
 80017dc:	2300      	movle	r3, #0
  while(len > 0){
 80017de:	3901      	subs	r1, #1
 80017e0:	d1f8      	bne.n	80017d4 <dma_ring_forward_r_ptr+0xc>
 80017e2:	f8a0 3404 	strh.w	r3, [r0, #1028]	; 0x404
    }
    len--;
  }
}
 80017e6:	4770      	bx	lr

080017e8 <dma_scanf_init>:
#include "dma_ring.h"
#include "dma_scanf.h"

struct dma_scanf_info dsi;

void dma_scanf_init(UART_HandleTypeDef *scanf_huart){
 80017e8:	b510      	push	{r4, lr}
    dsi.huart = scanf_huart;
 80017ea:	4c08      	ldr	r4, [pc, #32]	; (800180c <dma_scanf_init+0x24>)
void dma_scanf_init(UART_HandleTypeDef *scanf_huart){
 80017ec:	4601      	mov	r1, r0
    dma_ring_init(&dsi.rx_ring, scanf_huart);
 80017ee:	4620      	mov	r0, r4
    dsi.huart = scanf_huart;
 80017f0:	f8c4 140c 	str.w	r1, [r4, #1036]	; 0x40c
    dma_ring_init(&dsi.rx_ring, scanf_huart);
 80017f4:	f7ff ffd0 	bl	8001798 <dma_ring_init>
    HAL_UART_Receive_DMA(dsi.huart, dsi.rx_ring.buf, dsi.rx_ring.buf_size);
 80017f8:	f8b4 2400 	ldrh.w	r2, [r4, #1024]	; 0x400
 80017fc:	f8d4 040c 	ldr.w	r0, [r4, #1036]	; 0x40c
 8001800:	4621      	mov	r1, r4
}
 8001802:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_UART_Receive_DMA(dsi.huart, dsi.rx_ring.buf, dsi.rx_ring.buf_size);
 8001806:	f007 bd79 	b.w	80092fc <HAL_UART_Receive_DMA>
 800180a:	bf00      	nop
 800180c:	200008a0 	.word	0x200008a0

08001810 <MX_FDCAN1_Init>:
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001810:	4810      	ldr	r0, [pc, #64]	; (8001854 <MX_FDCAN1_Init+0x44>)
{
 8001812:	b510      	push	{r4, lr}
  hfdcan1.Instance = FDCAN1;
 8001814:	4c10      	ldr	r4, [pc, #64]	; (8001858 <MX_FDCAN1_Init+0x48>)
 8001816:	6004      	str	r4, [r0, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8001818:	2201      	movs	r2, #1
  hfdcan1.Init.TransmitPause = DISABLE;
  hfdcan1.Init.ProtocolException = DISABLE;
  hfdcan1.Init.NominalPrescaler = 10;
 800181a:	210a      	movs	r1, #10
  hfdcan1.Init.NominalSyncJumpWidth = 1;
  hfdcan1.Init.NominalTimeSeg1 = 14;
 800181c:	240e      	movs	r4, #14
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800181e:	2300      	movs	r3, #0
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8001820:	e9c0 1205 	strd	r1, r2, [r0, #20]
  hfdcan1.Init.NominalTimeSeg1 = 14;
 8001824:	61c4      	str	r4, [r0, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
  hfdcan1.Init.DataPrescaler = 10;
 8001826:	6241      	str	r1, [r0, #36]	; 0x24
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8001828:	2402      	movs	r4, #2
  hfdcan1.Init.DataSyncJumpWidth = 1;
  hfdcan1.Init.DataTimeSeg1 = 12;
 800182a:	210c      	movs	r1, #12
  hfdcan1.Init.AutoRetransmission = ENABLE;
 800182c:	8202      	strh	r2, [r0, #16]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800182e:	e9c0 3301 	strd	r3, r3, [r0, #4]
  hfdcan1.Init.DataTimeSeg1 = 12;
 8001832:	e9c0 210a 	strd	r2, r1, [r0, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg2 = 2;
  hfdcan1.Init.StdFiltersNbr = 0;
  hfdcan1.Init.ExtFiltersNbr = 0;
 8001836:	e9c0 330d 	strd	r3, r3, [r0, #52]	; 0x34
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800183a:	60c3      	str	r3, [r0, #12]
  hfdcan1.Init.ProtocolException = DISABLE;
 800183c:	7483      	strb	r3, [r0, #18]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 800183e:	6204      	str	r4, [r0, #32]
  hfdcan1.Init.DataTimeSeg2 = 2;
 8001840:	6304      	str	r4, [r0, #48]	; 0x30
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001842:	63c3      	str	r3, [r0, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001844:	f004 fabc 	bl	8005dc0 <HAL_FDCAN_Init>
 8001848:	b900      	cbnz	r0, 800184c <MX_FDCAN1_Init+0x3c>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 800184a:	bd10      	pop	{r4, pc}
 800184c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8001850:	f002 b9b6 	b.w	8003bc0 <Error_Handler>
 8001854:	20000cb4 	.word	0x20000cb4
 8001858:	40006400 	.word	0x40006400

0800185c <MX_FDCAN2_Init>:
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 800185c:	4810      	ldr	r0, [pc, #64]	; (80018a0 <MX_FDCAN2_Init+0x44>)
{
 800185e:	b510      	push	{r4, lr}
  hfdcan2.Instance = FDCAN2;
 8001860:	4c10      	ldr	r4, [pc, #64]	; (80018a4 <MX_FDCAN2_Init+0x48>)
 8001862:	6004      	str	r4, [r0, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
  hfdcan2.Init.AutoRetransmission = ENABLE;
 8001864:	2201      	movs	r2, #1
  hfdcan2.Init.TransmitPause = DISABLE;
  hfdcan2.Init.ProtocolException = DISABLE;
  hfdcan2.Init.NominalPrescaler = 10;
 8001866:	210a      	movs	r1, #10
  hfdcan2.Init.NominalSyncJumpWidth = 1;
  hfdcan2.Init.NominalTimeSeg1 = 14;
 8001868:	240e      	movs	r4, #14
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800186a:	2300      	movs	r3, #0
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 800186c:	e9c0 1205 	strd	r1, r2, [r0, #20]
  hfdcan2.Init.NominalTimeSeg1 = 14;
 8001870:	61c4      	str	r4, [r0, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
  hfdcan2.Init.DataPrescaler = 10;
 8001872:	6241      	str	r1, [r0, #36]	; 0x24
  hfdcan2.Init.NominalTimeSeg2 = 2;
 8001874:	2402      	movs	r4, #2
  hfdcan2.Init.DataSyncJumpWidth = 1;
  hfdcan2.Init.DataTimeSeg1 = 12;
 8001876:	210c      	movs	r1, #12
  hfdcan2.Init.AutoRetransmission = ENABLE;
 8001878:	8202      	strh	r2, [r0, #16]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800187a:	e9c0 3301 	strd	r3, r3, [r0, #4]
  hfdcan2.Init.DataTimeSeg1 = 12;
 800187e:	e9c0 210a 	strd	r2, r1, [r0, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg2 = 2;
  hfdcan2.Init.StdFiltersNbr = 0;
  hfdcan2.Init.ExtFiltersNbr = 0;
 8001882:	e9c0 330d 	strd	r3, r3, [r0, #52]	; 0x34
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8001886:	60c3      	str	r3, [r0, #12]
  hfdcan2.Init.ProtocolException = DISABLE;
 8001888:	7483      	strb	r3, [r0, #18]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 800188a:	6204      	str	r4, [r0, #32]
  hfdcan2.Init.DataTimeSeg2 = 2;
 800188c:	6304      	str	r4, [r0, #48]	; 0x30
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800188e:	63c3      	str	r3, [r0, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8001890:	f004 fa96 	bl	8005dc0 <HAL_FDCAN_Init>
 8001894:	b900      	cbnz	r0, 8001898 <MX_FDCAN2_Init+0x3c>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8001896:	bd10      	pop	{r4, pc}
 8001898:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 800189c:	f002 b990 	b.w	8003bc0 <Error_Handler>
 80018a0:	20000d18 	.word	0x20000d18
 80018a4:	40006800 	.word	0x40006800

080018a8 <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80018a8:	b510      	push	{r4, lr}
 80018aa:	4604      	mov	r4, r0
 80018ac:	b09e      	sub	sp, #120	; 0x78

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ae:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018b0:	2254      	movs	r2, #84	; 0x54
 80018b2:	a809      	add	r0, sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b4:	e9cd 1104 	strd	r1, r1, [sp, #16]
 80018b8:	e9cd 1106 	strd	r1, r1, [sp, #24]
 80018bc:	9108      	str	r1, [sp, #32]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018be:	f008 fd23 	bl	800a308 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80018c2:	6823      	ldr	r3, [r4, #0]
 80018c4:	4a52      	ldr	r2, [pc, #328]	; (8001a10 <HAL_FDCAN_MspInit+0x168>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d004      	beq.n	80018d4 <HAL_FDCAN_MspInit+0x2c>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
  else if(fdcanHandle->Instance==FDCAN2)
 80018ca:	4a52      	ldr	r2, [pc, #328]	; (8001a14 <HAL_FDCAN_MspInit+0x16c>)
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d047      	beq.n	8001960 <HAL_FDCAN_MspInit+0xb8>
    HAL_NVIC_EnableIRQ(FDCAN2_IT1_IRQn);
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 80018d0:	b01e      	add	sp, #120	; 0x78
 80018d2:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80018d4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80018d8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018dc:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80018de:	9209      	str	r2, [sp, #36]	; 0x24
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80018e0:	9317      	str	r3, [sp, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018e2:	f005 fbab 	bl	800703c <HAL_RCCEx_PeriphCLKConfig>
 80018e6:	2800      	cmp	r0, #0
 80018e8:	d17f      	bne.n	80019ea <HAL_FDCAN_MspInit+0x142>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80018ea:	4a4b      	ldr	r2, [pc, #300]	; (8001a18 <HAL_FDCAN_MspInit+0x170>)
 80018ec:	6813      	ldr	r3, [r2, #0]
 80018ee:	3301      	adds	r3, #1
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80018f0:	2b01      	cmp	r3, #1
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80018f2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80018f4:	d109      	bne.n	800190a <HAL_FDCAN_MspInit+0x62>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80018f6:	4b49      	ldr	r3, [pc, #292]	; (8001a1c <HAL_FDCAN_MspInit+0x174>)
 80018f8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80018fa:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80018fe:	659a      	str	r2, [r3, #88]	; 0x58
 8001900:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001902:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001906:	9300      	str	r3, [sp, #0]
 8001908:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800190a:	4b44      	ldr	r3, [pc, #272]	; (8001a1c <HAL_FDCAN_MspInit+0x174>)
 800190c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800190e:	ed9f 7b3a 	vldr	d7, [pc, #232]	; 80019f8 <HAL_FDCAN_MspInit+0x150>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001912:	f042 0201 	orr.w	r2, r2, #1
 8001916:	64da      	str	r2, [r3, #76]	; 0x4c
 8001918:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800191a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800191e:	ed9f 7b38 	vldr	d7, [pc, #224]	; 8001a00 <HAL_FDCAN_MspInit+0x158>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001922:	f003 0301 	and.w	r3, r3, #1
 8001926:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001928:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800192a:	2309      	movs	r3, #9
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800192c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001930:	ed8d 7b06 	vstr	d7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001934:	9308      	str	r3, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001936:	9a01      	ldr	r2, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001938:	f004 fe46 	bl	80065c8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 3, 0);
 800193c:	2200      	movs	r2, #0
 800193e:	2103      	movs	r1, #3
 8001940:	2015      	movs	r0, #21
 8001942:	f004 f821 	bl	8005988 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8001946:	2015      	movs	r0, #21
 8001948:	f004 f85c 	bl	8005a04 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 4, 0);
 800194c:	2200      	movs	r2, #0
 800194e:	2104      	movs	r1, #4
 8001950:	2016      	movs	r0, #22
 8001952:	f004 f819 	bl	8005988 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8001956:	2016      	movs	r0, #22
 8001958:	f004 f854 	bl	8005a04 <HAL_NVIC_EnableIRQ>
}
 800195c:	b01e      	add	sp, #120	; 0x78
 800195e:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001960:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001964:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001968:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800196a:	9209      	str	r2, [sp, #36]	; 0x24
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 800196c:	9317      	str	r3, [sp, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800196e:	f005 fb65 	bl	800703c <HAL_RCCEx_PeriphCLKConfig>
 8001972:	2800      	cmp	r0, #0
 8001974:	d13c      	bne.n	80019f0 <HAL_FDCAN_MspInit+0x148>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8001976:	4a28      	ldr	r2, [pc, #160]	; (8001a18 <HAL_FDCAN_MspInit+0x170>)
 8001978:	6813      	ldr	r3, [r2, #0]
 800197a:	3301      	adds	r3, #1
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 800197c:	2b01      	cmp	r3, #1
    HAL_RCC_FDCAN_CLK_ENABLED++;
 800197e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8001980:	d109      	bne.n	8001996 <HAL_FDCAN_MspInit+0xee>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8001982:	4b26      	ldr	r3, [pc, #152]	; (8001a1c <HAL_FDCAN_MspInit+0x174>)
 8001984:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001986:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 800198a:	659a      	str	r2, [r3, #88]	; 0x58
 800198c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800198e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001992:	9302      	str	r3, [sp, #8]
 8001994:	9b02      	ldr	r3, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001996:	4b21      	ldr	r3, [pc, #132]	; (8001a1c <HAL_FDCAN_MspInit+0x174>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001998:	4821      	ldr	r0, [pc, #132]	; (8001a20 <HAL_FDCAN_MspInit+0x178>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800199a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800199c:	ed9f 7b1a 	vldr	d7, [pc, #104]	; 8001a08 <HAL_FDCAN_MspInit+0x160>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019a0:	f042 0202 	orr.w	r2, r2, #2
 80019a4:	64da      	str	r2, [r3, #76]	; 0x4c
 80019a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80019a8:	ed8d 7b04 	vstr	d7, [sp, #16]
 80019ac:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8001a00 <HAL_FDCAN_MspInit+0x158>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019b0:	f003 0302 	and.w	r3, r3, #2
 80019b4:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019b6:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 80019b8:	2309      	movs	r3, #9
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80019ba:	ed8d 7b06 	vstr	d7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 80019be:	9308      	str	r3, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019c0:	9a03      	ldr	r2, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019c2:	f004 fe01 	bl	80065c8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 6, 0);
 80019c6:	2200      	movs	r2, #0
 80019c8:	2106      	movs	r1, #6
 80019ca:	2056      	movs	r0, #86	; 0x56
 80019cc:	f003 ffdc 	bl	8005988 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 80019d0:	2056      	movs	r0, #86	; 0x56
 80019d2:	f004 f817 	bl	8005a04 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN2_IT1_IRQn, 7, 0);
 80019d6:	2200      	movs	r2, #0
 80019d8:	2107      	movs	r1, #7
 80019da:	2057      	movs	r0, #87	; 0x57
 80019dc:	f003 ffd4 	bl	8005988 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT1_IRQn);
 80019e0:	2057      	movs	r0, #87	; 0x57
 80019e2:	f004 f80f 	bl	8005a04 <HAL_NVIC_EnableIRQ>
}
 80019e6:	b01e      	add	sp, #120	; 0x78
 80019e8:	bd10      	pop	{r4, pc}
      Error_Handler();
 80019ea:	f002 f8e9 	bl	8003bc0 <Error_Handler>
 80019ee:	e77c      	b.n	80018ea <HAL_FDCAN_MspInit+0x42>
      Error_Handler();
 80019f0:	f002 f8e6 	bl	8003bc0 <Error_Handler>
 80019f4:	e7bf      	b.n	8001976 <HAL_FDCAN_MspInit+0xce>
 80019f6:	bf00      	nop
 80019f8:	00001800 	.word	0x00001800
 80019fc:	00000002 	.word	0x00000002
	...
 8001a08:	00003000 	.word	0x00003000
 8001a0c:	00000002 	.word	0x00000002
 8001a10:	40006400 	.word	0x40006400
 8001a14:	40006800 	.word	0x40006800
 8001a18:	20000cb0 	.word	0x20000cb0
 8001a1c:	40021000 	.word	0x40021000
 8001a20:	48000400 	.word	0x48000400

08001a24 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001a24:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a26:	2400      	movs	r4, #0
{
 8001a28:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a2a:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8001a2e:	e9cd 4408 	strd	r4, r4, [sp, #32]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a32:	4b46      	ldr	r3, [pc, #280]	; (8001b4c <MX_GPIO_Init+0x128>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a34:	940a      	str	r4, [sp, #40]	; 0x28
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a36:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_0|GPIO_PIN_5, GPIO_PIN_RESET);
 8001a38:	4f45      	ldr	r7, [pc, #276]	; (8001b50 <MX_GPIO_Init+0x12c>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CS_Pin|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 8001a3a:	4d46      	ldr	r5, [pc, #280]	; (8001b54 <MX_GPIO_Init+0x130>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a3c:	f042 0204 	orr.w	r2, r2, #4
 8001a40:	64da      	str	r2, [r3, #76]	; 0x4c
 8001a42:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a44:	f002 0204 	and.w	r2, r2, #4
 8001a48:	9201      	str	r2, [sp, #4]
 8001a4a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a4c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a4e:	f042 0220 	orr.w	r2, r2, #32
 8001a52:	64da      	str	r2, [r3, #76]	; 0x4c
 8001a54:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a56:	f002 0220 	and.w	r2, r2, #32
 8001a5a:	9202      	str	r2, [sp, #8]
 8001a5c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a5e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a60:	f042 0201 	orr.w	r2, r2, #1
 8001a64:	64da      	str	r2, [r3, #76]	; 0x4c
 8001a66:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a68:	f002 0201 	and.w	r2, r2, #1
 8001a6c:	9203      	str	r2, [sp, #12]
 8001a6e:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a70:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a72:	f042 0202 	orr.w	r2, r2, #2
 8001a76:	64da      	str	r2, [r3, #76]	; 0x4c
 8001a78:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a7a:	f002 0202 	and.w	r2, r2, #2
 8001a7e:	9204      	str	r2, [sp, #16]
 8001a80:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a82:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a84:	f042 0208 	orr.w	r2, r2, #8
 8001a88:	64da      	str	r2, [r3, #76]	; 0x4c
 8001a8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a8c:	f003 0308 	and.w	r3, r3, #8
 8001a90:	9305      	str	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_0|GPIO_PIN_5, GPIO_PIN_RESET);
 8001a92:	4638      	mov	r0, r7
 8001a94:	4622      	mov	r2, r4
 8001a96:	f246 0121 	movw	r1, #24609	; 0x6021
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a9a:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_0|GPIO_PIN_5, GPIO_PIN_RESET);
 8001a9c:	f004 fe94 	bl	80067c8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, CS_Pin|GPIO_PIN_15, GPIO_PIN_RESET);
 8001aa0:	4622      	mov	r2, r4
 8001aa2:	f248 0110 	movw	r1, #32784	; 0x8010
 8001aa6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001aaa:	f004 fe8d 	bl	80067c8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 8001aae:	4622      	mov	r2, r4
 8001ab0:	4628      	mov	r0, r5
 8001ab2:	f244 4184 	movw	r1, #17540	; 0x4484
 8001ab6:	f004 fe87 	bl	80067c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC0 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_0|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aba:	2601      	movs	r6, #1
 8001abc:	f246 0321 	movw	r3, #24609	; 0x6021
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ac0:	a906      	add	r1, sp, #24
 8001ac2:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ac4:	e9cd 3606 	strd	r3, r6, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ac8:	e9cd 4408 	strd	r4, r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001acc:	f004 fd7c 	bl	80065c8 <HAL_GPIO_Init>
  /*Configure GPIO pins : PAPin PA15 */
  GPIO_InitStruct.Pin = CS_Pin|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ad0:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = CS_Pin|GPIO_PIN_15;
 8001ad2:	f248 0310 	movw	r3, #32784	; 0x8010
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ad6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = CS_Pin|GPIO_PIN_15;
 8001ada:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001adc:	e9cd 6407 	strd	r6, r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ae0:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ae2:	f004 fd71 	bl	80065c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001ae6:	2210      	movs	r2, #16
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ae8:	4638      	mov	r0, r7
 8001aea:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001aec:	2300      	movs	r3, #0
 8001aee:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af2:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001af4:	f004 fd68 	bl	80065c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB10 PB14 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_7;
 8001af8:	f244 4384 	movw	r3, #17540	; 0x4484
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001afc:	a906      	add	r1, sp, #24
 8001afe:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_7;
 8001b00:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b02:	e9cd 6407 	strd	r6, r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b06:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b08:	f004 fd5e 	bl	80065c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001b0c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b10:	2300      	movs	r3, #0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b12:	a906      	add	r1, sp, #24
 8001b14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001b18:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1c:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b1e:	f004 fd53 	bl	80065c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b22:	2204      	movs	r2, #4
 8001b24:	2300      	movs	r3, #0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b26:	a906      	add	r1, sp, #24
 8001b28:	480b      	ldr	r0, [pc, #44]	; (8001b58 <MX_GPIO_Init+0x134>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2a:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b2c:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b30:	f004 fd4a 	bl	80065c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001b34:	2260      	movs	r2, #96	; 0x60
 8001b36:	2300      	movs	r3, #0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b38:	a906      	add	r1, sp, #24
 8001b3a:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001b3c:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b40:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b42:	f004 fd41 	bl	80065c8 <HAL_GPIO_Init>

}
 8001b46:	b00d      	add	sp, #52	; 0x34
 8001b48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	40021000 	.word	0x40021000
 8001b50:	48000800 	.word	0x48000800
 8001b54:	48000400 	.word	0x48000400
 8001b58:	48000c00 	.word	0x48000c00

08001b5c <ICM20602_init>:
{
    return ICM20602_readByte(ICM20602_WHO_AM_I);   // Should return 0x68
}

void ICM20602_init()
{
 8001b5c:	b530      	push	{r4, r5, lr}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, 1);
 8001b5e:	4870      	ldr	r0, [pc, #448]	; (8001d20 <ICM20602_init+0x1c4>)
{
 8001b60:	b085      	sub	sp, #20
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, 1);
 8001b62:	2201      	movs	r2, #1
 8001b64:	2120      	movs	r1, #32
 8001b66:	f004 fe2f 	bl	80067c8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	2110      	movs	r1, #16
 8001b6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b72:	f004 fe29 	bl	80067c8 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001b76:	f44f 64fa 	mov.w	r4, #2000	; 0x7d0
	send_data[0]=reg & 0x7F;
 8001b7a:	216b      	movs	r1, #107	; 0x6b
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	aa03      	add	r2, sp, #12
	send_data[0]=reg & 0x7F;
 8001b80:	f88d 1008 	strb.w	r1, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001b84:	9400      	str	r4, [sp, #0]
 8001b86:	a902      	add	r1, sp, #8
 8001b88:	4866      	ldr	r0, [pc, #408]	; (8001d24 <ICM20602_init+0x1c8>)
 8001b8a:	f005 fd71 	bl	8007670 <HAL_SPI_TransmitReceive>
	send_data[0]=data;
 8001b8e:	2500      	movs	r5, #0
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001b90:	2301      	movs	r3, #1
 8001b92:	9400      	str	r4, [sp, #0]
 8001b94:	aa03      	add	r2, sp, #12
 8001b96:	a902      	add	r1, sp, #8
 8001b98:	4862      	ldr	r0, [pc, #392]	; (8001d24 <ICM20602_init+0x1c8>)
	send_data[0]=data;
 8001b9a:	f88d 5008 	strb.w	r5, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001b9e:	f005 fd67 	bl	8007670 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	2110      	movs	r1, #16
 8001ba6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001baa:	f004 fe0d 	bl	80067c8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8001bae:	462a      	mov	r2, r5
 8001bb0:	2110      	movs	r1, #16
 8001bb2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bb6:	f004 fe07 	bl	80067c8 <HAL_GPIO_WritePin>
	send_data[0]=reg & 0x7F;
 8001bba:	2319      	movs	r3, #25
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001bbc:	9400      	str	r4, [sp, #0]
	send_data[0]=reg & 0x7F;
 8001bbe:	f88d 3008 	strb.w	r3, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001bc2:	aa03      	add	r2, sp, #12
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	a902      	add	r1, sp, #8
 8001bc8:	4856      	ldr	r0, [pc, #344]	; (8001d24 <ICM20602_init+0x1c8>)
 8001bca:	f005 fd51 	bl	8007670 <HAL_SPI_TransmitReceive>
	send_data[0]=data;
 8001bce:	2307      	movs	r3, #7
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001bd0:	9400      	str	r4, [sp, #0]
	send_data[0]=data;
 8001bd2:	f88d 3008 	strb.w	r3, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001bd6:	aa03      	add	r2, sp, #12
 8001bd8:	2301      	movs	r3, #1
 8001bda:	a902      	add	r1, sp, #8
 8001bdc:	4851      	ldr	r0, [pc, #324]	; (8001d24 <ICM20602_init+0x1c8>)
 8001bde:	f005 fd47 	bl	8007670 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8001be2:	2201      	movs	r2, #1
 8001be4:	2110      	movs	r1, #16
 8001be6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bea:	f004 fded 	bl	80067c8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8001bee:	462a      	mov	r2, r5
 8001bf0:	2110      	movs	r1, #16
 8001bf2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bf6:	f004 fde7 	bl	80067c8 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001bfa:	2301      	movs	r3, #1
	send_data[0]=reg & 0x7F;
 8001bfc:	211a      	movs	r1, #26
	send_data[0]=data;
 8001bfe:	461d      	mov	r5, r3
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001c00:	aa03      	add	r2, sp, #12
	send_data[0]=reg & 0x7F;
 8001c02:	f88d 1008 	strb.w	r1, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001c06:	9400      	str	r4, [sp, #0]
 8001c08:	a902      	add	r1, sp, #8
 8001c0a:	4846      	ldr	r0, [pc, #280]	; (8001d24 <ICM20602_init+0x1c8>)
 8001c0c:	f005 fd30 	bl	8007670 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001c10:	462b      	mov	r3, r5
 8001c12:	9400      	str	r4, [sp, #0]
 8001c14:	a902      	add	r1, sp, #8
 8001c16:	aa03      	add	r2, sp, #12
 8001c18:	4842      	ldr	r0, [pc, #264]	; (8001d24 <ICM20602_init+0x1c8>)
	send_data[0]=data;
 8001c1a:	f88d 5008 	strb.w	r5, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001c1e:	f005 fd27 	bl	8007670 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8001c22:	462a      	mov	r2, r5
 8001c24:	2110      	movs	r1, #16
 8001c26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c2a:	f004 fdcd 	bl	80067c8 <HAL_GPIO_WritePin>
	ICM20602_writeByte(ICM20602_PWR_MGMT_1, 0x00);    // CLK_SEL=0: internal 8MHz, TEMP_DIS=0, SLEEP=0
	ICM20602_writeByte(ICM20602_SMPLRT_DIV, 0x07);  // Gyro output sample rate = Gyro Output Rate/(1+SMPLRT_DIV)
	ICM20602_writeByte(ICM20602_CONFIG, 0x01); //176Hz     // set TEMP_OUT_L, DLPF=3 (Fs=1KHz):0x03

	ICM20602_setAccRange(Ascale);
 8001c2e:	4b3e      	ldr	r3, [pc, #248]	; (8001d28 <ICM20602_init+0x1cc>)
 8001c30:	681c      	ldr	r4, [r3, #0]

// Calculates Acc resolution
float ICM20602_setAccRange(int Ascale)
{

    switch(Ascale)
 8001c32:	2c03      	cmp	r4, #3
 8001c34:	d807      	bhi.n	8001c46 <ICM20602_init+0xea>
 8001c36:	e8df f004 	tbb	[pc, r4]
 8001c3a:	686d      	.short	0x686d
 8001c3c:	6302      	.short	0x6302
            break;
        case AFS_4G:
            aRes = 4.0/32768.0;
            break;
        case AFS_8G:
            aRes = 8.0/32768.0;
 8001c3e:	4b3b      	ldr	r3, [pc, #236]	; (8001d2c <ICM20602_init+0x1d0>)
 8001c40:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 8001c44:	601a      	str	r2, [r3, #0]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8001c46:	2200      	movs	r2, #0
 8001c48:	2110      	movs	r1, #16
 8001c4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c4e:	f004 fdbb 	bl	80067c8 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001c52:	f44f 65fa 	mov.w	r5, #2000	; 0x7d0
	send_data[0]=reg & 0x7F;
 8001c56:	221c      	movs	r2, #28
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001c58:	2301      	movs	r3, #1
	send_data[0]=reg & 0x7F;
 8001c5a:	f88d 2008 	strb.w	r2, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001c5e:	a902      	add	r1, sp, #8
 8001c60:	aa03      	add	r2, sp, #12
 8001c62:	4830      	ldr	r0, [pc, #192]	; (8001d24 <ICM20602_init+0x1c8>)
 8001c64:	9500      	str	r5, [sp, #0]
 8001c66:	f005 fd03 	bl	8007670 <HAL_SPI_TransmitReceive>
        case AFS_16G:
            aRes = 16.0/32768.0;
            break;         
    }

    ICM20602_writeByte(ICM20602_ACCEL_CONFIG, Ascale<<3);// bit[4:3] 0=+-2g,1=+-4g,2=+-8g,3=+-16g, ACC_HPF=On (5Hz)
 8001c6a:	00e4      	lsls	r4, r4, #3
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	aa03      	add	r2, sp, #12
 8001c70:	a902      	add	r1, sp, #8
 8001c72:	482c      	ldr	r0, [pc, #176]	; (8001d24 <ICM20602_init+0x1c8>)
 8001c74:	9500      	str	r5, [sp, #0]
	send_data[0]=data;
 8001c76:	f88d 4008 	strb.w	r4, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001c7a:	f005 fcf9 	bl	8007670 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8001c7e:	2201      	movs	r2, #1
 8001c80:	2110      	movs	r1, #16
 8001c82:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c86:	f004 fd9f 	bl	80067c8 <HAL_GPIO_WritePin>
	ICM20602_setGyroRange(Gscale);
 8001c8a:	4b29      	ldr	r3, [pc, #164]	; (8001d30 <ICM20602_init+0x1d4>)
 8001c8c:	681c      	ldr	r4, [r3, #0]
}

// Calculates Gyro resolution
float ICM20602_setGyroRange(int Gscale)
{
    switch (Gscale) {
 8001c8e:	2c03      	cmp	r4, #3
 8001c90:	d806      	bhi.n	8001ca0 <ICM20602_init+0x144>
 8001c92:	e8df f004 	tbb	[pc, r4]
 8001c96:	2d31      	.short	0x2d31
 8001c98:	2902      	.short	0x2902
            break;
        case GFS_500DPS:
            gRes = 500.0/32768.0;
            break;
        case GFS_1000DPS:
            gRes = 1000.0/32768.0;
 8001c9a:	4b26      	ldr	r3, [pc, #152]	; (8001d34 <ICM20602_init+0x1d8>)
 8001c9c:	4a26      	ldr	r2, [pc, #152]	; (8001d38 <ICM20602_init+0x1dc>)
 8001c9e:	601a      	str	r2, [r3, #0]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	2110      	movs	r1, #16
 8001ca4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ca8:	f004 fd8e 	bl	80067c8 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001cac:	f44f 65fa 	mov.w	r5, #2000	; 0x7d0
	send_data[0]=reg & 0x7F;
 8001cb0:	221b      	movs	r2, #27
 8001cb2:	f88d 2008 	strb.w	r2, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001cb6:	a902      	add	r1, sp, #8
 8001cb8:	aa03      	add	r2, sp, #12
 8001cba:	2301      	movs	r3, #1
 8001cbc:	9500      	str	r5, [sp, #0]
 8001cbe:	4819      	ldr	r0, [pc, #100]	; (8001d24 <ICM20602_init+0x1c8>)
 8001cc0:	f005 fcd6 	bl	8007670 <HAL_SPI_TransmitReceive>
        case GFS_2000DPS:
            gRes = 2000.0/32768.0;
            break;
    }

    ICM20602_writeByte(ICM20602_GYRO_CONFIG, Gscale<<3); // bit[4:3] 0=+-250d/s,1=+-500d/s,2=+-1000d/s,3=+-2000d/s
 8001cc4:	00e4      	lsls	r4, r4, #3
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001cc6:	aa03      	add	r2, sp, #12
 8001cc8:	a902      	add	r1, sp, #8
 8001cca:	2301      	movs	r3, #1
 8001ccc:	9500      	str	r5, [sp, #0]
 8001cce:	4815      	ldr	r0, [pc, #84]	; (8001d24 <ICM20602_init+0x1c8>)
	send_data[0]=data;
 8001cd0:	f88d 4008 	strb.w	r4, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001cd4:	f005 fccc 	bl	8007670 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8001cd8:	2201      	movs	r2, #1
 8001cda:	2110      	movs	r1, #16
 8001cdc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ce0:	f004 fd72 	bl	80067c8 <HAL_GPIO_WritePin>
}
 8001ce4:	b005      	add	sp, #20
 8001ce6:	bd30      	pop	{r4, r5, pc}
            gRes = 2000.0/32768.0;
 8001ce8:	4b12      	ldr	r3, [pc, #72]	; (8001d34 <ICM20602_init+0x1d8>)
 8001cea:	4a14      	ldr	r2, [pc, #80]	; (8001d3c <ICM20602_init+0x1e0>)
 8001cec:	601a      	str	r2, [r3, #0]
            break;
 8001cee:	e7d7      	b.n	8001ca0 <ICM20602_init+0x144>
            gRes = 500.0/32768.0;
 8001cf0:	4b10      	ldr	r3, [pc, #64]	; (8001d34 <ICM20602_init+0x1d8>)
 8001cf2:	4a13      	ldr	r2, [pc, #76]	; (8001d40 <ICM20602_init+0x1e4>)
 8001cf4:	601a      	str	r2, [r3, #0]
            break;
 8001cf6:	e7d3      	b.n	8001ca0 <ICM20602_init+0x144>
            gRes = 250.0/32768.0;
 8001cf8:	4b0e      	ldr	r3, [pc, #56]	; (8001d34 <ICM20602_init+0x1d8>)
 8001cfa:	4a12      	ldr	r2, [pc, #72]	; (8001d44 <ICM20602_init+0x1e8>)
 8001cfc:	601a      	str	r2, [r3, #0]
            break;
 8001cfe:	e7cf      	b.n	8001ca0 <ICM20602_init+0x144>
            aRes = 16.0/32768.0;
 8001d00:	4b0a      	ldr	r3, [pc, #40]	; (8001d2c <ICM20602_init+0x1d0>)
 8001d02:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 8001d06:	601a      	str	r2, [r3, #0]
            break;         
 8001d08:	e79d      	b.n	8001c46 <ICM20602_init+0xea>
            aRes = 4.0/32768.0;
 8001d0a:	4b08      	ldr	r3, [pc, #32]	; (8001d2c <ICM20602_init+0x1d0>)
 8001d0c:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 8001d10:	601a      	str	r2, [r3, #0]
            break;
 8001d12:	e798      	b.n	8001c46 <ICM20602_init+0xea>
            aRes = 2.0/32768.0;
 8001d14:	4b05      	ldr	r3, [pc, #20]	; (8001d2c <ICM20602_init+0x1d0>)
 8001d16:	f04f 5262 	mov.w	r2, #947912704	; 0x38800000
 8001d1a:	601a      	str	r2, [r3, #0]
            break;
 8001d1c:	e793      	b.n	8001c46 <ICM20602_init+0xea>
 8001d1e:	bf00      	nop
 8001d20:	48000800 	.word	0x48000800
 8001d24:	2000151c 	.word	0x2000151c
 8001d28:	20000d7c 	.word	0x20000d7c
 8001d2c:	20000d80 	.word	0x20000d80
 8001d30:	20000000 	.word	0x20000000
 8001d34:	20000dcc 	.word	0x20000dcc
 8001d38:	3cfa0000 	.word	0x3cfa0000
 8001d3c:	3d7a0000 	.word	0x3d7a0000
 8001d40:	3c7a0000 	.word	0x3c7a0000
 8001d44:	3bfa0000 	.word	0x3bfa0000

08001d48 <ICM20602_clearAngle>:

void ICM20602_clearAngle(void)
{
    pitch_angle = 0.0f;
    roll_angle  = 0.0f;
    yaw_angle   = 0.0f;
 8001d48:	4b01      	ldr	r3, [pc, #4]	; (8001d50 <ICM20602_clearAngle+0x8>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	601a      	str	r2, [r3, #0]
}
 8001d4e:	4770      	bx	lr
 8001d50:	20000e28 	.word	0x20000e28

08001d54 <ICM20602_medianFilter>:
    float tmp;
    int8_t i, j, a, b;

    for (i = 0; i < 3; i ++) {

    	gyro_mdat[i][2] = gyro_mdat[i][1];
 8001d54:	4a79      	ldr	r2, [pc, #484]	; (8001f3c <ICM20602_medianFilter+0x1e8>)
    	gyro_mdat[i][1] = gyro_mdat[i][0];
    	gyro_mdat[i][0] = gyro[i];
 8001d56:	487a      	ldr	r0, [pc, #488]	; (8001f40 <ICM20602_medianFilter+0x1ec>)

    	acc_mdat[i][2]  = acc_mdat[i][1];
 8001d58:	4b7a      	ldr	r3, [pc, #488]	; (8001f44 <ICM20602_medianFilter+0x1f0>)
    	gyro_mdat[i][2] = gyro_mdat[i][1];
 8001d5a:	ed92 6a01 	vldr	s12, [r2, #4]
    	gyro_mdat[i][0] = gyro[i];
 8001d5e:	edd0 5a00 	vldr	s11, [r0]
    	acc_mdat[i][1]  = acc_mdat[i][0];
    	acc_mdat[i][0]  = acc[i];
 8001d62:	4979      	ldr	r1, [pc, #484]	; (8001f48 <ICM20602_medianFilter+0x1f4>)
    	gyro_mdat[i][1] = gyro_mdat[i][0];
 8001d64:	ed92 7a00 	vldr	s14, [r2]
    	acc_mdat[i][2]  = acc_mdat[i][1];
 8001d68:	ed93 5a01 	vldr	s10, [r3, #4]
    	acc_mdat[i][1]  = acc_mdat[i][0];
 8001d6c:	edd3 7a00 	vldr	s15, [r3]
    	acc_mdat[i][0]  = acc[i];
 8001d70:	edd1 6a00 	vldr	s13, [r1]
    	gyro_mdat[i][2] = gyro_mdat[i][1];
 8001d74:	ed82 6a02 	vstr	s12, [r2, #8]

    	a = 0;
    	b = 2;

    	for (j = 2; j >= 0; j--) {
    		if (gyro_tmp[a] > gyro_tmp[b]) {
 8001d78:	eef4 5ac6 	vcmpe.f32	s11, s12
 8001d7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	gyro_mdat[i][1] = gyro_mdat[i][0];
 8001d80:	ed82 7a01 	vstr	s14, [r2, #4]
    	gyro_mdat[i][0] = gyro[i];
 8001d84:	edc2 5a00 	vstr	s11, [r2]
    	acc_mdat[i][2]  = acc_mdat[i][1];
 8001d88:	ed83 5a02 	vstr	s10, [r3, #8]
    	acc_mdat[i][1]  = acc_mdat[i][0];
 8001d8c:	edc3 7a01 	vstr	s15, [r3, #4]
    	acc_mdat[i][0]  = acc[i];
 8001d90:	edc3 6a00 	vstr	s13, [r3]
    		if (gyro_tmp[a] > gyro_tmp[b]) {
 8001d94:	dc05      	bgt.n	8001da2 <ICM20602_medianFilter+0x4e>
 8001d96:	eef0 4a46 	vmov.f32	s9, s12
    	gyro_mdat[i][0] = gyro[i];
 8001d9a:	eeb0 6a65 	vmov.f32	s12, s11
    	gyro_mdat[i][2] = gyro_mdat[i][1];
 8001d9e:	eef0 5a64 	vmov.f32	s11, s9
    			tmp         = gyro_tmp[a];
    			gyro_tmp[a] = gyro_tmp[b];
    			gyro_tmp[b] = tmp;
    		}
    		if (acc_tmp[a]  > acc_tmp[b]) {
 8001da2:	eeb4 5ae6 	vcmpe.f32	s10, s13
 8001da6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001daa:	d405      	bmi.n	8001db8 <ICM20602_medianFilter+0x64>
 8001dac:	eef0 4a45 	vmov.f32	s9, s10
    	acc_mdat[i][0]  = acc[i];
 8001db0:	eeb0 5a66 	vmov.f32	s10, s13
    	acc_mdat[i][2]  = acc_mdat[i][1];
 8001db4:	eef0 6a64 	vmov.f32	s13, s9
				acc_tmp[b]  = tmp;
			}
    		a = j-1;
    		b = j;
    	}
    	gyro[i] = gyro_tmp[1];
 8001db8:	eeb4 7ae5 	vcmpe.f32	s14, s11
 8001dbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dc0:	bf88      	it	hi
 8001dc2:	eeb0 7a65 	vmovhi.f32	s14, s11
 8001dc6:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8001dca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	acc[i]  = acc_tmp[1];
 8001dce:	eef4 7ae6 	vcmpe.f32	s15, s13
    	gyro[i] = gyro_tmp[1];
 8001dd2:	bfa8      	it	ge
 8001dd4:	eeb0 6a47 	vmovge.f32	s12, s14
    	acc[i]  = acc_tmp[1];
 8001dd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ddc:	bf98      	it	ls
 8001dde:	eef0 6a67 	vmovls.f32	s13, s15
    	gyro_mdat[i][2] = gyro_mdat[i][1];
 8001de2:	edd2 5a04 	vldr	s11, [r2, #16]
    	gyro_mdat[i][0] = gyro[i];
 8001de6:	ed90 7a01 	vldr	s14, [r0, #4]
    	gyro_mdat[i][1] = gyro_mdat[i][0];
 8001dea:	edd2 3a03 	vldr	s7, [r2, #12]
    	acc_mdat[i][2]  = acc_mdat[i][1];
 8001dee:	ed93 4a04 	vldr	s8, [r3, #16]
    	acc_mdat[i][1]  = acc_mdat[i][0];
 8001df2:	edd3 4a03 	vldr	s9, [r3, #12]
    	acc_mdat[i][0]  = acc[i];
 8001df6:	edd1 7a01 	vldr	s15, [r1, #4]
    	gyro[i] = gyro_tmp[1];
 8001dfa:	ed80 6a00 	vstr	s12, [r0]
    	acc[i]  = acc_tmp[1];
 8001dfe:	eef4 6ac5 	vcmpe.f32	s13, s10
 8001e02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    		if (gyro_tmp[a] > gyro_tmp[b]) {
 8001e06:	eef4 5ac7 	vcmpe.f32	s11, s14
    	acc[i]  = acc_tmp[1];
 8001e0a:	bfb8      	it	lt
 8001e0c:	eef0 6a45 	vmovlt.f32	s13, s10
    		if (gyro_tmp[a] > gyro_tmp[b]) {
 8001e10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	acc[i]  = acc_tmp[1];
 8001e14:	edc1 6a00 	vstr	s13, [r1]
    	gyro_mdat[i][2] = gyro_mdat[i][1];
 8001e18:	edc2 5a05 	vstr	s11, [r2, #20]
    	gyro_mdat[i][1] = gyro_mdat[i][0];
 8001e1c:	edc2 3a04 	vstr	s7, [r2, #16]
    	gyro_mdat[i][0] = gyro[i];
 8001e20:	ed82 7a03 	vstr	s14, [r2, #12]
    	acc_mdat[i][2]  = acc_mdat[i][1];
 8001e24:	ed83 4a05 	vstr	s8, [r3, #20]
    	acc_mdat[i][1]  = acc_mdat[i][0];
 8001e28:	edc3 4a04 	vstr	s9, [r3, #16]
    	acc_mdat[i][0]  = acc[i];
 8001e2c:	edc3 7a03 	vstr	s15, [r3, #12]
    		if (gyro_tmp[a] > gyro_tmp[b]) {
 8001e30:	d405      	bmi.n	8001e3e <ICM20602_medianFilter+0xea>
 8001e32:	eef0 6a65 	vmov.f32	s13, s11
    	gyro_mdat[i][0] = gyro[i];
 8001e36:	eef0 5a47 	vmov.f32	s11, s14
    	gyro_mdat[i][2] = gyro_mdat[i][1];
 8001e3a:	eeb0 7a66 	vmov.f32	s14, s13
    		if (acc_tmp[a]  > acc_tmp[b]) {
 8001e3e:	eef4 7ac4 	vcmpe.f32	s15, s8
 8001e42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e46:	dc05      	bgt.n	8001e54 <ICM20602_medianFilter+0x100>
 8001e48:	eef0 6a44 	vmov.f32	s13, s8
    	acc_mdat[i][0]  = acc[i];
 8001e4c:	eeb0 4a67 	vmov.f32	s8, s15
    	acc_mdat[i][2]  = acc_mdat[i][1];
 8001e50:	eef0 7a66 	vmov.f32	s15, s13
    	gyro[i] = gyro_tmp[1];
 8001e54:	eeb4 7ae3 	vcmpe.f32	s14, s7
 8001e58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e5c:	bf88      	it	hi
 8001e5e:	eeb0 7a63 	vmovhi.f32	s14, s7
 8001e62:	eeb4 7ae5 	vcmpe.f32	s14, s11
 8001e66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	acc[i]  = acc_tmp[1];
 8001e6a:	eef4 7ae4 	vcmpe.f32	s15, s9
    	gyro[i] = gyro_tmp[1];
 8001e6e:	bfb4      	ite	lt
 8001e70:	eef0 6a65 	vmovlt.f32	s13, s11
 8001e74:	eef0 6a47 	vmovge.f32	s13, s14
    	acc[i]  = acc_tmp[1];
 8001e78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e7c:	bf8c      	ite	hi
 8001e7e:	eeb0 7a64 	vmovhi.f32	s14, s9
 8001e82:	eeb0 7a67 	vmovls.f32	s14, s15
    	gyro_mdat[i][2] = gyro_mdat[i][1];
 8001e86:	edd2 4a07 	vldr	s9, [r2, #28]
    	gyro_mdat[i][0] = gyro[i];
 8001e8a:	edd0 7a02 	vldr	s15, [r0, #8]
    	gyro_mdat[i][1] = gyro_mdat[i][0];
 8001e8e:	edd2 3a06 	vldr	s7, [r2, #24]
    	acc_mdat[i][2]  = acc_mdat[i][1];
 8001e92:	edd3 5a07 	vldr	s11, [r3, #28]
    	acc_mdat[i][1]  = acc_mdat[i][0];
 8001e96:	ed93 6a06 	vldr	s12, [r3, #24]
    	acc_mdat[i][0]  = acc[i];
 8001e9a:	ed91 5a02 	vldr	s10, [r1, #8]
    	gyro[i] = gyro_tmp[1];
 8001e9e:	edc0 6a01 	vstr	s13, [r0, #4]
    	acc[i]  = acc_tmp[1];
 8001ea2:	eeb4 7ac4 	vcmpe.f32	s14, s8
 8001ea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    		if (gyro_tmp[a] > gyro_tmp[b]) {
 8001eaa:	eef4 7ae4 	vcmpe.f32	s15, s9
    	acc[i]  = acc_tmp[1];
 8001eae:	bfb8      	it	lt
 8001eb0:	eeb0 7a44 	vmovlt.f32	s14, s8
    		if (gyro_tmp[a] > gyro_tmp[b]) {
 8001eb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	acc[i]  = acc_tmp[1];
 8001eb8:	ed81 7a01 	vstr	s14, [r1, #4]
    	gyro_mdat[i][2] = gyro_mdat[i][1];
 8001ebc:	edc2 4a08 	vstr	s9, [r2, #32]
    	gyro_mdat[i][1] = gyro_mdat[i][0];
 8001ec0:	edc2 3a07 	vstr	s7, [r2, #28]
    	gyro_mdat[i][0] = gyro[i];
 8001ec4:	edc2 7a06 	vstr	s15, [r2, #24]
    	acc_mdat[i][2]  = acc_mdat[i][1];
 8001ec8:	edc3 5a08 	vstr	s11, [r3, #32]
    	acc_mdat[i][1]  = acc_mdat[i][0];
 8001ecc:	ed83 6a07 	vstr	s12, [r3, #28]
    	acc_mdat[i][0]  = acc[i];
 8001ed0:	ed83 5a06 	vstr	s10, [r3, #24]
    		if (gyro_tmp[a] > gyro_tmp[b]) {
 8001ed4:	dc05      	bgt.n	8001ee2 <ICM20602_medianFilter+0x18e>
 8001ed6:	eeb0 7a64 	vmov.f32	s14, s9
    	gyro_mdat[i][0] = gyro[i];
 8001eda:	eef0 4a67 	vmov.f32	s9, s15
    	gyro_mdat[i][2] = gyro_mdat[i][1];
 8001ede:	eef0 7a47 	vmov.f32	s15, s14
    		if (acc_tmp[a]  > acc_tmp[b]) {
 8001ee2:	eef4 5ac5 	vcmpe.f32	s11, s10
 8001ee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eea:	d405      	bmi.n	8001ef8 <ICM20602_medianFilter+0x1a4>
 8001eec:	eeb0 7a65 	vmov.f32	s14, s11
    	acc_mdat[i][0]  = acc[i];
 8001ef0:	eef0 5a45 	vmov.f32	s11, s10
    	acc_mdat[i][2]  = acc_mdat[i][1];
 8001ef4:	eeb0 5a47 	vmov.f32	s10, s14
    	gyro[i] = gyro_tmp[1];
 8001ef8:	eef4 7ae3 	vcmpe.f32	s15, s7
 8001efc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f00:	bf88      	it	hi
 8001f02:	eef0 7a63 	vmovhi.f32	s15, s7
 8001f06:	eef4 7ae4 	vcmpe.f32	s15, s9
 8001f0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	acc[i]  = acc_tmp[1];
 8001f0e:	eeb4 6ac5 	vcmpe.f32	s12, s10
    	gyro[i] = gyro_tmp[1];
 8001f12:	bfb8      	it	lt
 8001f14:	eef0 7a64 	vmovlt.f32	s15, s9
    	acc[i]  = acc_tmp[1];
 8001f18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f1c:	bf88      	it	hi
 8001f1e:	eeb0 6a45 	vmovhi.f32	s12, s10
 8001f22:	eeb4 6ae5 	vcmpe.f32	s12, s11
 8001f26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f2a:	bfb8      	it	lt
 8001f2c:	eeb0 6a65 	vmovlt.f32	s12, s11
    	gyro[i] = gyro_tmp[1];
 8001f30:	edc0 7a02 	vstr	s15, [r0, #8]
    	acc[i]  = acc_tmp[1];
 8001f34:	ed81 6a02 	vstr	s12, [r1, #8]
    }
}
 8001f38:	4770      	bx	lr
 8001f3a:	bf00      	nop
 8001f3c:	20000de8 	.word	0x20000de8
 8001f40:	20000dd0 	.word	0x20000dd0
 8001f44:	20000d9c 	.word	0x20000d9c
 8001f48:	20000d84 	.word	0x20000d84

08001f4c <ICM20602_read_IMU_data>:
{
 8001f4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f4e:	ed2d 8b02 	vpush	{d8}
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8001f52:	2200      	movs	r2, #0
{
 8001f54:	b085      	sub	sp, #20
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8001f56:	2110      	movs	r1, #16
 8001f58:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
{
 8001f5c:	eeb0 8a40 	vmov.f32	s16, s0
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001f60:	f44f 65fa 	mov.w	r5, #2000	; 0x7d0
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8001f64:	f004 fc30 	bl	80067c8 <HAL_GPIO_WritePin>
    send_data[0]= reg | 0x80;
 8001f68:	21c8      	movs	r1, #200	; 0xc8
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	aa03      	add	r2, sp, #12
    send_data[0]= reg | 0x80;
 8001f6e:	f88d 1008 	strb.w	r1, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001f72:	9500      	str	r5, [sp, #0]
 8001f74:	a902      	add	r1, sp, #8
 8001f76:	4888      	ldr	r0, [pc, #544]	; (8002198 <ICM20602_read_IMU_data+0x24c>)
 8001f78:	f005 fb7a 	bl	8007670 <HAL_SPI_TransmitReceive>
    send_data[0]=0x00;
 8001f7c:	2600      	movs	r6, #0
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001f7e:	2301      	movs	r3, #1
 8001f80:	9500      	str	r5, [sp, #0]
 8001f82:	aa03      	add	r2, sp, #12
 8001f84:	a902      	add	r1, sp, #8
 8001f86:	4884      	ldr	r0, [pc, #528]	; (8002198 <ICM20602_read_IMU_data+0x24c>)
    send_data[0]=0x00;
 8001f88:	f88d 6008 	strb.w	r6, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001f8c:	f005 fb70 	bl	8007670 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8001f90:	2110      	movs	r1, #16
 8001f92:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f96:	2201      	movs	r2, #1
    val = RxBuffer[0];
 8001f98:	f89d 400c 	ldrb.w	r4, [sp, #12]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8001f9c:	f004 fc14 	bl	80067c8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8001fa0:	4632      	mov	r2, r6
 8001fa2:	2110      	movs	r1, #16
 8001fa4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fa8:	f004 fc0e 	bl	80067c8 <HAL_GPIO_WritePin>
    send_data[0]= reg | 0x80;
 8001fac:	27c7      	movs	r7, #199	; 0xc7
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001fae:	9500      	str	r5, [sp, #0]
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	aa03      	add	r2, sp, #12
 8001fb4:	a902      	add	r1, sp, #8
 8001fb6:	4878      	ldr	r0, [pc, #480]	; (8002198 <ICM20602_read_IMU_data+0x24c>)
    send_data[0]= reg | 0x80;
 8001fb8:	f88d 7008 	strb.w	r7, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001fbc:	f005 fb58 	bl	8007670 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	9500      	str	r5, [sp, #0]
 8001fc4:	aa03      	add	r2, sp, #12
 8001fc6:	a902      	add	r1, sp, #8
 8001fc8:	4873      	ldr	r0, [pc, #460]	; (8002198 <ICM20602_read_IMU_data+0x24c>)
    send_data[0]=0x00;
 8001fca:	f88d 6008 	strb.w	r6, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001fce:	f005 fb4f 	bl	8007670 <HAL_SPI_TransmitReceive>
    val = RxBuffer[0];
 8001fd2:	f89d 700c 	ldrb.w	r7, [sp, #12]
    return ((HiByte<<8) | LoByte);
 8001fd6:	ea44 2407 	orr.w	r4, r4, r7, lsl #8
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8001fda:	2110      	movs	r1, #16
 8001fdc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fe0:	2201      	movs	r2, #1
    gyro[2] = ICM20602_getGyrZvalue() * gRes;
 8001fe2:	b224      	sxth	r4, r4
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8001fe4:	f004 fbf0 	bl	80067c8 <HAL_GPIO_WritePin>
    gyro[2] = ICM20602_getGyrZvalue() * gRes;
 8001fe8:	4b6c      	ldr	r3, [pc, #432]	; (800219c <ICM20602_read_IMU_data+0x250>)
 8001fea:	4f6d      	ldr	r7, [pc, #436]	; (80021a0 <ICM20602_read_IMU_data+0x254>)
 8001fec:	ed93 7a00 	vldr	s14, [r3]
 8001ff0:	ee07 4a90 	vmov	s15, r4
 8001ff4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    send_data[0]= reg | 0x80;
 8001ff8:	24c2      	movs	r4, #194	; 0xc2
    gyro[2] = ICM20602_getGyrZvalue() * gRes;
 8001ffa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ffe:	edc7 7a02 	vstr	s15, [r7, #8]
    ICM20602_medianFilter();
 8002002:	f7ff fea7 	bl	8001d54 <ICM20602_medianFilter>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002006:	4632      	mov	r2, r6
 8002008:	2110      	movs	r1, #16
 800200a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800200e:	f004 fbdb 	bl	80067c8 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002012:	9500      	str	r5, [sp, #0]
 8002014:	2301      	movs	r3, #1
 8002016:	aa03      	add	r2, sp, #12
 8002018:	a902      	add	r1, sp, #8
 800201a:	485f      	ldr	r0, [pc, #380]	; (8002198 <ICM20602_read_IMU_data+0x24c>)
    send_data[0]= reg | 0x80;
 800201c:	f88d 4008 	strb.w	r4, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002020:	f005 fb26 	bl	8007670 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002024:	2301      	movs	r3, #1
 8002026:	9500      	str	r5, [sp, #0]
 8002028:	aa03      	add	r2, sp, #12
 800202a:	a902      	add	r1, sp, #8
 800202c:	485a      	ldr	r0, [pc, #360]	; (8002198 <ICM20602_read_IMU_data+0x24c>)
    send_data[0]=0x00;
 800202e:	f88d 6008 	strb.w	r6, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002032:	f005 fb1d 	bl	8007670 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002036:	2110      	movs	r1, #16
 8002038:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800203c:	2201      	movs	r2, #1
    val = RxBuffer[0];
 800203e:	f89d 400c 	ldrb.w	r4, [sp, #12]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002042:	f004 fbc1 	bl	80067c8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002046:	4632      	mov	r2, r6
 8002048:	2110      	movs	r1, #16
 800204a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800204e:	f004 fbbb 	bl	80067c8 <HAL_GPIO_WritePin>
    send_data[0]= reg | 0x80;
 8002052:	f04f 0cc1 	mov.w	ip, #193	; 0xc1
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002056:	9500      	str	r5, [sp, #0]
 8002058:	2301      	movs	r3, #1
 800205a:	aa03      	add	r2, sp, #12
 800205c:	a902      	add	r1, sp, #8
 800205e:	484e      	ldr	r0, [pc, #312]	; (8002198 <ICM20602_read_IMU_data+0x24c>)
    send_data[0]= reg | 0x80;
 8002060:	f88d c008 	strb.w	ip, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002064:	f005 fb04 	bl	8007670 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002068:	2301      	movs	r3, #1
 800206a:	9500      	str	r5, [sp, #0]
 800206c:	aa03      	add	r2, sp, #12
 800206e:	a902      	add	r1, sp, #8
 8002070:	4849      	ldr	r0, [pc, #292]	; (8002198 <ICM20602_read_IMU_data+0x24c>)
    send_data[0]=0x00;
 8002072:	f88d 6008 	strb.w	r6, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002076:	f005 fafb 	bl	8007670 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 800207a:	2201      	movs	r2, #1
 800207c:	2110      	movs	r1, #16
 800207e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    val = RxBuffer[0];
 8002082:	f89d 500c 	ldrb.w	r5, [sp, #12]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002086:	f004 fb9f 	bl	80067c8 <HAL_GPIO_WritePin>
void ICM20602_IMU_compensate(void)
{
    int k;
    for(k=0;k<3;k++){
        acc_comp[k] = acc[k] - acc_off[k];
        gyro_comp[k] = gyro[k] - gyro_off[k];
 800208a:	4946      	ldr	r1, [pc, #280]	; (80021a4 <ICM20602_read_IMU_data+0x258>)
 800208c:	ed97 6a02 	vldr	s12, [r7, #8]
 8002090:	edd1 7a02 	vldr	s15, [r1, #8]
    imu_temperature = (ICM20602_getIMUTemp() / 326.8f) + 25.0f;
 8002094:	eddf 5a44 	vldr	s11, [pc, #272]	; 80021a8 <ICM20602_read_IMU_data+0x25c>
    yaw_angle = yaw_angle + ICM20602_integral(gyro_comp[2], gyro_prv[2], imu_dt_sec) * 1;
 8002098:	4b44      	ldr	r3, [pc, #272]	; (80021ac <ICM20602_read_IMU_data+0x260>)
        acc_comp[k] = acc[k] - acc_off[k];
 800209a:	4a45      	ldr	r2, [pc, #276]	; (80021b0 <ICM20602_read_IMU_data+0x264>)
        gyro_comp[k] = gyro[k] - gyro_off[k];
 800209c:	ed91 3a00 	vldr	s6, [r1]
 80020a0:	edd1 3a01 	vldr	s7, [r1, #4]
    return (val + val_prv) * dt / 2.0f;   // trapezoidal formula
 80020a4:	ed93 7a02 	vldr	s14, [r3, #8]
        gyro_comp[k] = gyro[k] - gyro_off[k];
 80020a8:	ed97 5a00 	vldr	s10, [r7]
        acc_comp[k] = acc[k] - acc_off[k];
 80020ac:	ed92 4a00 	vldr	s8, [r2]
 80020b0:	edd2 4a01 	vldr	s9, [r2, #4]
    yaw_angle = yaw_angle + ICM20602_integral(gyro_comp[2], gyro_prv[2], imu_dt_sec) * 1;
 80020b4:	483f      	ldr	r0, [pc, #252]	; (80021b4 <ICM20602_read_IMU_data+0x268>)
    return ((HiByte<<8) | LoByte);
 80020b6:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
    imu_temperature = (ICM20602_getIMUTemp() / 326.8f) + 25.0f;
 80020ba:	b224      	sxth	r4, r4
        gyro_comp[k] = gyro[k] - gyro_off[k];
 80020bc:	ee36 6a67 	vsub.f32	s12, s12, s15
    imu_temperature = (ICM20602_getIMUTemp() / 326.8f) + 25.0f;
 80020c0:	ee07 4a90 	vmov	s15, r4
 80020c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020c8:	eef3 6a09 	vmov.f32	s13, #57	; 0x41c80000  25.0
 80020cc:	eee7 6aa5 	vfma.f32	s13, s15, s11
        gyro_comp[k] = gyro[k] - gyro_off[k];
 80020d0:	edd7 5a01 	vldr	s11, [r7, #4]
        acc_comp[k] = acc[k] - acc_off[k];
 80020d4:	edd2 7a02 	vldr	s15, [r2, #8]
        gyro_comp[k] = gyro[k] - gyro_off[k];
 80020d8:	4a37      	ldr	r2, [pc, #220]	; (80021b8 <ICM20602_read_IMU_data+0x26c>)
    yaw_angle = yaw_angle + ICM20602_integral(gyro_comp[2], gyro_prv[2], imu_dt_sec) * 1;
 80020da:	ed90 0a00 	vldr	s0, [r0]
        gyro_comp[k] = gyro[k] - gyro_off[k];
 80020de:	ed82 6a02 	vstr	s12, [r2, #8]
 80020e2:	ee35 5a43 	vsub.f32	s10, s10, s6
 80020e6:	ee75 5ae3 	vsub.f32	s11, s11, s7
    return (val + val_prv) * dt / 2.0f;   // trapezoidal formula
 80020ea:	ee36 7a07 	vadd.f32	s14, s12, s14
        gyro_comp[k] = gyro[k] - gyro_off[k];
 80020ee:	ed82 5a00 	vstr	s10, [r2]
 80020f2:	edc2 5a01 	vstr	s11, [r2, #4]
    yaw_angle = yaw_angle + ICM20602_integral(gyro_comp[2], gyro_prv[2], imu_dt_sec) * 1;
 80020f6:	ee27 7a08 	vmul.f32	s14, s14, s16
        acc_comp[k] = acc[k] - acc_off[k];
 80020fa:	4a30      	ldr	r2, [pc, #192]	; (80021bc <ICM20602_read_IMU_data+0x270>)
    while (deg < -180.0f) deg += 360.0f;
 80020fc:	eddf 3a30 	vldr	s7, [pc, #192]	; 80021c0 <ICM20602_read_IMU_data+0x274>
        acc_comp[k] = acc[k] - acc_off[k];
 8002100:	ed92 3a02 	vldr	s6, [r2, #8]
    yaw_angle = yaw_angle + ICM20602_integral(gyro_comp[2], gyro_prv[2], imu_dt_sec) * 1;
 8002104:	eef6 2a00 	vmov.f32	s5, #96	; 0x3f000000  0.5
 8002108:	eea7 0a22 	vfma.f32	s0, s14, s5
        acc_comp[k] = acc[k] - acc_off[k];
 800210c:	edd2 2a00 	vldr	s5, [r2]
 8002110:	ed92 7a01 	vldr	s14, [r2, #4]
 8002114:	4a2b      	ldr	r2, [pc, #172]	; (80021c4 <ICM20602_read_IMU_data+0x278>)
 8002116:	ee34 4a62 	vsub.f32	s8, s8, s5
 800211a:	ee34 7ac7 	vsub.f32	s14, s9, s14
 800211e:	ee77 7ac3 	vsub.f32	s15, s15, s6
 8002122:	ed82 4a00 	vstr	s8, [r2]
 8002126:	ed82 7a01 	vstr	s14, [r2, #4]
 800212a:	edc2 7a02 	vstr	s15, [r2, #8]
    while (deg < -180.0f) deg += 360.0f;
 800212e:	eeb4 0ae3 	vcmpe.f32	s0, s7
    imu_temperature = (ICM20602_getIMUTemp() / 326.8f) + 25.0f;
 8002132:	4a25      	ldr	r2, [pc, #148]	; (80021c8 <ICM20602_read_IMU_data+0x27c>)
    while (deg < -180.0f) deg += 360.0f;
 8002134:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    imu_temperature = (ICM20602_getIMUTemp() / 326.8f) + 25.0f;
 8002138:	edc2 6a00 	vstr	s13, [r2]
    while (deg < -180.0f) deg += 360.0f;
 800213c:	d50c      	bpl.n	8002158 <ICM20602_read_IMU_data+0x20c>
 800213e:	eddf 6a23 	vldr	s13, [pc, #140]	; 80021cc <ICM20602_read_IMU_data+0x280>
 8002142:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80021d0 <ICM20602_read_IMU_data+0x284>
 8002146:	eef0 7a40 	vmov.f32	s15, s0
 800214a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800214e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002152:	ee30 0a26 	vadd.f32	s0, s0, s13
 8002156:	d4f6      	bmi.n	8002146 <ICM20602_read_IMU_data+0x1fa>
    while (deg >= 180.0f) deg -= 360.0f;
 8002158:	eddf 7a1e 	vldr	s15, [pc, #120]	; 80021d4 <ICM20602_read_IMU_data+0x288>
 800215c:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8002160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002164:	db0c      	blt.n	8002180 <ICM20602_read_IMU_data+0x234>
 8002166:	eddf 6a19 	vldr	s13, [pc, #100]	; 80021cc <ICM20602_read_IMU_data+0x280>
 800216a:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 80021d8 <ICM20602_read_IMU_data+0x28c>
 800216e:	eef0 7a40 	vmov.f32	s15, s0
 8002172:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002176:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800217a:	ee30 0a66 	vsub.f32	s0, s0, s13
 800217e:	daf6      	bge.n	800216e <ICM20602_read_IMU_data+0x222>
    yaw_angle   = ICM20602_normAngle(yaw_angle);
 8002180:	ed80 0a00 	vstr	s0, [r0]
    gyro_prv[0] = gyro_comp[0];
 8002184:	ed83 5a00 	vstr	s10, [r3]
    gyro_prv[1] = gyro_comp[1];
 8002188:	edc3 5a01 	vstr	s11, [r3, #4]
    gyro_prv[2] = gyro_comp[2];
 800218c:	ed83 6a02 	vstr	s12, [r3, #8]
}
 8002190:	b005      	add	sp, #20
 8002192:	ecbd 8b02 	vpop	{d8}
 8002196:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002198:	2000151c 	.word	0x2000151c
 800219c:	20000dcc 	.word	0x20000dcc
 80021a0:	20000dd0 	.word	0x20000dd0
 80021a4:	20000e0c 	.word	0x20000e0c
 80021a8:	3b4889df 	.word	0x3b4889df
 80021ac:	20000e18 	.word	0x20000e18
 80021b0:	20000d84 	.word	0x20000d84
 80021b4:	20000e28 	.word	0x20000e28
 80021b8:	20000ddc 	.word	0x20000ddc
 80021bc:	20000dc0 	.word	0x20000dc0
 80021c0:	c3340000 	.word	0xc3340000
 80021c4:	20000d90 	.word	0x20000d90
 80021c8:	20000e24 	.word	0x20000e24
 80021cc:	43b40000 	.word	0x43b40000
 80021d0:	c4070000 	.word	0xc4070000
 80021d4:	43340000 	.word	0x43340000
 80021d8:	44070000 	.word	0x44070000
 80021dc:	00000000 	.word	0x00000000

080021e0 <ICM20602_IMU_calibration2>:
{
 80021e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80021e4:	ed2d 8b06 	vpush	{d8-d10}
    double acc_sum[3]={0};
 80021e8:	2400      	movs	r4, #0
{
 80021ea:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
    double acc_ave[3][10] = {{0.0}};
 80021ee:	22f0      	movs	r2, #240	; 0xf0
 80021f0:	4621      	mov	r1, r4
 80021f2:	a822      	add	r0, sp, #136	; 0x88
    double acc_sum[3]={0};
 80021f4:	e9cd 4416 	strd	r4, r4, [sp, #88]	; 0x58
 80021f8:	e9cd 4418 	strd	r4, r4, [sp, #96]	; 0x60
 80021fc:	e9cd 441a 	strd	r4, r4, [sp, #104]	; 0x68
    double gyro_sum[3]={0};
 8002200:	e9cd 441c 	strd	r4, r4, [sp, #112]	; 0x70
 8002204:	e9cd 441e 	strd	r4, r4, [sp, #120]	; 0x78
 8002208:	e9cd 4420 	strd	r4, r4, [sp, #128]	; 0x80
    double acc_ave[3][10] = {{0.0}};
 800220c:	f008 f87c 	bl	800a308 <memset>
    double gyro_ave[3][10] = {{0.0}};
 8002210:	4621      	mov	r1, r4
 8002212:	22f0      	movs	r2, #240	; 0xf0
 8002214:	a85e      	add	r0, sp, #376	; 0x178
 8002216:	f008 f877 	bl	800a308 <memset>
    printf("put the IMU still!\n");
 800221a:	48c9      	ldr	r0, [pc, #804]	; (8002540 <ICM20602_IMU_calibration2+0x360>)
    		acc[0] = ICM20602_getAccXvalue() * IMU_ONE_G * aRes;
 800221c:	ed9f 8ac9 	vldr	s16, [pc, #804]	; 8002544 <ICM20602_IMU_calibration2+0x364>
    printf("put the IMU still!\n");
 8002220:	f007 feba 	bl	8009f98 <puts>
    HAL_Delay(200);
 8002224:	20c8      	movs	r0, #200	; 0xc8
 8002226:	f002 fe13 	bl	8004e50 <HAL_Delay>
    while ((fabs(acc_ave[0][9] - acc_ave[0][0]) > SHRINK_ERROR)
 800222a:	2200      	movs	r2, #0
 800222c:	2300      	movs	r3, #0
    double cal_len = 0.0f;
 800222e:	ec43 2b1a 	vmov	d10, r2, r3
    while ((fabs(acc_ave[0][9] - acc_ave[0][0]) > SHRINK_ERROR)
 8002232:	4610      	mov	r0, r2
 8002234:	4619      	mov	r1, r3
 8002236:	f7fe f84f 	bl	80002d8 <__aeabi_dsub>
 800223a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800223e:	9309      	str	r3, [sp, #36]	; 0x24
 8002240:	9008      	str	r0, [sp, #32]
		|| cal_len < 500.0
 8002242:	a3bd      	add	r3, pc, #756	; (adr r3, 8002538 <ICM20602_IMU_calibration2+0x358>)
 8002244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002248:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800224c:	f7fe fc8c 	bl	8000b68 <__aeabi_dcmpgt>
 8002250:	2800      	cmp	r0, #0
 8002252:	d15d      	bne.n	8002310 <ICM20602_IMU_calibration2+0x130>
		|| (fabs(acc_ave[1][9] - acc_ave[1][0]) > SHRINK_ERROR)
 8002254:	e9dd 2336 	ldrd	r2, r3, [sp, #216]	; 0xd8
 8002258:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800225c:	f7fe f83c 	bl	80002d8 <__aeabi_dsub>
 8002260:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8002264:	930b      	str	r3, [sp, #44]	; 0x2c
 8002266:	900a      	str	r0, [sp, #40]	; 0x28
 8002268:	a3b3      	add	r3, pc, #716	; (adr r3, 8002538 <ICM20602_IMU_calibration2+0x358>)
 800226a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800226e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8002272:	f7fe fc79 	bl	8000b68 <__aeabi_dcmpgt>
 8002276:	2800      	cmp	r0, #0
 8002278:	d14a      	bne.n	8002310 <ICM20602_IMU_calibration2+0x130>
		|| (fabs(acc_ave[2][9] - acc_ave[2][0]) > SHRINK_ERROR)
 800227a:	e9dd 234a 	ldrd	r2, r3, [sp, #296]	; 0x128
 800227e:	e9dd 015c 	ldrd	r0, r1, [sp, #368]	; 0x170
 8002282:	f7fe f829 	bl	80002d8 <__aeabi_dsub>
 8002286:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800228a:	930d      	str	r3, [sp, #52]	; 0x34
 800228c:	900c      	str	r0, [sp, #48]	; 0x30
 800228e:	a3aa      	add	r3, pc, #680	; (adr r3, 8002538 <ICM20602_IMU_calibration2+0x358>)
 8002290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002294:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8002298:	f7fe fc66 	bl	8000b68 <__aeabi_dcmpgt>
 800229c:	2800      	cmp	r0, #0
 800229e:	d137      	bne.n	8002310 <ICM20602_IMU_calibration2+0x130>
		|| (fabs(gyro_ave[0][9] - gyro_ave[0][0]) > SHRINK_ERROR)
 80022a0:	e9dd 235e 	ldrd	r2, r3, [sp, #376]	; 0x178
 80022a4:	e9dd 0170 	ldrd	r0, r1, [sp, #448]	; 0x1c0
 80022a8:	f7fe f816 	bl	80002d8 <__aeabi_dsub>
 80022ac:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80022b0:	930f      	str	r3, [sp, #60]	; 0x3c
 80022b2:	900e      	str	r0, [sp, #56]	; 0x38
 80022b4:	a3a0      	add	r3, pc, #640	; (adr r3, 8002538 <ICM20602_IMU_calibration2+0x358>)
 80022b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022ba:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80022be:	f7fe fc53 	bl	8000b68 <__aeabi_dcmpgt>
 80022c2:	bb28      	cbnz	r0, 8002310 <ICM20602_IMU_calibration2+0x130>
		|| (fabs(gyro_ave[1][9] - gyro_ave[1][0]) > SHRINK_ERROR)
 80022c4:	e9dd 2372 	ldrd	r2, r3, [sp, #456]	; 0x1c8
 80022c8:	e9dd 0184 	ldrd	r0, r1, [sp, #528]	; 0x210
 80022cc:	f7fe f804 	bl	80002d8 <__aeabi_dsub>
 80022d0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80022d4:	9311      	str	r3, [sp, #68]	; 0x44
 80022d6:	9010      	str	r0, [sp, #64]	; 0x40
 80022d8:	a397      	add	r3, pc, #604	; (adr r3, 8002538 <ICM20602_IMU_calibration2+0x358>)
 80022da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022de:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80022e2:	f7fe fc41 	bl	8000b68 <__aeabi_dcmpgt>
 80022e6:	b998      	cbnz	r0, 8002310 <ICM20602_IMU_calibration2+0x130>
		|| (fabs(gyro_ave[2][9] - gyro_ave[2][0]) > SHRINK_ERROR)
 80022e8:	e9dd 2386 	ldrd	r2, r3, [sp, #536]	; 0x218
 80022ec:	e9dd 0198 	ldrd	r0, r1, [sp, #608]	; 0x260
 80022f0:	f7fd fff2 	bl	80002d8 <__aeabi_dsub>
 80022f4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80022f8:	9313      	str	r3, [sp, #76]	; 0x4c
 80022fa:	9012      	str	r0, [sp, #72]	; 0x48
 80022fc:	a38e      	add	r3, pc, #568	; (adr r3, 8002538 <ICM20602_IMU_calibration2+0x358>)
 80022fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002302:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8002306:	f7fe fc2f 	bl	8000b68 <__aeabi_dcmpgt>
 800230a:	2800      	cmp	r0, #0
 800230c:	f000 82f4 	beq.w	80028f8 <ICM20602_IMU_calibration2+0x718>
    	printf("cal_len=%f\r\n",cal_len);
 8002310:	ab16      	add	r3, sp, #88	; 0x58
 8002312:	9302      	str	r3, [sp, #8]
 8002314:	4b8c      	ldr	r3, [pc, #560]	; (8002548 <ICM20602_IMU_calibration2+0x368>)
 8002316:	9304      	str	r3, [sp, #16]
 8002318:	ec59 8b1a 	vmov	r8, r9, d10
 800231c:	ab1c      	add	r3, sp, #112	; 0x70
 800231e:	9303      	str	r3, [sp, #12]
 8002320:	4b8a      	ldr	r3, [pc, #552]	; (800254c <ICM20602_IMU_calibration2+0x36c>)
 8002322:	9305      	str	r3, [sp, #20]
 8002324:	ee1a 2a10 	vmov	r2, s20
 8002328:	464b      	mov	r3, r9
 800232a:	4889      	ldr	r0, [pc, #548]	; (8002550 <ICM20602_IMU_calibration2+0x370>)
 800232c:	f8df b230 	ldr.w	fp, [pc, #560]	; 8002560 <ICM20602_IMU_calibration2+0x380>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002330:	4c88      	ldr	r4, [pc, #544]	; (8002554 <ICM20602_IMU_calibration2+0x374>)
    	printf("cal_len=%f\r\n",cal_len);
 8002332:	f007 fdcb 	bl	8009ecc <iprintf>
    	for(j = 0; j < 3; j++){
 8002336:	ee1a 2a10 	vmov	r2, s20
 800233a:	4987      	ldr	r1, [pc, #540]	; (8002558 <ICM20602_IMU_calibration2+0x378>)
 800233c:	464b      	mov	r3, r9
 800233e:	2000      	movs	r0, #0
 8002340:	f7fe faac 	bl	800089c <__aeabi_ddiv>
 8002344:	ec41 0b19 	vmov	d9, r0, r1
 8002348:	ae22      	add	r6, sp, #136	; 0x88
 800234a:	ad5e      	add	r5, sp, #376	; 0x178
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800234c:	2700      	movs	r7, #0
 800234e:	2200      	movs	r2, #0
 8002350:	2110      	movs	r1, #16
 8002352:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002356:	f44f 68fa 	mov.w	r8, #2000	; 0x7d0
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800235a:	f004 fa35 	bl	80067c8 <HAL_GPIO_WritePin>
    send_data[0]= reg | 0x80;
 800235e:	20bc      	movs	r0, #188	; 0xbc
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002360:	f8cd 8000 	str.w	r8, [sp]
 8002364:	2301      	movs	r3, #1
 8002366:	aa15      	add	r2, sp, #84	; 0x54
 8002368:	a914      	add	r1, sp, #80	; 0x50
    send_data[0]= reg | 0x80;
 800236a:	f88d 0050 	strb.w	r0, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 800236e:	4620      	mov	r0, r4
 8002370:	f005 f97e 	bl	8007670 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002374:	2301      	movs	r3, #1
 8002376:	f8cd 8000 	str.w	r8, [sp]
 800237a:	aa15      	add	r2, sp, #84	; 0x54
 800237c:	a914      	add	r1, sp, #80	; 0x50
 800237e:	4620      	mov	r0, r4
    send_data[0]=0x00;
 8002380:	f88d 7050 	strb.w	r7, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002384:	f005 f974 	bl	8007670 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002388:	2201      	movs	r2, #1
 800238a:	2110      	movs	r1, #16
 800238c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    val = RxBuffer[0];
 8002390:	f89d 9054 	ldrb.w	r9, [sp, #84]	; 0x54
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002394:	f004 fa18 	bl	80067c8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002398:	2200      	movs	r2, #0
 800239a:	2110      	movs	r1, #16
 800239c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023a0:	f004 fa12 	bl	80067c8 <HAL_GPIO_WritePin>
    send_data[0]= reg | 0x80;
 80023a4:	20bb      	movs	r0, #187	; 0xbb
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80023a6:	f8cd 8000 	str.w	r8, [sp]
 80023aa:	2301      	movs	r3, #1
 80023ac:	aa15      	add	r2, sp, #84	; 0x54
 80023ae:	a914      	add	r1, sp, #80	; 0x50
    send_data[0]= reg | 0x80;
 80023b0:	f88d 0050 	strb.w	r0, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80023b4:	4620      	mov	r0, r4
 80023b6:	f005 f95b 	bl	8007670 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80023ba:	2301      	movs	r3, #1
 80023bc:	f8cd 8000 	str.w	r8, [sp]
 80023c0:	aa15      	add	r2, sp, #84	; 0x54
 80023c2:	a914      	add	r1, sp, #80	; 0x50
 80023c4:	4620      	mov	r0, r4
    send_data[0]=0x00;
 80023c6:	f88d 7050 	strb.w	r7, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80023ca:	f005 f951 	bl	8007670 <HAL_SPI_TransmitReceive>
    val = RxBuffer[0];
 80023ce:	f89d a054 	ldrb.w	sl, [sp, #84]	; 0x54
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80023d2:	2201      	movs	r2, #1
 80023d4:	2110      	movs	r1, #16
 80023d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023da:	f004 f9f5 	bl	80067c8 <HAL_GPIO_WritePin>
    return((HiByte<<8) | LoByte);
 80023de:	ea49 290a 	orr.w	r9, r9, sl, lsl #8
    		acc[0] = ICM20602_getAccXvalue() * IMU_ONE_G * aRes;
 80023e2:	4b5e      	ldr	r3, [pc, #376]	; (800255c <ICM20602_IMU_calibration2+0x37c>)
 80023e4:	4a58      	ldr	r2, [pc, #352]	; (8002548 <ICM20602_IMU_calibration2+0x368>)
 80023e6:	ed93 7a00 	vldr	s14, [r3]
 80023ea:	fa0f f989 	sxth.w	r9, r9
 80023ee:	ee07 9a90 	vmov	s15, r9
 80023f2:	ee27 7a08 	vmul.f32	s14, s14, s16
 80023f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80023fa:	2110      	movs	r1, #16
    		acc[0] = ICM20602_getAccXvalue() * IMU_ONE_G * aRes;
 80023fc:	ee67 7a87 	vmul.f32	s15, s15, s14
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002400:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    		acc[0] = ICM20602_getAccXvalue() * IMU_ONE_G * aRes;
 8002404:	edc2 7a00 	vstr	s15, [r2]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002408:	2200      	movs	r2, #0
 800240a:	f004 f9dd 	bl	80067c8 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 800240e:	a915      	add	r1, sp, #84	; 0x54
    send_data[0]= reg | 0x80;
 8002410:	20be      	movs	r0, #190	; 0xbe
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002412:	460a      	mov	r2, r1
 8002414:	f8cd 8000 	str.w	r8, [sp]
 8002418:	2301      	movs	r3, #1
 800241a:	a914      	add	r1, sp, #80	; 0x50
    send_data[0]= reg | 0x80;
 800241c:	f88d 0050 	strb.w	r0, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002420:	4620      	mov	r0, r4
 8002422:	f005 f925 	bl	8007670 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002426:	a915      	add	r1, sp, #84	; 0x54
 8002428:	2301      	movs	r3, #1
 800242a:	460a      	mov	r2, r1
 800242c:	f8cd 8000 	str.w	r8, [sp]
 8002430:	a914      	add	r1, sp, #80	; 0x50
 8002432:	4620      	mov	r0, r4
    send_data[0]=0x00;
 8002434:	f88d 7050 	strb.w	r7, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002438:	f005 f91a 	bl	8007670 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 800243c:	2201      	movs	r2, #1
 800243e:	2110      	movs	r1, #16
 8002440:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    val = RxBuffer[0];
 8002444:	f89d 9054 	ldrb.w	r9, [sp, #84]	; 0x54
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002448:	f004 f9be 	bl	80067c8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800244c:	2200      	movs	r2, #0
 800244e:	2110      	movs	r1, #16
 8002450:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002454:	f004 f9b8 	bl	80067c8 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002458:	a915      	add	r1, sp, #84	; 0x54
    send_data[0]= reg | 0x80;
 800245a:	20bd      	movs	r0, #189	; 0xbd
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 800245c:	460a      	mov	r2, r1
 800245e:	f8cd 8000 	str.w	r8, [sp]
 8002462:	2301      	movs	r3, #1
 8002464:	a914      	add	r1, sp, #80	; 0x50
    send_data[0]= reg | 0x80;
 8002466:	f88d 0050 	strb.w	r0, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 800246a:	4620      	mov	r0, r4
 800246c:	f005 f900 	bl	8007670 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002470:	a915      	add	r1, sp, #84	; 0x54
 8002472:	2301      	movs	r3, #1
 8002474:	460a      	mov	r2, r1
 8002476:	f8cd 8000 	str.w	r8, [sp]
 800247a:	a914      	add	r1, sp, #80	; 0x50
 800247c:	4620      	mov	r0, r4
    send_data[0]=0x00;
 800247e:	f88d 7050 	strb.w	r7, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002482:	f005 f8f5 	bl	8007670 <HAL_SPI_TransmitReceive>
    val = RxBuffer[0];
 8002486:	f89d a054 	ldrb.w	sl, [sp, #84]	; 0x54
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 800248a:	2201      	movs	r2, #1
 800248c:	2110      	movs	r1, #16
 800248e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002492:	f004 f999 	bl	80067c8 <HAL_GPIO_WritePin>
    return ((HiByte<<8) | LoByte);
 8002496:	ea49 290a 	orr.w	r9, r9, sl, lsl #8
    		acc[1] = ICM20602_getAccYvalue() * IMU_ONE_G * aRes;
 800249a:	4b30      	ldr	r3, [pc, #192]	; (800255c <ICM20602_IMU_calibration2+0x37c>)
 800249c:	4a2a      	ldr	r2, [pc, #168]	; (8002548 <ICM20602_IMU_calibration2+0x368>)
 800249e:	ed93 7a00 	vldr	s14, [r3]
 80024a2:	fa0f f989 	sxth.w	r9, r9
 80024a6:	ee07 9a90 	vmov	s15, r9
 80024aa:	ee27 7a08 	vmul.f32	s14, s14, s16
 80024ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80024b2:	2110      	movs	r1, #16
    		acc[1] = ICM20602_getAccYvalue() * IMU_ONE_G * aRes;
 80024b4:	ee67 7a87 	vmul.f32	s15, s15, s14
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80024b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    		acc[1] = ICM20602_getAccYvalue() * IMU_ONE_G * aRes;
 80024bc:	edc2 7a01 	vstr	s15, [r2, #4]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80024c0:	2200      	movs	r2, #0
 80024c2:	f004 f981 	bl	80067c8 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80024c6:	a915      	add	r1, sp, #84	; 0x54
    send_data[0]= reg | 0x80;
 80024c8:	20c0      	movs	r0, #192	; 0xc0
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80024ca:	460a      	mov	r2, r1
 80024cc:	f8cd 8000 	str.w	r8, [sp]
 80024d0:	2301      	movs	r3, #1
 80024d2:	a914      	add	r1, sp, #80	; 0x50
    send_data[0]= reg | 0x80;
 80024d4:	f88d 0050 	strb.w	r0, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80024d8:	4620      	mov	r0, r4
 80024da:	f005 f8c9 	bl	8007670 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80024de:	a915      	add	r1, sp, #84	; 0x54
 80024e0:	2301      	movs	r3, #1
 80024e2:	460a      	mov	r2, r1
 80024e4:	f8cd 8000 	str.w	r8, [sp]
 80024e8:	a914      	add	r1, sp, #80	; 0x50
 80024ea:	4620      	mov	r0, r4
    send_data[0]=0x00;
 80024ec:	f88d 7050 	strb.w	r7, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80024f0:	f005 f8be 	bl	8007670 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80024f4:	2201      	movs	r2, #1
 80024f6:	2110      	movs	r1, #16
 80024f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    val = RxBuffer[0];
 80024fc:	f89d 9054 	ldrb.w	r9, [sp, #84]	; 0x54
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002500:	f004 f962 	bl	80067c8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002504:	2200      	movs	r2, #0
 8002506:	2110      	movs	r1, #16
 8002508:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800250c:	f004 f95c 	bl	80067c8 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002510:	a915      	add	r1, sp, #84	; 0x54
    send_data[0]= reg | 0x80;
 8002512:	20bf      	movs	r0, #191	; 0xbf
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002514:	460a      	mov	r2, r1
 8002516:	f8cd 8000 	str.w	r8, [sp]
 800251a:	2301      	movs	r3, #1
 800251c:	a914      	add	r1, sp, #80	; 0x50
    send_data[0]= reg | 0x80;
 800251e:	f88d 0050 	strb.w	r0, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002522:	4620      	mov	r0, r4
 8002524:	f005 f8a4 	bl	8007670 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002528:	a915      	add	r1, sp, #84	; 0x54
 800252a:	2301      	movs	r3, #1
 800252c:	460a      	mov	r2, r1
 800252e:	f8cd 8000 	str.w	r8, [sp]
 8002532:	a914      	add	r1, sp, #80	; 0x50
 8002534:	e016      	b.n	8002564 <ICM20602_IMU_calibration2+0x384>
 8002536:	bf00      	nop
 8002538:	eb1c432d 	.word	0xeb1c432d
 800253c:	3f2a36e2 	.word	0x3f2a36e2
 8002540:	0800d530 	.word	0x0800d530
 8002544:	411ce80a 	.word	0x411ce80a
 8002548:	20000d84 	.word	0x20000d84
 800254c:	20000dd0 	.word	0x20000dd0
 8002550:	0800d544 	.word	0x0800d544
 8002554:	2000151c 	.word	0x2000151c
 8002558:	3ff00000 	.word	0x3ff00000
 800255c:	20000d80 	.word	0x20000d80
 8002560:	20000dcc 	.word	0x20000dcc
 8002564:	4620      	mov	r0, r4
    send_data[0]=0x00;
 8002566:	f88d 7050 	strb.w	r7, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 800256a:	f005 f881 	bl	8007670 <HAL_SPI_TransmitReceive>
    val = RxBuffer[0];
 800256e:	f89d a054 	ldrb.w	sl, [sp, #84]	; 0x54
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002572:	2201      	movs	r2, #1
 8002574:	2110      	movs	r1, #16
 8002576:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800257a:	f004 f925 	bl	80067c8 <HAL_GPIO_WritePin>
    return ((HiByte<<8) | LoByte);
 800257e:	ea49 290a 	orr.w	r9, r9, sl, lsl #8
    		acc[2] = ICM20602_getAccZvalue() * IMU_ONE_G * aRes;
 8002582:	4bc5      	ldr	r3, [pc, #788]	; (8002898 <ICM20602_IMU_calibration2+0x6b8>)
 8002584:	4ac5      	ldr	r2, [pc, #788]	; (800289c <ICM20602_IMU_calibration2+0x6bc>)
 8002586:	ed93 7a00 	vldr	s14, [r3]
 800258a:	fa0f f989 	sxth.w	r9, r9
 800258e:	ee07 9a90 	vmov	s15, r9
 8002592:	ee27 7a08 	vmul.f32	s14, s14, s16
 8002596:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800259a:	2110      	movs	r1, #16
    		acc[2] = ICM20602_getAccZvalue() * IMU_ONE_G * aRes;
 800259c:	ee67 7a87 	vmul.f32	s15, s15, s14
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80025a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    		acc[2] = ICM20602_getAccZvalue() * IMU_ONE_G * aRes;
 80025a4:	edc2 7a02 	vstr	s15, [r2, #8]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80025a8:	2200      	movs	r2, #0
 80025aa:	f004 f90d 	bl	80067c8 <HAL_GPIO_WritePin>
    send_data[0]= reg | 0x80;
 80025ae:	20c4      	movs	r0, #196	; 0xc4
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80025b0:	f8cd 8000 	str.w	r8, [sp]
 80025b4:	2301      	movs	r3, #1
 80025b6:	aa15      	add	r2, sp, #84	; 0x54
 80025b8:	a914      	add	r1, sp, #80	; 0x50
    send_data[0]= reg | 0x80;
 80025ba:	f88d 0050 	strb.w	r0, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80025be:	4620      	mov	r0, r4
 80025c0:	f005 f856 	bl	8007670 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80025c4:	2301      	movs	r3, #1
 80025c6:	f8cd 8000 	str.w	r8, [sp]
 80025ca:	aa15      	add	r2, sp, #84	; 0x54
 80025cc:	a914      	add	r1, sp, #80	; 0x50
 80025ce:	4620      	mov	r0, r4
    send_data[0]=0x00;
 80025d0:	f88d 7050 	strb.w	r7, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80025d4:	f005 f84c 	bl	8007670 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80025d8:	2201      	movs	r2, #1
 80025da:	2110      	movs	r1, #16
 80025dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    val = RxBuffer[0];
 80025e0:	f89d 9054 	ldrb.w	r9, [sp, #84]	; 0x54
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80025e4:	f004 f8f0 	bl	80067c8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80025e8:	2200      	movs	r2, #0
 80025ea:	2110      	movs	r1, #16
 80025ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025f0:	f004 f8ea 	bl	80067c8 <HAL_GPIO_WritePin>
    send_data[0]= reg | 0x80;
 80025f4:	20c3      	movs	r0, #195	; 0xc3
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80025f6:	f8cd 8000 	str.w	r8, [sp]
 80025fa:	2301      	movs	r3, #1
 80025fc:	aa15      	add	r2, sp, #84	; 0x54
 80025fe:	a914      	add	r1, sp, #80	; 0x50
    send_data[0]= reg | 0x80;
 8002600:	f88d 0050 	strb.w	r0, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002604:	4620      	mov	r0, r4
 8002606:	f005 f833 	bl	8007670 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 800260a:	2301      	movs	r3, #1
 800260c:	f8cd 8000 	str.w	r8, [sp]
 8002610:	aa15      	add	r2, sp, #84	; 0x54
 8002612:	a914      	add	r1, sp, #80	; 0x50
 8002614:	4620      	mov	r0, r4
    send_data[0]=0x00;
 8002616:	f88d 7050 	strb.w	r7, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 800261a:	f005 f829 	bl	8007670 <HAL_SPI_TransmitReceive>
    val = RxBuffer[0];
 800261e:	f89d a054 	ldrb.w	sl, [sp, #84]	; 0x54
    return ((HiByte<<8) | LoByte);
 8002622:	ea49 290a 	orr.w	r9, r9, sl, lsl #8
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002626:	2201      	movs	r2, #1
 8002628:	2110      	movs	r1, #16
 800262a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    		gyro[0] = ICM20602_getGyrXvalue() * gRes;
 800262e:	fa0f f989 	sxth.w	r9, r9
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002632:	f004 f8c9 	bl	80067c8 <HAL_GPIO_WritePin>
    		gyro[0] = ICM20602_getGyrXvalue() * gRes;
 8002636:	ee07 9a90 	vmov	s15, r9
 800263a:	ed9b 7a00 	vldr	s14, [fp]
 800263e:	4b98      	ldr	r3, [pc, #608]	; (80028a0 <ICM20602_IMU_calibration2+0x6c0>)
 8002640:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002644:	2200      	movs	r2, #0
    		gyro[0] = ICM20602_getGyrXvalue() * gRes;
 8002646:	ee67 7a87 	vmul.f32	s15, s15, s14
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800264a:	2110      	movs	r1, #16
    		gyro[0] = ICM20602_getGyrXvalue() * gRes;
 800264c:	edc3 7a00 	vstr	s15, [r3]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002650:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002654:	f004 f8b8 	bl	80067c8 <HAL_GPIO_WritePin>
    send_data[0]= reg | 0x80;
 8002658:	20c6      	movs	r0, #198	; 0xc6
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 800265a:	f8cd 8000 	str.w	r8, [sp]
 800265e:	2301      	movs	r3, #1
 8002660:	aa15      	add	r2, sp, #84	; 0x54
 8002662:	a914      	add	r1, sp, #80	; 0x50
    send_data[0]= reg | 0x80;
 8002664:	f88d 0050 	strb.w	r0, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002668:	4620      	mov	r0, r4
 800266a:	f005 f801 	bl	8007670 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 800266e:	2301      	movs	r3, #1
 8002670:	f8cd 8000 	str.w	r8, [sp]
 8002674:	aa15      	add	r2, sp, #84	; 0x54
 8002676:	a914      	add	r1, sp, #80	; 0x50
 8002678:	4620      	mov	r0, r4
    send_data[0]=0x00;
 800267a:	f88d 7050 	strb.w	r7, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 800267e:	f004 fff7 	bl	8007670 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002682:	2201      	movs	r2, #1
 8002684:	2110      	movs	r1, #16
 8002686:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    val = RxBuffer[0];
 800268a:	f89d 9054 	ldrb.w	r9, [sp, #84]	; 0x54
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 800268e:	f004 f89b 	bl	80067c8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002692:	2200      	movs	r2, #0
 8002694:	2110      	movs	r1, #16
 8002696:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800269a:	f004 f895 	bl	80067c8 <HAL_GPIO_WritePin>
    send_data[0]= reg | 0x80;
 800269e:	20c5      	movs	r0, #197	; 0xc5
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80026a0:	f8cd 8000 	str.w	r8, [sp]
 80026a4:	2301      	movs	r3, #1
 80026a6:	aa15      	add	r2, sp, #84	; 0x54
 80026a8:	a914      	add	r1, sp, #80	; 0x50
    send_data[0]= reg | 0x80;
 80026aa:	f88d 0050 	strb.w	r0, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80026ae:	4620      	mov	r0, r4
 80026b0:	f004 ffde 	bl	8007670 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80026b4:	2301      	movs	r3, #1
 80026b6:	f8cd 8000 	str.w	r8, [sp]
 80026ba:	aa15      	add	r2, sp, #84	; 0x54
 80026bc:	a914      	add	r1, sp, #80	; 0x50
 80026be:	4620      	mov	r0, r4
    send_data[0]=0x00;
 80026c0:	f88d 7050 	strb.w	r7, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80026c4:	f004 ffd4 	bl	8007670 <HAL_SPI_TransmitReceive>
    val = RxBuffer[0];
 80026c8:	f89d a054 	ldrb.w	sl, [sp, #84]	; 0x54
    return ((HiByte<<8) | LoByte);
 80026cc:	ea49 290a 	orr.w	r9, r9, sl, lsl #8
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80026d0:	2201      	movs	r2, #1
 80026d2:	2110      	movs	r1, #16
 80026d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    		gyro[1] = ICM20602_getGyrYvalue() * gRes;
 80026d8:	fa0f f989 	sxth.w	r9, r9
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80026dc:	f004 f874 	bl	80067c8 <HAL_GPIO_WritePin>
    		gyro[1] = ICM20602_getGyrYvalue() * gRes;
 80026e0:	ee07 9a90 	vmov	s15, r9
 80026e4:	ed9b 7a00 	vldr	s14, [fp]
 80026e8:	4b6d      	ldr	r3, [pc, #436]	; (80028a0 <ICM20602_IMU_calibration2+0x6c0>)
 80026ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80026ee:	2200      	movs	r2, #0
    		gyro[1] = ICM20602_getGyrYvalue() * gRes;
 80026f0:	ee67 7a87 	vmul.f32	s15, s15, s14
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80026f4:	2110      	movs	r1, #16
    		gyro[1] = ICM20602_getGyrYvalue() * gRes;
 80026f6:	edc3 7a01 	vstr	s15, [r3, #4]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80026fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026fe:	f004 f863 	bl	80067c8 <HAL_GPIO_WritePin>
    send_data[0]= reg | 0x80;
 8002702:	20c8      	movs	r0, #200	; 0xc8
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002704:	f8cd 8000 	str.w	r8, [sp]
 8002708:	2301      	movs	r3, #1
 800270a:	aa15      	add	r2, sp, #84	; 0x54
 800270c:	a914      	add	r1, sp, #80	; 0x50
    send_data[0]= reg | 0x80;
 800270e:	f88d 0050 	strb.w	r0, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002712:	4620      	mov	r0, r4
 8002714:	f004 ffac 	bl	8007670 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002718:	2301      	movs	r3, #1
 800271a:	f8cd 8000 	str.w	r8, [sp]
 800271e:	aa15      	add	r2, sp, #84	; 0x54
 8002720:	a914      	add	r1, sp, #80	; 0x50
 8002722:	4620      	mov	r0, r4
    send_data[0]=0x00;
 8002724:	f88d 7050 	strb.w	r7, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002728:	f004 ffa2 	bl	8007670 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 800272c:	2201      	movs	r2, #1
 800272e:	2110      	movs	r1, #16
 8002730:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    val = RxBuffer[0];
 8002734:	f89d 9054 	ldrb.w	r9, [sp, #84]	; 0x54
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002738:	f004 f846 	bl	80067c8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800273c:	2200      	movs	r2, #0
 800273e:	2110      	movs	r1, #16
 8002740:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002744:	f004 f840 	bl	80067c8 <HAL_GPIO_WritePin>
    send_data[0]= reg | 0x80;
 8002748:	20c7      	movs	r0, #199	; 0xc7
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 800274a:	f8cd 8000 	str.w	r8, [sp]
 800274e:	2301      	movs	r3, #1
 8002750:	aa15      	add	r2, sp, #84	; 0x54
 8002752:	a914      	add	r1, sp, #80	; 0x50
    send_data[0]= reg | 0x80;
 8002754:	f88d 0050 	strb.w	r0, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002758:	4620      	mov	r0, r4
 800275a:	f004 ff89 	bl	8007670 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 800275e:	2301      	movs	r3, #1
 8002760:	f8cd 8000 	str.w	r8, [sp]
 8002764:	aa15      	add	r2, sp, #84	; 0x54
 8002766:	a914      	add	r1, sp, #80	; 0x50
 8002768:	4620      	mov	r0, r4
    send_data[0]=0x00;
 800276a:	f88d 7050 	strb.w	r7, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 800276e:	f004 ff7f 	bl	8007670 <HAL_SPI_TransmitReceive>
    val = RxBuffer[0];
 8002772:	f89d 8054 	ldrb.w	r8, [sp, #84]	; 0x54
    return ((HiByte<<8) | LoByte);
 8002776:	ea49 2908 	orr.w	r9, r9, r8, lsl #8
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 800277a:	2201      	movs	r2, #1
 800277c:	2110      	movs	r1, #16
 800277e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    		gyro[2] = ICM20602_getGyrZvalue() * gRes;
 8002782:	fa0f f989 	sxth.w	r9, r9
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002786:	f004 f81f 	bl	80067c8 <HAL_GPIO_WritePin>
    		gyro[2] = ICM20602_getGyrZvalue() * gRes;
 800278a:	ee07 9a90 	vmov	s15, r9
 800278e:	ed9b 7a00 	vldr	s14, [fp]
 8002792:	4b43      	ldr	r3, [pc, #268]	; (80028a0 <ICM20602_IMU_calibration2+0x6c0>)
 8002794:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    	for(j = 0; j < 3; j++){
 8002798:	3650      	adds	r6, #80	; 0x50
    		gyro[2] = ICM20602_getGyrZvalue() * gRes;
 800279a:	ee67 7a87 	vmul.f32	s15, s15, s14
    	for(j = 0; j < 3; j++){
 800279e:	3550      	adds	r5, #80	; 0x50
    		gyro[2] = ICM20602_getGyrZvalue() * gRes;
 80027a0:	edc3 7a02 	vstr	s15, [r3, #8]
    		acc_sum[j]  += acc[j];
 80027a4:	9b04      	ldr	r3, [sp, #16]
 80027a6:	f853 0b04 	ldr.w	r0, [r3], #4
 80027aa:	9304      	str	r3, [sp, #16]
 80027ac:	9b02      	ldr	r3, [sp, #8]
 80027ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027b2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80027b6:	f7fd feef 	bl	8000598 <__aeabi_f2d>
 80027ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80027be:	f7fd fd8d 	bl	80002dc <__adddf3>
 80027c2:	9b02      	ldr	r3, [sp, #8]
    		gyro_sum[j] += gyro[j];
 80027c4:	9a05      	ldr	r2, [sp, #20]
    		acc_sum[j]  += acc[j];
 80027c6:	4680      	mov	r8, r0
 80027c8:	4689      	mov	r9, r1
 80027ca:	e8e3 8902 	strd	r8, r9, [r3], #8
    		gyro_sum[j] += gyro[j];
 80027ce:	f852 0b04 	ldr.w	r0, [r2], #4
 80027d2:	9205      	str	r2, [sp, #20]
 80027d4:	9a03      	ldr	r2, [sp, #12]
    		acc_sum[j]  += acc[j];
 80027d6:	9302      	str	r3, [sp, #8]
    		gyro_sum[j] += gyro[j];
 80027d8:	e9d2 2300 	ldrd	r2, r3, [r2]
 80027dc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80027e0:	f7fd feda 	bl	8000598 <__aeabi_f2d>
 80027e4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80027e8:	f7fd fd78 	bl	80002dc <__adddf3>
    		acc_ave[j][0]  = acc_sum[j]  / cal_len;
 80027ec:	464b      	mov	r3, r9
    		gyro_sum[j] += gyro[j];
 80027ee:	4689      	mov	r9, r1
 80027f0:	9903      	ldr	r1, [sp, #12]
    		acc_ave[j][0]  = acc_sum[j]  / cal_len;
 80027f2:	4642      	mov	r2, r8
    		gyro_sum[j] += gyro[j];
 80027f4:	4680      	mov	r8, r0
 80027f6:	e8e1 8902 	strd	r8, r9, [r1], #8
 80027fa:	9103      	str	r1, [sp, #12]
    		acc_ave[j][0]  = acc_sum[j]  / cal_len;
 80027fc:	ec51 0b19 	vmov	r0, r1, d9
 8002800:	f7fd ff22 	bl	8000648 <__aeabi_dmul>
    		gyro_ave[j][0] = gyro_sum[j] / cal_len;
 8002804:	4642      	mov	r2, r8
 8002806:	464b      	mov	r3, r9
    		acc_ave[j][0]  = acc_sum[j]  / cal_len;
 8002808:	4680      	mov	r8, r0
 800280a:	4689      	mov	r9, r1
 800280c:	e946 8914 	strd	r8, r9, [r6, #-80]	; 0x50
    		gyro_ave[j][0] = gyro_sum[j] / cal_len;
 8002810:	ec51 0b19 	vmov	r0, r1, d9
 8002814:	f7fd ff18 	bl	8000648 <__aeabi_dmul>
    			acc_ave[j][i] = acc_ave[j][i-1];
 8002818:	e956 2304 	ldrd	r2, r3, [r6, #-16]
 800281c:	e946 2302 	strd	r2, r3, [r6, #-8]
    			gyro_ave[j][i] = gyro_ave[j][i-1];
 8002820:	e955 2304 	ldrd	r2, r3, [r5, #-16]
 8002824:	e945 2302 	strd	r2, r3, [r5, #-8]
    			acc_ave[j][i] = acc_ave[j][i-1];
 8002828:	e956 2306 	ldrd	r2, r3, [r6, #-24]
 800282c:	e946 2304 	strd	r2, r3, [r6, #-16]
    			gyro_ave[j][i] = gyro_ave[j][i-1];
 8002830:	e955 2306 	ldrd	r2, r3, [r5, #-24]
 8002834:	e945 2304 	strd	r2, r3, [r5, #-16]
    			acc_ave[j][i] = acc_ave[j][i-1];
 8002838:	e956 2308 	ldrd	r2, r3, [r6, #-32]
 800283c:	e946 2306 	strd	r2, r3, [r6, #-24]
    			gyro_ave[j][i] = gyro_ave[j][i-1];
 8002840:	e955 2308 	ldrd	r2, r3, [r5, #-32]
    		gyro_ave[j][0] = gyro_sum[j] / cal_len;
 8002844:	e945 0114 	strd	r0, r1, [r5, #-80]	; 0x50
    			gyro_ave[j][i] = gyro_ave[j][i-1];
 8002848:	e945 2306 	strd	r2, r3, [r5, #-24]
    			acc_ave[j][i] = acc_ave[j][i-1];
 800284c:	e956 230a 	ldrd	r2, r3, [r6, #-40]	; 0x28
 8002850:	e946 2308 	strd	r2, r3, [r6, #-32]
    			gyro_ave[j][i] = gyro_ave[j][i-1];
 8002854:	e955 230a 	ldrd	r2, r3, [r5, #-40]	; 0x28
 8002858:	e945 2308 	strd	r2, r3, [r5, #-32]
    			acc_ave[j][i] = acc_ave[j][i-1];
 800285c:	e956 230c 	ldrd	r2, r3, [r6, #-48]	; 0x30
 8002860:	e946 230a 	strd	r2, r3, [r6, #-40]	; 0x28
    			gyro_ave[j][i] = gyro_ave[j][i-1];
 8002864:	e955 230c 	ldrd	r2, r3, [r5, #-48]	; 0x30
 8002868:	e945 230a 	strd	r2, r3, [r5, #-40]	; 0x28
    			acc_ave[j][i] = acc_ave[j][i-1];
 800286c:	e956 230e 	ldrd	r2, r3, [r6, #-56]	; 0x38
 8002870:	e946 230c 	strd	r2, r3, [r6, #-48]	; 0x30
    			gyro_ave[j][i] = gyro_ave[j][i-1];
 8002874:	e955 230e 	ldrd	r2, r3, [r5, #-56]	; 0x38
 8002878:	e945 230c 	strd	r2, r3, [r5, #-48]	; 0x30
    			acc_ave[j][i] = acc_ave[j][i-1];
 800287c:	e956 2310 	ldrd	r2, r3, [r6, #-64]	; 0x40
 8002880:	e946 230e 	strd	r2, r3, [r6, #-56]	; 0x38
    			gyro_ave[j][i] = gyro_ave[j][i-1];
 8002884:	e955 2310 	ldrd	r2, r3, [r5, #-64]	; 0x40
 8002888:	e945 230e 	strd	r2, r3, [r5, #-56]	; 0x38
    			acc_ave[j][i] = acc_ave[j][i-1];
 800288c:	e956 2312 	ldrd	r2, r3, [r6, #-72]	; 0x48
 8002890:	e946 2310 	strd	r2, r3, [r6, #-64]	; 0x40
 8002894:	e006      	b.n	80028a4 <ICM20602_IMU_calibration2+0x6c4>
 8002896:	bf00      	nop
 8002898:	20000d80 	.word	0x20000d80
 800289c:	20000d84 	.word	0x20000d84
 80028a0:	20000dd0 	.word	0x20000dd0
    			gyro_ave[j][i] = gyro_ave[j][i-1];
 80028a4:	e955 2312 	ldrd	r2, r3, [r5, #-72]	; 0x48
 80028a8:	e945 2310 	strd	r2, r3, [r5, #-64]	; 0x40
    	for(j = 0; j < 3; j++){
 80028ac:	9b02      	ldr	r3, [sp, #8]
 80028ae:	aa1c      	add	r2, sp, #112	; 0x70
 80028b0:	4293      	cmp	r3, r2
    			acc_ave[j][i] = acc_ave[j][i-1];
 80028b2:	e946 8912 	strd	r8, r9, [r6, #-72]	; 0x48
    			gyro_ave[j][i] = gyro_ave[j][i-1];
 80028b6:	e945 0112 	strd	r0, r1, [r5, #-72]	; 0x48
    	for(j = 0; j < 3; j++){
 80028ba:	f47f ad48 	bne.w	800234e <ICM20602_IMU_calibration2+0x16e>
    	cal_len ++;
 80028be:	ec55 4b1a 	vmov	r4, r5, d10
 80028c2:	4b41      	ldr	r3, [pc, #260]	; (80029c8 <ICM20602_IMU_calibration2+0x7e8>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	4629      	mov	r1, r5
 80028c8:	ee1a 0a10 	vmov	r0, s20
 80028cc:	f7fd fd06 	bl	80002dc <__adddf3>
    	if(cal_len>5000){break;}
 80028d0:	a33b      	add	r3, pc, #236	; (adr r3, 80029c0 <ICM20602_IMU_calibration2+0x7e0>)
 80028d2:	e9d3 2300 	ldrd	r2, r3, [r3]
    	cal_len ++;
 80028d6:	4606      	mov	r6, r0
 80028d8:	460f      	mov	r7, r1
    	if(cal_len>5000){break;}
 80028da:	ee1a 0a10 	vmov	r0, s20
 80028de:	4629      	mov	r1, r5
 80028e0:	f7fe f942 	bl	8000b68 <__aeabi_dcmpgt>
    	cal_len ++;
 80028e4:	4634      	mov	r4, r6
 80028e6:	463d      	mov	r5, r7
    	if(cal_len>5000){break;}
 80028e8:	b988      	cbnz	r0, 800290e <ICM20602_IMU_calibration2+0x72e>
    while ((fabs(acc_ave[0][9] - acc_ave[0][0]) > SHRINK_ERROR)
 80028ea:	e9dd 0134 	ldrd	r0, r1, [sp, #208]	; 0xd0
 80028ee:	e9dd 2322 	ldrd	r2, r3, [sp, #136]	; 0x88
    	cal_len ++;
 80028f2:	ec47 6b1a 	vmov	d10, r6, r7
 80028f6:	e49e      	b.n	8002236 <ICM20602_IMU_calibration2+0x56>
		|| cal_len < 500.0
 80028f8:	4b34      	ldr	r3, [pc, #208]	; (80029cc <ICM20602_IMU_calibration2+0x7ec>)
 80028fa:	ec51 0b1a 	vmov	r0, r1, d10
 80028fe:	2200      	movs	r2, #0
 8002900:	f7fe f914 	bl	8000b2c <__aeabi_dcmplt>
 8002904:	2800      	cmp	r0, #0
 8002906:	f47f ad03 	bne.w	8002310 <ICM20602_IMU_calibration2+0x130>
 800290a:	ec55 4b1a 	vmov	r4, r5, d10
    if(cal_len==500){NVIC_SystemReset();}
 800290e:	4b2f      	ldr	r3, [pc, #188]	; (80029cc <ICM20602_IMU_calibration2+0x7ec>)
 8002910:	2200      	movs	r2, #0
 8002912:	4620      	mov	r0, r4
 8002914:	4629      	mov	r1, r5
 8002916:	f7fe f8ff 	bl	8000b18 <__aeabi_dcmpeq>
 800291a:	2800      	cmp	r0, #0
 800291c:	d143      	bne.n	80029a6 <ICM20602_IMU_calibration2+0x7c6>
 800291e:	4622      	mov	r2, r4
 8002920:	462b      	mov	r3, r5
 8002922:	4929      	ldr	r1, [pc, #164]	; (80029c8 <ICM20602_IMU_calibration2+0x7e8>)
    	acc_off[j]  = acc_sum[j]  / cal_len;
 8002924:	4f2a      	ldr	r7, [pc, #168]	; (80029d0 <ICM20602_IMU_calibration2+0x7f0>)
    	gyro_off[j] = gyro_sum[j] / cal_len;
 8002926:	4e2b      	ldr	r6, [pc, #172]	; (80029d4 <ICM20602_IMU_calibration2+0x7f4>)
 8002928:	2000      	movs	r0, #0
 800292a:	f7fd ffb7 	bl	800089c <__aeabi_ddiv>
    	acc_off[j]  = acc_sum[j]  / cal_len;
 800292e:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8002932:	4604      	mov	r4, r0
 8002934:	460d      	mov	r5, r1
 8002936:	f7fd fe87 	bl	8000648 <__aeabi_dmul>
 800293a:	f7fe f97d 	bl	8000c38 <__aeabi_d2f>
    	gyro_off[j] = gyro_sum[j] / cal_len;
 800293e:	e9dd 231c 	ldrd	r2, r3, [sp, #112]	; 0x70
    	acc_off[j]  = acc_sum[j]  / cal_len;
 8002942:	6038      	str	r0, [r7, #0]
    	gyro_off[j] = gyro_sum[j] / cal_len;
 8002944:	4629      	mov	r1, r5
 8002946:	4620      	mov	r0, r4
 8002948:	f7fd fe7e 	bl	8000648 <__aeabi_dmul>
 800294c:	f7fe f974 	bl	8000c38 <__aeabi_d2f>
    	acc_off[j]  = acc_sum[j]  / cal_len;
 8002950:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
    	gyro_off[j] = gyro_sum[j] / cal_len;
 8002954:	6030      	str	r0, [r6, #0]
    	acc_off[j]  = acc_sum[j]  / cal_len;
 8002956:	4629      	mov	r1, r5
 8002958:	4620      	mov	r0, r4
 800295a:	f7fd fe75 	bl	8000648 <__aeabi_dmul>
 800295e:	f7fe f96b 	bl	8000c38 <__aeabi_d2f>
    	gyro_off[j] = gyro_sum[j] / cal_len;
 8002962:	e9dd 231e 	ldrd	r2, r3, [sp, #120]	; 0x78
    	acc_off[j]  = acc_sum[j]  / cal_len;
 8002966:	6078      	str	r0, [r7, #4]
    	gyro_off[j] = gyro_sum[j] / cal_len;
 8002968:	4629      	mov	r1, r5
 800296a:	4620      	mov	r0, r4
 800296c:	f7fd fe6c 	bl	8000648 <__aeabi_dmul>
 8002970:	f7fe f962 	bl	8000c38 <__aeabi_d2f>
    	acc_off[j]  = acc_sum[j]  / cal_len;
 8002974:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    	gyro_off[j] = gyro_sum[j] / cal_len;
 8002978:	6070      	str	r0, [r6, #4]
    	acc_off[j]  = acc_sum[j]  / cal_len;
 800297a:	4629      	mov	r1, r5
 800297c:	4620      	mov	r0, r4
 800297e:	f7fd fe63 	bl	8000648 <__aeabi_dmul>
 8002982:	f7fe f959 	bl	8000c38 <__aeabi_d2f>
    	gyro_off[j] = gyro_sum[j] / cal_len;
 8002986:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
    	acc_off[j]  = acc_sum[j]  / cal_len;
 800298a:	60b8      	str	r0, [r7, #8]
    	gyro_off[j] = gyro_sum[j] / cal_len;
 800298c:	4629      	mov	r1, r5
 800298e:	4620      	mov	r0, r4
 8002990:	f7fd fe5a 	bl	8000648 <__aeabi_dmul>
 8002994:	f7fe f950 	bl	8000c38 <__aeabi_d2f>
 8002998:	60b0      	str	r0, [r6, #8]
}
 800299a:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800299e:	ecbd 8b06 	vpop	{d8-d10}
 80029a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80029a6:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80029aa:	490b      	ldr	r1, [pc, #44]	; (80029d8 <ICM20602_IMU_calibration2+0x7f8>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80029ac:	4b0b      	ldr	r3, [pc, #44]	; (80029dc <ICM20602_IMU_calibration2+0x7fc>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80029ae:	68ca      	ldr	r2, [r1, #12]
 80029b0:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80029b4:	4313      	orrs	r3, r2
 80029b6:	60cb      	str	r3, [r1, #12]
 80029b8:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80029bc:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 80029be:	e7fd      	b.n	80029bc <ICM20602_IMU_calibration2+0x7dc>
 80029c0:	00000000 	.word	0x00000000
 80029c4:	40b38700 	.word	0x40b38700
 80029c8:	3ff00000 	.word	0x3ff00000
 80029cc:	407f4000 	.word	0x407f4000
 80029d0:	20000dc0 	.word	0x20000dc0
 80029d4:	20000e0c 	.word	0x20000e0c
 80029d8:	e000ed00 	.word	0xe000ed00
 80029dc:	05fa0004 	.word	0x05fa0004

080029e0 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE * f)
#endif /* __GNUC__ */

void __io_putchar(uint8_t ch) { HAL_UART_Transmit(&hlpuart1, &ch, 1, 1); }
 80029e0:	b500      	push	{lr}
 80029e2:	2301      	movs	r3, #1
 80029e4:	b083      	sub	sp, #12
 80029e6:	4684      	mov	ip, r0
 80029e8:	461a      	mov	r2, r3
 80029ea:	f10d 0107 	add.w	r1, sp, #7
 80029ee:	4804      	ldr	r0, [pc, #16]	; (8002a00 <__io_putchar+0x20>)
 80029f0:	f88d c007 	strb.w	ip, [sp, #7]
 80029f4:	f006 fafc 	bl	8008ff0 <HAL_UART_Transmit>
 80029f8:	b003      	add	sp, #12
 80029fa:	f85d fb04 	ldr.w	pc, [sp], #4
 80029fe:	bf00      	nop
 8002a00:	200017f8 	.word	0x200017f8

08002a04 <HAL_GetTick>:
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef * hfdcan, uint32_t RxFifo0ITs);
void maintask_run();

void maintask_stop(uint8_t mode, uint8_t info);

uint32_t HAL_GetTick(void) { return uwTick; }
 8002a04:	4b01      	ldr	r3, [pc, #4]	; (8002a0c <HAL_GetTick+0x8>)
 8002a06:	6818      	ldr	r0, [r3, #0]
 8002a08:	4770      	bx	lr
 8002a0a:	bf00      	nop
 8002a0c:	200019a8 	.word	0x200019a8

08002a10 <p>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void p(const char * format, ...)
{
 8002a10:	b40f      	push	{r0, r1, r2, r3}
 8002a12:	b530      	push	{r4, r5, lr}
 8002a14:	b085      	sub	sp, #20
 8002a16:	ac08      	add	r4, sp, #32
  va_list args;
  va_start(args, format);
  vsprintf(printf_buffer + strlen(printf_buffer), format, args);
 8002a18:	4d08      	ldr	r5, [pc, #32]	; (8002a3c <p+0x2c>)
{
 8002a1a:	f854 1b04 	ldr.w	r1, [r4], #4
 8002a1e:	9101      	str	r1, [sp, #4]
  vsprintf(printf_buffer + strlen(printf_buffer), format, args);
 8002a20:	4628      	mov	r0, r5
  va_start(args, format);
 8002a22:	9403      	str	r4, [sp, #12]
  vsprintf(printf_buffer + strlen(printf_buffer), format, args);
 8002a24:	f7fd fc4c 	bl	80002c0 <strlen>
 8002a28:	9901      	ldr	r1, [sp, #4]
 8002a2a:	4622      	mov	r2, r4
 8002a2c:	4428      	add	r0, r5
 8002a2e:	f007 fbcb 	bl	800a1c8 <vsiprintf>
  va_end(args);
}
 8002a32:	b005      	add	sp, #20
 8002a34:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002a38:	b004      	add	sp, #16
 8002a3a:	4770      	bx	lr
 8002a3c:	200012a0 	.word	0x200012a0

08002a40 <omni_odometory>:
  pre_mouse_odom[0] = mouse_odom[0];
  pre_mouse_odom[1] = mouse_odom[1];
}

void omni_odometory(/*float motor_angle[4],float yaw_rad*/)
{
 8002a40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a44:	4c8c      	ldr	r4, [pc, #560]	; (8002c78 <omni_odometory+0x238>)
 8002a46:	f8df 8258 	ldr.w	r8, [pc, #600]	; 8002ca0 <omni_odometory+0x260>
 8002a4a:	4d8c      	ldr	r5, [pc, #560]	; (8002c7c <omni_odometory+0x23c>)
 8002a4c:	ed2d 8b08 	vpush	{d8-d11}
 8002a50:	4646      	mov	r6, r8
 8002a52:	f104 0710 	add.w	r7, r4, #16

  for (int i = 0; i < 4; i++) {
    if (isnan(motor_enc_angle[i])) {
      motor_enc_angle[i] = 0;
    }
    omni_angle_diff[i] = getAngleDiff(motor_enc_angle[i], pre_motor_enc_angle[i]);
 8002a56:	edd5 0a00 	vldr	s1, [r5]
 8002a5a:	ed94 0a00 	vldr	s0, [r4]
 8002a5e:	f002 f853 	bl	8004b08 <getAngleDiff>
    pre_motor_enc_angle[i] = motor_enc_angle[i];
 8002a62:	f854 3b04 	ldr.w	r3, [r4], #4
 8002a66:	f845 3b04 	str.w	r3, [r5], #4
  for (int i = 0; i < 4; i++) {
 8002a6a:	42bc      	cmp	r4, r7
    omni_angle_diff[i] = getAngleDiff(motor_enc_angle[i], pre_motor_enc_angle[i]);
 8002a6c:	eca6 0a01 	vstmia	r6!, {s0}
  for (int i = 0; i < 4; i++) {
 8002a70:	d1f1      	bne.n	8002a56 <omni_odometory+0x16>
  }

  float robot_rotation_adj;
  robot_rotation_adj = normalizeAngle(yaw_angle_rad - pre_yaw_angle_rad) * OMNI_ROTATION_LENGTH;  // mm
 8002a72:	4b83      	ldr	r3, [pc, #524]	; (8002c80 <omni_odometory+0x240>)
 8002a74:	4d83      	ldr	r5, [pc, #524]	; (8002c84 <omni_odometory+0x244>)
 8002a76:	edd3 7a00 	vldr	s15, [r3]
 8002a7a:	ed95 0a00 	vldr	s0, [r5]

  omni_travel[0] = omni_angle_diff[1] * OMNI_DIAMETER + robot_rotation_adj * 2;
 8002a7e:	f8df 9224 	ldr.w	r9, [pc, #548]	; 8002ca4 <omni_odometory+0x264>
  omni_travel[1] = omni_angle_diff[2] * OMNI_DIAMETER + robot_rotation_adj * 2;
  // spin_adjusted_result += (omni_travel[0] + omni_travel[1]) / 2;

  pre_omni_odom[0] = omni_odom[0];
 8002a82:	f8df a224 	ldr.w	sl, [pc, #548]	; 8002ca8 <omni_odometory+0x268>
  robot_rotation_adj = normalizeAngle(yaw_angle_rad - pre_yaw_angle_rad) * OMNI_ROTATION_LENGTH;  // mm
 8002a86:	ee30 0a67 	vsub.f32	s0, s0, s15
 8002a8a:	f001 ffd5 	bl	8004a38 <normalizeAngle>
  omni_travel[0] = omni_angle_diff[1] * OMNI_DIAMETER + robot_rotation_adj * 2;
 8002a8e:	eddf 7a7e 	vldr	s15, [pc, #504]	; 8002c88 <omni_odometory+0x248>
 8002a92:	ee60 7a27 	vmul.f32	s15, s0, s15
 8002a96:	ee17 0a90 	vmov	r0, s15
 8002a9a:	f7fd fd7d 	bl	8000598 <__aeabi_f2d>
 8002a9e:	4606      	mov	r6, r0
 8002aa0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8002aa4:	460f      	mov	r7, r1
 8002aa6:	f7fd fd77 	bl	8000598 <__aeabi_f2d>
 8002aaa:	a36d      	add	r3, pc, #436	; (adr r3, 8002c60 <omni_odometory+0x220>)
 8002aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ab0:	f7fd fdca 	bl	8000648 <__aeabi_dmul>
 8002ab4:	4632      	mov	r2, r6
 8002ab6:	463b      	mov	r3, r7
 8002ab8:	f7fd fc10 	bl	80002dc <__adddf3>
 8002abc:	f7fe f8bc 	bl	8000c38 <__aeabi_d2f>
 8002ac0:	4604      	mov	r4, r0
 8002ac2:	f8c9 4000 	str.w	r4, [r9]
  omni_travel[1] = omni_angle_diff[2] * OMNI_DIAMETER + robot_rotation_adj * 2;
 8002ac6:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8002aca:	f7fd fd65 	bl	8000598 <__aeabi_f2d>
 8002ace:	a364      	add	r3, pc, #400	; (adr r3, 8002c60 <omni_odometory+0x220>)
 8002ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ad4:	f7fd fdb8 	bl	8000648 <__aeabi_dmul>
 8002ad8:	4632      	mov	r2, r6
 8002ada:	463b      	mov	r3, r7
 8002adc:	f7fd fbfe 	bl	80002dc <__adddf3>
 8002ae0:	f7fe f8aa 	bl	8000c38 <__aeabi_d2f>
  pre_omni_odom[0] = omni_odom[0];
 8002ae4:	ed9a ba00 	vldr	s22, [sl]
 8002ae8:	4b68      	ldr	r3, [pc, #416]	; (8002c8c <omni_odometory+0x24c>)
  pre_omni_odom[1] = omni_odom[1];
 8002aea:	edda 8a01 	vldr	s17, [sl, #4]
  pre_omni_odom[0] = omni_odom[0];
 8002aee:	ed83 ba00 	vstr	s22, [r3]
  omni_travel[1] = omni_angle_diff[2] * OMNI_DIAMETER + robot_rotation_adj * 2;
 8002af2:	4606      	mov	r6, r0
  pre_omni_odom[1] = omni_odom[1];
 8002af4:	edc3 8a01 	vstr	s17, [r3, #4]
  omni_travel[1] = omni_angle_diff[2] * OMNI_DIAMETER + robot_rotation_adj * 2;
 8002af8:	f8c9 6004 	str.w	r6, [r9, #4]
  // pre_yaw_angle_rad
  omni_odom[0] += (omni_travel[0] * cos(yaw_angle_rad + M_PI * 3 / 4) - omni_travel[1] * cos(yaw_angle_rad + M_PI * 5 / 4)) / 2;
 8002afc:	4620      	mov	r0, r4
 8002afe:	f7fd fd4b 	bl	8000598 <__aeabi_f2d>
 8002b02:	4602      	mov	r2, r0
 8002b04:	6828      	ldr	r0, [r5, #0]
 8002b06:	4614      	mov	r4, r2
 8002b08:	460d      	mov	r5, r1
 8002b0a:	f7fd fd45 	bl	8000598 <__aeabi_f2d>
 8002b0e:	a356      	add	r3, pc, #344	; (adr r3, 8002c68 <omni_odometory+0x228>)
 8002b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b14:	4680      	mov	r8, r0
 8002b16:	4689      	mov	r9, r1
 8002b18:	f7fd fbe0 	bl	80002dc <__adddf3>
 8002b1c:	ec41 0b10 	vmov	d0, r0, r1
 8002b20:	ec41 0b1a 	vmov	d10, r0, r1
 8002b24:	f009 fc54 	bl	800c3d0 <cos>
 8002b28:	4630      	mov	r0, r6
 8002b2a:	ec57 6b10 	vmov	r6, r7, d0
 8002b2e:	f7fd fd33 	bl	8000598 <__aeabi_f2d>
 8002b32:	4602      	mov	r2, r0
 8002b34:	460b      	mov	r3, r1
 8002b36:	4640      	mov	r0, r8
 8002b38:	4649      	mov	r1, r9
 8002b3a:	4690      	mov	r8, r2
 8002b3c:	4699      	mov	r9, r3
 8002b3e:	a34c      	add	r3, pc, #304	; (adr r3, 8002c70 <omni_odometory+0x230>)
 8002b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b44:	f7fd fbca 	bl	80002dc <__adddf3>
 8002b48:	ec41 0b10 	vmov	d0, r0, r1
 8002b4c:	ec41 0b19 	vmov	d9, r0, r1
 8002b50:	f009 fc3e 	bl	800c3d0 <cos>
 8002b54:	4632      	mov	r2, r6
 8002b56:	463b      	mov	r3, r7
 8002b58:	4620      	mov	r0, r4
 8002b5a:	4629      	mov	r1, r5
 8002b5c:	ec57 6b10 	vmov	r6, r7, d0
 8002b60:	f7fd fd72 	bl	8000648 <__aeabi_dmul>
 8002b64:	4632      	mov	r2, r6
 8002b66:	463b      	mov	r3, r7
 8002b68:	4606      	mov	r6, r0
 8002b6a:	460f      	mov	r7, r1
 8002b6c:	4640      	mov	r0, r8
 8002b6e:	4649      	mov	r1, r9
 8002b70:	f7fd fd6a 	bl	8000648 <__aeabi_dmul>
 8002b74:	4602      	mov	r2, r0
 8002b76:	460b      	mov	r3, r1
 8002b78:	4630      	mov	r0, r6
 8002b7a:	4639      	mov	r1, r7
 8002b7c:	f7fd fbac 	bl	80002d8 <__aeabi_dsub>
 8002b80:	4b43      	ldr	r3, [pc, #268]	; (8002c90 <omni_odometory+0x250>)
 8002b82:	2200      	movs	r2, #0
 8002b84:	f7fd fd60 	bl	8000648 <__aeabi_dmul>
 8002b88:	4606      	mov	r6, r0
 8002b8a:	ee1b 0a10 	vmov	r0, s22
 8002b8e:	460f      	mov	r7, r1
 8002b90:	f7fd fd02 	bl	8000598 <__aeabi_f2d>
 8002b94:	4602      	mov	r2, r0
 8002b96:	460b      	mov	r3, r1
 8002b98:	4630      	mov	r0, r6
 8002b9a:	4639      	mov	r1, r7
 8002b9c:	f7fd fb9e 	bl	80002dc <__adddf3>
 8002ba0:	f7fe f84a 	bl	8000c38 <__aeabi_d2f>
  omni_odom[1] += (omni_travel[0] * sin(yaw_angle_rad + M_PI * 3 / 4) - omni_travel[1] * sin(yaw_angle_rad + M_PI * 5 / 4)) / 2;
 8002ba4:	eeb0 0a4a 	vmov.f32	s0, s20
 8002ba8:	eef0 0a6a 	vmov.f32	s1, s21
  omni_odom[0] += (omni_travel[0] * cos(yaw_angle_rad + M_PI * 3 / 4) - omni_travel[1] * cos(yaw_angle_rad + M_PI * 5 / 4)) / 2;
 8002bac:	ee08 0a10 	vmov	s16, r0
 8002bb0:	f8ca 0000 	str.w	r0, [sl]
  omni_odom[1] += (omni_travel[0] * sin(yaw_angle_rad + M_PI * 3 / 4) - omni_travel[1] * sin(yaw_angle_rad + M_PI * 5 / 4)) / 2;
 8002bb4:	f009 fc60 	bl	800c478 <sin>
 8002bb8:	eeb0 7a40 	vmov.f32	s14, s0
 8002bbc:	eef0 7a60 	vmov.f32	s15, s1
 8002bc0:	eeb0 0a49 	vmov.f32	s0, s18
 8002bc4:	eef0 0a69 	vmov.f32	s1, s19
 8002bc8:	ec57 6b17 	vmov	r6, r7, d7
 8002bcc:	f009 fc54 	bl	800c478 <sin>
 8002bd0:	4632      	mov	r2, r6
 8002bd2:	463b      	mov	r3, r7
 8002bd4:	4620      	mov	r0, r4
 8002bd6:	4629      	mov	r1, r5
 8002bd8:	ec57 6b10 	vmov	r6, r7, d0
 8002bdc:	f7fd fd34 	bl	8000648 <__aeabi_dmul>
 8002be0:	4632      	mov	r2, r6
 8002be2:	4604      	mov	r4, r0
 8002be4:	460d      	mov	r5, r1
 8002be6:	463b      	mov	r3, r7
 8002be8:	4640      	mov	r0, r8
 8002bea:	4649      	mov	r1, r9
 8002bec:	f7fd fd2c 	bl	8000648 <__aeabi_dmul>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	460b      	mov	r3, r1
 8002bf4:	4620      	mov	r0, r4
 8002bf6:	4629      	mov	r1, r5
 8002bf8:	f7fd fb6e 	bl	80002d8 <__aeabi_dsub>
 8002bfc:	4b24      	ldr	r3, [pc, #144]	; (8002c90 <omni_odometory+0x250>)
 8002bfe:	2200      	movs	r2, #0
 8002c00:	f7fd fd22 	bl	8000648 <__aeabi_dmul>
 8002c04:	4604      	mov	r4, r0
 8002c06:	ee18 0a90 	vmov	r0, s17
 8002c0a:	460d      	mov	r5, r1
 8002c0c:	f7fd fcc4 	bl	8000598 <__aeabi_f2d>
 8002c10:	4602      	mov	r2, r0
 8002c12:	460b      	mov	r3, r1
 8002c14:	4620      	mov	r0, r4
 8002c16:	4629      	mov	r1, r5
 8002c18:	f7fd fb60 	bl	80002dc <__adddf3>
 8002c1c:	f7fe f80c 	bl	8000c38 <__aeabi_d2f>

  omni_odom_speed[0] = (omni_odom[0] - pre_omni_odom[0]);
  omni_odom_speed[1] = (omni_odom[1] - pre_omni_odom[1]);

  static uint32_t odom_speed_index = 0;
  odom_speed_index++;
 8002c20:	4a1c      	ldr	r2, [pc, #112]	; (8002c94 <omni_odometory+0x254>)
  omni_odom_speed[0] = (omni_odom[0] - pre_omni_odom[0]);
 8002c22:	491d      	ldr	r1, [pc, #116]	; (8002c98 <omni_odometory+0x258>)
  odom_speed_index++;
 8002c24:	6813      	ldr	r3, [r2, #0]
  omni_odom[1] += (omni_travel[0] * sin(yaw_angle_rad + M_PI * 3 / 4) - omni_travel[1] * sin(yaw_angle_rad + M_PI * 5 / 4)) / 2;
 8002c26:	f8ca 0004 	str.w	r0, [sl, #4]
  odom_speed_index++;
 8002c2a:	3301      	adds	r3, #1
  omni_odom[1] += (omni_travel[0] * sin(yaw_angle_rad + M_PI * 3 / 4) - omni_travel[1] * sin(yaw_angle_rad + M_PI * 5 / 4)) / 2;
 8002c2c:	ee07 0a90 	vmov	s15, r0
  if (odom_speed_index >= SPEED_LOG_BUF_SIZE) {
 8002c30:	2b63      	cmp	r3, #99	; 0x63
    odom_speed_index = 0;
 8002c32:	bf88      	it	hi
 8002c34:	2300      	movhi	r3, #0
  omni_odom_speed[0] = (omni_odom[0] - pre_omni_odom[0]);
 8002c36:	ee38 8a4b 	vsub.f32	s16, s16, s22
  omni_odom_speed[1] = (omni_odom[1] - pre_omni_odom[1]);
 8002c3a:	ee77 8ae8 	vsub.f32	s17, s15, s17
    odom_speed_index = 0;
 8002c3e:	6013      	str	r3, [r2, #0]
  }
  omni_odom_speed_log[0][odom_speed_index] = omni_odom_speed[0];
 8002c40:	4a16      	ldr	r2, [pc, #88]	; (8002c9c <omni_odometory+0x25c>)
  omni_odom_speed[0] = (omni_odom[0] - pre_omni_odom[0]);
 8002c42:	ed81 8a00 	vstr	s16, [r1]
  omni_odom_speed[1] = (omni_odom[1] - pre_omni_odom[1]);
 8002c46:	edc1 8a01 	vstr	s17, [r1, #4]
  omni_odom_speed_log[0][odom_speed_index] = omni_odom_speed[0];
 8002c4a:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8002c4e:	ed81 8a00 	vstr	s16, [r1]
  omni_odom_speed_log[1][odom_speed_index] = omni_odom_speed[1];
 8002c52:	edc1 8a64 	vstr	s17, [r1, #400]	; 0x190
}
 8002c56:	ecbd 8b08 	vpop	{d8-d11}
 8002c5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c5e:	bf00      	nop
 8002c60:	3126e979 	.word	0x3126e979
 8002c64:	3facac08 	.word	0x3facac08
 8002c68:	7f3321d2 	.word	0x7f3321d2
 8002c6c:	4002d97c 	.word	0x4002d97c
 8002c70:	2955385e 	.word	0x2955385e
 8002c74:	400f6a7a 	.word	0x400f6a7a
 8002c78:	20000ec0 	.word	0x20000ec0
 8002c7c:	2000127c 	.word	0x2000127c
 8002c80:	2000129c 	.word	0x2000129c
 8002c84:	20001518 	.word	0x20001518
 8002c88:	3e1b22d1 	.word	0x3e1b22d1
 8002c8c:	20001290 	.word	0x20001290
 8002c90:	3fe00000 	.word	0x3fe00000
 8002c94:	20000f08 	.word	0x20000f08
 8002c98:	20000f28 	.word	0x20000f28
 8002c9c:	20000f30 	.word	0x20000f30
 8002ca0:	20000f10 	.word	0x20000f10
 8002ca4:	20001250 	.word	0x20001250
 8002ca8:	20000f20 	.word	0x20000f20

08002cac <speed_control>:

float output_vel_surge, output_vel_sway;

void speed_control(/*float global_target_position[2],float global_robot_odom_position[2],float robot_theta*/)
{
 8002cac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  tar_vel[0] = ai_cmd.local_target_speed[0];
 8002cb0:	4991      	ldr	r1, [pc, #580]	; (8002ef8 <speed_control+0x24c>)
  }*/

  // 500Hz, m/s -> m / cycle
  for (int i = 0; i < 2; i++) {
    float accel_limit = ACCEL_LIMIT / 500;
    if (tar_vel[i] < tar_vel_current[i] && i == 0) {
 8002cb2:	4b92      	ldr	r3, [pc, #584]	; (8002efc <speed_control+0x250>)
  tar_vel[0] = ai_cmd.local_target_speed[0];
 8002cb4:	ed91 7a05 	vldr	s14, [r1, #20]
    if (tar_vel[i] < tar_vel_current[i] && i == 0) {
 8002cb8:	edd3 6a00 	vldr	s13, [r3]
  tar_vel[0] = ai_cmd.local_target_speed[0];
 8002cbc:	4a90      	ldr	r2, [pc, #576]	; (8002f00 <speed_control+0x254>)
  tar_vel[1] = ai_cmd.local_target_speed[1];
 8002cbe:	edd1 7a06 	vldr	s15, [r1, #24]
    if (tar_vel[i] < tar_vel_current[i] && i == 0) {
 8002cc2:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8002cc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
{
 8002cca:	ed2d 8b04 	vpush	{d8-d9}
  tar_vel[0] = ai_cmd.local_target_speed[0];
 8002cce:	ed82 7a00 	vstr	s14, [r2]
  tar_vel[1] = ai_cmd.local_target_speed[1];
 8002cd2:	edc2 7a01 	vstr	s15, [r2, #4]
    if (tar_vel[i] < tar_vel_current[i] && i == 0) {
 8002cd6:	f100 80f6 	bmi.w	8002ec6 <speed_control+0x21a>
      accel_limit = ACCEL_LIMIT_BACK / 500;
    }
    if (tar_vel[i] >= tar_vel_current[i]) {
      if (tar_vel_current[i] + accel_limit > tar_vel[i]) {
 8002cda:	ed9f 6a8a 	vldr	s12, [pc, #552]	; 8002f04 <speed_control+0x258>
 8002cde:	ee76 6a86 	vadd.f32	s13, s13, s12
 8002ce2:	eef4 6ac7 	vcmpe.f32	s13, s14
 8002ce6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cea:	bf98      	it	ls
 8002cec:	eeb0 7a66 	vmovls.f32	s14, s13
      } else {
        tar_vel_current[i] -= accel_limit;
      }
    }

    tar_pos[i] += tar_vel_current[i] / 500;
 8002cf0:	4a85      	ldr	r2, [pc, #532]	; (8002f08 <speed_control+0x25c>)
 8002cf2:	eddf 6a86 	vldr	s13, [pc, #536]	; 8002f0c <speed_control+0x260>
 8002cf6:	edd2 5a00 	vldr	s11, [r2]

    // 絶対座標系
    floor_odom_diff[i] = omni_odom[i] - tar_pos[i];
 8002cfa:	4985      	ldr	r1, [pc, #532]	; (8002f10 <speed_control+0x264>)
 8002cfc:	4c85      	ldr	r4, [pc, #532]	; (8002f14 <speed_control+0x268>)
 8002cfe:	ed91 6a00 	vldr	s12, [r1]
        tar_vel_current[i] += accel_limit;
 8002d02:	ed83 7a00 	vstr	s14, [r3]
    tar_pos[i] += tar_vel_current[i] / 500;
 8002d06:	eee7 5a26 	vfma.f32	s11, s14, s13
    if (tar_vel[i] < tar_vel_current[i] && i == 0) {
 8002d0a:	edd3 6a01 	vldr	s13, [r3, #4]
    tar_pos[i] += tar_vel_current[i] / 500;
 8002d0e:	edc2 5a00 	vstr	s11, [r2]
    floor_odom_diff[i] = omni_odom[i] - tar_pos[i];
 8002d12:	ee36 6a65 	vsub.f32	s12, s12, s11
    if (tar_vel[i] < tar_vel_current[i] && i == 0) {
 8002d16:	eef4 7ae6 	vcmpe.f32	s15, s13
 8002d1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    floor_odom_diff[i] = omni_odom[i] - tar_pos[i];
 8002d1e:	ed84 6a00 	vstr	s12, [r4]
    if (tar_vel[i] < tar_vel_current[i] && i == 0) {
 8002d22:	f140 80dc 	bpl.w	8002ede <speed_control+0x232>
      if (tar_vel_current[i] - accel_limit < tar_vel[i]) {
 8002d26:	ed9f 7a77 	vldr	s14, [pc, #476]	; 8002f04 <speed_control+0x258>
 8002d2a:	ee76 6ac7 	vsub.f32	s13, s13, s14
 8002d2e:	eef4 6ae7 	vcmpe.f32	s13, s15
 8002d32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d36:	bfa8      	it	ge
 8002d38:	eef0 7a66 	vmovge.f32	s15, s13
    tar_pos[i] += tar_vel_current[i] / 500;
 8002d3c:	eddf 6a73 	vldr	s13, [pc, #460]	; 8002f0c <speed_control+0x260>
 8002d40:	ed92 7a01 	vldr	s14, [r2, #4]
    floor_odom_diff[i] = omni_odom[i] - tar_pos[i];
 8002d44:	ed91 9a01 	vldr	s18, [r1, #4]
        tar_vel_current[i] += accel_limit;
 8002d48:	edc3 7a01 	vstr	s15, [r3, #4]
    tar_pos[i] += tar_vel_current[i] / 500;
 8002d4c:	eea7 7aa6 	vfma.f32	s14, s15, s13
  }

  // ロボット座標系
  // X
  robot_pos_diff[0] = floor_odom_diff[0] * cos(yaw_angle_rad) + floor_odom_diff[1] * sin(yaw_angle_rad);
 8002d50:	ee16 0a10 	vmov	r0, s12
    floor_odom_diff[i] = omni_odom[i] - tar_pos[i];
 8002d54:	ee39 9a47 	vsub.f32	s18, s18, s14
    tar_pos[i] += tar_vel_current[i] / 500;
 8002d58:	ed82 7a01 	vstr	s14, [r2, #4]
    floor_odom_diff[i] = omni_odom[i] - tar_pos[i];
 8002d5c:	ed84 9a01 	vstr	s18, [r4, #4]
  robot_pos_diff[0] = floor_odom_diff[0] * cos(yaw_angle_rad) + floor_odom_diff[1] * sin(yaw_angle_rad);
 8002d60:	f7fd fc1a 	bl	8000598 <__aeabi_f2d>
 8002d64:	4b6c      	ldr	r3, [pc, #432]	; (8002f18 <speed_control+0x26c>)
 8002d66:	4604      	mov	r4, r0
 8002d68:	6818      	ldr	r0, [r3, #0]
 8002d6a:	460d      	mov	r5, r1
 8002d6c:	f7fd fc14 	bl	8000598 <__aeabi_f2d>
 8002d70:	ec41 0b10 	vmov	d0, r0, r1
 8002d74:	ec41 0b18 	vmov	d8, r0, r1
 8002d78:	f009 fb2a 	bl	800c3d0 <cos>
 8002d7c:	ee19 0a10 	vmov	r0, s18
 8002d80:	ec59 8b10 	vmov	r8, r9, d0
 8002d84:	f7fd fc08 	bl	8000598 <__aeabi_f2d>
 8002d88:	eeb0 0a48 	vmov.f32	s0, s16
 8002d8c:	eef0 0a68 	vmov.f32	s1, s17
 8002d90:	4682      	mov	sl, r0
 8002d92:	468b      	mov	fp, r1
 8002d94:	f009 fb70 	bl	800c478 <sin>
 8002d98:	4642      	mov	r2, r8
 8002d9a:	464b      	mov	r3, r9
 8002d9c:	4620      	mov	r0, r4
 8002d9e:	4629      	mov	r1, r5
 8002da0:	ec57 6b10 	vmov	r6, r7, d0
 8002da4:	f7fd fc50 	bl	8000648 <__aeabi_dmul>
 8002da8:	4632      	mov	r2, r6
 8002daa:	ec41 0b18 	vmov	d8, r0, r1
 8002dae:	463b      	mov	r3, r7
 8002db0:	4650      	mov	r0, sl
 8002db2:	4659      	mov	r1, fp
 8002db4:	f7fd fc48 	bl	8000648 <__aeabi_dmul>
 8002db8:	4602      	mov	r2, r0
 8002dba:	460b      	mov	r3, r1
 8002dbc:	ec51 0b18 	vmov	r0, r1, d8
 8002dc0:	f7fd fa8c 	bl	80002dc <__adddf3>
 8002dc4:	f7fd ff38 	bl	8000c38 <__aeabi_d2f>
  // Y
  robot_pos_diff[1] = floor_odom_diff[0] * sin(yaw_angle_rad) + floor_odom_diff[1] * cos(yaw_angle_rad);
 8002dc8:	4632      	mov	r2, r6
  robot_pos_diff[0] = floor_odom_diff[0] * cos(yaw_angle_rad) + floor_odom_diff[1] * sin(yaw_angle_rad);
 8002dca:	ee08 0a10 	vmov	s16, r0
 8002dce:	4e53      	ldr	r6, [pc, #332]	; (8002f1c <speed_control+0x270>)
  robot_pos_diff[1] = floor_odom_diff[0] * sin(yaw_angle_rad) + floor_odom_diff[1] * cos(yaw_angle_rad);
 8002dd0:	463b      	mov	r3, r7
 8002dd2:	4620      	mov	r0, r4
 8002dd4:	4629      	mov	r1, r5
  robot_pos_diff[0] = floor_odom_diff[0] * cos(yaw_angle_rad) + floor_odom_diff[1] * sin(yaw_angle_rad);
 8002dd6:	ed86 8a00 	vstr	s16, [r6]
  robot_pos_diff[1] = floor_odom_diff[0] * sin(yaw_angle_rad) + floor_odom_diff[1] * cos(yaw_angle_rad);
 8002dda:	f7fd fc35 	bl	8000648 <__aeabi_dmul>
 8002dde:	4652      	mov	r2, sl
 8002de0:	465b      	mov	r3, fp
 8002de2:	4604      	mov	r4, r0
 8002de4:	460d      	mov	r5, r1
 8002de6:	4640      	mov	r0, r8
 8002de8:	4649      	mov	r1, r9
 8002dea:	f7fd fc2d 	bl	8000648 <__aeabi_dmul>
 8002dee:	4602      	mov	r2, r0
 8002df0:	460b      	mov	r3, r1
 8002df2:	4620      	mov	r0, r4
 8002df4:	4629      	mov	r1, r5
 8002df6:	f7fd fa71 	bl	80002dc <__adddf3>
 8002dfa:	f7fd ff1d 	bl	8000c38 <__aeabi_d2f>
  output_vel_surge = robot_pos_diff[0] * OMNI_OUTPUT_GAIN;
 8002dfe:	eddf 7a48 	vldr	s15, [pc, #288]	; 8002f20 <speed_control+0x274>
  output_vel_sway = robot_pos_diff[1] * OMNI_OUTPUT_GAIN;
  //+target_move_speed * 2;

  float limit_gain = 0;
  if (output_vel_surge > OMNI_OUTPUT_LIMIT) {
 8002e02:	ed9f 6a48 	vldr	s12, [pc, #288]	; 8002f24 <speed_control+0x278>
  output_vel_surge = robot_pos_diff[0] * OMNI_OUTPUT_GAIN;
 8002e06:	4b48      	ldr	r3, [pc, #288]	; (8002f28 <speed_control+0x27c>)
  output_vel_sway = robot_pos_diff[1] * OMNI_OUTPUT_GAIN;
 8002e08:	4a48      	ldr	r2, [pc, #288]	; (8002f2c <speed_control+0x280>)
  robot_pos_diff[1] = floor_odom_diff[0] * sin(yaw_angle_rad) + floor_odom_diff[1] * cos(yaw_angle_rad);
 8002e0a:	6070      	str	r0, [r6, #4]
 8002e0c:	ee06 0a90 	vmov	s13, r0
  output_vel_surge = robot_pos_diff[0] * OMNI_OUTPUT_GAIN;
 8002e10:	ee28 7a27 	vmul.f32	s14, s16, s15
  if (output_vel_surge > OMNI_OUTPUT_LIMIT) {
 8002e14:	eeb4 8ac6 	vcmpe.f32	s16, s12
  output_vel_sway = robot_pos_diff[1] * OMNI_OUTPUT_GAIN;
 8002e18:	ee66 7aa7 	vmul.f32	s15, s13, s15
  if (output_vel_surge > OMNI_OUTPUT_LIMIT) {
 8002e1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  output_vel_surge = robot_pos_diff[0] * OMNI_OUTPUT_GAIN;
 8002e20:	ed83 7a00 	vstr	s14, [r3]
  output_vel_sway = robot_pos_diff[1] * OMNI_OUTPUT_GAIN;
 8002e24:	edc2 7a00 	vstr	s15, [r2]
  if (output_vel_surge > OMNI_OUTPUT_LIMIT) {
 8002e28:	d51e      	bpl.n	8002e68 <speed_control+0x1bc>
    limit_gain = output_vel_surge / OMNI_OUTPUT_LIMIT;
    output_vel_surge = OMNI_OUTPUT_LIMIT;
 8002e2a:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
    output_vel_sway /= limit_gain;
 8002e2e:	ee27 6aa6 	vmul.f32	s12, s15, s13
    output_vel_surge = OMNI_OUTPUT_LIMIT;
 8002e32:	edc3 6a00 	vstr	s13, [r3]
    output_vel_sway /= limit_gain;
 8002e36:	eec6 7a07 	vdiv.f32	s15, s12, s14
 8002e3a:	eeb0 7a66 	vmov.f32	s14, s13
 8002e3e:	edc2 7a00 	vstr	s15, [r2]
    limit_gain = -output_vel_surge / OMNI_OUTPUT_LIMIT;
    output_vel_surge = -OMNI_OUTPUT_LIMIT;
    output_vel_sway /= limit_gain;
  }

  if (output_vel_sway > OMNI_OUTPUT_LIMIT) {
 8002e42:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8002e46:	eef4 7ae6 	vcmpe.f32	s15, s13
 8002e4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e4e:	dd27      	ble.n	8002ea0 <speed_control+0x1f4>
    limit_gain = output_vel_sway / OMNI_OUTPUT_LIMIT;
    output_vel_sway = OMNI_OUTPUT_LIMIT;
    output_vel_surge /= limit_gain;
 8002e50:	ee27 7a26 	vmul.f32	s14, s14, s13
    output_vel_sway = OMNI_OUTPUT_LIMIT;
 8002e54:	edc2 6a00 	vstr	s13, [r2]
    output_vel_surge /= limit_gain;
 8002e58:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002e5c:	edc3 6a00 	vstr	s13, [r3]
    output_vel_sway = -OMNI_OUTPUT_LIMIT;
    output_vel_surge /= limit_gain;
  }

  // output vel X/Y
}
 8002e60:	ecbd 8b04 	vpop	{d8-d9}
 8002e64:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  } else if (output_vel_surge < -OMNI_OUTPUT_LIMIT) {
 8002e68:	eddf 6a31 	vldr	s13, [pc, #196]	; 8002f30 <speed_control+0x284>
 8002e6c:	eeb4 8ae6 	vcmpe.f32	s16, s13
 8002e70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e74:	dde5      	ble.n	8002e42 <speed_control+0x196>
    output_vel_sway /= limit_gain;
 8002e76:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8002e7a:	ee66 6ae7 	vnmul.f32	s13, s13, s15
    output_vel_surge = -OMNI_OUTPUT_LIMIT;
 8002e7e:	eeb9 6a00 	vmov.f32	s12, #144	; 0xc0800000 -4.0
    output_vel_sway /= limit_gain;
 8002e82:	eec6 7a87 	vdiv.f32	s15, s13, s14
  if (output_vel_sway > OMNI_OUTPUT_LIMIT) {
 8002e86:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8002e8a:	eef4 7ae6 	vcmpe.f32	s15, s13
 8002e8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    output_vel_sway /= limit_gain;
 8002e92:	eeb0 7a46 	vmov.f32	s14, s12
    output_vel_surge = -OMNI_OUTPUT_LIMIT;
 8002e96:	ed83 6a00 	vstr	s12, [r3]
    output_vel_sway /= limit_gain;
 8002e9a:	edc2 7a00 	vstr	s15, [r2]
  if (output_vel_sway > OMNI_OUTPUT_LIMIT) {
 8002e9e:	dcd7      	bgt.n	8002e50 <speed_control+0x1a4>
  } else if (output_vel_sway < -OMNI_OUTPUT_LIMIT) {
 8002ea0:	eeb9 6a00 	vmov.f32	s12, #144	; 0xc0800000 -4.0
 8002ea4:	eef4 7ac6 	vcmpe.f32	s15, s12
 8002ea8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eac:	d5d8      	bpl.n	8002e60 <speed_control+0x1b4>
    output_vel_surge /= limit_gain;
 8002eae:	ee66 6ac7 	vnmul.f32	s13, s13, s14
}
 8002eb2:	ecbd 8b04 	vpop	{d8-d9}
    output_vel_surge /= limit_gain;
 8002eb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
    output_vel_sway = -OMNI_OUTPUT_LIMIT;
 8002eba:	ed82 6a00 	vstr	s12, [r2]
    output_vel_surge /= limit_gain;
 8002ebe:	ed83 7a00 	vstr	s14, [r3]
}
 8002ec2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (tar_vel_current[i] - accel_limit < tar_vel[i]) {
 8002ec6:	ed9f 6a1b 	vldr	s12, [pc, #108]	; 8002f34 <speed_control+0x288>
 8002eca:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8002ece:	eef4 6ac7 	vcmpe.f32	s13, s14
 8002ed2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ed6:	bfa8      	it	ge
 8002ed8:	eeb0 7a66 	vmovge.f32	s14, s13
 8002edc:	e708      	b.n	8002cf0 <speed_control+0x44>
      if (tar_vel_current[i] + accel_limit > tar_vel[i]) {
 8002ede:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8002f04 <speed_control+0x258>
 8002ee2:	ee76 6a87 	vadd.f32	s13, s13, s14
 8002ee6:	eef4 6ae7 	vcmpe.f32	s13, s15
 8002eea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eee:	bf98      	it	ls
 8002ef0:	eef0 7a66 	vmovls.f32	s15, s13
 8002ef4:	e722      	b.n	8002d3c <speed_control+0x90>
 8002ef6:	bf00      	nop
 8002ef8:	20000e30 	.word	0x20000e30
 8002efc:	200014f0 	.word	0x200014f0
 8002f00:	200014e8 	.word	0x200014e8
 8002f04:	3c03126f 	.word	0x3c03126f
 8002f08:	200014e0 	.word	0x200014e0
 8002f0c:	3b03126f 	.word	0x3b03126f
 8002f10:	20000f20 	.word	0x20000f20
 8002f14:	20000eb0 	.word	0x20000eb0
 8002f18:	20001518 	.word	0x20001518
 8002f1c:	20001494 	.word	0x20001494
 8002f20:	c37a0000 	.word	0xc37a0000
 8002f24:	bc83126f 	.word	0xbc83126f
 8002f28:	20001258 	.word	0x20001258
 8002f2c:	2000125c 	.word	0x2000125c
 8002f30:	3c83126f 	.word	0x3c83126f
 8002f34:	3bc49ba6 	.word	0x3bc49ba6

08002f38 <maintask_stop>:
  tx_data_uart[8] = (uint8_t)power_voltage[4];
  HAL_UART_Transmit_DMA(&huart2, tx_data_uart, TX_BUF_SIZE_ETHER);
}

void maintask_stop(uint8_t mode, uint8_t info)
{
 8002f38:	b570      	push	{r4, r5, r6, lr}
  uint8_t yaw_angle_send_low = ((int)yaw_angle + 360) & 0x00FF;
 8002f3a:	4b31      	ldr	r3, [pc, #196]	; (8003000 <maintask_stop+0xc8>)
  uint8_t yaw_angle_send_high = (((int)yaw_angle + 360) & 0xFF00) >> 8;

  omni_move(0.0, 0.0, 0.0, 0.0);
 8002f3c:	eddf 1a31 	vldr	s3, [pc, #196]	; 8003004 <maintask_stop+0xcc>
  uint8_t yaw_angle_send_low = ((int)yaw_angle + 360) & 0x00FF;
 8002f40:	edd3 7a00 	vldr	s15, [r3]
 8002f44:	eefd 7ae7 	vcvt.s32.f32	s15, s15
{
 8002f48:	b092      	sub	sp, #72	; 0x48
  omni_move(0.0, 0.0, 0.0, 0.0);
 8002f4a:	eef0 0a61 	vmov.f32	s1, s3
 8002f4e:	eeb0 0a61 	vmov.f32	s0, s3
 8002f52:	eeb0 1a61 	vmov.f32	s2, s3
  uint8_t yaw_angle_send_low = ((int)yaw_angle + 360) & 0x00FF;
 8002f56:	ee17 4a90 	vmov	r4, s15
{
 8002f5a:	4605      	mov	r5, r0
 8002f5c:	460e      	mov	r6, r1
  omni_move(0.0, 0.0, 0.0, 0.0);
 8002f5e:	f001 f8cf 	bl	8004100 <omni_move>
  actuator_motor5(0.0, 0.0);
 8002f62:	eddf 0a28 	vldr	s1, [pc, #160]	; 8003004 <maintask_stop+0xcc>
 8002f66:	eeb0 0a60 	vmov.f32	s0, s1
 8002f6a:	f7fe f86b 	bl	8001044 <actuator_motor5>
  actuator_kicker(1, 0);
 8002f6e:	2100      	movs	r1, #0
 8002f70:	2001      	movs	r0, #1
 8002f72:	f7fe f8ab 	bl	80010cc <actuator_kicker>
  actuator_kicker_voltage(0.0);
 8002f76:	ed9f 0a23 	vldr	s0, [pc, #140]	; 8003004 <maintask_stop+0xcc>
 8002f7a:	f7fe f895 	bl	80010a8 <actuator_kicker_voltage>
  tx_data_uart[3] = (uint8_t)yaw_angle_send_high;
  tx_data_uart[4] = error_no[0];
  tx_data_uart[5] = error_no[1];
  tx_data_uart[6] = mode;
  tx_data_uart[7] = info;
  tx_data_uart[8] = (uint8_t)power_voltage[4];
 8002f7e:	4922      	ldr	r1, [pc, #136]	; (8003008 <maintask_stop+0xd0>)
  HAL_UART_Transmit_DMA(&huart2, tx_data_uart, TX_BUF_SIZE_ETHER);
 8002f80:	4822      	ldr	r0, [pc, #136]	; (800300c <maintask_stop+0xd4>)
  tx_data_uart[8] = (uint8_t)power_voltage[4];
 8002f82:	edd1 7a04 	vldr	s15, [r1, #16]
  tx_data_uart[7] = info;
 8002f86:	f88d 600f 	strb.w	r6, [sp, #15]
  uint8_t yaw_angle_send_low = ((int)yaw_angle + 360) & 0x00FF;
 8002f8a:	f104 0268 	add.w	r2, r4, #104	; 0x68
  tx_data_uart[2] = (uint8_t)yaw_angle_send_low;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	f362 0307 	bfi	r3, r2, #0, #8
  tx_data_uart[4] = error_no[0];
 8002f94:	4a1e      	ldr	r2, [pc, #120]	; (8003010 <maintask_stop+0xd8>)
  tx_data_uart[6] = mode;
 8002f96:	f88d 500e 	strb.w	r5, [sp, #14]
  uint8_t yaw_angle_send_high = (((int)yaw_angle + 360) & 0xFF00) >> 8;
 8002f9a:	f504 74b4 	add.w	r4, r4, #360	; 0x168
  tx_data_uart[2] = (uint8_t)yaw_angle_send_low;
 8002f9e:	7811      	ldrb	r1, [r2, #0]
 8002fa0:	7852      	ldrb	r2, [r2, #1]
  uint8_t yaw_angle_send_high = (((int)yaw_angle + 360) & 0xFF00) >> 8;
 8002fa2:	1224      	asrs	r4, r4, #8
  tx_data_uart[8] = (uint8_t)power_voltage[4];
 8002fa4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  tx_data_uart[2] = (uint8_t)yaw_angle_send_low;
 8002fa8:	f364 230f 	bfi	r3, r4, #8, #8
 8002fac:	f361 4317 	bfi	r3, r1, #16, #8
  tx_data_uart[8] = (uint8_t)power_voltage[4];
 8002fb0:	ee17 1a90 	vmov	r1, s15
  tx_data_uart[2] = (uint8_t)yaw_angle_send_low;
 8002fb4:	f362 631f 	bfi	r3, r2, #24, #8
  tx_data_uart[0] = 0xFE;
 8002fb8:	f64f 44fe 	movw	r4, #64766	; 0xfcfe
  tx_data_uart[8] = (uint8_t)power_voltage[4];
 8002fbc:	f88d 1010 	strb.w	r1, [sp, #16]
  HAL_UART_Transmit_DMA(&huart2, tx_data_uart, TX_BUF_SIZE_ETHER);
 8002fc0:	2240      	movs	r2, #64	; 0x40
 8002fc2:	a902      	add	r1, sp, #8
  tx_data_uart[0] = 0xFE;
 8002fc4:	f8ad 4008 	strh.w	r4, [sp, #8]
  tx_data_uart[2] = (uint8_t)yaw_angle_send_low;
 8002fc8:	f8cd 300a 	str.w	r3, [sp, #10]
  HAL_UART_Transmit_DMA(&huart2, tx_data_uart, TX_BUF_SIZE_ETHER);
 8002fcc:	f005 faa8 	bl	8008520 <HAL_UART_Transmit_DMA>

  if (mode) {
 8002fd0:	b90d      	cbnz	r5, 8002fd6 <maintask_stop+0x9e>
    can1_send(0x000, senddata_error);
    can2_send(0x000, senddata_error);

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
  }
}
 8002fd2:	b012      	add	sp, #72	; 0x48
 8002fd4:	bd70      	pop	{r4, r5, r6, pc}
    actuator_buzzer(150, 150);
 8002fd6:	2196      	movs	r1, #150	; 0x96
 8002fd8:	4608      	mov	r0, r1
 8002fda:	f7fe f8ab 	bl	8001134 <actuator_buzzer>
    can1_send(0x000, senddata_error);
 8002fde:	4669      	mov	r1, sp
 8002fe0:	2000      	movs	r0, #0
 8002fe2:	f7fe fad7 	bl	8001594 <can1_send>
    can2_send(0x000, senddata_error);
 8002fe6:	4669      	mov	r1, sp
 8002fe8:	2000      	movs	r0, #0
 8002fea:	f7fe fb23 	bl	8001634 <can2_send>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 8002fee:	4809      	ldr	r0, [pc, #36]	; (8003014 <maintask_stop+0xdc>)
 8002ff0:	2201      	movs	r2, #1
 8002ff2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002ff6:	f003 fbe7 	bl	80067c8 <HAL_GPIO_WritePin>
}
 8002ffa:	b012      	add	sp, #72	; 0x48
 8002ffc:	bd70      	pop	{r4, r5, r6, pc}
 8002ffe:	bf00      	nop
 8003000:	20001514 	.word	0x20001514
 8003004:	00000000 	.word	0x00000000
 8003008:	20001260 	.word	0x20001260
 800300c:	20001888 	.word	0x20001888
 8003010:	20000ea8 	.word	0x20000ea8
 8003014:	48000400 	.word	0x48000400

08003018 <maintask_run>:
{
 8003018:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (starting_status_flag) {
 800301c:	f8df a31c 	ldr.w	sl, [pc, #796]	; 800333c <maintask_run+0x324>
{
 8003020:	ed2d 8b02 	vpush	{d8}
  if (starting_status_flag) {
 8003024:	f89a 3000 	ldrb.w	r3, [sl]
{
 8003028:	b092      	sub	sp, #72	; 0x48
  if (starting_status_flag) {
 800302a:	2b00      	cmp	r3, #0
 800302c:	f040 809d 	bne.w	800316a <maintask_run+0x152>
  yaw_angle = yaw_angle - (getAngleDiff(yaw_angle * PI / 180.0, ai_cmd.global_vision_theta) * 180.0 / PI) * 0.001;
 8003030:	f8df 830c 	ldr.w	r8, [pc, #780]	; 8003340 <maintask_run+0x328>
 8003034:	4cae      	ldr	r4, [pc, #696]	; (80032f0 <maintask_run+0x2d8>)
 8003036:	ed98 8a00 	vldr	s16, [r8]
 800303a:	eddf 7aae 	vldr	s15, [pc, #696]	; 80032f4 <maintask_run+0x2dc>
 800303e:	edd4 0a01 	vldr	s1, [r4, #4]
  yaw_angle_rad = yaw_angle * M_PI / 180;
 8003042:	4dad      	ldr	r5, [pc, #692]	; (80032f8 <maintask_run+0x2e0>)
  yaw_angle = yaw_angle - (getAngleDiff(yaw_angle * PI / 180.0, ai_cmd.global_vision_theta) * 180.0 / PI) * 0.001;
 8003044:	edcd 0a01 	vstr	s1, [sp, #4]
 8003048:	ee68 7a27 	vmul.f32	s15, s16, s15
  omega = (getAngleDiff(ai_cmd.target_theta, yaw_angle_rad) * OMEGA_GAIN_KP) - (getAngleDiff(yaw_angle_rad, pre_yaw_angle_rad) * OMEGA_GAIN_KD);
 800304c:	f8df 92f4 	ldr.w	r9, [pc, #756]	; 8003344 <maintask_run+0x32c>
  yaw_angle = yaw_angle - (getAngleDiff(yaw_angle * PI / 180.0, ai_cmd.global_vision_theta) * 180.0 / PI) * 0.001;
 8003050:	ee17 0a90 	vmov	r0, s15
 8003054:	f7fd faa0 	bl	8000598 <__aeabi_f2d>
 8003058:	a39d      	add	r3, pc, #628	; (adr r3, 80032d0 <maintask_run+0x2b8>)
 800305a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800305e:	f7fd faf3 	bl	8000648 <__aeabi_dmul>
 8003062:	f7fd fde9 	bl	8000c38 <__aeabi_d2f>
 8003066:	eddd 0a01 	vldr	s1, [sp, #4]
 800306a:	ee00 0a10 	vmov	s0, r0
 800306e:	f001 fd4b 	bl	8004b08 <getAngleDiff>
 8003072:	ee18 0a10 	vmov	r0, s16
 8003076:	ee10 7a10 	vmov	r7, s0
 800307a:	f7fd fa8d 	bl	8000598 <__aeabi_f2d>
 800307e:	4602      	mov	r2, r0
 8003080:	4638      	mov	r0, r7
 8003082:	4616      	mov	r6, r2
 8003084:	460f      	mov	r7, r1
 8003086:	f7fd fa87 	bl	8000598 <__aeabi_f2d>
 800308a:	a393      	add	r3, pc, #588	; (adr r3, 80032d8 <maintask_run+0x2c0>)
 800308c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003090:	f7fd fada 	bl	8000648 <__aeabi_dmul>
 8003094:	4602      	mov	r2, r0
 8003096:	460b      	mov	r3, r1
 8003098:	4630      	mov	r0, r6
 800309a:	4639      	mov	r1, r7
 800309c:	f7fd f91c 	bl	80002d8 <__aeabi_dsub>
 80030a0:	f7fd fdca 	bl	8000c38 <__aeabi_d2f>
 80030a4:	f8c8 0000 	str.w	r0, [r8]
  yaw_angle_rad = yaw_angle * M_PI / 180;
 80030a8:	f7fd fa76 	bl	8000598 <__aeabi_f2d>
 80030ac:	a38c      	add	r3, pc, #560	; (adr r3, 80032e0 <maintask_run+0x2c8>)
 80030ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030b2:	f7fd fac9 	bl	8000648 <__aeabi_dmul>
 80030b6:	f7fd fdbf 	bl	8000c38 <__aeabi_d2f>
 80030ba:	6028      	str	r0, [r5, #0]
  omni_odometory();
 80030bc:	f7ff fcc0 	bl	8002a40 <omni_odometory>
  speed_control();
 80030c0:	f7ff fdf4 	bl	8002cac <speed_control>
  omega = (getAngleDiff(ai_cmd.target_theta, yaw_angle_rad) * OMEGA_GAIN_KP) - (getAngleDiff(yaw_angle_rad, pre_yaw_angle_rad) * OMEGA_GAIN_KD);
 80030c4:	edd5 0a00 	vldr	s1, [r5]
 80030c8:	ed94 0a00 	vldr	s0, [r4]
 80030cc:	f001 fd1c 	bl	8004b08 <getAngleDiff>
 80030d0:	edd9 0a00 	vldr	s1, [r9]
 80030d4:	eef0 7a40 	vmov.f32	s15, s0
 80030d8:	ed95 0a00 	vldr	s0, [r5]
 80030dc:	ee17 6a90 	vmov	r6, s15
 80030e0:	f001 fd12 	bl	8004b08 <getAngleDiff>
 80030e4:	4630      	mov	r0, r6
 80030e6:	ee10 7a10 	vmov	r7, s0
 80030ea:	f7fd fa55 	bl	8000598 <__aeabi_f2d>
 80030ee:	4b83      	ldr	r3, [pc, #524]	; (80032fc <maintask_run+0x2e4>)
 80030f0:	2200      	movs	r2, #0
 80030f2:	f7fd faa9 	bl	8000648 <__aeabi_dmul>
 80030f6:	4602      	mov	r2, r0
 80030f8:	4638      	mov	r0, r7
 80030fa:	4616      	mov	r6, r2
 80030fc:	460f      	mov	r7, r1
 80030fe:	f7fd fa4b 	bl	8000598 <__aeabi_f2d>
 8003102:	4b7f      	ldr	r3, [pc, #508]	; (8003300 <maintask_run+0x2e8>)
 8003104:	2200      	movs	r2, #0
 8003106:	f7fd fa9f 	bl	8000648 <__aeabi_dmul>
 800310a:	4602      	mov	r2, r0
 800310c:	460b      	mov	r3, r1
 800310e:	4630      	mov	r0, r6
 8003110:	4639      	mov	r1, r7
 8003112:	f7fd f8e1 	bl	80002d8 <__aeabi_dsub>
 8003116:	f7fd fd8f 	bl	8000c38 <__aeabi_d2f>
 800311a:	ee01 0a10 	vmov	s2, r0
  if (omega > OMEGA_LIMIT) {
 800311e:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8003122:	eeb4 1ae7 	vcmpe.f32	s2, s15
 8003126:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800312a:	dc07      	bgt.n	800313c <maintask_run+0x124>
  if (omega < -OMEGA_LIMIT) {
 800312c:	eefb 7a04 	vmov.f32	s15, #180	; 0xc1a00000 -20.0
 8003130:	eeb4 1ae7 	vcmpe.f32	s2, s15
 8003134:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003138:	f140 80c4 	bpl.w	80032c4 <maintask_run+0x2ac>
    omega = -OMEGA_LIMIT;
 800313c:	4b71      	ldr	r3, [pc, #452]	; (8003304 <maintask_run+0x2ec>)
 800313e:	eeb0 1a67 	vmov.f32	s2, s15
 8003142:	edc3 7a00 	vstr	s15, [r3]
  pre_yaw_angle_rad = yaw_angle_rad;
 8003146:	682b      	ldr	r3, [r5, #0]
  if (!ether_connect && sw_mode == 0) {
 8003148:	4a6f      	ldr	r2, [pc, #444]	; (8003308 <maintask_run+0x2f0>)
  pre_yaw_angle_rad = yaw_angle_rad;
 800314a:	f8c9 3000 	str.w	r3, [r9]
  if (!ether_connect && sw_mode == 0) {
 800314e:	4b6f      	ldr	r3, [pc, #444]	; (800330c <maintask_run+0x2f4>)
 8003150:	7811      	ldrb	r1, [r2, #0]
 8003152:	781b      	ldrb	r3, [r3, #0]
 8003154:	4319      	orrs	r1, r3
 8003156:	f000 80aa 	beq.w	80032ae <maintask_run+0x296>
  if (starting_status_flag) return;
 800315a:	f89a 3000 	ldrb.w	r3, [sl]
 800315e:	b19b      	cbz	r3, 8003188 <maintask_run+0x170>
}
 8003160:	b012      	add	sp, #72	; 0x48
 8003162:	ecbd 8b02 	vpop	{d8}
 8003166:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    yaw_angle = ai_cmd.target_theta;
 800316a:	4c61      	ldr	r4, [pc, #388]	; (80032f0 <maintask_run+0x2d8>)
    mouse_odom[0] = 0;
 800316c:	4968      	ldr	r1, [pc, #416]	; (8003310 <maintask_run+0x2f8>)
    omni_odom[0] = 0;
 800316e:	4a69      	ldr	r2, [pc, #420]	; (8003314 <maintask_run+0x2fc>)
    yaw_angle = ai_cmd.target_theta;
 8003170:	ed94 8a00 	vldr	s16, [r4]
 8003174:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 8003340 <maintask_run+0x328>
    mouse_odom[0] = 0;
 8003178:	2300      	movs	r3, #0
 800317a:	600b      	str	r3, [r1, #0]
    mouse_odom[1] = 0;
 800317c:	604b      	str	r3, [r1, #4]
    omni_odom[0] = 0;
 800317e:	6013      	str	r3, [r2, #0]
    omni_odom[1] = 0;
 8003180:	6053      	str	r3, [r2, #4]
    yaw_angle = ai_cmd.target_theta;
 8003182:	ed88 8a00 	vstr	s16, [r8]
    omni_odom[1] = 0;
 8003186:	e758      	b.n	800303a <maintask_run+0x22>
  omni_move(output_vel_surge, output_vel_sway, omega, 1.0);
 8003188:	4a63      	ldr	r2, [pc, #396]	; (8003318 <maintask_run+0x300>)
 800318a:	4b64      	ldr	r3, [pc, #400]	; (800331c <maintask_run+0x304>)
 800318c:	edd2 0a00 	vldr	s1, [r2]
 8003190:	ed93 0a00 	vldr	s0, [r3]
    if (ball_detection[0] == 1) {
 8003194:	4e62      	ldr	r6, [pc, #392]	; (8003320 <maintask_run+0x308>)
  omni_move(output_vel_surge, output_vel_sway, omega, 1.0);
 8003196:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 800319a:	f000 ffb1 	bl	8004100 <omni_move>
  if (ai_cmd.kick_power > 0) {
 800319e:	edd4 7a03 	vldr	s15, [r4, #12]
 80031a2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80031a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031aa:	dd76      	ble.n	800329a <maintask_run+0x282>
    if (ball_detection[0] == 1) {
 80031ac:	7837      	ldrb	r7, [r6, #0]
      if (kick_state == 0) {
 80031ae:	4d5d      	ldr	r5, [pc, #372]	; (8003324 <maintask_run+0x30c>)
    if (ball_detection[0] == 1) {
 80031b0:	2f01      	cmp	r7, #1
 80031b2:	d059      	beq.n	8003268 <maintask_run+0x250>
    if (kick_state == 1) {
 80031b4:	682b      	ldr	r3, [r5, #0]
 80031b6:	2b01      	cmp	r3, #1
 80031b8:	d04b      	beq.n	8003252 <maintask_run+0x23a>
  if (ai_cmd.chip_en == 1) {
 80031ba:	7c61      	ldrb	r1, [r4, #17]
 80031bc:	2901      	cmp	r1, #1
 80031be:	d070      	beq.n	80032a2 <maintask_run+0x28a>
    actuator_kicker(2, 0);
 80031c0:	2100      	movs	r1, #0
 80031c2:	2002      	movs	r0, #2
 80031c4:	f7fd ff82 	bl	80010cc <actuator_kicker>
    actuator_dribbler_down();
 80031c8:	f7fd ff5c 	bl	8001084 <actuator_dribbler_down>
  actuator_kicker(1, 1);
 80031cc:	2101      	movs	r1, #1
 80031ce:	4608      	mov	r0, r1
 80031d0:	f7fd ff7c 	bl	80010cc <actuator_kicker>
  actuator_kicker_voltage(250.0);
 80031d4:	ed9f 0a54 	vldr	s0, [pc, #336]	; 8003328 <maintask_run+0x310>
 80031d8:	f7fd ff66 	bl	80010a8 <actuator_kicker_voltage>
  actuator_motor5(ai_cmd.drible_power, 1.0);
 80031dc:	ed94 0a02 	vldr	s0, [r4, #8]
 80031e0:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80031e4:	f7fd ff2e 	bl	8001044 <actuator_motor5>
  uint8_t yaw_angle_send_low = ((int)yaw_angle + 360) & 0x00FF;
 80031e8:	edd8 7a00 	vldr	s15, [r8]
  tx_data_uart[6] = ai_cmd.chip_en;
 80031ec:	7c63      	ldrb	r3, [r4, #17]
 80031ee:	f88d 300e 	strb.w	r3, [sp, #14]
  uint8_t yaw_angle_send_low = ((int)yaw_angle + 360) & 0x00FF;
 80031f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  tx_data_uart[8] = (uint8_t)power_voltage[4];
 80031f6:	484d      	ldr	r0, [pc, #308]	; (800332c <maintask_run+0x314>)
  tx_data_uart[7] = kick_state;
 80031f8:	682c      	ldr	r4, [r5, #0]
 80031fa:	f88d 400f 	strb.w	r4, [sp, #15]
  uint8_t yaw_angle_send_low = ((int)yaw_angle + 360) & 0x00FF;
 80031fe:	ee17 3a90 	vmov	r3, s15
  tx_data_uart[2] = (uint8_t)yaw_angle_send_low;
 8003202:	2200      	movs	r2, #0
  tx_data_uart[8] = (uint8_t)power_voltage[4];
 8003204:	edd0 7a04 	vldr	s15, [r0, #16]
  tx_data_uart[2] = (uint8_t)yaw_angle_send_low;
 8003208:	7870      	ldrb	r0, [r6, #1]
  uint8_t yaw_angle_send_low = ((int)yaw_angle + 360) & 0x00FF;
 800320a:	f103 0168 	add.w	r1, r3, #104	; 0x68
  uint8_t yaw_angle_send_high = (((int)yaw_angle + 360) & 0xFF00) >> 8;
 800320e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
  tx_data_uart[2] = (uint8_t)yaw_angle_send_low;
 8003212:	f361 0207 	bfi	r2, r1, #0, #8
  uint8_t yaw_angle_send_high = (((int)yaw_angle + 360) & 0xFF00) >> 8;
 8003216:	121b      	asrs	r3, r3, #8
  tx_data_uart[2] = (uint8_t)yaw_angle_send_low;
 8003218:	7831      	ldrb	r1, [r6, #0]
  tx_data_uart[8] = (uint8_t)power_voltage[4];
 800321a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  tx_data_uart[2] = (uint8_t)yaw_angle_send_low;
 800321e:	f363 220f 	bfi	r2, r3, #8, #8
 8003222:	f361 4217 	bfi	r2, r1, #16, #8
  tx_data_uart[8] = (uint8_t)power_voltage[4];
 8003226:	ee17 3a90 	vmov	r3, s15
  tx_data_uart[2] = (uint8_t)yaw_angle_send_low;
 800322a:	f360 621f 	bfi	r2, r0, #24, #8
  tx_data_uart[0] = 0xFE;
 800322e:	f64f 41fe 	movw	r1, #64766	; 0xfcfe
 8003232:	f8ad 1008 	strh.w	r1, [sp, #8]
  tx_data_uart[2] = (uint8_t)yaw_angle_send_low;
 8003236:	f8cd 200a 	str.w	r2, [sp, #10]
  HAL_UART_Transmit_DMA(&huart2, tx_data_uart, TX_BUF_SIZE_ETHER);
 800323a:	a902      	add	r1, sp, #8
 800323c:	2240      	movs	r2, #64	; 0x40
 800323e:	483c      	ldr	r0, [pc, #240]	; (8003330 <maintask_run+0x318>)
  tx_data_uart[8] = (uint8_t)power_voltage[4];
 8003240:	f88d 3010 	strb.w	r3, [sp, #16]
  HAL_UART_Transmit_DMA(&huart2, tx_data_uart, TX_BUF_SIZE_ETHER);
 8003244:	f005 f96c 	bl	8008520 <HAL_UART_Transmit_DMA>
}
 8003248:	b012      	add	sp, #72	; 0x48
 800324a:	ecbd 8b02 	vpop	{d8}
 800324e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      kick_time++;
 8003252:	4b38      	ldr	r3, [pc, #224]	; (8003334 <maintask_run+0x31c>)
 8003254:	681a      	ldr	r2, [r3, #0]
 8003256:	3201      	adds	r2, #1
 8003258:	601a      	str	r2, [r3, #0]
      if (kick_time > 100) {
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	2a64      	cmp	r2, #100	; 0x64
 800325e:	ddac      	ble.n	80031ba <maintask_run+0x1a2>
        kick_state = 0;
 8003260:	2200      	movs	r2, #0
 8003262:	602a      	str	r2, [r5, #0]
        kick_time = 0;
 8003264:	601a      	str	r2, [r3, #0]
 8003266:	e7a8      	b.n	80031ba <maintask_run+0x1a2>
      if (kick_state == 0) {
 8003268:	682b      	ldr	r3, [r5, #0]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d1a2      	bne.n	80031b4 <maintask_run+0x19c>
        uint8_t kick_power_param = (float)ai_cmd.kick_power * 255.0;
 800326e:	ee17 0a90 	vmov	r0, s15
 8003272:	f7fd f991 	bl	8000598 <__aeabi_f2d>
 8003276:	a31c      	add	r3, pc, #112	; (adr r3, 80032e8 <maintask_run+0x2d0>)
 8003278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800327c:	f7fd f9e4 	bl	8000648 <__aeabi_dmul>
 8003280:	f7fd fcba 	bl	8000bf8 <__aeabi_d2uiz>
 8003284:	b2c1      	uxtb	r1, r0
        printf(" kick=%d\r\n", kick_power_param);
 8003286:	482c      	ldr	r0, [pc, #176]	; (8003338 <maintask_run+0x320>)
 8003288:	9101      	str	r1, [sp, #4]
 800328a:	f006 fe1f 	bl	8009ecc <iprintf>
        actuator_kicker(3, (uint8_t)kick_power_param);
 800328e:	9901      	ldr	r1, [sp, #4]
 8003290:	2003      	movs	r0, #3
 8003292:	f7fd ff1b 	bl	80010cc <actuator_kicker>
        kick_state = 1;
 8003296:	602f      	str	r7, [r5, #0]
 8003298:	e78c      	b.n	80031b4 <maintask_run+0x19c>
  if (ai_cmd.chip_en == 1) {
 800329a:	7c61      	ldrb	r1, [r4, #17]
 800329c:	4d21      	ldr	r5, [pc, #132]	; (8003324 <maintask_run+0x30c>)
 800329e:	2901      	cmp	r1, #1
 80032a0:	d18e      	bne.n	80031c0 <maintask_run+0x1a8>
    actuator_kicker(2, 1);
 80032a2:	2002      	movs	r0, #2
 80032a4:	f7fd ff12 	bl	80010cc <actuator_kicker>
    actuator_dribbler_up();
 80032a8:	f7fd feda 	bl	8001060 <actuator_dribbler_up>
 80032ac:	e78e      	b.n	80031cc <maintask_run+0x1b4>
    ai_cmd.local_target_speed[0] = 0;
 80032ae:	2300      	movs	r3, #0
    maintask_stop(1, 0);
 80032b0:	2001      	movs	r0, #1
    ai_cmd.local_target_speed[0] = 0;
 80032b2:	6163      	str	r3, [r4, #20]
    ai_cmd.local_target_speed[1] = 0;
 80032b4:	61a3      	str	r3, [r4, #24]
}
 80032b6:	b012      	add	sp, #72	; 0x48
 80032b8:	ecbd 8b02 	vpop	{d8}
 80032bc:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    maintask_stop(1, 0);
 80032c0:	f7ff be3a 	b.w	8002f38 <maintask_stop>
  omega = (getAngleDiff(ai_cmd.target_theta, yaw_angle_rad) * OMEGA_GAIN_KP) - (getAngleDiff(yaw_angle_rad, pre_yaw_angle_rad) * OMEGA_GAIN_KD);
 80032c4:	4b0f      	ldr	r3, [pc, #60]	; (8003304 <maintask_run+0x2ec>)
 80032c6:	6018      	str	r0, [r3, #0]
 80032c8:	e73d      	b.n	8003146 <maintask_run+0x12e>
 80032ca:	bf00      	nop
 80032cc:	f3af 8000 	nop.w
 80032d0:	16c16c17 	.word	0x16c16c17
 80032d4:	3f76c16c 	.word	0x3f76c16c
 80032d8:	48b81fe5 	.word	0x48b81fe5
 80032dc:	3fad55df 	.word	0x3fad55df
 80032e0:	a2529d39 	.word	0xa2529d39
 80032e4:	3f91df46 	.word	0x3f91df46
 80032e8:	00000000 	.word	0x00000000
 80032ec:	406fe000 	.word	0x406fe000
 80032f0:	20000e30 	.word	0x20000e30
 80032f4:	40490fdb 	.word	0x40490fdb
 80032f8:	20001518 	.word	0x20001518
 80032fc:	40640000 	.word	0x40640000
 8003300:	40af4000 	.word	0x40af4000
 8003304:	20000f0c 	.word	0x20000f0c
 8003308:	20000eac 	.word	0x20000eac
 800330c:	200014dc 	.word	0x200014dc
 8003310:	20000efc 	.word	0x20000efc
 8003314:	20000f20 	.word	0x20000f20
 8003318:	2000125c 	.word	0x2000125c
 800331c:	20001258 	.word	0x20001258
 8003320:	20000e78 	.word	0x20000e78
 8003324:	20000eb8 	.word	0x20000eb8
 8003328:	437a0000 	.word	0x437a0000
 800332c:	20001260 	.word	0x20001260
 8003330:	20001888 	.word	0x20001888
 8003334:	20000ebc 	.word	0x20000ebc
 8003338:	0800d554 	.word	0x0800d554
 800333c:	20000004 	.word	0x20000004
 8003340:	20001514 	.word	0x20001514
 8003344:	2000129c 	.word	0x2000129c

08003348 <HAL_TIM_PeriodElapsedCallback>:
{
 8003348:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  yaw_angle = ICM20602_read_IMU_data(0.002);
 800334c:	ed9f 0aa3 	vldr	s0, [pc, #652]	; 80035dc <HAL_TIM_PeriodElapsedCallback+0x294>
  pre_sw_mode = sw_mode;
 8003350:	4da3      	ldr	r5, [pc, #652]	; (80035e0 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8003352:	f8df 82d4 	ldr.w	r8, [pc, #724]	; 8003628 <HAL_TIM_PeriodElapsedCallback+0x2e0>
  yaw_angle = ICM20602_read_IMU_data(0.002);
 8003356:	4fa3      	ldr	r7, [pc, #652]	; (80035e4 <HAL_TIM_PeriodElapsedCallback+0x29c>)
{
 8003358:	b087      	sub	sp, #28
 800335a:	4606      	mov	r6, r0
  yaw_angle = ICM20602_read_IMU_data(0.002);
 800335c:	f7fe fdf6 	bl	8001f4c <ICM20602_read_IMU_data>
  pre_sw_mode = sw_mode;
 8003360:	782b      	ldrb	r3, [r5, #0]
  sw_mode = 15 - (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) + (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) << 1) + (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) << 3) + (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2) << 2));
 8003362:	48a1      	ldr	r0, [pc, #644]	; (80035e8 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
  pre_sw_mode = sw_mode;
 8003364:	f888 3000 	strb.w	r3, [r8]
  sw_mode = 15 - (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) + (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) << 1) + (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) << 3) + (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2) << 2));
 8003368:	2120      	movs	r1, #32
  yaw_angle = ICM20602_read_IMU_data(0.002);
 800336a:	ed87 0a00 	vstr	s0, [r7]
  sw_mode = 15 - (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) + (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) << 1) + (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) << 3) + (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2) << 2));
 800336e:	f003 fa25 	bl	80067bc <HAL_GPIO_ReadPin>
 8003372:	2140      	movs	r1, #64	; 0x40
 8003374:	4604      	mov	r4, r0
 8003376:	489c      	ldr	r0, [pc, #624]	; (80035e8 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8003378:	f003 fa20 	bl	80067bc <HAL_GPIO_ReadPin>
 800337c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003380:	4681      	mov	r9, r0
 8003382:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003386:	f003 fa19 	bl	80067bc <HAL_GPIO_ReadPin>
 800338a:	f1c4 040f 	rsb	r4, r4, #15
 800338e:	eba4 0449 	sub.w	r4, r4, r9, lsl #1
 8003392:	2104      	movs	r1, #4
 8003394:	4681      	mov	r9, r0
 8003396:	4895      	ldr	r0, [pc, #596]	; (80035ec <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8003398:	f003 fa10 	bl	80067bc <HAL_GPIO_ReadPin>
 800339c:	b2e4      	uxtb	r4, r4
 800339e:	eba4 04c9 	sub.w	r4, r4, r9, lsl #3
  if (sw_mode != pre_sw_mode) {
 80033a2:	f898 2000 	ldrb.w	r2, [r8]
  sw_mode = 15 - (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) + (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) << 1) + (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) << 3) + (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2) << 2));
 80033a6:	eba4 0480 	sub.w	r4, r4, r0, lsl #2
 80033aa:	b2e3      	uxtb	r3, r4
  if (sw_mode != pre_sw_mode) {
 80033ac:	429a      	cmp	r2, r3
  sw_mode = 15 - (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) + (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) << 1) + (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) << 3) + (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2) << 2));
 80033ae:	702b      	strb	r3, [r5, #0]
  if (sw_mode != pre_sw_mode) {
 80033b0:	d008      	beq.n	80033c4 <HAL_TIM_PeriodElapsedCallback+0x7c>
    omni_odom[0] = tar_pos[1];
 80033b2:	4a8f      	ldr	r2, [pc, #572]	; (80035f0 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 80033b4:	6851      	ldr	r1, [r2, #4]
 80033b6:	4a8f      	ldr	r2, [pc, #572]	; (80035f4 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80033b8:	6011      	str	r1, [r2, #0]
    omni_odom[1] = tar_pos[1];
 80033ba:	6051      	str	r1, [r2, #4]
    ai_cmd.local_target_speed[0] = 0;
 80033bc:	4a8e      	ldr	r2, [pc, #568]	; (80035f8 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 80033be:	2100      	movs	r1, #0
 80033c0:	6151      	str	r1, [r2, #20]
    ai_cmd.local_target_speed[1] = 0;
 80033c2:	6191      	str	r1, [r2, #24]
  switch (sw_mode) {
 80033c4:	2b06      	cmp	r3, #6
 80033c6:	f200 82aa 	bhi.w	800391e <HAL_TIM_PeriodElapsedCallback+0x5d6>
 80033ca:	e8df f013 	tbh	[pc, r3, lsl #1]
 80033ce:	0007      	.short	0x0007
 80033d0:	00610007 	.word	0x00610007
 80033d4:	0098007a 	.word	0x0098007a
 80033d8:	00db00b7 	.word	0x00db00b7
      maintask_run();
 80033dc:	f7ff fe1c 	bl	8003018 <maintask_run>
  buzzer_cnt++;
 80033e0:	4a86      	ldr	r2, [pc, #536]	; (80035fc <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 80033e2:	6813      	ldr	r3, [r2, #0]
 80033e4:	3301      	adds	r3, #1
  if (buzzer_cnt > 100) {
 80033e6:	2b64      	cmp	r3, #100	; 0x64
 80033e8:	d82c      	bhi.n	8003444 <HAL_TIM_PeriodElapsedCallback+0xfc>
  buzzer_cnt++;
 80033ea:	6013      	str	r3, [r2, #0]
  connection_check_cnt++;
 80033ec:	4c84      	ldr	r4, [pc, #528]	; (8003600 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80033ee:	6823      	ldr	r3, [r4, #0]
 80033f0:	3301      	adds	r3, #1
  if (connection_check_cnt > 200) {
 80033f2:	2bc8      	cmp	r3, #200	; 0xc8
  connection_check_cnt++;
 80033f4:	6023      	str	r3, [r4, #0]
  if (connection_check_cnt > 200) {
 80033f6:	d918      	bls.n	800342a <HAL_TIM_PeriodElapsedCallback+0xe2>
    if (connection_check_ver != connection_check_pre) {
 80033f8:	f8df 9230 	ldr.w	r9, [pc, #560]	; 800362c <HAL_TIM_PeriodElapsedCallback+0x2e4>
 80033fc:	f8df 8230 	ldr.w	r8, [pc, #560]	; 8003630 <HAL_TIM_PeriodElapsedCallback+0x2e8>
 8003400:	f8d9 2000 	ldr.w	r2, [r9]
 8003404:	f8d8 3000 	ldr.w	r3, [r8]
      HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8003408:	487e      	ldr	r0, [pc, #504]	; (8003604 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
    if (connection_check_ver != connection_check_pre) {
 800340a:	429a      	cmp	r2, r3
      ether_connect = 0;
 800340c:	4b7e      	ldr	r3, [pc, #504]	; (8003608 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
      ether_connect = 1;
 800340e:	bf14      	ite	ne
 8003410:	2201      	movne	r2, #1
      ether_connect = 0;
 8003412:	2200      	moveq	r2, #0
      HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8003414:	f44f 5100 	mov.w	r1, #8192	; 0x2000
      ether_connect = 0;
 8003418:	701a      	strb	r2, [r3, #0]
      HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 800341a:	f003 f9d5 	bl	80067c8 <HAL_GPIO_WritePin>
    connection_check_pre = connection_check_ver;
 800341e:	f8d9 3000 	ldr.w	r3, [r9]
 8003422:	f8c8 3000 	str.w	r3, [r8]
    connection_check_cnt = 0;
 8003426:	2300      	movs	r3, #0
 8003428:	6023      	str	r3, [r4, #0]
  actuator_power_ONOFF(1);
 800342a:	2001      	movs	r0, #1
 800342c:	f7fd fe5e 	bl	80010ec <actuator_power_ONOFF>
  cnt_time_50Hz++;
 8003430:	4a76      	ldr	r2, [pc, #472]	; (800360c <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8003432:	8813      	ldrh	r3, [r2, #0]
 8003434:	3301      	adds	r3, #1
 8003436:	b29b      	uxth	r3, r3
  if (cnt_time_50Hz > 10) {
 8003438:	2b0a      	cmp	r3, #10
 800343a:	d81c      	bhi.n	8003476 <HAL_TIM_PeriodElapsedCallback+0x12e>
  cnt_time_50Hz++;
 800343c:	8013      	strh	r3, [r2, #0]
}
 800343e:	b007      	add	sp, #28
 8003440:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    buzzer_cnt = 0;
 8003444:	2300      	movs	r3, #0
 8003446:	6013      	str	r3, [r2, #0]
    if (power_voltage[0] < 21.0) {
 8003448:	4b71      	ldr	r3, [pc, #452]	; (8003610 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 800344a:	ed93 7a00 	vldr	s14, [r3]
      if (buzzer_state == false) {
 800344e:	4b71      	ldr	r3, [pc, #452]	; (8003614 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
    if (power_voltage[0] < 21.0) {
 8003450:	eef3 7a05 	vmov.f32	s15, #53	; 0x41a80000  21.0
 8003454:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003458:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800345c:	d506      	bpl.n	800346c <HAL_TIM_PeriodElapsedCallback+0x124>
      if (buzzer_state == false) {
 800345e:	781a      	ldrb	r2, [r3, #0]
 8003460:	b922      	cbnz	r2, 800346c <HAL_TIM_PeriodElapsedCallback+0x124>
        buzzer_state = true;
 8003462:	2201      	movs	r2, #1
 8003464:	701a      	strb	r2, [r3, #0]
        actuator_buzzer_on();
 8003466:	f7fd fe77 	bl	8001158 <actuator_buzzer_on>
 800346a:	e7bf      	b.n	80033ec <HAL_TIM_PeriodElapsedCallback+0xa4>
        buzzer_state = false;
 800346c:	2200      	movs	r2, #0
 800346e:	701a      	strb	r2, [r3, #0]
        actuator_buzzer_off();
 8003470:	f7fd fe7a 	bl	8001168 <actuator_buzzer_off>
 8003474:	e7ba      	b.n	80033ec <HAL_TIM_PeriodElapsedCallback+0xa4>
    if (sw_mode > 0) {
 8003476:	7829      	ldrb	r1, [r5, #0]
    cnt_time_50Hz = 0;
 8003478:	2300      	movs	r3, #0
 800347a:	8013      	strh	r3, [r2, #0]
    if (sw_mode > 0) {
 800347c:	2900      	cmp	r1, #0
 800347e:	f040 80db 	bne.w	8003638 <HAL_TIM_PeriodElapsedCallback+0x2f0>
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 8003482:	4859      	ldr	r0, [pc, #356]	; (80035e8 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8003484:	2180      	movs	r1, #128	; 0x80
}
 8003486:	b007      	add	sp, #28
 8003488:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 800348c:	f003 b9a2 	b.w	80067d4 <HAL_GPIO_TogglePin>
      if (decode_SW(adc_sw_data) & 0b00010000) {
 8003490:	4b61      	ldr	r3, [pc, #388]	; (8003618 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8003492:	8818      	ldrh	r0, [r3, #0]
 8003494:	f001 fc10 	bl	8004cb8 <decode_SW>
 8003498:	f010 0410 	ands.w	r4, r0, #16
 800349c:	f000 812a 	beq.w	80036f4 <HAL_TIM_PeriodElapsedCallback+0x3ac>
        can1_send(0x310, senddata_calib);  // calibration
 80034a0:	a904      	add	r1, sp, #16
 80034a2:	f44f 7044 	mov.w	r0, #784	; 0x310
 80034a6:	f7fe f875 	bl	8001594 <can1_send>
        can2_send(0x310, senddata_calib);  // calibration
 80034aa:	a904      	add	r1, sp, #16
 80034ac:	f44f 7044 	mov.w	r0, #784	; 0x310
 80034b0:	f7fe f8c0 	bl	8001634 <can2_send>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
 80034b4:	4853      	ldr	r0, [pc, #332]	; (8003604 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80034b6:	2201      	movs	r2, #1
 80034b8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80034bc:	f003 f984 	bl	80067c8 <HAL_GPIO_WritePin>
 80034c0:	e78e      	b.n	80033e0 <HAL_TIM_PeriodElapsedCallback+0x98>
      if (decode_SW(adc_sw_data) & 0b00000001) {
 80034c2:	4c55      	ldr	r4, [pc, #340]	; (8003618 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 80034c4:	8820      	ldrh	r0, [r4, #0]
 80034c6:	f001 fbf7 	bl	8004cb8 <decode_SW>
 80034ca:	07c0      	lsls	r0, r0, #31
 80034cc:	f140 8129 	bpl.w	8003722 <HAL_TIM_PeriodElapsedCallback+0x3da>
        omni_move(2.0, 0.0, 0.0, 2.0);  // fwd
 80034d0:	ed9f 1a52 	vldr	s2, [pc, #328]	; 800361c <HAL_TIM_PeriodElapsedCallback+0x2d4>
 80034d4:	eef0 1a00 	vmov.f32	s3, #0	; 0x40000000  2.0
 80034d8:	eef0 0a41 	vmov.f32	s1, s2
 80034dc:	eeb0 0a61 	vmov.f32	s0, s3
        omni_move(-2.0, 0.0, 0.0, 2.0);  // back
 80034e0:	f000 fe0e 	bl	8004100 <omni_move>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
 80034e4:	4847      	ldr	r0, [pc, #284]	; (8003604 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80034e6:	2201      	movs	r2, #1
 80034e8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80034ec:	f003 f96c 	bl	80067c8 <HAL_GPIO_WritePin>
      actuator_motor5(0.0, 0.0);
 80034f0:	eddf 0a4a 	vldr	s1, [pc, #296]	; 800361c <HAL_TIM_PeriodElapsedCallback+0x2d4>
 80034f4:	eeb0 0a60 	vmov.f32	s0, s1
 80034f8:	f7fd fda4 	bl	8001044 <actuator_motor5>
      break;
 80034fc:	e770      	b.n	80033e0 <HAL_TIM_PeriodElapsedCallback+0x98>
      if (decode_SW(adc_sw_data) & 0b00010000) {
 80034fe:	4b46      	ldr	r3, [pc, #280]	; (8003618 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8003500:	8818      	ldrh	r0, [r3, #0]
 8003502:	f001 fbd9 	bl	8004cb8 <decode_SW>
 8003506:	f010 0410 	ands.w	r4, r0, #16
 800350a:	f000 813b 	beq.w	8003784 <HAL_TIM_PeriodElapsedCallback+0x43c>
        actuator_motor5(0.5, 1.0);
 800350e:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8003512:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8003516:	f7fd fd95 	bl	8001044 <actuator_motor5>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
 800351a:	483a      	ldr	r0, [pc, #232]	; (8003604 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 800351c:	2201      	movs	r2, #1
 800351e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003522:	f003 f951 	bl	80067c8 <HAL_GPIO_WritePin>
      omni_move(0.0, 0.0, 0.0, 0.0);
 8003526:	eddf 1a3d 	vldr	s3, [pc, #244]	; 800361c <HAL_TIM_PeriodElapsedCallback+0x2d4>
 800352a:	eeb0 1a61 	vmov.f32	s2, s3
 800352e:	eef0 0a61 	vmov.f32	s1, s3
 8003532:	eeb0 0a61 	vmov.f32	s0, s3
 8003536:	f000 fde3 	bl	8004100 <omni_move>
      break;
 800353a:	e751      	b.n	80033e0 <HAL_TIM_PeriodElapsedCallback+0x98>
      if (kick_state == 1) {
 800353c:	4c38      	ldr	r4, [pc, #224]	; (8003620 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 800353e:	6823      	ldr	r3, [r4, #0]
 8003540:	2b01      	cmp	r3, #1
 8003542:	f000 8198 	beq.w	8003876 <HAL_TIM_PeriodElapsedCallback+0x52e>
      if (decode_SW(adc_sw_data) & 0b00010000) {
 8003546:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003618 <HAL_TIM_PeriodElapsedCallback+0x2d0>
 800354a:	f8b8 0000 	ldrh.w	r0, [r8]
 800354e:	f001 fbb3 	bl	8004cb8 <decode_SW>
 8003552:	06c0      	lsls	r0, r0, #27
 8003554:	f140 8123 	bpl.w	800379e <HAL_TIM_PeriodElapsedCallback+0x456>
        actuator_motor5(0.5, 1.0);
 8003558:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 800355c:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8003560:	f7fd fd70 	bl	8001044 <actuator_motor5>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
 8003564:	4827      	ldr	r0, [pc, #156]	; (8003604 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8003566:	2201      	movs	r2, #1
 8003568:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800356c:	f003 f92c 	bl	80067c8 <HAL_GPIO_WritePin>
        if (ball_detection[0] == 1) {
 8003570:	4b2c      	ldr	r3, [pc, #176]	; (8003624 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8003572:	f893 8000 	ldrb.w	r8, [r3]
 8003576:	f1b8 0f01 	cmp.w	r8, #1
 800357a:	d1d4      	bne.n	8003526 <HAL_TIM_PeriodElapsedCallback+0x1de>
          if (kick_state == 0) {
 800357c:	6821      	ldr	r1, [r4, #0]
 800357e:	2900      	cmp	r1, #0
 8003580:	d1d1      	bne.n	8003526 <HAL_TIM_PeriodElapsedCallback+0x1de>
 8003582:	e12b      	b.n	80037dc <HAL_TIM_PeriodElapsedCallback+0x494>
      if (kick_state == 1) {
 8003584:	4c26      	ldr	r4, [pc, #152]	; (8003620 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8003586:	6823      	ldr	r3, [r4, #0]
 8003588:	2b01      	cmp	r3, #1
 800358a:	f000 8168 	beq.w	800385e <HAL_TIM_PeriodElapsedCallback+0x516>
      if (dribbler_up == 0 && decode_SW(adc_sw_data) & 0b00000100) {
 800358e:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8003634 <HAL_TIM_PeriodElapsedCallback+0x2ec>
 8003592:	f8df 9084 	ldr.w	r9, [pc, #132]	; 8003618 <HAL_TIM_PeriodElapsedCallback+0x2d0>
 8003596:	f8d8 3000 	ldr.w	r3, [r8]
 800359a:	2b00      	cmp	r3, #0
 800359c:	f000 8177 	beq.w	800388e <HAL_TIM_PeriodElapsedCallback+0x546>
      } else if (dribbler_up == 1 && decode_SW(adc_sw_data) & 0b00001000) {
 80035a0:	f8d8 3000 	ldr.w	r3, [r8]
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	f000 817f 	beq.w	80038a8 <HAL_TIM_PeriodElapsedCallback+0x560>
      if (decode_SW(adc_sw_data) & 0b00010000) {
 80035aa:	f8b9 0000 	ldrh.w	r0, [r9]
 80035ae:	f001 fb83 	bl	8004cb8 <decode_SW>
 80035b2:	06c3      	lsls	r3, r0, #27
 80035b4:	f140 80ca 	bpl.w	800374c <HAL_TIM_PeriodElapsedCallback+0x404>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
 80035b8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80035bc:	4811      	ldr	r0, [pc, #68]	; (8003604 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80035be:	2201      	movs	r2, #1
 80035c0:	f003 f902 	bl	80067c8 <HAL_GPIO_WritePin>
        if (kick_state == 0) {
 80035c4:	6821      	ldr	r1, [r4, #0]
 80035c6:	2900      	cmp	r1, #0
 80035c8:	f000 80d2 	beq.w	8003770 <HAL_TIM_PeriodElapsedCallback+0x428>
      actuator_motor5(0.0, 0.0);
 80035cc:	eddf 0a13 	vldr	s1, [pc, #76]	; 800361c <HAL_TIM_PeriodElapsedCallback+0x2d4>
 80035d0:	eeb0 0a60 	vmov.f32	s0, s1
 80035d4:	f7fd fd36 	bl	8001044 <actuator_motor5>
 80035d8:	e7a5      	b.n	8003526 <HAL_TIM_PeriodElapsedCallback+0x1de>
 80035da:	bf00      	nop
 80035dc:	3b03126f 	.word	0x3b03126f
 80035e0:	200014dc 	.word	0x200014dc
 80035e4:	20001514 	.word	0x20001514
 80035e8:	48000400 	.word	0x48000400
 80035ec:	48000c00 	.word	0x48000c00
 80035f0:	200014e0 	.word	0x200014e0
 80035f4:	20000f20 	.word	0x20000f20
 80035f8:	20000e30 	.word	0x20000e30
 80035fc:	20000e7c 	.word	0x20000e7c
 8003600:	20000e84 	.word	0x20000e84
 8003604:	48000800 	.word	0x48000800
 8003608:	20000eac 	.word	0x20000eac
 800360c:	20000e82 	.word	0x20000e82
 8003610:	20001260 	.word	0x20001260
 8003614:	20000e80 	.word	0x20000e80
 8003618:	20000e2c 	.word	0x20000e2c
 800361c:	00000000 	.word	0x00000000
 8003620:	20000eb8 	.word	0x20000eb8
 8003624:	20000e78 	.word	0x20000e78
 8003628:	20001298 	.word	0x20001298
 800362c:	20000e8c 	.word	0x20000e8c
 8003630:	20000e88 	.word	0x20000e88
 8003634:	20000ea4 	.word	0x20000ea4
      printf_buffer[0] = 0;
 8003638:	4cbb      	ldr	r4, [pc, #748]	; (8003928 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
      p("yaw=%+6.1f ", yaw_angle);
 800363a:	6838      	ldr	r0, [r7, #0]
      printf_buffer[0] = 0;
 800363c:	7023      	strb	r3, [r4, #0]
      p("yaw=%+6.1f ", yaw_angle);
 800363e:	f7fc ffab 	bl	8000598 <__aeabi_f2d>
 8003642:	4602      	mov	r2, r0
 8003644:	460b      	mov	r3, r1
 8003646:	48b9      	ldr	r0, [pc, #740]	; (800392c <HAL_TIM_PeriodElapsedCallback+0x5e4>)
      p(" omni X%+8.3f Y%+8.3f ", omni_odom[0], omni_odom[1]);
 8003648:	4db9      	ldr	r5, [pc, #740]	; (8003930 <HAL_TIM_PeriodElapsedCallback+0x5e8>)
      p("yaw=%+6.1f ", yaw_angle);
 800364a:	f7ff f9e1 	bl	8002a10 <p>
      p(" Batt=%3.1f ", power_voltage[0]);
 800364e:	4bb9      	ldr	r3, [pc, #740]	; (8003934 <HAL_TIM_PeriodElapsedCallback+0x5ec>)
 8003650:	6818      	ldr	r0, [r3, #0]
 8003652:	f7fc ffa1 	bl	8000598 <__aeabi_f2d>
 8003656:	4602      	mov	r2, r0
 8003658:	460b      	mov	r3, r1
 800365a:	48b7      	ldr	r0, [pc, #732]	; (8003938 <HAL_TIM_PeriodElapsedCallback+0x5f0>)
 800365c:	f7ff f9d8 	bl	8002a10 <p>
      p(" omni X%+8.3f Y%+8.3f ", omni_odom[0], omni_odom[1]);
 8003660:	6828      	ldr	r0, [r5, #0]
 8003662:	f7fc ff99 	bl	8000598 <__aeabi_f2d>
 8003666:	4602      	mov	r2, r0
 8003668:	460b      	mov	r3, r1
 800366a:	6868      	ldr	r0, [r5, #4]
      p("tar %+3.0f %+3.0f ", tar_vel[0], tar_vel[1]);
 800366c:	4db3      	ldr	r5, [pc, #716]	; (800393c <HAL_TIM_PeriodElapsedCallback+0x5f4>)
      p(" omni X%+8.3f Y%+8.3f ", omni_odom[0], omni_odom[1]);
 800366e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003672:	f7fc ff91 	bl	8000598 <__aeabi_f2d>
 8003676:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800367a:	e9cd 0100 	strd	r0, r1, [sp]
 800367e:	48b0      	ldr	r0, [pc, #704]	; (8003940 <HAL_TIM_PeriodElapsedCallback+0x5f8>)
 8003680:	f7ff f9c6 	bl	8002a10 <p>
      p("tar %+3.0f %+3.0f ", tar_vel[0], tar_vel[1]);
 8003684:	6828      	ldr	r0, [r5, #0]
 8003686:	f7fc ff87 	bl	8000598 <__aeabi_f2d>
 800368a:	4602      	mov	r2, r0
 800368c:	460b      	mov	r3, r1
 800368e:	6868      	ldr	r0, [r5, #4]
      p("tar-c %+6.2f %+6.2f ", tar_vel_current[0], tar_vel_current[1]);
 8003690:	4dac      	ldr	r5, [pc, #688]	; (8003944 <HAL_TIM_PeriodElapsedCallback+0x5fc>)
      p("tar %+3.0f %+3.0f ", tar_vel[0], tar_vel[1]);
 8003692:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003696:	f7fc ff7f 	bl	8000598 <__aeabi_f2d>
 800369a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800369e:	e9cd 0100 	strd	r0, r1, [sp]
 80036a2:	48a9      	ldr	r0, [pc, #676]	; (8003948 <HAL_TIM_PeriodElapsedCallback+0x600>)
 80036a4:	f7ff f9b4 	bl	8002a10 <p>
      p("tar-c %+6.2f %+6.2f ", tar_vel_current[0], tar_vel_current[1]);
 80036a8:	6828      	ldr	r0, [r5, #0]
 80036aa:	f7fc ff75 	bl	8000598 <__aeabi_f2d>
 80036ae:	4602      	mov	r2, r0
 80036b0:	460b      	mov	r3, r1
 80036b2:	6868      	ldr	r0, [r5, #4]
 80036b4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80036b8:	f7fc ff6e 	bl	8000598 <__aeabi_f2d>
 80036bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80036c0:	e9cd 0100 	strd	r0, r1, [sp]
 80036c4:	48a1      	ldr	r0, [pc, #644]	; (800394c <HAL_TIM_PeriodElapsedCallback+0x604>)
 80036c6:	f7ff f9a3 	bl	8002a10 <p>
      p(" cpu %3d ", htim->Instance->CNT / 20);  // MAX 2000
 80036ca:	6832      	ldr	r2, [r6, #0]
 80036cc:	4ba0      	ldr	r3, [pc, #640]	; (8003950 <HAL_TIM_PeriodElapsedCallback+0x608>)
 80036ce:	6a51      	ldr	r1, [r2, #36]	; 0x24
 80036d0:	48a0      	ldr	r0, [pc, #640]	; (8003954 <HAL_TIM_PeriodElapsedCallback+0x60c>)
 80036d2:	fba3 3101 	umull	r3, r1, r3, r1
 80036d6:	0909      	lsrs	r1, r1, #4
 80036d8:	f7ff f99a 	bl	8002a10 <p>
      p("\r\n");
 80036dc:	489e      	ldr	r0, [pc, #632]	; (8003958 <HAL_TIM_PeriodElapsedCallback+0x610>)
 80036de:	f7ff f997 	bl	8002a10 <p>
      HAL_UART_Transmit_DMA(&hlpuart1, (uint8_t *)printf_buffer, strlen(printf_buffer));
 80036e2:	4620      	mov	r0, r4
 80036e4:	f7fc fdec 	bl	80002c0 <strlen>
 80036e8:	4621      	mov	r1, r4
 80036ea:	b282      	uxth	r2, r0
 80036ec:	489b      	ldr	r0, [pc, #620]	; (800395c <HAL_TIM_PeriodElapsedCallback+0x614>)
 80036ee:	f004 ff17 	bl	8008520 <HAL_UART_Transmit_DMA>
 80036f2:	e6c6      	b.n	8003482 <HAL_TIM_PeriodElapsedCallback+0x13a>
        omni_move(0.0, 0.0, 0.0, 0.0);
 80036f4:	eddf 1a9a 	vldr	s3, [pc, #616]	; 8003960 <HAL_TIM_PeriodElapsedCallback+0x618>
 80036f8:	eef0 0a61 	vmov.f32	s1, s3
 80036fc:	eeb0 0a61 	vmov.f32	s0, s3
 8003700:	eeb0 1a61 	vmov.f32	s2, s3
 8003704:	f000 fcfc 	bl	8004100 <omni_move>
        actuator_motor5(0.0, 0.0);
 8003708:	eddf 0a95 	vldr	s1, [pc, #596]	; 8003960 <HAL_TIM_PeriodElapsedCallback+0x618>
 800370c:	eeb0 0a60 	vmov.f32	s0, s1
 8003710:	f7fd fc98 	bl	8001044 <actuator_motor5>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0);
 8003714:	4893      	ldr	r0, [pc, #588]	; (8003964 <HAL_TIM_PeriodElapsedCallback+0x61c>)
 8003716:	4622      	mov	r2, r4
 8003718:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800371c:	f003 f854 	bl	80067c8 <HAL_GPIO_WritePin>
 8003720:	e65e      	b.n	80033e0 <HAL_TIM_PeriodElapsedCallback+0x98>
      } else if (decode_SW(adc_sw_data) & 0b00000010) {
 8003722:	8820      	ldrh	r0, [r4, #0]
 8003724:	f001 fac8 	bl	8004cb8 <decode_SW>
 8003728:	0781      	lsls	r1, r0, #30
 800372a:	f100 808f 	bmi.w	800384c <HAL_TIM_PeriodElapsedCallback+0x504>
      } else if (decode_SW(adc_sw_data) & 0b00000100) {
 800372e:	8820      	ldrh	r0, [r4, #0]
 8003730:	f001 fac2 	bl	8004cb8 <decode_SW>
 8003734:	0742      	lsls	r2, r0, #29
 8003736:	f140 80c4 	bpl.w	80038c2 <HAL_TIM_PeriodElapsedCallback+0x57a>
        omni_move(0.0, -2.0, 0.0, 2.0);  // left
 800373a:	ed9f 1a89 	vldr	s2, [pc, #548]	; 8003960 <HAL_TIM_PeriodElapsedCallback+0x618>
 800373e:	eef0 1a00 	vmov.f32	s3, #0	; 0x40000000  2.0
 8003742:	eef8 0a00 	vmov.f32	s1, #128	; 0xc0000000 -2.0
 8003746:	eeb0 0a41 	vmov.f32	s0, s2
 800374a:	e6c9      	b.n	80034e0 <HAL_TIM_PeriodElapsedCallback+0x198>
      } else if (decode_SW(adc_sw_data) & 0b00000010) {
 800374c:	f8b9 0000 	ldrh.w	r0, [r9]
 8003750:	f001 fab2 	bl	8004cb8 <decode_SW>
 8003754:	f010 0802 	ands.w	r8, r0, #2
 8003758:	d064      	beq.n	8003824 <HAL_TIM_PeriodElapsedCallback+0x4dc>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
 800375a:	4882      	ldr	r0, [pc, #520]	; (8003964 <HAL_TIM_PeriodElapsedCallback+0x61c>)
 800375c:	2201      	movs	r2, #1
 800375e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003762:	f003 f831 	bl	80067c8 <HAL_GPIO_WritePin>
        if (kick_state == 0) {
 8003766:	6823      	ldr	r3, [r4, #0]
 8003768:	2b00      	cmp	r3, #0
 800376a:	f47f af2f 	bne.w	80035cc <HAL_TIM_PeriodElapsedCallback+0x284>
          actuator_kicker(2, 1);  // straight
 800376e:	2101      	movs	r1, #1
 8003770:	2002      	movs	r0, #2
 8003772:	f7fd fcab 	bl	80010cc <actuator_kicker>
          actuator_kicker(3, 100);
 8003776:	2164      	movs	r1, #100	; 0x64
 8003778:	2003      	movs	r0, #3
 800377a:	f7fd fca7 	bl	80010cc <actuator_kicker>
          kick_state = 1;
 800377e:	2301      	movs	r3, #1
 8003780:	6023      	str	r3, [r4, #0]
 8003782:	e723      	b.n	80035cc <HAL_TIM_PeriodElapsedCallback+0x284>
        actuator_motor5(0.0, 0.0);
 8003784:	eddf 0a76 	vldr	s1, [pc, #472]	; 8003960 <HAL_TIM_PeriodElapsedCallback+0x618>
 8003788:	eeb0 0a60 	vmov.f32	s0, s1
 800378c:	f7fd fc5a 	bl	8001044 <actuator_motor5>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0);
 8003790:	4874      	ldr	r0, [pc, #464]	; (8003964 <HAL_TIM_PeriodElapsedCallback+0x61c>)
 8003792:	4622      	mov	r2, r4
 8003794:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003798:	f003 f816 	bl	80067c8 <HAL_GPIO_WritePin>
      omni_move(0.0, 0.0, 0.0, 0.0);
 800379c:	e6c3      	b.n	8003526 <HAL_TIM_PeriodElapsedCallback+0x1de>
      } else if (decode_SW(adc_sw_data) & 0b00000010) {
 800379e:	f8b8 0000 	ldrh.w	r0, [r8]
 80037a2:	f001 fa89 	bl	8004cb8 <decode_SW>
 80037a6:	f010 0802 	ands.w	r8, r0, #2
 80037aa:	d021      	beq.n	80037f0 <HAL_TIM_PeriodElapsedCallback+0x4a8>
        actuator_motor5(0.5, 1.0);
 80037ac:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80037b0:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 80037b4:	f7fd fc46 	bl	8001044 <actuator_motor5>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
 80037b8:	486a      	ldr	r0, [pc, #424]	; (8003964 <HAL_TIM_PeriodElapsedCallback+0x61c>)
 80037ba:	2201      	movs	r2, #1
 80037bc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80037c0:	f003 f802 	bl	80067c8 <HAL_GPIO_WritePin>
        if (ball_detection[0] == 1) {
 80037c4:	4b68      	ldr	r3, [pc, #416]	; (8003968 <HAL_TIM_PeriodElapsedCallback+0x620>)
 80037c6:	f893 8000 	ldrb.w	r8, [r3]
 80037ca:	f1b8 0f01 	cmp.w	r8, #1
 80037ce:	f47f aeaa 	bne.w	8003526 <HAL_TIM_PeriodElapsedCallback+0x1de>
          if (kick_state == 0) {
 80037d2:	6823      	ldr	r3, [r4, #0]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	f47f aea6 	bne.w	8003526 <HAL_TIM_PeriodElapsedCallback+0x1de>
            actuator_kicker(2, 1);  // chip
 80037da:	4641      	mov	r1, r8
 80037dc:	2002      	movs	r0, #2
 80037de:	f7fd fc75 	bl	80010cc <actuator_kicker>
            actuator_kicker(3, 100);
 80037e2:	2164      	movs	r1, #100	; 0x64
 80037e4:	2003      	movs	r0, #3
 80037e6:	f7fd fc71 	bl	80010cc <actuator_kicker>
            kick_state = 1;
 80037ea:	f8c4 8000 	str.w	r8, [r4]
 80037ee:	e69a      	b.n	8003526 <HAL_TIM_PeriodElapsedCallback+0x1de>
        actuator_motor5(0.0, 0.0);
 80037f0:	eddf 0a5b 	vldr	s1, [pc, #364]	; 8003960 <HAL_TIM_PeriodElapsedCallback+0x618>
 80037f4:	eeb0 0a60 	vmov.f32	s0, s1
 80037f8:	f7fd fc24 	bl	8001044 <actuator_motor5>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0);
 80037fc:	4642      	mov	r2, r8
 80037fe:	4859      	ldr	r0, [pc, #356]	; (8003964 <HAL_TIM_PeriodElapsedCallback+0x61c>)
 8003800:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003804:	f002 ffe0 	bl	80067c8 <HAL_GPIO_WritePin>
        actuator_kicker(1, 1);  // charge enable
 8003808:	2101      	movs	r1, #1
 800380a:	4608      	mov	r0, r1
 800380c:	f7fd fc5e 	bl	80010cc <actuator_kicker>
        actuator_kicker_voltage(250.0);
 8003810:	ed9f 0a56 	vldr	s0, [pc, #344]	; 800396c <HAL_TIM_PeriodElapsedCallback+0x624>
 8003814:	f7fd fc48 	bl	80010a8 <actuator_kicker_voltage>
        kick_time = 0;
 8003818:	4b55      	ldr	r3, [pc, #340]	; (8003970 <HAL_TIM_PeriodElapsedCallback+0x628>)
        kick_state = 0;
 800381a:	f8c4 8000 	str.w	r8, [r4]
        kick_time = 0;
 800381e:	f8c3 8000 	str.w	r8, [r3]
 8003822:	e680      	b.n	8003526 <HAL_TIM_PeriodElapsedCallback+0x1de>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0);
 8003824:	4642      	mov	r2, r8
 8003826:	484f      	ldr	r0, [pc, #316]	; (8003964 <HAL_TIM_PeriodElapsedCallback+0x61c>)
 8003828:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800382c:	f002 ffcc 	bl	80067c8 <HAL_GPIO_WritePin>
        actuator_kicker(1, 1);
 8003830:	2101      	movs	r1, #1
 8003832:	4608      	mov	r0, r1
 8003834:	f7fd fc4a 	bl	80010cc <actuator_kicker>
        actuator_kicker_voltage(250.0);
 8003838:	ed9f 0a4c 	vldr	s0, [pc, #304]	; 800396c <HAL_TIM_PeriodElapsedCallback+0x624>
 800383c:	f7fd fc34 	bl	80010a8 <actuator_kicker_voltage>
        kick_time = 0;
 8003840:	4b4b      	ldr	r3, [pc, #300]	; (8003970 <HAL_TIM_PeriodElapsedCallback+0x628>)
        kick_state = 0;
 8003842:	f8c4 8000 	str.w	r8, [r4]
        kick_time = 0;
 8003846:	f8c3 8000 	str.w	r8, [r3]
 800384a:	e6bf      	b.n	80035cc <HAL_TIM_PeriodElapsedCallback+0x284>
        omni_move(-2.0, 0.0, 0.0, 2.0);  // back
 800384c:	ed9f 1a44 	vldr	s2, [pc, #272]	; 8003960 <HAL_TIM_PeriodElapsedCallback+0x618>
 8003850:	eef0 1a00 	vmov.f32	s3, #0	; 0x40000000  2.0
 8003854:	eef0 0a41 	vmov.f32	s1, s2
 8003858:	eeb8 0a00 	vmov.f32	s0, #128	; 0xc0000000 -2.0
 800385c:	e640      	b.n	80034e0 <HAL_TIM_PeriodElapsedCallback+0x198>
        kick_time++;
 800385e:	4b44      	ldr	r3, [pc, #272]	; (8003970 <HAL_TIM_PeriodElapsedCallback+0x628>)
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	3201      	adds	r2, #1
 8003864:	601a      	str	r2, [r3, #0]
        if (kick_time > 100) {
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	2a64      	cmp	r2, #100	; 0x64
 800386a:	f77f ae90 	ble.w	800358e <HAL_TIM_PeriodElapsedCallback+0x246>
          kick_state = 0;
 800386e:	2200      	movs	r2, #0
 8003870:	6022      	str	r2, [r4, #0]
          kick_time = 0;
 8003872:	601a      	str	r2, [r3, #0]
 8003874:	e68b      	b.n	800358e <HAL_TIM_PeriodElapsedCallback+0x246>
        kick_time++;
 8003876:	4b3e      	ldr	r3, [pc, #248]	; (8003970 <HAL_TIM_PeriodElapsedCallback+0x628>)
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	3201      	adds	r2, #1
 800387c:	601a      	str	r2, [r3, #0]
        if (kick_time > 100) {
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	2a64      	cmp	r2, #100	; 0x64
 8003882:	f77f ae60 	ble.w	8003546 <HAL_TIM_PeriodElapsedCallback+0x1fe>
          kick_state = 0;
 8003886:	2200      	movs	r2, #0
 8003888:	6022      	str	r2, [r4, #0]
          kick_time = 0;
 800388a:	601a      	str	r2, [r3, #0]
 800388c:	e65b      	b.n	8003546 <HAL_TIM_PeriodElapsedCallback+0x1fe>
      if (dribbler_up == 0 && decode_SW(adc_sw_data) & 0b00000100) {
 800388e:	f8b9 0000 	ldrh.w	r0, [r9]
 8003892:	f001 fa11 	bl	8004cb8 <decode_SW>
 8003896:	0741      	lsls	r1, r0, #29
 8003898:	f57f ae82 	bpl.w	80035a0 <HAL_TIM_PeriodElapsedCallback+0x258>
        dribbler_up = 1;
 800389c:	2301      	movs	r3, #1
 800389e:	f8c8 3000 	str.w	r3, [r8]
        actuator_dribbler_down();
 80038a2:	f7fd fbef 	bl	8001084 <actuator_dribbler_down>
 80038a6:	e680      	b.n	80035aa <HAL_TIM_PeriodElapsedCallback+0x262>
      } else if (dribbler_up == 1 && decode_SW(adc_sw_data) & 0b00001000) {
 80038a8:	f8b9 0000 	ldrh.w	r0, [r9]
 80038ac:	f001 fa04 	bl	8004cb8 <decode_SW>
 80038b0:	0702      	lsls	r2, r0, #28
 80038b2:	f57f ae7a 	bpl.w	80035aa <HAL_TIM_PeriodElapsedCallback+0x262>
        dribbler_up = 0;
 80038b6:	2300      	movs	r3, #0
 80038b8:	f8c8 3000 	str.w	r3, [r8]
        actuator_dribbler_up();
 80038bc:	f7fd fbd0 	bl	8001060 <actuator_dribbler_up>
 80038c0:	e673      	b.n	80035aa <HAL_TIM_PeriodElapsedCallback+0x262>
      } else if (decode_SW(adc_sw_data) & 0b00001000) {
 80038c2:	8820      	ldrh	r0, [r4, #0]
 80038c4:	f001 f9f8 	bl	8004cb8 <decode_SW>
 80038c8:	0703      	lsls	r3, r0, #28
 80038ca:	d508      	bpl.n	80038de <HAL_TIM_PeriodElapsedCallback+0x596>
        omni_move(0.0, 2.0, 0.0, 2.0);  // right
 80038cc:	ed9f 1a24 	vldr	s2, [pc, #144]	; 8003960 <HAL_TIM_PeriodElapsedCallback+0x618>
 80038d0:	eef0 1a00 	vmov.f32	s3, #0	; 0x40000000  2.0
 80038d4:	eef0 0a61 	vmov.f32	s1, s3
 80038d8:	eeb0 0a41 	vmov.f32	s0, s2
 80038dc:	e600      	b.n	80034e0 <HAL_TIM_PeriodElapsedCallback+0x198>
      } else if (decode_SW(adc_sw_data) & 0b00010000) {
 80038de:	8820      	ldrh	r0, [r4, #0]
 80038e0:	f001 f9ea 	bl	8004cb8 <decode_SW>
 80038e4:	f010 0410 	ands.w	r4, r0, #16
 80038e8:	d008      	beq.n	80038fc <HAL_TIM_PeriodElapsedCallback+0x5b4>
        omni_move(0.0, 0.0, 20.0, 2.0);  // spin
 80038ea:	eddf 0a1d 	vldr	s1, [pc, #116]	; 8003960 <HAL_TIM_PeriodElapsedCallback+0x618>
 80038ee:	eef0 1a00 	vmov.f32	s3, #0	; 0x40000000  2.0
 80038f2:	eeb3 1a04 	vmov.f32	s2, #52	; 0x41a00000  20.0
 80038f6:	eeb0 0a60 	vmov.f32	s0, s1
 80038fa:	e5f1      	b.n	80034e0 <HAL_TIM_PeriodElapsedCallback+0x198>
        omni_move(0.0, 0.0, 0.0, 0.0);
 80038fc:	eddf 1a18 	vldr	s3, [pc, #96]	; 8003960 <HAL_TIM_PeriodElapsedCallback+0x618>
 8003900:	eeb0 1a61 	vmov.f32	s2, s3
 8003904:	eef0 0a61 	vmov.f32	s1, s3
 8003908:	eeb0 0a61 	vmov.f32	s0, s3
 800390c:	f000 fbf8 	bl	8004100 <omni_move>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0);
 8003910:	4814      	ldr	r0, [pc, #80]	; (8003964 <HAL_TIM_PeriodElapsedCallback+0x61c>)
 8003912:	4622      	mov	r2, r4
 8003914:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003918:	f002 ff56 	bl	80067c8 <HAL_GPIO_WritePin>
 800391c:	e5e8      	b.n	80034f0 <HAL_TIM_PeriodElapsedCallback+0x1a8>
      maintask_stop(0, 1);
 800391e:	2101      	movs	r1, #1
 8003920:	2000      	movs	r0, #0
 8003922:	f7ff fb09 	bl	8002f38 <maintask_stop>
      break;
 8003926:	e55b      	b.n	80033e0 <HAL_TIM_PeriodElapsedCallback+0x98>
 8003928:	200012a0 	.word	0x200012a0
 800392c:	0800d560 	.word	0x0800d560
 8003930:	20000f20 	.word	0x20000f20
 8003934:	20001260 	.word	0x20001260
 8003938:	0800d56c 	.word	0x0800d56c
 800393c:	200014e8 	.word	0x200014e8
 8003940:	0800d57c 	.word	0x0800d57c
 8003944:	200014f0 	.word	0x200014f0
 8003948:	0800d594 	.word	0x0800d594
 800394c:	0800d5a8 	.word	0x0800d5a8
 8003950:	cccccccd 	.word	0xcccccccd
 8003954:	0800d5c0 	.word	0x0800d5c0
 8003958:	0800d55c 	.word	0x0800d55c
 800395c:	200017f8 	.word	0x200017f8
 8003960:	00000000 	.word	0x00000000
 8003964:	48000800 	.word	0x48000800
 8003968:	20000e78 	.word	0x20000e78
 800396c:	437a0000 	.word	0x437a0000
 8003970:	20000ebc 	.word	0x20000ebc
 8003974:	00000000 	.word	0x00000000

08003978 <HAL_UART_RxCpltCallback>:
{
  uint8_t data_from_ether[RX_BUF_SIZE_ETHER];
  uint8_t start_byte_idx = 0;


  if (huart->Instance == huart2.Instance) {
 8003978:	4b87      	ldr	r3, [pc, #540]	; (8003b98 <HAL_UART_RxCpltCallback+0x220>)
 800397a:	6802      	ldr	r2, [r0, #0]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	429a      	cmp	r2, r3
 8003980:	d000      	beq.n	8003984 <HAL_UART_RxCpltCallback+0xc>
 8003982:	4770      	bx	lr
{
 8003984:	b530      	push	{r4, r5, lr}
 8003986:	ed2d 8b02 	vpush	{d8}
    while (rxbuf_from_ether[start_byte_idx] != 254 && start_byte_idx < sizeof(rxbuf_from_ether)) {
 800398a:	4984      	ldr	r1, [pc, #528]	; (8003b9c <HAL_UART_RxCpltCallback+0x224>)
 800398c:	780b      	ldrb	r3, [r1, #0]
 800398e:	2bfe      	cmp	r3, #254	; 0xfe
{
 8003990:	b091      	sub	sp, #68	; 0x44
    while (rxbuf_from_ether[start_byte_idx] != 254 && start_byte_idx < sizeof(rxbuf_from_ether)) {
 8003992:	f000 80f4 	beq.w	8003b7e <HAL_UART_RxCpltCallback+0x206>
 8003996:	460a      	mov	r2, r1
 8003998:	2301      	movs	r3, #1
 800399a:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 800399e:	28fe      	cmp	r0, #254	; 0xfe
 80039a0:	fa5f fc83 	uxtb.w	ip, r3
 80039a4:	461d      	mov	r5, r3
 80039a6:	f103 0301 	add.w	r3, r3, #1
 80039aa:	d1f6      	bne.n	800399a <HAL_UART_RxCpltCallback+0x22>
    } else {
      /* for (int i = 0; i < RX_BUF_SIZE_ETHER - 1; i++) {
        data_from_ether[i] = rxbuf_from_ether[i + 1];
      }*/
      for (uint8_t k = 0; k < RX_BUF_SIZE_ETHER - 1; k++) {
        if ((start_byte_idx + k) >= RX_BUF_SIZE_ETHER - 1) {
 80039ac:	f1c1 0e40 	rsb	lr, r1, #64	; 0x40
 80039b0:	44ae      	add	lr, r5
 80039b2:	f1ac 0340 	sub.w	r3, ip, #64	; 0x40
 80039b6:	f10d 32ff 	add.w	r2, sp, #4294967295
 80039ba:	440b      	add	r3, r1
 80039bc:	ebae 0e0c 	sub.w	lr, lr, ip
          data_from_ether[k] = rxbuf_from_ether[k - (sizeof(data_from_ether) - start_byte_idx)];
        } else {
          data_from_ether[k] = rxbuf_from_ether[start_byte_idx + k];
 80039c0:	3540      	adds	r5, #64	; 0x40
 80039c2:	f10d 043e 	add.w	r4, sp, #62	; 0x3e
        if ((start_byte_idx + k) >= RX_BUF_SIZE_ETHER - 1) {
 80039c6:	eb0e 0103 	add.w	r1, lr, r3
 80039ca:	293e      	cmp	r1, #62	; 0x3e
          data_from_ether[k] = rxbuf_from_ether[start_byte_idx + k];
 80039cc:	eba3 000c 	sub.w	r0, r3, ip
        if ((start_byte_idx + k) >= RX_BUF_SIZE_ETHER - 1) {
 80039d0:	f340 80c6 	ble.w	8003b60 <HAL_UART_RxCpltCallback+0x1e8>
 80039d4:	f813 1b01 	ldrb.w	r1, [r3], #1
 80039d8:	f802 1f01 	strb.w	r1, [r2, #1]!
      for (uint8_t k = 0; k < RX_BUF_SIZE_ETHER - 1; k++) {
 80039dc:	42a2      	cmp	r2, r4
 80039de:	d1f2      	bne.n	80039c6 <HAL_UART_RxCpltCallback+0x4e>
    ai_cmd.local_target_speed[0] = ((float)(data_from_ether[0] << 8 | data_from_ether[1]) - 32767.0) / 32767.0 * 7.0;
    ai_cmd.local_target_speed[1] = ((float)(data_from_ether[2] << 8 | data_from_ether[3]) - 32767.0) / 32767.0 * 7.0;
    ai_cmd.global_vision_theta = ((float)(data_from_ether[4] << 8 | data_from_ether[5]) - 32767) / 32767.0 * M_PI;
    ai_cmd.target_theta = ((float)(data_from_ether[6] << 8 | data_from_ether[7]) - 32767) / 32767.0 * M_PI;
    */
    ai_cmd.local_target_speed[0] = two_to_float(&data_from_ether[2]) * 7.0;
 80039e0:	f10d 0002 	add.w	r0, sp, #2
 80039e4:	f001 f990 	bl	8004d08 <two_to_float>
 80039e8:	eeb1 8a0c 	vmov.f32	s16, #28	; 0x40e00000  7.0
 80039ec:	4c6c      	ldr	r4, [pc, #432]	; (8003ba0 <HAL_UART_RxCpltCallback+0x228>)
 80039ee:	ee20 0a08 	vmul.f32	s0, s0, s16
    ai_cmd.local_target_speed[1] = two_to_float(&data_from_ether[4]) * 7.0;
 80039f2:	a801      	add	r0, sp, #4
    ai_cmd.local_target_speed[0] = two_to_float(&data_from_ether[2]) * 7.0;
 80039f4:	ed84 0a05 	vstr	s0, [r4, #20]
    ai_cmd.local_target_speed[1] = two_to_float(&data_from_ether[4]) * 7.0;
 80039f8:	f001 f986 	bl	8004d08 <two_to_float>
 80039fc:	ee20 0a08 	vmul.f32	s0, s0, s16
    ai_cmd.global_vision_theta = two_to_float(&data_from_ether[6]) * M_PI;
 8003a00:	f10d 0006 	add.w	r0, sp, #6
    ai_cmd.local_target_speed[1] = two_to_float(&data_from_ether[4]) * 7.0;
 8003a04:	ed84 0a06 	vstr	s0, [r4, #24]
    ai_cmd.global_vision_theta = two_to_float(&data_from_ether[6]) * M_PI;
 8003a08:	f001 f97e 	bl	8004d08 <two_to_float>
 8003a0c:	ee10 0a10 	vmov	r0, s0
 8003a10:	f7fc fdc2 	bl	8000598 <__aeabi_f2d>
 8003a14:	a35c      	add	r3, pc, #368	; (adr r3, 8003b88 <HAL_UART_RxCpltCallback+0x210>)
 8003a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a1a:	f7fc fe15 	bl	8000648 <__aeabi_dmul>
 8003a1e:	f7fd f90b 	bl	8000c38 <__aeabi_d2f>
 8003a22:	4603      	mov	r3, r0
    ai_cmd.target_theta = two_to_float(&data_from_ether[8]) * M_PI;
 8003a24:	a802      	add	r0, sp, #8
    ai_cmd.global_vision_theta = two_to_float(&data_from_ether[6]) * M_PI;
 8003a26:	6063      	str	r3, [r4, #4]
    ai_cmd.target_theta = two_to_float(&data_from_ether[8]) * M_PI;
 8003a28:	f001 f96e 	bl	8004d08 <two_to_float>
 8003a2c:	ee10 0a10 	vmov	r0, s0
 8003a30:	f7fc fdb2 	bl	8000598 <__aeabi_f2d>
 8003a34:	a354      	add	r3, pc, #336	; (adr r3, 8003b88 <HAL_UART_RxCpltCallback+0x210>)
 8003a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a3a:	f7fc fe05 	bl	8000648 <__aeabi_dmul>
 8003a3e:	f7fd f8fb 	bl	8000c38 <__aeabi_d2f>

    if (data_from_ether[10] > 100) {
 8003a42:	f89d 300a 	ldrb.w	r3, [sp, #10]
    ai_cmd.target_theta = two_to_float(&data_from_ether[8]) * M_PI;
 8003a46:	6020      	str	r0, [r4, #0]
    if (data_from_ether[10] > 100) {
 8003a48:	2b64      	cmp	r3, #100	; 0x64
 8003a4a:	f200 8092 	bhi.w	8003b72 <HAL_UART_RxCpltCallback+0x1fa>
      ai_cmd.chip_en = 1;
      data_from_ether[10] = data_from_ether[10] - 100;
    } else {
      ai_cmd.chip_en = 0;
 8003a4e:	2200      	movs	r2, #0
    }
    ai_cmd.kick_power = (float)data_from_ether[10] / 20.0;
 8003a50:	ee07 3a90 	vmov	s15, r3
 8003a54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a58:	7462      	strb	r2, [r4, #17]
 8003a5a:	ee17 0a90 	vmov	r0, s15
 8003a5e:	f7fc fd9b 	bl	8000598 <__aeabi_f2d>
 8003a62:	a34b      	add	r3, pc, #300	; (adr r3, 8003b90 <HAL_UART_RxCpltCallback+0x218>)
 8003a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a68:	f7fc fdee 	bl	8000648 <__aeabi_dmul>
 8003a6c:	f7fd f8e4 	bl	8000c38 <__aeabi_d2f>
    ai_cmd.drible_power = (float)data_from_ether[11] / 20.0;
 8003a70:	f89d 300b 	ldrb.w	r3, [sp, #11]
    ai_cmd.kick_power = (float)data_from_ether[10] / 20.0;
 8003a74:	60e0      	str	r0, [r4, #12]
    ai_cmd.drible_power = (float)data_from_ether[11] / 20.0;
 8003a76:	ee07 3a90 	vmov	s15, r3
 8003a7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a7e:	ee17 0a90 	vmov	r0, s15
 8003a82:	f7fc fd89 	bl	8000598 <__aeabi_f2d>
 8003a86:	a342      	add	r3, pc, #264	; (adr r3, 8003b90 <HAL_UART_RxCpltCallback+0x218>)
 8003a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a8c:	f7fc fddc 	bl	8000648 <__aeabi_dmul>
 8003a90:	f7fd f8d2 	bl	8000c38 <__aeabi_d2f>

    ai_cmd.keeper_en = data_from_ether[12];
 8003a94:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8003a98:	7423      	strb	r3, [r4, #16]
    ai_cmd.drible_power = (float)data_from_ether[11] / 20.0;
 8003a9a:	4602      	mov	r2, r0

    ai_cmd.global_global_target_position[0] = ((int)(data_from_ether[19] << 8 | data_from_ether[20]) - 32767);
    ai_cmd.global_global_target_position[1] = ((int)(data_from_ether[21] << 8 | data_from_ether[22]) - 32767);
    */

    ai_cmd.global_ball_position[0] = two_to_int(&data_from_ether[13]);
 8003a9c:	f10d 000d 	add.w	r0, sp, #13
    ai_cmd.drible_power = (float)data_from_ether[11] / 20.0;
 8003aa0:	60a2      	str	r2, [r4, #8]
    ai_cmd.global_ball_position[0] = two_to_int(&data_from_ether[13]);
 8003aa2:	f001 f955 	bl	8004d50 <two_to_int>
 8003aa6:	eebd 0ac0 	vcvt.s32.f32	s0, s0
    ai_cmd.global_ball_position[1] = two_to_int(&data_from_ether[15]);
 8003aaa:	f10d 000f 	add.w	r0, sp, #15
    ai_cmd.global_ball_position[0] = two_to_int(&data_from_ether[13]);
 8003aae:	ed84 0a0b 	vstr	s0, [r4, #44]	; 0x2c
    ai_cmd.global_ball_position[1] = two_to_int(&data_from_ether[15]);
 8003ab2:	f001 f94d 	bl	8004d50 <two_to_int>
 8003ab6:	eebd 0ac0 	vcvt.s32.f32	s0, s0
    ai_cmd.global_robot_position[0] = two_to_int(&data_from_ether[17]);
 8003aba:	f10d 0011 	add.w	r0, sp, #17
    ai_cmd.global_ball_position[1] = two_to_int(&data_from_ether[15]);
 8003abe:	ed84 0a0c 	vstr	s0, [r4, #48]	; 0x30
    ai_cmd.global_robot_position[0] = two_to_int(&data_from_ether[17]);
 8003ac2:	f001 f945 	bl	8004d50 <two_to_int>
 8003ac6:	eebd 0ac0 	vcvt.s32.f32	s0, s0
    ai_cmd.global_robot_position[1] = two_to_int(&data_from_ether[19]);
 8003aca:	f10d 0013 	add.w	r0, sp, #19
    ai_cmd.global_robot_position[0] = two_to_int(&data_from_ether[17]);
 8003ace:	ed84 0a07 	vstr	s0, [r4, #28]
    ai_cmd.global_robot_position[1] = two_to_int(&data_from_ether[19]);
 8003ad2:	f001 f93d 	bl	8004d50 <two_to_int>
 8003ad6:	eebd 0ac0 	vcvt.s32.f32	s0, s0
    ai_cmd.global_global_target_position[0] = two_to_int(&data_from_ether[21]);
 8003ada:	f10d 0015 	add.w	r0, sp, #21
    ai_cmd.global_robot_position[1] = two_to_int(&data_from_ether[19]);
 8003ade:	ed84 0a08 	vstr	s0, [r4, #32]
    ai_cmd.global_global_target_position[0] = two_to_int(&data_from_ether[21]);
 8003ae2:	f001 f935 	bl	8004d50 <two_to_int>
 8003ae6:	eebd 0ac0 	vcvt.s32.f32	s0, s0
    ai_cmd.global_global_target_position[1] = two_to_int(&data_from_ether[23]);
 8003aea:	f10d 0017 	add.w	r0, sp, #23
    ai_cmd.global_global_target_position[0] = two_to_int(&data_from_ether[21]);
 8003aee:	ed84 0a09 	vstr	s0, [r4, #36]	; 0x24
    ai_cmd.global_global_target_position[1] = two_to_int(&data_from_ether[23]);
 8003af2:	f001 f92d 	bl	8004d50 <two_to_int>

    ai_cmd.allow_local_feedback = data_from_ether[25];

    ai_cmd.ball_local_x = data_from_ether[RX_BUF_SIZE_ETHER - 8] << 8 | data_from_ether[RX_BUF_SIZE_ETHER - 7];
    ai_cmd.ball_local_y = data_from_ether[RX_BUF_SIZE_ETHER - 6] << 8 | data_from_ether[RX_BUF_SIZE_ETHER - 5];
 8003af6:	f8bd 203a 	ldrh.w	r2, [sp, #58]	; 0x3a
    ai_cmd.ball_local_x = data_from_ether[RX_BUF_SIZE_ETHER - 8] << 8 | data_from_ether[RX_BUF_SIZE_ETHER - 7];
 8003afa:	f8bd 1038 	ldrh.w	r1, [sp, #56]	; 0x38
    ai_cmd.ball_local_radius = data_from_ether[RX_BUF_SIZE_ETHER - 4] << 8 | data_from_ether[RX_BUF_SIZE_ETHER - 3];
 8003afe:	f8bd 303c 	ldrh.w	r3, [sp, #60]	; 0x3c
    ai_cmd.allow_local_feedback = data_from_ether[25];
 8003b02:	f89d 0019 	ldrb.w	r0, [sp, #25]
 8003b06:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    ai_cmd.ball_local_y = data_from_ether[RX_BUF_SIZE_ETHER - 6] << 8 | data_from_ether[RX_BUF_SIZE_ETHER - 5];
 8003b0a:	ba52      	rev16	r2, r2
 8003b0c:	b292      	uxth	r2, r2
    ai_cmd.ball_local_x = data_from_ether[RX_BUF_SIZE_ETHER - 8] << 8 | data_from_ether[RX_BUF_SIZE_ETHER - 7];
 8003b0e:	ba49      	rev16	r1, r1
    ai_cmd.ball_local_y = data_from_ether[RX_BUF_SIZE_ETHER - 6] << 8 | data_from_ether[RX_BUF_SIZE_ETHER - 5];
 8003b10:	63e2      	str	r2, [r4, #60]	; 0x3c
    ai_cmd.ball_local_FPS = data_from_ether[RX_BUF_SIZE_ETHER - 2];

    // time out
    if (ether_connect == 0) {
 8003b12:	4a24      	ldr	r2, [pc, #144]	; (8003ba4 <HAL_UART_RxCpltCallback+0x22c>)
    ai_cmd.ball_local_x = data_from_ether[RX_BUF_SIZE_ETHER - 8] << 8 | data_from_ether[RX_BUF_SIZE_ETHER - 7];
 8003b14:	b289      	uxth	r1, r1
    ai_cmd.global_global_target_position[1] = two_to_int(&data_from_ether[23]);
 8003b16:	eebd 0ac0 	vcvt.s32.f32	s0, s0
    ai_cmd.ball_local_radius = data_from_ether[RX_BUF_SIZE_ETHER - 4] << 8 | data_from_ether[RX_BUF_SIZE_ETHER - 3];
 8003b1a:	ba5b      	rev16	r3, r3
    ai_cmd.ball_local_x = data_from_ether[RX_BUF_SIZE_ETHER - 8] << 8 | data_from_ether[RX_BUF_SIZE_ETHER - 7];
 8003b1c:	63a1      	str	r1, [r4, #56]	; 0x38
    if (ether_connect == 0) {
 8003b1e:	7812      	ldrb	r2, [r2, #0]
    ai_cmd.ball_local_FPS = data_from_ether[RX_BUF_SIZE_ETHER - 2];
 8003b20:	f89d 103e 	ldrb.w	r1, [sp, #62]	; 0x3e
    ai_cmd.global_global_target_position[1] = two_to_int(&data_from_ether[23]);
 8003b24:	ed84 0a0a 	vstr	s0, [r4, #40]	; 0x28
    ai_cmd.ball_local_radius = data_from_ether[RX_BUF_SIZE_ETHER - 4] << 8 | data_from_ether[RX_BUF_SIZE_ETHER - 3];
 8003b28:	b29b      	uxth	r3, r3
    ai_cmd.ball_local_FPS = data_from_ether[RX_BUF_SIZE_ETHER - 2];
 8003b2a:	e9c4 3110 	strd	r3, r1, [r4, #64]	; 0x40
    if (ether_connect == 0) {
 8003b2e:	b97a      	cbnz	r2, 8003b50 <HAL_UART_RxCpltCallback+0x1d8>
      ai_cmd.chip_en = 0;
      ai_cmd.kick_power = 0;
      ai_cmd.drible_power = 0;
      ai_cmd.keeper_en = 0;
      ai_cmd.global_ball_position[0] = 0;
      ai_cmd.global_ball_position[1] = 0;
 8003b30:	e9c4 220b 	strd	r2, r2, [r4, #44]	; 0x2c
      ai_cmd.global_robot_position[0] = 0;
      ai_cmd.global_robot_position[1] = 0;
 8003b34:	e9c4 2207 	strd	r2, r2, [r4, #28]
      ai_cmd.global_global_target_position[0] = 0;
      ai_cmd.global_global_target_position[1] = 0;
 8003b38:	e9c4 2209 	strd	r2, r2, [r4, #36]	; 0x24
      ai_cmd.local_target_speed[0] = 0;
 8003b3c:	2300      	movs	r3, #0
      ai_cmd.keeper_en = 0;
 8003b3e:	8222      	strh	r2, [r4, #16]
      ai_cmd.local_target_speed[0] = 0;
 8003b40:	6163      	str	r3, [r4, #20]
      ai_cmd.local_target_speed[1] = 0;
 8003b42:	61a3      	str	r3, [r4, #24]
      ai_cmd.global_vision_theta = 0;
 8003b44:	6063      	str	r3, [r4, #4]
      ai_cmd.target_theta = 0;
 8003b46:	6023      	str	r3, [r4, #0]
      ai_cmd.kick_power = 0;
 8003b48:	60e3      	str	r3, [r4, #12]
      ai_cmd.drible_power = 0;
 8003b4a:	60a3      	str	r3, [r4, #8]
      ai_cmd.allow_local_feedback = 0;
 8003b4c:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    }


    connection_check_ver = data_from_ether[1];
 8003b50:	4b15      	ldr	r3, [pc, #84]	; (8003ba8 <HAL_UART_RxCpltCallback+0x230>)
 8003b52:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8003b56:	601a      	str	r2, [r3, #0]
  }
}
 8003b58:	b011      	add	sp, #68	; 0x44
 8003b5a:	ecbd 8b02 	vpop	{d8}
 8003b5e:	bd30      	pop	{r4, r5, pc}
 8003b60:	5d41      	ldrb	r1, [r0, r5]
 8003b62:	f802 1f01 	strb.w	r1, [r2, #1]!
      for (uint8_t k = 0; k < RX_BUF_SIZE_ETHER - 1; k++) {
 8003b66:	42a2      	cmp	r2, r4
 8003b68:	f103 0301 	add.w	r3, r3, #1
 8003b6c:	f47f af2b 	bne.w	80039c6 <HAL_UART_RxCpltCallback+0x4e>
 8003b70:	e736      	b.n	80039e0 <HAL_UART_RxCpltCallback+0x68>
      data_from_ether[10] = data_from_ether[10] - 100;
 8003b72:	3b64      	subs	r3, #100	; 0x64
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	f88d 300a 	strb.w	r3, [sp, #10]
      ai_cmd.chip_en = 1;
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	e768      	b.n	8003a50 <HAL_UART_RxCpltCallback+0xd8>
  uint8_t start_byte_idx = 0;
 8003b7e:	f04f 0c00 	mov.w	ip, #0
    while (rxbuf_from_ether[start_byte_idx] != 254 && start_byte_idx < sizeof(rxbuf_from_ether)) {
 8003b82:	4665      	mov	r5, ip
 8003b84:	e712      	b.n	80039ac <HAL_UART_RxCpltCallback+0x34>
 8003b86:	bf00      	nop
 8003b88:	54442d18 	.word	0x54442d18
 8003b8c:	400921fb 	.word	0x400921fb
 8003b90:	9999999a 	.word	0x9999999a
 8003b94:	3fa99999 	.word	0x3fa99999
 8003b98:	20001888 	.word	0x20001888
 8003b9c:	2000149c 	.word	0x2000149c
 8003ba0:	20000e30 	.word	0x20000e30
 8003ba4:	20000eac 	.word	0x20000eac
 8003ba8:	20000e8c 	.word	0x20000e8c

08003bac <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef * huart)
{
  if (huart->Instance == hlpuart1.Instance) {
 8003bac:	4b03      	ldr	r3, [pc, #12]	; (8003bbc <HAL_UART_TxCpltCallback+0x10>)
 8003bae:	6802      	ldr	r2, [r0, #0]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	429a      	cmp	r2, r3
 8003bb4:	d000      	beq.n	8003bb8 <HAL_UART_TxCpltCallback+0xc>
    dma_printf_send_it(huart);
  }
}
 8003bb6:	4770      	bx	lr
    dma_printf_send_it(huart);
 8003bb8:	f7fd bdc6 	b.w	8001748 <dma_printf_send_it>
 8003bbc:	200017f8 	.word	0x200017f8

08003bc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	f8df 90e4 	ldr.w	r9, [pc, #228]	; 8003ca8 <Error_Handler+0xe8>
 8003bc6:	4e34      	ldr	r6, [pc, #208]	; (8003c98 <Error_Handler+0xd8>)
 8003bc8:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 8003cac <Error_Handler+0xec>
  omni_move(0.0, 0.0, 0.0, 0.0);
 8003bcc:	ed9f 8a33 	vldr	s16, [pc, #204]	; 8003c9c <Error_Handler+0xdc>
  HAL_UART_Transmit_DMA(&huart2, tx_data_uart, TX_BUF_SIZE_ETHER);
 8003bd0:	4f33      	ldr	r7, [pc, #204]	; (8003ca0 <Error_Handler+0xe0>)
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 8003bd2:	4d34      	ldr	r5, [pc, #208]	; (8003ca4 <Error_Handler+0xe4>)
{
 8003bd4:	b092      	sub	sp, #72	; 0x48
  uint8_t yaw_angle_send_low = ((int)yaw_angle + 360) & 0x00FF;
 8003bd6:	edd9 7a00 	vldr	s15, [r9]
  omni_move(0.0, 0.0, 0.0, 0.0);
 8003bda:	ed9f 1a30 	vldr	s2, [pc, #192]	; 8003c9c <Error_Handler+0xdc>
  uint8_t yaw_angle_send_low = ((int)yaw_angle + 360) & 0x00FF;
 8003bde:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  omni_move(0.0, 0.0, 0.0, 0.0);
 8003be2:	eeb0 0a41 	vmov.f32	s0, s2
 8003be6:	eef0 0a41 	vmov.f32	s1, s2
 8003bea:	eef0 1a48 	vmov.f32	s3, s16
  uint8_t yaw_angle_send_low = ((int)yaw_angle + 360) & 0x00FF;
 8003bee:	ee17 4a90 	vmov	r4, s15
  omni_move(0.0, 0.0, 0.0, 0.0);
 8003bf2:	f000 fa85 	bl	8004100 <omni_move>
  actuator_motor5(0.0, 0.0);
 8003bf6:	eef0 0a48 	vmov.f32	s1, s16
 8003bfa:	ed9f 0a28 	vldr	s0, [pc, #160]	; 8003c9c <Error_Handler+0xdc>
 8003bfe:	f7fd fa21 	bl	8001044 <actuator_motor5>
  actuator_kicker(1, 0);
 8003c02:	2100      	movs	r1, #0
 8003c04:	2001      	movs	r0, #1
 8003c06:	f7fd fa61 	bl	80010cc <actuator_kicker>
  actuator_kicker_voltage(0.0);
 8003c0a:	eeb0 0a48 	vmov.f32	s0, s16
 8003c0e:	f7fd fa4b 	bl	80010a8 <actuator_kicker_voltage>
  tx_data_uart[8] = (uint8_t)power_voltage[4];
 8003c12:	edd8 7a04 	vldr	s15, [r8, #16]
  tx_data_uart[2] = (uint8_t)yaw_angle_send_low;
 8003c16:	7832      	ldrb	r2, [r6, #0]
  uint8_t yaw_angle_send_low = ((int)yaw_angle + 360) & 0x00FF;
 8003c18:	f104 0168 	add.w	r1, r4, #104	; 0x68
  tx_data_uart[2] = (uint8_t)yaw_angle_send_low;
 8003c1c:	2300      	movs	r3, #0
  uint8_t yaw_angle_send_high = (((int)yaw_angle + 360) & 0xFF00) >> 8;
 8003c1e:	f504 74b4 	add.w	r4, r4, #360	; 0x168
  tx_data_uart[2] = (uint8_t)yaw_angle_send_low;
 8003c22:	f361 0307 	bfi	r3, r1, #0, #8
  uint8_t yaw_angle_send_high = (((int)yaw_angle + 360) & 0xFF00) >> 8;
 8003c26:	1224      	asrs	r4, r4, #8
  tx_data_uart[8] = (uint8_t)power_voltage[4];
 8003c28:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  tx_data_uart[2] = (uint8_t)yaw_angle_send_low;
 8003c2c:	7871      	ldrb	r1, [r6, #1]
 8003c2e:	f364 230f 	bfi	r3, r4, #8, #8
 8003c32:	f362 4317 	bfi	r3, r2, #16, #8
  tx_data_uart[8] = (uint8_t)power_voltage[4];
 8003c36:	ee17 4a90 	vmov	r4, s15
  tx_data_uart[2] = (uint8_t)yaw_angle_send_low;
 8003c3a:	f361 631f 	bfi	r3, r1, #24, #8
  tx_data_uart[0] = 0xFE;
 8003c3e:	f64f 40fe 	movw	r0, #64766	; 0xfcfe
  HAL_UART_Transmit_DMA(&huart2, tx_data_uart, TX_BUF_SIZE_ETHER);
 8003c42:	2240      	movs	r2, #64	; 0x40
 8003c44:	a902      	add	r1, sp, #8
  tx_data_uart[0] = 0xFE;
 8003c46:	f8ad 0008 	strh.w	r0, [sp, #8]
  tx_data_uart[2] = (uint8_t)yaw_angle_send_low;
 8003c4a:	f8cd 300a 	str.w	r3, [sp, #10]
  HAL_UART_Transmit_DMA(&huart2, tx_data_uart, TX_BUF_SIZE_ETHER);
 8003c4e:	4638      	mov	r0, r7
  tx_data_uart[6] = mode;
 8003c50:	23ff      	movs	r3, #255	; 0xff
 8003c52:	f8ad 300e 	strh.w	r3, [sp, #14]
  tx_data_uart[8] = (uint8_t)power_voltage[4];
 8003c56:	f88d 4010 	strb.w	r4, [sp, #16]
  HAL_UART_Transmit_DMA(&huart2, tx_data_uart, TX_BUF_SIZE_ETHER);
 8003c5a:	f004 fc61 	bl	8008520 <HAL_UART_Transmit_DMA>
    actuator_buzzer(150, 150);
 8003c5e:	2196      	movs	r1, #150	; 0x96
 8003c60:	4608      	mov	r0, r1
 8003c62:	f7fd fa67 	bl	8001134 <actuator_buzzer>
    can1_send(0x000, senddata_error);
 8003c66:	4669      	mov	r1, sp
 8003c68:	2000      	movs	r0, #0
 8003c6a:	f7fd fc93 	bl	8001594 <can1_send>
    can2_send(0x000, senddata_error);
 8003c6e:	4669      	mov	r1, sp
 8003c70:	2000      	movs	r0, #0
 8003c72:	f7fd fcdf 	bl	8001634 <can2_send>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 8003c76:	4628      	mov	r0, r5
 8003c78:	2201      	movs	r2, #1
 8003c7a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003c7e:	f002 fda3 	bl	80067c8 <HAL_GPIO_WritePin>
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while (1) {
    maintask_stop(255, 0);
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 8003c82:	4628      	mov	r0, r5
 8003c84:	2201      	movs	r2, #1
 8003c86:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003c8a:	f002 fd9d 	bl	80067c8 <HAL_GPIO_WritePin>
    actuator_buzzer(200, 200);
 8003c8e:	21c8      	movs	r1, #200	; 0xc8
 8003c90:	4608      	mov	r0, r1
 8003c92:	f7fd fa4f 	bl	8001134 <actuator_buzzer>
  while (1) {
 8003c96:	e79e      	b.n	8003bd6 <Error_Handler+0x16>
 8003c98:	20000ea8 	.word	0x20000ea8
 8003c9c:	00000000 	.word	0x00000000
 8003ca0:	20001888 	.word	0x20001888
 8003ca4:	48000400 	.word	0x48000400
 8003ca8:	20001514 	.word	0x20001514
 8003cac:	20001260 	.word	0x20001260

08003cb0 <SystemClock_Config>:
{
 8003cb0:	b510      	push	{r4, lr}
 8003cb2:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003cb4:	2238      	movs	r2, #56	; 0x38
 8003cb6:	2100      	movs	r1, #0
 8003cb8:	a806      	add	r0, sp, #24
 8003cba:	f006 fb25 	bl	800a308 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003cbe:	2000      	movs	r0, #0
 8003cc0:	e9cd 0001 	strd	r0, r0, [sp, #4]
 8003cc4:	e9cd 0003 	strd	r0, r0, [sp, #12]
 8003cc8:	9005      	str	r0, [sp, #20]
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8003cca:	f002 fd8d 	bl	80067e8 <HAL_PWREx_ControlVoltageScaling>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003cce:	2001      	movs	r0, #1
 8003cd0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003cd4:	2302      	movs	r3, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003cd6:	e9cd 0106 	strd	r0, r1, [sp, #24]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003cda:	2403      	movs	r4, #3
  RCC_OscInitStruct.PLL.PLLN = 85;
 8003cdc:	2255      	movs	r2, #85	; 0x55
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003cde:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003ce0:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLN = 85;
 8003ce4:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003ce8:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003cec:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003cee:	f002 fdf9 	bl	80068e4 <HAL_RCC_OscConfig>
 8003cf2:	b970      	cbnz	r0, 8003d12 <SystemClock_Config+0x62>
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8003cf4:	2104      	movs	r1, #4
 8003cf6:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003cf8:	220f      	movs	r2, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8003cfa:	eb0d 0001 	add.w	r0, sp, r1
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003cfe:	e9cd 2401 	strd	r2, r4, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003d02:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003d06:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8003d08:	f003 f870 	bl	8006dec <HAL_RCC_ClockConfig>
 8003d0c:	b908      	cbnz	r0, 8003d12 <SystemClock_Config+0x62>
}
 8003d0e:	b014      	add	sp, #80	; 0x50
 8003d10:	bd10      	pop	{r4, pc}
    Error_Handler();
 8003d12:	f7ff ff55 	bl	8003bc0 <Error_Handler>
 8003d16:	bf00      	nop

08003d18 <main>:
{
 8003d18:	b538      	push	{r3, r4, r5, lr}
  HAL_Init();
 8003d1a:	f001 f87d 	bl	8004e18 <HAL_Init>
  SystemClock_Config();
 8003d1e:	f7ff ffc7 	bl	8003cb0 <SystemClock_Config>
  MX_GPIO_Init();
 8003d22:	f7fd fe7f 	bl	8001a24 <MX_GPIO_Init>
  MX_DMA_Init();
 8003d26:	f7fd fca5 	bl	8001674 <MX_DMA_Init>
  MX_FDCAN1_Init();
 8003d2a:	f7fd fd71 	bl	8001810 <MX_FDCAN1_Init>
  MX_LPUART1_UART_Init();
 8003d2e:	f000 fc4b 	bl	80045c8 <MX_LPUART1_UART_Init>
  MX_USART2_UART_Init();
 8003d32:	f000 fc97 	bl	8004664 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8003d36:	f000 fcdd 	bl	80046f4 <MX_USART3_UART_Init>
  MX_SPI1_Init();
 8003d3a:	f000 fa45 	bl	80041c8 <MX_SPI1_Init>
  MX_TIM5_Init();
 8003d3e:	f000 fb73 	bl	8004428 <MX_TIM5_Init>
  MX_TIM7_Init();
 8003d42:	f000 fbdf 	bl	8004504 <MX_TIM7_Init>
  MX_ADC5_Init();
 8003d46:	f7fd fac5 	bl	80012d4 <MX_ADC5_Init>
  MX_ADC3_Init();
 8003d4a:	f7fd fa6b 	bl	8001224 <MX_ADC3_Init>
  MX_FDCAN2_Init();
 8003d4e:	f7fd fd85 	bl	800185c <MX_FDCAN2_Init>
  MX_ADC1_Init();
 8003d52:	f7fd fa11 	bl	8001178 <MX_ADC1_Init>
  kick_state = 0;
 8003d56:	4b64      	ldr	r3, [pc, #400]	; (8003ee8 <main+0x1d0>)
  setbuf(stdin, NULL);
 8003d58:	4d64      	ldr	r5, [pc, #400]	; (8003eec <main+0x1d4>)
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 8003d5a:	4865      	ldr	r0, [pc, #404]	; (8003ef0 <main+0x1d8>)
  kick_state = 0;
 8003d5c:	2400      	movs	r4, #0
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 8003d5e:	2104      	movs	r1, #4
  kick_state = 0;
 8003d60:	601c      	str	r4, [r3, #0]
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 8003d62:	f004 f863 	bl	8007e2c <HAL_TIM_PWM_Start>
  HAL_UART_Init(&hlpuart1);
 8003d66:	4863      	ldr	r0, [pc, #396]	; (8003ef4 <main+0x1dc>)
 8003d68:	f005 fa08 	bl	800917c <HAL_UART_Init>
  setbuf(stdin, NULL);
 8003d6c:	682b      	ldr	r3, [r5, #0]
 8003d6e:	4621      	mov	r1, r4
 8003d70:	6858      	ldr	r0, [r3, #4]
 8003d72:	f006 f919 	bl	8009fa8 <setbuf>
  setbuf(stdout, NULL);
 8003d76:	682b      	ldr	r3, [r5, #0]
 8003d78:	4621      	mov	r1, r4
 8003d7a:	6898      	ldr	r0, [r3, #8]
 8003d7c:	f006 f914 	bl	8009fa8 <setbuf>
  setbuf(stderr, NULL);
 8003d80:	682b      	ldr	r3, [r5, #0]
 8003d82:	4621      	mov	r1, r4
 8003d84:	68d8      	ldr	r0, [r3, #12]
 8003d86:	f006 f90f 	bl	8009fa8 <setbuf>
  dma_printf_init(&hlpuart1);
 8003d8a:	485a      	ldr	r0, [pc, #360]	; (8003ef4 <main+0x1dc>)
 8003d8c:	f7fd fccc 	bl	8001728 <dma_printf_init>
  dma_scanf_init(&hlpuart1);
 8003d90:	4858      	ldr	r0, [pc, #352]	; (8003ef4 <main+0x1dc>)
 8003d92:	f7fd fd29 	bl	80017e8 <dma_scanf_init>
  printf("start\r\n");
 8003d96:	4858      	ldr	r0, [pc, #352]	; (8003ef8 <main+0x1e0>)
 8003d98:	f006 f8fe 	bl	8009f98 <puts>
  can1_init_ibis(&hfdcan1);
 8003d9c:	4857      	ldr	r0, [pc, #348]	; (8003efc <main+0x1e4>)
 8003d9e:	f7fd fbcb 	bl	8001538 <can1_init_ibis>
  can2_init_ibis(&hfdcan2);
 8003da2:	4857      	ldr	r0, [pc, #348]	; (8003f00 <main+0x1e8>)
 8003da4:	f7fd fc18 	bl	80015d8 <can2_init_ibis>
  HAL_FDCAN_Start(&hfdcan1);
 8003da8:	4854      	ldr	r0, [pc, #336]	; (8003efc <main+0x1e4>)
 8003daa:	f002 f9b9 	bl	8006120 <HAL_FDCAN_Start>
  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 8003dae:	4853      	ldr	r0, [pc, #332]	; (8003efc <main+0x1e4>)
 8003db0:	4622      	mov	r2, r4
 8003db2:	2101      	movs	r1, #1
 8003db4:	f002 fabc 	bl	8006330 <HAL_FDCAN_ActivateNotification>
 8003db8:	b950      	cbnz	r0, 8003dd0 <main+0xb8>
  HAL_FDCAN_Start(&hfdcan2);
 8003dba:	4604      	mov	r4, r0
 8003dbc:	4850      	ldr	r0, [pc, #320]	; (8003f00 <main+0x1e8>)
 8003dbe:	f002 f9af 	bl	8006120 <HAL_FDCAN_Start>
  if (HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 8003dc2:	4622      	mov	r2, r4
 8003dc4:	484e      	ldr	r0, [pc, #312]	; (8003f00 <main+0x1e8>)
 8003dc6:	2101      	movs	r1, #1
 8003dc8:	f002 fab2 	bl	8006330 <HAL_FDCAN_ActivateNotification>
 8003dcc:	4604      	mov	r4, r0
 8003dce:	b108      	cbz	r0, 8003dd4 <main+0xbc>
    Error_Handler();
 8003dd0:	f7ff fef6 	bl	8003bc0 <Error_Handler>
  HAL_UART_Init(&huart2);
 8003dd4:	484b      	ldr	r0, [pc, #300]	; (8003f04 <main+0x1ec>)
 8003dd6:	f005 f9d1 	bl	800917c <HAL_UART_Init>
  HAL_UART_Receive_DMA(&huart2, (uint8_t *)rxbuf_from_ether, RX_BUF_SIZE_ETHER);
 8003dda:	494b      	ldr	r1, [pc, #300]	; (8003f08 <main+0x1f0>)
 8003ddc:	4849      	ldr	r0, [pc, #292]	; (8003f04 <main+0x1ec>)
 8003dde:	2240      	movs	r2, #64	; 0x40
 8003de0:	f005 fa8c 	bl	80092fc <HAL_UART_Receive_DMA>
  HAL_ADC_Start_DMA(&hadc5, &adc_sw_data, 1);
 8003de4:	2201      	movs	r2, #1
 8003de6:	4949      	ldr	r1, [pc, #292]	; (8003f0c <main+0x1f4>)
 8003de8:	4849      	ldr	r0, [pc, #292]	; (8003f10 <main+0x1f8>)
 8003dea:	f001 fc81 	bl	80056f0 <HAL_ADC_Start_DMA>
  actuator_power_ONOFF(0);
 8003dee:	4620      	mov	r0, r4
 8003df0:	f7fd f97c 	bl	80010ec <actuator_power_ONOFF>
  HAL_Delay(20);
 8003df4:	2014      	movs	r0, #20
 8003df6:	f001 f82b 	bl	8004e50 <HAL_Delay>
  actuator_motor1(0.0, 0.0);
 8003dfa:	eddf 0a46 	vldr	s1, [pc, #280]	; 8003f14 <main+0x1fc>
 8003dfe:	eeb0 0a60 	vmov.f32	s0, s1
 8003e02:	f7fd f8e7 	bl	8000fd4 <actuator_motor1>
  actuator_motor2(0.0, 0.0);
 8003e06:	eddf 0a43 	vldr	s1, [pc, #268]	; 8003f14 <main+0x1fc>
 8003e0a:	eeb0 0a60 	vmov.f32	s0, s1
 8003e0e:	f7fd f8ef 	bl	8000ff0 <actuator_motor2>
  actuator_motor3(0.0, 0.0);
 8003e12:	eddf 0a40 	vldr	s1, [pc, #256]	; 8003f14 <main+0x1fc>
 8003e16:	eeb0 0a60 	vmov.f32	s0, s1
 8003e1a:	f7fd f8f7 	bl	800100c <actuator_motor3>
  actuator_motor4(0.0, 0.0);
 8003e1e:	eddf 0a3d 	vldr	s1, [pc, #244]	; 8003f14 <main+0x1fc>
 8003e22:	eeb0 0a60 	vmov.f32	s0, s1
 8003e26:	f7fd f8ff 	bl	8001028 <actuator_motor4>
  actuator_motor5(0.0, 0.0);
 8003e2a:	eddf 0a3a 	vldr	s1, [pc, #232]	; 8003f14 <main+0x1fc>
 8003e2e:	eeb0 0a60 	vmov.f32	s0, s1
 8003e32:	f7fd f907 	bl	8001044 <actuator_motor5>
  actuator_kicker(1, 1);
 8003e36:	2101      	movs	r1, #1
 8003e38:	4608      	mov	r0, r1
 8003e3a:	f7fd f947 	bl	80010cc <actuator_kicker>
  actuator_kicker_voltage(250.0);
 8003e3e:	ed9f 0a36 	vldr	s0, [pc, #216]	; 8003f18 <main+0x200>
 8003e42:	f7fd f931 	bl	80010a8 <actuator_kicker_voltage>
  actuator_power_param(1, 15.0);  // min voltage
 8003e46:	eeb2 0a0e 	vmov.f32	s0, #46	; 0x41700000  15.0
 8003e4a:	2001      	movs	r0, #1
 8003e4c:	f7fd f962 	bl	8001114 <actuator_power_param>
  actuator_power_param(2, 35.0);  // max voltage
 8003e50:	ed9f 0a32 	vldr	s0, [pc, #200]	; 8003f1c <main+0x204>
 8003e54:	2002      	movs	r0, #2
 8003e56:	f7fd f95d 	bl	8001114 <actuator_power_param>
  actuator_power_param(3, 50.0);  // max current
 8003e5a:	ed9f 0a31 	vldr	s0, [pc, #196]	; 8003f20 <main+0x208>
 8003e5e:	2003      	movs	r0, #3
 8003e60:	f7fd f958 	bl	8001114 <actuator_power_param>
  actuator_power_param(4, 90.0);  // max temp(fet)
 8003e64:	ed9f 0a2f 	vldr	s0, [pc, #188]	; 8003f24 <main+0x20c>
 8003e68:	2004      	movs	r0, #4
 8003e6a:	f7fd f953 	bl	8001114 <actuator_power_param>
  actuator_power_param(5, 90.0);  // max temp(solenoid)
 8003e6e:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 8003f24 <main+0x20c>
 8003e72:	2005      	movs	r0, #5
 8003e74:	f7fd f94e 	bl	8001114 <actuator_power_param>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 8003e78:	482b      	ldr	r0, [pc, #172]	; (8003f28 <main+0x210>)
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003e80:	f002 fca2 	bl	80067c8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1);
 8003e84:	2201      	movs	r2, #1
 8003e86:	4611      	mov	r1, r2
 8003e88:	4827      	ldr	r0, [pc, #156]	; (8003f28 <main+0x210>)
 8003e8a:	f002 fc9d 	bl	80067c8 <HAL_GPIO_WritePin>
  ICM20602_init();
 8003e8e:	f7fd fe65 	bl	8001b5c <ICM20602_init>
  ICM20602_IMU_calibration2();
 8003e92:	f7fe f9a5 	bl	80021e0 <ICM20602_IMU_calibration2>
  ICM20602_clearAngle();
 8003e96:	f7fd ff57 	bl	8001d48 <ICM20602_clearAngle>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8003e9a:	4622      	mov	r2, r4
 8003e9c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003ea0:	4821      	ldr	r0, [pc, #132]	; (8003f28 <main+0x210>)
 8003ea2:	f002 fc91 	bl	80067c8 <HAL_GPIO_WritePin>
  actuator_power_ONOFF(1);
 8003ea6:	2001      	movs	r0, #1
 8003ea8:	f7fd f920 	bl	80010ec <actuator_power_ONOFF>
    actuator_buzzer(40, 40);
 8003eac:	2128      	movs	r1, #40	; 0x28
 8003eae:	4608      	mov	r0, r1
 8003eb0:	f7fd f940 	bl	8001134 <actuator_buzzer>
 8003eb4:	2128      	movs	r1, #40	; 0x28
 8003eb6:	4608      	mov	r0, r1
 8003eb8:	f7fd f93c 	bl	8001134 <actuator_buzzer>
 8003ebc:	2128      	movs	r1, #40	; 0x28
 8003ebe:	4608      	mov	r0, r1
 8003ec0:	f7fd f938 	bl	8001134 <actuator_buzzer>
  HAL_Delay(100);
 8003ec4:	2064      	movs	r0, #100	; 0x64
 8003ec6:	f000 ffc3 	bl	8004e50 <HAL_Delay>
  HAL_TIM_Base_Start_IT(&htim7);
 8003eca:	4818      	ldr	r0, [pc, #96]	; (8003f2c <main+0x214>)
 8003ecc:	f003 fed2 	bl	8007c74 <HAL_TIM_Base_Start_IT>
  HAL_Delay(1000);
 8003ed0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003ed4:	f000 ffbc 	bl	8004e50 <HAL_Delay>
  starting_status_flag = false;
 8003ed8:	4915      	ldr	r1, [pc, #84]	; (8003f30 <main+0x218>)
  tar_vel[1] = 1.0;
 8003eda:	4b16      	ldr	r3, [pc, #88]	; (8003f34 <main+0x21c>)
  starting_status_flag = false;
 8003edc:	700c      	strb	r4, [r1, #0]
  tar_vel[1] = 1.0;
 8003ede:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003ee2:	605a      	str	r2, [r3, #4]
  while (1) {
 8003ee4:	e7fe      	b.n	8003ee4 <main+0x1cc>
 8003ee6:	bf00      	nop
 8003ee8:	20000eb8 	.word	0x20000eb8
 8003eec:	2000006c 	.word	0x2000006c
 8003ef0:	20001580 	.word	0x20001580
 8003ef4:	200017f8 	.word	0x200017f8
 8003ef8:	0800d5cc 	.word	0x0800d5cc
 8003efc:	20000cb4 	.word	0x20000cb4
 8003f00:	20000d18 	.word	0x20000d18
 8003f04:	20001888 	.word	0x20001888
 8003f08:	2000149c 	.word	0x2000149c
 8003f0c:	20000e2c 	.word	0x20000e2c
 8003f10:	200002d8 	.word	0x200002d8
 8003f14:	00000000 	.word	0x00000000
 8003f18:	437a0000 	.word	0x437a0000
 8003f1c:	420c0000 	.word	0x420c0000
 8003f20:	42480000 	.word	0x42480000
 8003f24:	42b40000 	.word	0x42b40000
 8003f28:	48000800 	.word	0x48000800
 8003f2c:	200015cc 	.word	0x200015cc
 8003f30:	20000004 	.word	0x20000004
 8003f34:	200014e8 	.word	0x200014e8

08003f38 <HAL_FDCAN_RxFifo0Callback>:
  if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET) {
 8003f38:	07cb      	lsls	r3, r1, #31
 8003f3a:	d400      	bmi.n	8003f3e <HAL_FDCAN_RxFifo0Callback+0x6>
 8003f3c:	4770      	bx	lr
{
 8003f3e:	b530      	push	{r4, r5, lr}
 8003f40:	b08d      	sub	sp, #52	; 0x34
    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK) {
 8003f42:	466b      	mov	r3, sp
 8003f44:	aa02      	add	r2, sp, #8
 8003f46:	2140      	movs	r1, #64	; 0x40
 8003f48:	f002 f968 	bl	800621c <HAL_FDCAN_GetRxMessage>
 8003f4c:	2800      	cmp	r0, #0
 8003f4e:	f040 80ba 	bne.w	80040c6 <HAL_FDCAN_RxFifo0Callback+0x18e>
    rx_can_id = RxHeader.Identifier;
 8003f52:	9902      	ldr	r1, [sp, #8]
    switch (rx_can_id) {
 8003f54:	f240 2341 	movw	r3, #577	; 0x241
 8003f58:	b28c      	uxth	r4, r1
 8003f5a:	429c      	cmp	r4, r3
 8003f5c:	d834      	bhi.n	8003fc8 <HAL_FDCAN_RxFifo0Callback+0x90>
 8003f5e:	f411 417e 	ands.w	r1, r1, #65024	; 0xfe00
 8003f62:	d026      	beq.n	8003fb2 <HAL_FDCAN_RxFifo0Callback+0x7a>
 8003f64:	f5a4 7500 	sub.w	r5, r4, #512	; 0x200
 8003f68:	2d41      	cmp	r5, #65	; 0x41
 8003f6a:	d82d      	bhi.n	8003fc8 <HAL_FDCAN_RxFifo0Callback+0x90>
 8003f6c:	e8df f005 	tbb	[pc, r5]
 8003f70:	4f4f4f4f 	.word	0x4f4f4f4f
 8003f74:	2c2c2c2c 	.word	0x2c2c2c2c
 8003f78:	2c2c2c2c 	.word	0x2c2c2c2c
 8003f7c:	2c2c2c2c 	.word	0x2c2c2c2c
 8003f80:	2e2e2e2e 	.word	0x2e2e2e2e
 8003f84:	2c2e2e2e 	.word	0x2c2e2e2e
 8003f88:	2c2c2c2c 	.word	0x2c2c2c2c
 8003f8c:	2c2c2c2c 	.word	0x2c2c2c2c
 8003f90:	44444444 	.word	0x44444444
 8003f94:	2c2c2c8b 	.word	0x2c2c2c8b
 8003f98:	2c2c2c2c 	.word	0x2c2c2c2c
 8003f9c:	2c2c2c2c 	.word	0x2c2c2c2c
 8003fa0:	39393939 	.word	0x39393939
 8003fa4:	2c2c2c39 	.word	0x2c2c2c39
 8003fa8:	2c2c2c2c 	.word	0x2c2c2c2c
 8003fac:	2c2c2c2c 	.word	0x2c2c2c2c
 8003fb0:	6e6a      	.short	0x6e6a
 8003fb2:	2c00      	cmp	r4, #0
 8003fb4:	f000 8081 	beq.w	80040ba <HAL_FDCAN_RxFifo0Callback+0x182>
 8003fb8:	2c01      	cmp	r4, #1
 8003fba:	d105      	bne.n	8003fc8 <HAL_FDCAN_RxFifo0Callback+0x90>
        error_no[0] = RxData[0];
 8003fbc:	4b43      	ldr	r3, [pc, #268]	; (80040cc <HAL_FDCAN_RxFifo0Callback+0x194>)
 8003fbe:	f8bd 2000 	ldrh.w	r2, [sp]
 8003fc2:	801a      	strh	r2, [r3, #0]
        maintask_stop(0, 0);
 8003fc4:	f7fe ffb8 	bl	8002f38 <maintask_stop>
}
 8003fc8:	b00d      	add	sp, #52	; 0x34
 8003fca:	bd30      	pop	{r4, r5, pc}
        power_voltage[rx_can_id - 0x210] = uchar4_to_float(RxData);
 8003fcc:	4668      	mov	r0, sp
 8003fce:	f000 fd29 	bl	8004a24 <uchar4_to_float>
 8003fd2:	4b3f      	ldr	r3, [pc, #252]	; (80040d0 <HAL_FDCAN_RxFifo0Callback+0x198>)
 8003fd4:	f5a4 7404 	sub.w	r4, r4, #528	; 0x210
 8003fd8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8003fdc:	ed83 0a00 	vstr	s0, [r3]
        break;
 8003fe0:	e7f2      	b.n	8003fc8 <HAL_FDCAN_RxFifo0Callback+0x90>
        current[rx_can_id - 0x230] = uchar4_to_float(RxData);
 8003fe2:	4668      	mov	r0, sp
 8003fe4:	f000 fd1e 	bl	8004a24 <uchar4_to_float>
 8003fe8:	4b3a      	ldr	r3, [pc, #232]	; (80040d4 <HAL_FDCAN_RxFifo0Callback+0x19c>)
 8003fea:	f5a4 740c 	sub.w	r4, r4, #560	; 0x230
 8003fee:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8003ff2:	ed83 0a00 	vstr	s0, [r3]
        break;
 8003ff6:	e7e7      	b.n	8003fc8 <HAL_FDCAN_RxFifo0Callback+0x90>
        temperature[rx_can_id - 0x220] = uchar4_to_float(RxData);
 8003ff8:	4668      	mov	r0, sp
 8003ffa:	f000 fd13 	bl	8004a24 <uchar4_to_float>
 8003ffe:	4b36      	ldr	r3, [pc, #216]	; (80040d8 <HAL_FDCAN_RxFifo0Callback+0x1a0>)
 8004000:	f5a4 7408 	sub.w	r4, r4, #544	; 0x220
 8004004:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8004008:	ed83 0a00 	vstr	s0, [r3]
        break;
 800400c:	e7dc      	b.n	8003fc8 <HAL_FDCAN_RxFifo0Callback+0x90>
        motor_enc_angle[rx_can_id - 0x200] = uchar4_to_float(&RxData[4]);
 800400e:	a801      	add	r0, sp, #4
 8004010:	f000 fd08 	bl	8004a24 <uchar4_to_float>
 8004014:	4b31      	ldr	r3, [pc, #196]	; (80040dc <HAL_FDCAN_RxFifo0Callback+0x1a4>)
 8004016:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 800401a:	ed83 0a00 	vstr	s0, [r3]
        motor_feedback[rx_can_id - 0x200] = uchar4_to_float(RxData);
 800401e:	4668      	mov	r0, sp
 8004020:	f000 fd00 	bl	8004a24 <uchar4_to_float>
 8004024:	4b2e      	ldr	r3, [pc, #184]	; (80040e0 <HAL_FDCAN_RxFifo0Callback+0x1a8>)
        motor_feedback_velocity[rx_can_id - 0x200] = motor_feedback[3] * OMNI_DIR_LENGTH;
 8004026:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80040e4 <HAL_FDCAN_RxFifo0Callback+0x1ac>
        motor_enc_angle[rx_can_id - 0x200] = uchar4_to_float(&RxData[4]);
 800402a:	00ad      	lsls	r5, r5, #2
        motor_feedback[rx_can_id - 0x200] = uchar4_to_float(RxData);
 800402c:	195a      	adds	r2, r3, r5
 800402e:	ed82 0a00 	vstr	s0, [r2]
        motor_feedback_velocity[rx_can_id - 0x200] = motor_feedback[3] * OMNI_DIR_LENGTH;
 8004032:	edd3 7a03 	vldr	s15, [r3, #12]
 8004036:	4b2c      	ldr	r3, [pc, #176]	; (80040e8 <HAL_FDCAN_RxFifo0Callback+0x1b0>)
 8004038:	ee67 7a87 	vmul.f32	s15, s15, s14
 800403c:	442b      	add	r3, r5
 800403e:	edc3 7a00 	vstr	s15, [r3]
        break;
 8004042:	e7c1      	b.n	8003fc8 <HAL_FDCAN_RxFifo0Callback+0x90>
        ball_detection[0] = RxData[0];
 8004044:	4b29      	ldr	r3, [pc, #164]	; (80040ec <HAL_FDCAN_RxFifo0Callback+0x1b4>)
 8004046:	9a00      	ldr	r2, [sp, #0]
 8004048:	601a      	str	r2, [r3, #0]
        break;
 800404a:	e7bd      	b.n	8003fc8 <HAL_FDCAN_RxFifo0Callback+0x90>
        mouse_raw_latest[0] = (int16_t)((RxData[1] << 8) | RxData[0]);
 800404c:	9a00      	ldr	r2, [sp, #0]
        mouse_odom[0] += (float)mouse_raw_latest[0] / 1000;
 800404e:	4b28      	ldr	r3, [pc, #160]	; (80040f0 <HAL_FDCAN_RxFifo0Callback+0x1b8>)
 8004050:	eddf 5a28 	vldr	s11, [pc, #160]	; 80040f4 <HAL_FDCAN_RxFifo0Callback+0x1bc>
 8004054:	ed93 7a00 	vldr	s14, [r3]
        mouse_odom[1] += (float)mouse_raw_latest[1] / 1000;
 8004058:	edd3 7a01 	vldr	s15, [r3, #4]
        mouse_odom[0] += (float)mouse_raw_latest[0] / 1000;
 800405c:	b211      	sxth	r1, r2
 800405e:	ee06 1a10 	vmov	s12, r1
        mouse_odom[1] += (float)mouse_raw_latest[1] / 1000;
 8004062:	1411      	asrs	r1, r2, #16
 8004064:	ee06 1a90 	vmov	s13, r1
        mouse_odom[0] += (float)mouse_raw_latest[0] / 1000;
 8004068:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
        mouse_odom[1] += (float)mouse_raw_latest[1] / 1000;
 800406c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
        mouse_odom[0] += (float)mouse_raw_latest[0] / 1000;
 8004070:	eea6 7a25 	vfma.f32	s14, s12, s11
        mouse_raw_latest[0] = (int16_t)((RxData[1] << 8) | RxData[0]);
 8004074:	4920      	ldr	r1, [pc, #128]	; (80040f8 <HAL_FDCAN_RxFifo0Callback+0x1c0>)
        mouse_odom[1] += (float)mouse_raw_latest[1] / 1000;
 8004076:	eee6 7aa5 	vfma.f32	s15, s13, s11
        mouse_raw_latest[0] = (int16_t)((RxData[1] << 8) | RxData[0]);
 800407a:	600a      	str	r2, [r1, #0]
        mouse_odom[0] += (float)mouse_raw_latest[0] / 1000;
 800407c:	ed83 7a00 	vstr	s14, [r3]
        mouse_odom[1] += (float)mouse_raw_latest[1] / 1000;
 8004080:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8004084:	e7a0      	b.n	8003fc8 <HAL_FDCAN_RxFifo0Callback+0x90>
        temperature[4] = RxData[0];  // fet
 8004086:	f89d 3000 	ldrb.w	r3, [sp]
 800408a:	ee06 3a90 	vmov	s13, r3
        temperature[5] = RxData[1];  // coil 1
 800408e:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8004092:	ee07 3a10 	vmov	s14, r3
        temperature[6] = RxData[2];  // coil 2
 8004096:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800409a:	ee07 3a90 	vmov	s15, r3
        temperature[4] = RxData[0];  // fet
 800409e:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80040a2:	4b0d      	ldr	r3, [pc, #52]	; (80040d8 <HAL_FDCAN_RxFifo0Callback+0x1a0>)
        temperature[5] = RxData[1];  // coil 1
 80040a4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
        temperature[6] = RxData[2];  // coil 2
 80040a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
        temperature[4] = RxData[0];  // fet
 80040ac:	edc3 6a04 	vstr	s13, [r3, #16]
        temperature[5] = RxData[1];  // coil 1
 80040b0:	ed83 7a05 	vstr	s14, [r3, #20]
        temperature[6] = RxData[2];  // coil 2
 80040b4:	edc3 7a06 	vstr	s15, [r3, #24]
        break;
 80040b8:	e786      	b.n	8003fc8 <HAL_FDCAN_RxFifo0Callback+0x90>
        error_no[0] = RxData[0];
 80040ba:	4b04      	ldr	r3, [pc, #16]	; (80040cc <HAL_FDCAN_RxFifo0Callback+0x194>)
 80040bc:	f8bd 2000 	ldrh.w	r2, [sp]
 80040c0:	801a      	strh	r2, [r3, #0]
        Error_Handler();
 80040c2:	f7ff fd7d 	bl	8003bc0 <Error_Handler>
      Error_Handler();
 80040c6:	f7ff fd7b 	bl	8003bc0 <Error_Handler>
 80040ca:	bf00      	nop
 80040cc:	20000ea8 	.word	0x20000ea8
 80040d0:	20001260 	.word	0x20001260
 80040d4:	20000e90 	.word	0x20000e90
 80040d8:	200014f8 	.word	0x200014f8
 80040dc:	20000ec0 	.word	0x20000ec0
 80040e0:	20000ed4 	.word	0x20000ed4
 80040e4:	3e3426c8 	.word	0x3e3426c8
 80040e8:	20000ee8 	.word	0x20000ee8
 80040ec:	20000e78 	.word	0x20000e78
 80040f0:	20000efc 	.word	0x20000efc
 80040f4:	3a83126f 	.word	0x3a83126f
 80040f8:	20000f04 	.word	0x20000f04
 80040fc:	00000000 	.word	0x00000000

08004100 <omni_move>:
const float32_t cosM1 = cos(    M_PI/6.0);
const float32_t cosM2 = cos(7.0*M_PI/4.0);
const float32_t cosM3 = cos(5.0*M_PI/4.0);
const float32_t cosM4 = cos(5.0*M_PI/6.0);

void omni_move(float32_t vel_y_omni,float32_t vel_x_omni,float32_t omega_omni,float32_t duty_Limit){
 8004100:	b508      	push	{r3, lr}
 8004102:	ee11 0a10 	vmov	r0, s2
 8004106:	ed2d 8b08 	vpush	{d8-d11}
 800410a:	eeb0 9a61 	vmov.f32	s18, s3
 800410e:	eeb0 aa60 	vmov.f32	s20, s1
 8004112:	eeb0 8a40 	vmov.f32	s16, s0
	float32_t v_round;
	float32_t m1, m2, m3, m4;

	v_round=ROBOT_RADIUS*omega_omni;
 8004116:	f7fc fa3f 	bl	8000598 <__aeabi_f2d>
 800411a:	a329      	add	r3, pc, #164	; (adr r3, 80041c0 <omni_move+0xc0>)
 800411c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004120:	f7fc fa92 	bl	8000648 <__aeabi_dmul>
 8004124:	f7fc fd88 	bl	8000c38 <__aeabi_d2f>

	m1=((vel_x_omni*sinM1)+(vel_y_omni*cosM1)+v_round)/rotation_length_omni;
 8004128:	eddf 7a21 	vldr	s15, [pc, #132]	; 80041b0 <omni_move+0xb0>
	m2=((vel_x_omni*sinM2)+(vel_y_omni*cosM2)+v_round)/rotation_length_omni;
 800412c:	eddf 8a21 	vldr	s17, [pc, #132]	; 80041b4 <omni_move+0xb4>
 8004130:	eddf 6a21 	vldr	s13, [pc, #132]	; 80041b8 <omni_move+0xb8>
	m1=((vel_x_omni*sinM1)+(vel_y_omni*cosM1)+v_round)/rotation_length_omni;
 8004134:	eddf aa21 	vldr	s21, [pc, #132]	; 80041bc <omni_move+0xbc>
 8004138:	ee68 7a27 	vmul.f32	s15, s16, s15
 800413c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8004140:	eeb0 0a67 	vmov.f32	s0, s15
 8004144:	eeaa 0a07 	vfma.f32	s0, s20, s14
	m2=((vel_x_omni*sinM2)+(vel_y_omni*cosM2)+v_round)/rotation_length_omni;
 8004148:	ee68 8a28 	vmul.f32	s17, s16, s17
	v_round=ROBOT_RADIUS*omega_omni;
 800414c:	ee09 0a90 	vmov	s19, r0
	m2=((vel_x_omni*sinM2)+(vel_y_omni*cosM2)+v_round)/rotation_length_omni;
 8004150:	eeea 8a26 	vfma.f32	s17, s20, s13
	m3=((vel_x_omni*sinM3)+(vel_y_omni*cosM3)+v_round)/rotation_length_omni;
 8004154:	eeda 7a07 	vfnms.f32	s15, s20, s14
 8004158:	ee0b 0a10 	vmov	s22, r0
 800415c:	ee3a 8a08 	vadd.f32	s16, s20, s16
	m1=((vel_x_omni*sinM1)+(vel_y_omni*cosM1)+v_round)/rotation_length_omni;
 8004160:	ee39 0a80 	vadd.f32	s0, s19, s0
	m3=((vel_x_omni*sinM3)+(vel_y_omni*cosM3)+v_round)/rotation_length_omni;
 8004164:	eea8 ba26 	vfma.f32	s22, s16, s13
	m4=((vel_x_omni*sinM4)+(vel_y_omni*cosM4)+v_round)/rotation_length_omni;

	actuator_motor1(m1,duty_Limit);
 8004168:	ee20 0a2a 	vmul.f32	s0, s0, s21
 800416c:	eef0 0a49 	vmov.f32	s1, s18
 8004170:	eeb0 8a67 	vmov.f32	s16, s15
 8004174:	f7fc ff2e 	bl	8000fd4 <actuator_motor1>
	m2=((vel_x_omni*sinM2)+(vel_y_omni*cosM2)+v_round)/rotation_length_omni;
 8004178:	ee39 0aa8 	vadd.f32	s0, s19, s17
	actuator_motor2(m2,duty_Limit);
 800417c:	eef0 0a49 	vmov.f32	s1, s18
 8004180:	ee20 0a2a 	vmul.f32	s0, s0, s21
 8004184:	f7fc ff34 	bl	8000ff0 <actuator_motor2>
	actuator_motor3(m3,duty_Limit);
 8004188:	ee2b 0a2a 	vmul.f32	s0, s22, s21
 800418c:	eef0 0a49 	vmov.f32	s1, s18
 8004190:	f7fc ff3c 	bl	800100c <actuator_motor3>
	m4=((vel_x_omni*sinM4)+(vel_y_omni*cosM4)+v_round)/rotation_length_omni;
 8004194:	ee38 0a29 	vadd.f32	s0, s16, s19
	actuator_motor4(m4,duty_Limit);
 8004198:	eef0 0a49 	vmov.f32	s1, s18
 800419c:	ee20 0a2a 	vmul.f32	s0, s0, s21
}
 80041a0:	ecbd 8b08 	vpop	{d8-d11}
 80041a4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	actuator_motor4(m4,duty_Limit);
 80041a8:	f7fc bf3e 	b.w	8001028 <actuator_motor4>
 80041ac:	f3af 8000 	nop.w
 80041b0:	3f5db3d7 	.word	0x3f5db3d7
 80041b4:	3f3504f3 	.word	0x3f3504f3
 80041b8:	bf3504f3 	.word	0xbf3504f3
 80041bc:	40b5e430 	.word	0x40b5e430
 80041c0:	47ae147b 	.word	0x47ae147b
 80041c4:	3fb47ae1 	.word	0x3fb47ae1

080041c8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80041c8:	b510      	push	{r4, lr}
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80041ca:	4811      	ldr	r0, [pc, #68]	; (8004210 <MX_SPI1_Init+0x48>)
 80041cc:	4c11      	ldr	r4, [pc, #68]	; (8004214 <MX_SPI1_Init+0x4c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80041ce:	f44f 7282 	mov.w	r2, #260	; 0x104
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80041d2:	2300      	movs	r3, #0
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80041d4:	e9c0 4200 	strd	r4, r2, [r0]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80041d8:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80041dc:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80041e0:	e9c0 3102 	strd	r3, r1, [r0, #8]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80041e4:	2420      	movs	r4, #32
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80041e6:	6182      	str	r2, [r0, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 7;
 80041e8:	2107      	movs	r1, #7
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80041ea:	2208      	movs	r2, #8
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80041ec:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80041f0:	e9c0 4307 	strd	r4, r3, [r0, #28]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041f4:	e9c0 3309 	strd	r3, r3, [r0, #36]	; 0x24
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80041f8:	e9c0 130b 	strd	r1, r3, [r0, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80041fc:	6342      	str	r2, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80041fe:	f003 f9b9 	bl	8007574 <HAL_SPI_Init>
 8004202:	b900      	cbnz	r0, 8004206 <MX_SPI1_Init+0x3e>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004204:	bd10      	pop	{r4, pc}
 8004206:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 800420a:	f7ff bcd9 	b.w	8003bc0 <Error_Handler>
 800420e:	bf00      	nop
 8004210:	2000151c 	.word	0x2000151c
 8004214:	40013000 	.word	0x40013000

08004218 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004218:	b500      	push	{lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(spiHandle->Instance==SPI1)
 800421a:	4a1b      	ldr	r2, [pc, #108]	; (8004288 <HAL_SPI_MspInit+0x70>)
 800421c:	6801      	ldr	r1, [r0, #0]
{
 800421e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004220:	2300      	movs	r3, #0
  if(spiHandle->Instance==SPI1)
 8004222:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004224:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004228:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800422c:	9306      	str	r3, [sp, #24]
  if(spiHandle->Instance==SPI1)
 800422e:	d002      	beq.n	8004236 <HAL_SPI_MspInit+0x1e>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8004230:	b009      	add	sp, #36	; 0x24
 8004232:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004236:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800423a:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800423e:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8004280 <HAL_SPI_MspInit+0x68>
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004242:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004244:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004248:	661a      	str	r2, [r3, #96]	; 0x60
 800424a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800424c:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8004250:	9200      	str	r2, [sp, #0]
 8004252:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004254:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004256:	f042 0201 	orr.w	r2, r2, #1
 800425a:	64da      	str	r2, [r3, #76]	; 0x4c
 800425c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800425e:	f003 0301 	and.w	r3, r3, #1
 8004262:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004264:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004266:	2305      	movs	r3, #5
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004268:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800426c:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004270:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004272:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004274:	f002 f9a8 	bl	80065c8 <HAL_GPIO_Init>
}
 8004278:	b009      	add	sp, #36	; 0x24
 800427a:	f85d fb04 	ldr.w	pc, [sp], #4
 800427e:	bf00      	nop
 8004280:	000000e0 	.word	0x000000e0
 8004284:	00000002 	.word	0x00000002
 8004288:	40013000 	.word	0x40013000

0800428c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800428c:	4b0b      	ldr	r3, [pc, #44]	; (80042bc <HAL_MspInit+0x30>)
 800428e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004290:	f042 0201 	orr.w	r2, r2, #1
 8004294:	661a      	str	r2, [r3, #96]	; 0x60
 8004296:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8004298:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800429a:	f002 0201 	and.w	r2, r2, #1
 800429e:	9200      	str	r2, [sp, #0]
 80042a0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80042a2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80042a4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80042a8:	659a      	str	r2, [r3, #88]	; 0x58
 80042aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042b0:	9301      	str	r3, [sp, #4]
 80042b2:	9b01      	ldr	r3, [sp, #4]
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80042b4:	b002      	add	sp, #8
  HAL_PWREx_DisableUCPDDeadBattery();
 80042b6:	f002 bb0d 	b.w	80068d4 <HAL_PWREx_DisableUCPDDeadBattery>
 80042ba:	bf00      	nop
 80042bc:	40021000 	.word	0x40021000

080042c0 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80042c0:	4770      	bx	lr
 80042c2:	bf00      	nop

080042c4 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80042c4:	e7fe      	b.n	80042c4 <HardFault_Handler>
 80042c6:	bf00      	nop

080042c8 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80042c8:	e7fe      	b.n	80042c8 <MemManage_Handler>
 80042ca:	bf00      	nop

080042cc <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80042cc:	e7fe      	b.n	80042cc <BusFault_Handler>
 80042ce:	bf00      	nop

080042d0 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80042d0:	e7fe      	b.n	80042d0 <UsageFault_Handler>
 80042d2:	bf00      	nop

080042d4 <SVC_Handler>:
 80042d4:	4770      	bx	lr
 80042d6:	bf00      	nop

080042d8 <DebugMon_Handler>:
 80042d8:	4770      	bx	lr
 80042da:	bf00      	nop

080042dc <PendSV_Handler>:
 80042dc:	4770      	bx	lr
 80042de:	bf00      	nop

080042e0 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80042e0:	f000 bdaa 	b.w	8004e38 <HAL_IncTick>

080042e4 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80042e4:	4801      	ldr	r0, [pc, #4]	; (80042ec <DMA1_Channel1_IRQHandler+0x8>)
 80042e6:	f001 bd1d 	b.w	8005d24 <HAL_DMA_IRQHandler>
 80042ea:	bf00      	nop
 80042ec:	200016d8 	.word	0x200016d8

080042f0 <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80042f0:	4801      	ldr	r0, [pc, #4]	; (80042f8 <DMA1_Channel2_IRQHandler+0x8>)
 80042f2:	f001 bd17 	b.w	8005d24 <HAL_DMA_IRQHandler>
 80042f6:	bf00      	nop
 80042f8:	20001798 	.word	0x20001798

080042fc <DMA1_Channel3_IRQHandler>:
void DMA1_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 80042fc:	4801      	ldr	r0, [pc, #4]	; (8004304 <DMA1_Channel3_IRQHandler+0x8>)
 80042fe:	f001 bd11 	b.w	8005d24 <HAL_DMA_IRQHandler>
 8004302:	bf00      	nop
 8004304:	200003a4 	.word	0x200003a4

08004308 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc5);
 8004308:	4801      	ldr	r0, [pc, #4]	; (8004310 <DMA1_Channel4_IRQHandler+0x8>)
 800430a:	f001 bd0b 	b.w	8005d24 <HAL_DMA_IRQHandler>
 800430e:	bf00      	nop
 8004310:	20000404 	.word	0x20000404

08004314 <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004314:	4801      	ldr	r0, [pc, #4]	; (800431c <DMA1_Channel5_IRQHandler+0x8>)
 8004316:	f001 bd05 	b.w	8005d24 <HAL_DMA_IRQHandler>
 800431a:	bf00      	nop
 800431c:	20000344 	.word	0x20000344

08004320 <DMA1_Channel6_IRQHandler>:
void DMA1_Channel6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8004320:	4801      	ldr	r0, [pc, #4]	; (8004328 <DMA1_Channel6_IRQHandler+0x8>)
 8004322:	f001 bcff 	b.w	8005d24 <HAL_DMA_IRQHandler>
 8004326:	bf00      	nop
 8004328:	20001618 	.word	0x20001618

0800432c <DMA1_Channel7_IRQHandler>:
void DMA1_Channel7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 800432c:	4801      	ldr	r0, [pc, #4]	; (8004334 <DMA1_Channel7_IRQHandler+0x8>)
 800432e:	f001 bcf9 	b.w	8005d24 <HAL_DMA_IRQHandler>
 8004332:	bf00      	nop
 8004334:	20001678 	.word	0x20001678

08004338 <FDCAN1_IT0_IRQHandler>:
void FDCAN1_IT0_IRQHandler(void)
{
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8004338:	4801      	ldr	r0, [pc, #4]	; (8004340 <FDCAN1_IT0_IRQHandler+0x8>)
 800433a:	f002 b881 	b.w	8006440 <HAL_FDCAN_IRQHandler>
 800433e:	bf00      	nop
 8004340:	20000cb4 	.word	0x20000cb4

08004344 <FDCAN1_IT1_IRQHandler>:
 8004344:	4801      	ldr	r0, [pc, #4]	; (800434c <FDCAN1_IT1_IRQHandler+0x8>)
 8004346:	f002 b87b 	b.w	8006440 <HAL_FDCAN_IRQHandler>
 800434a:	bf00      	nop
 800434c:	20000cb4 	.word	0x20000cb4

08004350 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004350:	4801      	ldr	r0, [pc, #4]	; (8004358 <USART2_IRQHandler+0x8>)
 8004352:	f004 b9e1 	b.w	8008718 <HAL_UART_IRQHandler>
 8004356:	bf00      	nop
 8004358:	20001888 	.word	0x20001888

0800435c <TIM7_DAC_IRQHandler>:
void TIM7_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_DAC_IRQn 0 */

  /* USER CODE END TIM7_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800435c:	4801      	ldr	r0, [pc, #4]	; (8004364 <TIM7_DAC_IRQHandler+0x8>)
 800435e:	f003 be1f 	b.w	8007fa0 <HAL_TIM_IRQHandler>
 8004362:	bf00      	nop
 8004364:	200015cc 	.word	0x200015cc

08004368 <FDCAN2_IT0_IRQHandler>:
void FDCAN2_IT0_IRQHandler(void)
{
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8004368:	4801      	ldr	r0, [pc, #4]	; (8004370 <FDCAN2_IT0_IRQHandler+0x8>)
 800436a:	f002 b869 	b.w	8006440 <HAL_FDCAN_IRQHandler>
 800436e:	bf00      	nop
 8004370:	20000d18 	.word	0x20000d18

08004374 <FDCAN2_IT1_IRQHandler>:
 8004374:	4801      	ldr	r0, [pc, #4]	; (800437c <FDCAN2_IT1_IRQHandler+0x8>)
 8004376:	f002 b863 	b.w	8006440 <HAL_FDCAN_IRQHandler>
 800437a:	bf00      	nop
 800437c:	20000d18 	.word	0x20000d18

08004380 <LPUART1_IRQHandler>:
void LPUART1_IRQHandler(void)
{
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8004380:	4801      	ldr	r0, [pc, #4]	; (8004388 <LPUART1_IRQHandler+0x8>)
 8004382:	f004 b9c9 	b.w	8008718 <HAL_UART_IRQHandler>
 8004386:	bf00      	nop
 8004388:	200017f8 	.word	0x200017f8

0800438c <DMA1_Channel8_IRQHandler>:
void DMA1_Channel8_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel8_IRQn 0 */

  /* USER CODE END DMA1_Channel8_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800438c:	4801      	ldr	r0, [pc, #4]	; (8004394 <DMA1_Channel8_IRQHandler+0x8>)
 800438e:	f001 bcc9 	b.w	8005d24 <HAL_DMA_IRQHandler>
 8004392:	bf00      	nop
 8004394:	20001738 	.word	0x20001738

08004398 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8004398:	2001      	movs	r0, #1
 800439a:	4770      	bx	lr

0800439c <_kill>:

int _kill(int pid, int sig)
{
 800439c:	b508      	push	{r3, lr}
	errno = EINVAL;
 800439e:	f006 f805 	bl	800a3ac <__errno>
 80043a2:	2316      	movs	r3, #22
 80043a4:	6003      	str	r3, [r0, #0]
	return -1;
}
 80043a6:	f04f 30ff 	mov.w	r0, #4294967295
 80043aa:	bd08      	pop	{r3, pc}

080043ac <_exit>:

void _exit (int status)
{
 80043ac:	b508      	push	{r3, lr}
	errno = EINVAL;
 80043ae:	f005 fffd 	bl	800a3ac <__errno>
 80043b2:	2316      	movs	r3, #22
 80043b4:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 80043b6:	e7fe      	b.n	80043b6 <_exit+0xa>

080043b8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80043b8:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043ba:	1e16      	subs	r6, r2, #0
 80043bc:	dd07      	ble.n	80043ce <_read+0x16>
 80043be:	460c      	mov	r4, r1
 80043c0:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 80043c2:	f3af 8000 	nop.w
 80043c6:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043ca:	42a5      	cmp	r5, r4
 80043cc:	d1f9      	bne.n	80043c2 <_read+0xa>
	}

return len;
}
 80043ce:	4630      	mov	r0, r6
 80043d0:	bd70      	pop	{r4, r5, r6, pc}
 80043d2:	bf00      	nop

080043d4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80043d4:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043d6:	1e16      	subs	r6, r2, #0
 80043d8:	dd07      	ble.n	80043ea <_write+0x16>
 80043da:	460c      	mov	r4, r1
 80043dc:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 80043de:	f814 0b01 	ldrb.w	r0, [r4], #1
 80043e2:	f7fe fafd 	bl	80029e0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043e6:	42ac      	cmp	r4, r5
 80043e8:	d1f9      	bne.n	80043de <_write+0xa>
	}
	return len;
}
 80043ea:	4630      	mov	r0, r6
 80043ec:	bd70      	pop	{r4, r5, r6, pc}
 80043ee:	bf00      	nop

080043f0 <_close>:

int _close(int file)
{
	return -1;
}
 80043f0:	f04f 30ff 	mov.w	r0, #4294967295
 80043f4:	4770      	bx	lr
 80043f6:	bf00      	nop

080043f8 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80043f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80043fc:	604b      	str	r3, [r1, #4]
	return 0;
}
 80043fe:	2000      	movs	r0, #0
 8004400:	4770      	bx	lr
 8004402:	bf00      	nop

08004404 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8004404:	2001      	movs	r0, #1
 8004406:	4770      	bx	lr

08004408 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8004408:	2000      	movs	r0, #0
 800440a:	4770      	bx	lr

0800440c <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800440c:	4b05      	ldr	r3, [pc, #20]	; (8004424 <SystemInit+0x18>)
 800440e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004412:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004416:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800441a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800441e:	6099      	str	r1, [r3, #8]
#endif
}
 8004420:	4770      	bx	lr
 8004422:	bf00      	nop
 8004424:	e000ed00 	.word	0xe000ed00

08004428 <MX_TIM5_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim7;

/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8004428:	b510      	push	{r4, lr}
  TIM_OC_InitTypeDef sConfigOC = {0};

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800442a:	4c33      	ldr	r4, [pc, #204]	; (80044f8 <MX_TIM5_Init+0xd0>)
 800442c:	4a33      	ldr	r2, [pc, #204]	; (80044fc <MX_TIM5_Init+0xd4>)
 800442e:	6022      	str	r2, [r4, #0]
{
 8004430:	b092      	sub	sp, #72	; 0x48
  htim5.Init.Prescaler = 170;
 8004432:	22aa      	movs	r2, #170	; 0xaa
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004434:	2300      	movs	r3, #0
  htim5.Init.Prescaler = 170;
 8004436:	6062      	str	r2, [r4, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim5.Init.Period = 500;
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8004438:	4620      	mov	r0, r4
  htim5.Init.Period = 500;
 800443a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800443e:	e9cd 3301 	strd	r3, r3, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004442:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
 8004446:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800444a:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
  htim5.Init.Period = 500;
 800444e:	e9c4 3202 	strd	r3, r2, [r4, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004452:	9303      	str	r3, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004454:	9310      	str	r3, [sp, #64]	; 0x40
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004456:	6123      	str	r3, [r4, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004458:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800445a:	f003 fc4d 	bl	8007cf8 <HAL_TIM_PWM_Init>
 800445e:	bb00      	cbnz	r0, 80044a2 <MX_TIM5_Init+0x7a>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004460:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8004462:	4825      	ldr	r0, [pc, #148]	; (80044f8 <MX_TIM5_Init+0xd0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004464:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8004466:	a901      	add	r1, sp, #4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004468:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800446a:	f003 ffef 	bl	800844c <HAL_TIMEx_MasterConfigSynchronization>
 800446e:	b9f0      	cbnz	r0, 80044ae <MX_TIM5_Init+0x86>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004470:	ed9f 7b1d 	vldr	d7, [pc, #116]	; 80044e8 <MX_TIM5_Init+0xc0>
  sConfigOC.Pulse = 0;
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004474:	2300      	movs	r3, #0
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004476:	4820      	ldr	r0, [pc, #128]	; (80044f8 <MX_TIM5_Init+0xd0>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004478:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800447a:	2204      	movs	r2, #4
 800447c:	a90a      	add	r1, sp, #40	; 0x28
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800447e:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004482:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004484:	f003 fed8 	bl	8008238 <HAL_TIM_PWM_ConfigChannel>
 8004488:	b970      	cbnz	r0, 80044a8 <MX_TIM5_Init+0x80>
}
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(timHandle->Instance==TIM5)
 800448a:	4a1c      	ldr	r2, [pc, #112]	; (80044fc <MX_TIM5_Init+0xd4>)
 800448c:	6821      	ldr	r1, [r4, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800448e:	2300      	movs	r3, #0
  if(timHandle->Instance==TIM5)
 8004490:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004492:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8004496:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800449a:	9308      	str	r3, [sp, #32]
  if(timHandle->Instance==TIM5)
 800449c:	d00a      	beq.n	80044b4 <MX_TIM5_Init+0x8c>
}
 800449e:	b012      	add	sp, #72	; 0x48
 80044a0:	bd10      	pop	{r4, pc}
    Error_Handler();
 80044a2:	f7ff fb8d 	bl	8003bc0 <Error_Handler>
 80044a6:	e7db      	b.n	8004460 <MX_TIM5_Init+0x38>
    Error_Handler();
 80044a8:	f7ff fb8a 	bl	8003bc0 <Error_Handler>
 80044ac:	e7ed      	b.n	800448a <MX_TIM5_Init+0x62>
    Error_Handler();
 80044ae:	f7ff fb87 	bl	8003bc0 <Error_Handler>
 80044b2:	e7dd      	b.n	8004470 <MX_TIM5_Init+0x48>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80044b4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80044b8:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    /**TIM5 GPIO Configuration
    PC12     ------> TIM5_CH2
    */
    GPIO_InitStruct.Pin = TIM5_CH2_Buzzer_Pin;
 80044bc:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 80044f0 <MX_TIM5_Init+0xc8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80044c0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM5;
    HAL_GPIO_Init(TIM5_CH2_Buzzer_GPIO_Port, &GPIO_InitStruct);
 80044c2:	480f      	ldr	r0, [pc, #60]	; (8004500 <MX_TIM5_Init+0xd8>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80044c4:	f042 0204 	orr.w	r2, r2, #4
 80044c8:	64da      	str	r2, [r3, #76]	; 0x4c
 80044ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044cc:	f003 0304 	and.w	r3, r3, #4
 80044d0:	9300      	str	r3, [sp, #0]
    HAL_GPIO_Init(TIM5_CH2_Buzzer_GPIO_Port, &GPIO_InitStruct);
 80044d2:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM5;
 80044d4:	2301      	movs	r3, #1
    GPIO_InitStruct.Pin = TIM5_CH2_Buzzer_Pin;
 80044d6:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80044da:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM5;
 80044dc:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(TIM5_CH2_Buzzer_GPIO_Port, &GPIO_InitStruct);
 80044de:	f002 f873 	bl	80065c8 <HAL_GPIO_Init>
}
 80044e2:	b012      	add	sp, #72	; 0x48
 80044e4:	bd10      	pop	{r4, pc}
 80044e6:	bf00      	nop
 80044e8:	00000060 	.word	0x00000060
 80044ec:	00000000 	.word	0x00000000
 80044f0:	00001000 	.word	0x00001000
 80044f4:	00000002 	.word	0x00000002
 80044f8:	20001580 	.word	0x20001580
 80044fc:	40000c00 	.word	0x40000c00
 8004500:	48000800 	.word	0x48000800

08004504 <MX_TIM7_Init>:
{
 8004504:	b500      	push	{lr}
  htim7.Instance = TIM7;
 8004506:	4812      	ldr	r0, [pc, #72]	; (8004550 <MX_TIM7_Init+0x4c>)
 8004508:	4912      	ldr	r1, [pc, #72]	; (8004554 <MX_TIM7_Init+0x50>)
{
 800450a:	b085      	sub	sp, #20
  htim7.Init.Prescaler = 170;
 800450c:	22aa      	movs	r2, #170	; 0xaa
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800450e:	2300      	movs	r3, #0
  htim7.Init.Prescaler = 170;
 8004510:	e9c0 1200 	strd	r1, r2, [r0]
  htim7.Init.Period = 2000;
 8004514:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004518:	e9cd 3301 	strd	r3, r3, [sp, #4]
  htim7.Init.Period = 2000;
 800451c:	e9c0 3202 	strd	r3, r2, [r0, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004520:	9303      	str	r3, [sp, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004522:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004524:	f003 fb0c 	bl	8007b40 <HAL_TIM_Base_Init>
 8004528:	b950      	cbnz	r0, 8004540 <MX_TIM7_Init+0x3c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800452a:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800452c:	4808      	ldr	r0, [pc, #32]	; (8004550 <MX_TIM7_Init+0x4c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800452e:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004530:	a901      	add	r1, sp, #4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004532:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004534:	f003 ff8a 	bl	800844c <HAL_TIMEx_MasterConfigSynchronization>
 8004538:	b928      	cbnz	r0, 8004546 <MX_TIM7_Init+0x42>
}
 800453a:	b005      	add	sp, #20
 800453c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8004540:	f7ff fb3e 	bl	8003bc0 <Error_Handler>
 8004544:	e7f1      	b.n	800452a <MX_TIM7_Init+0x26>
    Error_Handler();
 8004546:	f7ff fb3b 	bl	8003bc0 <Error_Handler>
}
 800454a:	b005      	add	sp, #20
 800454c:	f85d fb04 	ldr.w	pc, [sp], #4
 8004550:	200015cc 	.word	0x200015cc
 8004554:	40001400 	.word	0x40001400

08004558 <HAL_TIM_PWM_MspInit>:
  if(tim_pwmHandle->Instance==TIM5)
 8004558:	4b09      	ldr	r3, [pc, #36]	; (8004580 <HAL_TIM_PWM_MspInit+0x28>)
 800455a:	6802      	ldr	r2, [r0, #0]
 800455c:	429a      	cmp	r2, r3
 800455e:	d000      	beq.n	8004562 <HAL_TIM_PWM_MspInit+0xa>
 8004560:	4770      	bx	lr
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004562:	f503 3301 	add.w	r3, r3, #132096	; 0x20400
{
 8004566:	b082      	sub	sp, #8
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004568:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800456a:	f042 0208 	orr.w	r2, r2, #8
 800456e:	659a      	str	r2, [r3, #88]	; 0x58
 8004570:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004572:	f003 0308 	and.w	r3, r3, #8
 8004576:	9301      	str	r3, [sp, #4]
 8004578:	9b01      	ldr	r3, [sp, #4]
}
 800457a:	b002      	add	sp, #8
 800457c:	4770      	bx	lr
 800457e:	bf00      	nop
 8004580:	40000c00 	.word	0x40000c00

08004584 <HAL_TIM_Base_MspInit>:
  if(tim_baseHandle->Instance==TIM7)
 8004584:	4b0e      	ldr	r3, [pc, #56]	; (80045c0 <HAL_TIM_Base_MspInit+0x3c>)
 8004586:	6802      	ldr	r2, [r0, #0]
 8004588:	429a      	cmp	r2, r3
 800458a:	d000      	beq.n	800458e <HAL_TIM_Base_MspInit+0xa>
 800458c:	4770      	bx	lr
    __HAL_RCC_TIM7_CLK_ENABLE();
 800458e:	f503 33fe 	add.w	r3, r3, #130048	; 0x1fc00
{
 8004592:	b500      	push	{lr}
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004594:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8004596:	f041 0120 	orr.w	r1, r1, #32
 800459a:	6599      	str	r1, [r3, #88]	; 0x58
 800459c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
{
 800459e:	b083      	sub	sp, #12
    __HAL_RCC_TIM7_CLK_ENABLE();
 80045a0:	f003 0320 	and.w	r3, r3, #32
 80045a4:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 8, 0);
 80045a6:	2037      	movs	r0, #55	; 0x37
 80045a8:	2200      	movs	r2, #0
 80045aa:	2108      	movs	r1, #8
    __HAL_RCC_TIM7_CLK_ENABLE();
 80045ac:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 8, 0);
 80045ae:	f001 f9eb 	bl	8005988 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 80045b2:	2037      	movs	r0, #55	; 0x37
}
 80045b4:	b003      	add	sp, #12
 80045b6:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 80045ba:	f001 ba23 	b.w	8005a04 <HAL_NVIC_EnableIRQ>
 80045be:	bf00      	nop
 80045c0:	40001400 	.word	0x40001400
 80045c4:	00000000 	.word	0x00000000

080045c8 <MX_LPUART1_UART_Init>:
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
  hlpuart1.Init.Parity = UART_PARITY_NONE;
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80045c8:	ed9f 7b21 	vldr	d7, [pc, #132]	; 8004650 <MX_LPUART1_UART_Init+0x88>
  hlpuart1.Instance = LPUART1;
 80045cc:	4822      	ldr	r0, [pc, #136]	; (8004658 <MX_LPUART1_UART_Init+0x90>)
 80045ce:	4923      	ldr	r1, [pc, #140]	; (800465c <MX_LPUART1_UART_Init+0x94>)
  hlpuart1.Init.BaudRate = 2000000;
 80045d0:	4a23      	ldr	r2, [pc, #140]	; (8004660 <MX_LPUART1_UART_Init+0x98>)
{
 80045d2:	b510      	push	{r4, lr}
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80045d4:	2300      	movs	r3, #0
  hlpuart1.Init.BaudRate = 2000000;
 80045d6:	e9c0 1200 	strd	r1, r2, [r0]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80045da:	240c      	movs	r4, #12
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 80045dc:	2120      	movs	r1, #32
  hlpuart1.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 80045de:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80045e2:	ed80 7b08 	vstr	d7, [r0, #32]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80045e6:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80045ea:	e9c0 3404 	strd	r3, r4, [r0, #16]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80045ee:	6183      	str	r3, [r0, #24]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 80045f0:	6281      	str	r1, [r0, #40]	; 0x28
  hlpuart1.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 80045f2:	6402      	str	r2, [r0, #64]	; 0x40
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80045f4:	f004 fdc2 	bl	800917c <HAL_UART_Init>
 80045f8:	b970      	cbnz	r0, 8004618 <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80045fa:	4817      	ldr	r0, [pc, #92]	; (8004658 <MX_LPUART1_UART_Init+0x90>)
 80045fc:	2100      	movs	r1, #0
 80045fe:	f004 fecb 	bl	8009398 <HAL_UARTEx_SetTxFifoThreshold>
 8004602:	b988      	cbnz	r0, 8004628 <MX_LPUART1_UART_Init+0x60>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004604:	4814      	ldr	r0, [pc, #80]	; (8004658 <MX_LPUART1_UART_Init+0x90>)
 8004606:	2100      	movs	r1, #0
 8004608:	f004 ff08 	bl	800941c <HAL_UARTEx_SetRxFifoThreshold>
 800460c:	b9a0      	cbnz	r0, 8004638 <MX_LPUART1_UART_Init+0x70>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800460e:	4812      	ldr	r0, [pc, #72]	; (8004658 <MX_LPUART1_UART_Init+0x90>)
 8004610:	f004 fea4 	bl	800935c <HAL_UARTEx_DisableFifoMode>
 8004614:	b9b8      	cbnz	r0, 8004646 <MX_LPUART1_UART_Init+0x7e>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8004616:	bd10      	pop	{r4, pc}
    Error_Handler();
 8004618:	f7ff fad2 	bl	8003bc0 <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800461c:	480e      	ldr	r0, [pc, #56]	; (8004658 <MX_LPUART1_UART_Init+0x90>)
 800461e:	2100      	movs	r1, #0
 8004620:	f004 feba 	bl	8009398 <HAL_UARTEx_SetTxFifoThreshold>
 8004624:	2800      	cmp	r0, #0
 8004626:	d0ed      	beq.n	8004604 <MX_LPUART1_UART_Init+0x3c>
    Error_Handler();
 8004628:	f7ff faca 	bl	8003bc0 <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800462c:	480a      	ldr	r0, [pc, #40]	; (8004658 <MX_LPUART1_UART_Init+0x90>)
 800462e:	2100      	movs	r1, #0
 8004630:	f004 fef4 	bl	800941c <HAL_UARTEx_SetRxFifoThreshold>
 8004634:	2800      	cmp	r0, #0
 8004636:	d0ea      	beq.n	800460e <MX_LPUART1_UART_Init+0x46>
    Error_Handler();
 8004638:	f7ff fac2 	bl	8003bc0 <Error_Handler>
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800463c:	4806      	ldr	r0, [pc, #24]	; (8004658 <MX_LPUART1_UART_Init+0x90>)
 800463e:	f004 fe8d 	bl	800935c <HAL_UARTEx_DisableFifoMode>
 8004642:	2800      	cmp	r0, #0
 8004644:	d0e7      	beq.n	8004616 <MX_LPUART1_UART_Init+0x4e>
}
 8004646:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 800464a:	f7ff bab9 	b.w	8003bc0 <Error_Handler>
 800464e:	bf00      	nop
	...
 8004658:	200017f8 	.word	0x200017f8
 800465c:	40008000 	.word	0x40008000
 8004660:	001e8480 	.word	0x001e8480

08004664 <MX_USART2_UART_Init>:
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004664:	4821      	ldr	r0, [pc, #132]	; (80046ec <MX_USART2_UART_Init+0x88>)
 8004666:	4922      	ldr	r1, [pc, #136]	; (80046f0 <MX_USART2_UART_Init+0x8c>)
  huart2.Init.BaudRate = 921600;
 8004668:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
{
 800466c:	b510      	push	{r4, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800466e:	2300      	movs	r3, #0
  huart2.Init.BaudRate = 921600;
 8004670:	e9c0 1200 	strd	r1, r2, [r0]
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004674:	240c      	movs	r4, #12
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
 8004676:	2108      	movs	r1, #8
  huart2.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
 8004678:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  huart2.Init.StopBits = UART_STOPBITS_1;
 800467c:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004680:	e9c0 3404 	strd	r3, r4, [r0, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004684:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004688:	e9c0 3308 	strd	r3, r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
 800468c:	6281      	str	r1, [r0, #40]	; 0x28
  huart2.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
 800468e:	6382      	str	r2, [r0, #56]	; 0x38
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004690:	f004 fd74 	bl	800917c <HAL_UART_Init>
 8004694:	b970      	cbnz	r0, 80046b4 <MX_USART2_UART_Init+0x50>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004696:	4815      	ldr	r0, [pc, #84]	; (80046ec <MX_USART2_UART_Init+0x88>)
 8004698:	2100      	movs	r1, #0
 800469a:	f004 fe7d 	bl	8009398 <HAL_UARTEx_SetTxFifoThreshold>
 800469e:	b988      	cbnz	r0, 80046c4 <MX_USART2_UART_Init+0x60>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80046a0:	4812      	ldr	r0, [pc, #72]	; (80046ec <MX_USART2_UART_Init+0x88>)
 80046a2:	2100      	movs	r1, #0
 80046a4:	f004 feba 	bl	800941c <HAL_UARTEx_SetRxFifoThreshold>
 80046a8:	b9a0      	cbnz	r0, 80046d4 <MX_USART2_UART_Init+0x70>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80046aa:	4810      	ldr	r0, [pc, #64]	; (80046ec <MX_USART2_UART_Init+0x88>)
 80046ac:	f004 fe56 	bl	800935c <HAL_UARTEx_DisableFifoMode>
 80046b0:	b9b8      	cbnz	r0, 80046e2 <MX_USART2_UART_Init+0x7e>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80046b2:	bd10      	pop	{r4, pc}
    Error_Handler();
 80046b4:	f7ff fa84 	bl	8003bc0 <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80046b8:	480c      	ldr	r0, [pc, #48]	; (80046ec <MX_USART2_UART_Init+0x88>)
 80046ba:	2100      	movs	r1, #0
 80046bc:	f004 fe6c 	bl	8009398 <HAL_UARTEx_SetTxFifoThreshold>
 80046c0:	2800      	cmp	r0, #0
 80046c2:	d0ed      	beq.n	80046a0 <MX_USART2_UART_Init+0x3c>
    Error_Handler();
 80046c4:	f7ff fa7c 	bl	8003bc0 <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80046c8:	4808      	ldr	r0, [pc, #32]	; (80046ec <MX_USART2_UART_Init+0x88>)
 80046ca:	2100      	movs	r1, #0
 80046cc:	f004 fea6 	bl	800941c <HAL_UARTEx_SetRxFifoThreshold>
 80046d0:	2800      	cmp	r0, #0
 80046d2:	d0ea      	beq.n	80046aa <MX_USART2_UART_Init+0x46>
    Error_Handler();
 80046d4:	f7ff fa74 	bl	8003bc0 <Error_Handler>
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80046d8:	4804      	ldr	r0, [pc, #16]	; (80046ec <MX_USART2_UART_Init+0x88>)
 80046da:	f004 fe3f 	bl	800935c <HAL_UARTEx_DisableFifoMode>
 80046de:	2800      	cmp	r0, #0
 80046e0:	d0e7      	beq.n	80046b2 <MX_USART2_UART_Init+0x4e>
}
 80046e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 80046e6:	f7ff ba6b 	b.w	8003bc0 <Error_Handler>
 80046ea:	bf00      	nop
 80046ec:	20001888 	.word	0x20001888
 80046f0:	40004400 	.word	0x40004400

080046f4 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80046f4:	b510      	push	{r4, lr}
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80046f6:	481f      	ldr	r0, [pc, #124]	; (8004774 <MX_USART3_UART_Init+0x80>)
 80046f8:	4c1f      	ldr	r4, [pc, #124]	; (8004778 <MX_USART3_UART_Init+0x84>)
  huart3.Init.BaudRate = 115200;
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80046fa:	2300      	movs	r3, #0
  huart3.Init.BaudRate = 115200;
 80046fc:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004700:	220c      	movs	r2, #12
  huart3.Init.BaudRate = 115200;
 8004702:	e9c0 4100 	strd	r4, r1, [r0]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004706:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800470a:	e9c0 3204 	strd	r3, r2, [r0, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800470e:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004712:	e9c0 3308 	strd	r3, r3, [r0, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004716:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004718:	f004 fd30 	bl	800917c <HAL_UART_Init>
 800471c:	b970      	cbnz	r0, 800473c <MX_USART3_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800471e:	4815      	ldr	r0, [pc, #84]	; (8004774 <MX_USART3_UART_Init+0x80>)
 8004720:	2100      	movs	r1, #0
 8004722:	f004 fe39 	bl	8009398 <HAL_UARTEx_SetTxFifoThreshold>
 8004726:	b988      	cbnz	r0, 800474c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004728:	4812      	ldr	r0, [pc, #72]	; (8004774 <MX_USART3_UART_Init+0x80>)
 800472a:	2100      	movs	r1, #0
 800472c:	f004 fe76 	bl	800941c <HAL_UARTEx_SetRxFifoThreshold>
 8004730:	b9a0      	cbnz	r0, 800475c <MX_USART3_UART_Init+0x68>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8004732:	4810      	ldr	r0, [pc, #64]	; (8004774 <MX_USART3_UART_Init+0x80>)
 8004734:	f004 fe12 	bl	800935c <HAL_UARTEx_DisableFifoMode>
 8004738:	b9b8      	cbnz	r0, 800476a <MX_USART3_UART_Init+0x76>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800473a:	bd10      	pop	{r4, pc}
    Error_Handler();
 800473c:	f7ff fa40 	bl	8003bc0 <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004740:	480c      	ldr	r0, [pc, #48]	; (8004774 <MX_USART3_UART_Init+0x80>)
 8004742:	2100      	movs	r1, #0
 8004744:	f004 fe28 	bl	8009398 <HAL_UARTEx_SetTxFifoThreshold>
 8004748:	2800      	cmp	r0, #0
 800474a:	d0ed      	beq.n	8004728 <MX_USART3_UART_Init+0x34>
    Error_Handler();
 800474c:	f7ff fa38 	bl	8003bc0 <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004750:	4808      	ldr	r0, [pc, #32]	; (8004774 <MX_USART3_UART_Init+0x80>)
 8004752:	2100      	movs	r1, #0
 8004754:	f004 fe62 	bl	800941c <HAL_UARTEx_SetRxFifoThreshold>
 8004758:	2800      	cmp	r0, #0
 800475a:	d0ea      	beq.n	8004732 <MX_USART3_UART_Init+0x3e>
    Error_Handler();
 800475c:	f7ff fa30 	bl	8003bc0 <Error_Handler>
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8004760:	4804      	ldr	r0, [pc, #16]	; (8004774 <MX_USART3_UART_Init+0x80>)
 8004762:	f004 fdfb 	bl	800935c <HAL_UARTEx_DisableFifoMode>
 8004766:	2800      	cmp	r0, #0
 8004768:	d0e7      	beq.n	800473a <MX_USART3_UART_Init+0x46>
}
 800476a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 800476e:	f7ff ba27 	b.w	8003bc0 <Error_Handler>
 8004772:	bf00      	nop
 8004774:	20001918 	.word	0x20001918
 8004778:	40004800 	.word	0x40004800

0800477c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800477c:	b570      	push	{r4, r5, r6, lr}
 800477e:	4604      	mov	r4, r0
 8004780:	b0a0      	sub	sp, #128	; 0x80

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004782:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004784:	2254      	movs	r2, #84	; 0x54
 8004786:	a80b      	add	r0, sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004788:	e9cd 1106 	strd	r1, r1, [sp, #24]
 800478c:	e9cd 1108 	strd	r1, r1, [sp, #32]
 8004790:	910a      	str	r1, [sp, #40]	; 0x28
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004792:	f005 fdb9 	bl	800a308 <memset>
  if(uartHandle->Instance==LPUART1)
 8004796:	6823      	ldr	r3, [r4, #0]
 8004798:	4a92      	ldr	r2, [pc, #584]	; (80049e4 <HAL_UART_MspInit+0x268>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d008      	beq.n	80047b0 <HAL_UART_MspInit+0x34>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
  else if(uartHandle->Instance==USART2)
 800479e:	4a92      	ldr	r2, [pc, #584]	; (80049e8 <HAL_UART_MspInit+0x26c>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d067      	beq.n	8004874 <HAL_UART_MspInit+0xf8>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
  else if(uartHandle->Instance==USART3)
 80047a4:	4a91      	ldr	r2, [pc, #580]	; (80049ec <HAL_UART_MspInit+0x270>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	f000 80c3 	beq.w	8004932 <HAL_UART_MspInit+0x1b6>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80047ac:	b020      	add	sp, #128	; 0x80
 80047ae:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80047b0:	2320      	movs	r3, #32
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80047b2:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80047b4:	930b      	str	r3, [sp, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80047b6:	f002 fc41 	bl	800703c <HAL_RCCEx_PeriphCLKConfig>
 80047ba:	2800      	cmp	r0, #0
 80047bc:	f040 80ff 	bne.w	80049be <HAL_UART_MspInit+0x242>
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80047c0:	4b8b      	ldr	r3, [pc, #556]	; (80049f0 <HAL_UART_MspInit+0x274>)
    hdma_lpuart1_rx.Instance = DMA1_Channel6;
 80047c2:	4e8c      	ldr	r6, [pc, #560]	; (80049f4 <HAL_UART_MspInit+0x278>)
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80047c4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80047c6:	f042 0201 	orr.w	r2, r2, #1
 80047ca:	65da      	str	r2, [r3, #92]	; 0x5c
 80047cc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80047ce:	f002 0201 	and.w	r2, r2, #1
 80047d2:	9200      	str	r2, [sp, #0]
 80047d4:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047d6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80047d8:	f042 0201 	orr.w	r2, r2, #1
 80047dc:	64da      	str	r2, [r3, #76]	; 0x4c
 80047de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047e0:	f003 0301 	and.w	r3, r3, #1
 80047e4:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80047e6:	220c      	movs	r2, #12
 80047e8:	2302      	movs	r3, #2
 80047ea:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80047ee:	2201      	movs	r2, #1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047f0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80047f2:	2300      	movs	r3, #0
 80047f4:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047f8:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 80047fa:	230c      	movs	r3, #12
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8004800:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004802:	f001 fee1 	bl	80065c8 <HAL_GPIO_Init>
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8004806:	497c      	ldr	r1, [pc, #496]	; (80049f8 <HAL_UART_MspInit+0x27c>)
 8004808:	2222      	movs	r2, #34	; 0x22
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800480a:	2300      	movs	r3, #0
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 800480c:	e9c6 1200 	strd	r1, r2, [r6]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8004810:	4630      	mov	r0, r6
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004812:	2180      	movs	r1, #128	; 0x80
    hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 8004814:	2220      	movs	r2, #32
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004816:	e9c6 3302 	strd	r3, r3, [r6, #8]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800481a:	e9c6 1304 	strd	r1, r3, [r6, #16]
    hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 800481e:	e9c6 3206 	strd	r3, r2, [r6, #24]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004822:	6233      	str	r3, [r6, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8004824:	f001 f916 	bl	8005a54 <HAL_DMA_Init>
 8004828:	2800      	cmp	r0, #0
 800482a:	f040 80c5 	bne.w	80049b8 <HAL_UART_MspInit+0x23c>
    hdma_lpuart1_tx.Instance = DMA1_Channel7;
 800482e:	4d73      	ldr	r5, [pc, #460]	; (80049fc <HAL_UART_MspInit+0x280>)
 8004830:	4973      	ldr	r1, [pc, #460]	; (8004a00 <HAL_UART_MspInit+0x284>)
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 8004832:	67e6      	str	r6, [r4, #124]	; 0x7c
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8004834:	2223      	movs	r2, #35	; 0x23
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004836:	2300      	movs	r3, #0
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8004838:	e9c5 1200 	strd	r1, r2, [r5]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 800483c:	4628      	mov	r0, r5
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800483e:	2110      	movs	r1, #16
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004840:	2280      	movs	r2, #128	; 0x80
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004842:	e9c5 1302 	strd	r1, r3, [r5, #8]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004846:	e9c5 3305 	strd	r3, r3, [r5, #20]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800484a:	e9c5 3307 	strd	r3, r3, [r5, #28]
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 800484e:	62b4      	str	r4, [r6, #40]	; 0x28
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004850:	612a      	str	r2, [r5, #16]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8004852:	f001 f8ff 	bl	8005a54 <HAL_DMA_Init>
 8004856:	2800      	cmp	r0, #0
 8004858:	f040 80ab 	bne.w	80049b2 <HAL_UART_MspInit+0x236>
    HAL_NVIC_SetPriority(LPUART1_IRQn, 13, 0);
 800485c:	2200      	movs	r2, #0
 800485e:	210d      	movs	r1, #13
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 8004860:	67a5      	str	r5, [r4, #120]	; 0x78
    HAL_NVIC_SetPriority(LPUART1_IRQn, 13, 0);
 8004862:	205b      	movs	r0, #91	; 0x5b
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 8004864:	62ac      	str	r4, [r5, #40]	; 0x28
    HAL_NVIC_SetPriority(LPUART1_IRQn, 13, 0);
 8004866:	f001 f88f 	bl	8005988 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 800486a:	205b      	movs	r0, #91	; 0x5b
 800486c:	f001 f8ca 	bl	8005a04 <HAL_NVIC_EnableIRQ>
}
 8004870:	b020      	add	sp, #128	; 0x80
 8004872:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004874:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004876:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004878:	930b      	str	r3, [sp, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800487a:	f002 fbdf 	bl	800703c <HAL_RCCEx_PeriphCLKConfig>
 800487e:	2800      	cmp	r0, #0
 8004880:	f040 80a0 	bne.w	80049c4 <HAL_UART_MspInit+0x248>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004884:	4b5a      	ldr	r3, [pc, #360]	; (80049f0 <HAL_UART_MspInit+0x274>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004886:	485f      	ldr	r0, [pc, #380]	; (8004a04 <HAL_UART_MspInit+0x288>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8004888:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    hdma_usart2_rx.Instance = DMA1_Channel1;
 800488a:	4e5f      	ldr	r6, [pc, #380]	; (8004a08 <HAL_UART_MspInit+0x28c>)
    __HAL_RCC_USART2_CLK_ENABLE();
 800488c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004890:	659a      	str	r2, [r3, #88]	; 0x58
 8004892:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004894:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8004898:	9202      	str	r2, [sp, #8]
 800489a:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800489c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800489e:	f042 0202 	orr.w	r2, r2, #2
 80048a2:	64da      	str	r2, [r3, #76]	; 0x4c
 80048a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048a6:	f003 0302 	and.w	r3, r3, #2
 80048aa:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = UART2_TX_ETH_Pin|UART2_RX_ETH_Pin;
 80048ac:	2218      	movs	r2, #24
 80048ae:	2302      	movs	r3, #2
 80048b0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80048b4:	2200      	movs	r2, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048b6:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = UART2_TX_ETH_Pin|UART2_RX_ETH_Pin;
 80048b8:	2300      	movs	r3, #0
 80048ba:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048be:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80048c0:	2307      	movs	r3, #7
 80048c2:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048c4:	f001 fe80 	bl	80065c8 <HAL_GPIO_Init>
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80048c8:	4950      	ldr	r1, [pc, #320]	; (8004a0c <HAL_UART_MspInit+0x290>)
 80048ca:	221a      	movs	r2, #26
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80048cc:	2300      	movs	r3, #0
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80048ce:	e9c6 1200 	strd	r1, r2, [r6]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80048d2:	4630      	mov	r0, r6
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80048d4:	2180      	movs	r1, #128	; 0x80
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80048d6:	2220      	movs	r2, #32
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80048d8:	e9c6 3302 	strd	r3, r3, [r6, #8]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80048dc:	e9c6 1304 	strd	r1, r3, [r6, #16]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80048e0:	e9c6 3206 	strd	r3, r2, [r6, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80048e4:	6233      	str	r3, [r6, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80048e6:	f001 f8b5 	bl	8005a54 <HAL_DMA_Init>
 80048ea:	2800      	cmp	r0, #0
 80048ec:	d170      	bne.n	80049d0 <HAL_UART_MspInit+0x254>
    hdma_usart2_tx.Instance = DMA1_Channel8;
 80048ee:	4d48      	ldr	r5, [pc, #288]	; (8004a10 <HAL_UART_MspInit+0x294>)
 80048f0:	4948      	ldr	r1, [pc, #288]	; (8004a14 <HAL_UART_MspInit+0x298>)
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80048f2:	67e6      	str	r6, [r4, #124]	; 0x7c
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80048f4:	221b      	movs	r2, #27
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80048f6:	2300      	movs	r3, #0
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80048f8:	e9c5 1200 	strd	r1, r2, [r5]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80048fc:	4628      	mov	r0, r5
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80048fe:	2110      	movs	r1, #16
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004900:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004902:	e9c5 1302 	strd	r1, r3, [r5, #8]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004906:	e9c5 3305 	strd	r3, r3, [r5, #20]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800490a:	e9c5 3307 	strd	r3, r3, [r5, #28]
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800490e:	62b4      	str	r4, [r6, #40]	; 0x28
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004910:	612a      	str	r2, [r5, #16]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004912:	f001 f89f 	bl	8005a54 <HAL_DMA_Init>
 8004916:	2800      	cmp	r0, #0
 8004918:	d157      	bne.n	80049ca <HAL_UART_MspInit+0x24e>
    HAL_NVIC_SetPriority(USART2_IRQn, 12, 0);
 800491a:	2200      	movs	r2, #0
 800491c:	210c      	movs	r1, #12
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800491e:	67a5      	str	r5, [r4, #120]	; 0x78
    HAL_NVIC_SetPriority(USART2_IRQn, 12, 0);
 8004920:	2026      	movs	r0, #38	; 0x26
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8004922:	62ac      	str	r4, [r5, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 12, 0);
 8004924:	f001 f830 	bl	8005988 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004928:	2026      	movs	r0, #38	; 0x26
 800492a:	f001 f86b 	bl	8005a04 <HAL_NVIC_EnableIRQ>
}
 800492e:	b020      	add	sp, #128	; 0x80
 8004930:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004932:	2304      	movs	r3, #4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004934:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004936:	930b      	str	r3, [sp, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004938:	f002 fb80 	bl	800703c <HAL_RCCEx_PeriphCLKConfig>
 800493c:	2800      	cmp	r0, #0
 800493e:	d14d      	bne.n	80049dc <HAL_UART_MspInit+0x260>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004940:	4b2b      	ldr	r3, [pc, #172]	; (80049f0 <HAL_UART_MspInit+0x274>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004942:	4835      	ldr	r0, [pc, #212]	; (8004a18 <HAL_UART_MspInit+0x29c>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8004944:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    hdma_usart3_rx.Instance = DMA1_Channel2;
 8004946:	4d35      	ldr	r5, [pc, #212]	; (8004a1c <HAL_UART_MspInit+0x2a0>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8004948:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800494c:	659a      	str	r2, [r3, #88]	; 0x58
 800494e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004950:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8004954:	9204      	str	r2, [sp, #16]
 8004956:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004958:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800495a:	f042 0204 	orr.w	r2, r2, #4
 800495e:	64da      	str	r2, [r3, #76]	; 0x4c
 8004960:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004962:	f003 0304 	and.w	r3, r3, #4
 8004966:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pin = UART3_TX_SBC_Pin|UART3_RX_SBC_Pin;
 8004968:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 800496c:	2302      	movs	r3, #2
 800496e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004972:	2200      	movs	r2, #0
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004974:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = UART3_TX_SBC_Pin|UART3_RX_SBC_Pin;
 8004976:	2300      	movs	r3, #0
 8004978:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800497c:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800497e:	2307      	movs	r3, #7
 8004980:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004982:	f001 fe21 	bl	80065c8 <HAL_GPIO_Init>
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8004986:	4926      	ldr	r1, [pc, #152]	; (8004a20 <HAL_UART_MspInit+0x2a4>)
 8004988:	221c      	movs	r2, #28
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800498a:	2300      	movs	r3, #0
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 800498c:	e9c5 1200 	strd	r1, r2, [r5]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8004990:	4628      	mov	r0, r5
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004992:	2180      	movs	r1, #128	; 0x80
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8004994:	2220      	movs	r2, #32
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004996:	e9c5 3302 	strd	r3, r3, [r5, #8]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800499a:	e9c5 1304 	strd	r1, r3, [r5, #16]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 800499e:	e9c5 3206 	strd	r3, r2, [r5, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80049a2:	622b      	str	r3, [r5, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80049a4:	f001 f856 	bl	8005a54 <HAL_DMA_Init>
 80049a8:	b9a8      	cbnz	r0, 80049d6 <HAL_UART_MspInit+0x25a>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80049aa:	67e5      	str	r5, [r4, #124]	; 0x7c
 80049ac:	62ac      	str	r4, [r5, #40]	; 0x28
}
 80049ae:	b020      	add	sp, #128	; 0x80
 80049b0:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 80049b2:	f7ff f905 	bl	8003bc0 <Error_Handler>
 80049b6:	e751      	b.n	800485c <HAL_UART_MspInit+0xe0>
      Error_Handler();
 80049b8:	f7ff f902 	bl	8003bc0 <Error_Handler>
 80049bc:	e737      	b.n	800482e <HAL_UART_MspInit+0xb2>
      Error_Handler();
 80049be:	f7ff f8ff 	bl	8003bc0 <Error_Handler>
 80049c2:	e6fd      	b.n	80047c0 <HAL_UART_MspInit+0x44>
      Error_Handler();
 80049c4:	f7ff f8fc 	bl	8003bc0 <Error_Handler>
 80049c8:	e75c      	b.n	8004884 <HAL_UART_MspInit+0x108>
      Error_Handler();
 80049ca:	f7ff f8f9 	bl	8003bc0 <Error_Handler>
 80049ce:	e7a4      	b.n	800491a <HAL_UART_MspInit+0x19e>
      Error_Handler();
 80049d0:	f7ff f8f6 	bl	8003bc0 <Error_Handler>
 80049d4:	e78b      	b.n	80048ee <HAL_UART_MspInit+0x172>
      Error_Handler();
 80049d6:	f7ff f8f3 	bl	8003bc0 <Error_Handler>
 80049da:	e7e6      	b.n	80049aa <HAL_UART_MspInit+0x22e>
      Error_Handler();
 80049dc:	f7ff f8f0 	bl	8003bc0 <Error_Handler>
 80049e0:	e7ae      	b.n	8004940 <HAL_UART_MspInit+0x1c4>
 80049e2:	bf00      	nop
 80049e4:	40008000 	.word	0x40008000
 80049e8:	40004400 	.word	0x40004400
 80049ec:	40004800 	.word	0x40004800
 80049f0:	40021000 	.word	0x40021000
 80049f4:	20001618 	.word	0x20001618
 80049f8:	4002006c 	.word	0x4002006c
 80049fc:	20001678 	.word	0x20001678
 8004a00:	40020080 	.word	0x40020080
 8004a04:	48000400 	.word	0x48000400
 8004a08:	200016d8 	.word	0x200016d8
 8004a0c:	40020008 	.word	0x40020008
 8004a10:	20001738 	.word	0x20001738
 8004a14:	40020094 	.word	0x40020094
 8004a18:	48000800 	.word	0x48000800
 8004a1c:	20001798 	.word	0x20001798
 8004a20:	4002001c 	.word	0x4002001c

08004a24 <uchar4_to_float>:
  Float_char4 tmp;
  tmp.char4_value[0] = value[0];
  tmp.char4_value[1] = value[1];
  tmp.char4_value[2] = value[2];
  tmp.char4_value[3] = value[3];
  return tmp.float_value;
 8004a24:	6803      	ldr	r3, [r0, #0]
 8004a26:	ee00 3a10 	vmov	s0, r3
}
 8004a2a:	4770      	bx	lr

08004a2c <float_to_uchar4>:

void float_to_uchar4(unsigned char * value, float float_value)
{
  Float_char4 tmp;
  tmp.float_value = float_value;
  value[0] = tmp.char4_value[0];
 8004a2c:	ee10 3a10 	vmov	r3, s0
 8004a30:	6003      	str	r3, [r0, #0]
  value[1] = tmp.char4_value[1];
  value[2] = tmp.char4_value[2];
  value[3] = tmp.char4_value[3];
}
 8004a32:	4770      	bx	lr
 8004a34:	0000      	movs	r0, r0
	...

08004a38 <normalizeAngle>:
float radian_to_deg(float radian) { return (radian * 180) / M_PI; }

long map(long x, long in_min, long in_max, long out_min, long out_max) { return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min; }

float normalizeAngle(float angle_rad)
{
 8004a38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  while (angle_rad > M_PI) {
 8004a3c:	ee10 0a10 	vmov	r0, s0
{
 8004a40:	ed2d 8b02 	vpush	{d8}
 8004a44:	ee10 6a10 	vmov	r6, s0
  while (angle_rad > M_PI) {
 8004a48:	f7fb fda6 	bl	8000598 <__aeabi_f2d>
 8004a4c:	a328      	add	r3, pc, #160	; (adr r3, 8004af0 <normalizeAngle+0xb8>)
 8004a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a52:	4604      	mov	r4, r0
 8004a54:	460d      	mov	r5, r1
 8004a56:	f7fc f887 	bl	8000b68 <__aeabi_dcmpgt>
 8004a5a:	2800      	cmp	r0, #0
 8004a5c:	d043      	beq.n	8004ae6 <normalizeAngle+0xae>
    angle_rad -= 2.0f * M_PI;
 8004a5e:	f20f 0998 	addw	r9, pc, #152	; 0x98
 8004a62:	e9d9 8900 	ldrd	r8, r9, [r9]
  while (angle_rad > M_PI) {
 8004a66:	a722      	add	r7, pc, #136	; (adr r7, 8004af0 <normalizeAngle+0xb8>)
 8004a68:	e9d7 6700 	ldrd	r6, r7, [r7]
    angle_rad -= 2.0f * M_PI;
 8004a6c:	4642      	mov	r2, r8
 8004a6e:	464b      	mov	r3, r9
 8004a70:	4620      	mov	r0, r4
 8004a72:	4629      	mov	r1, r5
 8004a74:	f7fb fc30 	bl	80002d8 <__aeabi_dsub>
 8004a78:	f7fc f8de 	bl	8000c38 <__aeabi_d2f>
 8004a7c:	ee08 0a10 	vmov	s16, r0
  while (angle_rad > M_PI) {
 8004a80:	f7fb fd8a 	bl	8000598 <__aeabi_f2d>
 8004a84:	4632      	mov	r2, r6
 8004a86:	463b      	mov	r3, r7
 8004a88:	4604      	mov	r4, r0
 8004a8a:	460d      	mov	r5, r1
 8004a8c:	f7fc f86c 	bl	8000b68 <__aeabi_dcmpgt>
 8004a90:	2800      	cmp	r0, #0
 8004a92:	d1eb      	bne.n	8004a6c <normalizeAngle+0x34>
  }
  while (angle_rad < -M_PI) {
 8004a94:	a31a      	add	r3, pc, #104	; (adr r3, 8004b00 <normalizeAngle+0xc8>)
 8004a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a9a:	4620      	mov	r0, r4
 8004a9c:	4629      	mov	r1, r5
 8004a9e:	f7fc f845 	bl	8000b2c <__aeabi_dcmplt>
 8004aa2:	b1d0      	cbz	r0, 8004ada <normalizeAngle+0xa2>
    angle_rad += 2.0f * M_PI;
 8004aa4:	f20f 0950 	addw	r9, pc, #80	; 0x50
 8004aa8:	e9d9 8900 	ldrd	r8, r9, [r9]
  while (angle_rad < -M_PI) {
 8004aac:	a714      	add	r7, pc, #80	; (adr r7, 8004b00 <normalizeAngle+0xc8>)
 8004aae:	e9d7 6700 	ldrd	r6, r7, [r7]
    angle_rad += 2.0f * M_PI;
 8004ab2:	4642      	mov	r2, r8
 8004ab4:	464b      	mov	r3, r9
 8004ab6:	4620      	mov	r0, r4
 8004ab8:	4629      	mov	r1, r5
 8004aba:	f7fb fc0f 	bl	80002dc <__adddf3>
 8004abe:	f7fc f8bb 	bl	8000c38 <__aeabi_d2f>
 8004ac2:	ee08 0a10 	vmov	s16, r0
  while (angle_rad < -M_PI) {
 8004ac6:	f7fb fd67 	bl	8000598 <__aeabi_f2d>
 8004aca:	4632      	mov	r2, r6
 8004acc:	463b      	mov	r3, r7
 8004ace:	4604      	mov	r4, r0
 8004ad0:	460d      	mov	r5, r1
 8004ad2:	f7fc f82b 	bl	8000b2c <__aeabi_dcmplt>
 8004ad6:	2800      	cmp	r0, #0
 8004ad8:	d1eb      	bne.n	8004ab2 <normalizeAngle+0x7a>
  }
  return angle_rad;
}
 8004ada:	eeb0 0a48 	vmov.f32	s0, s16
 8004ade:	ecbd 8b02 	vpop	{d8}
 8004ae2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while (angle_rad > M_PI) {
 8004ae6:	ee08 6a10 	vmov	s16, r6
 8004aea:	e7d3      	b.n	8004a94 <normalizeAngle+0x5c>
 8004aec:	f3af 8000 	nop.w
 8004af0:	54442d18 	.word	0x54442d18
 8004af4:	400921fb 	.word	0x400921fb
 8004af8:	54442d18 	.word	0x54442d18
 8004afc:	401921fb 	.word	0x401921fb
 8004b00:	54442d18 	.word	0x54442d18
 8004b04:	c00921fb 	.word	0xc00921fb

08004b08 <getAngleDiff>:

float getAngleDiff(float angle_rad1, float angle_rad2)
{
 8004b08:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  while (angle_rad > M_PI) {
 8004b0c:	ee10 0a10 	vmov	r0, s0
{
 8004b10:	ed2d 8b04 	vpush	{d8-d9}
 8004b14:	eeb0 8a40 	vmov.f32	s16, s0
 8004b18:	eef0 8a60 	vmov.f32	s17, s1
  while (angle_rad > M_PI) {
 8004b1c:	f7fb fd3c 	bl	8000598 <__aeabi_f2d>
 8004b20:	a35f      	add	r3, pc, #380	; (adr r3, 8004ca0 <getAngleDiff+0x198>)
 8004b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b26:	4606      	mov	r6, r0
 8004b28:	460f      	mov	r7, r1
 8004b2a:	f7fc f81d 	bl	8000b68 <__aeabi_dcmpgt>
 8004b2e:	b1d0      	cbz	r0, 8004b66 <getAngleDiff+0x5e>
    angle_rad -= 2.0f * M_PI;
 8004b30:	f20f 1974 	addw	r9, pc, #372	; 0x174
 8004b34:	e9d9 8900 	ldrd	r8, r9, [r9]
  while (angle_rad > M_PI) {
 8004b38:	a559      	add	r5, pc, #356	; (adr r5, 8004ca0 <getAngleDiff+0x198>)
 8004b3a:	e9d5 4500 	ldrd	r4, r5, [r5]
    angle_rad -= 2.0f * M_PI;
 8004b3e:	4642      	mov	r2, r8
 8004b40:	464b      	mov	r3, r9
 8004b42:	4630      	mov	r0, r6
 8004b44:	4639      	mov	r1, r7
 8004b46:	f7fb fbc7 	bl	80002d8 <__aeabi_dsub>
 8004b4a:	f7fc f875 	bl	8000c38 <__aeabi_d2f>
 8004b4e:	ee08 0a10 	vmov	s16, r0
  while (angle_rad > M_PI) {
 8004b52:	f7fb fd21 	bl	8000598 <__aeabi_f2d>
 8004b56:	4622      	mov	r2, r4
 8004b58:	462b      	mov	r3, r5
 8004b5a:	4606      	mov	r6, r0
 8004b5c:	460f      	mov	r7, r1
 8004b5e:	f7fc f803 	bl	8000b68 <__aeabi_dcmpgt>
 8004b62:	2800      	cmp	r0, #0
 8004b64:	d1eb      	bne.n	8004b3e <getAngleDiff+0x36>
  while (angle_rad < -M_PI) {
 8004b66:	a352      	add	r3, pc, #328	; (adr r3, 8004cb0 <getAngleDiff+0x1a8>)
 8004b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b6c:	4630      	mov	r0, r6
 8004b6e:	4639      	mov	r1, r7
 8004b70:	f7fb ffdc 	bl	8000b2c <__aeabi_dcmplt>
 8004b74:	b1d0      	cbz	r0, 8004bac <getAngleDiff+0xa4>
    angle_rad += 2.0f * M_PI;
 8004b76:	f20f 1930 	addw	r9, pc, #304	; 0x130
 8004b7a:	e9d9 8900 	ldrd	r8, r9, [r9]
  while (angle_rad < -M_PI) {
 8004b7e:	a54c      	add	r5, pc, #304	; (adr r5, 8004cb0 <getAngleDiff+0x1a8>)
 8004b80:	e9d5 4500 	ldrd	r4, r5, [r5]
    angle_rad += 2.0f * M_PI;
 8004b84:	4642      	mov	r2, r8
 8004b86:	464b      	mov	r3, r9
 8004b88:	4630      	mov	r0, r6
 8004b8a:	4639      	mov	r1, r7
 8004b8c:	f7fb fba6 	bl	80002dc <__adddf3>
 8004b90:	f7fc f852 	bl	8000c38 <__aeabi_d2f>
 8004b94:	ee08 0a10 	vmov	s16, r0
  while (angle_rad < -M_PI) {
 8004b98:	f7fb fcfe 	bl	8000598 <__aeabi_f2d>
 8004b9c:	4622      	mov	r2, r4
 8004b9e:	462b      	mov	r3, r5
 8004ba0:	4606      	mov	r6, r0
 8004ba2:	460f      	mov	r7, r1
 8004ba4:	f7fb ffc2 	bl	8000b2c <__aeabi_dcmplt>
 8004ba8:	2800      	cmp	r0, #0
 8004baa:	d1eb      	bne.n	8004b84 <getAngleDiff+0x7c>
  while (angle_rad > M_PI) {
 8004bac:	ee18 0a90 	vmov	r0, s17
 8004bb0:	f7fb fcf2 	bl	8000598 <__aeabi_f2d>
 8004bb4:	a33a      	add	r3, pc, #232	; (adr r3, 8004ca0 <getAngleDiff+0x198>)
 8004bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bba:	4604      	mov	r4, r0
 8004bbc:	460d      	mov	r5, r1
 8004bbe:	f7fb ffd3 	bl	8000b68 <__aeabi_dcmpgt>
 8004bc2:	b1d8      	cbz	r0, 8004bfc <getAngleDiff+0xf4>
    angle_rad -= 2.0f * M_PI;
 8004bc4:	f20f 09e0 	addw	r9, pc, #224	; 0xe0
 8004bc8:	e9d9 8900 	ldrd	r8, r9, [r9]
  while (angle_rad > M_PI) {
 8004bcc:	f20f 0bd0 	addw	fp, pc, #208	; 0xd0
 8004bd0:	e9db ab00 	ldrd	sl, fp, [fp]
    angle_rad -= 2.0f * M_PI;
 8004bd4:	4642      	mov	r2, r8
 8004bd6:	464b      	mov	r3, r9
 8004bd8:	4620      	mov	r0, r4
 8004bda:	4629      	mov	r1, r5
 8004bdc:	f7fb fb7c 	bl	80002d8 <__aeabi_dsub>
 8004be0:	f7fc f82a 	bl	8000c38 <__aeabi_d2f>
 8004be4:	ee08 0a90 	vmov	s17, r0
  while (angle_rad > M_PI) {
 8004be8:	f7fb fcd6 	bl	8000598 <__aeabi_f2d>
 8004bec:	4652      	mov	r2, sl
 8004bee:	465b      	mov	r3, fp
 8004bf0:	4604      	mov	r4, r0
 8004bf2:	460d      	mov	r5, r1
 8004bf4:	f7fb ffb8 	bl	8000b68 <__aeabi_dcmpgt>
 8004bf8:	2800      	cmp	r0, #0
 8004bfa:	d1eb      	bne.n	8004bd4 <getAngleDiff+0xcc>
  while (angle_rad < -M_PI) {
 8004bfc:	a32c      	add	r3, pc, #176	; (adr r3, 8004cb0 <getAngleDiff+0x1a8>)
 8004bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c02:	4620      	mov	r0, r4
 8004c04:	4629      	mov	r1, r5
 8004c06:	f7fb ff91 	bl	8000b2c <__aeabi_dcmplt>
 8004c0a:	b1d8      	cbz	r0, 8004c44 <getAngleDiff+0x13c>
    angle_rad += 2.0f * M_PI;
 8004c0c:	f20f 0998 	addw	r9, pc, #152	; 0x98
 8004c10:	e9d9 8900 	ldrd	r8, r9, [r9]
  while (angle_rad < -M_PI) {
 8004c14:	f20f 0b98 	addw	fp, pc, #152	; 0x98
 8004c18:	e9db ab00 	ldrd	sl, fp, [fp]
    angle_rad += 2.0f * M_PI;
 8004c1c:	4642      	mov	r2, r8
 8004c1e:	464b      	mov	r3, r9
 8004c20:	4620      	mov	r0, r4
 8004c22:	4629      	mov	r1, r5
 8004c24:	f7fb fb5a 	bl	80002dc <__adddf3>
 8004c28:	f7fc f806 	bl	8000c38 <__aeabi_d2f>
 8004c2c:	ee08 0a90 	vmov	s17, r0
  while (angle_rad < -M_PI) {
 8004c30:	f7fb fcb2 	bl	8000598 <__aeabi_f2d>
 8004c34:	4652      	mov	r2, sl
 8004c36:	465b      	mov	r3, fp
 8004c38:	4604      	mov	r4, r0
 8004c3a:	460d      	mov	r5, r1
 8004c3c:	f7fb ff76 	bl	8000b2c <__aeabi_dcmplt>
 8004c40:	2800      	cmp	r0, #0
 8004c42:	d1eb      	bne.n	8004c1c <getAngleDiff+0x114>
  angle_rad1 = normalizeAngle(angle_rad1);
  angle_rad2 = normalizeAngle(angle_rad2);
  if (fabs(angle_rad1 - angle_rad2) > M_PI) {
 8004c44:	ee38 9a68 	vsub.f32	s18, s16, s17
 8004c48:	eef0 7ac9 	vabs.f32	s15, s18
 8004c4c:	ee17 0a90 	vmov	r0, s15
 8004c50:	f7fb fca2 	bl	8000598 <__aeabi_f2d>
 8004c54:	a312      	add	r3, pc, #72	; (adr r3, 8004ca0 <getAngleDiff+0x198>)
 8004c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c5a:	f7fb ff85 	bl	8000b68 <__aeabi_dcmpgt>
 8004c5e:	b198      	cbz	r0, 8004c88 <getAngleDiff+0x180>
    if (angle_rad1 > angle_rad2) {
 8004c60:	eef4 8ac8 	vcmpe.f32	s17, s16
 8004c64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      return angle_rad1 - (angle_rad2 + 2 * M_PI);
 8004c68:	a30f      	add	r3, pc, #60	; (adr r3, 8004ca8 <getAngleDiff+0x1a0>)
 8004c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c6e:	4630      	mov	r0, r6
 8004c70:	4639      	mov	r1, r7
    if (angle_rad1 > angle_rad2) {
 8004c72:	d40f      	bmi.n	8004c94 <getAngleDiff+0x18c>
    } else {
      return (angle_rad1 + 2 * M_PI) - angle_rad2;
 8004c74:	f7fb fb32 	bl	80002dc <__adddf3>
 8004c78:	4622      	mov	r2, r4
 8004c7a:	462b      	mov	r3, r5
 8004c7c:	f7fb fb2c 	bl	80002d8 <__aeabi_dsub>
 8004c80:	f7fb ffda 	bl	8000c38 <__aeabi_d2f>
 8004c84:	ee09 0a10 	vmov	s18, r0
    }
  } else {
    return angle_rad1 - angle_rad2;
  }
}
 8004c88:	eeb0 0a49 	vmov.f32	s0, s18
 8004c8c:	ecbd 8b04 	vpop	{d8-d9}
 8004c90:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      return angle_rad1 - (angle_rad2 + 2 * M_PI);
 8004c94:	f7fb fb20 	bl	80002d8 <__aeabi_dsub>
 8004c98:	e7ee      	b.n	8004c78 <getAngleDiff+0x170>
 8004c9a:	bf00      	nop
 8004c9c:	f3af 8000 	nop.w
 8004ca0:	54442d18 	.word	0x54442d18
 8004ca4:	400921fb 	.word	0x400921fb
 8004ca8:	54442d18 	.word	0x54442d18
 8004cac:	401921fb 	.word	0x401921fb
 8004cb0:	54442d18 	.word	0x54442d18
 8004cb4:	c00921fb 	.word	0xc00921fb

08004cb8 <decode_SW>:

uint8_t decode_SW(uint16_t sw_raw_data)
{
  int data;
  sw_raw_data = sw_raw_data & 0xFFFF;
  if (sw_raw_data < 100) {
 8004cb8:	2863      	cmp	r0, #99	; 0x63
 8004cba:	d906      	bls.n	8004cca <decode_SW+0x12>
    data = 0b00010000;  // C
  } else if (sw_raw_data < 500 && sw_raw_data > 100) {
 8004cbc:	f1a0 0365 	sub.w	r3, r0, #101	; 0x65
 8004cc0:	f5b3 7fc7 	cmp.w	r3, #398	; 0x18e
 8004cc4:	d803      	bhi.n	8004cce <decode_SW+0x16>
 8004cc6:	2002      	movs	r0, #2
 8004cc8:	4770      	bx	lr
 8004cca:	2010      	movs	r0, #16
 8004ccc:	4770      	bx	lr
    data = 0b00000010;  // B
  } else if (sw_raw_data < 2000 && sw_raw_data > 500) {
 8004cce:	f46f 72fa 	mvn.w	r2, #500	; 0x1f4
 8004cd2:	1883      	adds	r3, r0, r2
 8004cd4:	b29b      	uxth	r3, r3
 8004cd6:	f240 52da 	movw	r2, #1498	; 0x5da
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d910      	bls.n	8004d00 <decode_SW+0x48>
    data = 0b00000100;  // R
  } else if (sw_raw_data < 3000 && sw_raw_data > 2000) {
 8004cde:	f46f 63fa 	mvn.w	r3, #2000	; 0x7d0
 8004ce2:	18c3      	adds	r3, r0, r3
 8004ce4:	b29b      	uxth	r3, r3
 8004ce6:	f240 32e6 	movw	r2, #998	; 0x3e6
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d90a      	bls.n	8004d04 <decode_SW+0x4c>
    data = 0b00000001;  // F
  } else if (sw_raw_data < 4000 && sw_raw_data > 3000) {
 8004cee:	f6a0 30b9 	subw	r0, r0, #3001	; 0xbb9
 8004cf2:	b280      	uxth	r0, r0
 8004cf4:	4290      	cmp	r0, r2
 8004cf6:	bf8c      	ite	hi
 8004cf8:	2000      	movhi	r0, #0
 8004cfa:	2001      	movls	r0, #1
    data = 0b00001000;  // L
  } else {
    data = 0b00000000;
  }
  return data;
 8004cfc:	00c0      	lsls	r0, r0, #3
 8004cfe:	4770      	bx	lr
 8004d00:	2004      	movs	r0, #4
 8004d02:	4770      	bx	lr
 8004d04:	2001      	movs	r0, #1
}
 8004d06:	4770      	bx	lr

08004d08 <two_to_float>:

float two_to_float(uint8_t data[2]) { return (float)((data[0] << 8 | data[1]) - 32767.0) / 32767.0; }
 8004d08:	b508      	push	{r3, lr}
 8004d0a:	8800      	ldrh	r0, [r0, #0]
 8004d0c:	ba40      	rev16	r0, r0
 8004d0e:	b280      	uxth	r0, r0
 8004d10:	f7fb fc30 	bl	8000574 <__aeabi_i2d>
 8004d14:	a30a      	add	r3, pc, #40	; (adr r3, 8004d40 <two_to_float+0x38>)
 8004d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d1a:	f7fb fadd 	bl	80002d8 <__aeabi_dsub>
 8004d1e:	f7fb ff8b 	bl	8000c38 <__aeabi_d2f>
 8004d22:	f7fb fc39 	bl	8000598 <__aeabi_f2d>
 8004d26:	a308      	add	r3, pc, #32	; (adr r3, 8004d48 <two_to_float+0x40>)
 8004d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d2c:	f7fb fc8c 	bl	8000648 <__aeabi_dmul>
 8004d30:	f7fb ff82 	bl	8000c38 <__aeabi_d2f>
 8004d34:	ee00 0a10 	vmov	s0, r0
 8004d38:	bd08      	pop	{r3, pc}
 8004d3a:	bf00      	nop
 8004d3c:	f3af 8000 	nop.w
 8004d40:	00000000 	.word	0x00000000
 8004d44:	40dfffc0 	.word	0x40dfffc0
 8004d48:	00400080 	.word	0x00400080
 8004d4c:	3f000020 	.word	0x3f000020

08004d50 <two_to_int>:
float two_to_int(uint8_t data[2]) { return ((data[0] << 8 | data[1]) - 32767.0); }
 8004d50:	b508      	push	{r3, lr}
 8004d52:	8800      	ldrh	r0, [r0, #0]
 8004d54:	ba40      	rev16	r0, r0
 8004d56:	b280      	uxth	r0, r0
 8004d58:	f7fb fc0c 	bl	8000574 <__aeabi_i2d>
 8004d5c:	a304      	add	r3, pc, #16	; (adr r3, 8004d70 <two_to_int+0x20>)
 8004d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d62:	f7fb fab9 	bl	80002d8 <__aeabi_dsub>
 8004d66:	f7fb ff67 	bl	8000c38 <__aeabi_d2f>
 8004d6a:	ee00 0a10 	vmov	s0, r0
 8004d6e:	bd08      	pop	{r3, pc}
 8004d70:	00000000 	.word	0x00000000
 8004d74:	40dfffc0 	.word	0x40dfffc0

08004d78 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004d78:	480d      	ldr	r0, [pc, #52]	; (8004db0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004d7a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004d7c:	480d      	ldr	r0, [pc, #52]	; (8004db4 <LoopForever+0x6>)
  ldr r1, =_edata
 8004d7e:	490e      	ldr	r1, [pc, #56]	; (8004db8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004d80:	4a0e      	ldr	r2, [pc, #56]	; (8004dbc <LoopForever+0xe>)
  movs r3, #0
 8004d82:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8004d84:	e002      	b.n	8004d8c <LoopCopyDataInit>

08004d86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004d86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004d88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004d8a:	3304      	adds	r3, #4

08004d8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004d8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004d8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004d90:	d3f9      	bcc.n	8004d86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004d92:	4a0b      	ldr	r2, [pc, #44]	; (8004dc0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004d94:	4c0b      	ldr	r4, [pc, #44]	; (8004dc4 <LoopForever+0x16>)
  movs r3, #0
 8004d96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004d98:	e001      	b.n	8004d9e <LoopFillZerobss>

08004d9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004d9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004d9c:	3204      	adds	r2, #4

08004d9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004d9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004da0:	d3fb      	bcc.n	8004d9a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004da2:	f7ff fb33 	bl	800440c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004da6:	f005 fb07 	bl	800a3b8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004daa:	f7fe ffb5 	bl	8003d18 <main>

08004dae <LoopForever>:

LoopForever:
    b LoopForever
 8004dae:	e7fe      	b.n	8004dae <LoopForever>
  ldr   r0, =_estack
 8004db0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004db4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004db8:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8004dbc:	0800db98 	.word	0x0800db98
  ldr r2, =_sbss
 8004dc0:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8004dc4:	20001afc 	.word	0x20001afc

08004dc8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004dc8:	e7fe      	b.n	8004dc8 <ADC1_2_IRQHandler>
	...

08004dcc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004dcc:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8004dce:	4b0f      	ldr	r3, [pc, #60]	; (8004e0c <HAL_InitTick+0x40>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	b90b      	cbnz	r3, 8004dd8 <HAL_InitTick+0xc>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8004dd4:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8004dd6:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004dd8:	490d      	ldr	r1, [pc, #52]	; (8004e10 <HAL_InitTick+0x44>)
 8004dda:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004dde:	4605      	mov	r5, r0
 8004de0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004de4:	6808      	ldr	r0, [r1, #0]
 8004de6:	fbb0 f0f3 	udiv	r0, r0, r3
 8004dea:	f000 fe19 	bl	8005a20 <HAL_SYSTICK_Config>
 8004dee:	4604      	mov	r4, r0
 8004df0:	2800      	cmp	r0, #0
 8004df2:	d1ef      	bne.n	8004dd4 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004df4:	2d0f      	cmp	r5, #15
 8004df6:	d8ed      	bhi.n	8004dd4 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004df8:	4602      	mov	r2, r0
 8004dfa:	4629      	mov	r1, r5
 8004dfc:	f04f 30ff 	mov.w	r0, #4294967295
 8004e00:	f000 fdc2 	bl	8005988 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004e04:	4b03      	ldr	r3, [pc, #12]	; (8004e14 <HAL_InitTick+0x48>)
 8004e06:	4620      	mov	r0, r4
 8004e08:	601d      	str	r5, [r3, #0]
}
 8004e0a:	bd38      	pop	{r3, r4, r5, pc}
 8004e0c:	2000000c 	.word	0x2000000c
 8004e10:	20000008 	.word	0x20000008
 8004e14:	20000010 	.word	0x20000010

08004e18 <HAL_Init>:
{
 8004e18:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004e1a:	2003      	movs	r0, #3
 8004e1c:	f000 fda2 	bl	8005964 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004e20:	2000      	movs	r0, #0
 8004e22:	f7ff ffd3 	bl	8004dcc <HAL_InitTick>
 8004e26:	b110      	cbz	r0, 8004e2e <HAL_Init+0x16>
    status = HAL_ERROR;
 8004e28:	2401      	movs	r4, #1
}
 8004e2a:	4620      	mov	r0, r4
 8004e2c:	bd10      	pop	{r4, pc}
 8004e2e:	4604      	mov	r4, r0
    HAL_MspInit();
 8004e30:	f7ff fa2c 	bl	800428c <HAL_MspInit>
}
 8004e34:	4620      	mov	r0, r4
 8004e36:	bd10      	pop	{r4, pc}

08004e38 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8004e38:	4a03      	ldr	r2, [pc, #12]	; (8004e48 <HAL_IncTick+0x10>)
 8004e3a:	4904      	ldr	r1, [pc, #16]	; (8004e4c <HAL_IncTick+0x14>)
 8004e3c:	6813      	ldr	r3, [r2, #0]
 8004e3e:	6809      	ldr	r1, [r1, #0]
 8004e40:	440b      	add	r3, r1
 8004e42:	6013      	str	r3, [r2, #0]
}
 8004e44:	4770      	bx	lr
 8004e46:	bf00      	nop
 8004e48:	200019a8 	.word	0x200019a8
 8004e4c:	2000000c 	.word	0x2000000c

08004e50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004e50:	b538      	push	{r3, r4, r5, lr}
 8004e52:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004e54:	f7fd fdd6 	bl	8002a04 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004e58:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8004e5a:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8004e5c:	d002      	beq.n	8004e64 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8004e5e:	4b04      	ldr	r3, [pc, #16]	; (8004e70 <HAL_Delay+0x20>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004e64:	f7fd fdce 	bl	8002a04 <HAL_GetTick>
 8004e68:	1b43      	subs	r3, r0, r5
 8004e6a:	42a3      	cmp	r3, r4
 8004e6c:	d3fa      	bcc.n	8004e64 <HAL_Delay+0x14>
  {
  }
}
 8004e6e:	bd38      	pop	{r3, r4, r5, pc}
 8004e70:	2000000c 	.word	0x2000000c

08004e74 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004e74:	b530      	push	{r4, r5, lr}
 8004e76:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004e78:	2300      	movs	r3, #0
 8004e7a:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8004e7c:	2800      	cmp	r0, #0
 8004e7e:	f000 80d4 	beq.w	800502a <HAL_ADC_Init+0x1b6>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004e82:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 8004e84:	4604      	mov	r4, r0
 8004e86:	2d00      	cmp	r5, #0
 8004e88:	f000 809d 	beq.w	8004fc6 <HAL_ADC_Init+0x152>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004e8c:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004e8e:	6893      	ldr	r3, [r2, #8]
 8004e90:	009d      	lsls	r5, r3, #2
 8004e92:	d505      	bpl.n	8004ea0 <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004e94:	6893      	ldr	r3, [r2, #8]
 8004e96:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8004e9a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004e9e:	6093      	str	r3, [r2, #8]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004ea0:	6893      	ldr	r3, [r2, #8]
 8004ea2:	00d8      	lsls	r0, r3, #3
 8004ea4:	d419      	bmi.n	8004eda <HAL_ADC_Init+0x66>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004ea6:	4b7e      	ldr	r3, [pc, #504]	; (80050a0 <HAL_ADC_Init+0x22c>)
 8004ea8:	487e      	ldr	r0, [pc, #504]	; (80050a4 <HAL_ADC_Init+0x230>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8004eac:	6891      	ldr	r1, [r2, #8]
 8004eae:	099b      	lsrs	r3, r3, #6
 8004eb0:	fba0 0303 	umull	r0, r3, r0, r3
 8004eb4:	f021 4110 	bic.w	r1, r1, #2415919104	; 0x90000000
 8004eb8:	099b      	lsrs	r3, r3, #6
 8004eba:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8004ebe:	3301      	adds	r3, #1
 8004ec0:	005b      	lsls	r3, r3, #1
 8004ec2:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8004ec6:	6091      	str	r1, [r2, #8]
 8004ec8:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8004eca:	9b01      	ldr	r3, [sp, #4]
 8004ecc:	b12b      	cbz	r3, 8004eda <HAL_ADC_Init+0x66>
    {
      wait_loop_index--;
 8004ece:	9b01      	ldr	r3, [sp, #4]
 8004ed0:	3b01      	subs	r3, #1
 8004ed2:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8004ed4:	9b01      	ldr	r3, [sp, #4]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d1f9      	bne.n	8004ece <HAL_ADC_Init+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004eda:	6893      	ldr	r3, [r2, #8]
 8004edc:	00d9      	lsls	r1, r3, #3
 8004ede:	d464      	bmi.n	8004faa <HAL_ADC_Init+0x136>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ee0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004ee2:	f043 0310 	orr.w	r3, r3, #16
 8004ee6:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ee8:	6e23      	ldr	r3, [r4, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8004eea:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004eec:	4303      	orrs	r3, r0
 8004eee:	6623      	str	r3, [r4, #96]	; 0x60
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004ef0:	6893      	ldr	r3, [r2, #8]
 8004ef2:	f013 0f04 	tst.w	r3, #4
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004ef6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004ef8:	d15e      	bne.n	8004fb8 <HAL_ADC_Init+0x144>
 8004efa:	06db      	lsls	r3, r3, #27
 8004efc:	d45c      	bmi.n	8004fb8 <HAL_ADC_Init+0x144>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004efe:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004f00:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004f04:	f043 0302 	orr.w	r3, r3, #2
 8004f08:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004f0a:	6893      	ldr	r3, [r2, #8]
 8004f0c:	07dd      	lsls	r5, r3, #31
 8004f0e:	d419      	bmi.n	8004f44 <HAL_ADC_Init+0xd0>
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004f10:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8004f14:	4b64      	ldr	r3, [pc, #400]	; (80050a8 <HAL_ADC_Init+0x234>)
 8004f16:	f000 80a0 	beq.w	800505a <HAL_ADC_Init+0x1e6>
 8004f1a:	429a      	cmp	r2, r3
 8004f1c:	f000 80a5 	beq.w	800506a <HAL_ADC_Init+0x1f6>
 8004f20:	4962      	ldr	r1, [pc, #392]	; (80050ac <HAL_ADC_Init+0x238>)
 8004f22:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004f26:	6889      	ldr	r1, [r1, #8]
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	430b      	orrs	r3, r1
 8004f2c:	4960      	ldr	r1, [pc, #384]	; (80050b0 <HAL_ADC_Init+0x23c>)
 8004f2e:	6889      	ldr	r1, [r1, #8]
 8004f30:	430b      	orrs	r3, r1
 8004f32:	07d9      	lsls	r1, r3, #31
 8004f34:	d406      	bmi.n	8004f44 <HAL_ADC_Init+0xd0>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004f36:	495f      	ldr	r1, [pc, #380]	; (80050b4 <HAL_ADC_Init+0x240>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004f38:	688b      	ldr	r3, [r1, #8]
 8004f3a:	6865      	ldr	r5, [r4, #4]
 8004f3c:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8004f40:	432b      	orrs	r3, r5
 8004f42:	608b      	str	r3, [r1, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 8004f44:	68e5      	ldr	r5, [r4, #12]
 8004f46:	6be3      	ldr	r3, [r4, #60]	; 0x3c
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004f48:	f894 1024 	ldrb.w	r1, [r4, #36]	; 0x24
                hadc->Init.DataAlign                                                   |
 8004f4c:	432b      	orrs	r3, r5
 8004f4e:	68a5      	ldr	r5, [r4, #8]
 8004f50:	432b      	orrs	r3, r5
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004f52:	7f65      	ldrb	r5, [r4, #29]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004f54:	2901      	cmp	r1, #1
                hadc->Init.DataAlign                                                   |
 8004f56:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004f5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004f5e:	d05f      	beq.n	8005020 <HAL_ADC_Init+0x1ac>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004f60:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004f62:	b121      	cbz	r1, 8004f6e <HAL_ADC_Init+0xfa>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 8004f64:	6b25      	ldr	r5, [r4, #48]	; 0x30
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004f66:	f401 7178 	and.w	r1, r1, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8004f6a:	4329      	orrs	r1, r5
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004f6c:	430b      	orrs	r3, r1
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004f6e:	68d5      	ldr	r5, [r2, #12]
 8004f70:	4951      	ldr	r1, [pc, #324]	; (80050b8 <HAL_ADC_Init+0x244>)
 8004f72:	4029      	ands	r1, r5
 8004f74:	4319      	orrs	r1, r3
 8004f76:	60d1      	str	r1, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004f78:	6913      	ldr	r3, [r2, #16]
 8004f7a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004f7c:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8004f80:	430b      	orrs	r3, r1
 8004f82:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004f84:	6893      	ldr	r3, [r2, #8]
 8004f86:	075b      	lsls	r3, r3, #29
 8004f88:	d523      	bpl.n	8004fd2 <HAL_ADC_Init+0x15e>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004f8a:	6893      	ldr	r3, [r2, #8]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004f8c:	6963      	ldr	r3, [r4, #20]
 8004f8e:	2b01      	cmp	r3, #1
 8004f90:	d04e      	beq.n	8005030 <HAL_ADC_Init+0x1bc>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004f92:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8004f94:	f023 030f 	bic.w	r3, r3, #15
 8004f98:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004f9a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004f9c:	f023 0303 	bic.w	r3, r3, #3
 8004fa0:	f043 0301 	orr.w	r3, r3, #1
 8004fa4:	65e3      	str	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 8004fa6:	b003      	add	sp, #12
 8004fa8:	bd30      	pop	{r4, r5, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004faa:	6893      	ldr	r3, [r2, #8]
 8004fac:	f013 0f04 	tst.w	r3, #4
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004fb0:	f04f 0000 	mov.w	r0, #0
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004fb4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004fb6:	d0a0      	beq.n	8004efa <HAL_ADC_Init+0x86>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004fb8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 8004fba:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004fbc:	f043 0310 	orr.w	r3, r3, #16
 8004fc0:	65e3      	str	r3, [r4, #92]	; 0x5c
}
 8004fc2:	b003      	add	sp, #12
 8004fc4:	bd30      	pop	{r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 8004fc6:	f7fc f9cf 	bl	8001368 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8004fca:	6625      	str	r5, [r4, #96]	; 0x60
    hadc->Lock = HAL_UNLOCKED;
 8004fcc:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
 8004fd0:	e75c      	b.n	8004e8c <HAL_ADC_Init+0x18>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004fd2:	6893      	ldr	r3, [r2, #8]
 8004fd4:	071d      	lsls	r5, r3, #28
 8004fd6:	d4d9      	bmi.n	8004f8c <HAL_ADC_Init+0x118>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004fd8:	68d1      	ldr	r1, [r2, #12]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004fda:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004fde:	7f25      	ldrb	r5, [r4, #28]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004fe0:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004fe4:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004fe6:	f021 0102 	bic.w	r1, r1, #2
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004fea:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004fee:	430b      	orrs	r3, r1
      if (hadc->Init.GainCompensation != 0UL)
 8004ff0:	6921      	ldr	r1, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004ff2:	60d3      	str	r3, [r2, #12]
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004ff4:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 8004ff6:	bb19      	cbnz	r1, 8005040 <HAL_ADC_Init+0x1cc>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004ff8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ffc:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004ffe:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8005002:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8005006:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800500a:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 800500e:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8005012:	2b01      	cmp	r3, #1
 8005014:	d032      	beq.n	800507c <HAL_ADC_Init+0x208>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005016:	6913      	ldr	r3, [r2, #16]
 8005018:	f023 0301 	bic.w	r3, r3, #1
 800501c:	6113      	str	r3, [r2, #16]
 800501e:	e7b5      	b.n	8004f8c <HAL_ADC_Init+0x118>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005020:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8005022:	3901      	subs	r1, #1
 8005024:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8005028:	e79a      	b.n	8004f60 <HAL_ADC_Init+0xec>
    return HAL_ERROR;
 800502a:	2001      	movs	r0, #1
}
 800502c:	b003      	add	sp, #12
 800502e:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005030:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8005032:	6a23      	ldr	r3, [r4, #32]
 8005034:	f021 010f 	bic.w	r1, r1, #15
 8005038:	3b01      	subs	r3, #1
 800503a:	430b      	orrs	r3, r1
 800503c:	6313      	str	r3, [r2, #48]	; 0x30
 800503e:	e7ac      	b.n	8004f9a <HAL_ADC_Init+0x126>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005040:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005044:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8005046:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 800504a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800504e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005052:	430b      	orrs	r3, r1
 8005054:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8005058:	e7d9      	b.n	800500e <HAL_ADC_Init+0x19a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800505a:	6891      	ldr	r1, [r2, #8]
 800505c:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800505e:	430b      	orrs	r3, r1
 8005060:	07db      	lsls	r3, r3, #31
 8005062:	f53f af6f 	bmi.w	8004f44 <HAL_ADC_Init+0xd0>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005066:	4915      	ldr	r1, [pc, #84]	; (80050bc <HAL_ADC_Init+0x248>)
 8005068:	e766      	b.n	8004f38 <HAL_ADC_Init+0xc4>
 800506a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	6891      	ldr	r1, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005072:	430b      	orrs	r3, r1
 8005074:	07d9      	lsls	r1, r3, #31
 8005076:	f53f af65 	bmi.w	8004f44 <HAL_ADC_Init+0xd0>
 800507a:	e7f4      	b.n	8005066 <HAL_ADC_Init+0x1f2>
        MODIFY_REG(hadc->Instance->CFGR2,
 800507c:	6911      	ldr	r1, [r2, #16]
 800507e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005080:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8005082:	f421 61ff 	bic.w	r1, r1, #2040	; 0x7f8
 8005086:	f021 0104 	bic.w	r1, r1, #4
 800508a:	432b      	orrs	r3, r5
 800508c:	430b      	orrs	r3, r1
 800508e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8005090:	430b      	orrs	r3, r1
 8005092:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8005094:	430b      	orrs	r3, r1
 8005096:	f043 0301 	orr.w	r3, r3, #1
 800509a:	6113      	str	r3, [r2, #16]
 800509c:	e776      	b.n	8004f8c <HAL_ADC_Init+0x118>
 800509e:	bf00      	nop
 80050a0:	20000008 	.word	0x20000008
 80050a4:	053e2d63 	.word	0x053e2d63
 80050a8:	50000100 	.word	0x50000100
 80050ac:	50000400 	.word	0x50000400
 80050b0:	50000600 	.word	0x50000600
 80050b4:	50000700 	.word	0x50000700
 80050b8:	fff04007 	.word	0xfff04007
 80050bc:	50000300 	.word	0x50000300

080050c0 <HAL_ADC_ConvCpltCallback>:
 80050c0:	4770      	bx	lr
 80050c2:	bf00      	nop

080050c4 <HAL_ADC_ConvHalfCpltCallback>:
 80050c4:	4770      	bx	lr
 80050c6:	bf00      	nop

080050c8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80050c8:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80050ca:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80050cc:	f7ff fffa 	bl	80050c4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80050d0:	bd08      	pop	{r3, pc}
 80050d2:	bf00      	nop

080050d4 <HAL_ADC_ErrorCallback>:
 80050d4:	4770      	bx	lr
 80050d6:	bf00      	nop

080050d8 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80050d8:	6a83      	ldr	r3, [r0, #40]	; 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80050da:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80050dc:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 80050e0:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80050e2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80050e4:	d11d      	bne.n	8005122 <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80050e6:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80050e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050ec:	65da      	str	r2, [r3, #92]	; 0x5c
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80050ee:	680a      	ldr	r2, [r1, #0]
 80050f0:	f012 0f08 	tst.w	r2, #8
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80050f4:	68ca      	ldr	r2, [r1, #12]
 80050f6:	d01b      	beq.n	8005130 <ADC_DMAConvCplt+0x58>
 80050f8:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 80050fc:	d10d      	bne.n	800511a <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80050fe:	68ca      	ldr	r2, [r1, #12]
 8005100:	0494      	lsls	r4, r2, #18
 8005102:	d40a      	bmi.n	800511a <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005104:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005106:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800510a:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800510c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800510e:	04d1      	lsls	r1, r2, #19
 8005110:	d403      	bmi.n	800511a <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005112:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005114:	f042 0201 	orr.w	r2, r2, #1
 8005118:	65da      	str	r2, [r3, #92]	; 0x5c
    HAL_ADC_ConvCpltCallback(hadc);
 800511a:	4618      	mov	r0, r3
 800511c:	f7ff ffd0 	bl	80050c0 <HAL_ADC_ConvCpltCallback>
}
 8005120:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005122:	06d2      	lsls	r2, r2, #27
 8005124:	d40a      	bmi.n	800513c <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005126:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8005128:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800512c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800512e:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8005130:	0790      	lsls	r0, r2, #30
 8005132:	d5e7      	bpl.n	8005104 <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 8005134:	4618      	mov	r0, r3
 8005136:	f7ff ffc3 	bl	80050c0 <HAL_ADC_ConvCpltCallback>
 800513a:	e7f1      	b.n	8005120 <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 800513c:	4618      	mov	r0, r3
 800513e:	f7ff ffc9 	bl	80050d4 <HAL_ADC_ErrorCallback>
}
 8005142:	bd10      	pop	{r4, pc}

08005144 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005144:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 8005146:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005148:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 800514a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800514e:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005150:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8005152:	f043 0304 	orr.w	r3, r3, #4
 8005156:	6603      	str	r3, [r0, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005158:	f7ff ffbc 	bl	80050d4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800515c:	bd08      	pop	{r3, pc}
 800515e:	bf00      	nop

08005160 <HAL_ADC_ConfigChannel>:
{
 8005160:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 8005162:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
{
 8005166:	b083      	sub	sp, #12
 8005168:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 800516a:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 800516c:	f04f 0000 	mov.w	r0, #0
 8005170:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8005172:	f000 8174 	beq.w	800545e <HAL_ADC_ConfigChannel+0x2fe>
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005176:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 8005178:	2001      	movs	r0, #1
 800517a:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800517e:	6894      	ldr	r4, [r2, #8]
 8005180:	0766      	lsls	r6, r4, #29
 8005182:	d45e      	bmi.n	8005242 <HAL_ADC_ConfigChannel+0xe2>
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8005184:	6848      	ldr	r0, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005186:	ea4f 1e90 	mov.w	lr, r0, lsr #6
  MODIFY_REG(*preg,
 800518a:	f000 0c1f 	and.w	ip, r0, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800518e:	f00e 0e0c 	and.w	lr, lr, #12
  MODIFY_REG(*preg,
 8005192:	6808      	ldr	r0, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005194:	f102 0430 	add.w	r4, r2, #48	; 0x30
  MODIFY_REG(*preg,
 8005198:	f3c0 6084 	ubfx	r0, r0, #26, #5
 800519c:	f854 500e 	ldr.w	r5, [r4, lr]
 80051a0:	261f      	movs	r6, #31
 80051a2:	fa00 f00c 	lsl.w	r0, r0, ip
 80051a6:	fa06 fc0c 	lsl.w	ip, r6, ip
 80051aa:	ea25 0c0c 	bic.w	ip, r5, ip
 80051ae:	ea40 000c 	orr.w	r0, r0, ip
 80051b2:	f844 000e 	str.w	r0, [r4, lr]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80051b6:	6890      	ldr	r0, [r2, #8]
 80051b8:	0745      	lsls	r5, r0, #29
 80051ba:	d572      	bpl.n	80052a2 <HAL_ADC_ConfigChannel+0x142>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80051bc:	6890      	ldr	r0, [r2, #8]
 80051be:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80051c0:	6894      	ldr	r4, [r2, #8]
 80051c2:	f014 0f01 	tst.w	r4, #1
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80051c6:	4604      	mov	r4, r0
 80051c8:	d10c      	bne.n	80051e4 <HAL_ADC_ConfigChannel+0x84>
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 80051ca:	4dbd      	ldr	r5, [pc, #756]	; (80054c0 <HAL_ADC_ConfigChannel+0x360>)
 80051cc:	68ce      	ldr	r6, [r1, #12]
 80051ce:	42ae      	cmp	r6, r5
 80051d0:	f000 80eb 	beq.w	80053aa <HAL_ADC_ConfigChannel+0x24a>
    CLEAR_BIT(ADCx->DIFSEL,
 80051d4:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 80051d8:	f3c0 0012 	ubfx	r0, r0, #0, #19
 80051dc:	ea21 0100 	bic.w	r1, r1, r0
 80051e0:	f8c2 10b0 	str.w	r1, [r2, #176]	; 0xb0
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80051e4:	49b7      	ldr	r1, [pc, #732]	; (80054c4 <HAL_ADC_ConfigChannel+0x364>)
 80051e6:	420c      	tst	r4, r1
 80051e8:	d059      	beq.n	800529e <HAL_ADC_ConfigChannel+0x13e>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80051ea:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80051ee:	f000 8134 	beq.w	800545a <HAL_ADC_ConfigChannel+0x2fa>
 80051f2:	4db5      	ldr	r5, [pc, #724]	; (80054c8 <HAL_ADC_ConfigChannel+0x368>)
 80051f4:	49b5      	ldr	r1, [pc, #724]	; (80054cc <HAL_ADC_ConfigChannel+0x36c>)
 80051f6:	48b6      	ldr	r0, [pc, #728]	; (80054d0 <HAL_ADC_ConfigChannel+0x370>)
 80051f8:	42aa      	cmp	r2, r5
 80051fa:	bf18      	it	ne
 80051fc:	4601      	movne	r1, r0
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80051fe:	6888      	ldr	r0, [r1, #8]
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005200:	49b4      	ldr	r1, [pc, #720]	; (80054d4 <HAL_ADC_ConfigChannel+0x374>)
 8005202:	428c      	cmp	r4, r1
 8005204:	f000 75e0 	and.w	r5, r0, #29360128	; 0x1c00000
 8005208:	d024      	beq.n	8005254 <HAL_ADC_ConfigChannel+0xf4>
 800520a:	49b3      	ldr	r1, [pc, #716]	; (80054d8 <HAL_ADC_ConfigChannel+0x378>)
 800520c:	428c      	cmp	r4, r1
 800520e:	d021      	beq.n	8005254 <HAL_ADC_ConfigChannel+0xf4>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005210:	49b2      	ldr	r1, [pc, #712]	; (80054dc <HAL_ADC_ConfigChannel+0x37c>)
 8005212:	428c      	cmp	r4, r1
 8005214:	f040 8139 	bne.w	800548a <HAL_ADC_ConfigChannel+0x32a>
 8005218:	01c4      	lsls	r4, r0, #7
 800521a:	d440      	bmi.n	800529e <HAL_ADC_ConfigChannel+0x13e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800521c:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8005220:	f000 8215 	beq.w	800564e <HAL_ADC_ConfigChannel+0x4ee>
 8005224:	4ca8      	ldr	r4, [pc, #672]	; (80054c8 <HAL_ADC_ConfigChannel+0x368>)
 8005226:	49a9      	ldr	r1, [pc, #676]	; (80054cc <HAL_ADC_ConfigChannel+0x36c>)
 8005228:	48a9      	ldr	r0, [pc, #676]	; (80054d0 <HAL_ADC_ConfigChannel+0x370>)
 800522a:	42a2      	cmp	r2, r4
 800522c:	bf18      	it	ne
 800522e:	4601      	movne	r1, r0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005230:	688a      	ldr	r2, [r1, #8]
 8005232:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8005236:	432a      	orrs	r2, r5
 8005238:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800523c:	2000      	movs	r0, #0
 800523e:	608a      	str	r2, [r1, #8]
}
 8005240:	e003      	b.n	800524a <HAL_ADC_ConfigChannel+0xea>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005242:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005244:	f042 0220 	orr.w	r2, r2, #32
 8005248:	65da      	str	r2, [r3, #92]	; 0x5c
  __HAL_UNLOCK(hadc);
 800524a:	2200      	movs	r2, #0
 800524c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 8005250:	b003      	add	sp, #12
 8005252:	bdf0      	pop	{r4, r5, r6, r7, pc}
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005254:	0201      	lsls	r1, r0, #8
 8005256:	d422      	bmi.n	800529e <HAL_ADC_ConfigChannel+0x13e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005258:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 800525c:	f000 8113 	beq.w	8005486 <HAL_ADC_ConfigChannel+0x326>
 8005260:	499f      	ldr	r1, [pc, #636]	; (80054e0 <HAL_ADC_ConfigChannel+0x380>)
 8005262:	428a      	cmp	r2, r1
 8005264:	d11b      	bne.n	800529e <HAL_ADC_ConfigChannel+0x13e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005266:	489a      	ldr	r0, [pc, #616]	; (80054d0 <HAL_ADC_ConfigChannel+0x370>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005268:	4a9e      	ldr	r2, [pc, #632]	; (80054e4 <HAL_ADC_ConfigChannel+0x384>)
 800526a:	4c9f      	ldr	r4, [pc, #636]	; (80054e8 <HAL_ADC_ConfigChannel+0x388>)
 800526c:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800526e:	6881      	ldr	r1, [r0, #8]
 8005270:	0992      	lsrs	r2, r2, #6
 8005272:	fba4 4202 	umull	r4, r2, r4, r2
 8005276:	0992      	lsrs	r2, r2, #6
 8005278:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 800527c:	3201      	adds	r2, #1
 800527e:	4329      	orrs	r1, r5
 8005280:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8005284:	0092      	lsls	r2, r2, #2
 8005286:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800528a:	6081      	str	r1, [r0, #8]
 800528c:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 800528e:	9a01      	ldr	r2, [sp, #4]
 8005290:	b12a      	cbz	r2, 800529e <HAL_ADC_ConfigChannel+0x13e>
            wait_loop_index--;
 8005292:	9a01      	ldr	r2, [sp, #4]
 8005294:	3a01      	subs	r2, #1
 8005296:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8005298:	9a01      	ldr	r2, [sp, #4]
 800529a:	2a00      	cmp	r2, #0
 800529c:	d1f9      	bne.n	8005292 <HAL_ADC_ConfigChannel+0x132>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800529e:	2000      	movs	r0, #0
 80052a0:	e7d3      	b.n	800524a <HAL_ADC_ConfigChannel+0xea>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80052a2:	6890      	ldr	r0, [r2, #8]
 80052a4:	0700      	lsls	r0, r0, #28
 80052a6:	d47e      	bmi.n	80053a6 <HAL_ADC_ConfigChannel+0x246>
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80052a8:	6888      	ldr	r0, [r1, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80052aa:	680d      	ldr	r5, [r1, #0]
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80052ac:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
 80052b0:	f000 8120 	beq.w	80054f4 <HAL_ADC_ConfigChannel+0x394>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80052b4:	0dee      	lsrs	r6, r5, #23
 80052b6:	f102 0c14 	add.w	ip, r2, #20
 80052ba:	f006 0604 	and.w	r6, r6, #4
  MODIFY_REG(*preg,
 80052be:	f3c5 5504 	ubfx	r5, r5, #20, #5
 80052c2:	f85c 4006 	ldr.w	r4, [ip, r6]
 80052c6:	2707      	movs	r7, #7
 80052c8:	40a8      	lsls	r0, r5
 80052ca:	fa07 f505 	lsl.w	r5, r7, r5
 80052ce:	ea24 0405 	bic.w	r4, r4, r5
 80052d2:	4320      	orrs	r0, r4
 80052d4:	f84c 0006 	str.w	r0, [ip, r6]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80052d8:	6950      	ldr	r0, [r2, #20]
 80052da:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80052de:	6150      	str	r0, [r2, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80052e0:	e9d1 5604 	ldrd	r5, r6, [r1, #16]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80052e4:	2d04      	cmp	r5, #4
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80052e6:	68d0      	ldr	r0, [r2, #12]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80052e8:	d02d      	beq.n	8005346 <HAL_ADC_ConfigChannel+0x1e6>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80052ea:	f102 0460 	add.w	r4, r2, #96	; 0x60
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80052ee:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 80052f2:	0040      	lsls	r0, r0, #1
  MODIFY_REG(*preg,
 80052f4:	f854 c025 	ldr.w	ip, [r4, r5, lsl #2]
 80052f8:	4f7c      	ldr	r7, [pc, #496]	; (80054ec <HAL_ADC_ConfigChannel+0x38c>)
 80052fa:	4086      	lsls	r6, r0
 80052fc:	6808      	ldr	r0, [r1, #0]
 80052fe:	ea0c 0707 	and.w	r7, ip, r7
 8005302:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8005306:	4338      	orrs	r0, r7
 8005308:	4330      	orrs	r0, r6
 800530a:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800530e:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005312:	690d      	ldr	r5, [r1, #16]
  MODIFY_REG(*preg,
 8005314:	698e      	ldr	r6, [r1, #24]
 8005316:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 800531a:	f020 7080 	bic.w	r0, r0, #16777216	; 0x1000000
 800531e:	4330      	orrs	r0, r6
 8005320:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005324:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8005326:	7f0d      	ldrb	r5, [r1, #28]
  MODIFY_REG(*preg,
 8005328:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 800532c:	f1a5 0501 	sub.w	r5, r5, #1
 8005330:	fab5 f585 	clz	r5, r5
 8005334:	096d      	lsrs	r5, r5, #5
 8005336:	f020 7000 	bic.w	r0, r0, #33554432	; 0x2000000
 800533a:	ea40 6045 	orr.w	r0, r0, r5, lsl #25
 800533e:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
 8005342:	6808      	ldr	r0, [r1, #0]
}
 8005344:	e73c      	b.n	80051c0 <HAL_ADC_ConfigChannel+0x60>
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005346:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005348:	6e14      	ldr	r4, [r2, #96]	; 0x60
 800534a:	6e14      	ldr	r4, [r2, #96]	; 0x60
 800534c:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005350:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005354:	2d00      	cmp	r5, #0
 8005356:	f040 80df 	bne.w	8005518 <HAL_ADC_ConfigChannel+0x3b8>
 800535a:	f3c0 6584 	ubfx	r5, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800535e:	42ac      	cmp	r4, r5
 8005360:	f000 813d 	beq.w	80055de <HAL_ADC_ConfigChannel+0x47e>
 8005364:	6e54      	ldr	r4, [r2, #100]	; 0x64
 8005366:	6e56      	ldr	r6, [r2, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005368:	f102 0460 	add.w	r4, r2, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800536c:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8005370:	f102 0764 	add.w	r7, r2, #100	; 0x64
 8005374:	42ae      	cmp	r6, r5
 8005376:	f000 8158 	beq.w	800562a <HAL_ADC_ConfigChannel+0x4ca>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800537a:	68a6      	ldr	r6, [r4, #8]
 800537c:	68a6      	ldr	r6, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800537e:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005382:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8005386:	42ae      	cmp	r6, r5
 8005388:	f000 813d 	beq.w	8005606 <HAL_ADC_ConfigChannel+0x4a6>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800538c:	68e6      	ldr	r6, [r4, #12]
 800538e:	68e6      	ldr	r6, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005390:	f104 070c 	add.w	r7, r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005394:	f3c6 6484 	ubfx	r4, r6, #26, #5
 8005398:	42a5      	cmp	r5, r4
 800539a:	f47f af11 	bne.w	80051c0 <HAL_ADC_ConfigChannel+0x60>
  MODIFY_REG(*preg,
 800539e:	6838      	ldr	r0, [r7, #0]
 80053a0:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80053a4:	6038      	str	r0, [r7, #0]
 80053a6:	6808      	ldr	r0, [r1, #0]
}
 80053a8:	e70a      	b.n	80051c0 <HAL_ADC_ConfigChannel+0x60>
    SET_BIT(ADCx->DIFSEL,
 80053aa:	f8d2 40b0 	ldr.w	r4, [r2, #176]	; 0xb0
 80053ae:	f3c0 0512 	ubfx	r5, r0, #0, #19
 80053b2:	432c      	orrs	r4, r5
 80053b4:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80053b8:	2d00      	cmp	r5, #0
 80053ba:	d053      	beq.n	8005464 <HAL_ADC_ConfigChannel+0x304>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053bc:	fa90 f4a0 	rbit	r4, r0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80053c0:	2c00      	cmp	r4, #0
 80053c2:	f000 80e8 	beq.w	8005596 <HAL_ADC_ConfigChannel+0x436>
  {
    return 32U;
  }
  return __builtin_clz(value);
 80053c6:	fab4 f484 	clz	r4, r4
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80053ca:	3401      	adds	r4, #1
 80053cc:	f004 041f 	and.w	r4, r4, #31
 80053d0:	2c09      	cmp	r4, #9
 80053d2:	f240 80e0 	bls.w	8005596 <HAL_ADC_ConfigChannel+0x436>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053d6:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 80053da:	2c00      	cmp	r4, #0
 80053dc:	f000 813d 	beq.w	800565a <HAL_ADC_ConfigChannel+0x4fa>
  return __builtin_clz(value);
 80053e0:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80053e4:	3401      	adds	r4, #1
 80053e6:	06a4      	lsls	r4, r4, #26
 80053e8:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053ec:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80053f0:	2d00      	cmp	r5, #0
 80053f2:	f000 8130 	beq.w	8005656 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80053f6:	fab5 f585 	clz	r5, r5
 80053fa:	3501      	adds	r5, #1
 80053fc:	f005 051f 	and.w	r5, r5, #31
 8005400:	2601      	movs	r6, #1
 8005402:	fa06 f505 	lsl.w	r5, r6, r5
 8005406:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005408:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 800540c:	2800      	cmp	r0, #0
 800540e:	f000 8120 	beq.w	8005652 <HAL_ADC_ConfigChannel+0x4f2>
  return __builtin_clz(value);
 8005412:	fab0 f080 	clz	r0, r0
 8005416:	1c45      	adds	r5, r0, #1
 8005418:	f005 051f 	and.w	r5, r5, #31
 800541c:	2003      	movs	r0, #3
 800541e:	f06f 061d 	mvn.w	r6, #29
 8005422:	fb10 6005 	smlabb	r0, r0, r5, r6
 8005426:	0500      	lsls	r0, r0, #20
 8005428:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800542c:	4320      	orrs	r0, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800542e:	0dc5      	lsrs	r5, r0, #23
  MODIFY_REG(*preg,
 8005430:	688c      	ldr	r4, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005432:	f005 0504 	and.w	r5, r5, #4
 8005436:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 800543a:	f3c0 5004 	ubfx	r0, r0, #20, #5
 800543e:	fa04 fc00 	lsl.w	ip, r4, r0
 8005442:	f04f 0e07 	mov.w	lr, #7
 8005446:	5974      	ldr	r4, [r6, r5]
 8005448:	fa0e f000 	lsl.w	r0, lr, r0
 800544c:	ea24 0000 	bic.w	r0, r4, r0
 8005450:	ea40 000c 	orr.w	r0, r0, ip
 8005454:	5170      	str	r0, [r6, r5]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005456:	680c      	ldr	r4, [r1, #0]
}
 8005458:	e6c4      	b.n	80051e4 <HAL_ADC_ConfigChannel+0x84>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800545a:	491c      	ldr	r1, [pc, #112]	; (80054cc <HAL_ADC_ConfigChannel+0x36c>)
 800545c:	e6cf      	b.n	80051fe <HAL_ADC_ConfigChannel+0x9e>
  __HAL_LOCK(hadc);
 800545e:	2002      	movs	r0, #2
}
 8005460:	b003      	add	sp, #12
 8005462:	bdf0      	pop	{r4, r5, r6, r7, pc}
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005464:	0e80      	lsrs	r0, r0, #26
 8005466:	3001      	adds	r0, #1
 8005468:	f000 051f 	and.w	r5, r0, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800546c:	2d09      	cmp	r5, #9
 800546e:	f200 8084 	bhi.w	800557a <HAL_ADC_ConfigChannel+0x41a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005472:	0684      	lsls	r4, r0, #26
 8005474:	2001      	movs	r0, #1
 8005476:	40a8      	lsls	r0, r5
 8005478:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 800547c:	4304      	orrs	r4, r0
 800547e:	eb05 0045 	add.w	r0, r5, r5, lsl #1
 8005482:	0500      	lsls	r0, r0, #20
 8005484:	e7d2      	b.n	800542c <HAL_ADC_ConfigChannel+0x2cc>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005486:	4811      	ldr	r0, [pc, #68]	; (80054cc <HAL_ADC_ConfigChannel+0x36c>)
 8005488:	e6ee      	b.n	8005268 <HAL_ADC_ConfigChannel+0x108>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800548a:	4919      	ldr	r1, [pc, #100]	; (80054f0 <HAL_ADC_ConfigChannel+0x390>)
 800548c:	428c      	cmp	r4, r1
 800548e:	f47f af06 	bne.w	800529e <HAL_ADC_ConfigChannel+0x13e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005492:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 8005496:	f47f af02 	bne.w	800529e <HAL_ADC_ConfigChannel+0x13e>
        if (ADC_VREFINT_INSTANCE(hadc))
 800549a:	490b      	ldr	r1, [pc, #44]	; (80054c8 <HAL_ADC_ConfigChannel+0x368>)
 800549c:	428a      	cmp	r2, r1
 800549e:	f43f aefe 	beq.w	800529e <HAL_ADC_ConfigChannel+0x13e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80054a2:	4c0b      	ldr	r4, [pc, #44]	; (80054d0 <HAL_ADC_ConfigChannel+0x370>)
 80054a4:	f501 7100 	add.w	r1, r1, #512	; 0x200
 80054a8:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80054ac:	bf18      	it	ne
 80054ae:	4621      	movne	r1, r4
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80054b0:	688a      	ldr	r2, [r1, #8]
 80054b2:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80054b6:	432a      	orrs	r2, r5
 80054b8:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80054bc:	608a      	str	r2, [r1, #8]
}
 80054be:	e6c4      	b.n	800524a <HAL_ADC_ConfigChannel+0xea>
 80054c0:	407f0000 	.word	0x407f0000
 80054c4:	80080000 	.word	0x80080000
 80054c8:	50000100 	.word	0x50000100
 80054cc:	50000300 	.word	0x50000300
 80054d0:	50000700 	.word	0x50000700
 80054d4:	c3210000 	.word	0xc3210000
 80054d8:	90c00010 	.word	0x90c00010
 80054dc:	c7520000 	.word	0xc7520000
 80054e0:	50000600 	.word	0x50000600
 80054e4:	20000008 	.word	0x20000008
 80054e8:	053e2d63 	.word	0x053e2d63
 80054ec:	03fff000 	.word	0x03fff000
 80054f0:	cb840000 	.word	0xcb840000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80054f4:	0de8      	lsrs	r0, r5, #23
 80054f6:	f000 0004 	and.w	r0, r0, #4
 80054fa:	f102 0414 	add.w	r4, r2, #20
  MODIFY_REG(*preg,
 80054fe:	f3c5 5504 	ubfx	r5, r5, #20, #5
 8005502:	2607      	movs	r6, #7
 8005504:	40ae      	lsls	r6, r5
 8005506:	5825      	ldr	r5, [r4, r0]
 8005508:	ea25 0506 	bic.w	r5, r5, r6
 800550c:	5025      	str	r5, [r4, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800550e:	6950      	ldr	r0, [r2, #20]
 8005510:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8005514:	6150      	str	r0, [r2, #20]
}
 8005516:	e6e3      	b.n	80052e0 <HAL_ADC_ConfigChannel+0x180>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005518:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800551c:	b11d      	cbz	r5, 8005526 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 800551e:	fab5 f585 	clz	r5, r5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005522:	42ac      	cmp	r4, r5
 8005524:	d05b      	beq.n	80055de <HAL_ADC_ConfigChannel+0x47e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005526:	6e54      	ldr	r4, [r2, #100]	; 0x64
 8005528:	6e56      	ldr	r6, [r2, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800552a:	f102 0460 	add.w	r4, r2, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800552e:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8005532:	f102 0764 	add.w	r7, r2, #100	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005536:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800553a:	b11d      	cbz	r5, 8005544 <HAL_ADC_ConfigChannel+0x3e4>
  return __builtin_clz(value);
 800553c:	fab5 f585 	clz	r5, r5
 8005540:	42ae      	cmp	r6, r5
 8005542:	d072      	beq.n	800562a <HAL_ADC_ConfigChannel+0x4ca>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005544:	68a5      	ldr	r5, [r4, #8]
 8005546:	68a6      	ldr	r6, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005548:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800554c:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005550:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8005554:	b11d      	cbz	r5, 800555e <HAL_ADC_ConfigChannel+0x3fe>
  return __builtin_clz(value);
 8005556:	fab5 f585 	clz	r5, r5
 800555a:	42ae      	cmp	r6, r5
 800555c:	d053      	beq.n	8005606 <HAL_ADC_ConfigChannel+0x4a6>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800555e:	68e5      	ldr	r5, [r4, #12]
 8005560:	68e5      	ldr	r5, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005562:	f104 070c 	add.w	r7, r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005566:	f3c5 6484 	ubfx	r4, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800556a:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800556e:	2d00      	cmp	r5, #0
 8005570:	f43f ae26 	beq.w	80051c0 <HAL_ADC_ConfigChannel+0x60>
  return __builtin_clz(value);
 8005574:	fab5 f585 	clz	r5, r5
 8005578:	e70e      	b.n	8005398 <HAL_ADC_ConfigChannel+0x238>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800557a:	0684      	lsls	r4, r0, #26
 800557c:	eb05 0045 	add.w	r0, r5, r5, lsl #1
 8005580:	381e      	subs	r0, #30
 8005582:	2601      	movs	r6, #1
 8005584:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8005588:	0500      	lsls	r0, r0, #20
 800558a:	fa06 f505 	lsl.w	r5, r6, r5
 800558e:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 8005592:	432c      	orrs	r4, r5
 8005594:	e74a      	b.n	800542c <HAL_ADC_ConfigChannel+0x2cc>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005596:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 800559a:	2c00      	cmp	r4, #0
 800559c:	d065      	beq.n	800566a <HAL_ADC_ConfigChannel+0x50a>
  return __builtin_clz(value);
 800559e:	fab4 f484 	clz	r4, r4
 80055a2:	3401      	adds	r4, #1
 80055a4:	06a4      	lsls	r4, r4, #26
 80055a6:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055aa:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80055ae:	2d00      	cmp	r5, #0
 80055b0:	d059      	beq.n	8005666 <HAL_ADC_ConfigChannel+0x506>
  return __builtin_clz(value);
 80055b2:	fab5 f585 	clz	r5, r5
 80055b6:	3501      	adds	r5, #1
 80055b8:	f005 051f 	and.w	r5, r5, #31
 80055bc:	2601      	movs	r6, #1
 80055be:	fa06 f505 	lsl.w	r5, r6, r5
 80055c2:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055c4:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80055c8:	2800      	cmp	r0, #0
 80055ca:	d049      	beq.n	8005660 <HAL_ADC_ConfigChannel+0x500>
  return __builtin_clz(value);
 80055cc:	fab0 f080 	clz	r0, r0
 80055d0:	3001      	adds	r0, #1
 80055d2:	f000 001f 	and.w	r0, r0, #31
 80055d6:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80055da:	0500      	lsls	r0, r0, #20
 80055dc:	e726      	b.n	800542c <HAL_ADC_ConfigChannel+0x2cc>
  MODIFY_REG(*preg,
 80055de:	6e10      	ldr	r0, [r2, #96]	; 0x60
 80055e0:	4614      	mov	r4, r2
 80055e2:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80055e6:	f844 0f60 	str.w	r0, [r4, #96]!
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80055ea:	6e50      	ldr	r0, [r2, #100]	; 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80055ec:	6808      	ldr	r0, [r1, #0]
 80055ee:	6e56      	ldr	r6, [r2, #100]	; 0x64
 80055f0:	f3c0 0512 	ubfx	r5, r0, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80055f4:	f102 0764 	add.w	r7, r2, #100	; 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80055f8:	f3c6 6684 	ubfx	r6, r6, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80055fc:	2d00      	cmp	r5, #0
 80055fe:	d19a      	bne.n	8005536 <HAL_ADC_ConfigChannel+0x3d6>
 8005600:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8005604:	e6b6      	b.n	8005374 <HAL_ADC_ConfigChannel+0x214>
  MODIFY_REG(*preg,
 8005606:	6838      	ldr	r0, [r7, #0]
 8005608:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800560c:	6038      	str	r0, [r7, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800560e:	68e0      	ldr	r0, [r4, #12]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005610:	6808      	ldr	r0, [r1, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005612:	f104 070c 	add.w	r7, r4, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005616:	68e4      	ldr	r4, [r4, #12]
 8005618:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800561c:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005620:	2d00      	cmp	r5, #0
 8005622:	d1a2      	bne.n	800556a <HAL_ADC_ConfigChannel+0x40a>
 8005624:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8005628:	e6b6      	b.n	8005398 <HAL_ADC_ConfigChannel+0x238>
  MODIFY_REG(*preg,
 800562a:	6838      	ldr	r0, [r7, #0]
 800562c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005630:	6038      	str	r0, [r7, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005632:	68a0      	ldr	r0, [r4, #8]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005634:	6808      	ldr	r0, [r1, #0]
 8005636:	68a6      	ldr	r6, [r4, #8]
 8005638:	f3c0 0512 	ubfx	r5, r0, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800563c:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005640:	f3c6 6684 	ubfx	r6, r6, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005644:	2d00      	cmp	r5, #0
 8005646:	d183      	bne.n	8005550 <HAL_ADC_ConfigChannel+0x3f0>
 8005648:	f3c0 6584 	ubfx	r5, r0, #26, #5
 800564c:	e69b      	b.n	8005386 <HAL_ADC_ConfigChannel+0x226>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800564e:	4908      	ldr	r1, [pc, #32]	; (8005670 <HAL_ADC_ConfigChannel+0x510>)
 8005650:	e5ee      	b.n	8005230 <HAL_ADC_ConfigChannel+0xd0>
 8005652:	4808      	ldr	r0, [pc, #32]	; (8005674 <HAL_ADC_ConfigChannel+0x514>)
 8005654:	e6ea      	b.n	800542c <HAL_ADC_ConfigChannel+0x2cc>
 8005656:	2502      	movs	r5, #2
 8005658:	e6d5      	b.n	8005406 <HAL_ADC_ConfigChannel+0x2a6>
 800565a:	f04f 6480 	mov.w	r4, #67108864	; 0x4000000
 800565e:	e6c5      	b.n	80053ec <HAL_ADC_ConfigChannel+0x28c>
 8005660:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 8005664:	e6e2      	b.n	800542c <HAL_ADC_ConfigChannel+0x2cc>
 8005666:	2502      	movs	r5, #2
 8005668:	e7ab      	b.n	80055c2 <HAL_ADC_ConfigChannel+0x462>
 800566a:	f04f 6480 	mov.w	r4, #67108864	; 0x4000000
 800566e:	e79c      	b.n	80055aa <HAL_ADC_ConfigChannel+0x44a>
 8005670:	50000300 	.word	0x50000300
 8005674:	fe500000 	.word	0xfe500000

08005678 <ADC_Enable>:
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005678:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800567a:	689a      	ldr	r2, [r3, #8]
 800567c:	07d2      	lsls	r2, r2, #31
 800567e:	d501      	bpl.n	8005684 <ADC_Enable+0xc>
  return HAL_OK;
 8005680:	2000      	movs	r0, #0
}
 8005682:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005684:	6899      	ldr	r1, [r3, #8]
 8005686:	4a18      	ldr	r2, [pc, #96]	; (80056e8 <ADC_Enable+0x70>)
 8005688:	4211      	tst	r1, r2
{
 800568a:	b570      	push	{r4, r5, r6, lr}
 800568c:	4606      	mov	r6, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800568e:	d008      	beq.n	80056a2 <ADC_Enable+0x2a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005690:	6df3      	ldr	r3, [r6, #92]	; 0x5c
 8005692:	f043 0310 	orr.w	r3, r3, #16
 8005696:	65f3      	str	r3, [r6, #92]	; 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005698:	6e33      	ldr	r3, [r6, #96]	; 0x60
          return HAL_ERROR;
 800569a:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800569c:	4303      	orrs	r3, r0
 800569e:	6633      	str	r3, [r6, #96]	; 0x60
}
 80056a0:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 80056a2:	689a      	ldr	r2, [r3, #8]
 80056a4:	4d11      	ldr	r5, [pc, #68]	; (80056ec <ADC_Enable+0x74>)
 80056a6:	402a      	ands	r2, r5
 80056a8:	f042 0201 	orr.w	r2, r2, #1
 80056ac:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80056ae:	f7fd f9a9 	bl	8002a04 <HAL_GetTick>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80056b2:	6833      	ldr	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80056b4:	4604      	mov	r4, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80056b6:	681a      	ldr	r2, [r3, #0]
 80056b8:	07d0      	lsls	r0, r2, #31
 80056ba:	d413      	bmi.n	80056e4 <ADC_Enable+0x6c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80056bc:	689a      	ldr	r2, [r3, #8]
 80056be:	07d1      	lsls	r1, r2, #31
 80056c0:	d404      	bmi.n	80056cc <ADC_Enable+0x54>
  MODIFY_REG(ADCx->CR,
 80056c2:	689a      	ldr	r2, [r3, #8]
 80056c4:	402a      	ands	r2, r5
 80056c6:	f042 0201 	orr.w	r2, r2, #1
 80056ca:	609a      	str	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80056cc:	f7fd f99a 	bl	8002a04 <HAL_GetTick>
 80056d0:	1b03      	subs	r3, r0, r4
 80056d2:	2b02      	cmp	r3, #2
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80056d4:	6833      	ldr	r3, [r6, #0]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80056d6:	d9ee      	bls.n	80056b6 <ADC_Enable+0x3e>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80056d8:	681a      	ldr	r2, [r3, #0]
 80056da:	07d2      	lsls	r2, r2, #31
 80056dc:	d5d8      	bpl.n	8005690 <ADC_Enable+0x18>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80056de:	681a      	ldr	r2, [r3, #0]
 80056e0:	07d0      	lsls	r0, r2, #31
 80056e2:	d5eb      	bpl.n	80056bc <ADC_Enable+0x44>
  return HAL_OK;
 80056e4:	2000      	movs	r0, #0
}
 80056e6:	bd70      	pop	{r4, r5, r6, pc}
 80056e8:	8000003f 	.word	0x8000003f
 80056ec:	7fffffc0 	.word	0x7fffffc0

080056f0 <HAL_ADC_Start_DMA>:
{
 80056f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80056f4:	6805      	ldr	r5, [r0, #0]
 80056f6:	f1b5 4fa0 	cmp.w	r5, #1342177280	; 0x50000000
{
 80056fa:	4604      	mov	r4, r0
 80056fc:	460e      	mov	r6, r1
 80056fe:	4617      	mov	r7, r2
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005700:	d022      	beq.n	8005748 <HAL_ADC_Start_DMA+0x58>
 8005702:	4a39      	ldr	r2, [pc, #228]	; (80057e8 <HAL_ADC_Start_DMA+0xf8>)
 8005704:	4839      	ldr	r0, [pc, #228]	; (80057ec <HAL_ADC_Start_DMA+0xfc>)
 8005706:	4b3a      	ldr	r3, [pc, #232]	; (80057f0 <HAL_ADC_Start_DMA+0x100>)
 8005708:	4295      	cmp	r5, r2
 800570a:	bf08      	it	eq
 800570c:	4618      	moveq	r0, r3
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800570e:	6882      	ldr	r2, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005710:	68ab      	ldr	r3, [r5, #8]
 8005712:	075b      	lsls	r3, r3, #29
 8005714:	d415      	bmi.n	8005742 <HAL_ADC_Start_DMA+0x52>
    __HAL_LOCK(hadc);
 8005716:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
 800571a:	2b01      	cmp	r3, #1
 800571c:	d011      	beq.n	8005742 <HAL_ADC_Start_DMA+0x52>
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800571e:	4b35      	ldr	r3, [pc, #212]	; (80057f4 <HAL_ADC_Start_DMA+0x104>)
    __HAL_LOCK(hadc);
 8005720:	2001      	movs	r0, #1
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8005722:	429d      	cmp	r5, r3
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005724:	f002 081f 	and.w	r8, r2, #31
    __HAL_LOCK(hadc);
 8005728:	f884 0058 	strb.w	r0, [r4, #88]	; 0x58
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800572c:	d00e      	beq.n	800574c <HAL_ADC_Start_DMA+0x5c>
 800572e:	f240 2321 	movw	r3, #545	; 0x221
 8005732:	fa23 f308 	lsr.w	r3, r3, r8
 8005736:	4003      	ands	r3, r0
 8005738:	d108      	bne.n	800574c <HAL_ADC_Start_DMA+0x5c>
      __HAL_UNLOCK(hadc);
 800573a:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
}
 800573e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tmp_hal_status = HAL_BUSY;
 8005742:	2002      	movs	r0, #2
}
 8005744:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005748:	4829      	ldr	r0, [pc, #164]	; (80057f0 <HAL_ADC_Start_DMA+0x100>)
 800574a:	e7e0      	b.n	800570e <HAL_ADC_Start_DMA+0x1e>
      tmp_hal_status = ADC_Enable(hadc);
 800574c:	4620      	mov	r0, r4
 800574e:	f7ff ff93 	bl	8005678 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8005752:	2800      	cmp	r0, #0
 8005754:	d13f      	bne.n	80057d6 <HAL_ADC_Start_DMA+0xe6>
        ADC_STATE_CLR_SET(hadc->State,
 8005756:	6de3      	ldr	r3, [r4, #92]	; 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005758:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 800575a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800575e:	f023 0301 	bic.w	r3, r3, #1
 8005762:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005766:	65e3      	str	r3, [r4, #92]	; 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005768:	4b1f      	ldr	r3, [pc, #124]	; (80057e8 <HAL_ADC_Start_DMA+0xf8>)
 800576a:	4299      	cmp	r1, r3
 800576c:	d038      	beq.n	80057e0 <HAL_ADC_Start_DMA+0xf0>
 800576e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005772:	4299      	cmp	r1, r3
 8005774:	d034      	beq.n	80057e0 <HAL_ADC_Start_DMA+0xf0>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005776:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8005778:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800577c:	65e3      	str	r3, [r4, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800577e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005780:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005782:	4d1d      	ldr	r5, [pc, #116]	; (80057f8 <HAL_ADC_Start_DMA+0x108>)
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8005784:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005788:	bf1c      	itt	ne
 800578a:	6e23      	ldrne	r3, [r4, #96]	; 0x60
 800578c:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc);
 8005790:	6623      	str	r3, [r4, #96]	; 0x60
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005792:	62c5      	str	r5, [r0, #44]	; 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005794:	4d19      	ldr	r5, [pc, #100]	; (80057fc <HAL_ADC_Start_DMA+0x10c>)
 8005796:	6305      	str	r5, [r0, #48]	; 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005798:	4d19      	ldr	r5, [pc, #100]	; (8005800 <HAL_ADC_Start_DMA+0x110>)
 800579a:	6345      	str	r5, [r0, #52]	; 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800579c:	251c      	movs	r5, #28
 800579e:	600d      	str	r5, [r1, #0]
        __HAL_UNLOCK(hadc);
 80057a0:	2500      	movs	r5, #0
 80057a2:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80057a6:	684d      	ldr	r5, [r1, #4]
 80057a8:	f045 0510 	orr.w	r5, r5, #16
 80057ac:	604d      	str	r5, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80057ae:	68cd      	ldr	r5, [r1, #12]
 80057b0:	f045 0501 	orr.w	r5, r5, #1
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80057b4:	463b      	mov	r3, r7
 80057b6:	4632      	mov	r2, r6
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80057b8:	60cd      	str	r5, [r1, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80057ba:	3140      	adds	r1, #64	; 0x40
 80057bc:	f000 f9e0 	bl	8005b80 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 80057c0:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 80057c2:	6893      	ldr	r3, [r2, #8]
 80057c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80057c8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80057cc:	f043 0304 	orr.w	r3, r3, #4
 80057d0:	6093      	str	r3, [r2, #8]
}
 80057d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_UNLOCK(hadc);
 80057d6:	2300      	movs	r3, #0
 80057d8:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
}
 80057dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80057e0:	f1b8 0f00 	cmp.w	r8, #0
 80057e4:	d1cb      	bne.n	800577e <HAL_ADC_Start_DMA+0x8e>
 80057e6:	e7c6      	b.n	8005776 <HAL_ADC_Start_DMA+0x86>
 80057e8:	50000100 	.word	0x50000100
 80057ec:	50000700 	.word	0x50000700
 80057f0:	50000300 	.word	0x50000300
 80057f4:	50000600 	.word	0x50000600
 80057f8:	080050d9 	.word	0x080050d9
 80057fc:	080050c9 	.word	0x080050c9
 8005800:	08005145 	.word	0x08005145

08005804 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8005804:	b470      	push	{r4, r5, r6}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005806:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800580a:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 800580c:	2a01      	cmp	r2, #1
{
 800580e:	b09d      	sub	sp, #116	; 0x74
  __HAL_LOCK(hadc);
 8005810:	d056      	beq.n	80058c0 <HAL_ADCEx_MultiModeConfigChannel+0xbc>

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8005812:	6802      	ldr	r2, [r0, #0]
 8005814:	4603      	mov	r3, r0
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8005816:	2400      	movs	r4, #0
  __HAL_LOCK(hadc);
 8005818:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800581a:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800581e:	9418      	str	r4, [sp, #96]	; 0x60
  __HAL_LOCK(hadc);
 8005820:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8005824:	9419      	str	r4, [sp, #100]	; 0x64
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8005826:	d00b      	beq.n	8005840 <HAL_ADCEx_MultiModeConfigChannel+0x3c>
 8005828:	4d48      	ldr	r5, [pc, #288]	; (800594c <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 800582a:	42aa      	cmp	r2, r5
 800582c:	d046      	beq.n	80058bc <HAL_ADCEx_MultiModeConfigChannel+0xb8>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800582e:	6dda      	ldr	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005830:	f883 4058 	strb.w	r4, [r3, #88]	; 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005834:	f042 0220 	orr.w	r2, r2, #32
 8005838:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 800583a:	b01d      	add	sp, #116	; 0x74
 800583c:	bc70      	pop	{r4, r5, r6}
 800583e:	4770      	bx	lr
 8005840:	4843      	ldr	r0, [pc, #268]	; (8005950 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005842:	6880      	ldr	r0, [r0, #8]
 8005844:	0740      	lsls	r0, r0, #29
 8005846:	d50b      	bpl.n	8005860 <HAL_ADCEx_MultiModeConfigChannel+0x5c>
 8005848:	6892      	ldr	r2, [r2, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800584a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800584c:	f042 0220 	orr.w	r2, r2, #32
    tmp_hal_status = HAL_ERROR;
 8005850:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005852:	65da      	str	r2, [r3, #92]	; 0x5c
  __HAL_UNLOCK(hadc);
 8005854:	2200      	movs	r2, #0
 8005856:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 800585a:	b01d      	add	sp, #116	; 0x74
 800585c:	bc70      	pop	{r4, r5, r6}
 800585e:	4770      	bx	lr
 8005860:	6890      	ldr	r0, [r2, #8]
 8005862:	0744      	lsls	r4, r0, #29
 8005864:	d4f1      	bmi.n	800584a <HAL_ADCEx_MultiModeConfigChannel+0x46>
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005866:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 800586a:	d02d      	beq.n	80058c8 <HAL_ADCEx_MultiModeConfigChannel+0xc4>
 800586c:	4838      	ldr	r0, [pc, #224]	; (8005950 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 800586e:	4282      	cmp	r2, r0
 8005870:	d02a      	beq.n	80058c8 <HAL_ADCEx_MultiModeConfigChannel+0xc4>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005872:	2e00      	cmp	r6, #0
 8005874:	d058      	beq.n	8005928 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005876:	4837      	ldr	r0, [pc, #220]	; (8005954 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005878:	684c      	ldr	r4, [r1, #4]
 800587a:	6882      	ldr	r2, [r0, #8]
 800587c:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005880:	4322      	orrs	r2, r4
 8005882:	f893 4038 	ldrb.w	r4, [r3, #56]	; 0x38
 8005886:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 800588a:	6082      	str	r2, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800588c:	4a2f      	ldr	r2, [pc, #188]	; (800594c <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 800588e:	6894      	ldr	r4, [r2, #8]
 8005890:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8005894:	6892      	ldr	r2, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005896:	4322      	orrs	r2, r4
 8005898:	4c2f      	ldr	r4, [pc, #188]	; (8005958 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800589a:	68a4      	ldr	r4, [r4, #8]
 800589c:	4322      	orrs	r2, r4
 800589e:	43d2      	mvns	r2, r2
 80058a0:	f002 0201 	and.w	r2, r2, #1
 80058a4:	b142      	cbz	r2, 80058b8 <HAL_ADCEx_MultiModeConfigChannel+0xb4>
        MODIFY_REG(tmpADC_Common->CCR,
 80058a6:	6884      	ldr	r4, [r0, #8]
 80058a8:	688a      	ldr	r2, [r1, #8]
 80058aa:	f424 6171 	bic.w	r1, r4, #3856	; 0xf10
 80058ae:	4332      	orrs	r2, r6
 80058b0:	f021 010f 	bic.w	r1, r1, #15
 80058b4:	430a      	orrs	r2, r1
 80058b6:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80058b8:	2000      	movs	r0, #0
 80058ba:	e7cb      	b.n	8005854 <HAL_ADCEx_MultiModeConfigChannel+0x50>
 80058bc:	4827      	ldr	r0, [pc, #156]	; (800595c <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80058be:	e7c0      	b.n	8005842 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
  __HAL_LOCK(hadc);
 80058c0:	2002      	movs	r0, #2
}
 80058c2:	b01d      	add	sp, #116	; 0x74
 80058c4:	bc70      	pop	{r4, r5, r6}
 80058c6:	4770      	bx	lr
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80058c8:	b1ae      	cbz	r6, 80058f6 <HAL_ADCEx_MultiModeConfigChannel+0xf2>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80058ca:	4825      	ldr	r0, [pc, #148]	; (8005960 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80058cc:	684c      	ldr	r4, [r1, #4]
 80058ce:	6882      	ldr	r2, [r0, #8]
 80058d0:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80058d4:	4322      	orrs	r2, r4
 80058d6:	f893 4038 	ldrb.w	r4, [r3, #56]	; 0x38
 80058da:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 80058de:	6082      	str	r2, [r0, #8]
 80058e0:	4a1b      	ldr	r2, [pc, #108]	; (8005950 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 80058e2:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80058e6:	6880      	ldr	r0, [r0, #8]
 80058e8:	6892      	ldr	r2, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80058ea:	4302      	orrs	r2, r0
 80058ec:	43d2      	mvns	r2, r2
 80058ee:	481c      	ldr	r0, [pc, #112]	; (8005960 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80058f0:	f002 0201 	and.w	r2, r2, #1
 80058f4:	e7d6      	b.n	80058a4 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80058f6:	491a      	ldr	r1, [pc, #104]	; (8005960 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80058f8:	688a      	ldr	r2, [r1, #8]
 80058fa:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80058fe:	608a      	str	r2, [r1, #8]
 8005900:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005904:	4a12      	ldr	r2, [pc, #72]	; (8005950 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8005906:	6880      	ldr	r0, [r0, #8]
 8005908:	6892      	ldr	r2, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800590a:	4915      	ldr	r1, [pc, #84]	; (8005960 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800590c:	4302      	orrs	r2, r0
 800590e:	43d2      	mvns	r2, r2
 8005910:	f002 0201 	and.w	r2, r2, #1
 8005914:	2a00      	cmp	r2, #0
 8005916:	d0cf      	beq.n	80058b8 <HAL_ADCEx_MultiModeConfigChannel+0xb4>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005918:	688a      	ldr	r2, [r1, #8]
 800591a:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 800591e:	f022 020f 	bic.w	r2, r2, #15
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005922:	2000      	movs	r0, #0
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005924:	608a      	str	r2, [r1, #8]
 8005926:	e795      	b.n	8005854 <HAL_ADCEx_MultiModeConfigChannel+0x50>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005928:	490a      	ldr	r1, [pc, #40]	; (8005954 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800592a:	4808      	ldr	r0, [pc, #32]	; (800594c <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 800592c:	688a      	ldr	r2, [r1, #8]
 800592e:	4c0b      	ldr	r4, [pc, #44]	; (800595c <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8005930:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005934:	608a      	str	r2, [r1, #8]
 8005936:	6880      	ldr	r0, [r0, #8]
 8005938:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800593a:	4302      	orrs	r2, r0
 800593c:	4806      	ldr	r0, [pc, #24]	; (8005958 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800593e:	6880      	ldr	r0, [r0, #8]
 8005940:	4302      	orrs	r2, r0
 8005942:	43d2      	mvns	r2, r2
 8005944:	f002 0201 	and.w	r2, r2, #1
 8005948:	e7e4      	b.n	8005914 <HAL_ADCEx_MultiModeConfigChannel+0x110>
 800594a:	bf00      	nop
 800594c:	50000400 	.word	0x50000400
 8005950:	50000100 	.word	0x50000100
 8005954:	50000700 	.word	0x50000700
 8005958:	50000600 	.word	0x50000600
 800595c:	50000500 	.word	0x50000500
 8005960:	50000300 	.word	0x50000300

08005964 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005964:	4907      	ldr	r1, [pc, #28]	; (8005984 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8005966:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005968:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800596a:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800596e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005972:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005974:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005976:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800597a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 800597e:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8005980:	4770      	bx	lr
 8005982:	bf00      	nop
 8005984:	e000ed00 	.word	0xe000ed00

08005988 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005988:	4b1c      	ldr	r3, [pc, #112]	; (80059fc <HAL_NVIC_SetPriority+0x74>)
 800598a:	68db      	ldr	r3, [r3, #12]
 800598c:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005990:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005992:	f1c3 0e07 	rsb	lr, r3, #7
 8005996:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800599a:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800599e:	bf28      	it	cs
 80059a0:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80059a4:	f1bc 0f06 	cmp.w	ip, #6
 80059a8:	d91b      	bls.n	80059e2 <HAL_NVIC_SetPriority+0x5a>
 80059aa:	3b03      	subs	r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80059ac:	f04f 3cff 	mov.w	ip, #4294967295
 80059b0:	fa0c fc03 	lsl.w	ip, ip, r3
 80059b4:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80059b8:	f04f 3cff 	mov.w	ip, #4294967295
 80059bc:	fa0c fc0e 	lsl.w	ip, ip, lr
 80059c0:	ea21 010c 	bic.w	r1, r1, ip
 80059c4:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80059c6:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80059c8:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 80059cc:	db0c      	blt.n	80059e8 <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80059ce:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80059d2:	0109      	lsls	r1, r1, #4
 80059d4:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80059d8:	b2c9      	uxtb	r1, r1
 80059da:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80059de:	f85d fb04 	ldr.w	pc, [sp], #4
 80059e2:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80059e4:	4613      	mov	r3, r2
 80059e6:	e7e7      	b.n	80059b8 <HAL_NVIC_SetPriority+0x30>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80059e8:	4b05      	ldr	r3, [pc, #20]	; (8005a00 <HAL_NVIC_SetPriority+0x78>)
 80059ea:	f000 000f 	and.w	r0, r0, #15
 80059ee:	0109      	lsls	r1, r1, #4
 80059f0:	4403      	add	r3, r0
 80059f2:	b2c9      	uxtb	r1, r1
 80059f4:	7619      	strb	r1, [r3, #24]
 80059f6:	f85d fb04 	ldr.w	pc, [sp], #4
 80059fa:	bf00      	nop
 80059fc:	e000ed00 	.word	0xe000ed00
 8005a00:	e000ecfc 	.word	0xe000ecfc

08005a04 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8005a04:	2800      	cmp	r0, #0
 8005a06:	db07      	blt.n	8005a18 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005a08:	4a04      	ldr	r2, [pc, #16]	; (8005a1c <HAL_NVIC_EnableIRQ+0x18>)
 8005a0a:	0941      	lsrs	r1, r0, #5
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	f000 001f 	and.w	r0, r0, #31
 8005a12:	4083      	lsls	r3, r0
 8005a14:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8005a18:	4770      	bx	lr
 8005a1a:	bf00      	nop
 8005a1c:	e000e100 	.word	0xe000e100

08005a20 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005a20:	3801      	subs	r0, #1
 8005a22:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8005a26:	d210      	bcs.n	8005a4a <HAL_SYSTICK_Config+0x2a>
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005a28:	b410      	push	{r4}
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005a2a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a2e:	4c08      	ldr	r4, [pc, #32]	; (8005a50 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005a30:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a32:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
 8005a36:	f884 c023 	strb.w	ip, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005a3a:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005a3c:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005a3e:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005a40:	619a      	str	r2, [r3, #24]
   return SysTick_Config(TicksNumb);
}
 8005a42:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005a46:	6119      	str	r1, [r3, #16]
 8005a48:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8005a4a:	2001      	movs	r0, #1
 8005a4c:	4770      	bx	lr
 8005a4e:	bf00      	nop
 8005a50:	e000ed00 	.word	0xe000ed00

08005a54 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005a54:	2800      	cmp	r0, #0
 8005a56:	d078      	beq.n	8005b4a <HAL_DMA_Init+0xf6>
{
 8005a58:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005a5a:	4b3d      	ldr	r3, [pc, #244]	; (8005b50 <HAL_DMA_Init+0xfc>)
 8005a5c:	6804      	ldr	r4, [r0, #0]
 8005a5e:	429c      	cmp	r4, r3
 8005a60:	d95f      	bls.n	8005b22 <HAL_DMA_Init+0xce>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005a62:	4a3c      	ldr	r2, [pc, #240]	; (8005b54 <HAL_DMA_Init+0x100>)
 8005a64:	4b3c      	ldr	r3, [pc, #240]	; (8005b58 <HAL_DMA_Init+0x104>)
    hdma->DmaBaseAddress = DMA2;
 8005a66:	493d      	ldr	r1, [pc, #244]	; (8005b5c <HAL_DMA_Init+0x108>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005a68:	4422      	add	r2, r4
 8005a6a:	fba3 3202 	umull	r3, r2, r3, r2
 8005a6e:	0912      	lsrs	r2, r2, #4
 8005a70:	0092      	lsls	r2, r2, #2
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005a72:	2302      	movs	r3, #2
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005a74:	6885      	ldr	r5, [r0, #8]
  hdma->State = HAL_DMA_STATE_BUSY;
 8005a76:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
  tmp |=  hdma->Init.Direction        |
 8005a7a:	68c3      	ldr	r3, [r0, #12]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005a7c:	4e36      	ldr	r6, [pc, #216]	; (8005b58 <HAL_DMA_Init+0x104>)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005a7e:	4f34      	ldr	r7, [pc, #208]	; (8005b50 <HAL_DMA_Init+0xfc>)
 8005a80:	e9c0 1210 	strd	r1, r2, [r0, #64]	; 0x40
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a84:	6901      	ldr	r1, [r0, #16]
  tmp |=  hdma->Init.Direction        |
 8005a86:	432b      	orrs	r3, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a88:	430b      	orrs	r3, r1
 8005a8a:	6941      	ldr	r1, [r0, #20]
 8005a8c:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005a8e:	6981      	ldr	r1, [r0, #24]
 8005a90:	430b      	orrs	r3, r1
  tmp = hdma->Instance->CCR;
 8005a92:	6821      	ldr	r1, [r4, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005a94:	f421 4cff 	bic.w	ip, r1, #32640	; 0x7f80
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005a98:	69c1      	ldr	r1, [r0, #28]
 8005a9a:	430b      	orrs	r3, r1
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005a9c:	b2e1      	uxtb	r1, r4
 8005a9e:	3908      	subs	r1, #8
 8005aa0:	fba6 6101 	umull	r6, r1, r6, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8005aa4:	6a06      	ldr	r6, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005aa6:	f02c 0c70 	bic.w	ip, ip, #112	; 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 8005aaa:	4333      	orrs	r3, r6
  tmp |=  hdma->Init.Direction        |
 8005aac:	ea43 030c 	orr.w	r3, r3, ip
  hdma->Instance->CCR = tmp;
 8005ab0:	6023      	str	r3, [r4, #0]
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005ab2:	4e2b      	ldr	r6, [pc, #172]	; (8005b60 <HAL_DMA_Init+0x10c>)
 8005ab4:	4b2b      	ldr	r3, [pc, #172]	; (8005b64 <HAL_DMA_Init+0x110>)
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005ab6:	f3c1 1104 	ubfx	r1, r1, #4, #5
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005aba:	42bc      	cmp	r4, r7
 8005abc:	bf98      	it	ls
 8005abe:	4633      	movls	r3, r6
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005ac0:	f04f 0c01 	mov.w	ip, #1
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005ac4:	4c28      	ldr	r4, [pc, #160]	; (8005b68 <HAL_DMA_Init+0x114>)
 8005ac6:	64c4      	str	r4, [r0, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005ac8:	fa0c f101 	lsl.w	r1, ip, r1
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005acc:	18d4      	adds	r4, r2, r3
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005ace:	f5b5 4f80 	cmp.w	r5, #16384	; 0x4000
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005ad2:	6501      	str	r1, [r0, #80]	; 0x50
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005ad4:	6484      	str	r4, [r0, #72]	; 0x48
 8005ad6:	ea4f 0292 	mov.w	r2, r2, lsr #2
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005ada:	d02b      	beq.n	8005b34 <HAL_DMA_Init+0xe0>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005adc:	6845      	ldr	r5, [r0, #4]
 8005ade:	b2ec      	uxtb	r4, r5
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005ae0:	3d01      	subs	r5, #1
 8005ae2:	2d03      	cmp	r5, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005ae4:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005ae8:	f8c6 1084 	str.w	r1, [r6, #132]	; 0x84
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005aec:	d828      	bhi.n	8005b40 <HAL_DMA_Init+0xec>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005aee:	4b1f      	ldr	r3, [pc, #124]	; (8005b6c <HAL_DMA_Init+0x118>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005af0:	4d1f      	ldr	r5, [pc, #124]	; (8005b70 <HAL_DMA_Init+0x11c>)
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005af2:	4a20      	ldr	r2, [pc, #128]	; (8005b74 <HAL_DMA_Init+0x120>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005af4:	4423      	add	r3, r4

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005af6:	3c01      	subs	r4, #1
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005af8:	009b      	lsls	r3, r3, #2
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005afa:	f004 041f 	and.w	r4, r4, #31
 8005afe:	fa0c f404 	lsl.w	r4, ip, r4
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005b02:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005b04:	e9c0 3515 	strd	r3, r5, [r0, #84]	; 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005b08:	65c4      	str	r4, [r0, #92]	; 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005b0a:	6019      	str	r1, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005b0c:	6454      	str	r4, [r2, #68]	; 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005b0e:	2300      	movs	r3, #0
  hdma->State  = HAL_DMA_STATE_READY;
 8005b10:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005b12:	63c3      	str	r3, [r0, #60]	; 0x3c
  hdma->Lock = HAL_UNLOCKED;
 8005b14:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 8005b18:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
}
 8005b1c:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8005b1e:	4618      	mov	r0, r3
}
 8005b20:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005b22:	4a15      	ldr	r2, [pc, #84]	; (8005b78 <HAL_DMA_Init+0x124>)
 8005b24:	4b0c      	ldr	r3, [pc, #48]	; (8005b58 <HAL_DMA_Init+0x104>)
    hdma->DmaBaseAddress = DMA1;
 8005b26:	4915      	ldr	r1, [pc, #84]	; (8005b7c <HAL_DMA_Init+0x128>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005b28:	4422      	add	r2, r4
 8005b2a:	fba3 3202 	umull	r3, r2, r3, r2
 8005b2e:	0912      	lsrs	r2, r2, #4
 8005b30:	0092      	lsls	r2, r2, #2
    hdma->DmaBaseAddress = DMA1;
 8005b32:	e79e      	b.n	8005a72 <HAL_DMA_Init+0x1e>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005b34:	2400      	movs	r4, #0
 8005b36:	6044      	str	r4, [r0, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005b38:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005b3c:	f8c6 1084 	str.w	r1, [r6, #132]	; 0x84
    hdma->DMAmuxRequestGen = 0U;
 8005b40:	2300      	movs	r3, #0
    hdma->DMAmuxRequestGenStatus = 0U;
 8005b42:	e9c0 3315 	strd	r3, r3, [r0, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005b46:	65c3      	str	r3, [r0, #92]	; 0x5c
 8005b48:	e7e1      	b.n	8005b0e <HAL_DMA_Init+0xba>
    return HAL_ERROR;
 8005b4a:	2001      	movs	r0, #1
}
 8005b4c:	4770      	bx	lr
 8005b4e:	bf00      	nop
 8005b50:	40020407 	.word	0x40020407
 8005b54:	bffdfbf8 	.word	0xbffdfbf8
 8005b58:	cccccccd 	.word	0xcccccccd
 8005b5c:	40020400 	.word	0x40020400
 8005b60:	40020800 	.word	0x40020800
 8005b64:	40020820 	.word	0x40020820
 8005b68:	40020880 	.word	0x40020880
 8005b6c:	1000823f 	.word	0x1000823f
 8005b70:	40020940 	.word	0x40020940
 8005b74:	40020900 	.word	0x40020900
 8005b78:	bffdfff8 	.word	0xbffdfff8
 8005b7c:	40020000 	.word	0x40020000

08005b80 <HAL_DMA_Start_IT>:
{
 8005b80:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdma);
 8005b82:	f890 4024 	ldrb.w	r4, [r0, #36]	; 0x24
 8005b86:	2c01      	cmp	r4, #1
 8005b88:	d051      	beq.n	8005c2e <HAL_DMA_Start_IT+0xae>
 8005b8a:	2401      	movs	r4, #1
 8005b8c:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 8005b90:	f890 4025 	ldrb.w	r4, [r0, #37]	; 0x25
 8005b94:	2c01      	cmp	r4, #1
 8005b96:	d005      	beq.n	8005ba4 <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma);
 8005b98:	2300      	movs	r3, #0
 8005b9a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
}
 8005b9e:	bcf0      	pop	{r4, r5, r6, r7}
    status = HAL_BUSY;
 8005ba0:	2002      	movs	r0, #2
}
 8005ba2:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8005ba4:	2402      	movs	r4, #2
 8005ba6:	f880 4025 	strb.w	r4, [r0, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005baa:	2400      	movs	r4, #0
 8005bac:	63c4      	str	r4, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8005bae:	6804      	ldr	r4, [r0, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005bb0:	6cc6      	ldr	r6, [r0, #76]	; 0x4c
    __HAL_DMA_DISABLE(hdma);
 8005bb2:	6825      	ldr	r5, [r4, #0]
 8005bb4:	f025 0501 	bic.w	r5, r5, #1
 8005bb8:	6025      	str	r5, [r4, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005bba:	e9d0 7514 	ldrd	r7, r5, [r0, #80]	; 0x50
 8005bbe:	6077      	str	r7, [r6, #4]
  if (hdma->DMAmuxRequestGen != 0U)
 8005bc0:	b115      	cbz	r5, 8005bc8 <HAL_DMA_Start_IT+0x48>
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005bc2:	e9d0 6716 	ldrd	r6, r7, [r0, #88]	; 0x58
 8005bc6:	6077      	str	r7, [r6, #4]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005bc8:	6c46      	ldr	r6, [r0, #68]	; 0x44
 8005bca:	6c07      	ldr	r7, [r0, #64]	; 0x40
 8005bcc:	f006 0c1f 	and.w	ip, r6, #31
 8005bd0:	2601      	movs	r6, #1
 8005bd2:	fa06 f60c 	lsl.w	r6, r6, ip
 8005bd6:	607e      	str	r6, [r7, #4]
  hdma->Instance->CNDTR = DataLength;
 8005bd8:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005bda:	6883      	ldr	r3, [r0, #8]
 8005bdc:	2b10      	cmp	r3, #16
    if (NULL != hdma->XferHalfCpltCallback)
 8005bde:	6b03      	ldr	r3, [r0, #48]	; 0x30
    hdma->Instance->CPAR = DstAddress;
 8005be0:	bf0b      	itete	eq
 8005be2:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 8005be4:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8005be6:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 8005be8:	60e2      	strne	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 8005bea:	b1bb      	cbz	r3, 8005c1c <HAL_DMA_Start_IT+0x9c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005bec:	6823      	ldr	r3, [r4, #0]
 8005bee:	f043 030e 	orr.w	r3, r3, #14
 8005bf2:	6023      	str	r3, [r4, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005bf4:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8005bf6:	681a      	ldr	r2, [r3, #0]
 8005bf8:	03d2      	lsls	r2, r2, #15
 8005bfa:	d503      	bpl.n	8005c04 <HAL_DMA_Start_IT+0x84>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005bfc:	681a      	ldr	r2, [r3, #0]
 8005bfe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c02:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8005c04:	b11d      	cbz	r5, 8005c0e <HAL_DMA_Start_IT+0x8e>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005c06:	682b      	ldr	r3, [r5, #0]
 8005c08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c0c:	602b      	str	r3, [r5, #0]
    __HAL_DMA_ENABLE(hdma);
 8005c0e:	6823      	ldr	r3, [r4, #0]
 8005c10:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8005c14:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8005c16:	6023      	str	r3, [r4, #0]
}
 8005c18:	bcf0      	pop	{r4, r5, r6, r7}
 8005c1a:	4770      	bx	lr
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005c1c:	6823      	ldr	r3, [r4, #0]
 8005c1e:	f023 0304 	bic.w	r3, r3, #4
 8005c22:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005c24:	6823      	ldr	r3, [r4, #0]
 8005c26:	f043 030a 	orr.w	r3, r3, #10
 8005c2a:	6023      	str	r3, [r4, #0]
 8005c2c:	e7e2      	b.n	8005bf4 <HAL_DMA_Start_IT+0x74>
  __HAL_LOCK(hdma);
 8005c2e:	2002      	movs	r0, #2
}
 8005c30:	bcf0      	pop	{r4, r5, r6, r7}
 8005c32:	4770      	bx	lr

08005c34 <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005c34:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 8005c38:	2a02      	cmp	r2, #2
{
 8005c3a:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005c3c:	d009      	beq.n	8005c52 <HAL_DMA_Abort+0x1e>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005c3e:	2204      	movs	r2, #4
 8005c40:	63c2      	str	r2, [r0, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_READY;
 8005c42:	2101      	movs	r1, #1
  __HAL_UNLOCK(hdma);
 8005c44:	2200      	movs	r2, #0
    status = HAL_ERROR;
 8005c46:	2001      	movs	r0, #1
  hdma->State = HAL_DMA_STATE_READY;
 8005c48:	f883 1025 	strb.w	r1, [r3, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 8005c4c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 8005c50:	4770      	bx	lr
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c52:	6802      	ldr	r2, [r0, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005c54:	6c59      	ldr	r1, [r3, #68]	; 0x44
{
 8005c56:	b430      	push	{r4, r5}
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005c58:	6c84      	ldr	r4, [r0, #72]	; 0x48
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c5a:	6810      	ldr	r0, [r2, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005c5c:	6c1d      	ldr	r5, [r3, #64]	; 0x40
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c5e:	f020 000e 	bic.w	r0, r0, #14
 8005c62:	6010      	str	r0, [r2, #0]
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005c64:	6820      	ldr	r0, [r4, #0]
 8005c66:	f420 7080 	bic.w	r0, r0, #256	; 0x100
 8005c6a:	6020      	str	r0, [r4, #0]
     __HAL_DMA_DISABLE(hdma);
 8005c6c:	6810      	ldr	r0, [r2, #0]
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005c6e:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
     __HAL_DMA_DISABLE(hdma);
 8005c70:	f020 0001 	bic.w	r0, r0, #1
 8005c74:	6010      	str	r0, [r2, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005c76:	f001 011f 	and.w	r1, r1, #31
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	408a      	lsls	r2, r1
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005c7e:	e9d3 1014 	ldrd	r1, r0, [r3, #80]	; 0x50
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005c82:	606a      	str	r2, [r5, #4]
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005c84:	6061      	str	r1, [r4, #4]
     if (hdma->DMAmuxRequestGen != 0U)
 8005c86:	b138      	cbz	r0, 8005c98 <HAL_DMA_Abort+0x64>
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005c88:	6802      	ldr	r2, [r0, #0]
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005c8a:	e9d3 1416 	ldrd	r1, r4, [r3, #88]	; 0x58
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005c8e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005c92:	6002      	str	r2, [r0, #0]
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005c94:	604c      	str	r4, [r1, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c96:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8005c98:	2101      	movs	r1, #1
  __HAL_UNLOCK(hdma);
 8005c9a:	2200      	movs	r2, #0
  hdma->State = HAL_DMA_STATE_READY;
 8005c9c:	f883 1025 	strb.w	r1, [r3, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 8005ca0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 8005ca4:	bc30      	pop	{r4, r5}
 8005ca6:	4770      	bx	lr

08005ca8 <HAL_DMA_Abort_IT>:
{
 8005ca8:	b538      	push	{r3, r4, r5, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005caa:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 8005cae:	2b02      	cmp	r3, #2
 8005cb0:	d009      	beq.n	8005cc6 <HAL_DMA_Abort_IT+0x1e>
    hdma->State = HAL_DMA_STATE_READY;
 8005cb2:	2301      	movs	r3, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005cb4:	2104      	movs	r1, #4
    __HAL_UNLOCK(hdma);
 8005cb6:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005cb8:	63c1      	str	r1, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8005cba:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
    hdma->State = HAL_DMA_STATE_READY;
 8005cbe:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    status = HAL_ERROR;
 8005cc2:	4618      	mov	r0, r3
}
 8005cc4:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005cc6:	6803      	ldr	r3, [r0, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005cc8:	6c84      	ldr	r4, [r0, #72]	; 0x48
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005cca:	6819      	ldr	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005ccc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005cce:	6c05      	ldr	r5, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005cd0:	f021 010e 	bic.w	r1, r1, #14
 8005cd4:	6019      	str	r1, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8005cd6:	6819      	ldr	r1, [r3, #0]
 8005cd8:	f021 0101 	bic.w	r1, r1, #1
 8005cdc:	6019      	str	r1, [r3, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005cde:	6823      	ldr	r3, [r4, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005ce0:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005ce2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ce6:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005ce8:	f002 021f 	and.w	r2, r2, #31
 8005cec:	2301      	movs	r3, #1
 8005cee:	4093      	lsls	r3, r2
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005cf0:	e9d0 4214 	ldrd	r4, r2, [r0, #80]	; 0x50
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005cf4:	606b      	str	r3, [r5, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005cf6:	604c      	str	r4, [r1, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 8005cf8:	b132      	cbz	r2, 8005d08 <HAL_DMA_Abort_IT+0x60>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005cfa:	6813      	ldr	r3, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005cfc:	e9d0 1416 	ldrd	r1, r4, [r0, #88]	; 0x58
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005d00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d04:	6013      	str	r3, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005d06:	604c      	str	r4, [r1, #4]
    if (hdma->XferAbortCallback != NULL)
 8005d08:	6b83      	ldr	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8005d0a:	2201      	movs	r2, #1
    __HAL_UNLOCK(hdma);
 8005d0c:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 8005d0e:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8005d12:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    if (hdma->XferAbortCallback != NULL)
 8005d16:	b113      	cbz	r3, 8005d1e <HAL_DMA_Abort_IT+0x76>
      hdma->XferAbortCallback(hdma);
 8005d18:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8005d1a:	4620      	mov	r0, r4
}
 8005d1c:	bd38      	pop	{r3, r4, r5, pc}
  HAL_StatusTypeDef status = HAL_OK;
 8005d1e:	4618      	mov	r0, r3
}
 8005d20:	bd38      	pop	{r3, r4, r5, pc}
 8005d22:	bf00      	nop

08005d24 <HAL_DMA_IRQHandler>:
{
 8005d24:	b470      	push	{r4, r5, r6}
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8005d26:	6c43      	ldr	r3, [r0, #68]	; 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005d28:	6c06      	ldr	r6, [r0, #64]	; 0x40
  uint32_t source_it = hdma->Instance->CCR;
 8005d2a:	6805      	ldr	r5, [r0, #0]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005d2c:	6831      	ldr	r1, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8005d2e:	682c      	ldr	r4, [r5, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8005d30:	f003 031f 	and.w	r3, r3, #31
 8005d34:	2204      	movs	r2, #4
 8005d36:	409a      	lsls	r2, r3
 8005d38:	420a      	tst	r2, r1
 8005d3a:	d00e      	beq.n	8005d5a <HAL_DMA_IRQHandler+0x36>
 8005d3c:	f014 0f04 	tst.w	r4, #4
 8005d40:	d00b      	beq.n	8005d5a <HAL_DMA_IRQHandler+0x36>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005d42:	682b      	ldr	r3, [r5, #0]
 8005d44:	069b      	lsls	r3, r3, #26
 8005d46:	d403      	bmi.n	8005d50 <HAL_DMA_IRQHandler+0x2c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005d48:	682b      	ldr	r3, [r5, #0]
 8005d4a:	f023 0304 	bic.w	r3, r3, #4
 8005d4e:	602b      	str	r3, [r5, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8005d50:	6b03      	ldr	r3, [r0, #48]	; 0x30
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8005d52:	6072      	str	r2, [r6, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8005d54:	b1cb      	cbz	r3, 8005d8a <HAL_DMA_IRQHandler+0x66>
}
 8005d56:	bc70      	pop	{r4, r5, r6}
      hdma->XferCpltCallback(hdma);
 8005d58:	4718      	bx	r3
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005d5a:	2202      	movs	r2, #2
 8005d5c:	409a      	lsls	r2, r3
 8005d5e:	420a      	tst	r2, r1
 8005d60:	d015      	beq.n	8005d8e <HAL_DMA_IRQHandler+0x6a>
           && (0U != (source_it & DMA_IT_TC)))
 8005d62:	f014 0f02 	tst.w	r4, #2
 8005d66:	d012      	beq.n	8005d8e <HAL_DMA_IRQHandler+0x6a>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005d68:	682b      	ldr	r3, [r5, #0]
 8005d6a:	0699      	lsls	r1, r3, #26
 8005d6c:	d406      	bmi.n	8005d7c <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005d6e:	682b      	ldr	r3, [r5, #0]
 8005d70:	f023 030a 	bic.w	r3, r3, #10
 8005d74:	602b      	str	r3, [r5, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8005d76:	2301      	movs	r3, #1
 8005d78:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    if (hdma->XferCpltCallback != NULL)
 8005d7c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8005d7e:	6072      	str	r2, [r6, #4]
    __HAL_UNLOCK(hdma);
 8005d80:	2100      	movs	r1, #0
 8005d82:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
    if (hdma->XferCpltCallback != NULL)
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d1e5      	bne.n	8005d56 <HAL_DMA_IRQHandler+0x32>
}
 8005d8a:	bc70      	pop	{r4, r5, r6}
 8005d8c:	4770      	bx	lr
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8005d8e:	2208      	movs	r2, #8
 8005d90:	409a      	lsls	r2, r3
 8005d92:	420a      	tst	r2, r1
 8005d94:	d0f9      	beq.n	8005d8a <HAL_DMA_IRQHandler+0x66>
           && (0U != (source_it & DMA_IT_TE)))
 8005d96:	0722      	lsls	r2, r4, #28
 8005d98:	d5f7      	bpl.n	8005d8a <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005d9a:	682a      	ldr	r2, [r5, #0]
    if (hdma->XferErrorCallback != NULL)
 8005d9c:	6b41      	ldr	r1, [r0, #52]	; 0x34
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005d9e:	f022 020e 	bic.w	r2, r2, #14
 8005da2:	602a      	str	r2, [r5, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005da4:	2201      	movs	r2, #1
 8005da6:	fa02 f303 	lsl.w	r3, r2, r3
    __HAL_UNLOCK(hdma);
 8005daa:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005dac:	6073      	str	r3, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005dae:	63c2      	str	r2, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8005db0:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    hdma->State = HAL_DMA_STATE_READY;
 8005db4:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    if (hdma->XferErrorCallback != NULL)
 8005db8:	2900      	cmp	r1, #0
 8005dba:	d0e6      	beq.n	8005d8a <HAL_DMA_IRQHandler+0x66>
}
 8005dbc:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8005dbe:	4708      	bx	r1

08005dc0 <HAL_FDCAN_Init>:
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8005dc0:	2800      	cmp	r0, #0
 8005dc2:	f000 814c 	beq.w	800605e <HAL_FDCAN_Init+0x29e>
{
 8005dc6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8005dca:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 8005dce:	4604      	mov	r4, r0
 8005dd0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d073      	beq.n	8005ec0 <HAL_FDCAN_Init+0x100>
    HAL_FDCAN_MspInit(hfdcan);
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8005dd8:	6822      	ldr	r2, [r4, #0]
 8005dda:	6993      	ldr	r3, [r2, #24]
 8005ddc:	f023 0310 	bic.w	r3, r3, #16
 8005de0:	6193      	str	r3, [r2, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005de2:	f7fc fe0f 	bl	8002a04 <HAL_GetTick>
 8005de6:	4605      	mov	r5, r0

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005de8:	e004      	b.n	8005df4 <HAL_FDCAN_Init+0x34>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005dea:	f7fc fe0b 	bl	8002a04 <HAL_GetTick>
 8005dee:	1b43      	subs	r3, r0, r5
 8005df0:	2b0a      	cmp	r3, #10
 8005df2:	d85b      	bhi.n	8005eac <HAL_FDCAN_Init+0xec>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005df4:	6823      	ldr	r3, [r4, #0]
 8005df6:	699a      	ldr	r2, [r3, #24]
 8005df8:	0711      	lsls	r1, r2, #28
 8005dfa:	d4f6      	bmi.n	8005dea <HAL_FDCAN_Init+0x2a>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005dfc:	699a      	ldr	r2, [r3, #24]
 8005dfe:	f042 0201 	orr.w	r2, r2, #1
 8005e02:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005e04:	f7fc fdfe 	bl	8002a04 <HAL_GetTick>
 8005e08:	4605      	mov	r5, r0

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005e0a:	e004      	b.n	8005e16 <HAL_FDCAN_Init+0x56>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005e0c:	f7fc fdfa 	bl	8002a04 <HAL_GetTick>
 8005e10:	1b40      	subs	r0, r0, r5
 8005e12:	280a      	cmp	r0, #10
 8005e14:	d84a      	bhi.n	8005eac <HAL_FDCAN_Init+0xec>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005e16:	6823      	ldr	r3, [r4, #0]
 8005e18:	699a      	ldr	r2, [r3, #24]
 8005e1a:	07d2      	lsls	r2, r2, #31
 8005e1c:	d5f6      	bpl.n	8005e0c <HAL_FDCAN_Init+0x4c>
      return HAL_ERROR;
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8005e1e:	699a      	ldr	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8005e20:	4998      	ldr	r1, [pc, #608]	; (8006084 <HAL_FDCAN_Init+0x2c4>)
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8005e22:	f042 0202 	orr.w	r2, r2, #2
  if (hfdcan->Instance == FDCAN1)
 8005e26:	428b      	cmp	r3, r1
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8005e28:	619a      	str	r2, [r3, #24]
  if (hfdcan->Instance == FDCAN1)
 8005e2a:	f000 8113 	beq.w	8006054 <HAL_FDCAN_Init+0x294>
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8005e2e:	7c22      	ldrb	r2, [r4, #16]
 8005e30:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005e32:	699a      	ldr	r2, [r3, #24]
 8005e34:	bf0c      	ite	eq
 8005e36:	f022 0240 	biceq.w	r2, r2, #64	; 0x40
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005e3a:	f042 0240 	orrne.w	r2, r2, #64	; 0x40
 8005e3e:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8005e40:	7c62      	ldrb	r2, [r4, #17]
 8005e42:	2a01      	cmp	r2, #1
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005e44:	699a      	ldr	r2, [r3, #24]
 8005e46:	bf0c      	ite	eq
 8005e48:	f442 4280 	orreq.w	r2, r2, #16384	; 0x4000
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005e4c:	f422 4280 	bicne.w	r2, r2, #16384	; 0x4000
 8005e50:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8005e52:	7ca2      	ldrb	r2, [r4, #18]
 8005e54:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005e56:	699a      	ldr	r2, [r3, #24]
 8005e58:	bf0c      	ite	eq
 8005e5a:	f422 5280 	biceq.w	r2, r2, #4096	; 0x1000
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005e5e:	f442 5280 	orrne.w	r2, r2, #4096	; 0x1000
 8005e62:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8005e64:	699a      	ldr	r2, [r3, #24]
 8005e66:	68a0      	ldr	r0, [r4, #8]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8005e68:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8005e6a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005e6e:	4302      	orrs	r2, r0
 8005e70:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8005e72:	699a      	ldr	r2, [r3, #24]
 8005e74:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8005e78:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005e7a:	691a      	ldr	r2, [r3, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8005e7c:	2901      	cmp	r1, #1
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005e7e:	f022 0210 	bic.w	r2, r2, #16
 8005e82:	611a      	str	r2, [r3, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8005e84:	d021      	beq.n	8005eca <HAL_FDCAN_Init+0x10a>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8005e86:	b321      	cbz	r1, 8005ed2 <HAL_FDCAN_Init+0x112>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8005e88:	2902      	cmp	r1, #2
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8005e8a:	699a      	ldr	r2, [r3, #24]
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8005e8c:	f000 80f5 	beq.w	800607a <HAL_FDCAN_Init+0x2ba>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8005e90:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005e94:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005e96:	691a      	ldr	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8005e98:	2903      	cmp	r1, #3
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005e9a:	f042 0210 	orr.w	r2, r2, #16
 8005e9e:	611a      	str	r2, [r3, #16]
      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8005ea0:	d117      	bne.n	8005ed2 <HAL_FDCAN_Init+0x112>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005ea2:	699a      	ldr	r2, [r3, #24]
 8005ea4:	f042 0220 	orr.w	r2, r2, #32
 8005ea8:	619a      	str	r2, [r3, #24]
 8005eaa:	e012      	b.n	8005ed2 <HAL_FDCAN_Init+0x112>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005eac:	6e23      	ldr	r3, [r4, #96]	; 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005eae:	2203      	movs	r2, #3
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005eb0:	f043 0301 	orr.w	r3, r3, #1
 8005eb4:	6623      	str	r3, [r4, #96]	; 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005eb6:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
      return HAL_ERROR;
 8005eba:	2001      	movs	r0, #1
  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 8005ebc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    hfdcan->Lock = HAL_UNLOCKED;
 8005ec0:	f880 205d 	strb.w	r2, [r0, #93]	; 0x5d
    HAL_FDCAN_MspInit(hfdcan);
 8005ec4:	f7fb fcf0 	bl	80018a8 <HAL_FDCAN_MspInit>
 8005ec8:	e786      	b.n	8005dd8 <HAL_FDCAN_Init+0x18>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8005eca:	699a      	ldr	r2, [r3, #24]
 8005ecc:	f042 0204 	orr.w	r2, r2, #4
 8005ed0:	619a      	str	r2, [r3, #24]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005ed2:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005ed6:	3a01      	subs	r2, #1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005ed8:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005eda:	0212      	lsls	r2, r2, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005edc:	ea42 6241 	orr.w	r2, r2, r1, lsl #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005ee0:	6a21      	ldr	r1, [r4, #32]
 8005ee2:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005ee4:	430a      	orrs	r2, r1
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8005ee6:	6961      	ldr	r1, [r4, #20]
 8005ee8:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005eea:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8005eee:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005ef2:	61da      	str	r2, [r3, #28]
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8005ef4:	d10e      	bne.n	8005f14 <HAL_FDCAN_Init+0x154>
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005ef6:	e9d4 020b 	ldrd	r0, r2, [r4, #44]	; 0x2c
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005efa:	6aa1      	ldr	r1, [r4, #40]	; 0x28
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005efc:	3a01      	subs	r2, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005efe:	3801      	subs	r0, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005f00:	0112      	lsls	r2, r2, #4
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005f02:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005f04:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8005f08:	430a      	orrs	r2, r1
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8005f0a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005f0c:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005f0e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005f12:	60da      	str	r2, [r3, #12]
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8005f14:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8005f18:	6be0      	ldr	r0, [r4, #60]	; 0x3c
{
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8005f1a:	495b      	ldr	r1, [pc, #364]	; (8006088 <HAL_FDCAN_Init+0x2c8>)
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8005f1c:	4302      	orrs	r2, r0
  if (hfdcan->Instance == FDCAN2)
 8005f1e:	428b      	cmp	r3, r1
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8005f20:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  if (hfdcan->Instance == FDCAN2)
 8005f24:	f000 809d 	beq.w	8006062 <HAL_FDCAN_Init+0x2a2>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8005f28:	4a58      	ldr	r2, [pc, #352]	; (800608c <HAL_FDCAN_Init+0x2cc>)
 8005f2a:	4e59      	ldr	r6, [pc, #356]	; (8006090 <HAL_FDCAN_Init+0x2d0>)
 8005f2c:	4f59      	ldr	r7, [pc, #356]	; (8006094 <HAL_FDCAN_Init+0x2d4>)
 8005f2e:	4d5a      	ldr	r5, [pc, #360]	; (8006098 <HAL_FDCAN_Init+0x2d8>)
 8005f30:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005f34:	428b      	cmp	r3, r1
 8005f36:	bf18      	it	ne
 8005f38:	4691      	movne	r9, r2
 8005f3a:	f501 517d 	add.w	r1, r1, #16192	; 0x3f40
 8005f3e:	f1a2 0218 	sub.w	r2, r2, #24
 8005f42:	f101 0110 	add.w	r1, r1, #16
 8005f46:	bf18      	it	ne
 8005f48:	4616      	movne	r6, r2
 8005f4a:	f1a2 02d8 	sub.w	r2, r2, #216	; 0xd8
 8005f4e:	bf14      	ite	ne
 8005f50:	4617      	movne	r7, r2
 8005f52:	468e      	moveq	lr, r1
 8005f54:	f1a2 02d8 	sub.w	r2, r2, #216	; 0xd8
 8005f58:	f1a1 0140 	sub.w	r1, r1, #64	; 0x40
 8005f5c:	bf14      	ite	ne
 8005f5e:	4696      	movne	lr, r2
 8005f60:	4688      	moveq	r8, r1
 8005f62:	f1a2 0240 	sub.w	r2, r2, #64	; 0x40
 8005f66:	f501 7138 	add.w	r1, r1, #736	; 0x2e0
 8005f6a:	bf14      	ite	ne
 8005f6c:	4690      	movne	r8, r2
 8005f6e:	468c      	moveq	ip, r1
 8005f70:	f502 7238 	add.w	r2, r2, #736	; 0x2e0
 8005f74:	f5a1 611f 	sub.w	r1, r1, #2544	; 0x9f0
 8005f78:	bf14      	ite	ne
 8005f7a:	4694      	movne	ip, r2
 8005f7c:	46a9      	moveq	r9, r5
 8005f7e:	f502 7254 	add.w	r2, r2, #848	; 0x350
 8005f82:	bf18      	it	ne
 8005f84:	460a      	movne	r2, r1

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8005f86:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 8005f8a:	6b61      	ldr	r1, [r4, #52]	; 0x34
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8005f8c:	6422      	str	r2, [r4, #64]	; 0x40
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8005f8e:	f420 10f8 	bic.w	r0, r0, #2031616	; 0x1f0000
 8005f92:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8005f96:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8005f9a:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 8005f9e:	6ba5      	ldr	r5, [r4, #56]	; 0x38
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8005fa0:	f8c4 8044 	str.w	r8, [r4, #68]	; 0x44
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8005fa4:	f020 6070 	bic.w	r0, r0, #251658240	; 0xf000000
 8005fa8:	ea40 6005 	orr.w	r0, r0, r5, lsl #24
 8005fac:	f10c 31ff 	add.w	r1, ip, #4294967295
 8005fb0:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8005fb4:	1a89      	subs	r1, r1, r2
 8005fb6:	1c53      	adds	r3, r2, #1
 8005fb8:	4563      	cmp	r3, ip
 8005fba:	ea4f 0391 	mov.w	r3, r1, lsr #2
 8005fbe:	f103 0301 	add.w	r3, r3, #1
 8005fc2:	bf98      	it	ls
 8005fc4:	461d      	movls	r5, r3

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8005fc6:	e9c4 e712 	strd	lr, r7, [r4, #72]	; 0x48

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8005fca:	e9c4 6914 	strd	r6, r9, [r4, #80]	; 0x50

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005fce:	bf88      	it	hi
 8005fd0:	2501      	movhi	r5, #1
 8005fd2:	f3c2 0380 	ubfx	r3, r2, #2, #1
 8005fd6:	d81a      	bhi.n	800600e <HAL_FDCAN_Init+0x24e>
 8005fd8:	2917      	cmp	r1, #23
 8005fda:	bf8c      	ite	hi
 8005fdc:	2100      	movhi	r1, #0
 8005fde:	2101      	movls	r1, #1
 8005fe0:	b9a9      	cbnz	r1, 800600e <HAL_FDCAN_Init+0x24e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005fe2:	4616      	mov	r6, r2
 8005fe4:	b10b      	cbz	r3, 8005fea <HAL_FDCAN_Init+0x22a>
 8005fe6:	f846 1b04 	str.w	r1, [r6], #4
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005fea:	1aed      	subs	r5, r5, r3
 8005fec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005ff0:	086a      	lsrs	r2, r5, #1
 8005ff2:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005ff6:	2000      	movs	r0, #0
 8005ff8:	2100      	movs	r1, #0
 8005ffa:	e8e3 0102 	strd	r0, r1, [r3], #8
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005ffe:	429a      	cmp	r2, r3
 8006000:	d1fb      	bne.n	8005ffa <HAL_FDCAN_Init+0x23a>
 8006002:	f025 0301 	bic.w	r3, r5, #1
 8006006:	429d      	cmp	r5, r3
 8006008:	eb06 0283 	add.w	r2, r6, r3, lsl #2
 800600c:	d01a      	beq.n	8006044 <HAL_FDCAN_Init+0x284>
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800600e:	4611      	mov	r1, r2
 8006010:	2300      	movs	r3, #0
 8006012:	f841 3b04 	str.w	r3, [r1], #4
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8006016:	458c      	cmp	ip, r1
 8006018:	d914      	bls.n	8006044 <HAL_FDCAN_Init+0x284>
 800601a:	f102 0108 	add.w	r1, r2, #8
 800601e:	458c      	cmp	ip, r1
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8006020:	6053      	str	r3, [r2, #4]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8006022:	d90f      	bls.n	8006044 <HAL_FDCAN_Init+0x284>
 8006024:	f102 010c 	add.w	r1, r2, #12
 8006028:	458c      	cmp	ip, r1
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800602a:	6093      	str	r3, [r2, #8]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800602c:	d90a      	bls.n	8006044 <HAL_FDCAN_Init+0x284>
 800602e:	f102 0110 	add.w	r1, r2, #16
 8006032:	458c      	cmp	ip, r1
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8006034:	60d3      	str	r3, [r2, #12]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8006036:	d905      	bls.n	8006044 <HAL_FDCAN_Init+0x284>
 8006038:	f102 0114 	add.w	r1, r2, #20
 800603c:	458c      	cmp	ip, r1
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800603e:	6113      	str	r3, [r2, #16]
 8006040:	bf88      	it	hi
 8006042:	6153      	strhi	r3, [r2, #20]
  hfdcan->LatestTxFifoQRequest = 0U;
 8006044:	2000      	movs	r0, #0
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8006046:	2301      	movs	r3, #1
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8006048:	6620      	str	r0, [r4, #96]	; 0x60
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800604a:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  hfdcan->LatestTxFifoQRequest = 0U;
 800604e:	65a0      	str	r0, [r4, #88]	; 0x58
}
 8006050:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8006054:	4a11      	ldr	r2, [pc, #68]	; (800609c <HAL_FDCAN_Init+0x2dc>)
 8006056:	6861      	ldr	r1, [r4, #4]
 8006058:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
 800605c:	e6e7      	b.n	8005e2e <HAL_FDCAN_Init+0x6e>
    return HAL_ERROR;
 800605e:	2001      	movs	r0, #1
}
 8006060:	4770      	bx	lr
 8006062:	f8df 9048 	ldr.w	r9, [pc, #72]	; 80060ac <HAL_FDCAN_Init+0x2ec>
 8006066:	4e0e      	ldr	r6, [pc, #56]	; (80060a0 <HAL_FDCAN_Init+0x2e0>)
 8006068:	4f0e      	ldr	r7, [pc, #56]	; (80060a4 <HAL_FDCAN_Init+0x2e4>)
 800606a:	f8df e044 	ldr.w	lr, [pc, #68]	; 80060b0 <HAL_FDCAN_Init+0x2f0>
 800606e:	f8df 8044 	ldr.w	r8, [pc, #68]	; 80060b4 <HAL_FDCAN_Init+0x2f4>
 8006072:	f8df c044 	ldr.w	ip, [pc, #68]	; 80060b8 <HAL_FDCAN_Init+0x2f8>
    SramCanInstanceBase += SRAMCAN_SIZE;
 8006076:	4a0c      	ldr	r2, [pc, #48]	; (80060a8 <HAL_FDCAN_Init+0x2e8>)
 8006078:	e785      	b.n	8005f86 <HAL_FDCAN_Init+0x1c6>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800607a:	f042 0220 	orr.w	r2, r2, #32
 800607e:	619a      	str	r2, [r3, #24]
 8006080:	e727      	b.n	8005ed2 <HAL_FDCAN_Init+0x112>
 8006082:	bf00      	nop
 8006084:	40006400 	.word	0x40006400
 8006088:	40006800 	.word	0x40006800
 800608c:	4000a678 	.word	0x4000a678
 8006090:	4000ad00 	.word	0x4000ad00
 8006094:	4000ac28 	.word	0x4000ac28
 8006098:	4000ad18 	.word	0x4000ad18
 800609c:	40006000 	.word	0x40006000
 80060a0:	4000a9b0 	.word	0x4000a9b0
 80060a4:	4000a8d8 	.word	0x4000a8d8
 80060a8:	4000a750 	.word	0x4000a750
 80060ac:	4000a9c8 	.word	0x4000a9c8
 80060b0:	4000a800 	.word	0x4000a800
 80060b4:	4000a7c0 	.word	0x4000a7c0
 80060b8:	4000aaa0 	.word	0x4000aaa0

080060bc <HAL_FDCAN_ConfigFilter>:
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80060bc:	f890 205c 	ldrb.w	r2, [r0, #92]	; 0x5c
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80060c0:	3a01      	subs	r2, #1
 80060c2:	2a01      	cmp	r2, #1
{
 80060c4:	4603      	mov	r3, r0
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80060c6:	d905      	bls.n	80060d4 <HAL_FDCAN_ConfigFilter+0x18>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80060c8:	6e02      	ldr	r2, [r0, #96]	; 0x60
 80060ca:	f042 0202 	orr.w	r2, r2, #2
    return HAL_ERROR;
 80060ce:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80060d0:	661a      	str	r2, [r3, #96]	; 0x60
}
 80060d2:	4770      	bx	lr
    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 80060d4:	6808      	ldr	r0, [r1, #0]
{
 80060d6:	b430      	push	{r4, r5}
    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 80060d8:	b978      	cbnz	r0, 80060fa <HAL_FDCAN_ConfigFilter+0x3e>
                         (sFilterConfig->FilterConfig << 27U) |
 80060da:	e9d1 4202 	ldrd	r4, r2, [r1, #8]
 80060de:	06d2      	lsls	r2, r2, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80060e0:	ea42 7284 	orr.w	r2, r2, r4, lsl #30
      *FilterAddress = FilterElementW1;
 80060e4:	6c1c      	ldr	r4, [r3, #64]	; 0x40
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80060e6:	694b      	ldr	r3, [r1, #20]
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 80060e8:	684d      	ldr	r5, [r1, #4]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80060ea:	4313      	orrs	r3, r2
                         (sFilterConfig->FilterID1 << 16U)    |
 80060ec:	690a      	ldr	r2, [r1, #16]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80060ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
      *FilterAddress = FilterElementW1;
 80060f2:	f844 3025 	str.w	r3, [r4, r5, lsl #2]
}
 80060f6:	bc30      	pop	{r4, r5}
 80060f8:	4770      	bx	lr
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 80060fa:	6c58      	ldr	r0, [r3, #68]	; 0x44
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 80060fc:	688a      	ldr	r2, [r1, #8]
 80060fe:	694b      	ldr	r3, [r1, #20]
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8006100:	684c      	ldr	r4, [r1, #4]
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8006102:	ea43 7382 	orr.w	r3, r3, r2, lsl #30
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8006106:	e9d1 5203 	ldrd	r5, r2, [r1, #12]
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 800610a:	eb00 0cc4 	add.w	ip, r0, r4, lsl #3
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800610e:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
      *FilterAddress = FilterElementW1;
 8006112:	f840 2034 	str.w	r2, [r0, r4, lsl #3]
    return HAL_OK;
 8006116:	2000      	movs	r0, #0
}
 8006118:	bc30      	pop	{r4, r5}
      *FilterAddress = FilterElementW2;
 800611a:	f8cc 3004 	str.w	r3, [ip, #4]
}
 800611e:	4770      	bx	lr

08006120 <HAL_FDCAN_Start>:
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8006120:	f890 205c 	ldrb.w	r2, [r0, #92]	; 0x5c
 8006124:	2a01      	cmp	r2, #1
{
 8006126:	4603      	mov	r3, r0
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8006128:	d005      	beq.n	8006136 <HAL_FDCAN_Start+0x16>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800612a:	6e02      	ldr	r2, [r0, #96]	; 0x60
 800612c:	f042 0204 	orr.w	r2, r2, #4
    return HAL_ERROR;
 8006130:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8006132:	661a      	str	r2, [r3, #96]	; 0x60
}
 8006134:	4770      	bx	lr
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8006136:	6800      	ldr	r0, [r0, #0]
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8006138:	2202      	movs	r2, #2
 800613a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800613e:	6982      	ldr	r2, [r0, #24]
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8006140:	2100      	movs	r1, #0
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8006142:	f022 0201 	bic.w	r2, r2, #1
 8006146:	6182      	str	r2, [r0, #24]
    return HAL_OK;
 8006148:	4608      	mov	r0, r1
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800614a:	6619      	str	r1, [r3, #96]	; 0x60
    return HAL_OK;
 800614c:	4770      	bx	lr
 800614e:	bf00      	nop

08006150 <HAL_FDCAN_AddMessageToTxFifoQ>:
{
 8006150:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8006152:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 8006156:	2b02      	cmp	r3, #2
{
 8006158:	4686      	mov	lr, r0
  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800615a:	d10c      	bne.n	8006176 <HAL_FDCAN_AddMessageToTxFifoQ+0x26>
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800615c:	6805      	ldr	r5, [r0, #0]
 800615e:	f8d5 30c4 	ldr.w	r3, [r5, #196]	; 0xc4
 8006162:	f413 1c00 	ands.w	ip, r3, #2097152	; 0x200000
 8006166:	d00d      	beq.n	8006184 <HAL_FDCAN_AddMessageToTxFifoQ+0x34>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8006168:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800616a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
      return HAL_ERROR;
 800616e:	2001      	movs	r0, #1
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8006170:	f8ce 3060 	str.w	r3, [lr, #96]	; 0x60
}
 8006174:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8006176:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8006178:	f043 0308 	orr.w	r3, r3, #8
    return HAL_ERROR;
 800617c:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800617e:	f8ce 3060 	str.w	r3, [lr, #96]	; 0x60
}
 8006182:	bdf0      	pop	{r4, r5, r6, r7, pc}
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8006184:	f8d5 60c4 	ldr.w	r6, [r5, #196]	; 0xc4
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8006188:	684b      	ldr	r3, [r1, #4]
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800618a:	f3c6 4601 	ubfx	r6, r6, #16, #2
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800618e:	2b00      	cmp	r3, #0
 8006190:	d139      	bne.n	8006206 <HAL_FDCAN_AddMessageToTxFifoQ+0xb6>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
                   FDCAN_STANDARD_ID |
 8006192:	688b      	ldr	r3, [r1, #8]
 8006194:	690f      	ldr	r7, [r1, #16]
 8006196:	431f      	orrs	r7, r3
                   pTxHeader->TxFrameType |
                   (pTxHeader->Identifier << 18U));
 8006198:	680b      	ldr	r3, [r1, #0]
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800619a:	ea47 4783 	orr.w	r7, r7, r3, lsl #18
                   pTxHeader->TxFrameType |
                   pTxHeader->Identifier);
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800619e:	e9d1 0306 	ldrd	r0, r3, [r1, #24]
 80061a2:	4303      	orrs	r3, r0
 80061a4:	6948      	ldr	r0, [r1, #20]
 80061a6:	6a0c      	ldr	r4, [r1, #32]
 80061a8:	4303      	orrs	r3, r0
 80061aa:	68c8      	ldr	r0, [r1, #12]
 80061ac:	4303      	orrs	r3, r0
 80061ae:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
                 pTxHeader->FDFormat |
                 pTxHeader->BitRateSwitch |
                 pTxHeader->DataLength);

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 80061b2:	f8de 0054 	ldr.w	r0, [lr, #84]	; 0x54
 80061b6:	eb06 04c6 	add.w	r4, r6, r6, lsl #3

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80061ba:	f840 7034 	str.w	r7, [r0, r4, lsl #3]
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 80061be:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
  TxAddress++;
  *TxAddress = TxElementW2;
  TxAddress++;

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 80061c2:	4c15      	ldr	r4, [pc, #84]	; (8006218 <HAL_FDCAN_AddMessageToTxFifoQ+0xc8>)
  *TxAddress = TxElementW2;
 80061c4:	6043      	str	r3, [r0, #4]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 80061c6:	89cb      	ldrh	r3, [r1, #14]
 80061c8:	5ce3      	ldrb	r3, [r4, r3]
 80061ca:	b1a3      	cbz	r3, 80061f6 <HAL_FDCAN_AddMessageToTxFifoQ+0xa6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80061cc:	7893      	ldrb	r3, [r2, #2]
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80061ce:	78d7      	ldrb	r7, [r2, #3]
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80061d0:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80061d2:	ea43 6307 	orr.w	r3, r3, r7, lsl #24
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
                  (uint32_t)pTxData[ByteCounter]);
 80061d6:	7817      	ldrb	r7, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80061d8:	433b      	orrs	r3, r7
 80061da:	7857      	ldrb	r7, [r2, #1]
 80061dc:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80061e0:	eb00 070c 	add.w	r7, r0, ip
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 80061e4:	f10c 0c04 	add.w	ip, ip, #4
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80061e8:	60bb      	str	r3, [r7, #8]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 80061ea:	89cb      	ldrh	r3, [r1, #14]
 80061ec:	5ce3      	ldrb	r3, [r4, r3]
 80061ee:	459c      	cmp	ip, r3
 80061f0:	f102 0204 	add.w	r2, r2, #4
 80061f4:	d3ea      	bcc.n	80061cc <HAL_FDCAN_AddMessageToTxFifoQ+0x7c>
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80061f6:	2301      	movs	r3, #1
 80061f8:	40b3      	lsls	r3, r6
 80061fa:	f8c5 30cc 	str.w	r3, [r5, #204]	; 0xcc
    return HAL_OK;
 80061fe:	2000      	movs	r0, #0
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8006200:	f8ce 3058 	str.w	r3, [lr, #88]	; 0x58
}
 8006204:	bdf0      	pop	{r4, r5, r6, r7, pc}
                   pTxHeader->TxFrameType |
 8006206:	690b      	ldr	r3, [r1, #16]
 8006208:	6808      	ldr	r0, [r1, #0]
 800620a:	ea43 0700 	orr.w	r7, r3, r0
 800620e:	688b      	ldr	r3, [r1, #8]
 8006210:	431f      	orrs	r7, r3
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006212:	f047 4780 	orr.w	r7, r7, #1073741824	; 0x40000000
 8006216:	e7c2      	b.n	800619e <HAL_FDCAN_AddMessageToTxFifoQ+0x4e>
 8006218:	0800d5ec 	.word	0x0800d5ec

0800621c <HAL_FDCAN_GetRxMessage>:
{
 800621c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800621e:	4604      	mov	r4, r0
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8006220:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
  if (state == HAL_FDCAN_STATE_BUSY)
 8006224:	2802      	cmp	r0, #2
 8006226:	d10d      	bne.n	8006244 <HAL_FDCAN_GetRxMessage+0x28>
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8006228:	2940      	cmp	r1, #64	; 0x40
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 800622a:	f8d4 c000 	ldr.w	ip, [r4]
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800622e:	d00f      	beq.n	8006250 <HAL_FDCAN_GetRxMessage+0x34>
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8006230:	f8dc 0098 	ldr.w	r0, [ip, #152]	; 0x98
 8006234:	0700      	lsls	r0, r0, #28
 8006236:	d160      	bne.n	80062fa <HAL_FDCAN_GetRxMessage+0xde>
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8006238:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800623a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
        return HAL_ERROR;
 800623e:	2001      	movs	r0, #1
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8006240:	6623      	str	r3, [r4, #96]	; 0x60
}
 8006242:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8006244:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8006246:	f043 0308 	orr.w	r3, r3, #8
    return HAL_ERROR;
 800624a:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800624c:	6623      	str	r3, [r4, #96]	; 0x60
}
 800624e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8006250:	f8dc 0090 	ldr.w	r0, [ip, #144]	; 0x90
 8006254:	0705      	lsls	r5, r0, #28
 8006256:	d0ef      	beq.n	8006238 <HAL_FDCAN_GetRxMessage+0x1c>
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8006258:	f8dc 7090 	ldr.w	r7, [ip, #144]	; 0x90
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 800625c:	6ca5      	ldr	r5, [r4, #72]	; 0x48
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800625e:	f3c7 2701 	ubfx	r7, r7, #8, #2
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8006262:	eb07 00c7 	add.w	r0, r7, r7, lsl #3
 8006266:	eb05 05c0 	add.w	r5, r5, r0, lsl #3
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800626a:	6828      	ldr	r0, [r5, #0]
 800626c:	f000 4080 	and.w	r0, r0, #1073741824	; 0x40000000
 8006270:	6050      	str	r0, [r2, #4]
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8006272:	2800      	cmp	r0, #0
 8006274:	d150      	bne.n	8006318 <HAL_FDCAN_GetRxMessage+0xfc>
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8006276:	6828      	ldr	r0, [r5, #0]
 8006278:	f3c0 408a 	ubfx	r0, r0, #18, #11
 800627c:	6010      	str	r0, [r2, #0]
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800627e:	6828      	ldr	r0, [r5, #0]
 8006280:	f000 5000 	and.w	r0, r0, #536870912	; 0x20000000
 8006284:	6090      	str	r0, [r2, #8]
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8006286:	6828      	ldr	r0, [r5, #0]
 8006288:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800628c:	6110      	str	r0, [r2, #16]
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800628e:	88a8      	ldrh	r0, [r5, #4]
 8006290:	61d0      	str	r0, [r2, #28]
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 8006292:	6868      	ldr	r0, [r5, #4]
 8006294:	f400 2070 	and.w	r0, r0, #983040	; 0xf0000
 8006298:	60d0      	str	r0, [r2, #12]
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800629a:	686e      	ldr	r6, [r5, #4]
 800629c:	f406 1680 	and.w	r6, r6, #1048576	; 0x100000
 80062a0:	6156      	str	r6, [r2, #20]
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80062a2:	686e      	ldr	r6, [r5, #4]
 80062a4:	f406 1600 	and.w	r6, r6, #2097152	; 0x200000
 80062a8:	6196      	str	r6, [r2, #24]
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80062aa:	79ee      	ldrb	r6, [r5, #7]
 80062ac:	f006 067f 	and.w	r6, r6, #127	; 0x7f
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 80062b0:	0c00      	lsrs	r0, r0, #16
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80062b2:	6216      	str	r6, [r2, #32]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 80062b4:	4e1a      	ldr	r6, [pc, #104]	; (8006320 <HAL_FDCAN_GetRxMessage+0x104>)
 80062b6:	f816 e000 	ldrb.w	lr, [r6, r0]
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80062ba:	6868      	ldr	r0, [r5, #4]
 80062bc:	0fc0      	lsrs	r0, r0, #31
 80062be:	6250      	str	r0, [r2, #36]	; 0x24
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 80062c0:	f1be 0f00 	cmp.w	lr, #0
 80062c4:	d011      	beq.n	80062ea <HAL_FDCAN_GetRxMessage+0xce>
 80062c6:	3b01      	subs	r3, #1
 80062c8:	f105 0e07 	add.w	lr, r5, #7
      pRxData[ByteCounter] = pData[ByteCounter];
 80062cc:	46f4      	mov	ip, lr
 80062ce:	f81e 0f01 	ldrb.w	r0, [lr, #1]!
 80062d2:	f803 0f01 	strb.w	r0, [r3, #1]!
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 80062d6:	89d0      	ldrh	r0, [r2, #14]
 80062d8:	f1ac 0c06 	sub.w	ip, ip, #6
 80062dc:	5c30      	ldrb	r0, [r6, r0]
 80062de:	ebac 0c05 	sub.w	ip, ip, r5
 80062e2:	4560      	cmp	r0, ip
 80062e4:	d8f2      	bhi.n	80062cc <HAL_FDCAN_GetRxMessage+0xb0>
 80062e6:	f8d4 c000 	ldr.w	ip, [r4]
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80062ea:	2940      	cmp	r1, #64	; 0x40
      hfdcan->Instance->RXF0A = GetIndex;
 80062ec:	bf0c      	ite	eq
 80062ee:	f8cc 7094 	streq.w	r7, [ip, #148]	; 0x94
      hfdcan->Instance->RXF1A = GetIndex;
 80062f2:	f8cc 709c 	strne.w	r7, [ip, #156]	; 0x9c
    return HAL_OK;
 80062f6:	2000      	movs	r0, #0
}
 80062f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80062fa:	f8dc 7098 	ldr.w	r7, [ip, #152]	; 0x98
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 80062fe:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8006300:	f3c7 2701 	ubfx	r7, r7, #8, #2
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8006304:	eb07 00c7 	add.w	r0, r7, r7, lsl #3
 8006308:	eb05 05c0 	add.w	r5, r5, r0, lsl #3
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800630c:	6828      	ldr	r0, [r5, #0]
 800630e:	f000 4080 	and.w	r0, r0, #1073741824	; 0x40000000
 8006312:	6050      	str	r0, [r2, #4]
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8006314:	2800      	cmp	r0, #0
 8006316:	d0ae      	beq.n	8006276 <HAL_FDCAN_GetRxMessage+0x5a>
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8006318:	6828      	ldr	r0, [r5, #0]
 800631a:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 800631e:	e7ad      	b.n	800627c <HAL_FDCAN_GetRxMessage+0x60>
 8006320:	0800d5ec 	.word	0x0800d5ec

08006324 <HAL_FDCAN_GetTxFifoFreeLevel>:
  FreeLevel = hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFFL;
 8006324:	6803      	ldr	r3, [r0, #0]
 8006326:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
}
 800632a:	f000 0007 	and.w	r0, r0, #7
 800632e:	4770      	bx	lr

08006330 <HAL_FDCAN_ActivateNotification>:
{
 8006330:	4603      	mov	r3, r0
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8006332:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8006336:	3801      	subs	r0, #1
 8006338:	2801      	cmp	r0, #1
 800633a:	d905      	bls.n	8006348 <HAL_FDCAN_ActivateNotification+0x18>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800633c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800633e:	f042 0202 	orr.w	r2, r2, #2
    return HAL_ERROR;
 8006342:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8006344:	661a      	str	r2, [r3, #96]	; 0x60
}
 8006346:	4770      	bx	lr
    ITs_lines_selection = hfdcan->Instance->ILS;
 8006348:	681b      	ldr	r3, [r3, #0]
{
 800634a:	b430      	push	{r4, r5}
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 800634c:	f011 0507 	ands.w	r5, r1, #7
    ITs_lines_selection = hfdcan->Instance->ILS;
 8006350:	6d98      	ldr	r0, [r3, #88]	; 0x58
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8006352:	d03d      	beq.n	80063d0 <HAL_FDCAN_ActivateNotification+0xa0>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8006354:	07c4      	lsls	r4, r0, #31
 8006356:	d43b      	bmi.n	80063d0 <HAL_FDCAN_ActivateNotification+0xa0>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8006358:	6ddc      	ldr	r4, [r3, #92]	; 0x5c
 800635a:	f044 0401 	orr.w	r4, r4, #1
 800635e:	65dc      	str	r4, [r3, #92]	; 0x5c
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8006360:	b1cd      	cbz	r5, 8006396 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8006362:	07c5      	lsls	r5, r0, #31
 8006364:	d517      	bpl.n	8006396 <HAL_FDCAN_ActivateNotification+0x66>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8006366:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
 8006368:	f040 0002 	orr.w	r0, r0, #2
 800636c:	65d8      	str	r0, [r3, #92]	; 0x5c
    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800636e:	060c      	lsls	r4, r1, #24
 8006370:	d504      	bpl.n	800637c <HAL_FDCAN_ActivateNotification+0x4c>
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8006372:	f8d3 00dc 	ldr.w	r0, [r3, #220]	; 0xdc
 8006376:	4310      	orrs	r0, r2
 8006378:	f8c3 00dc 	str.w	r0, [r3, #220]	; 0xdc
    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800637c:	05c8      	lsls	r0, r1, #23
 800637e:	d504      	bpl.n	800638a <HAL_FDCAN_ActivateNotification+0x5a>
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8006380:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 8006384:	4302      	orrs	r2, r0
 8006386:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800638a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800638c:	430a      	orrs	r2, r1
    return HAL_OK;
 800638e:	2000      	movs	r0, #0
}
 8006390:	bc30      	pop	{r4, r5}
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8006392:	655a      	str	r2, [r3, #84]	; 0x54
}
 8006394:	4770      	bx	lr
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8006396:	f011 0f38 	tst.w	r1, #56	; 0x38
 800639a:	d001      	beq.n	80063a0 <HAL_FDCAN_ActivateNotification+0x70>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800639c:	0784      	lsls	r4, r0, #30
 800639e:	d4e2      	bmi.n	8006366 <HAL_FDCAN_ActivateNotification+0x36>
 80063a0:	f411 7fe0 	tst.w	r1, #448	; 0x1c0
 80063a4:	d131      	bne.n	800640a <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80063a6:	f411 5ff0 	tst.w	r1, #7680	; 0x1e00
 80063aa:	d001      	beq.n	80063b0 <HAL_FDCAN_ActivateNotification+0x80>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80063ac:	0704      	lsls	r4, r0, #28
 80063ae:	d4da      	bmi.n	8006366 <HAL_FDCAN_ActivateNotification+0x36>
 80063b0:	f411 4f60 	tst.w	r1, #57344	; 0xe000
 80063b4:	d001      	beq.n	80063ba <HAL_FDCAN_ActivateNotification+0x8a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80063b6:	06c5      	lsls	r5, r0, #27
 80063b8:	d4d5      	bmi.n	8006366 <HAL_FDCAN_ActivateNotification+0x36>
 80063ba:	f411 3f40 	tst.w	r1, #196608	; 0x30000
 80063be:	d001      	beq.n	80063c4 <HAL_FDCAN_ActivateNotification+0x94>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80063c0:	0684      	lsls	r4, r0, #26
 80063c2:	d4d0      	bmi.n	8006366 <HAL_FDCAN_ActivateNotification+0x36>
 80063c4:	f411 0f7c 	tst.w	r1, #16515072	; 0xfc0000
 80063c8:	d0d1      	beq.n	800636e <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 80063ca:	0645      	lsls	r5, r0, #25
 80063cc:	d5cf      	bpl.n	800636e <HAL_FDCAN_ActivateNotification+0x3e>
 80063ce:	e7ca      	b.n	8006366 <HAL_FDCAN_ActivateNotification+0x36>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80063d0:	f011 0f38 	tst.w	r1, #56	; 0x38
 80063d4:	d001      	beq.n	80063da <HAL_FDCAN_ActivateNotification+0xaa>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80063d6:	0784      	lsls	r4, r0, #30
 80063d8:	d5be      	bpl.n	8006358 <HAL_FDCAN_ActivateNotification+0x28>
 80063da:	f411 7fe0 	tst.w	r1, #448	; 0x1c0
 80063de:	d117      	bne.n	8006410 <HAL_FDCAN_ActivateNotification+0xe0>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80063e0:	f411 5ff0 	tst.w	r1, #7680	; 0x1e00
 80063e4:	d001      	beq.n	80063ea <HAL_FDCAN_ActivateNotification+0xba>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80063e6:	0704      	lsls	r4, r0, #28
 80063e8:	d5b6      	bpl.n	8006358 <HAL_FDCAN_ActivateNotification+0x28>
 80063ea:	f411 4f60 	tst.w	r1, #57344	; 0xe000
 80063ee:	d001      	beq.n	80063f4 <HAL_FDCAN_ActivateNotification+0xc4>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80063f0:	06c4      	lsls	r4, r0, #27
 80063f2:	d5b1      	bpl.n	8006358 <HAL_FDCAN_ActivateNotification+0x28>
 80063f4:	f411 3f40 	tst.w	r1, #196608	; 0x30000
 80063f8:	d001      	beq.n	80063fe <HAL_FDCAN_ActivateNotification+0xce>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80063fa:	0684      	lsls	r4, r0, #26
 80063fc:	d5ac      	bpl.n	8006358 <HAL_FDCAN_ActivateNotification+0x28>
 80063fe:	f411 0f7c 	tst.w	r1, #16515072	; 0xfc0000
 8006402:	d0ad      	beq.n	8006360 <HAL_FDCAN_ActivateNotification+0x30>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8006404:	0644      	lsls	r4, r0, #25
 8006406:	d4ab      	bmi.n	8006360 <HAL_FDCAN_ActivateNotification+0x30>
 8006408:	e7a6      	b.n	8006358 <HAL_FDCAN_ActivateNotification+0x28>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800640a:	0745      	lsls	r5, r0, #29
 800640c:	d4ab      	bmi.n	8006366 <HAL_FDCAN_ActivateNotification+0x36>
 800640e:	e7ca      	b.n	80063a6 <HAL_FDCAN_ActivateNotification+0x76>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8006410:	0744      	lsls	r4, r0, #29
 8006412:	d5a1      	bpl.n	8006358 <HAL_FDCAN_ActivateNotification+0x28>
 8006414:	e7e4      	b.n	80063e0 <HAL_FDCAN_ActivateNotification+0xb0>
 8006416:	bf00      	nop

08006418 <HAL_FDCAN_TxEventFifoCallback>:
}
 8006418:	4770      	bx	lr
 800641a:	bf00      	nop

0800641c <HAL_FDCAN_RxFifo1Callback>:
 800641c:	4770      	bx	lr
 800641e:	bf00      	nop

08006420 <HAL_FDCAN_TxFifoEmptyCallback>:
 8006420:	4770      	bx	lr
 8006422:	bf00      	nop

08006424 <HAL_FDCAN_TxBufferCompleteCallback>:
 8006424:	4770      	bx	lr
 8006426:	bf00      	nop

08006428 <HAL_FDCAN_TxBufferAbortCallback>:
 8006428:	4770      	bx	lr
 800642a:	bf00      	nop

0800642c <HAL_FDCAN_TimestampWraparoundCallback>:
 800642c:	4770      	bx	lr
 800642e:	bf00      	nop

08006430 <HAL_FDCAN_TimeoutOccurredCallback>:
 8006430:	4770      	bx	lr
 8006432:	bf00      	nop

08006434 <HAL_FDCAN_HighPriorityMessageCallback>:
 8006434:	4770      	bx	lr
 8006436:	bf00      	nop

08006438 <HAL_FDCAN_ErrorCallback>:
 8006438:	4770      	bx	lr
 800643a:	bf00      	nop

0800643c <HAL_FDCAN_ErrorStatusCallback>:
 800643c:	4770      	bx	lr
 800643e:	bf00      	nop

08006440 <HAL_FDCAN_IRQHandler>:
{
 8006440:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8006444:	6803      	ldr	r3, [r0, #0]
 8006446:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8006448:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800644a:	ea02 0901 	and.w	r9, r2, r1
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 800644e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  RxFifo0ITs &= hfdcan->Instance->IE;
 8006450:	6d59      	ldr	r1, [r3, #84]	; 0x54
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8006452:	6d1f      	ldr	r7, [r3, #80]	; 0x50
  RxFifo0ITs &= hfdcan->Instance->IE;
 8006454:	ea02 0801 	and.w	r8, r2, r1
  RxFifo1ITs &= hfdcan->Instance->IE;
 8006458:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 800645a:	6d1d      	ldr	r5, [r3, #80]	; 0x50
  RxFifo1ITs &= hfdcan->Instance->IE;
 800645c:	4017      	ands	r7, r2
  Errors &= hfdcan->Instance->IE;
 800645e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8006460:	6d1e      	ldr	r6, [r3, #80]	; 0x50
  Errors &= hfdcan->Instance->IE;
 8006462:	4015      	ands	r5, r2
  ErrorStatusITs &= hfdcan->Instance->IE;
 8006464:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006466:	4016      	ands	r6, r2
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8006468:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800646a:	0652      	lsls	r2, r2, #25
{
 800646c:	4604      	mov	r4, r0
  TxEventFifoITs &= hfdcan->Instance->IE;
 800646e:	f409 59e0 	and.w	r9, r9, #7168	; 0x1c00
  RxFifo0ITs &= hfdcan->Instance->IE;
 8006472:	f008 0807 	and.w	r8, r8, #7
  RxFifo1ITs &= hfdcan->Instance->IE;
 8006476:	f007 0738 	and.w	r7, r7, #56	; 0x38
  Errors &= hfdcan->Instance->IE;
 800647a:	f405 0571 	and.w	r5, r5, #15794176	; 0xf10000
  ErrorStatusITs &= hfdcan->Instance->IE;
 800647e:	f406 2660 	and.w	r6, r6, #917504	; 0xe0000
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8006482:	d502      	bpl.n	800648a <HAL_FDCAN_IRQHandler+0x4a>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 8006484:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006486:	0651      	lsls	r1, r2, #25
 8006488:	d473      	bmi.n	8006572 <HAL_FDCAN_IRQHandler+0x132>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 800648a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800648c:	05d2      	lsls	r2, r2, #23
 800648e:	d502      	bpl.n	8006496 <HAL_FDCAN_IRQHandler+0x56>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8006490:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006492:	05d0      	lsls	r0, r2, #23
 8006494:	d45d      	bmi.n	8006552 <HAL_FDCAN_IRQHandler+0x112>
  if (TxEventFifoITs != 0U)
 8006496:	f1b9 0f00 	cmp.w	r9, #0
 800649a:	d14a      	bne.n	8006532 <HAL_FDCAN_IRQHandler+0xf2>
  if (RxFifo0ITs != 0U)
 800649c:	f1b8 0f00 	cmp.w	r8, #0
 80064a0:	d137      	bne.n	8006512 <HAL_FDCAN_IRQHandler+0xd2>
  if (RxFifo1ITs != 0U)
 80064a2:	2f00      	cmp	r7, #0
 80064a4:	d13e      	bne.n	8006524 <HAL_FDCAN_IRQHandler+0xe4>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 80064a6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80064a8:	0591      	lsls	r1, r2, #22
 80064aa:	d502      	bpl.n	80064b2 <HAL_FDCAN_IRQHandler+0x72>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 80064ac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80064ae:	0592      	lsls	r2, r2, #22
 80064b0:	d475      	bmi.n	800659e <HAL_FDCAN_IRQHandler+0x15e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 80064b2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80064b4:	0617      	lsls	r7, r2, #24
 80064b6:	d502      	bpl.n	80064be <HAL_FDCAN_IRQHandler+0x7e>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 80064b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80064ba:	0610      	lsls	r0, r2, #24
 80064bc:	d477      	bmi.n	80065ae <HAL_FDCAN_IRQHandler+0x16e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 80064be:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80064c0:	0491      	lsls	r1, r2, #18
 80064c2:	d502      	bpl.n	80064ca <HAL_FDCAN_IRQHandler+0x8a>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 80064c4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80064c6:	0492      	lsls	r2, r2, #18
 80064c8:	d459      	bmi.n	800657e <HAL_FDCAN_IRQHandler+0x13e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 80064ca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80064cc:	0417      	lsls	r7, r2, #16
 80064ce:	d502      	bpl.n	80064d6 <HAL_FDCAN_IRQHandler+0x96>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 80064d0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80064d2:	0410      	lsls	r0, r2, #16
 80064d4:	d45b      	bmi.n	800658e <HAL_FDCAN_IRQHandler+0x14e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 80064d6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80064d8:	0451      	lsls	r1, r2, #17
 80064da:	d509      	bpl.n	80064f0 <HAL_FDCAN_IRQHandler+0xb0>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 80064dc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80064de:	0452      	lsls	r2, r2, #17
 80064e0:	d506      	bpl.n	80064f0 <HAL_FDCAN_IRQHandler+0xb0>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80064e2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80064e6:	651a      	str	r2, [r3, #80]	; 0x50
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80064e8:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80064ea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80064ee:	6622      	str	r2, [r4, #96]	; 0x60
  if (ErrorStatusITs != 0U)
 80064f0:	b94e      	cbnz	r6, 8006506 <HAL_FDCAN_IRQHandler+0xc6>
  if (Errors != 0U)
 80064f2:	b125      	cbz	r5, 80064fe <HAL_FDCAN_IRQHandler+0xbe>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80064f4:	6823      	ldr	r3, [r4, #0]
 80064f6:	651d      	str	r5, [r3, #80]	; 0x50
    hfdcan->ErrorCode |= Errors;
 80064f8:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80064fa:	432b      	orrs	r3, r5
 80064fc:	6623      	str	r3, [r4, #96]	; 0x60
  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80064fe:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8006500:	bb13      	cbnz	r3, 8006548 <HAL_FDCAN_IRQHandler+0x108>
}
 8006502:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8006506:	651e      	str	r6, [r3, #80]	; 0x50
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8006508:	4631      	mov	r1, r6
 800650a:	4620      	mov	r0, r4
 800650c:	f7ff ff96 	bl	800643c <HAL_FDCAN_ErrorStatusCallback>
 8006510:	e7ef      	b.n	80064f2 <HAL_FDCAN_IRQHandler+0xb2>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8006512:	f8c3 8050 	str.w	r8, [r3, #80]	; 0x50
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8006516:	4641      	mov	r1, r8
 8006518:	4620      	mov	r0, r4
 800651a:	f7fd fd0d 	bl	8003f38 <HAL_FDCAN_RxFifo0Callback>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800651e:	6823      	ldr	r3, [r4, #0]
  if (RxFifo1ITs != 0U)
 8006520:	2f00      	cmp	r7, #0
 8006522:	d0c0      	beq.n	80064a6 <HAL_FDCAN_IRQHandler+0x66>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8006524:	651f      	str	r7, [r3, #80]	; 0x50
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8006526:	4639      	mov	r1, r7
 8006528:	4620      	mov	r0, r4
 800652a:	f7ff ff77 	bl	800641c <HAL_FDCAN_RxFifo1Callback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 800652e:	6823      	ldr	r3, [r4, #0]
 8006530:	e7b9      	b.n	80064a6 <HAL_FDCAN_IRQHandler+0x66>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8006532:	f8c3 9050 	str.w	r9, [r3, #80]	; 0x50
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8006536:	4649      	mov	r1, r9
 8006538:	4620      	mov	r0, r4
 800653a:	f7ff ff6d 	bl	8006418 <HAL_FDCAN_TxEventFifoCallback>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 800653e:	6823      	ldr	r3, [r4, #0]
  if (RxFifo0ITs != 0U)
 8006540:	f1b8 0f00 	cmp.w	r8, #0
 8006544:	d0ad      	beq.n	80064a2 <HAL_FDCAN_IRQHandler+0x62>
 8006546:	e7e4      	b.n	8006512 <HAL_FDCAN_IRQHandler+0xd2>
    HAL_FDCAN_ErrorCallback(hfdcan);
 8006548:	4620      	mov	r0, r4
 800654a:	f7ff ff75 	bl	8006438 <HAL_FDCAN_ErrorCallback>
}
 800654e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8006552:	f8d3 10d8 	ldr.w	r1, [r3, #216]	; 0xd8
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8006556:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800655a:	4011      	ands	r1, r2
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800655c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006560:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8006562:	4620      	mov	r0, r4
 8006564:	f7ff ff60 	bl	8006428 <HAL_FDCAN_TxBufferAbortCallback>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8006568:	6823      	ldr	r3, [r4, #0]
  if (TxEventFifoITs != 0U)
 800656a:	f1b9 0f00 	cmp.w	r9, #0
 800656e:	d095      	beq.n	800649c <HAL_FDCAN_IRQHandler+0x5c>
 8006570:	e7df      	b.n	8006532 <HAL_FDCAN_IRQHandler+0xf2>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8006572:	2240      	movs	r2, #64	; 0x40
 8006574:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8006576:	f7ff ff5d 	bl	8006434 <HAL_FDCAN_HighPriorityMessageCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 800657a:	6823      	ldr	r3, [r4, #0]
 800657c:	e785      	b.n	800648a <HAL_FDCAN_IRQHandler+0x4a>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800657e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006582:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8006584:	4620      	mov	r0, r4
 8006586:	f7ff ff51 	bl	800642c <HAL_FDCAN_TimestampWraparoundCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 800658a:	6823      	ldr	r3, [r4, #0]
 800658c:	e79d      	b.n	80064ca <HAL_FDCAN_IRQHandler+0x8a>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800658e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006592:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8006594:	4620      	mov	r0, r4
 8006596:	f7ff ff4b 	bl	8006430 <HAL_FDCAN_TimeoutOccurredCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 800659a:	6823      	ldr	r3, [r4, #0]
 800659c:	e79b      	b.n	80064d6 <HAL_FDCAN_IRQHandler+0x96>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800659e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80065a2:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80065a4:	4620      	mov	r0, r4
 80065a6:	f7ff ff3b 	bl	8006420 <HAL_FDCAN_TxFifoEmptyCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 80065aa:	6823      	ldr	r3, [r4, #0]
 80065ac:	e781      	b.n	80064b2 <HAL_FDCAN_IRQHandler+0x72>
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80065ae:	f8d3 10d4 	ldr.w	r1, [r3, #212]	; 0xd4
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80065b2:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80065b6:	4011      	ands	r1, r2
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80065b8:	2280      	movs	r2, #128	; 0x80
 80065ba:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80065bc:	4620      	mov	r0, r4
 80065be:	f7ff ff31 	bl	8006424 <HAL_FDCAN_TxBufferCompleteCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 80065c2:	6823      	ldr	r3, [r4, #0]
 80065c4:	e77b      	b.n	80064be <HAL_FDCAN_IRQHandler+0x7e>
 80065c6:	bf00      	nop

080065c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80065c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80065cc:	680c      	ldr	r4, [r1, #0]
{
 80065ce:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0U)
 80065d0:	2c00      	cmp	r4, #0
 80065d2:	d07d      	beq.n	80066d0 <HAL_GPIO_Init+0x108>
 80065d4:	f04f 0c00 	mov.w	ip, #0
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80065d8:	4e71      	ldr	r6, [pc, #452]	; (80067a0 <HAL_GPIO_Init+0x1d8>)
  uint32_t position = 0x00U;
 80065da:	4663      	mov	r3, ip
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80065dc:	f04f 0b01 	mov.w	fp, #1
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80065e0:	468e      	mov	lr, r1
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80065e2:	fa0b f703 	lsl.w	r7, fp, r3
    if (iocurrent != 0x00u)
 80065e6:	ea17 0a04 	ands.w	sl, r7, r4
 80065ea:	d06b      	beq.n	80066c4 <HAL_GPIO_Init+0xfc>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80065ec:	f8de 1004 	ldr.w	r1, [lr, #4]
 80065f0:	f001 0203 	and.w	r2, r1, #3
 80065f4:	1e55      	subs	r5, r2, #1
 80065f6:	2d01      	cmp	r5, #1
 80065f8:	d96d      	bls.n	80066d6 <HAL_GPIO_Init+0x10e>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80065fa:	2a03      	cmp	r2, #3
 80065fc:	f040 80b1 	bne.w	8006762 <HAL_GPIO_Init+0x19a>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006600:	fa02 f20c 	lsl.w	r2, r2, ip
 8006604:	43d5      	mvns	r5, r2
      temp = GPIOx->MODER;
 8006606:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006608:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800660a:	432a      	orrs	r2, r5
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800660c:	f411 3f40 	tst.w	r1, #196608	; 0x30000
      GPIOx->MODER = temp;
 8006610:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006612:	d057      	beq.n	80066c4 <HAL_GPIO_Init+0xfc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006614:	4d63      	ldr	r5, [pc, #396]	; (80067a4 <HAL_GPIO_Init+0x1dc>)
 8006616:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8006618:	f042 0201 	orr.w	r2, r2, #1
 800661c:	662a      	str	r2, [r5, #96]	; 0x60
 800661e:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8006620:	f002 0201 	and.w	r2, r2, #1
 8006624:	9203      	str	r2, [sp, #12]
 8006626:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8006628:	f023 0203 	bic.w	r2, r3, #3
 800662c:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8006630:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006634:	f003 0703 	and.w	r7, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8006638:	6895      	ldr	r5, [r2, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800663a:	00bf      	lsls	r7, r7, #2
 800663c:	f04f 080f 	mov.w	r8, #15
 8006640:	fa08 f807 	lsl.w	r8, r8, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006644:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006648:	ea25 0908 	bic.w	r9, r5, r8
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800664c:	d01a      	beq.n	8006684 <HAL_GPIO_Init+0xbc>
 800664e:	4d56      	ldr	r5, [pc, #344]	; (80067a8 <HAL_GPIO_Init+0x1e0>)
 8006650:	42a8      	cmp	r0, r5
 8006652:	f000 8092 	beq.w	800677a <HAL_GPIO_Init+0x1b2>
 8006656:	4d55      	ldr	r5, [pc, #340]	; (80067ac <HAL_GPIO_Init+0x1e4>)
 8006658:	42a8      	cmp	r0, r5
 800665a:	f000 8093 	beq.w	8006784 <HAL_GPIO_Init+0x1bc>
 800665e:	4d54      	ldr	r5, [pc, #336]	; (80067b0 <HAL_GPIO_Init+0x1e8>)
 8006660:	42a8      	cmp	r0, r5
 8006662:	f000 8083 	beq.w	800676c <HAL_GPIO_Init+0x1a4>
 8006666:	4d53      	ldr	r5, [pc, #332]	; (80067b4 <HAL_GPIO_Init+0x1ec>)
 8006668:	42a8      	cmp	r0, r5
 800666a:	f000 8092 	beq.w	8006792 <HAL_GPIO_Init+0x1ca>
 800666e:	4d52      	ldr	r5, [pc, #328]	; (80067b8 <HAL_GPIO_Init+0x1f0>)
 8006670:	42a8      	cmp	r0, r5
 8006672:	bf0c      	ite	eq
 8006674:	f04f 0805 	moveq.w	r8, #5
 8006678:	f04f 0806 	movne.w	r8, #6
 800667c:	fa08 f707 	lsl.w	r7, r8, r7
 8006680:	ea49 0907 	orr.w	r9, r9, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006684:	f8c2 9008 	str.w	r9, [r2, #8]
        temp = EXTI->RTSR1;
 8006688:	68b2      	ldr	r2, [r6, #8]
        temp &= ~(iocurrent);
 800668a:	ea6f 050a 	mvn.w	r5, sl
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800668e:	02cf      	lsls	r7, r1, #11
        temp &= ~(iocurrent);
 8006690:	bf54      	ite	pl
 8006692:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 8006694:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->RTSR1 = temp;
 8006698:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR1;
 800669a:	68f2      	ldr	r2, [r6, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800669c:	028f      	lsls	r7, r1, #10
        temp &= ~(iocurrent);
 800669e:	bf54      	ite	pl
 80066a0:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 80066a2:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->FTSR1 = temp;
 80066a6:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR1;
 80066a8:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80066aa:	038f      	lsls	r7, r1, #14
        temp &= ~(iocurrent);
 80066ac:	bf54      	ite	pl
 80066ae:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 80066b0:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->EMR1 = temp;
 80066b4:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80066b6:	6832      	ldr	r2, [r6, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80066b8:	03c9      	lsls	r1, r1, #15
        temp &= ~(iocurrent);
 80066ba:	bf54      	ite	pl
 80066bc:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 80066be:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->IMR1 = temp;
 80066c2:	6032      	str	r2, [r6, #0]
      }
    }

    position++;
 80066c4:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 80066c6:	fa34 f203 	lsrs.w	r2, r4, r3
 80066ca:	f10c 0c02 	add.w	ip, ip, #2
 80066ce:	d188      	bne.n	80065e2 <HAL_GPIO_Init+0x1a>
  }
}
 80066d0:	b005      	add	sp, #20
 80066d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 80066d6:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80066da:	f8de 500c 	ldr.w	r5, [lr, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80066de:	f04f 0803 	mov.w	r8, #3
 80066e2:	fa08 f80c 	lsl.w	r8, r8, ip
 80066e6:	ea29 0908 	bic.w	r9, r9, r8
        temp |= (GPIO_Init->Speed << (position * 2U));
 80066ea:	fa05 f50c 	lsl.w	r5, r5, ip
 80066ee:	ea45 0509 	orr.w	r5, r5, r9
        GPIOx->OSPEEDR = temp;
 80066f2:	6085      	str	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80066f4:	ea6f 0508 	mvn.w	r5, r8
        temp = GPIOx->OTYPER;
 80066f8:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80066fc:	ea28 0807 	bic.w	r8, r8, r7
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006700:	f3c1 1700 	ubfx	r7, r1, #4, #1
 8006704:	409f      	lsls	r7, r3
 8006706:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 800670a:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 800670c:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800670e:	ea07 0805 	and.w	r8, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006712:	f8de 7008 	ldr.w	r7, [lr, #8]
 8006716:	fa07 f70c 	lsl.w	r7, r7, ip
 800671a:	ea47 0708 	orr.w	r7, r7, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800671e:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8006720:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006722:	fa02 f20c 	lsl.w	r2, r2, ip
 8006726:	f47f af6e 	bne.w	8006606 <HAL_GPIO_Init+0x3e>
        temp = GPIOx->AFR[position >> 3U];
 800672a:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 800672e:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006732:	f003 0807 	and.w	r8, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8006736:	f8d9 7020 	ldr.w	r7, [r9, #32]
 800673a:	9700      	str	r7, [sp, #0]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800673c:	f8de 7010 	ldr.w	r7, [lr, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006740:	ea4f 0888 	mov.w	r8, r8, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006744:	fa07 f708 	lsl.w	r7, r7, r8
 8006748:	9701      	str	r7, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800674a:	270f      	movs	r7, #15
 800674c:	fa07 f808 	lsl.w	r8, r7, r8
 8006750:	9f00      	ldr	r7, [sp, #0]
 8006752:	ea27 0808 	bic.w	r8, r7, r8
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006756:	9f01      	ldr	r7, [sp, #4]
 8006758:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->AFR[position >> 3U] = temp;
 800675c:	f8c9 7020 	str.w	r7, [r9, #32]
 8006760:	e751      	b.n	8006606 <HAL_GPIO_Init+0x3e>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006762:	2503      	movs	r5, #3
 8006764:	fa05 f50c 	lsl.w	r5, r5, ip
 8006768:	43ed      	mvns	r5, r5
 800676a:	e7cf      	b.n	800670c <HAL_GPIO_Init+0x144>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800676c:	f04f 0803 	mov.w	r8, #3
 8006770:	fa08 f707 	lsl.w	r7, r8, r7
 8006774:	ea49 0907 	orr.w	r9, r9, r7
 8006778:	e784      	b.n	8006684 <HAL_GPIO_Init+0xbc>
 800677a:	fa0b f707 	lsl.w	r7, fp, r7
 800677e:	ea49 0907 	orr.w	r9, r9, r7
 8006782:	e77f      	b.n	8006684 <HAL_GPIO_Init+0xbc>
 8006784:	f04f 0802 	mov.w	r8, #2
 8006788:	fa08 f707 	lsl.w	r7, r8, r7
 800678c:	ea49 0907 	orr.w	r9, r9, r7
 8006790:	e778      	b.n	8006684 <HAL_GPIO_Init+0xbc>
 8006792:	f04f 0804 	mov.w	r8, #4
 8006796:	fa08 f707 	lsl.w	r7, r8, r7
 800679a:	ea49 0907 	orr.w	r9, r9, r7
 800679e:	e771      	b.n	8006684 <HAL_GPIO_Init+0xbc>
 80067a0:	40010400 	.word	0x40010400
 80067a4:	40021000 	.word	0x40021000
 80067a8:	48000400 	.word	0x48000400
 80067ac:	48000800 	.word	0x48000800
 80067b0:	48000c00 	.word	0x48000c00
 80067b4:	48001000 	.word	0x48001000
 80067b8:	48001400 	.word	0x48001400

080067bc <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80067bc:	6903      	ldr	r3, [r0, #16]
 80067be:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80067c0:	bf14      	ite	ne
 80067c2:	2001      	movne	r0, #1
 80067c4:	2000      	moveq	r0, #0
 80067c6:	4770      	bx	lr

080067c8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80067c8:	b10a      	cbz	r2, 80067ce <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80067ca:	6181      	str	r1, [r0, #24]
 80067cc:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80067ce:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 80067d0:	4770      	bx	lr
 80067d2:	bf00      	nop

080067d4 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80067d4:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80067d6:	ea01 0203 	and.w	r2, r1, r3
 80067da:	ea21 0103 	bic.w	r1, r1, r3
 80067de:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80067e2:	6181      	str	r1, [r0, #24]
}
 80067e4:	4770      	bx	lr
 80067e6:	bf00      	nop

080067e8 <HAL_PWREx_ControlVoltageScaling>:
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80067e8:	4a37      	ldr	r2, [pc, #220]	; (80068c8 <HAL_PWREx_ControlVoltageScaling+0xe0>)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80067ea:	b960      	cbnz	r0, 8006806 <HAL_PWREx_ControlVoltageScaling+0x1e>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80067ec:	6813      	ldr	r3, [r2, #0]
 80067ee:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80067f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80067f6:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80067fa:	d01d      	beq.n	8006838 <HAL_PWREx_ControlVoltageScaling+0x50>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80067fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006800:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006804:	4770      	bx	lr
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006806:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800680a:	d007      	beq.n	800681c <HAL_PWREx_ControlVoltageScaling+0x34>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800680c:	6813      	ldr	r3, [r2, #0]
 800680e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006812:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006816:	2000      	movs	r0, #0
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006818:	6013      	str	r3, [r2, #0]
}
 800681a:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800681c:	6813      	ldr	r3, [r2, #0]
 800681e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006822:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006826:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800682a:	d02b      	beq.n	8006884 <HAL_PWREx_ControlVoltageScaling+0x9c>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800682c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  return HAL_OK;
 8006830:	2000      	movs	r0, #0
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006832:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006836:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006838:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800683c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006840:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006842:	4822      	ldr	r0, [pc, #136]	; (80068cc <HAL_PWREx_ControlVoltageScaling+0xe4>)
 8006844:	4922      	ldr	r1, [pc, #136]	; (80068d0 <HAL_PWREx_ControlVoltageScaling+0xe8>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006846:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800684a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800684e:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006850:	6803      	ldr	r3, [r0, #0]
 8006852:	2032      	movs	r0, #50	; 0x32
 8006854:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006858:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800685a:	fba1 1303 	umull	r1, r3, r1, r3
 800685e:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006860:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006862:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006866:	d506      	bpl.n	8006876 <HAL_PWREx_ControlVoltageScaling+0x8e>
 8006868:	e000      	b.n	800686c <HAL_PWREx_ControlVoltageScaling+0x84>
 800686a:	b123      	cbz	r3, 8006876 <HAL_PWREx_ControlVoltageScaling+0x8e>
 800686c:	6951      	ldr	r1, [r2, #20]
 800686e:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8006870:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006874:	d4f9      	bmi.n	800686a <HAL_PWREx_ControlVoltageScaling+0x82>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006876:	4b14      	ldr	r3, [pc, #80]	; (80068c8 <HAL_PWREx_ControlVoltageScaling+0xe0>)
 8006878:	695b      	ldr	r3, [r3, #20]
 800687a:	055b      	lsls	r3, r3, #21
  return HAL_OK;
 800687c:	bf54      	ite	pl
 800687e:	2000      	movpl	r0, #0
        return HAL_TIMEOUT;
 8006880:	2003      	movmi	r0, #3
 8006882:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006884:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006888:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800688c:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800688e:	480f      	ldr	r0, [pc, #60]	; (80068cc <HAL_PWREx_ControlVoltageScaling+0xe4>)
 8006890:	490f      	ldr	r1, [pc, #60]	; (80068d0 <HAL_PWREx_ControlVoltageScaling+0xe8>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006892:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006896:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800689a:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800689c:	6803      	ldr	r3, [r0, #0]
 800689e:	2032      	movs	r0, #50	; 0x32
 80068a0:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80068a4:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80068a6:	fba1 1303 	umull	r1, r3, r1, r3
 80068aa:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80068ac:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80068ae:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80068b2:	d5e0      	bpl.n	8006876 <HAL_PWREx_ControlVoltageScaling+0x8e>
 80068b4:	e001      	b.n	80068ba <HAL_PWREx_ControlVoltageScaling+0xd2>
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d0dd      	beq.n	8006876 <HAL_PWREx_ControlVoltageScaling+0x8e>
 80068ba:	6951      	ldr	r1, [r2, #20]
 80068bc:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 80068be:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80068c2:	d5d8      	bpl.n	8006876 <HAL_PWREx_ControlVoltageScaling+0x8e>
 80068c4:	e7f7      	b.n	80068b6 <HAL_PWREx_ControlVoltageScaling+0xce>
 80068c6:	bf00      	nop
 80068c8:	40007000 	.word	0x40007000
 80068cc:	20000008 	.word	0x20000008
 80068d0:	431bde83 	.word	0x431bde83

080068d4 <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80068d4:	4a02      	ldr	r2, [pc, #8]	; (80068e0 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 80068d6:	6893      	ldr	r3, [r2, #8]
 80068d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80068dc:	6093      	str	r3, [r2, #8]
}
 80068de:	4770      	bx	lr
 80068e0:	40007000 	.word	0x40007000

080068e4 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80068e4:	2800      	cmp	r0, #0
 80068e6:	f000 81c3 	beq.w	8006c70 <HAL_RCC_OscConfig+0x38c>
{
 80068ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80068ee:	6803      	ldr	r3, [r0, #0]
 80068f0:	07d9      	lsls	r1, r3, #31
{
 80068f2:	b082      	sub	sp, #8
 80068f4:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80068f6:	d52d      	bpl.n	8006954 <HAL_RCC_OscConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80068f8:	49a6      	ldr	r1, [pc, #664]	; (8006b94 <HAL_RCC_OscConfig+0x2b0>)
 80068fa:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80068fc:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80068fe:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006902:	2a0c      	cmp	r2, #12
 8006904:	f000 810a 	beq.w	8006b1c <HAL_RCC_OscConfig+0x238>
 8006908:	2a08      	cmp	r2, #8
 800690a:	f000 810c 	beq.w	8006b26 <HAL_RCC_OscConfig+0x242>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800690e:	6863      	ldr	r3, [r4, #4]
 8006910:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006914:	f000 8133 	beq.w	8006b7e <HAL_RCC_OscConfig+0x29a>
 8006918:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800691c:	f000 819b 	beq.w	8006c56 <HAL_RCC_OscConfig+0x372>
 8006920:	4d9c      	ldr	r5, [pc, #624]	; (8006b94 <HAL_RCC_OscConfig+0x2b0>)
 8006922:	682a      	ldr	r2, [r5, #0]
 8006924:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006928:	602a      	str	r2, [r5, #0]
 800692a:	682a      	ldr	r2, [r5, #0]
 800692c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006930:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006932:	2b00      	cmp	r3, #0
 8006934:	f040 8128 	bne.w	8006b88 <HAL_RCC_OscConfig+0x2a4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006938:	f7fc f864 	bl	8002a04 <HAL_GetTick>
 800693c:	4606      	mov	r6, r0

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800693e:	e005      	b.n	800694c <HAL_RCC_OscConfig+0x68>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006940:	f7fc f860 	bl	8002a04 <HAL_GetTick>
 8006944:	1b80      	subs	r0, r0, r6
 8006946:	2864      	cmp	r0, #100	; 0x64
 8006948:	f200 8142 	bhi.w	8006bd0 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800694c:	682b      	ldr	r3, [r5, #0]
 800694e:	039f      	lsls	r7, r3, #14
 8006950:	d4f6      	bmi.n	8006940 <HAL_RCC_OscConfig+0x5c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006952:	6823      	ldr	r3, [r4, #0]
 8006954:	079e      	lsls	r6, r3, #30
 8006956:	d528      	bpl.n	80069aa <HAL_RCC_OscConfig+0xc6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006958:	4a8e      	ldr	r2, [pc, #568]	; (8006b94 <HAL_RCC_OscConfig+0x2b0>)
 800695a:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800695c:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800695e:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006962:	2b0c      	cmp	r3, #12
 8006964:	f000 80ec 	beq.w	8006b40 <HAL_RCC_OscConfig+0x25c>
 8006968:	2b04      	cmp	r3, #4
 800696a:	f000 80ee 	beq.w	8006b4a <HAL_RCC_OscConfig+0x266>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800696e:	68e3      	ldr	r3, [r4, #12]
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006970:	4d88      	ldr	r5, [pc, #544]	; (8006b94 <HAL_RCC_OscConfig+0x2b0>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006972:	2b00      	cmp	r3, #0
 8006974:	f000 811d 	beq.w	8006bb2 <HAL_RCC_OscConfig+0x2ce>
        __HAL_RCC_HSI_ENABLE();
 8006978:	682b      	ldr	r3, [r5, #0]
 800697a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800697e:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006980:	f7fc f840 	bl	8002a04 <HAL_GetTick>
 8006984:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006986:	e005      	b.n	8006994 <HAL_RCC_OscConfig+0xb0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006988:	f7fc f83c 	bl	8002a04 <HAL_GetTick>
 800698c:	1b80      	subs	r0, r0, r6
 800698e:	2802      	cmp	r0, #2
 8006990:	f200 811e 	bhi.w	8006bd0 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006994:	682b      	ldr	r3, [r5, #0]
 8006996:	0558      	lsls	r0, r3, #21
 8006998:	d5f6      	bpl.n	8006988 <HAL_RCC_OscConfig+0xa4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800699a:	686b      	ldr	r3, [r5, #4]
 800699c:	6922      	ldr	r2, [r4, #16]
 800699e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80069a2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80069a6:	606b      	str	r3, [r5, #4]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80069a8:	6823      	ldr	r3, [r4, #0]
 80069aa:	071a      	lsls	r2, r3, #28
 80069ac:	d519      	bpl.n	80069e2 <HAL_RCC_OscConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80069ae:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80069b0:	4d78      	ldr	r5, [pc, #480]	; (8006b94 <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	f000 809e 	beq.w	8006af4 <HAL_RCC_OscConfig+0x210>
      __HAL_RCC_LSI_ENABLE();
 80069b8:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 80069bc:	f043 0301 	orr.w	r3, r3, #1
 80069c0:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069c4:	f7fc f81e 	bl	8002a04 <HAL_GetTick>
 80069c8:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80069ca:	e005      	b.n	80069d8 <HAL_RCC_OscConfig+0xf4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80069cc:	f7fc f81a 	bl	8002a04 <HAL_GetTick>
 80069d0:	1b80      	subs	r0, r0, r6
 80069d2:	2802      	cmp	r0, #2
 80069d4:	f200 80fc 	bhi.w	8006bd0 <HAL_RCC_OscConfig+0x2ec>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80069d8:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 80069dc:	079f      	lsls	r7, r3, #30
 80069de:	d5f5      	bpl.n	80069cc <HAL_RCC_OscConfig+0xe8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80069e0:	6823      	ldr	r3, [r4, #0]
 80069e2:	0759      	lsls	r1, r3, #29
 80069e4:	d541      	bpl.n	8006a6a <HAL_RCC_OscConfig+0x186>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80069e6:	4b6b      	ldr	r3, [pc, #428]	; (8006b94 <HAL_RCC_OscConfig+0x2b0>)
 80069e8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80069ea:	00d2      	lsls	r2, r2, #3
 80069ec:	f100 80f4 	bmi.w	8006bd8 <HAL_RCC_OscConfig+0x2f4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80069f0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80069f2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80069f6:	659a      	str	r2, [r3, #88]	; 0x58
 80069f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069fe:	9301      	str	r3, [sp, #4]
 8006a00:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8006a02:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006a04:	4e64      	ldr	r6, [pc, #400]	; (8006b98 <HAL_RCC_OscConfig+0x2b4>)
 8006a06:	6833      	ldr	r3, [r6, #0]
 8006a08:	05df      	lsls	r7, r3, #23
 8006a0a:	f140 8113 	bpl.w	8006c34 <HAL_RCC_OscConfig+0x350>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a0e:	68a3      	ldr	r3, [r4, #8]
 8006a10:	2b01      	cmp	r3, #1
 8006a12:	f000 80e3 	beq.w	8006bdc <HAL_RCC_OscConfig+0x2f8>
 8006a16:	2b05      	cmp	r3, #5
 8006a18:	f000 8169 	beq.w	8006cee <HAL_RCC_OscConfig+0x40a>
 8006a1c:	4e5d      	ldr	r6, [pc, #372]	; (8006b94 <HAL_RCC_OscConfig+0x2b0>)
 8006a1e:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 8006a22:	f022 0201 	bic.w	r2, r2, #1
 8006a26:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
 8006a2a:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 8006a2e:	f022 0204 	bic.w	r2, r2, #4
 8006a32:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	f040 80d7 	bne.w	8006bea <HAL_RCC_OscConfig+0x306>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a3c:	f7fb ffe2 	bl	8002a04 <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a40:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8006a44:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006a46:	e005      	b.n	8006a54 <HAL_RCC_OscConfig+0x170>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a48:	f7fb ffdc 	bl	8002a04 <HAL_GetTick>
 8006a4c:	1bc0      	subs	r0, r0, r7
 8006a4e:	4540      	cmp	r0, r8
 8006a50:	f200 80be 	bhi.w	8006bd0 <HAL_RCC_OscConfig+0x2ec>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006a54:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 8006a58:	079a      	lsls	r2, r3, #30
 8006a5a:	d4f5      	bmi.n	8006a48 <HAL_RCC_OscConfig+0x164>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006a5c:	b125      	cbz	r5, 8006a68 <HAL_RCC_OscConfig+0x184>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a5e:	4a4d      	ldr	r2, [pc, #308]	; (8006b94 <HAL_RCC_OscConfig+0x2b0>)
 8006a60:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8006a62:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006a66:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006a68:	6823      	ldr	r3, [r4, #0]
 8006a6a:	069b      	lsls	r3, r3, #26
 8006a6c:	d518      	bpl.n	8006aa0 <HAL_RCC_OscConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006a6e:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006a70:	4d48      	ldr	r5, [pc, #288]	; (8006b94 <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	f000 80ca 	beq.w	8006c0c <HAL_RCC_OscConfig+0x328>
      __HAL_RCC_HSI48_ENABLE();
 8006a78:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8006a7c:	f043 0301 	orr.w	r3, r3, #1
 8006a80:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a84:	f7fb ffbe 	bl	8002a04 <HAL_GetTick>
 8006a88:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006a8a:	e005      	b.n	8006a98 <HAL_RCC_OscConfig+0x1b4>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006a8c:	f7fb ffba 	bl	8002a04 <HAL_GetTick>
 8006a90:	1b80      	subs	r0, r0, r6
 8006a92:	2802      	cmp	r0, #2
 8006a94:	f200 809c 	bhi.w	8006bd0 <HAL_RCC_OscConfig+0x2ec>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006a98:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8006a9c:	079f      	lsls	r7, r3, #30
 8006a9e:	d5f5      	bpl.n	8006a8c <HAL_RCC_OscConfig+0x1a8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006aa0:	69e0      	ldr	r0, [r4, #28]
 8006aa2:	b318      	cbz	r0, 8006aec <HAL_RCC_OscConfig+0x208>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006aa4:	4d3b      	ldr	r5, [pc, #236]	; (8006b94 <HAL_RCC_OscConfig+0x2b0>)
 8006aa6:	68ab      	ldr	r3, [r5, #8]
 8006aa8:	f003 030c 	and.w	r3, r3, #12
 8006aac:	2b0c      	cmp	r3, #12
 8006aae:	f000 812c 	beq.w	8006d0a <HAL_RCC_OscConfig+0x426>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ab2:	682b      	ldr	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006ab4:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8006ab6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006aba:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006abc:	f000 80da 	beq.w	8006c74 <HAL_RCC_OscConfig+0x390>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8006ac0:	68eb      	ldr	r3, [r5, #12]
 8006ac2:	f023 0303 	bic.w	r3, r3, #3
 8006ac6:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006ac8:	68eb      	ldr	r3, [r5, #12]
 8006aca:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006ace:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006ad2:	60eb      	str	r3, [r5, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ad4:	f7fb ff96 	bl	8002a04 <HAL_GetTick>
 8006ad8:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006ada:	e004      	b.n	8006ae6 <HAL_RCC_OscConfig+0x202>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006adc:	f7fb ff92 	bl	8002a04 <HAL_GetTick>
 8006ae0:	1b00      	subs	r0, r0, r4
 8006ae2:	2802      	cmp	r0, #2
 8006ae4:	d874      	bhi.n	8006bd0 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006ae6:	682b      	ldr	r3, [r5, #0]
 8006ae8:	019b      	lsls	r3, r3, #6
 8006aea:	d4f7      	bmi.n	8006adc <HAL_RCC_OscConfig+0x1f8>
      }
    }
  }
  }

  return HAL_OK;
 8006aec:	2000      	movs	r0, #0
}
 8006aee:	b002      	add	sp, #8
 8006af0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8006af4:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8006af8:	f023 0301 	bic.w	r3, r3, #1
 8006afc:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
      tickstart = HAL_GetTick();
 8006b00:	f7fb ff80 	bl	8002a04 <HAL_GetTick>
 8006b04:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006b06:	e004      	b.n	8006b12 <HAL_RCC_OscConfig+0x22e>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006b08:	f7fb ff7c 	bl	8002a04 <HAL_GetTick>
 8006b0c:	1b80      	subs	r0, r0, r6
 8006b0e:	2802      	cmp	r0, #2
 8006b10:	d85e      	bhi.n	8006bd0 <HAL_RCC_OscConfig+0x2ec>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006b12:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8006b16:	0798      	lsls	r0, r3, #30
 8006b18:	d4f6      	bmi.n	8006b08 <HAL_RCC_OscConfig+0x224>
 8006b1a:	e761      	b.n	80069e0 <HAL_RCC_OscConfig+0xfc>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006b1c:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006b20:	2903      	cmp	r1, #3
 8006b22:	f47f aef4 	bne.w	800690e <HAL_RCC_OscConfig+0x2a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b26:	4a1b      	ldr	r2, [pc, #108]	; (8006b94 <HAL_RCC_OscConfig+0x2b0>)
 8006b28:	6812      	ldr	r2, [r2, #0]
 8006b2a:	0392      	lsls	r2, r2, #14
 8006b2c:	f57f af12 	bpl.w	8006954 <HAL_RCC_OscConfig+0x70>
 8006b30:	6862      	ldr	r2, [r4, #4]
 8006b32:	2a00      	cmp	r2, #0
 8006b34:	f47f af0e 	bne.w	8006954 <HAL_RCC_OscConfig+0x70>
        return HAL_ERROR;
 8006b38:	2001      	movs	r0, #1
}
 8006b3a:	b002      	add	sp, #8
 8006b3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006b40:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006b44:	2a02      	cmp	r2, #2
 8006b46:	f47f af12 	bne.w	800696e <HAL_RCC_OscConfig+0x8a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006b4a:	4b12      	ldr	r3, [pc, #72]	; (8006b94 <HAL_RCC_OscConfig+0x2b0>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	055d      	lsls	r5, r3, #21
 8006b50:	d502      	bpl.n	8006b58 <HAL_RCC_OscConfig+0x274>
 8006b52:	68e3      	ldr	r3, [r4, #12]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d0ef      	beq.n	8006b38 <HAL_RCC_OscConfig+0x254>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b58:	4a0e      	ldr	r2, [pc, #56]	; (8006b94 <HAL_RCC_OscConfig+0x2b0>)
 8006b5a:	6920      	ldr	r0, [r4, #16]
 8006b5c:	6853      	ldr	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006b5e:	490f      	ldr	r1, [pc, #60]	; (8006b9c <HAL_RCC_OscConfig+0x2b8>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b60:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006b64:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8006b68:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006b6a:	6808      	ldr	r0, [r1, #0]
 8006b6c:	f7fe f92e 	bl	8004dcc <HAL_InitTick>
 8006b70:	2800      	cmp	r0, #0
 8006b72:	d1e1      	bne.n	8006b38 <HAL_RCC_OscConfig+0x254>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006b74:	6823      	ldr	r3, [r4, #0]
 8006b76:	071a      	lsls	r2, r3, #28
 8006b78:	f57f af33 	bpl.w	80069e2 <HAL_RCC_OscConfig+0xfe>
 8006b7c:	e717      	b.n	80069ae <HAL_RCC_OscConfig+0xca>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006b7e:	4a05      	ldr	r2, [pc, #20]	; (8006b94 <HAL_RCC_OscConfig+0x2b0>)
 8006b80:	6813      	ldr	r3, [r2, #0]
 8006b82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b86:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8006b88:	f7fb ff3c 	bl	8002a04 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006b8c:	4e01      	ldr	r6, [pc, #4]	; (8006b94 <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 8006b8e:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006b90:	e00b      	b.n	8006baa <HAL_RCC_OscConfig+0x2c6>
 8006b92:	bf00      	nop
 8006b94:	40021000 	.word	0x40021000
 8006b98:	40007000 	.word	0x40007000
 8006b9c:	20000010 	.word	0x20000010
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006ba0:	f7fb ff30 	bl	8002a04 <HAL_GetTick>
 8006ba4:	1b40      	subs	r0, r0, r5
 8006ba6:	2864      	cmp	r0, #100	; 0x64
 8006ba8:	d812      	bhi.n	8006bd0 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006baa:	6833      	ldr	r3, [r6, #0]
 8006bac:	039b      	lsls	r3, r3, #14
 8006bae:	d5f7      	bpl.n	8006ba0 <HAL_RCC_OscConfig+0x2bc>
 8006bb0:	e6cf      	b.n	8006952 <HAL_RCC_OscConfig+0x6e>
        __HAL_RCC_HSI_DISABLE();
 8006bb2:	682b      	ldr	r3, [r5, #0]
 8006bb4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006bb8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006bba:	f7fb ff23 	bl	8002a04 <HAL_GetTick>
 8006bbe:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006bc0:	682b      	ldr	r3, [r5, #0]
 8006bc2:	0559      	lsls	r1, r3, #21
 8006bc4:	d5d6      	bpl.n	8006b74 <HAL_RCC_OscConfig+0x290>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006bc6:	f7fb ff1d 	bl	8002a04 <HAL_GetTick>
 8006bca:	1b80      	subs	r0, r0, r6
 8006bcc:	2802      	cmp	r0, #2
 8006bce:	d9f7      	bls.n	8006bc0 <HAL_RCC_OscConfig+0x2dc>
            return HAL_TIMEOUT;
 8006bd0:	2003      	movs	r0, #3
}
 8006bd2:	b002      	add	sp, #8
 8006bd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 8006bd8:	2500      	movs	r5, #0
 8006bda:	e713      	b.n	8006a04 <HAL_RCC_OscConfig+0x120>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006bdc:	4a65      	ldr	r2, [pc, #404]	; (8006d74 <HAL_RCC_OscConfig+0x490>)
 8006bde:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006be2:	f043 0301 	orr.w	r3, r3, #1
 8006be6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      tickstart = HAL_GetTick();
 8006bea:	f7fb ff0b 	bl	8002a04 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006bee:	4f61      	ldr	r7, [pc, #388]	; (8006d74 <HAL_RCC_OscConfig+0x490>)
      tickstart = HAL_GetTick();
 8006bf0:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006bf2:	f241 3888 	movw	r8, #5000	; 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006bf6:	e004      	b.n	8006c02 <HAL_RCC_OscConfig+0x31e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006bf8:	f7fb ff04 	bl	8002a04 <HAL_GetTick>
 8006bfc:	1b80      	subs	r0, r0, r6
 8006bfe:	4540      	cmp	r0, r8
 8006c00:	d8e6      	bhi.n	8006bd0 <HAL_RCC_OscConfig+0x2ec>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006c02:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006c06:	0799      	lsls	r1, r3, #30
 8006c08:	d5f6      	bpl.n	8006bf8 <HAL_RCC_OscConfig+0x314>
 8006c0a:	e727      	b.n	8006a5c <HAL_RCC_OscConfig+0x178>
      __HAL_RCC_HSI48_DISABLE();
 8006c0c:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8006c10:	f023 0301 	bic.w	r3, r3, #1
 8006c14:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
      tickstart = HAL_GetTick();
 8006c18:	f7fb fef4 	bl	8002a04 <HAL_GetTick>
 8006c1c:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006c1e:	e004      	b.n	8006c2a <HAL_RCC_OscConfig+0x346>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006c20:	f7fb fef0 	bl	8002a04 <HAL_GetTick>
 8006c24:	1b80      	subs	r0, r0, r6
 8006c26:	2802      	cmp	r0, #2
 8006c28:	d8d2      	bhi.n	8006bd0 <HAL_RCC_OscConfig+0x2ec>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006c2a:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8006c2e:	0798      	lsls	r0, r3, #30
 8006c30:	d4f6      	bmi.n	8006c20 <HAL_RCC_OscConfig+0x33c>
 8006c32:	e735      	b.n	8006aa0 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006c34:	6833      	ldr	r3, [r6, #0]
 8006c36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c3a:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8006c3c:	f7fb fee2 	bl	8002a04 <HAL_GetTick>
 8006c40:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006c42:	6833      	ldr	r3, [r6, #0]
 8006c44:	05d8      	lsls	r0, r3, #23
 8006c46:	f53f aee2 	bmi.w	8006a0e <HAL_RCC_OscConfig+0x12a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c4a:	f7fb fedb 	bl	8002a04 <HAL_GetTick>
 8006c4e:	1bc0      	subs	r0, r0, r7
 8006c50:	2802      	cmp	r0, #2
 8006c52:	d9f6      	bls.n	8006c42 <HAL_RCC_OscConfig+0x35e>
 8006c54:	e7bc      	b.n	8006bd0 <HAL_RCC_OscConfig+0x2ec>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006c56:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006c5a:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8006c5e:	681a      	ldr	r2, [r3, #0]
 8006c60:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006c64:	601a      	str	r2, [r3, #0]
 8006c66:	681a      	ldr	r2, [r3, #0]
 8006c68:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006c6c:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006c6e:	e78b      	b.n	8006b88 <HAL_RCC_OscConfig+0x2a4>
    return HAL_ERROR;
 8006c70:	2001      	movs	r0, #1
}
 8006c72:	4770      	bx	lr
        tickstart = HAL_GetTick();
 8006c74:	f7fb fec6 	bl	8002a04 <HAL_GetTick>
 8006c78:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006c7a:	e004      	b.n	8006c86 <HAL_RCC_OscConfig+0x3a2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c7c:	f7fb fec2 	bl	8002a04 <HAL_GetTick>
 8006c80:	1b80      	subs	r0, r0, r6
 8006c82:	2802      	cmp	r0, #2
 8006c84:	d8a4      	bhi.n	8006bd0 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006c86:	682b      	ldr	r3, [r5, #0]
 8006c88:	0199      	lsls	r1, r3, #6
 8006c8a:	d4f7      	bmi.n	8006c7c <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006c8c:	68e9      	ldr	r1, [r5, #12]
 8006c8e:	4b3a      	ldr	r3, [pc, #232]	; (8006d78 <HAL_RCC_OscConfig+0x494>)
 8006c90:	6a22      	ldr	r2, [r4, #32]
 8006c92:	6a60      	ldr	r0, [r4, #36]	; 0x24
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006c94:	4e37      	ldr	r6, [pc, #220]	; (8006d74 <HAL_RCC_OscConfig+0x490>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006c96:	400b      	ands	r3, r1
 8006c98:	4313      	orrs	r3, r2
 8006c9a:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	; 0x28
 8006c9e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8006ca2:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 8006ca6:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	; 0x30
 8006caa:	3801      	subs	r0, #1
 8006cac:	0849      	lsrs	r1, r1, #1
 8006cae:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8006cb2:	3901      	subs	r1, #1
 8006cb4:	0852      	lsrs	r2, r2, #1
 8006cb6:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8006cba:	3a01      	subs	r2, #1
 8006cbc:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8006cc0:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8006cc2:	682b      	ldr	r3, [r5, #0]
 8006cc4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006cc8:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006cca:	68eb      	ldr	r3, [r5, #12]
 8006ccc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006cd0:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8006cd2:	f7fb fe97 	bl	8002a04 <HAL_GetTick>
 8006cd6:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006cd8:	e005      	b.n	8006ce6 <HAL_RCC_OscConfig+0x402>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006cda:	f7fb fe93 	bl	8002a04 <HAL_GetTick>
 8006cde:	1b00      	subs	r0, r0, r4
 8006ce0:	2802      	cmp	r0, #2
 8006ce2:	f63f af75 	bhi.w	8006bd0 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006ce6:	6833      	ldr	r3, [r6, #0]
 8006ce8:	019a      	lsls	r2, r3, #6
 8006cea:	d5f6      	bpl.n	8006cda <HAL_RCC_OscConfig+0x3f6>
 8006cec:	e6fe      	b.n	8006aec <HAL_RCC_OscConfig+0x208>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006cee:	4b21      	ldr	r3, [pc, #132]	; (8006d74 <HAL_RCC_OscConfig+0x490>)
 8006cf0:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006cf4:	f042 0204 	orr.w	r2, r2, #4
 8006cf8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8006cfc:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006d00:	f042 0201 	orr.w	r2, r2, #1
 8006d04:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006d08:	e76f      	b.n	8006bea <HAL_RCC_OscConfig+0x306>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006d0a:	2801      	cmp	r0, #1
 8006d0c:	f43f aeef 	beq.w	8006aee <HAL_RCC_OscConfig+0x20a>
      temp_pllckcfg = RCC->PLLCFGR;
 8006d10:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d12:	6a22      	ldr	r2, [r4, #32]
 8006d14:	f003 0103 	and.w	r1, r3, #3
 8006d18:	4291      	cmp	r1, r2
 8006d1a:	f47f af0d 	bne.w	8006b38 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006d1e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006d20:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006d24:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d26:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8006d2a:	f47f af05 	bne.w	8006b38 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006d2e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8006d30:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006d34:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8006d38:	f47f aefe 	bne.w	8006b38 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006d3c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8006d3e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006d42:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8006d46:	f47f aef7 	bne.w	8006b38 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006d4a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8006d4c:	0852      	lsrs	r2, r2, #1
 8006d4e:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 8006d52:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006d54:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8006d58:	f47f aeee 	bne.w	8006b38 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006d5c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8006d5e:	0852      	lsrs	r2, r2, #1
 8006d60:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8006d64:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006d66:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
    return HAL_ERROR;
 8006d6a:	bf14      	ite	ne
 8006d6c:	2001      	movne	r0, #1
 8006d6e:	2000      	moveq	r0, #0
 8006d70:	e6bd      	b.n	8006aee <HAL_RCC_OscConfig+0x20a>
 8006d72:	bf00      	nop
 8006d74:	40021000 	.word	0x40021000
 8006d78:	019f800c 	.word	0x019f800c

08006d7c <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006d7c:	4b18      	ldr	r3, [pc, #96]	; (8006de0 <HAL_RCC_GetSysClockFreq+0x64>)
 8006d7e:	689a      	ldr	r2, [r3, #8]
 8006d80:	f002 020c 	and.w	r2, r2, #12
 8006d84:	2a04      	cmp	r2, #4
 8006d86:	d026      	beq.n	8006dd6 <HAL_RCC_GetSysClockFreq+0x5a>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006d88:	689a      	ldr	r2, [r3, #8]
 8006d8a:	f002 020c 	and.w	r2, r2, #12
 8006d8e:	2a08      	cmp	r2, #8
 8006d90:	d023      	beq.n	8006dda <HAL_RCC_GetSysClockFreq+0x5e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006d92:	689a      	ldr	r2, [r3, #8]
 8006d94:	f002 020c 	and.w	r2, r2, #12
 8006d98:	2a0c      	cmp	r2, #12
 8006d9a:	d001      	beq.n	8006da0 <HAL_RCC_GetSysClockFreq+0x24>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 8006d9c:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 8006d9e:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006da0:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006da2:	68da      	ldr	r2, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006da4:	68d8      	ldr	r0, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006da6:	f001 0103 	and.w	r1, r1, #3
    switch (pllsource)
 8006daa:	2903      	cmp	r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006dac:	f3c2 1203 	ubfx	r2, r2, #4, #4
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006db0:	f3c0 2006 	ubfx	r0, r0, #8, #7
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006db4:	bf0c      	ite	eq
 8006db6:	4b0b      	ldreq	r3, [pc, #44]	; (8006de4 <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006db8:	4b0b      	ldrne	r3, [pc, #44]	; (8006de8 <HAL_RCC_GetSysClockFreq+0x6c>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006dba:	3201      	adds	r2, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006dbc:	fbb3 f3f2 	udiv	r3, r3, r2
 8006dc0:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006dc4:	4b06      	ldr	r3, [pc, #24]	; (8006de0 <HAL_RCC_GetSysClockFreq+0x64>)
 8006dc6:	68db      	ldr	r3, [r3, #12]
 8006dc8:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8006dcc:	3301      	adds	r3, #1
 8006dce:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8006dd0:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 8006dd4:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8006dd6:	4804      	ldr	r0, [pc, #16]	; (8006de8 <HAL_RCC_GetSysClockFreq+0x6c>)
 8006dd8:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8006dda:	4802      	ldr	r0, [pc, #8]	; (8006de4 <HAL_RCC_GetSysClockFreq+0x68>)
 8006ddc:	4770      	bx	lr
 8006dde:	bf00      	nop
 8006de0:	40021000 	.word	0x40021000
 8006de4:	007a1200 	.word	0x007a1200
 8006de8:	00f42400 	.word	0x00f42400

08006dec <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8006dec:	2800      	cmp	r0, #0
 8006dee:	f000 80ee 	beq.w	8006fce <HAL_RCC_ClockConfig+0x1e2>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006df2:	4a78      	ldr	r2, [pc, #480]	; (8006fd4 <HAL_RCC_ClockConfig+0x1e8>)
{
 8006df4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006df8:	6813      	ldr	r3, [r2, #0]
 8006dfa:	f003 030f 	and.w	r3, r3, #15
 8006dfe:	428b      	cmp	r3, r1
 8006e00:	460d      	mov	r5, r1
 8006e02:	4604      	mov	r4, r0
 8006e04:	d20c      	bcs.n	8006e20 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e06:	6813      	ldr	r3, [r2, #0]
 8006e08:	f023 030f 	bic.w	r3, r3, #15
 8006e0c:	430b      	orrs	r3, r1
 8006e0e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e10:	6813      	ldr	r3, [r2, #0]
 8006e12:	f003 030f 	and.w	r3, r3, #15
 8006e16:	428b      	cmp	r3, r1
 8006e18:	d002      	beq.n	8006e20 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8006e1a:	2001      	movs	r0, #1
}
 8006e1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006e20:	6823      	ldr	r3, [r4, #0]
 8006e22:	07df      	lsls	r7, r3, #31
 8006e24:	d569      	bpl.n	8006efa <HAL_RCC_ClockConfig+0x10e>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006e26:	6867      	ldr	r7, [r4, #4]
 8006e28:	2f03      	cmp	r7, #3
 8006e2a:	f000 80a0 	beq.w	8006f6e <HAL_RCC_ClockConfig+0x182>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e2e:	4b6a      	ldr	r3, [pc, #424]	; (8006fd8 <HAL_RCC_ClockConfig+0x1ec>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006e30:	2f02      	cmp	r7, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e32:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006e34:	f000 8097 	beq.w	8006f66 <HAL_RCC_ClockConfig+0x17a>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006e38:	055b      	lsls	r3, r3, #21
 8006e3a:	d5ee      	bpl.n	8006e1a <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006e3c:	f7ff ff9e 	bl	8006d7c <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 8006e40:	4b66      	ldr	r3, [pc, #408]	; (8006fdc <HAL_RCC_ClockConfig+0x1f0>)
 8006e42:	4298      	cmp	r0, r3
 8006e44:	f240 80c0 	bls.w	8006fc8 <HAL_RCC_ClockConfig+0x1dc>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006e48:	4a63      	ldr	r2, [pc, #396]	; (8006fd8 <HAL_RCC_ClockConfig+0x1ec>)
 8006e4a:	6893      	ldr	r3, [r2, #8]
 8006e4c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006e50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e54:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006e56:	f04f 0980 	mov.w	r9, #128	; 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006e5a:	4e5f      	ldr	r6, [pc, #380]	; (8006fd8 <HAL_RCC_ClockConfig+0x1ec>)
 8006e5c:	68b3      	ldr	r3, [r6, #8]
 8006e5e:	f023 0303 	bic.w	r3, r3, #3
 8006e62:	433b      	orrs	r3, r7
 8006e64:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8006e66:	f7fb fdcd 	bl	8002a04 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006e6a:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8006e6e:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e70:	e004      	b.n	8006e7c <HAL_RCC_ClockConfig+0x90>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006e72:	f7fb fdc7 	bl	8002a04 <HAL_GetTick>
 8006e76:	1bc0      	subs	r0, r0, r7
 8006e78:	4540      	cmp	r0, r8
 8006e7a:	d871      	bhi.n	8006f60 <HAL_RCC_ClockConfig+0x174>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e7c:	68b3      	ldr	r3, [r6, #8]
 8006e7e:	6862      	ldr	r2, [r4, #4]
 8006e80:	f003 030c 	and.w	r3, r3, #12
 8006e84:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8006e88:	d1f3      	bne.n	8006e72 <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006e8a:	6823      	ldr	r3, [r4, #0]
 8006e8c:	079f      	lsls	r7, r3, #30
 8006e8e:	d436      	bmi.n	8006efe <HAL_RCC_ClockConfig+0x112>
    if(hpre == RCC_SYSCLK_DIV2)
 8006e90:	f1b9 0f00 	cmp.w	r9, #0
 8006e94:	d003      	beq.n	8006e9e <HAL_RCC_ClockConfig+0xb2>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006e96:	68b3      	ldr	r3, [r6, #8]
 8006e98:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006e9c:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006e9e:	4e4d      	ldr	r6, [pc, #308]	; (8006fd4 <HAL_RCC_ClockConfig+0x1e8>)
 8006ea0:	6833      	ldr	r3, [r6, #0]
 8006ea2:	f003 030f 	and.w	r3, r3, #15
 8006ea6:	42ab      	cmp	r3, r5
 8006ea8:	d846      	bhi.n	8006f38 <HAL_RCC_ClockConfig+0x14c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006eaa:	6823      	ldr	r3, [r4, #0]
 8006eac:	075a      	lsls	r2, r3, #29
 8006eae:	d506      	bpl.n	8006ebe <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006eb0:	4949      	ldr	r1, [pc, #292]	; (8006fd8 <HAL_RCC_ClockConfig+0x1ec>)
 8006eb2:	68e0      	ldr	r0, [r4, #12]
 8006eb4:	688a      	ldr	r2, [r1, #8]
 8006eb6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006eba:	4302      	orrs	r2, r0
 8006ebc:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ebe:	071b      	lsls	r3, r3, #28
 8006ec0:	d507      	bpl.n	8006ed2 <HAL_RCC_ClockConfig+0xe6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006ec2:	4a45      	ldr	r2, [pc, #276]	; (8006fd8 <HAL_RCC_ClockConfig+0x1ec>)
 8006ec4:	6921      	ldr	r1, [r4, #16]
 8006ec6:	6893      	ldr	r3, [r2, #8]
 8006ec8:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8006ecc:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8006ed0:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006ed2:	f7ff ff53 	bl	8006d7c <HAL_RCC_GetSysClockFreq>
 8006ed6:	4a40      	ldr	r2, [pc, #256]	; (8006fd8 <HAL_RCC_ClockConfig+0x1ec>)
 8006ed8:	4c41      	ldr	r4, [pc, #260]	; (8006fe0 <HAL_RCC_ClockConfig+0x1f4>)
 8006eda:	6892      	ldr	r2, [r2, #8]
 8006edc:	4941      	ldr	r1, [pc, #260]	; (8006fe4 <HAL_RCC_ClockConfig+0x1f8>)
 8006ede:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 8006ee6:	4840      	ldr	r0, [pc, #256]	; (8006fe8 <HAL_RCC_ClockConfig+0x1fc>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006ee8:	f002 021f 	and.w	r2, r2, #31
 8006eec:	40d3      	lsrs	r3, r2
 8006eee:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 8006ef0:	6800      	ldr	r0, [r0, #0]
}
 8006ef2:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 8006ef6:	f7fd bf69 	b.w	8004dcc <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006efa:	079e      	lsls	r6, r3, #30
 8006efc:	d5cf      	bpl.n	8006e9e <HAL_RCC_ClockConfig+0xb2>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006efe:	0758      	lsls	r0, r3, #29
 8006f00:	d504      	bpl.n	8006f0c <HAL_RCC_ClockConfig+0x120>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006f02:	4935      	ldr	r1, [pc, #212]	; (8006fd8 <HAL_RCC_ClockConfig+0x1ec>)
 8006f04:	688a      	ldr	r2, [r1, #8]
 8006f06:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8006f0a:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006f0c:	0719      	lsls	r1, r3, #28
 8006f0e:	d506      	bpl.n	8006f1e <HAL_RCC_ClockConfig+0x132>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006f10:	4a31      	ldr	r2, [pc, #196]	; (8006fd8 <HAL_RCC_ClockConfig+0x1ec>)
 8006f12:	6893      	ldr	r3, [r2, #8]
 8006f14:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8006f18:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006f1c:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006f1e:	4a2e      	ldr	r2, [pc, #184]	; (8006fd8 <HAL_RCC_ClockConfig+0x1ec>)
 8006f20:	68a1      	ldr	r1, [r4, #8]
 8006f22:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006f24:	4e2b      	ldr	r6, [pc, #172]	; (8006fd4 <HAL_RCC_ClockConfig+0x1e8>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006f26:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006f2a:	430b      	orrs	r3, r1
 8006f2c:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006f2e:	6833      	ldr	r3, [r6, #0]
 8006f30:	f003 030f 	and.w	r3, r3, #15
 8006f34:	42ab      	cmp	r3, r5
 8006f36:	d9b8      	bls.n	8006eaa <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f38:	6833      	ldr	r3, [r6, #0]
 8006f3a:	f023 030f 	bic.w	r3, r3, #15
 8006f3e:	432b      	orrs	r3, r5
 8006f40:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8006f42:	f7fb fd5f 	bl	8002a04 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006f46:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8006f4a:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f4c:	6833      	ldr	r3, [r6, #0]
 8006f4e:	f003 030f 	and.w	r3, r3, #15
 8006f52:	42ab      	cmp	r3, r5
 8006f54:	d0a9      	beq.n	8006eaa <HAL_RCC_ClockConfig+0xbe>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006f56:	f7fb fd55 	bl	8002a04 <HAL_GetTick>
 8006f5a:	1bc0      	subs	r0, r0, r7
 8006f5c:	4540      	cmp	r0, r8
 8006f5e:	d9f5      	bls.n	8006f4c <HAL_RCC_ClockConfig+0x160>
        return HAL_TIMEOUT;
 8006f60:	2003      	movs	r0, #3
}
 8006f62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006f66:	039a      	lsls	r2, r3, #14
 8006f68:	f53f af68 	bmi.w	8006e3c <HAL_RCC_ClockConfig+0x50>
 8006f6c:	e755      	b.n	8006e1a <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f6e:	4a1a      	ldr	r2, [pc, #104]	; (8006fd8 <HAL_RCC_ClockConfig+0x1ec>)
 8006f70:	6811      	ldr	r1, [r2, #0]
 8006f72:	0188      	lsls	r0, r1, #6
 8006f74:	f57f af51 	bpl.w	8006e1a <HAL_RCC_ClockConfig+0x2e>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006f78:	68d0      	ldr	r0, [r2, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006f7a:	68d1      	ldr	r1, [r2, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006f7c:	68d2      	ldr	r2, [r2, #12]
      if(pllfreq > 80000000U)
 8006f7e:	4e17      	ldr	r6, [pc, #92]	; (8006fdc <HAL_RCC_ClockConfig+0x1f0>)
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006f80:	f000 0003 	and.w	r0, r0, #3
  switch (pllsource)
 8006f84:	2803      	cmp	r0, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006f86:	f3c1 1103 	ubfx	r1, r1, #4, #4
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006f8a:	bf0c      	ite	eq
 8006f8c:	4817      	ldreq	r0, [pc, #92]	; (8006fec <HAL_RCC_ClockConfig+0x200>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006f8e:	4818      	ldrne	r0, [pc, #96]	; (8006ff0 <HAL_RCC_ClockConfig+0x204>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006f90:	3101      	adds	r1, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006f92:	fbb0 f1f1 	udiv	r1, r0, r1
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006f96:	4810      	ldr	r0, [pc, #64]	; (8006fd8 <HAL_RCC_ClockConfig+0x1ec>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006f98:	f3c2 2206 	ubfx	r2, r2, #8, #7
 8006f9c:	fb01 f202 	mul.w	r2, r1, r2
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006fa0:	68c1      	ldr	r1, [r0, #12]
 8006fa2:	f3c1 6141 	ubfx	r1, r1, #25, #2
 8006fa6:	3101      	adds	r1, #1
 8006fa8:	0049      	lsls	r1, r1, #1
  sysclockfreq = pllvco/pllr;
 8006faa:	fbb2 f2f1 	udiv	r2, r2, r1
      if(pllfreq > 80000000U)
 8006fae:	42b2      	cmp	r2, r6
 8006fb0:	d90a      	bls.n	8006fc8 <HAL_RCC_ClockConfig+0x1dc>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006fb2:	6882      	ldr	r2, [r0, #8]
 8006fb4:	f012 0ff0 	tst.w	r2, #240	; 0xf0
 8006fb8:	f43f af46 	beq.w	8006e48 <HAL_RCC_ClockConfig+0x5c>
 8006fbc:	0799      	lsls	r1, r3, #30
 8006fbe:	d503      	bpl.n	8006fc8 <HAL_RCC_ClockConfig+0x1dc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006fc0:	68a3      	ldr	r3, [r4, #8]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	f43f af40 	beq.w	8006e48 <HAL_RCC_ClockConfig+0x5c>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006fc8:	f04f 0900 	mov.w	r9, #0
 8006fcc:	e745      	b.n	8006e5a <HAL_RCC_ClockConfig+0x6e>
    return HAL_ERROR;
 8006fce:	2001      	movs	r0, #1
}
 8006fd0:	4770      	bx	lr
 8006fd2:	bf00      	nop
 8006fd4:	40022000 	.word	0x40022000
 8006fd8:	40021000 	.word	0x40021000
 8006fdc:	04c4b400 	.word	0x04c4b400
 8006fe0:	0800d5d4 	.word	0x0800d5d4
 8006fe4:	20000008 	.word	0x20000008
 8006fe8:	20000010 	.word	0x20000010
 8006fec:	007a1200 	.word	0x007a1200
 8006ff0:	00f42400 	.word	0x00f42400

08006ff4 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006ff4:	4b05      	ldr	r3, [pc, #20]	; (800700c <HAL_RCC_GetPCLK1Freq+0x18>)
 8006ff6:	4a06      	ldr	r2, [pc, #24]	; (8007010 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8006ff8:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8006ffa:	4906      	ldr	r1, [pc, #24]	; (8007014 <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006ffc:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8007000:	6808      	ldr	r0, [r1, #0]
 8007002:	5cd3      	ldrb	r3, [r2, r3]
 8007004:	f003 031f 	and.w	r3, r3, #31
}
 8007008:	40d8      	lsrs	r0, r3
 800700a:	4770      	bx	lr
 800700c:	40021000 	.word	0x40021000
 8007010:	0800d5e4 	.word	0x0800d5e4
 8007014:	20000008 	.word	0x20000008

08007018 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007018:	4b05      	ldr	r3, [pc, #20]	; (8007030 <HAL_RCC_GetPCLK2Freq+0x18>)
 800701a:	4a06      	ldr	r2, [pc, #24]	; (8007034 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800701c:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800701e:	4906      	ldr	r1, [pc, #24]	; (8007038 <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007020:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8007024:	6808      	ldr	r0, [r1, #0]
 8007026:	5cd3      	ldrb	r3, [r2, r3]
 8007028:	f003 031f 	and.w	r3, r3, #31
}
 800702c:	40d8      	lsrs	r0, r3
 800702e:	4770      	bx	lr
 8007030:	40021000 	.word	0x40021000
 8007034:	0800d5e4 	.word	0x0800d5e4
 8007038:	20000008 	.word	0x20000008

0800703c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800703c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007040:	6803      	ldr	r3, [r0, #0]
{
 8007042:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007044:	f413 2000 	ands.w	r0, r3, #524288	; 0x80000
{
 8007048:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800704a:	d056      	beq.n	80070fa <HAL_RCCEx_PeriphCLKConfig+0xbe>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800704c:	4bac      	ldr	r3, [pc, #688]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800704e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007050:	00d5      	lsls	r5, r2, #3
 8007052:	f140 813e 	bpl.w	80072d2 <HAL_RCCEx_PeriphCLKConfig+0x296>
    FlagStatus       pwrclkchanged = RESET;
 8007056:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007058:	4daa      	ldr	r5, [pc, #680]	; (8007304 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800705a:	682b      	ldr	r3, [r5, #0]
 800705c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007060:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007062:	f7fb fccf 	bl	8002a04 <HAL_GetTick>
 8007066:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007068:	e005      	b.n	8007076 <HAL_RCCEx_PeriphCLKConfig+0x3a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800706a:	f7fb fccb 	bl	8002a04 <HAL_GetTick>
 800706e:	1b83      	subs	r3, r0, r6
 8007070:	2b02      	cmp	r3, #2
 8007072:	f200 8139 	bhi.w	80072e8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007076:	682b      	ldr	r3, [r5, #0]
 8007078:	05d8      	lsls	r0, r3, #23
 800707a:	d5f6      	bpl.n	800706a <HAL_RCCEx_PeriphCLKConfig+0x2e>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800707c:	4da0      	ldr	r5, [pc, #640]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800707e:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007082:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8007086:	d027      	beq.n	80070d8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8007088:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800708a:	429a      	cmp	r2, r3
 800708c:	d025      	beq.n	80070da <HAL_RCCEx_PeriphCLKConfig+0x9e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800708e:	f8d5 1090 	ldr.w	r1, [r5, #144]	; 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007092:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8007096:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800709a:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800709e:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 80070a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80070a6:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80070aa:	f421 7340 	bic.w	r3, r1, #768	; 0x300
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80070ae:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 80070b0:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80070b4:	f140 8148 	bpl.w	8007348 <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070b8:	f7fb fca4 	bl	8002a04 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80070bc:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80070c0:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80070c2:	e005      	b.n	80070d0 <HAL_RCCEx_PeriphCLKConfig+0x94>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80070c4:	f7fb fc9e 	bl	8002a04 <HAL_GetTick>
 80070c8:	1b80      	subs	r0, r0, r6
 80070ca:	4540      	cmp	r0, r8
 80070cc:	f200 810c 	bhi.w	80072e8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80070d0:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 80070d4:	079b      	lsls	r3, r3, #30
 80070d6:	d5f5      	bpl.n	80070c4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80070d8:	6d23      	ldr	r3, [r4, #80]	; 0x50
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80070da:	4989      	ldr	r1, [pc, #548]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80070dc:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80070e0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80070e4:	4313      	orrs	r3, r2
 80070e6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80070ea:	2000      	movs	r0, #0
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80070ec:	b127      	cbz	r7, 80070f8 <HAL_RCCEx_PeriphCLKConfig+0xbc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80070ee:	4a84      	ldr	r2, [pc, #528]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80070f0:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80070f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80070f6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80070f8:	6823      	ldr	r3, [r4, #0]
 80070fa:	07dd      	lsls	r5, r3, #31
 80070fc:	d508      	bpl.n	8007110 <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80070fe:	4980      	ldr	r1, [pc, #512]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007100:	6865      	ldr	r5, [r4, #4]
 8007102:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007106:	f022 0203 	bic.w	r2, r2, #3
 800710a:	432a      	orrs	r2, r5
 800710c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007110:	0799      	lsls	r1, r3, #30
 8007112:	d508      	bpl.n	8007126 <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007114:	497a      	ldr	r1, [pc, #488]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007116:	68a5      	ldr	r5, [r4, #8]
 8007118:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800711c:	f022 020c 	bic.w	r2, r2, #12
 8007120:	432a      	orrs	r2, r5
 8007122:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007126:	075a      	lsls	r2, r3, #29
 8007128:	d508      	bpl.n	800713c <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800712a:	4975      	ldr	r1, [pc, #468]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800712c:	68e5      	ldr	r5, [r4, #12]
 800712e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007132:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8007136:	432a      	orrs	r2, r5
 8007138:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800713c:	071f      	lsls	r7, r3, #28
 800713e:	d508      	bpl.n	8007152 <HAL_RCCEx_PeriphCLKConfig+0x116>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007140:	496f      	ldr	r1, [pc, #444]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007142:	6925      	ldr	r5, [r4, #16]
 8007144:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007148:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800714c:	432a      	orrs	r2, r5
 800714e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007152:	06de      	lsls	r6, r3, #27
 8007154:	d508      	bpl.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007156:	496a      	ldr	r1, [pc, #424]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007158:	6965      	ldr	r5, [r4, #20]
 800715a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800715e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8007162:	432a      	orrs	r2, r5
 8007164:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007168:	069d      	lsls	r5, r3, #26
 800716a:	d508      	bpl.n	800717e <HAL_RCCEx_PeriphCLKConfig+0x142>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800716c:	4964      	ldr	r1, [pc, #400]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800716e:	69a5      	ldr	r5, [r4, #24]
 8007170:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007174:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007178:	432a      	orrs	r2, r5
 800717a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800717e:	0659      	lsls	r1, r3, #25
 8007180:	d508      	bpl.n	8007194 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007182:	495f      	ldr	r1, [pc, #380]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007184:	69e5      	ldr	r5, [r4, #28]
 8007186:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800718a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800718e:	432a      	orrs	r2, r5
 8007190:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007194:	061a      	lsls	r2, r3, #24
 8007196:	d508      	bpl.n	80071aa <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007198:	4959      	ldr	r1, [pc, #356]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800719a:	6a25      	ldr	r5, [r4, #32]
 800719c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80071a0:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80071a4:	432a      	orrs	r2, r5
 80071a6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80071aa:	05df      	lsls	r7, r3, #23
 80071ac:	d508      	bpl.n	80071c0 <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80071ae:	4954      	ldr	r1, [pc, #336]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80071b0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80071b2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80071b6:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80071ba:	432a      	orrs	r2, r5
 80071bc:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80071c0:	039e      	lsls	r6, r3, #14
 80071c2:	d508      	bpl.n	80071d6 <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80071c4:	494e      	ldr	r1, [pc, #312]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80071c6:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80071c8:	f8d1 209c 	ldr.w	r2, [r1, #156]	; 0x9c
 80071cc:	f022 0203 	bic.w	r2, r2, #3
 80071d0:	432a      	orrs	r2, r5
 80071d2:	f8c1 209c 	str.w	r2, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80071d6:	059d      	lsls	r5, r3, #22
 80071d8:	d508      	bpl.n	80071ec <HAL_RCCEx_PeriphCLKConfig+0x1b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80071da:	4949      	ldr	r1, [pc, #292]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80071dc:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 80071de:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80071e2:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 80071e6:	432a      	orrs	r2, r5
 80071e8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80071ec:	0559      	lsls	r1, r3, #21
 80071ee:	d50b      	bpl.n	8007208 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80071f0:	4943      	ldr	r1, [pc, #268]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80071f2:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80071f4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80071f8:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80071fc:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80071fe:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007202:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007206:	d071      	beq.n	80072ec <HAL_RCCEx_PeriphCLKConfig+0x2b0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007208:	051a      	lsls	r2, r3, #20
 800720a:	d50b      	bpl.n	8007224 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800720c:	493c      	ldr	r1, [pc, #240]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800720e:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8007210:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007214:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8007218:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800721a:	f5b5 0f80 	cmp.w	r5, #4194304	; 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800721e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007222:	d068      	beq.n	80072f6 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007224:	04df      	lsls	r7, r3, #19
 8007226:	d50b      	bpl.n	8007240 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007228:	4935      	ldr	r1, [pc, #212]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800722a:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 800722c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007230:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8007234:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007236:	f1b5 7f80 	cmp.w	r5, #16777216	; 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800723a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800723e:	d063      	beq.n	8007308 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007240:	049e      	lsls	r6, r3, #18
 8007242:	d50b      	bpl.n	800725c <HAL_RCCEx_PeriphCLKConfig+0x220>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007244:	492e      	ldr	r1, [pc, #184]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007246:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 8007248:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800724c:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8007250:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007252:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007256:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800725a:	d05a      	beq.n	8007312 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800725c:	045d      	lsls	r5, r3, #17
 800725e:	d50b      	bpl.n	8007278 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007260:	4927      	ldr	r1, [pc, #156]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007262:	6c25      	ldr	r5, [r4, #64]	; 0x40
 8007264:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007268:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 800726c:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800726e:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007272:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007276:	d051      	beq.n	800731c <HAL_RCCEx_PeriphCLKConfig+0x2e0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007278:	0419      	lsls	r1, r3, #16
 800727a:	d50b      	bpl.n	8007294 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800727c:	4920      	ldr	r1, [pc, #128]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800727e:	6c65      	ldr	r5, [r4, #68]	; 0x44
 8007280:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007284:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007288:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800728a:	f1b5 5f80 	cmp.w	r5, #268435456	; 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800728e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007292:	d048      	beq.n	8007326 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8007294:	03da      	lsls	r2, r3, #15
 8007296:	d50b      	bpl.n	80072b0 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8007298:	4919      	ldr	r1, [pc, #100]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800729a:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 800729c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80072a0:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 80072a4:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80072a6:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80072aa:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80072ae:	d03f      	beq.n	8007330 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80072b0:	035b      	lsls	r3, r3, #13
 80072b2:	d50b      	bpl.n	80072cc <HAL_RCCEx_PeriphCLKConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80072b4:	4a12      	ldr	r2, [pc, #72]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80072b6:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80072b8:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 80072bc:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80072c0:	430b      	orrs	r3, r1

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80072c2:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80072c6:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80072ca:	d036      	beq.n	800733a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  }

#endif /* QUADSPI */

  return status;
}
 80072cc:	b002      	add	sp, #8
 80072ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 80072d2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80072d4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80072d8:	659a      	str	r2, [r3, #88]	; 0x58
 80072da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80072e0:	9301      	str	r3, [sp, #4]
 80072e2:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80072e4:	2701      	movs	r7, #1
 80072e6:	e6b7      	b.n	8007058 <HAL_RCCEx_PeriphCLKConfig+0x1c>
      status = ret;
 80072e8:	2003      	movs	r0, #3
 80072ea:	e6ff      	b.n	80070ec <HAL_RCCEx_PeriphCLKConfig+0xb0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80072ec:	68ca      	ldr	r2, [r1, #12]
 80072ee:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80072f2:	60ca      	str	r2, [r1, #12]
 80072f4:	e788      	b.n	8007208 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80072f6:	68ca      	ldr	r2, [r1, #12]
 80072f8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80072fc:	60ca      	str	r2, [r1, #12]
 80072fe:	e791      	b.n	8007224 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8007300:	40021000 	.word	0x40021000
 8007304:	40007000 	.word	0x40007000
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007308:	68ca      	ldr	r2, [r1, #12]
 800730a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800730e:	60ca      	str	r2, [r1, #12]
 8007310:	e796      	b.n	8007240 <HAL_RCCEx_PeriphCLKConfig+0x204>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007312:	68ca      	ldr	r2, [r1, #12]
 8007314:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007318:	60ca      	str	r2, [r1, #12]
 800731a:	e79f      	b.n	800725c <HAL_RCCEx_PeriphCLKConfig+0x220>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800731c:	68ca      	ldr	r2, [r1, #12]
 800731e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007322:	60ca      	str	r2, [r1, #12]
 8007324:	e7a8      	b.n	8007278 <HAL_RCCEx_PeriphCLKConfig+0x23c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007326:	68ca      	ldr	r2, [r1, #12]
 8007328:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800732c:	60ca      	str	r2, [r1, #12]
 800732e:	e7b1      	b.n	8007294 <HAL_RCCEx_PeriphCLKConfig+0x258>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007330:	68ca      	ldr	r2, [r1, #12]
 8007332:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8007336:	60ca      	str	r2, [r1, #12]
 8007338:	e7ba      	b.n	80072b0 <HAL_RCCEx_PeriphCLKConfig+0x274>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800733a:	68d3      	ldr	r3, [r2, #12]
 800733c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007340:	60d3      	str	r3, [r2, #12]
}
 8007342:	b002      	add	sp, #8
 8007344:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007348:	4613      	mov	r3, r2
 800734a:	e6c6      	b.n	80070da <HAL_RCCEx_PeriphCLKConfig+0x9e>

0800734c <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 800734c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007350:	b082      	sub	sp, #8
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007352:	2300      	movs	r3, #0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8007354:	4617      	mov	r7, r2
 8007356:	460d      	mov	r5, r1
  __IO uint8_t  tmpreg8 = 0;
 8007358:	f88d 3003 	strb.w	r3, [sp, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 800735c:	4606      	mov	r6, r0

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800735e:	f7fb fb51 	bl	8002a04 <HAL_GetTick>
 8007362:	442f      	add	r7, r5
 8007364:	1a3f      	subs	r7, r7, r0
  tmp_tickstart = HAL_GetTick();
 8007366:	f7fb fb4d 	bl	8002a04 <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800736a:	4b31      	ldr	r3, [pc, #196]	; (8007430 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xe4>)
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800736c:	6834      	ldr	r4, [r6, #0]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007374:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8007378:	0d1b      	lsrs	r3, r3, #20
 800737a:	fb07 f303 	mul.w	r3, r7, r3
  tmp_tickstart = HAL_GetTick();
 800737e:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007380:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 8007382:	4622      	mov	r2, r4
 8007384:	1c69      	adds	r1, r5, #1
 8007386:	6893      	ldr	r3, [r2, #8]
 8007388:	d110      	bne.n	80073ac <SPI_WaitFifoStateUntilTimeout.constprop.0+0x60>
 800738a:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 800738e:	d009      	beq.n	80073a4 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x58>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007390:	7b23      	ldrb	r3, [r4, #12]
 8007392:	b2db      	uxtb	r3, r3
 8007394:	f88d 3003 	strb.w	r3, [sp, #3]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007398:	f89d 3003 	ldrb.w	r3, [sp, #3]
  while ((hspi->Instance->SR & Fifo) != State)
 800739c:	6893      	ldr	r3, [r2, #8]
 800739e:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 80073a2:	d1f5      	bne.n	8007390 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x44>
      }
      count--;
    }
  }

  return HAL_OK;
 80073a4:	2000      	movs	r0, #0
}
 80073a6:	b002      	add	sp, #8
 80073a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while ((hspi->Instance->SR & Fifo) != State)
 80073ac:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 80073b0:	d0f8      	beq.n	80073a4 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x58>
      tmpreg8 = *ptmpreg8;
 80073b2:	7b23      	ldrb	r3, [r4, #12]
 80073b4:	b2db      	uxtb	r3, r3
 80073b6:	f88d 3003 	strb.w	r3, [sp, #3]
      UNUSED(tmpreg8);
 80073ba:	f89d 3003 	ldrb.w	r3, [sp, #3]
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80073be:	f7fb fb21 	bl	8002a04 <HAL_GetTick>
 80073c2:	eba0 0008 	sub.w	r0, r0, r8
 80073c6:	42b8      	cmp	r0, r7
 80073c8:	d209      	bcs.n	80073de <SPI_WaitFifoStateUntilTimeout.constprop.0+0x92>
      if (count == 0U)
 80073ca:	9b01      	ldr	r3, [sp, #4]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80073cc:	6832      	ldr	r2, [r6, #0]
        tmp_timeout = 0U;
 80073ce:	2b00      	cmp	r3, #0
      count--;
 80073d0:	9b01      	ldr	r3, [sp, #4]
 80073d2:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 80073d6:	bf08      	it	eq
 80073d8:	2700      	moveq	r7, #0
      count--;
 80073da:	9301      	str	r3, [sp, #4]
 80073dc:	e7d2      	b.n	8007384 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x38>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80073de:	e9d6 3100 	ldrd	r3, r1, [r6]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80073e2:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80073e4:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80073e8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80073ec:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80073ee:	d013      	beq.n	8007418 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xcc>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80073f0:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 80073f2:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80073f6:	d107      	bne.n	8007408 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xbc>
          SPI_RESET_CRC(hspi);
 80073f8:	681a      	ldr	r2, [r3, #0]
 80073fa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80073fe:	601a      	str	r2, [r3, #0]
 8007400:	681a      	ldr	r2, [r3, #0]
 8007402:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007406:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8007408:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 800740a:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 800740c:	f886 205d 	strb.w	r2, [r6, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 8007410:	f886 305c 	strb.w	r3, [r6, #92]	; 0x5c
        return HAL_TIMEOUT;
 8007414:	2003      	movs	r0, #3
 8007416:	e7c6      	b.n	80073a6 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x5a>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007418:	68b2      	ldr	r2, [r6, #8]
 800741a:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800741e:	d002      	beq.n	8007426 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xda>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007420:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8007424:	d1e4      	bne.n	80073f0 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa4>
          __HAL_SPI_DISABLE(hspi);
 8007426:	681a      	ldr	r2, [r3, #0]
 8007428:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800742c:	601a      	str	r2, [r3, #0]
 800742e:	e7df      	b.n	80073f0 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa4>
 8007430:	20000008 	.word	0x20000008

08007434 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007434:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007438:	b085      	sub	sp, #20
  __IO uint8_t  tmpreg8 = 0;
 800743a:	2300      	movs	r3, #0
 800743c:	f88d 3007 	strb.w	r3, [sp, #7]
 8007440:	eb01 0902 	add.w	r9, r1, r2
{
 8007444:	460e      	mov	r6, r1
 8007446:	4617      	mov	r7, r2
 8007448:	4605      	mov	r5, r0
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800744a:	f7fb fadb 	bl	8002a04 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800744e:	f8df 8120 	ldr.w	r8, [pc, #288]	; 8007570 <SPI_EndRxTxTransaction+0x13c>
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007452:	eba9 0a00 	sub.w	sl, r9, r0
  tmp_tickstart = HAL_GetTick();
 8007456:	f7fb fad5 	bl	8002a04 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800745a:	f8d8 3000 	ldr.w	r3, [r8]
 800745e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007462:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8007466:	0d1b      	lsrs	r3, r3, #20
 8007468:	fb0a f303 	mul.w	r3, sl, r3
  tmp_tickstart = HAL_GetTick();
 800746c:	4683      	mov	fp, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800746e:	9302      	str	r3, [sp, #8]
  while ((hspi->Instance->SR & Fifo) != State)
 8007470:	1c70      	adds	r0, r6, #1
 8007472:	682c      	ldr	r4, [r5, #0]
 8007474:	d120      	bne.n	80074b8 <SPI_EndRxTxTransaction+0x84>
 8007476:	68a3      	ldr	r3, [r4, #8]
 8007478:	f413 5fc0 	tst.w	r3, #6144	; 0x1800
 800747c:	d1fb      	bne.n	8007476 <SPI_EndRxTxTransaction+0x42>
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800747e:	f7fb fac1 	bl	8002a04 <HAL_GetTick>
 8007482:	eba9 0900 	sub.w	r9, r9, r0
  tmp_tickstart = HAL_GetTick();
 8007486:	f7fb fabd 	bl	8002a04 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800748a:	f8d8 3000 	ldr.w	r3, [r8]
 800748e:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8007492:	fb09 f303 	mul.w	r3, r9, r3
  tmp_tickstart = HAL_GetTick();
 8007496:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007498:	9303      	str	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800749a:	1c71      	adds	r1, r6, #1
 800749c:	682c      	ldr	r4, [r5, #0]
 800749e:	d11f      	bne.n	80074e0 <SPI_EndRxTxTransaction+0xac>
 80074a0:	68a3      	ldr	r3, [r4, #8]
 80074a2:	061a      	lsls	r2, r3, #24
 80074a4:	d4fc      	bmi.n	80074a0 <SPI_EndRxTxTransaction+0x6c>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80074a6:	463a      	mov	r2, r7
 80074a8:	4631      	mov	r1, r6
 80074aa:	4628      	mov	r0, r5
 80074ac:	f7ff ff4e 	bl	800734c <SPI_WaitFifoStateUntilTimeout.constprop.0>
 80074b0:	bb48      	cbnz	r0, 8007506 <SPI_EndRxTxTransaction+0xd2>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 80074b2:	b005      	add	sp, #20
 80074b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  while ((hspi->Instance->SR & Fifo) != State)
 80074b8:	68a3      	ldr	r3, [r4, #8]
 80074ba:	f413 5fc0 	tst.w	r3, #6144	; 0x1800
 80074be:	d0de      	beq.n	800747e <SPI_EndRxTxTransaction+0x4a>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80074c0:	f7fb faa0 	bl	8002a04 <HAL_GetTick>
 80074c4:	eba0 000b 	sub.w	r0, r0, fp
 80074c8:	4550      	cmp	r0, sl
 80074ca:	d222      	bcs.n	8007512 <SPI_EndRxTxTransaction+0xde>
      if (count == 0U)
 80074cc:	9a02      	ldr	r2, [sp, #8]
      count--;
 80074ce:	9b02      	ldr	r3, [sp, #8]
        tmp_timeout = 0U;
 80074d0:	2a00      	cmp	r2, #0
      count--;
 80074d2:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 80074d6:	bf08      	it	eq
 80074d8:	f04f 0a00 	moveq.w	sl, #0
      count--;
 80074dc:	9302      	str	r3, [sp, #8]
 80074de:	e7c7      	b.n	8007470 <SPI_EndRxTxTransaction+0x3c>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80074e0:	68a3      	ldr	r3, [r4, #8]
 80074e2:	061b      	lsls	r3, r3, #24
 80074e4:	d5df      	bpl.n	80074a6 <SPI_EndRxTxTransaction+0x72>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80074e6:	f7fb fa8d 	bl	8002a04 <HAL_GetTick>
 80074ea:	eba0 0008 	sub.w	r0, r0, r8
 80074ee:	4548      	cmp	r0, r9
 80074f0:	d20f      	bcs.n	8007512 <SPI_EndRxTxTransaction+0xde>
      if (count == 0U)
 80074f2:	9a03      	ldr	r2, [sp, #12]
      count--;
 80074f4:	9b03      	ldr	r3, [sp, #12]
        tmp_timeout = 0U;
 80074f6:	2a00      	cmp	r2, #0
      count--;
 80074f8:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 80074fc:	bf08      	it	eq
 80074fe:	f04f 0900 	moveq.w	r9, #0
      count--;
 8007502:	9303      	str	r3, [sp, #12]
 8007504:	e7c9      	b.n	800749a <SPI_EndRxTxTransaction+0x66>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007506:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8007508:	f043 0320 	orr.w	r3, r3, #32
    return HAL_TIMEOUT;
 800750c:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800750e:	662b      	str	r3, [r5, #96]	; 0x60
    return HAL_TIMEOUT;
 8007510:	e7cf      	b.n	80074b2 <SPI_EndRxTxTransaction+0x7e>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007512:	e9d5 3100 	ldrd	r3, r1, [r5]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007516:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007518:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800751c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007520:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007522:	d019      	beq.n	8007558 <SPI_EndRxTxTransaction+0x124>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007524:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8007526:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800752a:	d107      	bne.n	800753c <SPI_EndRxTxTransaction+0x108>
          SPI_RESET_CRC(hspi);
 800752c:	681a      	ldr	r2, [r3, #0]
 800752e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007532:	601a      	str	r2, [r3, #0]
 8007534:	681a      	ldr	r2, [r3, #0]
 8007536:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800753a:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800753c:	2301      	movs	r3, #1
 800753e:	f885 305d 	strb.w	r3, [r5, #93]	; 0x5d
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007542:	6e2b      	ldr	r3, [r5, #96]	; 0x60
        __HAL_UNLOCK(hspi);
 8007544:	2200      	movs	r2, #0
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007546:	f043 0320 	orr.w	r3, r3, #32
    return HAL_TIMEOUT;
 800754a:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 800754c:	f885 205c 	strb.w	r2, [r5, #92]	; 0x5c
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007550:	662b      	str	r3, [r5, #96]	; 0x60
}
 8007552:	b005      	add	sp, #20
 8007554:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007558:	68aa      	ldr	r2, [r5, #8]
 800755a:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800755e:	d002      	beq.n	8007566 <SPI_EndRxTxTransaction+0x132>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007560:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8007564:	d1de      	bne.n	8007524 <SPI_EndRxTxTransaction+0xf0>
          __HAL_SPI_DISABLE(hspi);
 8007566:	681a      	ldr	r2, [r3, #0]
 8007568:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800756c:	601a      	str	r2, [r3, #0]
 800756e:	e7d9      	b.n	8007524 <SPI_EndRxTxTransaction+0xf0>
 8007570:	20000008 	.word	0x20000008

08007574 <HAL_SPI_Init>:
  if (hspi == NULL)
 8007574:	2800      	cmp	r0, #0
 8007576:	d077      	beq.n	8007668 <HAL_SPI_Init+0xf4>
{
 8007578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800757c:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800757e:	4604      	mov	r4, r0
 8007580:	2e00      	cmp	r6, #0
 8007582:	d058      	beq.n	8007636 <HAL_SPI_Init+0xc2>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007584:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007586:	e9c0 3304 	strd	r3, r3, [r0, #16]
  if (hspi->State == HAL_SPI_STATE_RESET)
 800758a:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800758e:	2200      	movs	r2, #0
 8007590:	62a2      	str	r2, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8007592:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007596:	2b00      	cmp	r3, #0
 8007598:	d059      	beq.n	800764e <HAL_SPI_Init+0xda>
  __HAL_SPI_DISABLE(hspi);
 800759a:	6821      	ldr	r1, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800759c:	68e7      	ldr	r7, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 800759e:	2302      	movs	r3, #2
 80075a0:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 80075a4:	680a      	ldr	r2, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80075a6:	f5b7 6fe0 	cmp.w	r7, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 80075aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80075ae:	600a      	str	r2, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80075b0:	d947      	bls.n	8007642 <HAL_SPI_Init+0xce>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80075b2:	f5b7 6f70 	cmp.w	r7, #3840	; 0xf00
 80075b6:	d159      	bne.n	800766c <HAL_SPI_Init+0xf8>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80075b8:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80075ba:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80075bc:	f405 5500 	and.w	r5, r5, #8192	; 0x2000
 80075c0:	6862      	ldr	r2, [r4, #4]
 80075c2:	68a3      	ldr	r3, [r4, #8]
 80075c4:	f402 7282 	and.w	r2, r2, #260	; 0x104
 80075c8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80075cc:	431a      	orrs	r2, r3
 80075ce:	6923      	ldr	r3, [r4, #16]
 80075d0:	f003 0302 	and.w	r3, r3, #2
 80075d4:	4313      	orrs	r3, r2
 80075d6:	6962      	ldr	r2, [r4, #20]
 80075d8:	f002 0201 	and.w	r2, r2, #1
 80075dc:	431a      	orrs	r2, r3
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80075de:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80075e0:	f407 6770 	and.w	r7, r7, #3840	; 0xf00
 80075e4:	f003 0308 	and.w	r3, r3, #8
 80075e8:	ea43 0e07 	orr.w	lr, r3, r7
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80075ec:	69e3      	ldr	r3, [r4, #28]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80075ee:	f006 0c10 	and.w	ip, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80075f2:	f003 0838 	and.w	r8, r3, #56	; 0x38
 80075f6:	69a6      	ldr	r6, [r4, #24]
 80075f8:	6a23      	ldr	r3, [r4, #32]
 80075fa:	f003 0780 	and.w	r7, r3, #128	; 0x80
 80075fe:	f406 7300 	and.w	r3, r6, #512	; 0x200
 8007602:	4313      	orrs	r3, r2
 8007604:	ea43 0308 	orr.w	r3, r3, r8
 8007608:	433b      	orrs	r3, r7
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800760a:	0c36      	lsrs	r6, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800760c:	432b      	orrs	r3, r5
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800760e:	f006 0604 	and.w	r6, r6, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007612:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007614:	ea4e 0306 	orr.w	r3, lr, r6
 8007618:	ea43 030c 	orr.w	r3, r3, ip
 800761c:	4303      	orrs	r3, r0
 800761e:	604b      	str	r3, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007620:	69cb      	ldr	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007622:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007624:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 8007628:	2201      	movs	r2, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800762a:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800762c:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800762e:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
}
 8007632:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007636:	6843      	ldr	r3, [r0, #4]
 8007638:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800763c:	d0a5      	beq.n	800758a <HAL_SPI_Init+0x16>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800763e:	61c6      	str	r6, [r0, #28]
 8007640:	e7a3      	b.n	800758a <HAL_SPI_Init+0x16>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007642:	d00b      	beq.n	800765c <HAL_SPI_Init+0xe8>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007644:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007648:	2500      	movs	r5, #0
 800764a:	62a5      	str	r5, [r4, #40]	; 0x28
 800764c:	e7b8      	b.n	80075c0 <HAL_SPI_Init+0x4c>
    hspi->Lock = HAL_UNLOCKED;
 800764e:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8007652:	4620      	mov	r0, r4
 8007654:	f7fc fde0 	bl	8004218 <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007658:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800765a:	e79e      	b.n	800759a <HAL_SPI_Init+0x26>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800765c:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800765e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007662:	f405 5500 	and.w	r5, r5, #8192	; 0x2000
 8007666:	e7ab      	b.n	80075c0 <HAL_SPI_Init+0x4c>
    return HAL_ERROR;
 8007668:	2001      	movs	r0, #1
}
 800766a:	4770      	bx	lr
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800766c:	2000      	movs	r0, #0
 800766e:	e7eb      	b.n	8007648 <HAL_SPI_Init+0xd4>

08007670 <HAL_SPI_TransmitReceive>:
{
 8007670:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007674:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8007676:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
{
 800767a:	9e08      	ldr	r6, [sp, #32]
  __HAL_LOCK(hspi);
 800767c:	2801      	cmp	r0, #1
 800767e:	f000 8097 	beq.w	80077b0 <HAL_SPI_TransmitReceive+0x140>
 8007682:	461f      	mov	r7, r3
 8007684:	2301      	movs	r3, #1
 8007686:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  tickstart = HAL_GetTick();
 800768a:	4689      	mov	r9, r1
 800768c:	4690      	mov	r8, r2
 800768e:	f7fb f9b9 	bl	8002a04 <HAL_GetTick>
 8007692:	4605      	mov	r5, r0
  tmp_state           = hspi->State;
 8007694:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
  tmp_mode            = hspi->Init.Mode;
 8007698:	6863      	ldr	r3, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800769a:	2801      	cmp	r0, #1
  tmp_state           = hspi->State;
 800769c:	b2c1      	uxtb	r1, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800769e:	d010      	beq.n	80076c2 <HAL_SPI_TransmitReceive+0x52>
 80076a0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80076a4:	d008      	beq.n	80076b8 <HAL_SPI_TransmitReceive+0x48>
    errorcode = HAL_BUSY;
 80076a6:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 80076a8:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 80076aa:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 80076ac:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80076b0:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 80076b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80076b8:	68a2      	ldr	r2, [r4, #8]
 80076ba:	2a00      	cmp	r2, #0
 80076bc:	d1f3      	bne.n	80076a6 <HAL_SPI_TransmitReceive+0x36>
 80076be:	2904      	cmp	r1, #4
 80076c0:	d1f1      	bne.n	80076a6 <HAL_SPI_TransmitReceive+0x36>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80076c2:	f1b9 0f00 	cmp.w	r9, #0
 80076c6:	d076      	beq.n	80077b6 <HAL_SPI_TransmitReceive+0x146>
 80076c8:	f1b8 0f00 	cmp.w	r8, #0
 80076cc:	d073      	beq.n	80077b6 <HAL_SPI_TransmitReceive+0x146>
 80076ce:	2f00      	cmp	r7, #0
 80076d0:	d071      	beq.n	80077b6 <HAL_SPI_TransmitReceive+0x146>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80076d2:	f894 205d 	ldrb.w	r2, [r4, #93]	; 0x5d
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80076d6:	68e1      	ldr	r1, [r4, #12]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80076d8:	f8c4 8040 	str.w	r8, [r4, #64]	; 0x40
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80076dc:	2a04      	cmp	r2, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80076de:	bf1c      	itt	ne
 80076e0:	2205      	movne	r2, #5
 80076e2:	f884 205d 	strbne.w	r2, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80076e6:	2200      	movs	r2, #0
 80076e8:	6622      	str	r2, [r4, #96]	; 0x60
  hspi->TxISR       = NULL;
 80076ea:	e9c4 2213 	strd	r2, r2, [r4, #76]	; 0x4c
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80076ee:	6822      	ldr	r2, [r4, #0]
  hspi->RxXferCount = Size;
 80076f0:	f8a4 7046 	strh.w	r7, [r4, #70]	; 0x46
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80076f4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
  hspi->TxXferCount = Size;
 80076f8:	87e7      	strh	r7, [r4, #62]	; 0x3e
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80076fa:	6851      	ldr	r1, [r2, #4]
  hspi->RxXferSize  = Size;
 80076fc:	f8a4 7044 	strh.w	r7, [r4, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007700:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8007704:	87a7      	strh	r7, [r4, #60]	; 0x3c
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007706:	d858      	bhi.n	80077ba <HAL_SPI_TransmitReceive+0x14a>
 8007708:	2f01      	cmp	r7, #1
 800770a:	f000 8124 	beq.w	8007956 <HAL_SPI_TransmitReceive+0x2e6>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800770e:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 8007712:	6051      	str	r1, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007714:	6811      	ldr	r1, [r2, #0]
 8007716:	0649      	lsls	r1, r1, #25
 8007718:	f100 80e3 	bmi.w	80078e2 <HAL_SPI_TransmitReceive+0x272>
    __HAL_SPI_ENABLE(hspi);
 800771c:	6811      	ldr	r1, [r2, #0]
 800771e:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8007722:	6011      	str	r1, [r2, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007724:	2b00      	cmp	r3, #0
 8007726:	f000 80df 	beq.w	80078e8 <HAL_SPI_TransmitReceive+0x278>
 800772a:	2f01      	cmp	r7, #1
 800772c:	f000 80dc 	beq.w	80078e8 <HAL_SPI_TransmitReceive+0x278>
        txallowed = 1U;
 8007730:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007732:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8007734:	b29b      	uxth	r3, r3
 8007736:	b92b      	cbnz	r3, 8007744 <HAL_SPI_TransmitReceive+0xd4>
 8007738:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800773c:	b29b      	uxth	r3, r3
 800773e:	2b00      	cmp	r3, #0
 8007740:	f000 8086 	beq.w	8007850 <HAL_SPI_TransmitReceive+0x1e0>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007744:	6822      	ldr	r2, [r4, #0]
 8007746:	6893      	ldr	r3, [r2, #8]
 8007748:	0799      	lsls	r1, r3, #30
 800774a:	d505      	bpl.n	8007758 <HAL_SPI_TransmitReceive+0xe8>
 800774c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800774e:	b29b      	uxth	r3, r3
 8007750:	b113      	cbz	r3, 8007758 <HAL_SPI_TransmitReceive+0xe8>
 8007752:	2f00      	cmp	r7, #0
 8007754:	f040 80e4 	bne.w	8007920 <HAL_SPI_TransmitReceive+0x2b0>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007758:	6893      	ldr	r3, [r2, #8]
 800775a:	f013 0301 	ands.w	r3, r3, #1
 800775e:	d01e      	beq.n	800779e <HAL_SPI_TransmitReceive+0x12e>
 8007760:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8007764:	b289      	uxth	r1, r1
 8007766:	b1d1      	cbz	r1, 800779e <HAL_SPI_TransmitReceive+0x12e>
        if (hspi->RxXferCount > 1U)
 8007768:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 800776c:	b289      	uxth	r1, r1
 800776e:	2901      	cmp	r1, #1
 8007770:	f240 80c8 	bls.w	8007904 <HAL_SPI_TransmitReceive+0x294>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007774:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8007776:	68d0      	ldr	r0, [r2, #12]
 8007778:	f821 0b02 	strh.w	r0, [r1], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800777c:	6421      	str	r1, [r4, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800777e:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8007782:	3902      	subs	r1, #2
 8007784:	b289      	uxth	r1, r1
 8007786:	f8a4 1046 	strh.w	r1, [r4, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800778a:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 800778e:	b289      	uxth	r1, r1
 8007790:	2901      	cmp	r1, #1
        txallowed = 1U;
 8007792:	461f      	mov	r7, r3
          if (hspi->RxXferCount <= 1U)
 8007794:	d803      	bhi.n	800779e <HAL_SPI_TransmitReceive+0x12e>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007796:	6853      	ldr	r3, [r2, #4]
 8007798:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800779c:	6053      	str	r3, [r2, #4]
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800779e:	f7fb f931 	bl	8002a04 <HAL_GetTick>
 80077a2:	1b43      	subs	r3, r0, r5
 80077a4:	42b3      	cmp	r3, r6
 80077a6:	d3c4      	bcc.n	8007732 <HAL_SPI_TransmitReceive+0xc2>
 80077a8:	1c73      	adds	r3, r6, #1
 80077aa:	d0c2      	beq.n	8007732 <HAL_SPI_TransmitReceive+0xc2>
        errorcode = HAL_TIMEOUT;
 80077ac:	2003      	movs	r0, #3
 80077ae:	e77b      	b.n	80076a8 <HAL_SPI_TransmitReceive+0x38>
  __HAL_LOCK(hspi);
 80077b0:	2002      	movs	r0, #2
}
 80077b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    errorcode = HAL_ERROR;
 80077b6:	2001      	movs	r0, #1
 80077b8:	e776      	b.n	80076a8 <HAL_SPI_TransmitReceive+0x38>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80077ba:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 80077be:	6051      	str	r1, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80077c0:	6811      	ldr	r1, [r2, #0]
 80077c2:	0648      	lsls	r0, r1, #25
 80077c4:	d403      	bmi.n	80077ce <HAL_SPI_TransmitReceive+0x15e>
    __HAL_SPI_ENABLE(hspi);
 80077c6:	6811      	ldr	r1, [r2, #0]
 80077c8:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 80077cc:	6011      	str	r1, [r2, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d161      	bne.n	8007896 <HAL_SPI_TransmitReceive+0x226>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80077d2:	4649      	mov	r1, r9
 80077d4:	f831 3b02 	ldrh.w	r3, [r1], #2
 80077d8:	60d3      	str	r3, [r2, #12]
      hspi->TxXferCount--;
 80077da:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80077dc:	63a1      	str	r1, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 80077de:	3b01      	subs	r3, #1
 80077e0:	b29b      	uxth	r3, r3
 80077e2:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80077e4:	1c72      	adds	r2, r6, #1
{
 80077e6:	f04f 0701 	mov.w	r7, #1
 80077ea:	d028      	beq.n	800783e <HAL_SPI_TransmitReceive+0x1ce>
 80077ec:	e04e      	b.n	800788c <HAL_SPI_TransmitReceive+0x21c>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80077ee:	6822      	ldr	r2, [r4, #0]
 80077f0:	6893      	ldr	r3, [r2, #8]
 80077f2:	079b      	lsls	r3, r3, #30
 80077f4:	d50d      	bpl.n	8007812 <HAL_SPI_TransmitReceive+0x1a2>
 80077f6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80077f8:	b29b      	uxth	r3, r3
 80077fa:	b153      	cbz	r3, 8007812 <HAL_SPI_TransmitReceive+0x1a2>
 80077fc:	b14f      	cbz	r7, 8007812 <HAL_SPI_TransmitReceive+0x1a2>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80077fe:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007800:	f831 3b02 	ldrh.w	r3, [r1], #2
 8007804:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 8007806:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007808:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800780a:	3b01      	subs	r3, #1
 800780c:	b29b      	uxth	r3, r3
        txallowed = 0U;
 800780e:	2700      	movs	r7, #0
        hspi->TxXferCount--;
 8007810:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007812:	6893      	ldr	r3, [r2, #8]
 8007814:	f013 0301 	ands.w	r3, r3, #1
 8007818:	d00f      	beq.n	800783a <HAL_SPI_TransmitReceive+0x1ca>
 800781a:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 800781e:	b289      	uxth	r1, r1
 8007820:	b159      	cbz	r1, 800783a <HAL_SPI_TransmitReceive+0x1ca>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007822:	68d1      	ldr	r1, [r2, #12]
 8007824:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8007826:	f822 1b02 	strh.w	r1, [r2], #2
        txallowed = 1U;
 800782a:	461f      	mov	r7, r3
        hspi->RxXferCount--;
 800782c:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007830:	6422      	str	r2, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8007832:	3b01      	subs	r3, #1
 8007834:	b29b      	uxth	r3, r3
 8007836:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800783a:	f7fb f8e3 	bl	8002a04 <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800783e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8007840:	b29b      	uxth	r3, r3
 8007842:	2b00      	cmp	r3, #0
 8007844:	d1d3      	bne.n	80077ee <HAL_SPI_TransmitReceive+0x17e>
 8007846:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800784a:	b29b      	uxth	r3, r3
 800784c:	2b00      	cmp	r3, #0
 800784e:	d1ce      	bne.n	80077ee <HAL_SPI_TransmitReceive+0x17e>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007850:	462a      	mov	r2, r5
 8007852:	4631      	mov	r1, r6
 8007854:	4620      	mov	r0, r4
 8007856:	f7ff fded 	bl	8007434 <SPI_EndRxTxTransaction>
 800785a:	2800      	cmp	r0, #0
 800785c:	f43f af24 	beq.w	80076a8 <HAL_SPI_TransmitReceive+0x38>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007860:	2320      	movs	r3, #32
 8007862:	6623      	str	r3, [r4, #96]	; 0x60
    errorcode = HAL_ERROR;
 8007864:	2001      	movs	r0, #1
 8007866:	e71f      	b.n	80076a8 <HAL_SPI_TransmitReceive+0x38>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007868:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800786c:	b29b      	uxth	r3, r3
 800786e:	2b00      	cmp	r3, #0
 8007870:	d0ee      	beq.n	8007850 <HAL_SPI_TransmitReceive+0x1e0>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007872:	6822      	ldr	r2, [r4, #0]
 8007874:	6893      	ldr	r3, [r2, #8]
 8007876:	0798      	lsls	r0, r3, #30
 8007878:	d422      	bmi.n	80078c0 <HAL_SPI_TransmitReceive+0x250>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800787a:	6893      	ldr	r3, [r2, #8]
 800787c:	f013 0301 	ands.w	r3, r3, #1
 8007880:	d10c      	bne.n	800789c <HAL_SPI_TransmitReceive+0x22c>
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007882:	f7fb f8bf 	bl	8002a04 <HAL_GetTick>
 8007886:	1b40      	subs	r0, r0, r5
 8007888:	42b0      	cmp	r0, r6
 800788a:	d28f      	bcs.n	80077ac <HAL_SPI_TransmitReceive+0x13c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800788c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800788e:	b29b      	uxth	r3, r3
 8007890:	2b00      	cmp	r3, #0
 8007892:	d1ee      	bne.n	8007872 <HAL_SPI_TransmitReceive+0x202>
 8007894:	e7e8      	b.n	8007868 <HAL_SPI_TransmitReceive+0x1f8>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007896:	2f01      	cmp	r7, #1
 8007898:	d1a4      	bne.n	80077e4 <HAL_SPI_TransmitReceive+0x174>
 800789a:	e79a      	b.n	80077d2 <HAL_SPI_TransmitReceive+0x162>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800789c:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 80078a0:	b289      	uxth	r1, r1
 80078a2:	2900      	cmp	r1, #0
 80078a4:	d0ed      	beq.n	8007882 <HAL_SPI_TransmitReceive+0x212>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80078a6:	68d1      	ldr	r1, [r2, #12]
 80078a8:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80078aa:	f822 1b02 	strh.w	r1, [r2], #2
        txallowed = 1U;
 80078ae:	461f      	mov	r7, r3
        hspi->RxXferCount--;
 80078b0:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80078b4:	6422      	str	r2, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 80078b6:	3b01      	subs	r3, #1
 80078b8:	b29b      	uxth	r3, r3
 80078ba:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
        txallowed = 1U;
 80078be:	e7e0      	b.n	8007882 <HAL_SPI_TransmitReceive+0x212>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80078c0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80078c2:	b29b      	uxth	r3, r3
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d0d8      	beq.n	800787a <HAL_SPI_TransmitReceive+0x20a>
 80078c8:	2f00      	cmp	r7, #0
 80078ca:	d0d6      	beq.n	800787a <HAL_SPI_TransmitReceive+0x20a>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80078cc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80078ce:	f833 1b02 	ldrh.w	r1, [r3], #2
 80078d2:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80078d4:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 80078d6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80078d8:	3b01      	subs	r3, #1
 80078da:	b29b      	uxth	r3, r3
        txallowed = 0U;
 80078dc:	2700      	movs	r7, #0
        hspi->TxXferCount--;
 80078de:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 80078e0:	e7cb      	b.n	800787a <HAL_SPI_TransmitReceive+0x20a>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	f47f af24 	bne.w	8007730 <HAL_SPI_TransmitReceive+0xc0>
      if (hspi->TxXferCount > 1U)
 80078e8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80078ea:	b29b      	uxth	r3, r3
 80078ec:	2b01      	cmp	r3, #1
 80078ee:	d93a      	bls.n	8007966 <HAL_SPI_TransmitReceive+0x2f6>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80078f0:	4649      	mov	r1, r9
 80078f2:	f831 3b02 	ldrh.w	r3, [r1], #2
 80078f6:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount -= 2U;
 80078f8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80078fa:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80078fc:	3b02      	subs	r3, #2
 80078fe:	b29b      	uxth	r3, r3
 8007900:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8007902:	e715      	b.n	8007730 <HAL_SPI_TransmitReceive+0xc0>
        txallowed = 1U;
 8007904:	461f      	mov	r7, r3
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007906:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007908:	7b12      	ldrb	r2, [r2, #12]
 800790a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800790c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800790e:	3301      	adds	r3, #1
 8007910:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount--;
 8007912:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8007916:	3b01      	subs	r3, #1
 8007918:	b29b      	uxth	r3, r3
 800791a:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 800791e:	e73e      	b.n	800779e <HAL_SPI_TransmitReceive+0x12e>
        if (hspi->TxXferCount > 1U)
 8007920:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8007922:	b29b      	uxth	r3, r3
 8007924:	2b01      	cmp	r3, #1
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007926:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        if (hspi->TxXferCount > 1U)
 8007928:	d909      	bls.n	800793e <HAL_SPI_TransmitReceive+0x2ce>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800792a:	f833 1b02 	ldrh.w	r1, [r3], #2
 800792e:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007930:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8007932:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8007934:	3b02      	subs	r3, #2
 8007936:	b29b      	uxth	r3, r3
        txallowed = 0U;
 8007938:	2700      	movs	r7, #0
          hspi->TxXferCount -= 2U;
 800793a:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800793c:	e70c      	b.n	8007758 <HAL_SPI_TransmitReceive+0xe8>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800793e:	781b      	ldrb	r3, [r3, #0]
 8007940:	7313      	strb	r3, [r2, #12]
          hspi->TxXferCount--;
 8007942:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr++;
 8007944:	6ba2      	ldr	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 8007946:	3b01      	subs	r3, #1
          hspi->pTxBuffPtr++;
 8007948:	3201      	adds	r2, #1
          hspi->TxXferCount--;
 800794a:	b29b      	uxth	r3, r3
          hspi->pTxBuffPtr++;
 800794c:	63a2      	str	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 800794e:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007950:	6822      	ldr	r2, [r4, #0]
        txallowed = 0U;
 8007952:	2700      	movs	r7, #0
 8007954:	e700      	b.n	8007758 <HAL_SPI_TransmitReceive+0xe8>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007956:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 800795a:	6051      	str	r1, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800795c:	6811      	ldr	r1, [r2, #0]
 800795e:	0649      	lsls	r1, r1, #25
 8007960:	f57f aedc 	bpl.w	800771c <HAL_SPI_TransmitReceive+0xac>
 8007964:	e7c0      	b.n	80078e8 <HAL_SPI_TransmitReceive+0x278>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007966:	f899 3000 	ldrb.w	r3, [r9]
 800796a:	7313      	strb	r3, [r2, #12]
        hspi->TxXferCount--;
 800796c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr++;
 800796e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8007970:	3b01      	subs	r3, #1
        hspi->pTxBuffPtr++;
 8007972:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 8007974:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr++;
 8007976:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8007978:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800797a:	e6d9      	b.n	8007730 <HAL_SPI_TransmitReceive+0xc0>

0800797c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800797c:	6a03      	ldr	r3, [r0, #32]
 800797e:	f023 0301 	bic.w	r3, r3, #1
 8007982:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007984:	6a03      	ldr	r3, [r0, #32]
{
 8007986:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007988:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800798a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800798c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800798e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007992:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8007996:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007998:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 800799a:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 800799e:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80079a0:	4d15      	ldr	r5, [pc, #84]	; (80079f8 <TIM_OC1_SetConfig+0x7c>)
 80079a2:	42a8      	cmp	r0, r5
 80079a4:	d013      	beq.n	80079ce <TIM_OC1_SetConfig+0x52>
 80079a6:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80079aa:	42a8      	cmp	r0, r5
 80079ac:	d00f      	beq.n	80079ce <TIM_OC1_SetConfig+0x52>
 80079ae:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 80079b2:	42a8      	cmp	r0, r5
 80079b4:	d00b      	beq.n	80079ce <TIM_OC1_SetConfig+0x52>
 80079b6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80079ba:	42a8      	cmp	r0, r5
 80079bc:	d007      	beq.n	80079ce <TIM_OC1_SetConfig+0x52>
 80079be:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80079c2:	42a8      	cmp	r0, r5
 80079c4:	d003      	beq.n	80079ce <TIM_OC1_SetConfig+0x52>
 80079c6:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80079ca:	42a8      	cmp	r0, r5
 80079cc:	d10d      	bne.n	80079ea <TIM_OC1_SetConfig+0x6e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80079ce:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80079d0:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80079d4:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80079d6:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80079da:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80079de:	ea46 0c05 	orr.w	ip, r6, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 80079e2:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80079e6:	ea4c 0404 	orr.w	r4, ip, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80079ea:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80079ec:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80079ee:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 80079f0:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR1 = OC_Config->Pulse;
 80079f2:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;
 80079f4:	6203      	str	r3, [r0, #32]
}
 80079f6:	4770      	bx	lr
 80079f8:	40012c00 	.word	0x40012c00

080079fc <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80079fc:	6a03      	ldr	r3, [r0, #32]
 80079fe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007a02:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a04:	6a03      	ldr	r3, [r0, #32]
{
 8007a06:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a08:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a0a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a0c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007a0e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007a12:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8007a16:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007a18:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8007a1a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007a1e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007a22:	4d1c      	ldr	r5, [pc, #112]	; (8007a94 <TIM_OC3_SetConfig+0x98>)
 8007a24:	42a8      	cmp	r0, r5
 8007a26:	d017      	beq.n	8007a58 <TIM_OC3_SetConfig+0x5c>
 8007a28:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007a2c:	42a8      	cmp	r0, r5
 8007a2e:	d013      	beq.n	8007a58 <TIM_OC3_SetConfig+0x5c>
 8007a30:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8007a34:	42a8      	cmp	r0, r5
 8007a36:	d025      	beq.n	8007a84 <TIM_OC3_SetConfig+0x88>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a38:	4d17      	ldr	r5, [pc, #92]	; (8007a98 <TIM_OC3_SetConfig+0x9c>)
 8007a3a:	42a8      	cmp	r0, r5
 8007a3c:	d013      	beq.n	8007a66 <TIM_OC3_SetConfig+0x6a>
 8007a3e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007a42:	42a8      	cmp	r0, r5
 8007a44:	d00f      	beq.n	8007a66 <TIM_OC3_SetConfig+0x6a>
 8007a46:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007a4a:	42a8      	cmp	r0, r5
 8007a4c:	d00b      	beq.n	8007a66 <TIM_OC3_SetConfig+0x6a>
 8007a4e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007a52:	42a8      	cmp	r0, r5
 8007a54:	d10f      	bne.n	8007a76 <TIM_OC3_SetConfig+0x7a>
 8007a56:	e006      	b.n	8007a66 <TIM_OC3_SetConfig+0x6a>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007a58:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8007a5a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007a5e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8007a62:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007a66:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007a6a:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007a6e:	ea46 0c05 	orr.w	ip, r6, r5
 8007a72:	ea44 140c 	orr.w	r4, r4, ip, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007a76:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8007a78:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8007a7a:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8007a7c:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR3 = OC_Config->Pulse;
 8007a7e:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8007a80:	6203      	str	r3, [r0, #32]
}
 8007a82:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007a84:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8007a86:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007a8a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8007a8e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a92:	e7d1      	b.n	8007a38 <TIM_OC3_SetConfig+0x3c>
 8007a94:	40012c00 	.word	0x40012c00
 8007a98:	40014000 	.word	0x40014000

08007a9c <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007a9c:	6a03      	ldr	r3, [r0, #32]
 8007a9e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007aa2:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007aa4:	6a03      	ldr	r3, [r0, #32]
{
 8007aa6:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007aa8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007aaa:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007aac:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007aae:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8007ab2:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ab6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007aba:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8007abc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007ac0:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007ac4:	4d1c      	ldr	r5, [pc, #112]	; (8007b38 <TIM_OC4_SetConfig+0x9c>)
 8007ac6:	42a8      	cmp	r0, r5
 8007ac8:	d017      	beq.n	8007afa <TIM_OC4_SetConfig+0x5e>
 8007aca:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007ace:	42a8      	cmp	r0, r5
 8007ad0:	d013      	beq.n	8007afa <TIM_OC4_SetConfig+0x5e>
 8007ad2:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8007ad6:	42a8      	cmp	r0, r5
 8007ad8:	d025      	beq.n	8007b26 <TIM_OC4_SetConfig+0x8a>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ada:	4d18      	ldr	r5, [pc, #96]	; (8007b3c <TIM_OC4_SetConfig+0xa0>)
 8007adc:	42a8      	cmp	r0, r5
 8007ade:	d013      	beq.n	8007b08 <TIM_OC4_SetConfig+0x6c>
 8007ae0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007ae4:	42a8      	cmp	r0, r5
 8007ae6:	d00f      	beq.n	8007b08 <TIM_OC4_SetConfig+0x6c>
 8007ae8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007aec:	42a8      	cmp	r0, r5
 8007aee:	d00b      	beq.n	8007b08 <TIM_OC4_SetConfig+0x6c>
 8007af0:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007af4:	42a8      	cmp	r0, r5
 8007af6:	d10f      	bne.n	8007b18 <TIM_OC4_SetConfig+0x7c>
 8007af8:	e006      	b.n	8007b08 <TIM_OC4_SetConfig+0x6c>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007afa:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 8007afc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007b00:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 8007b04:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 &= ~TIM_CR2_OIS4N;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007b08:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8007b0c:	f424 4440 	bic.w	r4, r4, #49152	; 0xc000
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007b10:	ea46 0c05 	orr.w	ip, r6, r5
 8007b14:	ea44 148c 	orr.w	r4, r4, ip, lsl #6

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007b18:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8007b1a:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8007b1c:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8007b1e:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR4 = OC_Config->Pulse;
 8007b20:	6401      	str	r1, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8007b22:	6203      	str	r3, [r0, #32]
}
 8007b24:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007b26:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 8007b28:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007b2c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 8007b30:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b34:	e7d1      	b.n	8007ada <TIM_OC4_SetConfig+0x3e>
 8007b36:	bf00      	nop
 8007b38:	40012c00 	.word	0x40012c00
 8007b3c:	40014000 	.word	0x40014000

08007b40 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8007b40:	2800      	cmp	r0, #0
 8007b42:	f000 808c 	beq.w	8007c5e <HAL_TIM_Base_Init+0x11e>
{
 8007b46:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8007b48:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007b4c:	4604      	mov	r4, r0
 8007b4e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d078      	beq.n	8007c48 <HAL_TIM_Base_Init+0x108>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b56:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b58:	4944      	ldr	r1, [pc, #272]	; (8007c6c <HAL_TIM_Base_Init+0x12c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8007b5a:	2302      	movs	r3, #2
 8007b5c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b60:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8007b62:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b64:	d05c      	beq.n	8007c20 <HAL_TIM_Base_Init+0xe0>
 8007b66:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8007b6a:	d02c      	beq.n	8007bc6 <HAL_TIM_Base_Init+0x86>
 8007b6c:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8007b70:	428a      	cmp	r2, r1
 8007b72:	d028      	beq.n	8007bc6 <HAL_TIM_Base_Init+0x86>
 8007b74:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007b78:	428a      	cmp	r2, r1
 8007b7a:	d024      	beq.n	8007bc6 <HAL_TIM_Base_Init+0x86>
 8007b7c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007b80:	428a      	cmp	r2, r1
 8007b82:	d020      	beq.n	8007bc6 <HAL_TIM_Base_Init+0x86>
 8007b84:	f501 3194 	add.w	r1, r1, #75776	; 0x12800
 8007b88:	428a      	cmp	r2, r1
 8007b8a:	d049      	beq.n	8007c20 <HAL_TIM_Base_Init+0xe0>
 8007b8c:	f501 51e0 	add.w	r1, r1, #7168	; 0x1c00
 8007b90:	428a      	cmp	r2, r1
 8007b92:	d066      	beq.n	8007c62 <HAL_TIM_Base_Init+0x122>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007b94:	4936      	ldr	r1, [pc, #216]	; (8007c70 <HAL_TIM_Base_Init+0x130>)
 8007b96:	428a      	cmp	r2, r1
 8007b98:	d05b      	beq.n	8007c52 <HAL_TIM_Base_Init+0x112>
 8007b9a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007b9e:	428a      	cmp	r2, r1
 8007ba0:	d057      	beq.n	8007c52 <HAL_TIM_Base_Init+0x112>
 8007ba2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007ba6:	428a      	cmp	r2, r1
 8007ba8:	d053      	beq.n	8007c52 <HAL_TIM_Base_Init+0x112>
 8007baa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007bae:	428a      	cmp	r2, r1
 8007bb0:	d04f      	beq.n	8007c52 <HAL_TIM_Base_Init+0x112>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007bb2:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007bb4:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007bb6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007bba:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8007bbc:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 8007bbe:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007bc0:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007bc2:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007bc4:	e010      	b.n	8007be8 <HAL_TIM_Base_Init+0xa8>
    tmpcr1 |= Structure->CounterMode;
 8007bc6:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007bc8:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007bca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007bce:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8007bd0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007bd4:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007bd6:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007bd8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007bdc:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007bde:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8007be0:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8007be2:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007be4:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007be6:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8007be8:	2301      	movs	r3, #1
 8007bea:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007bec:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007bf0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8007bf4:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8007bf8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8007bfc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8007c00:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007c04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c08:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8007c0c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007c10:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8007c14:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8007c18:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8007c1c:	2000      	movs	r0, #0
}
 8007c1e:	bd10      	pop	{r4, pc}
    tmpcr1 |= Structure->CounterMode;
 8007c20:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c22:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007c24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007c28:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8007c2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c2e:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c30:	69a1      	ldr	r1, [r4, #24]
 8007c32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c36:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8007c38:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007c3a:	68e3      	ldr	r3, [r4, #12]
 8007c3c:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007c3e:	6863      	ldr	r3, [r4, #4]
 8007c40:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8007c42:	6963      	ldr	r3, [r4, #20]
 8007c44:	6313      	str	r3, [r2, #48]	; 0x30
 8007c46:	e7cf      	b.n	8007be8 <HAL_TIM_Base_Init+0xa8>
    htim->Lock = HAL_UNLOCKED;
 8007c48:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8007c4c:	f7fc fc9a 	bl	8004584 <HAL_TIM_Base_MspInit>
 8007c50:	e781      	b.n	8007b56 <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c52:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c54:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8007c56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c5a:	4303      	orrs	r3, r0
 8007c5c:	e7e9      	b.n	8007c32 <HAL_TIM_Base_Init+0xf2>
    return HAL_ERROR;
 8007c5e:	2001      	movs	r0, #1
}
 8007c60:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8007c62:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007c64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007c68:	430b      	orrs	r3, r1
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007c6a:	e793      	b.n	8007b94 <HAL_TIM_Base_Init+0x54>
 8007c6c:	40012c00 	.word	0x40012c00
 8007c70:	40014000 	.word	0x40014000

08007c74 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8007c74:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007c78:	2b01      	cmp	r3, #1
 8007c7a:	d132      	bne.n	8007ce2 <HAL_TIM_Base_Start_IT+0x6e>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007c7c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c7e:	491b      	ldr	r1, [pc, #108]	; (8007cec <HAL_TIM_Base_Start_IT+0x78>)
  htim->State = HAL_TIM_STATE_BUSY;
 8007c80:	2202      	movs	r2, #2
 8007c82:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007c86:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c88:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007c8a:	f042 0201 	orr.w	r2, r2, #1
 8007c8e:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c90:	d019      	beq.n	8007cc6 <HAL_TIM_Base_Start_IT+0x52>
 8007c92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c96:	d016      	beq.n	8007cc6 <HAL_TIM_Base_Start_IT+0x52>
 8007c98:	4a15      	ldr	r2, [pc, #84]	; (8007cf0 <HAL_TIM_Base_Start_IT+0x7c>)
 8007c9a:	4293      	cmp	r3, r2
 8007c9c:	d013      	beq.n	8007cc6 <HAL_TIM_Base_Start_IT+0x52>
 8007c9e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007ca2:	4293      	cmp	r3, r2
 8007ca4:	d00f      	beq.n	8007cc6 <HAL_TIM_Base_Start_IT+0x52>
 8007ca6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007caa:	4293      	cmp	r3, r2
 8007cac:	d00b      	beq.n	8007cc6 <HAL_TIM_Base_Start_IT+0x52>
 8007cae:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8007cb2:	4293      	cmp	r3, r2
 8007cb4:	d007      	beq.n	8007cc6 <HAL_TIM_Base_Start_IT+0x52>
 8007cb6:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8007cba:	4293      	cmp	r3, r2
 8007cbc:	d003      	beq.n	8007cc6 <HAL_TIM_Base_Start_IT+0x52>
 8007cbe:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8007cc2:	4293      	cmp	r3, r2
 8007cc4:	d107      	bne.n	8007cd6 <HAL_TIM_Base_Start_IT+0x62>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007cc6:	6899      	ldr	r1, [r3, #8]
 8007cc8:	4a0a      	ldr	r2, [pc, #40]	; (8007cf4 <HAL_TIM_Base_Start_IT+0x80>)
 8007cca:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ccc:	2a06      	cmp	r2, #6
 8007cce:	d00a      	beq.n	8007ce6 <HAL_TIM_Base_Start_IT+0x72>
 8007cd0:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8007cd4:	d007      	beq.n	8007ce6 <HAL_TIM_Base_Start_IT+0x72>
    __HAL_TIM_ENABLE(htim);
 8007cd6:	681a      	ldr	r2, [r3, #0]
 8007cd8:	f042 0201 	orr.w	r2, r2, #1
  return HAL_OK;
 8007cdc:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 8007cde:	601a      	str	r2, [r3, #0]
 8007ce0:	4770      	bx	lr
    return HAL_ERROR;
 8007ce2:	2001      	movs	r0, #1
 8007ce4:	4770      	bx	lr
  return HAL_OK;
 8007ce6:	2000      	movs	r0, #0
}
 8007ce8:	4770      	bx	lr
 8007cea:	bf00      	nop
 8007cec:	40012c00 	.word	0x40012c00
 8007cf0:	40000400 	.word	0x40000400
 8007cf4:	00010007 	.word	0x00010007

08007cf8 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8007cf8:	2800      	cmp	r0, #0
 8007cfa:	f000 808c 	beq.w	8007e16 <HAL_TIM_PWM_Init+0x11e>
{
 8007cfe:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8007d00:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007d04:	4604      	mov	r4, r0
 8007d06:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d078      	beq.n	8007e00 <HAL_TIM_PWM_Init+0x108>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d0e:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007d10:	4944      	ldr	r1, [pc, #272]	; (8007e24 <HAL_TIM_PWM_Init+0x12c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8007d12:	2302      	movs	r3, #2
 8007d14:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007d18:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8007d1a:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007d1c:	d05c      	beq.n	8007dd8 <HAL_TIM_PWM_Init+0xe0>
 8007d1e:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8007d22:	d02c      	beq.n	8007d7e <HAL_TIM_PWM_Init+0x86>
 8007d24:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8007d28:	428a      	cmp	r2, r1
 8007d2a:	d028      	beq.n	8007d7e <HAL_TIM_PWM_Init+0x86>
 8007d2c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007d30:	428a      	cmp	r2, r1
 8007d32:	d024      	beq.n	8007d7e <HAL_TIM_PWM_Init+0x86>
 8007d34:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007d38:	428a      	cmp	r2, r1
 8007d3a:	d020      	beq.n	8007d7e <HAL_TIM_PWM_Init+0x86>
 8007d3c:	f501 3194 	add.w	r1, r1, #75776	; 0x12800
 8007d40:	428a      	cmp	r2, r1
 8007d42:	d049      	beq.n	8007dd8 <HAL_TIM_PWM_Init+0xe0>
 8007d44:	f501 51e0 	add.w	r1, r1, #7168	; 0x1c00
 8007d48:	428a      	cmp	r2, r1
 8007d4a:	d066      	beq.n	8007e1a <HAL_TIM_PWM_Init+0x122>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007d4c:	4936      	ldr	r1, [pc, #216]	; (8007e28 <HAL_TIM_PWM_Init+0x130>)
 8007d4e:	428a      	cmp	r2, r1
 8007d50:	d05b      	beq.n	8007e0a <HAL_TIM_PWM_Init+0x112>
 8007d52:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007d56:	428a      	cmp	r2, r1
 8007d58:	d057      	beq.n	8007e0a <HAL_TIM_PWM_Init+0x112>
 8007d5a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007d5e:	428a      	cmp	r2, r1
 8007d60:	d053      	beq.n	8007e0a <HAL_TIM_PWM_Init+0x112>
 8007d62:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007d66:	428a      	cmp	r2, r1
 8007d68:	d04f      	beq.n	8007e0a <HAL_TIM_PWM_Init+0x112>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007d6a:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007d6c:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007d6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007d72:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8007d74:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 8007d76:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007d78:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007d7a:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007d7c:	e010      	b.n	8007da0 <HAL_TIM_PWM_Init+0xa8>
    tmpcr1 |= Structure->CounterMode;
 8007d7e:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007d80:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007d82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007d86:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8007d88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007d8c:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007d8e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007d90:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007d94:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007d96:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8007d98:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8007d9a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007d9c:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007d9e:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8007da0:	2301      	movs	r3, #1
 8007da2:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007da4:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007da8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8007dac:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8007db0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8007db4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8007db8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007dbc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007dc0:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8007dc4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007dc8:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8007dcc:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8007dd0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8007dd4:	2000      	movs	r0, #0
}
 8007dd6:	bd10      	pop	{r4, pc}
    tmpcr1 |= Structure->CounterMode;
 8007dd8:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007dda:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007ddc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007de0:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8007de2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007de6:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007de8:	69a1      	ldr	r1, [r4, #24]
 8007dea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007dee:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8007df0:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007df2:	68e3      	ldr	r3, [r4, #12]
 8007df4:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007df6:	6863      	ldr	r3, [r4, #4]
 8007df8:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8007dfa:	6963      	ldr	r3, [r4, #20]
 8007dfc:	6313      	str	r3, [r2, #48]	; 0x30
 8007dfe:	e7cf      	b.n	8007da0 <HAL_TIM_PWM_Init+0xa8>
    htim->Lock = HAL_UNLOCKED;
 8007e00:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8007e04:	f7fc fba8 	bl	8004558 <HAL_TIM_PWM_MspInit>
 8007e08:	e781      	b.n	8007d0e <HAL_TIM_PWM_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e0a:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e0c:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8007e0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e12:	4303      	orrs	r3, r0
 8007e14:	e7e9      	b.n	8007dea <HAL_TIM_PWM_Init+0xf2>
    return HAL_ERROR;
 8007e16:	2001      	movs	r0, #1
}
 8007e18:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8007e1a:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007e1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007e20:	430b      	orrs	r3, r1
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007e22:	e793      	b.n	8007d4c <HAL_TIM_PWM_Init+0x54>
 8007e24:	40012c00 	.word	0x40012c00
 8007e28:	40014000 	.word	0x40014000

08007e2c <HAL_TIM_PWM_Start>:
 8007e2c:	2910      	cmp	r1, #16
 8007e2e:	d80a      	bhi.n	8007e46 <HAL_TIM_PWM_Start+0x1a>
 8007e30:	e8df f001 	tbb	[pc, r1]
 8007e34:	09090961 	.word	0x09090961
 8007e38:	09090967 	.word	0x09090967
 8007e3c:	0909096f 	.word	0x0909096f
 8007e40:	09090974 	.word	0x09090974
 8007e44:	7d          	.byte	0x7d
 8007e45:	00          	.byte	0x00
 8007e46:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 8007e4a:	2b01      	cmp	r3, #1
 8007e4c:	d157      	bne.n	8007efe <HAL_TIM_PWM_Start+0xd2>
 8007e4e:	2910      	cmp	r1, #16
 8007e50:	d80a      	bhi.n	8007e68 <HAL_TIM_PWM_Start+0x3c>
 8007e52:	e8df f001 	tbb	[pc, r1]
 8007e56:	0993      	.short	0x0993
 8007e58:	095a0909 	.word	0x095a0909
 8007e5c:	097c0909 	.word	0x097c0909
 8007e60:	09780909 	.word	0x09780909
 8007e64:	0909      	.short	0x0909
 8007e66:	74          	.byte	0x74
 8007e67:	00          	.byte	0x00
 8007e68:	2302      	movs	r3, #2
 8007e6a:	f880 3043 	strb.w	r3, [r0, #67]	; 0x43
 8007e6e:	6803      	ldr	r3, [r0, #0]
 8007e70:	2201      	movs	r2, #1
 8007e72:	6a18      	ldr	r0, [r3, #32]
 8007e74:	f001 011f 	and.w	r1, r1, #31
 8007e78:	fa02 f101 	lsl.w	r1, r2, r1
 8007e7c:	ea20 0001 	bic.w	r0, r0, r1
 8007e80:	6218      	str	r0, [r3, #32]
 8007e82:	6a18      	ldr	r0, [r3, #32]
 8007e84:	4a3f      	ldr	r2, [pc, #252]	; (8007f84 <HAL_TIM_PWM_Start+0x158>)
 8007e86:	4301      	orrs	r1, r0
 8007e88:	4293      	cmp	r3, r2
 8007e8a:	6219      	str	r1, [r3, #32]
 8007e8c:	d063      	beq.n	8007f56 <HAL_TIM_PWM_Start+0x12a>
 8007e8e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007e92:	4293      	cmp	r3, r2
 8007e94:	d06d      	beq.n	8007f72 <HAL_TIM_PWM_Start+0x146>
 8007e96:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8007e9a:	4293      	cmp	r3, r2
 8007e9c:	d069      	beq.n	8007f72 <HAL_TIM_PWM_Start+0x146>
 8007e9e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007ea2:	4293      	cmp	r3, r2
 8007ea4:	d065      	beq.n	8007f72 <HAL_TIM_PWM_Start+0x146>
 8007ea6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007eaa:	4293      	cmp	r3, r2
 8007eac:	d061      	beq.n	8007f72 <HAL_TIM_PWM_Start+0x146>
 8007eae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007eb2:	4293      	cmp	r3, r2
 8007eb4:	d05d      	beq.n	8007f72 <HAL_TIM_PWM_Start+0x146>
 8007eb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007eba:	d050      	beq.n	8007f5e <HAL_TIM_PWM_Start+0x132>
 8007ebc:	4a32      	ldr	r2, [pc, #200]	; (8007f88 <HAL_TIM_PWM_Start+0x15c>)
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	d04d      	beq.n	8007f5e <HAL_TIM_PWM_Start+0x132>
 8007ec2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007ec6:	4293      	cmp	r3, r2
 8007ec8:	d049      	beq.n	8007f5e <HAL_TIM_PWM_Start+0x132>
 8007eca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007ece:	4293      	cmp	r3, r2
 8007ed0:	d045      	beq.n	8007f5e <HAL_TIM_PWM_Start+0x132>
 8007ed2:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8007ed6:	4293      	cmp	r3, r2
 8007ed8:	d041      	beq.n	8007f5e <HAL_TIM_PWM_Start+0x132>
 8007eda:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8007ede:	4293      	cmp	r3, r2
 8007ee0:	d03d      	beq.n	8007f5e <HAL_TIM_PWM_Start+0x132>
 8007ee2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8007ee6:	4293      	cmp	r3, r2
 8007ee8:	d039      	beq.n	8007f5e <HAL_TIM_PWM_Start+0x132>
 8007eea:	681a      	ldr	r2, [r3, #0]
 8007eec:	f042 0201 	orr.w	r2, r2, #1
 8007ef0:	2000      	movs	r0, #0
 8007ef2:	601a      	str	r2, [r3, #0]
 8007ef4:	4770      	bx	lr
 8007ef6:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8007efa:	2b01      	cmp	r3, #1
 8007efc:	d03e      	beq.n	8007f7c <HAL_TIM_PWM_Start+0x150>
 8007efe:	2001      	movs	r0, #1
 8007f00:	4770      	bx	lr
 8007f02:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 8007f06:	2b01      	cmp	r3, #1
 8007f08:	d1f9      	bne.n	8007efe <HAL_TIM_PWM_Start+0xd2>
 8007f0a:	2302      	movs	r3, #2
 8007f0c:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 8007f10:	e7ad      	b.n	8007e6e <HAL_TIM_PWM_Start+0x42>
 8007f12:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8007f16:	2b01      	cmp	r3, #1
 8007f18:	d099      	beq.n	8007e4e <HAL_TIM_PWM_Start+0x22>
 8007f1a:	e7f0      	b.n	8007efe <HAL_TIM_PWM_Start+0xd2>
 8007f1c:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8007f20:	3b01      	subs	r3, #1
 8007f22:	bf18      	it	ne
 8007f24:	2301      	movne	r3, #1
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d091      	beq.n	8007e4e <HAL_TIM_PWM_Start+0x22>
 8007f2a:	2001      	movs	r0, #1
 8007f2c:	4770      	bx	lr
 8007f2e:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 8007f32:	3b01      	subs	r3, #1
 8007f34:	bf18      	it	ne
 8007f36:	2301      	movne	r3, #1
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d088      	beq.n	8007e4e <HAL_TIM_PWM_Start+0x22>
 8007f3c:	e7f5      	b.n	8007f2a <HAL_TIM_PWM_Start+0xfe>
 8007f3e:	2302      	movs	r3, #2
 8007f40:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
 8007f44:	e793      	b.n	8007e6e <HAL_TIM_PWM_Start+0x42>
 8007f46:	2302      	movs	r3, #2
 8007f48:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 8007f4c:	e78f      	b.n	8007e6e <HAL_TIM_PWM_Start+0x42>
 8007f4e:	2302      	movs	r3, #2
 8007f50:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 8007f54:	e78b      	b.n	8007e6e <HAL_TIM_PWM_Start+0x42>
 8007f56:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007f58:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007f5c:	645a      	str	r2, [r3, #68]	; 0x44
 8007f5e:	6899      	ldr	r1, [r3, #8]
 8007f60:	4a0a      	ldr	r2, [pc, #40]	; (8007f8c <HAL_TIM_PWM_Start+0x160>)
 8007f62:	400a      	ands	r2, r1
 8007f64:	2a06      	cmp	r2, #6
 8007f66:	d002      	beq.n	8007f6e <HAL_TIM_PWM_Start+0x142>
 8007f68:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8007f6c:	d1bd      	bne.n	8007eea <HAL_TIM_PWM_Start+0xbe>
 8007f6e:	2000      	movs	r0, #0
 8007f70:	4770      	bx	lr
 8007f72:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007f74:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007f78:	645a      	str	r2, [r3, #68]	; 0x44
 8007f7a:	e79c      	b.n	8007eb6 <HAL_TIM_PWM_Start+0x8a>
 8007f7c:	2302      	movs	r3, #2
 8007f7e:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 8007f82:	e774      	b.n	8007e6e <HAL_TIM_PWM_Start+0x42>
 8007f84:	40012c00 	.word	0x40012c00
 8007f88:	40000400 	.word	0x40000400
 8007f8c:	00010007 	.word	0x00010007

08007f90 <HAL_TIM_OC_DelayElapsedCallback>:
 8007f90:	4770      	bx	lr
 8007f92:	bf00      	nop

08007f94 <HAL_TIM_IC_CaptureCallback>:
 8007f94:	4770      	bx	lr
 8007f96:	bf00      	nop

08007f98 <HAL_TIM_PWM_PulseFinishedCallback>:
 8007f98:	4770      	bx	lr
 8007f9a:	bf00      	nop

08007f9c <HAL_TIM_TriggerCallback>:
 8007f9c:	4770      	bx	lr
 8007f9e:	bf00      	nop

08007fa0 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007fa0:	6803      	ldr	r3, [r0, #0]
 8007fa2:	691a      	ldr	r2, [r3, #16]
 8007fa4:	0791      	lsls	r1, r2, #30
{
 8007fa6:	b510      	push	{r4, lr}
 8007fa8:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007faa:	d503      	bpl.n	8007fb4 <HAL_TIM_IRQHandler+0x14>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007fac:	68da      	ldr	r2, [r3, #12]
 8007fae:	0792      	lsls	r2, r2, #30
 8007fb0:	f100 808a 	bmi.w	80080c8 <HAL_TIM_IRQHandler+0x128>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007fb4:	691a      	ldr	r2, [r3, #16]
 8007fb6:	0752      	lsls	r2, r2, #29
 8007fb8:	d502      	bpl.n	8007fc0 <HAL_TIM_IRQHandler+0x20>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007fba:	68da      	ldr	r2, [r3, #12]
 8007fbc:	0750      	lsls	r0, r2, #29
 8007fbe:	d470      	bmi.n	80080a2 <HAL_TIM_IRQHandler+0x102>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007fc0:	691a      	ldr	r2, [r3, #16]
 8007fc2:	0711      	lsls	r1, r2, #28
 8007fc4:	d502      	bpl.n	8007fcc <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007fc6:	68da      	ldr	r2, [r3, #12]
 8007fc8:	0712      	lsls	r2, r2, #28
 8007fca:	d458      	bmi.n	800807e <HAL_TIM_IRQHandler+0xde>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007fcc:	691a      	ldr	r2, [r3, #16]
 8007fce:	06d1      	lsls	r1, r2, #27
 8007fd0:	d502      	bpl.n	8007fd8 <HAL_TIM_IRQHandler+0x38>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007fd2:	68da      	ldr	r2, [r3, #12]
 8007fd4:	06d2      	lsls	r2, r2, #27
 8007fd6:	d43e      	bmi.n	8008056 <HAL_TIM_IRQHandler+0xb6>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007fd8:	691a      	ldr	r2, [r3, #16]
 8007fda:	07d0      	lsls	r0, r2, #31
 8007fdc:	d503      	bpl.n	8007fe6 <HAL_TIM_IRQHandler+0x46>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007fde:	68da      	ldr	r2, [r3, #12]
 8007fe0:	07d1      	lsls	r1, r2, #31
 8007fe2:	f100 808a 	bmi.w	80080fa <HAL_TIM_IRQHandler+0x15a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007fe6:	691a      	ldr	r2, [r3, #16]
 8007fe8:	0612      	lsls	r2, r2, #24
 8007fea:	d503      	bpl.n	8007ff4 <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007fec:	68da      	ldr	r2, [r3, #12]
 8007fee:	0610      	lsls	r0, r2, #24
 8007ff0:	f100 808b 	bmi.w	800810a <HAL_TIM_IRQHandler+0x16a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007ff4:	691a      	ldr	r2, [r3, #16]
 8007ff6:	05d1      	lsls	r1, r2, #23
 8007ff8:	d503      	bpl.n	8008002 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007ffa:	68da      	ldr	r2, [r3, #12]
 8007ffc:	0612      	lsls	r2, r2, #24
 8007ffe:	f100 808c 	bmi.w	800811a <HAL_TIM_IRQHandler+0x17a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008002:	691a      	ldr	r2, [r3, #16]
 8008004:	0650      	lsls	r0, r2, #25
 8008006:	d503      	bpl.n	8008010 <HAL_TIM_IRQHandler+0x70>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008008:	68da      	ldr	r2, [r3, #12]
 800800a:	0651      	lsls	r1, r2, #25
 800800c:	f100 808d 	bmi.w	800812a <HAL_TIM_IRQHandler+0x18a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008010:	691a      	ldr	r2, [r3, #16]
 8008012:	0692      	lsls	r2, r2, #26
 8008014:	d503      	bpl.n	800801e <HAL_TIM_IRQHandler+0x7e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008016:	68da      	ldr	r2, [r3, #12]
 8008018:	0690      	lsls	r0, r2, #26
 800801a:	f100 808e 	bmi.w	800813a <HAL_TIM_IRQHandler+0x19a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800801e:	691a      	ldr	r2, [r3, #16]
 8008020:	02d1      	lsls	r1, r2, #11
 8008022:	d503      	bpl.n	800802c <HAL_TIM_IRQHandler+0x8c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8008024:	68da      	ldr	r2, [r3, #12]
 8008026:	02d2      	lsls	r2, r2, #11
 8008028:	f100 808f 	bmi.w	800814a <HAL_TIM_IRQHandler+0x1aa>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800802c:	691a      	ldr	r2, [r3, #16]
 800802e:	0290      	lsls	r0, r2, #10
 8008030:	d503      	bpl.n	800803a <HAL_TIM_IRQHandler+0x9a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8008032:	68da      	ldr	r2, [r3, #12]
 8008034:	0291      	lsls	r1, r2, #10
 8008036:	f100 8090 	bmi.w	800815a <HAL_TIM_IRQHandler+0x1ba>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800803a:	691a      	ldr	r2, [r3, #16]
 800803c:	0252      	lsls	r2, r2, #9
 800803e:	d503      	bpl.n	8008048 <HAL_TIM_IRQHandler+0xa8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8008040:	68da      	ldr	r2, [r3, #12]
 8008042:	0250      	lsls	r0, r2, #9
 8008044:	f100 8091 	bmi.w	800816a <HAL_TIM_IRQHandler+0x1ca>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8008048:	691a      	ldr	r2, [r3, #16]
 800804a:	0211      	lsls	r1, r2, #8
 800804c:	d502      	bpl.n	8008054 <HAL_TIM_IRQHandler+0xb4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800804e:	68da      	ldr	r2, [r3, #12]
 8008050:	0212      	lsls	r2, r2, #8
 8008052:	d44a      	bmi.n	80080ea <HAL_TIM_IRQHandler+0x14a>
}
 8008054:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008056:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800805a:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800805c:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800805e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008060:	69db      	ldr	r3, [r3, #28]
 8008062:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8008066:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008068:	f040 8090 	bne.w	800818c <HAL_TIM_IRQHandler+0x1ec>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800806c:	f7ff ff90 	bl	8007f90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008070:	4620      	mov	r0, r4
 8008072:	f7ff ff91 	bl	8007f98 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008076:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008078:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800807a:	7722      	strb	r2, [r4, #28]
 800807c:	e7ac      	b.n	8007fd8 <HAL_TIM_IRQHandler+0x38>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800807e:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008082:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008084:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008086:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008088:	69db      	ldr	r3, [r3, #28]
 800808a:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 800808c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800808e:	d17a      	bne.n	8008186 <HAL_TIM_IRQHandler+0x1e6>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008090:	f7ff ff7e 	bl	8007f90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008094:	4620      	mov	r0, r4
 8008096:	f7ff ff7f 	bl	8007f98 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800809a:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800809c:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800809e:	7722      	strb	r2, [r4, #28]
 80080a0:	e794      	b.n	8007fcc <HAL_TIM_IRQHandler+0x2c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80080a2:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80080a6:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80080a8:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80080aa:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80080ac:	699b      	ldr	r3, [r3, #24]
 80080ae:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80080b2:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80080b4:	d164      	bne.n	8008180 <HAL_TIM_IRQHandler+0x1e0>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80080b6:	f7ff ff6b 	bl	8007f90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080ba:	4620      	mov	r0, r4
 80080bc:	f7ff ff6c 	bl	8007f98 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080c0:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80080c2:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080c4:	7722      	strb	r2, [r4, #28]
 80080c6:	e77b      	b.n	8007fc0 <HAL_TIM_IRQHandler+0x20>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80080c8:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80080cc:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80080ce:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80080d0:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80080d2:	699b      	ldr	r3, [r3, #24]
 80080d4:	0799      	lsls	r1, r3, #30
 80080d6:	d150      	bne.n	800817a <HAL_TIM_IRQHandler+0x1da>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80080d8:	f7ff ff5a 	bl	8007f90 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080dc:	4620      	mov	r0, r4
 80080de:	f7ff ff5b 	bl	8007f98 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080e2:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80080e4:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080e6:	7722      	strb	r2, [r4, #28]
 80080e8:	e764      	b.n	8007fb4 <HAL_TIM_IRQHandler+0x14>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 80080ea:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
      HAL_TIMEx_TransitionErrorCallback(htim);
 80080ee:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 80080f0:	611a      	str	r2, [r3, #16]
}
 80080f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_TransitionErrorCallback(htim);
 80080f6:	f000 ba11 	b.w	800851c <HAL_TIMEx_TransitionErrorCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80080fa:	f06f 0201 	mvn.w	r2, #1
 80080fe:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8008100:	4620      	mov	r0, r4
 8008102:	f7fb f921 	bl	8003348 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008106:	6823      	ldr	r3, [r4, #0]
 8008108:	e76d      	b.n	8007fe6 <HAL_TIM_IRQHandler+0x46>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800810a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800810e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8008110:	4620      	mov	r0, r4
 8008112:	f000 f9f9 	bl	8008508 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008116:	6823      	ldr	r3, [r4, #0]
 8008118:	e76c      	b.n	8007ff4 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800811a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800811e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8008120:	4620      	mov	r0, r4
 8008122:	f000 f9f3 	bl	800850c <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008126:	6823      	ldr	r3, [r4, #0]
 8008128:	e76b      	b.n	8008002 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800812a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800812e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8008130:	4620      	mov	r0, r4
 8008132:	f7ff ff33 	bl	8007f9c <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008136:	6823      	ldr	r3, [r4, #0]
 8008138:	e76a      	b.n	8008010 <HAL_TIM_IRQHandler+0x70>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800813a:	f06f 0220 	mvn.w	r2, #32
 800813e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8008140:	4620      	mov	r0, r4
 8008142:	f000 f9df 	bl	8008504 <HAL_TIMEx_CommutCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8008146:	6823      	ldr	r3, [r4, #0]
 8008148:	e769      	b.n	800801e <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800814a:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800814e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_EncoderIndexCallback(htim);
 8008150:	4620      	mov	r0, r4
 8008152:	f000 f9dd 	bl	8008510 <HAL_TIMEx_EncoderIndexCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8008156:	6823      	ldr	r3, [r4, #0]
 8008158:	e768      	b.n	800802c <HAL_TIM_IRQHandler+0x8c>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800815a:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800815e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_DirectionChangeCallback(htim);
 8008160:	4620      	mov	r0, r4
 8008162:	f000 f9d7 	bl	8008514 <HAL_TIMEx_DirectionChangeCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8008166:	6823      	ldr	r3, [r4, #0]
 8008168:	e767      	b.n	800803a <HAL_TIM_IRQHandler+0x9a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800816a:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800816e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_IndexErrorCallback(htim);
 8008170:	4620      	mov	r0, r4
 8008172:	f000 f9d1 	bl	8008518 <HAL_TIMEx_IndexErrorCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8008176:	6823      	ldr	r3, [r4, #0]
 8008178:	e766      	b.n	8008048 <HAL_TIM_IRQHandler+0xa8>
          HAL_TIM_IC_CaptureCallback(htim);
 800817a:	f7ff ff0b 	bl	8007f94 <HAL_TIM_IC_CaptureCallback>
 800817e:	e7b0      	b.n	80080e2 <HAL_TIM_IRQHandler+0x142>
        HAL_TIM_IC_CaptureCallback(htim);
 8008180:	f7ff ff08 	bl	8007f94 <HAL_TIM_IC_CaptureCallback>
 8008184:	e79c      	b.n	80080c0 <HAL_TIM_IRQHandler+0x120>
        HAL_TIM_IC_CaptureCallback(htim);
 8008186:	f7ff ff05 	bl	8007f94 <HAL_TIM_IC_CaptureCallback>
 800818a:	e786      	b.n	800809a <HAL_TIM_IRQHandler+0xfa>
        HAL_TIM_IC_CaptureCallback(htim);
 800818c:	f7ff ff02 	bl	8007f94 <HAL_TIM_IC_CaptureCallback>
 8008190:	e771      	b.n	8008076 <HAL_TIM_IRQHandler+0xd6>
 8008192:	bf00      	nop

08008194 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008194:	6a03      	ldr	r3, [r0, #32]
 8008196:	f023 0310 	bic.w	r3, r3, #16
 800819a:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800819c:	6a03      	ldr	r3, [r0, #32]
{
 800819e:	b470      	push	{r4, r5, r6}
  tmpcr2 =  TIMx->CR2;
 80081a0:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80081a2:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80081a4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80081a6:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80081aa:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80081ae:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80081b2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80081b4:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80081b8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80081bc:	4d1c      	ldr	r5, [pc, #112]	; (8008230 <TIM_OC2_SetConfig+0x9c>)
 80081be:	42a8      	cmp	r0, r5
 80081c0:	d017      	beq.n	80081f2 <TIM_OC2_SetConfig+0x5e>
 80081c2:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80081c6:	42a8      	cmp	r0, r5
 80081c8:	d013      	beq.n	80081f2 <TIM_OC2_SetConfig+0x5e>
 80081ca:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 80081ce:	42a8      	cmp	r0, r5
 80081d0:	d025      	beq.n	800821e <TIM_OC2_SetConfig+0x8a>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80081d2:	4d18      	ldr	r5, [pc, #96]	; (8008234 <TIM_OC2_SetConfig+0xa0>)
 80081d4:	42a8      	cmp	r0, r5
 80081d6:	d013      	beq.n	8008200 <TIM_OC2_SetConfig+0x6c>
 80081d8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80081dc:	42a8      	cmp	r0, r5
 80081de:	d00f      	beq.n	8008200 <TIM_OC2_SetConfig+0x6c>
 80081e0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80081e4:	42a8      	cmp	r0, r5
 80081e6:	d00b      	beq.n	8008200 <TIM_OC2_SetConfig+0x6c>
 80081e8:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80081ec:	42a8      	cmp	r0, r5
 80081ee:	d10f      	bne.n	8008210 <TIM_OC2_SetConfig+0x7c>
 80081f0:	e006      	b.n	8008200 <TIM_OC2_SetConfig+0x6c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80081f2:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80081f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80081f8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80081fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008200:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008204:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008208:	ea46 0c05 	orr.w	ip, r6, r5
 800820c:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 8008210:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8008212:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8008214:	6182      	str	r2, [r0, #24]
}
 8008216:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR2 = OC_Config->Pulse;
 8008218:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800821a:	6203      	str	r3, [r0, #32]
}
 800821c:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800821e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8008220:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008224:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8008228:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800822c:	e7d1      	b.n	80081d2 <TIM_OC2_SetConfig+0x3e>
 800822e:	bf00      	nop
 8008230:	40012c00 	.word	0x40012c00
 8008234:	40014000 	.word	0x40014000

08008238 <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8008238:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800823c:	2b01      	cmp	r3, #1
 800823e:	f000 80ff 	beq.w	8008440 <HAL_TIM_PWM_ConfigChannel+0x208>
 8008242:	2301      	movs	r3, #1
{
 8008244:	b570      	push	{r4, r5, r6, lr}
 8008246:	4604      	mov	r4, r0
 8008248:	460d      	mov	r5, r1
  __HAL_LOCK(htim);
 800824a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 800824e:	2a14      	cmp	r2, #20
 8008250:	d80c      	bhi.n	800826c <HAL_TIM_PWM_ConfigChannel+0x34>
 8008252:	e8df f002 	tbb	[pc, r2]
 8008256:	0b59      	.short	0x0b59
 8008258:	0b6e0b0b 	.word	0x0b6e0b0b
 800825c:	0b840b0b 	.word	0x0b840b0b
 8008260:	0b990b0b 	.word	0x0b990b0b
 8008264:	0baf0b0b 	.word	0x0baf0b0b
 8008268:	0b0b      	.short	0x0b0b
 800826a:	11          	.byte	0x11
 800826b:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 800826c:	2300      	movs	r3, #0
  switch (Channel)
 800826e:	2201      	movs	r2, #1
  __HAL_UNLOCK(htim);
 8008270:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8008274:	4610      	mov	r0, r2
 8008276:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008278:	6803      	ldr	r3, [r0, #0]
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800827a:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800827c:	6a1a      	ldr	r2, [r3, #32]
 800827e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8008282:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8008284:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8008286:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8008288:	6d19      	ldr	r1, [r3, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800828a:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 800828e:	f421 41e0 	bic.w	r1, r1, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008292:	ea41 2106 	orr.w	r1, r1, r6, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008296:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008298:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800829c:	ea42 5206 	orr.w	r2, r2, r6, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80082a0:	4e69      	ldr	r6, [pc, #420]	; (8008448 <HAL_TIM_PWM_ConfigChannel+0x210>)
 80082a2:	42b3      	cmp	r3, r6
 80082a4:	d013      	beq.n	80082ce <HAL_TIM_PWM_ConfigChannel+0x96>
 80082a6:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80082aa:	42b3      	cmp	r3, r6
 80082ac:	d00f      	beq.n	80082ce <HAL_TIM_PWM_ConfigChannel+0x96>
 80082ae:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 80082b2:	42b3      	cmp	r3, r6
 80082b4:	d00b      	beq.n	80082ce <HAL_TIM_PWM_ConfigChannel+0x96>
 80082b6:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80082ba:	42b3      	cmp	r3, r6
 80082bc:	d007      	beq.n	80082ce <HAL_TIM_PWM_ConfigChannel+0x96>
 80082be:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80082c2:	42b3      	cmp	r3, r6
 80082c4:	d003      	beq.n	80082ce <HAL_TIM_PWM_ConfigChannel+0x96>
 80082c6:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80082ca:	42b3      	cmp	r3, r6
 80082cc:	d104      	bne.n	80082d8 <HAL_TIM_PWM_ConfigChannel+0xa0>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80082ce:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 80082d0:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80082d4:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80082d8:	6058      	str	r0, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80082da:	6519      	str	r1, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80082dc:	6869      	ldr	r1, [r5, #4]
 80082de:	64d9      	str	r1, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80082e0:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80082e2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80082e4:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80082e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80082ea:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80082ec:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80082ee:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80082f2:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80082f4:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80082f6:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 80082fa:	6519      	str	r1, [r3, #80]	; 0x50
  __HAL_UNLOCK(htim);
 80082fc:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 80082fe:	2200      	movs	r2, #0
  __HAL_UNLOCK(htim);
 8008300:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8008304:	4610      	mov	r0, r2
 8008306:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008308:	6800      	ldr	r0, [r0, #0]
 800830a:	f7ff fb37 	bl	800797c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800830e:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008310:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008312:	f043 0308 	orr.w	r3, r3, #8
 8008316:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008318:	6983      	ldr	r3, [r0, #24]
 800831a:	f023 0304 	bic.w	r3, r3, #4
 800831e:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008320:	6983      	ldr	r3, [r0, #24]
 8008322:	430b      	orrs	r3, r1
 8008324:	6183      	str	r3, [r0, #24]
  __HAL_UNLOCK(htim);
 8008326:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 8008328:	2200      	movs	r2, #0
  __HAL_UNLOCK(htim);
 800832a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800832e:	4610      	mov	r0, r2
 8008330:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008332:	6800      	ldr	r0, [r0, #0]
 8008334:	f7ff ff2e 	bl	8008194 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008338:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800833a:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800833c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008340:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008342:	6983      	ldr	r3, [r0, #24]
 8008344:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008348:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800834a:	6983      	ldr	r3, [r0, #24]
 800834c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8008350:	6183      	str	r3, [r0, #24]
  __HAL_UNLOCK(htim);
 8008352:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 8008354:	2200      	movs	r2, #0
  __HAL_UNLOCK(htim);
 8008356:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800835a:	4610      	mov	r0, r2
 800835c:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800835e:	6800      	ldr	r0, [r0, #0]
 8008360:	f7ff fb4c 	bl	80079fc <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008364:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008366:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008368:	f043 0308 	orr.w	r3, r3, #8
 800836c:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800836e:	69c3      	ldr	r3, [r0, #28]
 8008370:	f023 0304 	bic.w	r3, r3, #4
 8008374:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008376:	69c3      	ldr	r3, [r0, #28]
 8008378:	430b      	orrs	r3, r1
 800837a:	61c3      	str	r3, [r0, #28]
  __HAL_UNLOCK(htim);
 800837c:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 800837e:	2200      	movs	r2, #0
  __HAL_UNLOCK(htim);
 8008380:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8008384:	4610      	mov	r0, r2
 8008386:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008388:	6800      	ldr	r0, [r0, #0]
 800838a:	f7ff fb87 	bl	8007a9c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800838e:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008390:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008392:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008396:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008398:	69c3      	ldr	r3, [r0, #28]
 800839a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800839e:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80083a0:	69c3      	ldr	r3, [r0, #28]
 80083a2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80083a6:	61c3      	str	r3, [r0, #28]
  __HAL_UNLOCK(htim);
 80083a8:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 80083aa:	2200      	movs	r2, #0
  __HAL_UNLOCK(htim);
 80083ac:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80083b0:	4610      	mov	r0, r2
 80083b2:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80083b4:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 80083b6:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80083b8:	6a1a      	ldr	r2, [r3, #32]
 80083ba:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80083be:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 80083c0:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80083c2:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 80083c4:	6d19      	ldr	r1, [r3, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80083c6:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 80083ca:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 80083ce:	4331      	orrs	r1, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80083d0:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 80083d2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80083d6:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80083da:	4e1b      	ldr	r6, [pc, #108]	; (8008448 <HAL_TIM_PWM_ConfigChannel+0x210>)
 80083dc:	42b3      	cmp	r3, r6
 80083de:	d013      	beq.n	8008408 <HAL_TIM_PWM_ConfigChannel+0x1d0>
 80083e0:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80083e4:	42b3      	cmp	r3, r6
 80083e6:	d00f      	beq.n	8008408 <HAL_TIM_PWM_ConfigChannel+0x1d0>
 80083e8:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 80083ec:	42b3      	cmp	r3, r6
 80083ee:	d00b      	beq.n	8008408 <HAL_TIM_PWM_ConfigChannel+0x1d0>
 80083f0:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80083f4:	42b3      	cmp	r3, r6
 80083f6:	d007      	beq.n	8008408 <HAL_TIM_PWM_ConfigChannel+0x1d0>
 80083f8:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80083fc:	42b3      	cmp	r3, r6
 80083fe:	d003      	beq.n	8008408 <HAL_TIM_PWM_ConfigChannel+0x1d0>
 8008400:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8008404:	42b3      	cmp	r3, r6
 8008406:	d104      	bne.n	8008412 <HAL_TIM_PWM_ConfigChannel+0x1da>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008408:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 800840a:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800840e:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CR2 = tmpcr2;
 8008412:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8008414:	6519      	str	r1, [r3, #80]	; 0x50
  TIMx->CCR5 = OC_Config->Pulse;
 8008416:	6869      	ldr	r1, [r5, #4]
 8008418:	6499      	str	r1, [r3, #72]	; 0x48
  TIMx->CCER = tmpccer;
 800841a:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800841c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800841e:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008420:	f042 0208 	orr.w	r2, r2, #8
 8008424:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008426:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8008428:	f021 0104 	bic.w	r1, r1, #4
 800842c:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800842e:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8008430:	4301      	orrs	r1, r0
 8008432:	6519      	str	r1, [r3, #80]	; 0x50
  __HAL_UNLOCK(htim);
 8008434:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 8008436:	2200      	movs	r2, #0
  __HAL_UNLOCK(htim);
 8008438:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800843c:	4610      	mov	r0, r2
 800843e:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(htim);
 8008440:	2202      	movs	r2, #2
}
 8008442:	4610      	mov	r0, r2
 8008444:	4770      	bx	lr
 8008446:	bf00      	nop
 8008448:	40012c00 	.word	0x40012c00

0800844c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800844c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8008450:	2b01      	cmp	r3, #1
 8008452:	d051      	beq.n	80084f8 <HAL_TIMEx_MasterConfigSynchronization+0xac>
{
 8008454:	b430      	push	{r4, r5}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008456:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008458:	4d28      	ldr	r5, [pc, #160]	; (80084fc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
  htim->State = HAL_TIM_STATE_BUSY;
 800845a:	2302      	movs	r3, #2
 800845c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008460:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 8008462:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8008464:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008466:	d03b      	beq.n	80084e0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
 8008468:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800846c:	42aa      	cmp	r2, r5
 800846e:	d032      	beq.n	80084d6 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
 8008470:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8008474:	42aa      	cmp	r2, r5
 8008476:	d02e      	beq.n	80084d6 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008478:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 800847a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800847e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008482:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008484:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->Instance->CR2 = tmpcr2;
 8008488:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800848a:	d016      	beq.n	80084ba <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800848c:	4b1c      	ldr	r3, [pc, #112]	; (8008500 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800848e:	429a      	cmp	r2, r3
 8008490:	d013      	beq.n	80084ba <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8008492:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008496:	429a      	cmp	r2, r3
 8008498:	d00f      	beq.n	80084ba <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800849a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800849e:	429a      	cmp	r2, r3
 80084a0:	d00b      	beq.n	80084ba <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80084a2:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 80084a6:	429a      	cmp	r2, r3
 80084a8:	d007      	beq.n	80084ba <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80084aa:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80084ae:	429a      	cmp	r2, r3
 80084b0:	d003      	beq.n	80084ba <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80084b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80084b6:	429a      	cmp	r2, r3
 80084b8:	d104      	bne.n	80084c4 <HAL_TIMEx_MasterConfigSynchronization+0x78>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80084ba:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80084bc:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80084c0:	431c      	orrs	r4, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80084c2:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80084c4:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80084c6:	2201      	movs	r2, #1
 80084c8:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80084cc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 80084d0:	bc30      	pop	{r4, r5}
  return HAL_OK;
 80084d2:	4618      	mov	r0, r3
}
 80084d4:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80084d6:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80084d8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80084dc:	432b      	orrs	r3, r5
 80084de:	e7cb      	b.n	8008478 <HAL_TIMEx_MasterConfigSynchronization+0x2c>
 80084e0:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80084e2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80084e6:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 80084e8:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80084ec:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 80084ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80084f2:	432b      	orrs	r3, r5
  htim->Instance->CR2 = tmpcr2;
 80084f4:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80084f6:	e7e0      	b.n	80084ba <HAL_TIMEx_MasterConfigSynchronization+0x6e>
  __HAL_LOCK(htim);
 80084f8:	2002      	movs	r0, #2
}
 80084fa:	4770      	bx	lr
 80084fc:	40012c00 	.word	0x40012c00
 8008500:	40000400 	.word	0x40000400

08008504 <HAL_TIMEx_CommutCallback>:
 8008504:	4770      	bx	lr
 8008506:	bf00      	nop

08008508 <HAL_TIMEx_BreakCallback>:
 8008508:	4770      	bx	lr
 800850a:	bf00      	nop

0800850c <HAL_TIMEx_Break2Callback>:
 800850c:	4770      	bx	lr
 800850e:	bf00      	nop

08008510 <HAL_TIMEx_EncoderIndexCallback>:
 8008510:	4770      	bx	lr
 8008512:	bf00      	nop

08008514 <HAL_TIMEx_DirectionChangeCallback>:
 8008514:	4770      	bx	lr
 8008516:	bf00      	nop

08008518 <HAL_TIMEx_IndexErrorCallback>:
 8008518:	4770      	bx	lr
 800851a:	bf00      	nop

0800851c <HAL_TIMEx_TransitionErrorCallback>:
 800851c:	4770      	bx	lr
 800851e:	bf00      	nop

08008520 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008522:	f8d0 6084 	ldr.w	r6, [r0, #132]	; 0x84
 8008526:	2e20      	cmp	r6, #32
 8008528:	d141      	bne.n	80085ae <HAL_UART_Transmit_DMA+0x8e>
  {
    if ((pData == NULL) || (Size == 0U))
 800852a:	2900      	cmp	r1, #0
 800852c:	d03d      	beq.n	80085aa <HAL_UART_Transmit_DMA+0x8a>
 800852e:	2a00      	cmp	r2, #0
 8008530:	d03b      	beq.n	80085aa <HAL_UART_Transmit_DMA+0x8a>
 8008532:	4604      	mov	r4, r0
    {
      return HAL_ERROR;
    }

    __HAL_LOCK(huart);
 8008534:	f890 0080 	ldrb.w	r0, [r0, #128]	; 0x80
 8008538:	2801      	cmp	r0, #1
 800853a:	d038      	beq.n	80085ae <HAL_UART_Transmit_DMA+0x8e>
    huart->TxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;

    if (huart->hdmatx != NULL)
 800853c:	6fa0      	ldr	r0, [r4, #120]	; 0x78
    huart->TxXferCount = Size;
 800853e:	f8a4 2056 	strh.w	r2, [r4, #86]	; 0x56
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008542:	2700      	movs	r7, #0
    __HAL_LOCK(huart);
 8008544:	2501      	movs	r5, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008546:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008548:	f8c4 708c 	str.w	r7, [r4, #140]	; 0x8c
    huart->pTxBuffPtr  = pData;
 800854c:	6521      	str	r1, [r4, #80]	; 0x50
    huart->TxXferSize  = Size;
 800854e:	f8a4 2054 	strh.w	r2, [r4, #84]	; 0x54
    __HAL_LOCK(huart);
 8008552:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008556:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    if (huart->hdmatx != NULL)
 800855a:	b190      	cbz	r0, 8008582 <HAL_UART_Transmit_DMA+0x62>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800855c:	f8df c064 	ldr.w	ip, [pc, #100]	; 80085c4 <HAL_UART_Transmit_DMA+0xa4>

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8008560:	6387      	str	r7, [r0, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8008562:	4613      	mov	r3, r2
 8008564:	6822      	ldr	r2, [r4, #0]
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008566:	f8c0 c02c 	str.w	ip, [r0, #44]	; 0x2c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800856a:	f8df c05c 	ldr.w	ip, [pc, #92]	; 80085c8 <HAL_UART_Transmit_DMA+0xa8>
 800856e:	f8c0 c030 	str.w	ip, [r0, #48]	; 0x30
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008572:	f8df c058 	ldr.w	ip, [pc, #88]	; 80085cc <HAL_UART_Transmit_DMA+0xac>
 8008576:	f8c0 c034 	str.w	ip, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800857a:	3228      	adds	r2, #40	; 0x28
 800857c:	f7fd fb00 	bl	8005b80 <HAL_DMA_Start_IT>
 8008580:	b9b8      	cbnz	r0, 80085b2 <HAL_UART_Transmit_DMA+0x92>

        return HAL_ERROR;
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8008582:	6822      	ldr	r2, [r4, #0]
 8008584:	2140      	movs	r1, #64	; 0x40

    __HAL_UNLOCK(huart);
 8008586:	2300      	movs	r3, #0
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8008588:	6211      	str	r1, [r2, #32]
    __HAL_UNLOCK(huart);
 800858a:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800858e:	f102 0308 	add.w	r3, r2, #8
 8008592:	e853 3f00 	ldrex	r3, [r3]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008596:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800859a:	f102 0008 	add.w	r0, r2, #8
 800859e:	e840 3100 	strex	r1, r3, [r0]
 80085a2:	2900      	cmp	r1, #0
 80085a4:	d1f3      	bne.n	800858e <HAL_UART_Transmit_DMA+0x6e>

    return HAL_OK;
 80085a6:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 80085a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 80085aa:	2001      	movs	r0, #1
}
 80085ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 80085ae:	2002      	movs	r0, #2
}
 80085b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80085b2:	2310      	movs	r3, #16
        __HAL_UNLOCK(huart);
 80085b4:	f884 7080 	strb.w	r7, [r4, #128]	; 0x80
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80085b8:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        return HAL_ERROR;
 80085bc:	4628      	mov	r0, r5
        huart->gState = HAL_UART_STATE_READY;
 80085be:	f8c4 6084 	str.w	r6, [r4, #132]	; 0x84
}
 80085c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085c4:	080085d1 	.word	0x080085d1
 80085c8:	08008619 	.word	0x08008619
 80085cc:	0800862d 	.word	0x0800862d

080085d0 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80085d0:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80085d2:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80085d4:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	f013 0320 	ands.w	r3, r3, #32
 80085dc:	d117      	bne.n	800860e <UART_DMATransmitCplt+0x3e>
  {
    huart->TxXferCount = 0U;
 80085de:	6802      	ldr	r2, [r0, #0]
 80085e0:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085e4:	f102 0308 	add.w	r3, r2, #8
 80085e8:	e853 3f00 	ldrex	r3, [r3]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80085ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085f0:	f102 0008 	add.w	r0, r2, #8
 80085f4:	e840 3100 	strex	r1, r3, [r0]
 80085f8:	2900      	cmp	r1, #0
 80085fa:	d1f3      	bne.n	80085e4 <UART_DMATransmitCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085fc:	e852 3f00 	ldrex	r3, [r2]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008600:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008604:	e842 3100 	strex	r1, r3, [r2]
 8008608:	2900      	cmp	r1, #0
 800860a:	d1f7      	bne.n	80085fc <UART_DMATransmitCplt+0x2c>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800860c:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 800860e:	f7fb facd 	bl	8003bac <HAL_UART_TxCpltCallback>
}
 8008612:	bd08      	pop	{r3, pc}

08008614 <HAL_UART_TxHalfCpltCallback>:
 8008614:	4770      	bx	lr
 8008616:	bf00      	nop

08008618 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008618:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800861a:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800861c:	f7ff fffa 	bl	8008614 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008620:	bd08      	pop	{r3, pc}
 8008622:	bf00      	nop

08008624 <HAL_UART_RxHalfCpltCallback>:
 8008624:	4770      	bx	lr
 8008626:	bf00      	nop

08008628 <HAL_UART_ErrorCallback>:
 8008628:	4770      	bx	lr
 800862a:	bf00      	nop

0800862c <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800862c:	6a80      	ldr	r0, [r0, #40]	; 0x28

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800862e:	6803      	ldr	r3, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008630:	f8d0 1084 	ldr.w	r1, [r0, #132]	; 0x84
{
 8008634:	b510      	push	{r4, lr}
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008636:	f8d0 4088 	ldr.w	r4, [r0, #136]	; 0x88
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800863a:	689a      	ldr	r2, [r3, #8]
 800863c:	0612      	lsls	r2, r2, #24
 800863e:	d501      	bpl.n	8008644 <UART_DMAError+0x18>
 8008640:	2921      	cmp	r1, #33	; 0x21
 8008642:	d00d      	beq.n	8008660 <UART_DMAError+0x34>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008644:	689a      	ldr	r2, [r3, #8]
 8008646:	0652      	lsls	r2, r2, #25
 8008648:	d501      	bpl.n	800864e <UART_DMAError+0x22>
 800864a:	2c22      	cmp	r4, #34	; 0x22
 800864c:	d023      	beq.n	8008696 <UART_DMAError+0x6a>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800864e:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c
 8008652:	f043 0310 	orr.w	r3, r3, #16
 8008656:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800865a:	f7ff ffe5 	bl	8008628 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800865e:	bd10      	pop	{r4, pc}
    huart->TxXferCount = 0U;
 8008660:	2200      	movs	r2, #0
 8008662:	f8a0 2056 	strh.w	r2, [r0, #86]	; 0x56
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008666:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800866a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800866e:	e843 2100 	strex	r1, r2, [r3]
 8008672:	2900      	cmp	r1, #0
 8008674:	d1f7      	bne.n	8008666 <UART_DMAError+0x3a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008676:	f103 0208 	add.w	r2, r3, #8
 800867a:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800867e:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008682:	f103 0c08 	add.w	ip, r3, #8
 8008686:	e84c 2100 	strex	r1, r2, [ip]
 800868a:	2900      	cmp	r1, #0
 800868c:	d1f3      	bne.n	8008676 <UART_DMAError+0x4a>
  huart->gState = HAL_UART_STATE_READY;
 800868e:	2220      	movs	r2, #32
 8008690:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
}
 8008694:	e7d6      	b.n	8008644 <UART_DMAError+0x18>
    huart->RxXferCount = 0U;
 8008696:	2200      	movs	r2, #0
 8008698:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800869c:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80086a0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086a4:	e843 2100 	strex	r1, r2, [r3]
 80086a8:	2900      	cmp	r1, #0
 80086aa:	d1f7      	bne.n	800869c <UART_DMAError+0x70>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80086ac:	4c13      	ldr	r4, [pc, #76]	; (80086fc <UART_DMAError+0xd0>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086ae:	f103 0208 	add.w	r2, r3, #8
 80086b2:	e852 2f00 	ldrex	r2, [r2]
 80086b6:	4022      	ands	r2, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086b8:	f103 0c08 	add.w	ip, r3, #8
 80086bc:	e84c 2100 	strex	r1, r2, [ip]
 80086c0:	2900      	cmp	r1, #0
 80086c2:	d1f4      	bne.n	80086ae <UART_DMAError+0x82>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086c4:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 80086c6:	2a01      	cmp	r2, #1
 80086c8:	d006      	beq.n	80086d8 <UART_DMAError+0xac>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086ca:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 80086cc:	2220      	movs	r2, #32
 80086ce:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  huart->RxISR = NULL;
 80086d2:	6703      	str	r3, [r0, #112]	; 0x70
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086d4:	66c3      	str	r3, [r0, #108]	; 0x6c
}
 80086d6:	e7ba      	b.n	800864e <UART_DMAError+0x22>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086d8:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086dc:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086e0:	e843 2100 	strex	r1, r2, [r3]
 80086e4:	2900      	cmp	r1, #0
 80086e6:	d0f0      	beq.n	80086ca <UART_DMAError+0x9e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086e8:	e853 2f00 	ldrex	r2, [r3]
 80086ec:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086f0:	e843 2100 	strex	r1, r2, [r3]
 80086f4:	2900      	cmp	r1, #0
 80086f6:	d1ef      	bne.n	80086d8 <UART_DMAError+0xac>
 80086f8:	e7e7      	b.n	80086ca <UART_DMAError+0x9e>
 80086fa:	bf00      	nop
 80086fc:	effffffe 	.word	0xeffffffe

08008700 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008700:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008702:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8008704:	2300      	movs	r3, #0
 8008706:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800870a:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800870e:	f7ff ff8b 	bl	8008628 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008712:	bd08      	pop	{r3, pc}

08008714 <HAL_UARTEx_RxEventCallback>:
}
 8008714:	4770      	bx	lr
 8008716:	bf00      	nop

08008718 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008718:	6803      	ldr	r3, [r0, #0]
 800871a:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800871c:	6819      	ldr	r1, [r3, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800871e:	f640 0c0f 	movw	ip, #2063	; 0x80f
  if (errorflags == 0U)
 8008722:	ea12 0f0c 	tst.w	r2, ip
{
 8008726:	b570      	push	{r4, r5, r6, lr}
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008728:	689d      	ldr	r5, [r3, #8]
{
 800872a:	4604      	mov	r4, r0
  if (errorflags == 0U)
 800872c:	f000 80eb 	beq.w	8008906 <HAL_UART_IRQHandler+0x1ee>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008730:	489a      	ldr	r0, [pc, #616]	; (800899c <HAL_UART_IRQHandler+0x284>)
 8008732:	ea05 0c00 	and.w	ip, r5, r0
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008736:	489a      	ldr	r0, [pc, #616]	; (80089a0 <HAL_UART_IRQHandler+0x288>)
 8008738:	4008      	ands	r0, r1
 800873a:	ea50 000c 	orrs.w	r0, r0, ip
 800873e:	d155      	bne.n	80087ec <HAL_UART_IRQHandler+0xd4>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008740:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8008742:	2801      	cmp	r0, #1
 8008744:	d022      	beq.n	800878c <HAL_UART_IRQHandler+0x74>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008746:	02d6      	lsls	r6, r2, #11
 8008748:	d502      	bpl.n	8008750 <HAL_UART_IRQHandler+0x38>
 800874a:	0268      	lsls	r0, r5, #9
 800874c:	f100 8104 	bmi.w	8008958 <HAL_UART_IRQHandler+0x240>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008750:	0616      	lsls	r6, r2, #24
 8008752:	d506      	bpl.n	8008762 <HAL_UART_IRQHandler+0x4a>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008754:	f405 0500 	and.w	r5, r5, #8388608	; 0x800000
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008758:	f001 0080 	and.w	r0, r1, #128	; 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800875c:	4328      	orrs	r0, r5
 800875e:	f040 80f3 	bne.w	8008948 <HAL_UART_IRQHandler+0x230>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008762:	0650      	lsls	r0, r2, #25
 8008764:	d534      	bpl.n	80087d0 <HAL_UART_IRQHandler+0xb8>
 8008766:	064e      	lsls	r6, r1, #25
 8008768:	d532      	bpl.n	80087d0 <HAL_UART_IRQHandler+0xb8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800876a:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800876e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008772:	e843 2100 	strex	r1, r2, [r3]
 8008776:	2900      	cmp	r1, #0
 8008778:	d1f7      	bne.n	800876a <HAL_UART_IRQHandler+0x52>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800877a:	2220      	movs	r2, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800877c:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800877e:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  huart->TxISR = NULL;
 8008782:	6763      	str	r3, [r4, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008784:	4620      	mov	r0, r4
 8008786:	f7fb fa11 	bl	8003bac <HAL_UART_TxCpltCallback>
}
 800878a:	bd70      	pop	{r4, r5, r6, pc}
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800878c:	06d6      	lsls	r6, r2, #27
 800878e:	d5da      	bpl.n	8008746 <HAL_UART_IRQHandler+0x2e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008790:	06c8      	lsls	r0, r1, #27
 8008792:	d5d8      	bpl.n	8008746 <HAL_UART_IRQHandler+0x2e>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008794:	2210      	movs	r2, #16
 8008796:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008798:	689a      	ldr	r2, [r3, #8]
 800879a:	0651      	lsls	r1, r2, #25
 800879c:	f140 8106 	bpl.w	80089ac <HAL_UART_IRQHandler+0x294>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80087a0:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 80087a2:	6801      	ldr	r1, [r0, #0]
 80087a4:	684a      	ldr	r2, [r1, #4]
 80087a6:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 80087a8:	2a00      	cmp	r2, #0
 80087aa:	d0ee      	beq.n	800878a <HAL_UART_IRQHandler+0x72>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80087ac:	f8b4 505c 	ldrh.w	r5, [r4, #92]	; 0x5c
 80087b0:	4295      	cmp	r5, r2
 80087b2:	d9ea      	bls.n	800878a <HAL_UART_IRQHandler+0x72>
        huart->RxXferCount = nb_remaining_rx_data;
 80087b4:	f8a4 205e 	strh.w	r2, [r4, #94]	; 0x5e
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80087b8:	680a      	ldr	r2, [r1, #0]
 80087ba:	0692      	lsls	r2, r2, #26
 80087bc:	f140 812b 	bpl.w	8008a16 <HAL_UART_IRQHandler+0x2fe>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80087c0:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 80087c4:	1ae9      	subs	r1, r5, r3
 80087c6:	4620      	mov	r0, r4
 80087c8:	b289      	uxth	r1, r1
 80087ca:	f7ff ffa3 	bl	8008714 <HAL_UARTEx_RxEventCallback>
}
 80087ce:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80087d0:	0215      	lsls	r5, r2, #8
 80087d2:	d502      	bpl.n	80087da <HAL_UART_IRQHandler+0xc2>
 80087d4:	0048      	lsls	r0, r1, #1
 80087d6:	f100 80dc 	bmi.w	8008992 <HAL_UART_IRQHandler+0x27a>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80087da:	01d3      	lsls	r3, r2, #7
 80087dc:	d5d5      	bpl.n	800878a <HAL_UART_IRQHandler+0x72>
 80087de:	2900      	cmp	r1, #0
 80087e0:	dad3      	bge.n	800878a <HAL_UART_IRQHandler+0x72>
    HAL_UARTEx_RxFifoFullCallback(huart);
 80087e2:	4620      	mov	r0, r4
}
 80087e4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 80087e8:	f000 bdb4 	b.w	8009354 <HAL_UARTEx_RxFifoFullCallback>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80087ec:	07d0      	lsls	r0, r2, #31
 80087ee:	d509      	bpl.n	8008804 <HAL_UART_IRQHandler+0xec>
 80087f0:	05ce      	lsls	r6, r1, #23
 80087f2:	d507      	bpl.n	8008804 <HAL_UART_IRQHandler+0xec>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80087f4:	2001      	movs	r0, #1
 80087f6:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80087f8:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 80087fc:	f040 0001 	orr.w	r0, r0, #1
 8008800:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008804:	0790      	lsls	r0, r2, #30
 8008806:	f140 8090 	bpl.w	800892a <HAL_UART_IRQHandler+0x212>
 800880a:	07ee      	lsls	r6, r5, #31
 800880c:	d50a      	bpl.n	8008824 <HAL_UART_IRQHandler+0x10c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800880e:	2002      	movs	r0, #2
 8008810:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008812:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8008816:	f040 0004 	orr.w	r0, r0, #4
 800881a:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800881e:	0750      	lsls	r0, r2, #29
 8008820:	f100 8089 	bmi.w	8008936 <HAL_UART_IRQHandler+0x21e>
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008824:	0716      	lsls	r6, r2, #28
 8008826:	d50c      	bpl.n	8008842 <HAL_UART_IRQHandler+0x12a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008828:	f001 0020 	and.w	r0, r1, #32
 800882c:	ea50 000c 	orrs.w	r0, r0, ip
 8008830:	d007      	beq.n	8008842 <HAL_UART_IRQHandler+0x12a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008832:	2008      	movs	r0, #8
 8008834:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008836:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800883a:	f040 0008 	orr.w	r0, r0, #8
 800883e:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008842:	0510      	lsls	r0, r2, #20
 8008844:	d50a      	bpl.n	800885c <HAL_UART_IRQHandler+0x144>
 8008846:	014e      	lsls	r6, r1, #5
 8008848:	d508      	bpl.n	800885c <HAL_UART_IRQHandler+0x144>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800884a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800884e:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008850:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8008854:	f040 0020 	orr.w	r0, r0, #32
 8008858:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800885c:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8008860:	2800      	cmp	r0, #0
 8008862:	d092      	beq.n	800878a <HAL_UART_IRQHandler+0x72>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008864:	0690      	lsls	r0, r2, #26
 8008866:	d50a      	bpl.n	800887e <HAL_UART_IRQHandler+0x166>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008868:	f001 0120 	and.w	r1, r1, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800886c:	f005 5580 	and.w	r5, r5, #268435456	; 0x10000000
 8008870:	4329      	orrs	r1, r5
 8008872:	d004      	beq.n	800887e <HAL_UART_IRQHandler+0x166>
        if (huart->RxISR != NULL)
 8008874:	6f22      	ldr	r2, [r4, #112]	; 0x70
 8008876:	b112      	cbz	r2, 800887e <HAL_UART_IRQHandler+0x166>
          huart->RxISR(huart);
 8008878:	4620      	mov	r0, r4
 800887a:	4790      	blx	r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800887c:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 800887e:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008882:	689a      	ldr	r2, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008884:	f001 0128 	and.w	r1, r1, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008888:	f002 0240 	and.w	r2, r2, #64	; 0x40
 800888c:	ea52 0501 	orrs.w	r5, r2, r1
 8008890:	f000 80f2 	beq.w	8008a78 <HAL_UART_IRQHandler+0x360>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008894:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008898:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800889c:	e843 2100 	strex	r1, r2, [r3]
 80088a0:	2900      	cmp	r1, #0
 80088a2:	d1f7      	bne.n	8008894 <HAL_UART_IRQHandler+0x17c>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80088a4:	483f      	ldr	r0, [pc, #252]	; (80089a4 <HAL_UART_IRQHandler+0x28c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088a6:	f103 0208 	add.w	r2, r3, #8
 80088aa:	e852 2f00 	ldrex	r2, [r2]
 80088ae:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088b0:	f103 0508 	add.w	r5, r3, #8
 80088b4:	e845 2100 	strex	r1, r2, [r5]
 80088b8:	2900      	cmp	r1, #0
 80088ba:	d1f4      	bne.n	80088a6 <HAL_UART_IRQHandler+0x18e>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088bc:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80088be:	2a01      	cmp	r2, #1
 80088c0:	d052      	beq.n	8008968 <HAL_UART_IRQHandler+0x250>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088c2:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 80088c4:	2120      	movs	r1, #32
 80088c6:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088ca:	66e2      	str	r2, [r4, #108]	; 0x6c
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088cc:	6899      	ldr	r1, [r3, #8]
  huart->RxISR = NULL;
 80088ce:	6722      	str	r2, [r4, #112]	; 0x70
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088d0:	064a      	lsls	r2, r1, #25
 80088d2:	d55a      	bpl.n	800898a <HAL_UART_IRQHandler+0x272>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088d4:	f103 0208 	add.w	r2, r3, #8
 80088d8:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80088dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088e0:	f103 0008 	add.w	r0, r3, #8
 80088e4:	e840 2100 	strex	r1, r2, [r0]
 80088e8:	2900      	cmp	r1, #0
 80088ea:	d1f3      	bne.n	80088d4 <HAL_UART_IRQHandler+0x1bc>
          if (huart->hdmarx != NULL)
 80088ec:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 80088ee:	2800      	cmp	r0, #0
 80088f0:	d04b      	beq.n	800898a <HAL_UART_IRQHandler+0x272>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80088f2:	4b2d      	ldr	r3, [pc, #180]	; (80089a8 <HAL_UART_IRQHandler+0x290>)
 80088f4:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80088f6:	f7fd f9d7 	bl	8005ca8 <HAL_DMA_Abort_IT>
 80088fa:	2800      	cmp	r0, #0
 80088fc:	f43f af45 	beq.w	800878a <HAL_UART_IRQHandler+0x72>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008900:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8008902:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008904:	e00e      	b.n	8008924 <HAL_UART_IRQHandler+0x20c>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008906:	0696      	lsls	r6, r2, #26
 8008908:	f57f af1a 	bpl.w	8008740 <HAL_UART_IRQHandler+0x28>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800890c:	f001 0c20 	and.w	ip, r1, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008910:	f005 5e80 	and.w	lr, r5, #268435456	; 0x10000000
 8008914:	ea5c 0c0e 	orrs.w	ip, ip, lr
 8008918:	f43f af12 	beq.w	8008740 <HAL_UART_IRQHandler+0x28>
      if (huart->RxISR != NULL)
 800891c:	6f03      	ldr	r3, [r0, #112]	; 0x70
 800891e:	2b00      	cmp	r3, #0
 8008920:	f43f af33 	beq.w	800878a <HAL_UART_IRQHandler+0x72>
}
 8008924:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008928:	4718      	bx	r3
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800892a:	0756      	lsls	r6, r2, #29
 800892c:	f57f af7a 	bpl.w	8008824 <HAL_UART_IRQHandler+0x10c>
 8008930:	07e8      	lsls	r0, r5, #31
 8008932:	f57f af77 	bpl.w	8008824 <HAL_UART_IRQHandler+0x10c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008936:	2004      	movs	r0, #4
 8008938:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800893a:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800893e:	f040 0002 	orr.w	r0, r0, #2
 8008942:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
 8008946:	e76d      	b.n	8008824 <HAL_UART_IRQHandler+0x10c>
    if (huart->TxISR != NULL)
 8008948:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800894a:	2b00      	cmp	r3, #0
 800894c:	f43f af1d 	beq.w	800878a <HAL_UART_IRQHandler+0x72>
      huart->TxISR(huart);
 8008950:	4620      	mov	r0, r4
}
 8008952:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 8008956:	4718      	bx	r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008958:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 800895c:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800895e:	621a      	str	r2, [r3, #32]
}
 8008960:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8008964:	f000 bcf4 	b.w	8009350 <HAL_UARTEx_WakeupCallback>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008968:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800896c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008970:	e843 2100 	strex	r1, r2, [r3]
 8008974:	2900      	cmp	r1, #0
 8008976:	d0a4      	beq.n	80088c2 <HAL_UART_IRQHandler+0x1aa>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008978:	e853 2f00 	ldrex	r2, [r3]
 800897c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008980:	e843 2100 	strex	r1, r2, [r3]
 8008984:	2900      	cmp	r1, #0
 8008986:	d1ef      	bne.n	8008968 <HAL_UART_IRQHandler+0x250>
 8008988:	e79b      	b.n	80088c2 <HAL_UART_IRQHandler+0x1aa>
            HAL_UART_ErrorCallback(huart);
 800898a:	4620      	mov	r0, r4
 800898c:	f7ff fe4c 	bl	8008628 <HAL_UART_ErrorCallback>
}
 8008990:	bd70      	pop	{r4, r5, r6, pc}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008992:	4620      	mov	r0, r4
}
 8008994:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008998:	f000 bcde 	b.w	8009358 <HAL_UARTEx_TxFifoEmptyCallback>
 800899c:	10000001 	.word	0x10000001
 80089a0:	04000120 	.word	0x04000120
 80089a4:	effffffe 	.word	0xeffffffe
 80089a8:	08008701 	.word	0x08008701
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80089ac:	f8b4 105e 	ldrh.w	r1, [r4, #94]	; 0x5e
      if ((huart->RxXferCount > 0U)
 80089b0:	f8b4 205e 	ldrh.w	r2, [r4, #94]	; 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80089b4:	f8b4 005c 	ldrh.w	r0, [r4, #92]	; 0x5c
      if ((huart->RxXferCount > 0U)
 80089b8:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80089ba:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 80089bc:	2a00      	cmp	r2, #0
 80089be:	f43f aee4 	beq.w	800878a <HAL_UART_IRQHandler+0x72>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80089c2:	1a41      	subs	r1, r0, r1
 80089c4:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 80089c6:	2900      	cmp	r1, #0
 80089c8:	f43f aedf 	beq.w	800878a <HAL_UART_IRQHandler+0x72>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089cc:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80089d0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089d4:	e843 2000 	strex	r0, r2, [r3]
 80089d8:	2800      	cmp	r0, #0
 80089da:	d1f7      	bne.n	80089cc <HAL_UART_IRQHandler+0x2b4>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80089dc:	4d29      	ldr	r5, [pc, #164]	; (8008a84 <HAL_UART_IRQHandler+0x36c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089de:	f103 0208 	add.w	r2, r3, #8
 80089e2:	e852 2f00 	ldrex	r2, [r2]
 80089e6:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089e8:	f103 0c08 	add.w	ip, r3, #8
 80089ec:	e84c 2000 	strex	r0, r2, [ip]
 80089f0:	2800      	cmp	r0, #0
 80089f2:	d1f4      	bne.n	80089de <HAL_UART_IRQHandler+0x2c6>
        huart->RxState = HAL_UART_STATE_READY;
 80089f4:	2220      	movs	r2, #32
 80089f6:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
        huart->RxISR = NULL;
 80089fa:	6720      	str	r0, [r4, #112]	; 0x70
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089fc:	66e0      	str	r0, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089fe:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a02:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a06:	e843 2000 	strex	r0, r2, [r3]
 8008a0a:	2800      	cmp	r0, #0
 8008a0c:	d1f7      	bne.n	80089fe <HAL_UART_IRQHandler+0x2e6>
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008a0e:	4620      	mov	r0, r4
 8008a10:	f7ff fe80 	bl	8008714 <HAL_UARTEx_RxEventCallback>
}
 8008a14:	bd70      	pop	{r4, r5, r6, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a16:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008a1a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a1e:	e843 2100 	strex	r1, r2, [r3]
 8008a22:	2900      	cmp	r1, #0
 8008a24:	d1f7      	bne.n	8008a16 <HAL_UART_IRQHandler+0x2fe>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a26:	f103 0208 	add.w	r2, r3, #8
 8008a2a:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a2e:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a32:	f103 0508 	add.w	r5, r3, #8
 8008a36:	e845 2100 	strex	r1, r2, [r5]
 8008a3a:	2900      	cmp	r1, #0
 8008a3c:	d1f3      	bne.n	8008a26 <HAL_UART_IRQHandler+0x30e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a3e:	f103 0208 	add.w	r2, r3, #8
 8008a42:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a46:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a4a:	f103 0508 	add.w	r5, r3, #8
 8008a4e:	e845 2100 	strex	r1, r2, [r5]
 8008a52:	2900      	cmp	r1, #0
 8008a54:	d1f3      	bne.n	8008a3e <HAL_UART_IRQHandler+0x326>
          huart->RxState = HAL_UART_STATE_READY;
 8008a56:	2220      	movs	r2, #32
 8008a58:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a5c:	66e1      	str	r1, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a5e:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a62:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a66:	e843 2100 	strex	r1, r2, [r3]
 8008a6a:	2900      	cmp	r1, #0
 8008a6c:	d1f7      	bne.n	8008a5e <HAL_UART_IRQHandler+0x346>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008a6e:	f7fd f8e1 	bl	8005c34 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008a72:	f8b4 505c 	ldrh.w	r5, [r4, #92]	; 0x5c
 8008a76:	e6a3      	b.n	80087c0 <HAL_UART_IRQHandler+0xa8>
        HAL_UART_ErrorCallback(huart);
 8008a78:	4620      	mov	r0, r4
 8008a7a:	f7ff fdd5 	bl	8008628 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a7e:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
}
 8008a82:	bd70      	pop	{r4, r5, r6, pc}
 8008a84:	effffffe 	.word	0xeffffffe

08008a88 <UART_DMARxHalfCplt>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008a88:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 8008a8a:	b508      	push	{r3, lr}
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a8c:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8008a8e:	2b01      	cmp	r3, #1
 8008a90:	d002      	beq.n	8008a98 <UART_DMARxHalfCplt+0x10>
    HAL_UART_RxHalfCpltCallback(huart);
 8008a92:	f7ff fdc7 	bl	8008624 <HAL_UART_RxHalfCpltCallback>
}
 8008a96:	bd08      	pop	{r3, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008a98:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 8008a9c:	0849      	lsrs	r1, r1, #1
 8008a9e:	f7ff fe39 	bl	8008714 <HAL_UARTEx_RxEventCallback>
}
 8008aa2:	bd08      	pop	{r3, pc}

08008aa4 <UART_DMAReceiveCplt>:
{
 8008aa4:	b508      	push	{r3, lr}
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008aa6:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008aa8:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008aaa:	681a      	ldr	r2, [r3, #0]
 8008aac:	f012 0220 	ands.w	r2, r2, #32
 8008ab0:	d128      	bne.n	8008b04 <UART_DMAReceiveCplt+0x60>
    huart->RxXferCount = 0U;
 8008ab2:	6803      	ldr	r3, [r0, #0]
 8008ab4:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ab8:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008abc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ac0:	e843 2100 	strex	r1, r2, [r3]
 8008ac4:	2900      	cmp	r1, #0
 8008ac6:	d1f7      	bne.n	8008ab8 <UART_DMAReceiveCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ac8:	f103 0208 	add.w	r2, r3, #8
 8008acc:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ad0:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ad4:	f103 0c08 	add.w	ip, r3, #8
 8008ad8:	e84c 2100 	strex	r1, r2, [ip]
 8008adc:	2900      	cmp	r1, #0
 8008ade:	d1f3      	bne.n	8008ac8 <UART_DMAReceiveCplt+0x24>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ae0:	f103 0208 	add.w	r2, r3, #8
 8008ae4:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008ae8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aec:	f103 0c08 	add.w	ip, r3, #8
 8008af0:	e84c 2100 	strex	r1, r2, [ip]
 8008af4:	2900      	cmp	r1, #0
 8008af6:	d1f3      	bne.n	8008ae0 <UART_DMAReceiveCplt+0x3c>
    huart->RxState = HAL_UART_STATE_READY;
 8008af8:	2220      	movs	r2, #32
 8008afa:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008afe:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8008b00:	2a01      	cmp	r2, #1
 8008b02:	d005      	beq.n	8008b10 <UART_DMAReceiveCplt+0x6c>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b04:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8008b06:	2b01      	cmp	r3, #1
 8008b08:	d013      	beq.n	8008b32 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8008b0a:	f7fa ff35 	bl	8003978 <HAL_UART_RxCpltCallback>
}
 8008b0e:	bd08      	pop	{r3, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b10:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b14:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b18:	e843 2100 	strex	r1, r2, [r3]
 8008b1c:	2900      	cmp	r1, #0
 8008b1e:	d0f1      	beq.n	8008b04 <UART_DMAReceiveCplt+0x60>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b20:	e853 2f00 	ldrex	r2, [r3]
 8008b24:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b28:	e843 2100 	strex	r1, r2, [r3]
 8008b2c:	2900      	cmp	r1, #0
 8008b2e:	d1ef      	bne.n	8008b10 <UART_DMAReceiveCplt+0x6c>
 8008b30:	e7e8      	b.n	8008b04 <UART_DMAReceiveCplt+0x60>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008b32:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 8008b36:	f7ff fded 	bl	8008714 <HAL_UARTEx_RxEventCallback>
}
 8008b3a:	bd08      	pop	{r3, pc}

08008b3c <UART_SetConfig>:
{
 8008b3c:	b538      	push	{r3, r4, r5, lr}
 8008b3e:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 8008b40:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008b42:	6882      	ldr	r2, [r0, #8]
 8008b44:	6900      	ldr	r0, [r0, #16]
 8008b46:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008b48:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008b4a:	4302      	orrs	r2, r0
 8008b4c:	430a      	orrs	r2, r1
 8008b4e:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008b50:	49b2      	ldr	r1, [pc, #712]	; (8008e1c <UART_SetConfig+0x2e0>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008b52:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008b54:	4029      	ands	r1, r5
 8008b56:	430a      	orrs	r2, r1
 8008b58:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008b5a:	685a      	ldr	r2, [r3, #4]
 8008b5c:	68e1      	ldr	r1, [r4, #12]
 8008b5e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8008b62:	430a      	orrs	r2, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008b64:	49ae      	ldr	r1, [pc, #696]	; (8008e20 <UART_SetConfig+0x2e4>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008b66:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008b68:	428b      	cmp	r3, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008b6a:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008b6c:	6899      	ldr	r1, [r3, #8]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008b6e:	f000 8081 	beq.w	8008c74 <UART_SetConfig+0x138>
    tmpreg |= huart->Init.OneBitSampling;
 8008b72:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008b74:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 8008b78:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
    tmpreg |= huart->Init.OneBitSampling;
 8008b7c:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008b7e:	430a      	orrs	r2, r1
 8008b80:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008b82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b84:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008b86:	f022 020f 	bic.w	r2, r2, #15
 8008b8a:	430a      	orrs	r2, r1
 8008b8c:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008b8e:	4aa5      	ldr	r2, [pc, #660]	; (8008e24 <UART_SetConfig+0x2e8>)
 8008b90:	4293      	cmp	r3, r2
 8008b92:	d027      	beq.n	8008be4 <UART_SetConfig+0xa8>
 8008b94:	4aa4      	ldr	r2, [pc, #656]	; (8008e28 <UART_SetConfig+0x2ec>)
 8008b96:	4293      	cmp	r3, r2
 8008b98:	d04b      	beq.n	8008c32 <UART_SetConfig+0xf6>
 8008b9a:	4aa4      	ldr	r2, [pc, #656]	; (8008e2c <UART_SetConfig+0x2f0>)
 8008b9c:	4293      	cmp	r3, r2
 8008b9e:	f000 8111 	beq.w	8008dc4 <UART_SetConfig+0x288>
 8008ba2:	4aa3      	ldr	r2, [pc, #652]	; (8008e30 <UART_SetConfig+0x2f4>)
 8008ba4:	4293      	cmp	r3, r2
 8008ba6:	f000 80b9 	beq.w	8008d1c <UART_SetConfig+0x1e0>
 8008baa:	4aa2      	ldr	r2, [pc, #648]	; (8008e34 <UART_SetConfig+0x2f8>)
 8008bac:	4293      	cmp	r3, r2
 8008bae:	d111      	bne.n	8008bd4 <UART_SetConfig+0x98>
 8008bb0:	4ba1      	ldr	r3, [pc, #644]	; (8008e38 <UART_SetConfig+0x2fc>)
 8008bb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008bb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008bba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008bbe:	f000 8126 	beq.w	8008e0e <UART_SetConfig+0x2d2>
 8008bc2:	f200 80d5 	bhi.w	8008d70 <UART_SetConfig+0x234>
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	f000 80d9 	beq.w	8008d7e <UART_SetConfig+0x242>
 8008bcc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008bd0:	f000 80b0 	beq.w	8008d34 <UART_SetConfig+0x1f8>
        ret = HAL_ERROR;
 8008bd4:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 8008bd6:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 8008bd8:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->TxISR = NULL;
 8008bdc:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 8008be0:	66a2      	str	r2, [r4, #104]	; 0x68
}
 8008be2:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008be4:	4b94      	ldr	r3, [pc, #592]	; (8008e38 <UART_SetConfig+0x2fc>)
 8008be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008bea:	f003 0303 	and.w	r3, r3, #3
 8008bee:	3b01      	subs	r3, #1
 8008bf0:	2b02      	cmp	r3, #2
 8008bf2:	f240 808d 	bls.w	8008d10 <UART_SetConfig+0x1d4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008bf6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8008bfa:	f000 8103 	beq.w	8008e04 <UART_SetConfig+0x2c8>
        pclk = HAL_RCC_GetPCLK2Freq();
 8008bfe:	f7fe fa0b 	bl	8007018 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8008c02:	2800      	cmp	r0, #0
 8008c04:	f000 80dc 	beq.w	8008dc0 <UART_SetConfig+0x284>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008c08:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008c0a:	6862      	ldr	r2, [r4, #4]
 8008c0c:	4b8b      	ldr	r3, [pc, #556]	; (8008e3c <UART_SetConfig+0x300>)
 8008c0e:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8008c12:	fbb0 f3f3 	udiv	r3, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008c16:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008c1a:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8008c1e:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008c22:	f1a3 0210 	sub.w	r2, r3, #16
 8008c26:	428a      	cmp	r2, r1
 8008c28:	d8d4      	bhi.n	8008bd4 <UART_SetConfig+0x98>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008c2a:	6822      	ldr	r2, [r4, #0]
 8008c2c:	2000      	movs	r0, #0
 8008c2e:	60d3      	str	r3, [r2, #12]
 8008c30:	e7d1      	b.n	8008bd6 <UART_SetConfig+0x9a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008c32:	4b81      	ldr	r3, [pc, #516]	; (8008e38 <UART_SetConfig+0x2fc>)
 8008c34:	4a82      	ldr	r2, [pc, #520]	; (8008e40 <UART_SetConfig+0x304>)
 8008c36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008c3a:	f003 030c 	and.w	r3, r3, #12
 8008c3e:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008c40:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8008c44:	d07c      	beq.n	8008d40 <UART_SetConfig+0x204>
    switch (clocksource)
 8008c46:	2b08      	cmp	r3, #8
 8008c48:	d8c4      	bhi.n	8008bd4 <UART_SetConfig+0x98>
 8008c4a:	a201      	add	r2, pc, #4	; (adr r2, 8008c50 <UART_SetConfig+0x114>)
 8008c4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c50:	08008d79 	.word	0x08008d79
 8008c54:	08008bff 	.word	0x08008bff
 8008c58:	08008dfb 	.word	0x08008dfb
 8008c5c:	08008bd5 	.word	0x08008bd5
 8008c60:	08008d3b 	.word	0x08008d3b
 8008c64:	08008bd5 	.word	0x08008bd5
 8008c68:	08008bd5 	.word	0x08008bd5
 8008c6c:	08008bd5 	.word	0x08008bd5
 8008c70:	08008deb 	.word	0x08008deb
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008c74:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 8008c78:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 8008c7c:	4311      	orrs	r1, r2
 8008c7e:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008c80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c82:	6a61      	ldr	r1, [r4, #36]	; 0x24
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008c84:	486c      	ldr	r0, [pc, #432]	; (8008e38 <UART_SetConfig+0x2fc>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008c86:	f022 020f 	bic.w	r2, r2, #15
 8008c8a:	430a      	orrs	r2, r1
 8008c8c:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008c8e:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8008c92:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008c96:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008c9a:	f000 80ac 	beq.w	8008df6 <UART_SetConfig+0x2ba>
 8008c9e:	d80b      	bhi.n	8008cb8 <UART_SetConfig+0x17c>
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d038      	beq.n	8008d16 <UART_SetConfig+0x1da>
 8008ca4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008ca8:	d194      	bne.n	8008bd4 <UART_SetConfig+0x98>
        pclk = HAL_RCC_GetSysClockFreq();
 8008caa:	f7fe f867 	bl	8006d7c <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8008cae:	2800      	cmp	r0, #0
 8008cb0:	f000 8086 	beq.w	8008dc0 <UART_SetConfig+0x284>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008cb4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008cb6:	e004      	b.n	8008cc2 <UART_SetConfig+0x186>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008cb8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008cbc:	d18a      	bne.n	8008bd4 <UART_SetConfig+0x98>
        pclk = (uint32_t) LSE_VALUE;
 8008cbe:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008cc2:	4b5e      	ldr	r3, [pc, #376]	; (8008e3c <UART_SetConfig+0x300>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008cc4:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008cc6:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
 8008cca:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008cce:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8008cd2:	4299      	cmp	r1, r3
 8008cd4:	f63f af7e 	bhi.w	8008bd4 <UART_SetConfig+0x98>
 8008cd8:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8008cdc:	f63f af7a 	bhi.w	8008bd4 <UART_SetConfig+0x98>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	4619      	mov	r1, r3
 8008ce4:	f7f7 fff8 	bl	8000cd8 <__aeabi_uldivmod>
 8008ce8:	086a      	lsrs	r2, r5, #1
 8008cea:	0203      	lsls	r3, r0, #8
 8008cec:	0209      	lsls	r1, r1, #8
 8008cee:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8008cf2:	1898      	adds	r0, r3, r2
 8008cf4:	f141 0100 	adc.w	r1, r1, #0
 8008cf8:	462a      	mov	r2, r5
 8008cfa:	2300      	movs	r3, #0
 8008cfc:	f7f7 ffec 	bl	8000cd8 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008d00:	4a50      	ldr	r2, [pc, #320]	; (8008e44 <UART_SetConfig+0x308>)
 8008d02:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8008d06:	4291      	cmp	r1, r2
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008d08:	4603      	mov	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008d0a:	f63f af63 	bhi.w	8008bd4 <UART_SetConfig+0x98>
 8008d0e:	e78c      	b.n	8008c2a <UART_SetConfig+0xee>
 8008d10:	4a4d      	ldr	r2, [pc, #308]	; (8008e48 <UART_SetConfig+0x30c>)
 8008d12:	5cd3      	ldrb	r3, [r2, r3]
  if (UART_INSTANCE_LOWPOWER(huart))
 8008d14:	e794      	b.n	8008c40 <UART_SetConfig+0x104>
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d16:	f7fe f96d 	bl	8006ff4 <HAL_RCC_GetPCLK1Freq>
        break;
 8008d1a:	e7c8      	b.n	8008cae <UART_SetConfig+0x172>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008d1c:	4b46      	ldr	r3, [pc, #280]	; (8008e38 <UART_SetConfig+0x2fc>)
 8008d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008d22:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008d26:	2b80      	cmp	r3, #128	; 0x80
 8008d28:	d071      	beq.n	8008e0e <UART_SetConfig+0x2d2>
 8008d2a:	d861      	bhi.n	8008df0 <UART_SetConfig+0x2b4>
 8008d2c:	b33b      	cbz	r3, 8008d7e <UART_SetConfig+0x242>
 8008d2e:	2b40      	cmp	r3, #64	; 0x40
 8008d30:	f47f af50 	bne.w	8008bd4 <UART_SetConfig+0x98>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008d34:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8008d38:	d061      	beq.n	8008dfe <UART_SetConfig+0x2c2>
        pclk = HAL_RCC_GetSysClockFreq();
 8008d3a:	f7fe f81f 	bl	8006d7c <HAL_RCC_GetSysClockFreq>
        break;
 8008d3e:	e760      	b.n	8008c02 <UART_SetConfig+0xc6>
    switch (clocksource)
 8008d40:	2b08      	cmp	r3, #8
 8008d42:	f63f af47 	bhi.w	8008bd4 <UART_SetConfig+0x98>
 8008d46:	a201      	add	r2, pc, #4	; (adr r2, 8008d4c <UART_SetConfig+0x210>)
 8008d48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d4c:	08008d85 	.word	0x08008d85
 8008d50:	08008e05 	.word	0x08008e05
 8008d54:	08008e0b 	.word	0x08008e0b
 8008d58:	08008bd5 	.word	0x08008bd5
 8008d5c:	08008dff 	.word	0x08008dff
 8008d60:	08008bd5 	.word	0x08008bd5
 8008d64:	08008bd5 	.word	0x08008bd5
 8008d68:	08008bd5 	.word	0x08008bd5
 8008d6c:	08008d8d 	.word	0x08008d8d
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008d70:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008d74:	d036      	beq.n	8008de4 <UART_SetConfig+0x2a8>
 8008d76:	e72d      	b.n	8008bd4 <UART_SetConfig+0x98>
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d78:	f7fe f93c 	bl	8006ff4 <HAL_RCC_GetPCLK1Freq>
        break;
 8008d7c:	e741      	b.n	8008c02 <UART_SetConfig+0xc6>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008d7e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8008d82:	d1f9      	bne.n	8008d78 <UART_SetConfig+0x23c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d84:	f7fe f936 	bl	8006ff4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8008d88:	b1d0      	cbz	r0, 8008dc0 <UART_SetConfig+0x284>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008d8a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008d8c:	6862      	ldr	r2, [r4, #4]
 8008d8e:	4b2b      	ldr	r3, [pc, #172]	; (8008e3c <UART_SetConfig+0x300>)
 8008d90:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 8008d94:	fbb0 f0f1 	udiv	r0, r0, r1
 8008d98:	0853      	lsrs	r3, r2, #1
 8008d9a:	eb03 0340 	add.w	r3, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008d9e:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008da2:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008da6:	f1a3 0210 	sub.w	r2, r3, #16
 8008daa:	428a      	cmp	r2, r1
 8008dac:	f63f af12 	bhi.w	8008bd4 <UART_SetConfig+0x98>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008db0:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 8008db4:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008db6:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008db8:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8008dbc:	4313      	orrs	r3, r2
 8008dbe:	60cb      	str	r3, [r1, #12]
 8008dc0:	2000      	movs	r0, #0
 8008dc2:	e708      	b.n	8008bd6 <UART_SetConfig+0x9a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008dc4:	4b1c      	ldr	r3, [pc, #112]	; (8008e38 <UART_SetConfig+0x2fc>)
 8008dc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008dca:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008dce:	2b20      	cmp	r3, #32
 8008dd0:	d01d      	beq.n	8008e0e <UART_SetConfig+0x2d2>
 8008dd2:	d804      	bhi.n	8008dde <UART_SetConfig+0x2a2>
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d0d2      	beq.n	8008d7e <UART_SetConfig+0x242>
 8008dd8:	2b10      	cmp	r3, #16
 8008dda:	d0ab      	beq.n	8008d34 <UART_SetConfig+0x1f8>
 8008ddc:	e6fa      	b.n	8008bd4 <UART_SetConfig+0x98>
 8008dde:	2b30      	cmp	r3, #48	; 0x30
 8008de0:	f47f aef8 	bne.w	8008bd4 <UART_SetConfig+0x98>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008de4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8008de8:	d0d0      	beq.n	8008d8c <UART_SetConfig+0x250>
    switch (clocksource)
 8008dea:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8008dee:	e70c      	b.n	8008c0a <UART_SetConfig+0xce>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008df0:	2bc0      	cmp	r3, #192	; 0xc0
 8008df2:	d0f7      	beq.n	8008de4 <UART_SetConfig+0x2a8>
 8008df4:	e6ee      	b.n	8008bd4 <UART_SetConfig+0x98>
 8008df6:	4815      	ldr	r0, [pc, #84]	; (8008e4c <UART_SetConfig+0x310>)
 8008df8:	e763      	b.n	8008cc2 <UART_SetConfig+0x186>
        pclk = (uint32_t) HSI_VALUE;
 8008dfa:	4814      	ldr	r0, [pc, #80]	; (8008e4c <UART_SetConfig+0x310>)
 8008dfc:	e705      	b.n	8008c0a <UART_SetConfig+0xce>
        pclk = HAL_RCC_GetSysClockFreq();
 8008dfe:	f7fd ffbd 	bl	8006d7c <HAL_RCC_GetSysClockFreq>
        break;
 8008e02:	e7c1      	b.n	8008d88 <UART_SetConfig+0x24c>
        pclk = HAL_RCC_GetPCLK2Freq();
 8008e04:	f7fe f908 	bl	8007018 <HAL_RCC_GetPCLK2Freq>
        break;
 8008e08:	e7be      	b.n	8008d88 <UART_SetConfig+0x24c>
        pclk = (uint32_t) HSI_VALUE;
 8008e0a:	4810      	ldr	r0, [pc, #64]	; (8008e4c <UART_SetConfig+0x310>)
 8008e0c:	e7be      	b.n	8008d8c <UART_SetConfig+0x250>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008e0e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
        pclk = (uint32_t) HSI_VALUE;
 8008e12:	480e      	ldr	r0, [pc, #56]	; (8008e4c <UART_SetConfig+0x310>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008e14:	f47f aef9 	bne.w	8008c0a <UART_SetConfig+0xce>
 8008e18:	e7b8      	b.n	8008d8c <UART_SetConfig+0x250>
 8008e1a:	bf00      	nop
 8008e1c:	cfff69f3 	.word	0xcfff69f3
 8008e20:	40008000 	.word	0x40008000
 8008e24:	40013800 	.word	0x40013800
 8008e28:	40004400 	.word	0x40004400
 8008e2c:	40004800 	.word	0x40004800
 8008e30:	40004c00 	.word	0x40004c00
 8008e34:	40005000 	.word	0x40005000
 8008e38:	40021000 	.word	0x40021000
 8008e3c:	0800d610 	.word	0x0800d610
 8008e40:	0800d600 	.word	0x0800d600
 8008e44:	000ffcff 	.word	0x000ffcff
 8008e48:	0800d5fc 	.word	0x0800d5fc
 8008e4c:	00f42400 	.word	0x00f42400

08008e50 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008e50:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8008e52:	07da      	lsls	r2, r3, #31
{
 8008e54:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008e56:	d506      	bpl.n	8008e66 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008e58:	6801      	ldr	r1, [r0, #0]
 8008e5a:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8008e5c:	684a      	ldr	r2, [r1, #4]
 8008e5e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8008e62:	4322      	orrs	r2, r4
 8008e64:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008e66:	079c      	lsls	r4, r3, #30
 8008e68:	d506      	bpl.n	8008e78 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008e6a:	6801      	ldr	r1, [r0, #0]
 8008e6c:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8008e6e:	684a      	ldr	r2, [r1, #4]
 8008e70:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008e74:	4322      	orrs	r2, r4
 8008e76:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008e78:	0759      	lsls	r1, r3, #29
 8008e7a:	d506      	bpl.n	8008e8a <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008e7c:	6801      	ldr	r1, [r0, #0]
 8008e7e:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8008e80:	684a      	ldr	r2, [r1, #4]
 8008e82:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008e86:	4322      	orrs	r2, r4
 8008e88:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008e8a:	071a      	lsls	r2, r3, #28
 8008e8c:	d506      	bpl.n	8008e9c <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008e8e:	6801      	ldr	r1, [r0, #0]
 8008e90:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8008e92:	684a      	ldr	r2, [r1, #4]
 8008e94:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008e98:	4322      	orrs	r2, r4
 8008e9a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008e9c:	06dc      	lsls	r4, r3, #27
 8008e9e:	d506      	bpl.n	8008eae <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008ea0:	6801      	ldr	r1, [r0, #0]
 8008ea2:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8008ea4:	688a      	ldr	r2, [r1, #8]
 8008ea6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008eaa:	4322      	orrs	r2, r4
 8008eac:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008eae:	0699      	lsls	r1, r3, #26
 8008eb0:	d506      	bpl.n	8008ec0 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008eb2:	6801      	ldr	r1, [r0, #0]
 8008eb4:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8008eb6:	688a      	ldr	r2, [r1, #8]
 8008eb8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008ebc:	4322      	orrs	r2, r4
 8008ebe:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008ec0:	065a      	lsls	r2, r3, #25
 8008ec2:	d509      	bpl.n	8008ed8 <UART_AdvFeatureConfig+0x88>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008ec4:	6801      	ldr	r1, [r0, #0]
 8008ec6:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8008ec8:	684a      	ldr	r2, [r1, #4]
 8008eca:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8008ece:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008ed0:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008ed4:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008ed6:	d00b      	beq.n	8008ef0 <UART_AdvFeatureConfig+0xa0>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008ed8:	061b      	lsls	r3, r3, #24
 8008eda:	d506      	bpl.n	8008eea <UART_AdvFeatureConfig+0x9a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008edc:	6802      	ldr	r2, [r0, #0]
 8008ede:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8008ee0:	6853      	ldr	r3, [r2, #4]
 8008ee2:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8008ee6:	430b      	orrs	r3, r1
 8008ee8:	6053      	str	r3, [r2, #4]
}
 8008eea:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008eee:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008ef0:	684a      	ldr	r2, [r1, #4]
 8008ef2:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8008ef4:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8008ef8:	4322      	orrs	r2, r4
 8008efa:	604a      	str	r2, [r1, #4]
 8008efc:	e7ec      	b.n	8008ed8 <UART_AdvFeatureConfig+0x88>
 8008efe:	bf00      	nop

08008f00 <UART_WaitOnFlagUntilTimeout>:
{
 8008f00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f04:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f08:	6804      	ldr	r4, [r0, #0]
{
 8008f0a:	4607      	mov	r7, r0
 8008f0c:	460e      	mov	r6, r1
 8008f0e:	4615      	mov	r5, r2
 8008f10:	4699      	mov	r9, r3
 8008f12:	f1b8 3fff 	cmp.w	r8, #4294967295
 8008f16:	d10a      	bne.n	8008f2e <UART_WaitOnFlagUntilTimeout+0x2e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f18:	69e3      	ldr	r3, [r4, #28]
 8008f1a:	ea36 0303 	bics.w	r3, r6, r3
 8008f1e:	bf0c      	ite	eq
 8008f20:	2301      	moveq	r3, #1
 8008f22:	2300      	movne	r3, #0
 8008f24:	429d      	cmp	r5, r3
 8008f26:	d0f7      	beq.n	8008f18 <UART_WaitOnFlagUntilTimeout+0x18>
  return HAL_OK;
 8008f28:	2000      	movs	r0, #0
}
 8008f2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f2e:	69e2      	ldr	r2, [r4, #28]
 8008f30:	ea36 0202 	bics.w	r2, r6, r2
 8008f34:	bf0c      	ite	eq
 8008f36:	2301      	moveq	r3, #1
 8008f38:	2300      	movne	r3, #0
 8008f3a:	42ab      	cmp	r3, r5
 8008f3c:	d1f4      	bne.n	8008f28 <UART_WaitOnFlagUntilTimeout+0x28>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f3e:	f7f9 fd61 	bl	8002a04 <HAL_GetTick>
 8008f42:	eba0 0009 	sub.w	r0, r0, r9
 8008f46:	4540      	cmp	r0, r8
 8008f48:	d833      	bhi.n	8008fb2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008f4a:	f1b8 0f00 	cmp.w	r8, #0
 8008f4e:	d030      	beq.n	8008fb2 <UART_WaitOnFlagUntilTimeout+0xb2>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008f50:	683c      	ldr	r4, [r7, #0]
 8008f52:	6823      	ldr	r3, [r4, #0]
 8008f54:	0758      	lsls	r0, r3, #29
 8008f56:	4622      	mov	r2, r4
 8008f58:	d5db      	bpl.n	8008f12 <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008f5a:	69e3      	ldr	r3, [r4, #28]
 8008f5c:	0519      	lsls	r1, r3, #20
 8008f5e:	d5d8      	bpl.n	8008f12 <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008f60:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008f64:	6223      	str	r3, [r4, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f66:	e854 3f00 	ldrex	r3, [r4]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008f6a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f6e:	e844 3100 	strex	r1, r3, [r4]
 8008f72:	b139      	cbz	r1, 8008f84 <UART_WaitOnFlagUntilTimeout+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f74:	e852 3f00 	ldrex	r3, [r2]
 8008f78:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f7c:	e842 3100 	strex	r1, r3, [r2]
 8008f80:	2900      	cmp	r1, #0
 8008f82:	d1f7      	bne.n	8008f74 <UART_WaitOnFlagUntilTimeout+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f84:	f102 0308 	add.w	r3, r2, #8
 8008f88:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f8c:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f90:	f102 0008 	add.w	r0, r2, #8
 8008f94:	e840 3100 	strex	r1, r3, [r0]
 8008f98:	2900      	cmp	r1, #0
 8008f9a:	d1f3      	bne.n	8008f84 <UART_WaitOnFlagUntilTimeout+0x84>
          huart->gState = HAL_UART_STATE_READY;
 8008f9c:	2320      	movs	r3, #32
 8008f9e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
          __HAL_UNLOCK(huart);
 8008fa2:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8008fa6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
          return HAL_TIMEOUT;
 8008faa:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008fac:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          return HAL_TIMEOUT;
 8008fb0:	e7bb      	b.n	8008f2a <UART_WaitOnFlagUntilTimeout+0x2a>
 8008fb2:	683a      	ldr	r2, [r7, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fb4:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008fb8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fbc:	e842 3100 	strex	r1, r3, [r2]
 8008fc0:	2900      	cmp	r1, #0
 8008fc2:	d1f7      	bne.n	8008fb4 <UART_WaitOnFlagUntilTimeout+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fc4:	f102 0308 	add.w	r3, r2, #8
 8008fc8:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fcc:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fd0:	f102 0008 	add.w	r0, r2, #8
 8008fd4:	e840 3100 	strex	r1, r3, [r0]
 8008fd8:	2900      	cmp	r1, #0
 8008fda:	d1f3      	bne.n	8008fc4 <UART_WaitOnFlagUntilTimeout+0xc4>
        huart->gState = HAL_UART_STATE_READY;
 8008fdc:	2320      	movs	r3, #32
 8008fde:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        __HAL_UNLOCK(huart);
 8008fe2:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8008fe6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
        return HAL_TIMEOUT;
 8008fea:	2003      	movs	r0, #3
 8008fec:	e79d      	b.n	8008f2a <UART_WaitOnFlagUntilTimeout+0x2a>
 8008fee:	bf00      	nop

08008ff0 <HAL_UART_Transmit>:
{
 8008ff0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008ff4:	4605      	mov	r5, r0
  if (huart->gState == HAL_UART_STATE_READY)
 8008ff6:	f8d0 0084 	ldr.w	r0, [r0, #132]	; 0x84
 8008ffa:	2820      	cmp	r0, #32
{
 8008ffc:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 8008ffe:	f040 8090 	bne.w	8009122 <HAL_UART_Transmit+0x132>
    if ((pData == NULL) || (Size == 0U))
 8009002:	4689      	mov	r9, r1
 8009004:	2900      	cmp	r1, #0
 8009006:	d048      	beq.n	800909a <HAL_UART_Transmit+0xaa>
 8009008:	4614      	mov	r4, r2
 800900a:	2a00      	cmp	r2, #0
 800900c:	d045      	beq.n	800909a <HAL_UART_Transmit+0xaa>
 800900e:	461e      	mov	r6, r3
    __HAL_LOCK(huart);
 8009010:	f895 3080 	ldrb.w	r3, [r5, #128]	; 0x80
 8009014:	2b01      	cmp	r3, #1
 8009016:	f000 8084 	beq.w	8009122 <HAL_UART_Transmit+0x132>
 800901a:	2301      	movs	r3, #1
 800901c:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009020:	f04f 0800 	mov.w	r8, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009024:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009026:	f8c5 808c 	str.w	r8, [r5, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800902a:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
    tickstart = HAL_GetTick();
 800902e:	f7f9 fce9 	bl	8002a04 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009032:	68ab      	ldr	r3, [r5, #8]
    huart->TxXferSize  = Size;
 8009034:	f8a5 4054 	strh.w	r4, [r5, #84]	; 0x54
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009038:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->TxXferCount = Size;
 800903c:	f8a5 4056 	strh.w	r4, [r5, #86]	; 0x56
    tickstart = HAL_GetTick();
 8009040:	4607      	mov	r7, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009042:	d072      	beq.n	800912a <HAL_UART_Transmit+0x13a>
    while (huart->TxXferCount > 0U)
 8009044:	f8b5 3056 	ldrh.w	r3, [r5, #86]	; 0x56
    __HAL_UNLOCK(huart);
 8009048:	2200      	movs	r2, #0
    while (huart->TxXferCount > 0U)
 800904a:	b29b      	uxth	r3, r3
    __HAL_UNLOCK(huart);
 800904c:	f885 2080 	strb.w	r2, [r5, #128]	; 0x80
    while (huart->TxXferCount > 0U)
 8009050:	b1b3      	cbz	r3, 8009080 <HAL_UART_Transmit+0x90>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009052:	682c      	ldr	r4, [r5, #0]
 8009054:	1c71      	adds	r1, r6, #1
 8009056:	d124      	bne.n	80090a2 <HAL_UART_Transmit+0xb2>
 8009058:	69e2      	ldr	r2, [r4, #28]
 800905a:	0612      	lsls	r2, r2, #24
 800905c:	d5fc      	bpl.n	8009058 <HAL_UART_Transmit+0x68>
      if (pdata8bits == NULL)
 800905e:	f1b9 0f00 	cmp.w	r9, #0
 8009062:	d059      	beq.n	8009118 <HAL_UART_Transmit+0x128>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009064:	f819 3b01 	ldrb.w	r3, [r9], #1
 8009068:	62a3      	str	r3, [r4, #40]	; 0x28
      huart->TxXferCount--;
 800906a:	f8b5 3056 	ldrh.w	r3, [r5, #86]	; 0x56
 800906e:	3b01      	subs	r3, #1
 8009070:	b29b      	uxth	r3, r3
 8009072:	f8a5 3056 	strh.w	r3, [r5, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8009076:	f8b5 3056 	ldrh.w	r3, [r5, #86]	; 0x56
 800907a:	b29b      	uxth	r3, r3
 800907c:	2b00      	cmp	r3, #0
 800907e:	d1e9      	bne.n	8009054 <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009080:	9600      	str	r6, [sp, #0]
 8009082:	463b      	mov	r3, r7
 8009084:	2200      	movs	r2, #0
 8009086:	2140      	movs	r1, #64	; 0x40
 8009088:	4628      	mov	r0, r5
 800908a:	f7ff ff39 	bl	8008f00 <UART_WaitOnFlagUntilTimeout>
 800908e:	2800      	cmp	r0, #0
 8009090:	d171      	bne.n	8009176 <HAL_UART_Transmit+0x186>
    huart->gState = HAL_UART_STATE_READY;
 8009092:	2320      	movs	r3, #32
 8009094:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
    return HAL_OK;
 8009098:	e000      	b.n	800909c <HAL_UART_Transmit+0xac>
      return  HAL_ERROR;
 800909a:	2001      	movs	r0, #1
}
 800909c:	b003      	add	sp, #12
 800909e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80090a2:	69e3      	ldr	r3, [r4, #28]
 80090a4:	061b      	lsls	r3, r3, #24
 80090a6:	d4da      	bmi.n	800905e <HAL_UART_Transmit+0x6e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80090a8:	f7f9 fcac 	bl	8002a04 <HAL_GetTick>
 80090ac:	1bc0      	subs	r0, r0, r7
 80090ae:	4286      	cmp	r6, r0
 80090b0:	d341      	bcc.n	8009136 <HAL_UART_Transmit+0x146>
 80090b2:	2e00      	cmp	r6, #0
 80090b4:	d03f      	beq.n	8009136 <HAL_UART_Transmit+0x146>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80090b6:	682c      	ldr	r4, [r5, #0]
 80090b8:	6822      	ldr	r2, [r4, #0]
 80090ba:	0752      	lsls	r2, r2, #29
 80090bc:	4623      	mov	r3, r4
 80090be:	d5c9      	bpl.n	8009054 <HAL_UART_Transmit+0x64>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80090c0:	69e2      	ldr	r2, [r4, #28]
 80090c2:	0510      	lsls	r0, r2, #20
 80090c4:	d5c6      	bpl.n	8009054 <HAL_UART_Transmit+0x64>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80090c6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80090ca:	6222      	str	r2, [r4, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090cc:	e854 2f00 	ldrex	r2, [r4]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80090d0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090d4:	e844 2100 	strex	r1, r2, [r4]
 80090d8:	b139      	cbz	r1, 80090ea <HAL_UART_Transmit+0xfa>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090da:	e853 2f00 	ldrex	r2, [r3]
 80090de:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090e2:	e843 2100 	strex	r1, r2, [r3]
 80090e6:	2900      	cmp	r1, #0
 80090e8:	d1f7      	bne.n	80090da <HAL_UART_Transmit+0xea>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090ea:	f103 0208 	add.w	r2, r3, #8
 80090ee:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090f2:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090f6:	f103 0008 	add.w	r0, r3, #8
 80090fa:	e840 2100 	strex	r1, r2, [r0]
 80090fe:	2900      	cmp	r1, #0
 8009100:	d1f3      	bne.n	80090ea <HAL_UART_Transmit+0xfa>
          huart->gState = HAL_UART_STATE_READY;
 8009102:	2320      	movs	r3, #32
 8009104:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
          __HAL_UNLOCK(huart);
 8009108:	f885 1080 	strb.w	r1, [r5, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 800910c:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
        return HAL_TIMEOUT;
 8009110:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009112:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
          return HAL_TIMEOUT;
 8009116:	e7c1      	b.n	800909c <HAL_UART_Transmit+0xac>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009118:	f838 3b02 	ldrh.w	r3, [r8], #2
 800911c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009120:	e7a2      	b.n	8009068 <HAL_UART_Transmit+0x78>
    return HAL_BUSY;
 8009122:	2002      	movs	r0, #2
}
 8009124:	b003      	add	sp, #12
 8009126:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800912a:	692b      	ldr	r3, [r5, #16]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d189      	bne.n	8009044 <HAL_UART_Transmit+0x54>
 8009130:	46c8      	mov	r8, r9
      pdata8bits  = NULL;
 8009132:	4699      	mov	r9, r3
 8009134:	e786      	b.n	8009044 <HAL_UART_Transmit+0x54>
 8009136:	682b      	ldr	r3, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009138:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800913c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009140:	e843 2100 	strex	r1, r2, [r3]
 8009144:	2900      	cmp	r1, #0
 8009146:	d1f7      	bne.n	8009138 <HAL_UART_Transmit+0x148>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009148:	f103 0208 	add.w	r2, r3, #8
 800914c:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009150:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009154:	f103 0008 	add.w	r0, r3, #8
 8009158:	e840 2100 	strex	r1, r2, [r0]
 800915c:	2900      	cmp	r1, #0
 800915e:	d1f3      	bne.n	8009148 <HAL_UART_Transmit+0x158>
        huart->gState = HAL_UART_STATE_READY;
 8009160:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 8009162:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 8009164:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
        __HAL_UNLOCK(huart);
 8009168:	f885 1080 	strb.w	r1, [r5, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 800916c:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
}
 8009170:	b003      	add	sp, #12
 8009172:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return HAL_TIMEOUT;
 8009176:	2003      	movs	r0, #3
 8009178:	e790      	b.n	800909c <HAL_UART_Transmit+0xac>
 800917a:	bf00      	nop

0800917c <HAL_UART_Init>:
  if (huart == NULL)
 800917c:	2800      	cmp	r0, #0
 800917e:	d066      	beq.n	800924e <HAL_UART_Init+0xd2>
{
 8009180:	b570      	push	{r4, r5, r6, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 8009182:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
{
 8009186:	b082      	sub	sp, #8
 8009188:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800918a:	2b00      	cmp	r3, #0
 800918c:	d04c      	beq.n	8009228 <HAL_UART_Init+0xac>
  __HAL_UART_DISABLE(huart);
 800918e:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8009190:	2324      	movs	r3, #36	; 0x24
 8009192:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 8009196:	6813      	ldr	r3, [r2, #0]
 8009198:	f023 0301 	bic.w	r3, r3, #1
  if (UART_SetConfig(huart) == HAL_ERROR)
 800919c:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 800919e:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80091a0:	f7ff fccc 	bl	8008b3c <UART_SetConfig>
 80091a4:	2801      	cmp	r0, #1
 80091a6:	d03c      	beq.n	8009222 <HAL_UART_Init+0xa6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80091a8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d135      	bne.n	800921a <HAL_UART_Init+0x9e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80091ae:	6823      	ldr	r3, [r4, #0]
 80091b0:	6859      	ldr	r1, [r3, #4]
 80091b2:	f421 4190 	bic.w	r1, r1, #18432	; 0x4800
 80091b6:	6059      	str	r1, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80091b8:	6899      	ldr	r1, [r3, #8]
 80091ba:	f021 012a 	bic.w	r1, r1, #42	; 0x2a
 80091be:	6099      	str	r1, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80091c0:	6819      	ldr	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091c2:	2500      	movs	r5, #0
  __HAL_UART_ENABLE(huart);
 80091c4:	f041 0101 	orr.w	r1, r1, #1
 80091c8:	6019      	str	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091ca:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
  tickstart = HAL_GetTick();
 80091ce:	f7f9 fc19 	bl	8002a04 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80091d2:	6823      	ldr	r3, [r4, #0]
 80091d4:	681a      	ldr	r2, [r3, #0]
 80091d6:	0712      	lsls	r2, r2, #28
  tickstart = HAL_GetTick();
 80091d8:	4606      	mov	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80091da:	d40e      	bmi.n	80091fa <HAL_UART_Init+0x7e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	075b      	lsls	r3, r3, #29
 80091e0:	d427      	bmi.n	8009232 <HAL_UART_Init+0xb6>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091e2:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 80091e4:	2220      	movs	r2, #32
 80091e6:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 80091ea:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 80091ee:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  return HAL_OK;
 80091f2:	4618      	mov	r0, r3
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091f4:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 80091f6:	b002      	add	sp, #8
 80091f8:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80091fa:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80091fe:	9300      	str	r3, [sp, #0]
 8009200:	462a      	mov	r2, r5
 8009202:	4603      	mov	r3, r0
 8009204:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009208:	4620      	mov	r0, r4
 800920a:	f7ff fe79 	bl	8008f00 <UART_WaitOnFlagUntilTimeout>
 800920e:	b9e0      	cbnz	r0, 800924a <HAL_UART_Init+0xce>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009210:	6823      	ldr	r3, [r4, #0]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	075b      	lsls	r3, r3, #29
 8009216:	d40c      	bmi.n	8009232 <HAL_UART_Init+0xb6>
 8009218:	e7e3      	b.n	80091e2 <HAL_UART_Init+0x66>
    UART_AdvFeatureConfig(huart);
 800921a:	4620      	mov	r0, r4
 800921c:	f7ff fe18 	bl	8008e50 <UART_AdvFeatureConfig>
 8009220:	e7c5      	b.n	80091ae <HAL_UART_Init+0x32>
    return HAL_ERROR;
 8009222:	2001      	movs	r0, #1
}
 8009224:	b002      	add	sp, #8
 8009226:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 8009228:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 800922c:	f7fb faa6 	bl	800477c <HAL_UART_MspInit>
 8009230:	e7ad      	b.n	800918e <HAL_UART_Init+0x12>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009232:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009236:	9300      	str	r3, [sp, #0]
 8009238:	2200      	movs	r2, #0
 800923a:	4633      	mov	r3, r6
 800923c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009240:	4620      	mov	r0, r4
 8009242:	f7ff fe5d 	bl	8008f00 <UART_WaitOnFlagUntilTimeout>
 8009246:	2800      	cmp	r0, #0
 8009248:	d0cb      	beq.n	80091e2 <HAL_UART_Init+0x66>
      return HAL_TIMEOUT;
 800924a:	2003      	movs	r0, #3
 800924c:	e7d3      	b.n	80091f6 <HAL_UART_Init+0x7a>
    return HAL_ERROR;
 800924e:	2001      	movs	r0, #1
}
 8009250:	4770      	bx	lr
 8009252:	bf00      	nop

08009254 <UART_Start_Receive_DMA>:
{
 8009254:	b570      	push	{r4, r5, r6, lr}
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009256:	2322      	movs	r3, #34	; 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009258:	2500      	movs	r5, #0
 800925a:	f8c0 508c 	str.w	r5, [r0, #140]	; 0x8c
{
 800925e:	4604      	mov	r4, r0
  huart->pRxBuffPtr = pData;
 8009260:	6581      	str	r1, [r0, #88]	; 0x58
  huart->RxXferSize = Size;
 8009262:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009266:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  if (huart->hdmarx != NULL)
 800926a:	6fc0      	ldr	r0, [r0, #124]	; 0x7c
 800926c:	b168      	cbz	r0, 800928a <UART_Start_Receive_DMA+0x36>
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800926e:	4e20      	ldr	r6, [pc, #128]	; (80092f0 <UART_Start_Receive_DMA+0x9c>)
    huart->hdmarx->XferAbortCallback = NULL;
 8009270:	6385      	str	r5, [r0, #56]	; 0x38
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8009272:	4613      	mov	r3, r2
 8009274:	460a      	mov	r2, r1
 8009276:	6821      	ldr	r1, [r4, #0]
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009278:	62c6      	str	r6, [r0, #44]	; 0x2c
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800927a:	4e1e      	ldr	r6, [pc, #120]	; (80092f4 <UART_Start_Receive_DMA+0xa0>)
 800927c:	6306      	str	r6, [r0, #48]	; 0x30
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800927e:	4e1e      	ldr	r6, [pc, #120]	; (80092f8 <UART_Start_Receive_DMA+0xa4>)
 8009280:	6346      	str	r6, [r0, #52]	; 0x34
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8009282:	3124      	adds	r1, #36	; 0x24
 8009284:	f7fc fc7c 	bl	8005b80 <HAL_DMA_Start_IT>
 8009288:	bb40      	cbnz	r0, 80092dc <UART_Start_Receive_DMA+0x88>
  if (huart->Init.Parity != UART_PARITY_NONE)
 800928a:	6923      	ldr	r3, [r4, #16]
  __HAL_UNLOCK(huart);
 800928c:	2200      	movs	r2, #0
 800928e:	f884 2080 	strb.w	r2, [r4, #128]	; 0x80
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009292:	b14b      	cbz	r3, 80092a8 <UART_Start_Receive_DMA+0x54>
 8009294:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009296:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800929a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800929e:	e843 2100 	strex	r1, r2, [r3]
 80092a2:	2900      	cmp	r1, #0
 80092a4:	d1f7      	bne.n	8009296 <UART_Start_Receive_DMA+0x42>
 80092a6:	e000      	b.n	80092aa <UART_Start_Receive_DMA+0x56>
 80092a8:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092aa:	f103 0208 	add.w	r2, r3, #8
 80092ae:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092b2:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092b6:	f103 0008 	add.w	r0, r3, #8
 80092ba:	e840 2100 	strex	r1, r2, [r0]
 80092be:	2900      	cmp	r1, #0
 80092c0:	d1f3      	bne.n	80092aa <UART_Start_Receive_DMA+0x56>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092c2:	f103 0208 	add.w	r2, r3, #8
 80092c6:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80092ca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092ce:	f103 0108 	add.w	r1, r3, #8
 80092d2:	e841 2000 	strex	r0, r2, [r1]
 80092d6:	2800      	cmp	r0, #0
 80092d8:	d1f3      	bne.n	80092c2 <UART_Start_Receive_DMA+0x6e>
}
 80092da:	bd70      	pop	{r4, r5, r6, pc}
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80092dc:	2210      	movs	r2, #16
      huart->RxState = HAL_UART_STATE_READY;
 80092de:	2320      	movs	r3, #32
      __HAL_UNLOCK(huart);
 80092e0:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80092e4:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
      return HAL_ERROR;
 80092e8:	2001      	movs	r0, #1
      huart->RxState = HAL_UART_STATE_READY;
 80092ea:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
}
 80092ee:	bd70      	pop	{r4, r5, r6, pc}
 80092f0:	08008aa5 	.word	0x08008aa5
 80092f4:	08008a89 	.word	0x08008a89
 80092f8:	0800862d 	.word	0x0800862d

080092fc <HAL_UART_Receive_DMA>:
  if (huart->RxState == HAL_UART_STATE_READY)
 80092fc:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8009300:	2b20      	cmp	r3, #32
 8009302:	d120      	bne.n	8009346 <HAL_UART_Receive_DMA+0x4a>
    if ((pData == NULL) || (Size == 0U))
 8009304:	b1e9      	cbz	r1, 8009342 <HAL_UART_Receive_DMA+0x46>
 8009306:	b1e2      	cbz	r2, 8009342 <HAL_UART_Receive_DMA+0x46>
    __HAL_LOCK(huart);
 8009308:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 800930c:	2b01      	cmp	r3, #1
 800930e:	d01a      	beq.n	8009346 <HAL_UART_Receive_DMA+0x4a>
{
 8009310:	b430      	push	{r4, r5}
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009312:	4b0e      	ldr	r3, [pc, #56]	; (800934c <HAL_UART_Receive_DMA+0x50>)
 8009314:	6804      	ldr	r4, [r0, #0]
    __HAL_LOCK(huart);
 8009316:	2501      	movs	r5, #1
 8009318:	f880 5080 	strb.w	r5, [r0, #128]	; 0x80
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800931c:	429c      	cmp	r4, r3
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800931e:	f04f 0500 	mov.w	r5, #0
 8009322:	66c5      	str	r5, [r0, #108]	; 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009324:	d00a      	beq.n	800933c <HAL_UART_Receive_DMA+0x40>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009326:	6863      	ldr	r3, [r4, #4]
 8009328:	021b      	lsls	r3, r3, #8
 800932a:	d507      	bpl.n	800933c <HAL_UART_Receive_DMA+0x40>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800932c:	e854 3f00 	ldrex	r3, [r4]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009330:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009334:	e844 3500 	strex	r5, r3, [r4]
 8009338:	2d00      	cmp	r5, #0
 800933a:	d1f7      	bne.n	800932c <HAL_UART_Receive_DMA+0x30>
}
 800933c:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_DMA(huart, pData, Size));
 800933e:	f7ff bf89 	b.w	8009254 <UART_Start_Receive_DMA>
      return HAL_ERROR;
 8009342:	2001      	movs	r0, #1
 8009344:	4770      	bx	lr
    return HAL_BUSY;
 8009346:	2002      	movs	r0, #2
}
 8009348:	4770      	bx	lr
 800934a:	bf00      	nop
 800934c:	40008000 	.word	0x40008000

08009350 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009350:	4770      	bx	lr
 8009352:	bf00      	nop

08009354 <HAL_UARTEx_RxFifoFullCallback>:
 8009354:	4770      	bx	lr
 8009356:	bf00      	nop

08009358 <HAL_UARTEx_TxFifoEmptyCallback>:
 8009358:	4770      	bx	lr
 800935a:	bf00      	nop

0800935c <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800935c:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8009360:	2b01      	cmp	r3, #1
 8009362:	d017      	beq.n	8009394 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009364:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8009366:	2324      	movs	r3, #36	; 0x24
{
 8009368:	b410      	push	{r4}
  huart->gState = HAL_UART_STATE_BUSY;
 800936a:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800936e:	6811      	ldr	r1, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009370:	6814      	ldr	r4, [r2, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009372:	2300      	movs	r3, #0
  __HAL_UART_DISABLE(huart);
 8009374:	f024 0401 	bic.w	r4, r4, #1
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009378:	f021 5100 	bic.w	r1, r1, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 800937c:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800937e:	6643      	str	r3, [r0, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009380:	6011      	str	r1, [r2, #0]

  huart->gState = HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009382:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 8009386:	2220      	movs	r2, #32
 8009388:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84

  return HAL_OK;
}
 800938c:	f85d 4b04 	ldr.w	r4, [sp], #4
  return HAL_OK;
 8009390:	4618      	mov	r0, r3
}
 8009392:	4770      	bx	lr
  __HAL_LOCK(huart);
 8009394:	2002      	movs	r0, #2
}
 8009396:	4770      	bx	lr

08009398 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009398:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800939c:	2a01      	cmp	r2, #1
 800939e:	d037      	beq.n	8009410 <HAL_UARTEx_SetTxFifoThreshold+0x78>

  huart->gState = HAL_UART_STATE_BUSY;
 80093a0:	4603      	mov	r3, r0

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80093a2:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80093a4:	2024      	movs	r0, #36	; 0x24
{
 80093a6:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 80093a8:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80093ac:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80093ae:	6810      	ldr	r0, [r2, #0]
 80093b0:	f020 0001 	bic.w	r0, r0, #1
 80093b4:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80093b6:	6890      	ldr	r0, [r2, #8]
 80093b8:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 80093bc:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80093be:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80093c0:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80093c2:	b310      	cbz	r0, 800940a <HAL_UARTEx_SetTxFifoThreshold+0x72>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80093c4:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80093c6:	6890      	ldr	r0, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
 80093c8:	4d12      	ldr	r5, [pc, #72]	; (8009414 <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80093ca:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80093ce:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80093d2:	4911      	ldr	r1, [pc, #68]	; (8009418 <HAL_UARTEx_SetTxFifoThreshold+0x80>)
 80093d4:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80093d8:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 80093dc:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 80093e0:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80093e4:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80093e6:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80093e8:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80093ec:	fbb1 f1f5 	udiv	r1, r1, r5
 80093f0:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 80093f4:	2100      	movs	r1, #0
 80093f6:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  huart->gState = HAL_UART_STATE_READY;
 80093fa:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80093fc:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 80093fe:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 8009402:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8009404:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 8009408:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800940a:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800940c:	4608      	mov	r0, r1
 800940e:	e7ef      	b.n	80093f0 <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 8009410:	2002      	movs	r0, #2
}
 8009412:	4770      	bx	lr
 8009414:	0800d628 	.word	0x0800d628
 8009418:	0800d630 	.word	0x0800d630

0800941c <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 800941c:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 8009420:	2a01      	cmp	r2, #1
 8009422:	d037      	beq.n	8009494 <HAL_UARTEx_SetRxFifoThreshold+0x78>
  huart->gState = HAL_UART_STATE_BUSY;
 8009424:	4603      	mov	r3, r0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009426:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8009428:	2024      	movs	r0, #36	; 0x24
{
 800942a:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800942c:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009430:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8009432:	6810      	ldr	r0, [r2, #0]
 8009434:	f020 0001 	bic.w	r0, r0, #1
 8009438:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800943a:	6890      	ldr	r0, [r2, #8]
 800943c:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 8009440:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009442:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009444:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009446:	b310      	cbz	r0, 800948e <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009448:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800944a:	6890      	ldr	r0, [r2, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 800944c:	4d12      	ldr	r5, [pc, #72]	; (8009498 <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800944e:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009452:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009456:	4911      	ldr	r1, [pc, #68]	; (800949c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8009458:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800945c:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 8009460:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 8009464:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009468:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800946a:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800946c:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009470:	fbb1 f1f5 	udiv	r1, r1, r5
 8009474:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 8009478:	2100      	movs	r1, #0
 800947a:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  huart->gState = HAL_UART_STATE_READY;
 800947e:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009480:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 8009482:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 8009486:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8009488:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 800948c:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800948e:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 8009490:	4608      	mov	r0, r1
 8009492:	e7ef      	b.n	8009474 <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 8009494:	2002      	movs	r0, #2
}
 8009496:	4770      	bx	lr
 8009498:	0800d628 	.word	0x0800d628
 800949c:	0800d630 	.word	0x0800d630

080094a0 <__cvt>:
 80094a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80094a4:	ec55 4b10 	vmov	r4, r5, d0
 80094a8:	2d00      	cmp	r5, #0
 80094aa:	460e      	mov	r6, r1
 80094ac:	4619      	mov	r1, r3
 80094ae:	462b      	mov	r3, r5
 80094b0:	bfbb      	ittet	lt
 80094b2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80094b6:	461d      	movlt	r5, r3
 80094b8:	2300      	movge	r3, #0
 80094ba:	232d      	movlt	r3, #45	; 0x2d
 80094bc:	700b      	strb	r3, [r1, #0]
 80094be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80094c0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80094c4:	4691      	mov	r9, r2
 80094c6:	f023 0820 	bic.w	r8, r3, #32
 80094ca:	bfbc      	itt	lt
 80094cc:	4622      	movlt	r2, r4
 80094ce:	4614      	movlt	r4, r2
 80094d0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80094d4:	d005      	beq.n	80094e2 <__cvt+0x42>
 80094d6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80094da:	d100      	bne.n	80094de <__cvt+0x3e>
 80094dc:	3601      	adds	r6, #1
 80094de:	2102      	movs	r1, #2
 80094e0:	e000      	b.n	80094e4 <__cvt+0x44>
 80094e2:	2103      	movs	r1, #3
 80094e4:	ab03      	add	r3, sp, #12
 80094e6:	9301      	str	r3, [sp, #4]
 80094e8:	ab02      	add	r3, sp, #8
 80094ea:	9300      	str	r3, [sp, #0]
 80094ec:	ec45 4b10 	vmov	d0, r4, r5
 80094f0:	4653      	mov	r3, sl
 80094f2:	4632      	mov	r2, r6
 80094f4:	f001 f810 	bl	800a518 <_dtoa_r>
 80094f8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80094fc:	4607      	mov	r7, r0
 80094fe:	d102      	bne.n	8009506 <__cvt+0x66>
 8009500:	f019 0f01 	tst.w	r9, #1
 8009504:	d022      	beq.n	800954c <__cvt+0xac>
 8009506:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800950a:	eb07 0906 	add.w	r9, r7, r6
 800950e:	d110      	bne.n	8009532 <__cvt+0x92>
 8009510:	783b      	ldrb	r3, [r7, #0]
 8009512:	2b30      	cmp	r3, #48	; 0x30
 8009514:	d10a      	bne.n	800952c <__cvt+0x8c>
 8009516:	2200      	movs	r2, #0
 8009518:	2300      	movs	r3, #0
 800951a:	4620      	mov	r0, r4
 800951c:	4629      	mov	r1, r5
 800951e:	f7f7 fafb 	bl	8000b18 <__aeabi_dcmpeq>
 8009522:	b918      	cbnz	r0, 800952c <__cvt+0x8c>
 8009524:	f1c6 0601 	rsb	r6, r6, #1
 8009528:	f8ca 6000 	str.w	r6, [sl]
 800952c:	f8da 3000 	ldr.w	r3, [sl]
 8009530:	4499      	add	r9, r3
 8009532:	2200      	movs	r2, #0
 8009534:	2300      	movs	r3, #0
 8009536:	4620      	mov	r0, r4
 8009538:	4629      	mov	r1, r5
 800953a:	f7f7 faed 	bl	8000b18 <__aeabi_dcmpeq>
 800953e:	b108      	cbz	r0, 8009544 <__cvt+0xa4>
 8009540:	f8cd 900c 	str.w	r9, [sp, #12]
 8009544:	2230      	movs	r2, #48	; 0x30
 8009546:	9b03      	ldr	r3, [sp, #12]
 8009548:	454b      	cmp	r3, r9
 800954a:	d307      	bcc.n	800955c <__cvt+0xbc>
 800954c:	9b03      	ldr	r3, [sp, #12]
 800954e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009550:	1bdb      	subs	r3, r3, r7
 8009552:	4638      	mov	r0, r7
 8009554:	6013      	str	r3, [r2, #0]
 8009556:	b004      	add	sp, #16
 8009558:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800955c:	1c59      	adds	r1, r3, #1
 800955e:	9103      	str	r1, [sp, #12]
 8009560:	701a      	strb	r2, [r3, #0]
 8009562:	e7f0      	b.n	8009546 <__cvt+0xa6>

08009564 <__exponent>:
 8009564:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009566:	4603      	mov	r3, r0
 8009568:	2900      	cmp	r1, #0
 800956a:	bfb8      	it	lt
 800956c:	4249      	neglt	r1, r1
 800956e:	f803 2b02 	strb.w	r2, [r3], #2
 8009572:	bfb4      	ite	lt
 8009574:	222d      	movlt	r2, #45	; 0x2d
 8009576:	222b      	movge	r2, #43	; 0x2b
 8009578:	2909      	cmp	r1, #9
 800957a:	7042      	strb	r2, [r0, #1]
 800957c:	dd2a      	ble.n	80095d4 <__exponent+0x70>
 800957e:	f10d 0207 	add.w	r2, sp, #7
 8009582:	4617      	mov	r7, r2
 8009584:	260a      	movs	r6, #10
 8009586:	4694      	mov	ip, r2
 8009588:	fb91 f5f6 	sdiv	r5, r1, r6
 800958c:	fb06 1415 	mls	r4, r6, r5, r1
 8009590:	3430      	adds	r4, #48	; 0x30
 8009592:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8009596:	460c      	mov	r4, r1
 8009598:	2c63      	cmp	r4, #99	; 0x63
 800959a:	f102 32ff 	add.w	r2, r2, #4294967295
 800959e:	4629      	mov	r1, r5
 80095a0:	dcf1      	bgt.n	8009586 <__exponent+0x22>
 80095a2:	3130      	adds	r1, #48	; 0x30
 80095a4:	f1ac 0402 	sub.w	r4, ip, #2
 80095a8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80095ac:	1c41      	adds	r1, r0, #1
 80095ae:	4622      	mov	r2, r4
 80095b0:	42ba      	cmp	r2, r7
 80095b2:	d30a      	bcc.n	80095ca <__exponent+0x66>
 80095b4:	f10d 0209 	add.w	r2, sp, #9
 80095b8:	eba2 020c 	sub.w	r2, r2, ip
 80095bc:	42bc      	cmp	r4, r7
 80095be:	bf88      	it	hi
 80095c0:	2200      	movhi	r2, #0
 80095c2:	4413      	add	r3, r2
 80095c4:	1a18      	subs	r0, r3, r0
 80095c6:	b003      	add	sp, #12
 80095c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80095ca:	f812 5b01 	ldrb.w	r5, [r2], #1
 80095ce:	f801 5f01 	strb.w	r5, [r1, #1]!
 80095d2:	e7ed      	b.n	80095b0 <__exponent+0x4c>
 80095d4:	2330      	movs	r3, #48	; 0x30
 80095d6:	3130      	adds	r1, #48	; 0x30
 80095d8:	7083      	strb	r3, [r0, #2]
 80095da:	70c1      	strb	r1, [r0, #3]
 80095dc:	1d03      	adds	r3, r0, #4
 80095de:	e7f1      	b.n	80095c4 <__exponent+0x60>

080095e0 <_printf_float>:
 80095e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095e4:	ed2d 8b02 	vpush	{d8}
 80095e8:	b08d      	sub	sp, #52	; 0x34
 80095ea:	460c      	mov	r4, r1
 80095ec:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80095f0:	4616      	mov	r6, r2
 80095f2:	461f      	mov	r7, r3
 80095f4:	4605      	mov	r5, r0
 80095f6:	f000 fe8f 	bl	800a318 <_localeconv_r>
 80095fa:	f8d0 a000 	ldr.w	sl, [r0]
 80095fe:	4650      	mov	r0, sl
 8009600:	f7f6 fe5e 	bl	80002c0 <strlen>
 8009604:	2300      	movs	r3, #0
 8009606:	930a      	str	r3, [sp, #40]	; 0x28
 8009608:	6823      	ldr	r3, [r4, #0]
 800960a:	9305      	str	r3, [sp, #20]
 800960c:	f8d8 3000 	ldr.w	r3, [r8]
 8009610:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009614:	3307      	adds	r3, #7
 8009616:	f023 0307 	bic.w	r3, r3, #7
 800961a:	f103 0208 	add.w	r2, r3, #8
 800961e:	f8c8 2000 	str.w	r2, [r8]
 8009622:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009626:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800962a:	9307      	str	r3, [sp, #28]
 800962c:	f8cd 8018 	str.w	r8, [sp, #24]
 8009630:	ee08 0a10 	vmov	s16, r0
 8009634:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8009638:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800963c:	4b9e      	ldr	r3, [pc, #632]	; (80098b8 <_printf_float+0x2d8>)
 800963e:	f04f 32ff 	mov.w	r2, #4294967295
 8009642:	f7f7 fa9b 	bl	8000b7c <__aeabi_dcmpun>
 8009646:	bb88      	cbnz	r0, 80096ac <_printf_float+0xcc>
 8009648:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800964c:	4b9a      	ldr	r3, [pc, #616]	; (80098b8 <_printf_float+0x2d8>)
 800964e:	f04f 32ff 	mov.w	r2, #4294967295
 8009652:	f7f7 fa75 	bl	8000b40 <__aeabi_dcmple>
 8009656:	bb48      	cbnz	r0, 80096ac <_printf_float+0xcc>
 8009658:	2200      	movs	r2, #0
 800965a:	2300      	movs	r3, #0
 800965c:	4640      	mov	r0, r8
 800965e:	4649      	mov	r1, r9
 8009660:	f7f7 fa64 	bl	8000b2c <__aeabi_dcmplt>
 8009664:	b110      	cbz	r0, 800966c <_printf_float+0x8c>
 8009666:	232d      	movs	r3, #45	; 0x2d
 8009668:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800966c:	4a93      	ldr	r2, [pc, #588]	; (80098bc <_printf_float+0x2dc>)
 800966e:	4b94      	ldr	r3, [pc, #592]	; (80098c0 <_printf_float+0x2e0>)
 8009670:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009674:	bf94      	ite	ls
 8009676:	4690      	movls	r8, r2
 8009678:	4698      	movhi	r8, r3
 800967a:	2303      	movs	r3, #3
 800967c:	6123      	str	r3, [r4, #16]
 800967e:	9b05      	ldr	r3, [sp, #20]
 8009680:	f023 0304 	bic.w	r3, r3, #4
 8009684:	6023      	str	r3, [r4, #0]
 8009686:	f04f 0900 	mov.w	r9, #0
 800968a:	9700      	str	r7, [sp, #0]
 800968c:	4633      	mov	r3, r6
 800968e:	aa0b      	add	r2, sp, #44	; 0x2c
 8009690:	4621      	mov	r1, r4
 8009692:	4628      	mov	r0, r5
 8009694:	f000 f9da 	bl	8009a4c <_printf_common>
 8009698:	3001      	adds	r0, #1
 800969a:	f040 8090 	bne.w	80097be <_printf_float+0x1de>
 800969e:	f04f 30ff 	mov.w	r0, #4294967295
 80096a2:	b00d      	add	sp, #52	; 0x34
 80096a4:	ecbd 8b02 	vpop	{d8}
 80096a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096ac:	4642      	mov	r2, r8
 80096ae:	464b      	mov	r3, r9
 80096b0:	4640      	mov	r0, r8
 80096b2:	4649      	mov	r1, r9
 80096b4:	f7f7 fa62 	bl	8000b7c <__aeabi_dcmpun>
 80096b8:	b140      	cbz	r0, 80096cc <_printf_float+0xec>
 80096ba:	464b      	mov	r3, r9
 80096bc:	2b00      	cmp	r3, #0
 80096be:	bfbc      	itt	lt
 80096c0:	232d      	movlt	r3, #45	; 0x2d
 80096c2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80096c6:	4a7f      	ldr	r2, [pc, #508]	; (80098c4 <_printf_float+0x2e4>)
 80096c8:	4b7f      	ldr	r3, [pc, #508]	; (80098c8 <_printf_float+0x2e8>)
 80096ca:	e7d1      	b.n	8009670 <_printf_float+0x90>
 80096cc:	6863      	ldr	r3, [r4, #4]
 80096ce:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80096d2:	9206      	str	r2, [sp, #24]
 80096d4:	1c5a      	adds	r2, r3, #1
 80096d6:	d13f      	bne.n	8009758 <_printf_float+0x178>
 80096d8:	2306      	movs	r3, #6
 80096da:	6063      	str	r3, [r4, #4]
 80096dc:	9b05      	ldr	r3, [sp, #20]
 80096de:	6861      	ldr	r1, [r4, #4]
 80096e0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80096e4:	2300      	movs	r3, #0
 80096e6:	9303      	str	r3, [sp, #12]
 80096e8:	ab0a      	add	r3, sp, #40	; 0x28
 80096ea:	e9cd b301 	strd	fp, r3, [sp, #4]
 80096ee:	ab09      	add	r3, sp, #36	; 0x24
 80096f0:	ec49 8b10 	vmov	d0, r8, r9
 80096f4:	9300      	str	r3, [sp, #0]
 80096f6:	6022      	str	r2, [r4, #0]
 80096f8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80096fc:	4628      	mov	r0, r5
 80096fe:	f7ff fecf 	bl	80094a0 <__cvt>
 8009702:	9b06      	ldr	r3, [sp, #24]
 8009704:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009706:	2b47      	cmp	r3, #71	; 0x47
 8009708:	4680      	mov	r8, r0
 800970a:	d108      	bne.n	800971e <_printf_float+0x13e>
 800970c:	1cc8      	adds	r0, r1, #3
 800970e:	db02      	blt.n	8009716 <_printf_float+0x136>
 8009710:	6863      	ldr	r3, [r4, #4]
 8009712:	4299      	cmp	r1, r3
 8009714:	dd41      	ble.n	800979a <_printf_float+0x1ba>
 8009716:	f1ab 0302 	sub.w	r3, fp, #2
 800971a:	fa5f fb83 	uxtb.w	fp, r3
 800971e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009722:	d820      	bhi.n	8009766 <_printf_float+0x186>
 8009724:	3901      	subs	r1, #1
 8009726:	465a      	mov	r2, fp
 8009728:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800972c:	9109      	str	r1, [sp, #36]	; 0x24
 800972e:	f7ff ff19 	bl	8009564 <__exponent>
 8009732:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009734:	1813      	adds	r3, r2, r0
 8009736:	2a01      	cmp	r2, #1
 8009738:	4681      	mov	r9, r0
 800973a:	6123      	str	r3, [r4, #16]
 800973c:	dc02      	bgt.n	8009744 <_printf_float+0x164>
 800973e:	6822      	ldr	r2, [r4, #0]
 8009740:	07d2      	lsls	r2, r2, #31
 8009742:	d501      	bpl.n	8009748 <_printf_float+0x168>
 8009744:	3301      	adds	r3, #1
 8009746:	6123      	str	r3, [r4, #16]
 8009748:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800974c:	2b00      	cmp	r3, #0
 800974e:	d09c      	beq.n	800968a <_printf_float+0xaa>
 8009750:	232d      	movs	r3, #45	; 0x2d
 8009752:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009756:	e798      	b.n	800968a <_printf_float+0xaa>
 8009758:	9a06      	ldr	r2, [sp, #24]
 800975a:	2a47      	cmp	r2, #71	; 0x47
 800975c:	d1be      	bne.n	80096dc <_printf_float+0xfc>
 800975e:	2b00      	cmp	r3, #0
 8009760:	d1bc      	bne.n	80096dc <_printf_float+0xfc>
 8009762:	2301      	movs	r3, #1
 8009764:	e7b9      	b.n	80096da <_printf_float+0xfa>
 8009766:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800976a:	d118      	bne.n	800979e <_printf_float+0x1be>
 800976c:	2900      	cmp	r1, #0
 800976e:	6863      	ldr	r3, [r4, #4]
 8009770:	dd0b      	ble.n	800978a <_printf_float+0x1aa>
 8009772:	6121      	str	r1, [r4, #16]
 8009774:	b913      	cbnz	r3, 800977c <_printf_float+0x19c>
 8009776:	6822      	ldr	r2, [r4, #0]
 8009778:	07d0      	lsls	r0, r2, #31
 800977a:	d502      	bpl.n	8009782 <_printf_float+0x1a2>
 800977c:	3301      	adds	r3, #1
 800977e:	440b      	add	r3, r1
 8009780:	6123      	str	r3, [r4, #16]
 8009782:	65a1      	str	r1, [r4, #88]	; 0x58
 8009784:	f04f 0900 	mov.w	r9, #0
 8009788:	e7de      	b.n	8009748 <_printf_float+0x168>
 800978a:	b913      	cbnz	r3, 8009792 <_printf_float+0x1b2>
 800978c:	6822      	ldr	r2, [r4, #0]
 800978e:	07d2      	lsls	r2, r2, #31
 8009790:	d501      	bpl.n	8009796 <_printf_float+0x1b6>
 8009792:	3302      	adds	r3, #2
 8009794:	e7f4      	b.n	8009780 <_printf_float+0x1a0>
 8009796:	2301      	movs	r3, #1
 8009798:	e7f2      	b.n	8009780 <_printf_float+0x1a0>
 800979a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800979e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097a0:	4299      	cmp	r1, r3
 80097a2:	db05      	blt.n	80097b0 <_printf_float+0x1d0>
 80097a4:	6823      	ldr	r3, [r4, #0]
 80097a6:	6121      	str	r1, [r4, #16]
 80097a8:	07d8      	lsls	r0, r3, #31
 80097aa:	d5ea      	bpl.n	8009782 <_printf_float+0x1a2>
 80097ac:	1c4b      	adds	r3, r1, #1
 80097ae:	e7e7      	b.n	8009780 <_printf_float+0x1a0>
 80097b0:	2900      	cmp	r1, #0
 80097b2:	bfd4      	ite	le
 80097b4:	f1c1 0202 	rsble	r2, r1, #2
 80097b8:	2201      	movgt	r2, #1
 80097ba:	4413      	add	r3, r2
 80097bc:	e7e0      	b.n	8009780 <_printf_float+0x1a0>
 80097be:	6823      	ldr	r3, [r4, #0]
 80097c0:	055a      	lsls	r2, r3, #21
 80097c2:	d407      	bmi.n	80097d4 <_printf_float+0x1f4>
 80097c4:	6923      	ldr	r3, [r4, #16]
 80097c6:	4642      	mov	r2, r8
 80097c8:	4631      	mov	r1, r6
 80097ca:	4628      	mov	r0, r5
 80097cc:	47b8      	blx	r7
 80097ce:	3001      	adds	r0, #1
 80097d0:	d12c      	bne.n	800982c <_printf_float+0x24c>
 80097d2:	e764      	b.n	800969e <_printf_float+0xbe>
 80097d4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80097d8:	f240 80e0 	bls.w	800999c <_printf_float+0x3bc>
 80097dc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80097e0:	2200      	movs	r2, #0
 80097e2:	2300      	movs	r3, #0
 80097e4:	f7f7 f998 	bl	8000b18 <__aeabi_dcmpeq>
 80097e8:	2800      	cmp	r0, #0
 80097ea:	d034      	beq.n	8009856 <_printf_float+0x276>
 80097ec:	4a37      	ldr	r2, [pc, #220]	; (80098cc <_printf_float+0x2ec>)
 80097ee:	2301      	movs	r3, #1
 80097f0:	4631      	mov	r1, r6
 80097f2:	4628      	mov	r0, r5
 80097f4:	47b8      	blx	r7
 80097f6:	3001      	adds	r0, #1
 80097f8:	f43f af51 	beq.w	800969e <_printf_float+0xbe>
 80097fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009800:	429a      	cmp	r2, r3
 8009802:	db02      	blt.n	800980a <_printf_float+0x22a>
 8009804:	6823      	ldr	r3, [r4, #0]
 8009806:	07d8      	lsls	r0, r3, #31
 8009808:	d510      	bpl.n	800982c <_printf_float+0x24c>
 800980a:	ee18 3a10 	vmov	r3, s16
 800980e:	4652      	mov	r2, sl
 8009810:	4631      	mov	r1, r6
 8009812:	4628      	mov	r0, r5
 8009814:	47b8      	blx	r7
 8009816:	3001      	adds	r0, #1
 8009818:	f43f af41 	beq.w	800969e <_printf_float+0xbe>
 800981c:	f04f 0800 	mov.w	r8, #0
 8009820:	f104 091a 	add.w	r9, r4, #26
 8009824:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009826:	3b01      	subs	r3, #1
 8009828:	4543      	cmp	r3, r8
 800982a:	dc09      	bgt.n	8009840 <_printf_float+0x260>
 800982c:	6823      	ldr	r3, [r4, #0]
 800982e:	079b      	lsls	r3, r3, #30
 8009830:	f100 8107 	bmi.w	8009a42 <_printf_float+0x462>
 8009834:	68e0      	ldr	r0, [r4, #12]
 8009836:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009838:	4298      	cmp	r0, r3
 800983a:	bfb8      	it	lt
 800983c:	4618      	movlt	r0, r3
 800983e:	e730      	b.n	80096a2 <_printf_float+0xc2>
 8009840:	2301      	movs	r3, #1
 8009842:	464a      	mov	r2, r9
 8009844:	4631      	mov	r1, r6
 8009846:	4628      	mov	r0, r5
 8009848:	47b8      	blx	r7
 800984a:	3001      	adds	r0, #1
 800984c:	f43f af27 	beq.w	800969e <_printf_float+0xbe>
 8009850:	f108 0801 	add.w	r8, r8, #1
 8009854:	e7e6      	b.n	8009824 <_printf_float+0x244>
 8009856:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009858:	2b00      	cmp	r3, #0
 800985a:	dc39      	bgt.n	80098d0 <_printf_float+0x2f0>
 800985c:	4a1b      	ldr	r2, [pc, #108]	; (80098cc <_printf_float+0x2ec>)
 800985e:	2301      	movs	r3, #1
 8009860:	4631      	mov	r1, r6
 8009862:	4628      	mov	r0, r5
 8009864:	47b8      	blx	r7
 8009866:	3001      	adds	r0, #1
 8009868:	f43f af19 	beq.w	800969e <_printf_float+0xbe>
 800986c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009870:	4313      	orrs	r3, r2
 8009872:	d102      	bne.n	800987a <_printf_float+0x29a>
 8009874:	6823      	ldr	r3, [r4, #0]
 8009876:	07d9      	lsls	r1, r3, #31
 8009878:	d5d8      	bpl.n	800982c <_printf_float+0x24c>
 800987a:	ee18 3a10 	vmov	r3, s16
 800987e:	4652      	mov	r2, sl
 8009880:	4631      	mov	r1, r6
 8009882:	4628      	mov	r0, r5
 8009884:	47b8      	blx	r7
 8009886:	3001      	adds	r0, #1
 8009888:	f43f af09 	beq.w	800969e <_printf_float+0xbe>
 800988c:	f04f 0900 	mov.w	r9, #0
 8009890:	f104 0a1a 	add.w	sl, r4, #26
 8009894:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009896:	425b      	negs	r3, r3
 8009898:	454b      	cmp	r3, r9
 800989a:	dc01      	bgt.n	80098a0 <_printf_float+0x2c0>
 800989c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800989e:	e792      	b.n	80097c6 <_printf_float+0x1e6>
 80098a0:	2301      	movs	r3, #1
 80098a2:	4652      	mov	r2, sl
 80098a4:	4631      	mov	r1, r6
 80098a6:	4628      	mov	r0, r5
 80098a8:	47b8      	blx	r7
 80098aa:	3001      	adds	r0, #1
 80098ac:	f43f aef7 	beq.w	800969e <_printf_float+0xbe>
 80098b0:	f109 0901 	add.w	r9, r9, #1
 80098b4:	e7ee      	b.n	8009894 <_printf_float+0x2b4>
 80098b6:	bf00      	nop
 80098b8:	7fefffff 	.word	0x7fefffff
 80098bc:	0800d638 	.word	0x0800d638
 80098c0:	0800d63c 	.word	0x0800d63c
 80098c4:	0800d640 	.word	0x0800d640
 80098c8:	0800d644 	.word	0x0800d644
 80098cc:	0800d648 	.word	0x0800d648
 80098d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80098d2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80098d4:	429a      	cmp	r2, r3
 80098d6:	bfa8      	it	ge
 80098d8:	461a      	movge	r2, r3
 80098da:	2a00      	cmp	r2, #0
 80098dc:	4691      	mov	r9, r2
 80098de:	dc37      	bgt.n	8009950 <_printf_float+0x370>
 80098e0:	f04f 0b00 	mov.w	fp, #0
 80098e4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80098e8:	f104 021a 	add.w	r2, r4, #26
 80098ec:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80098ee:	9305      	str	r3, [sp, #20]
 80098f0:	eba3 0309 	sub.w	r3, r3, r9
 80098f4:	455b      	cmp	r3, fp
 80098f6:	dc33      	bgt.n	8009960 <_printf_float+0x380>
 80098f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80098fc:	429a      	cmp	r2, r3
 80098fe:	db3b      	blt.n	8009978 <_printf_float+0x398>
 8009900:	6823      	ldr	r3, [r4, #0]
 8009902:	07da      	lsls	r2, r3, #31
 8009904:	d438      	bmi.n	8009978 <_printf_float+0x398>
 8009906:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800990a:	eba2 0903 	sub.w	r9, r2, r3
 800990e:	9b05      	ldr	r3, [sp, #20]
 8009910:	1ad2      	subs	r2, r2, r3
 8009912:	4591      	cmp	r9, r2
 8009914:	bfa8      	it	ge
 8009916:	4691      	movge	r9, r2
 8009918:	f1b9 0f00 	cmp.w	r9, #0
 800991c:	dc35      	bgt.n	800998a <_printf_float+0x3aa>
 800991e:	f04f 0800 	mov.w	r8, #0
 8009922:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009926:	f104 0a1a 	add.w	sl, r4, #26
 800992a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800992e:	1a9b      	subs	r3, r3, r2
 8009930:	eba3 0309 	sub.w	r3, r3, r9
 8009934:	4543      	cmp	r3, r8
 8009936:	f77f af79 	ble.w	800982c <_printf_float+0x24c>
 800993a:	2301      	movs	r3, #1
 800993c:	4652      	mov	r2, sl
 800993e:	4631      	mov	r1, r6
 8009940:	4628      	mov	r0, r5
 8009942:	47b8      	blx	r7
 8009944:	3001      	adds	r0, #1
 8009946:	f43f aeaa 	beq.w	800969e <_printf_float+0xbe>
 800994a:	f108 0801 	add.w	r8, r8, #1
 800994e:	e7ec      	b.n	800992a <_printf_float+0x34a>
 8009950:	4613      	mov	r3, r2
 8009952:	4631      	mov	r1, r6
 8009954:	4642      	mov	r2, r8
 8009956:	4628      	mov	r0, r5
 8009958:	47b8      	blx	r7
 800995a:	3001      	adds	r0, #1
 800995c:	d1c0      	bne.n	80098e0 <_printf_float+0x300>
 800995e:	e69e      	b.n	800969e <_printf_float+0xbe>
 8009960:	2301      	movs	r3, #1
 8009962:	4631      	mov	r1, r6
 8009964:	4628      	mov	r0, r5
 8009966:	9205      	str	r2, [sp, #20]
 8009968:	47b8      	blx	r7
 800996a:	3001      	adds	r0, #1
 800996c:	f43f ae97 	beq.w	800969e <_printf_float+0xbe>
 8009970:	9a05      	ldr	r2, [sp, #20]
 8009972:	f10b 0b01 	add.w	fp, fp, #1
 8009976:	e7b9      	b.n	80098ec <_printf_float+0x30c>
 8009978:	ee18 3a10 	vmov	r3, s16
 800997c:	4652      	mov	r2, sl
 800997e:	4631      	mov	r1, r6
 8009980:	4628      	mov	r0, r5
 8009982:	47b8      	blx	r7
 8009984:	3001      	adds	r0, #1
 8009986:	d1be      	bne.n	8009906 <_printf_float+0x326>
 8009988:	e689      	b.n	800969e <_printf_float+0xbe>
 800998a:	9a05      	ldr	r2, [sp, #20]
 800998c:	464b      	mov	r3, r9
 800998e:	4442      	add	r2, r8
 8009990:	4631      	mov	r1, r6
 8009992:	4628      	mov	r0, r5
 8009994:	47b8      	blx	r7
 8009996:	3001      	adds	r0, #1
 8009998:	d1c1      	bne.n	800991e <_printf_float+0x33e>
 800999a:	e680      	b.n	800969e <_printf_float+0xbe>
 800999c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800999e:	2a01      	cmp	r2, #1
 80099a0:	dc01      	bgt.n	80099a6 <_printf_float+0x3c6>
 80099a2:	07db      	lsls	r3, r3, #31
 80099a4:	d53a      	bpl.n	8009a1c <_printf_float+0x43c>
 80099a6:	2301      	movs	r3, #1
 80099a8:	4642      	mov	r2, r8
 80099aa:	4631      	mov	r1, r6
 80099ac:	4628      	mov	r0, r5
 80099ae:	47b8      	blx	r7
 80099b0:	3001      	adds	r0, #1
 80099b2:	f43f ae74 	beq.w	800969e <_printf_float+0xbe>
 80099b6:	ee18 3a10 	vmov	r3, s16
 80099ba:	4652      	mov	r2, sl
 80099bc:	4631      	mov	r1, r6
 80099be:	4628      	mov	r0, r5
 80099c0:	47b8      	blx	r7
 80099c2:	3001      	adds	r0, #1
 80099c4:	f43f ae6b 	beq.w	800969e <_printf_float+0xbe>
 80099c8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80099cc:	2200      	movs	r2, #0
 80099ce:	2300      	movs	r3, #0
 80099d0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80099d4:	f7f7 f8a0 	bl	8000b18 <__aeabi_dcmpeq>
 80099d8:	b9d8      	cbnz	r0, 8009a12 <_printf_float+0x432>
 80099da:	f10a 33ff 	add.w	r3, sl, #4294967295
 80099de:	f108 0201 	add.w	r2, r8, #1
 80099e2:	4631      	mov	r1, r6
 80099e4:	4628      	mov	r0, r5
 80099e6:	47b8      	blx	r7
 80099e8:	3001      	adds	r0, #1
 80099ea:	d10e      	bne.n	8009a0a <_printf_float+0x42a>
 80099ec:	e657      	b.n	800969e <_printf_float+0xbe>
 80099ee:	2301      	movs	r3, #1
 80099f0:	4652      	mov	r2, sl
 80099f2:	4631      	mov	r1, r6
 80099f4:	4628      	mov	r0, r5
 80099f6:	47b8      	blx	r7
 80099f8:	3001      	adds	r0, #1
 80099fa:	f43f ae50 	beq.w	800969e <_printf_float+0xbe>
 80099fe:	f108 0801 	add.w	r8, r8, #1
 8009a02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a04:	3b01      	subs	r3, #1
 8009a06:	4543      	cmp	r3, r8
 8009a08:	dcf1      	bgt.n	80099ee <_printf_float+0x40e>
 8009a0a:	464b      	mov	r3, r9
 8009a0c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009a10:	e6da      	b.n	80097c8 <_printf_float+0x1e8>
 8009a12:	f04f 0800 	mov.w	r8, #0
 8009a16:	f104 0a1a 	add.w	sl, r4, #26
 8009a1a:	e7f2      	b.n	8009a02 <_printf_float+0x422>
 8009a1c:	2301      	movs	r3, #1
 8009a1e:	4642      	mov	r2, r8
 8009a20:	e7df      	b.n	80099e2 <_printf_float+0x402>
 8009a22:	2301      	movs	r3, #1
 8009a24:	464a      	mov	r2, r9
 8009a26:	4631      	mov	r1, r6
 8009a28:	4628      	mov	r0, r5
 8009a2a:	47b8      	blx	r7
 8009a2c:	3001      	adds	r0, #1
 8009a2e:	f43f ae36 	beq.w	800969e <_printf_float+0xbe>
 8009a32:	f108 0801 	add.w	r8, r8, #1
 8009a36:	68e3      	ldr	r3, [r4, #12]
 8009a38:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009a3a:	1a5b      	subs	r3, r3, r1
 8009a3c:	4543      	cmp	r3, r8
 8009a3e:	dcf0      	bgt.n	8009a22 <_printf_float+0x442>
 8009a40:	e6f8      	b.n	8009834 <_printf_float+0x254>
 8009a42:	f04f 0800 	mov.w	r8, #0
 8009a46:	f104 0919 	add.w	r9, r4, #25
 8009a4a:	e7f4      	b.n	8009a36 <_printf_float+0x456>

08009a4c <_printf_common>:
 8009a4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a50:	4616      	mov	r6, r2
 8009a52:	4699      	mov	r9, r3
 8009a54:	688a      	ldr	r2, [r1, #8]
 8009a56:	690b      	ldr	r3, [r1, #16]
 8009a58:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009a5c:	4293      	cmp	r3, r2
 8009a5e:	bfb8      	it	lt
 8009a60:	4613      	movlt	r3, r2
 8009a62:	6033      	str	r3, [r6, #0]
 8009a64:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009a68:	4607      	mov	r7, r0
 8009a6a:	460c      	mov	r4, r1
 8009a6c:	b10a      	cbz	r2, 8009a72 <_printf_common+0x26>
 8009a6e:	3301      	adds	r3, #1
 8009a70:	6033      	str	r3, [r6, #0]
 8009a72:	6823      	ldr	r3, [r4, #0]
 8009a74:	0699      	lsls	r1, r3, #26
 8009a76:	bf42      	ittt	mi
 8009a78:	6833      	ldrmi	r3, [r6, #0]
 8009a7a:	3302      	addmi	r3, #2
 8009a7c:	6033      	strmi	r3, [r6, #0]
 8009a7e:	6825      	ldr	r5, [r4, #0]
 8009a80:	f015 0506 	ands.w	r5, r5, #6
 8009a84:	d106      	bne.n	8009a94 <_printf_common+0x48>
 8009a86:	f104 0a19 	add.w	sl, r4, #25
 8009a8a:	68e3      	ldr	r3, [r4, #12]
 8009a8c:	6832      	ldr	r2, [r6, #0]
 8009a8e:	1a9b      	subs	r3, r3, r2
 8009a90:	42ab      	cmp	r3, r5
 8009a92:	dc26      	bgt.n	8009ae2 <_printf_common+0x96>
 8009a94:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009a98:	1e13      	subs	r3, r2, #0
 8009a9a:	6822      	ldr	r2, [r4, #0]
 8009a9c:	bf18      	it	ne
 8009a9e:	2301      	movne	r3, #1
 8009aa0:	0692      	lsls	r2, r2, #26
 8009aa2:	d42b      	bmi.n	8009afc <_printf_common+0xb0>
 8009aa4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009aa8:	4649      	mov	r1, r9
 8009aaa:	4638      	mov	r0, r7
 8009aac:	47c0      	blx	r8
 8009aae:	3001      	adds	r0, #1
 8009ab0:	d01e      	beq.n	8009af0 <_printf_common+0xa4>
 8009ab2:	6823      	ldr	r3, [r4, #0]
 8009ab4:	6922      	ldr	r2, [r4, #16]
 8009ab6:	f003 0306 	and.w	r3, r3, #6
 8009aba:	2b04      	cmp	r3, #4
 8009abc:	bf02      	ittt	eq
 8009abe:	68e5      	ldreq	r5, [r4, #12]
 8009ac0:	6833      	ldreq	r3, [r6, #0]
 8009ac2:	1aed      	subeq	r5, r5, r3
 8009ac4:	68a3      	ldr	r3, [r4, #8]
 8009ac6:	bf0c      	ite	eq
 8009ac8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009acc:	2500      	movne	r5, #0
 8009ace:	4293      	cmp	r3, r2
 8009ad0:	bfc4      	itt	gt
 8009ad2:	1a9b      	subgt	r3, r3, r2
 8009ad4:	18ed      	addgt	r5, r5, r3
 8009ad6:	2600      	movs	r6, #0
 8009ad8:	341a      	adds	r4, #26
 8009ada:	42b5      	cmp	r5, r6
 8009adc:	d11a      	bne.n	8009b14 <_printf_common+0xc8>
 8009ade:	2000      	movs	r0, #0
 8009ae0:	e008      	b.n	8009af4 <_printf_common+0xa8>
 8009ae2:	2301      	movs	r3, #1
 8009ae4:	4652      	mov	r2, sl
 8009ae6:	4649      	mov	r1, r9
 8009ae8:	4638      	mov	r0, r7
 8009aea:	47c0      	blx	r8
 8009aec:	3001      	adds	r0, #1
 8009aee:	d103      	bne.n	8009af8 <_printf_common+0xac>
 8009af0:	f04f 30ff 	mov.w	r0, #4294967295
 8009af4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009af8:	3501      	adds	r5, #1
 8009afa:	e7c6      	b.n	8009a8a <_printf_common+0x3e>
 8009afc:	18e1      	adds	r1, r4, r3
 8009afe:	1c5a      	adds	r2, r3, #1
 8009b00:	2030      	movs	r0, #48	; 0x30
 8009b02:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009b06:	4422      	add	r2, r4
 8009b08:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009b0c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009b10:	3302      	adds	r3, #2
 8009b12:	e7c7      	b.n	8009aa4 <_printf_common+0x58>
 8009b14:	2301      	movs	r3, #1
 8009b16:	4622      	mov	r2, r4
 8009b18:	4649      	mov	r1, r9
 8009b1a:	4638      	mov	r0, r7
 8009b1c:	47c0      	blx	r8
 8009b1e:	3001      	adds	r0, #1
 8009b20:	d0e6      	beq.n	8009af0 <_printf_common+0xa4>
 8009b22:	3601      	adds	r6, #1
 8009b24:	e7d9      	b.n	8009ada <_printf_common+0x8e>
	...

08009b28 <_printf_i>:
 8009b28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009b2c:	7e0f      	ldrb	r7, [r1, #24]
 8009b2e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009b30:	2f78      	cmp	r7, #120	; 0x78
 8009b32:	4691      	mov	r9, r2
 8009b34:	4680      	mov	r8, r0
 8009b36:	460c      	mov	r4, r1
 8009b38:	469a      	mov	sl, r3
 8009b3a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009b3e:	d807      	bhi.n	8009b50 <_printf_i+0x28>
 8009b40:	2f62      	cmp	r7, #98	; 0x62
 8009b42:	d80a      	bhi.n	8009b5a <_printf_i+0x32>
 8009b44:	2f00      	cmp	r7, #0
 8009b46:	f000 80d4 	beq.w	8009cf2 <_printf_i+0x1ca>
 8009b4a:	2f58      	cmp	r7, #88	; 0x58
 8009b4c:	f000 80c0 	beq.w	8009cd0 <_printf_i+0x1a8>
 8009b50:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009b54:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009b58:	e03a      	b.n	8009bd0 <_printf_i+0xa8>
 8009b5a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009b5e:	2b15      	cmp	r3, #21
 8009b60:	d8f6      	bhi.n	8009b50 <_printf_i+0x28>
 8009b62:	a101      	add	r1, pc, #4	; (adr r1, 8009b68 <_printf_i+0x40>)
 8009b64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009b68:	08009bc1 	.word	0x08009bc1
 8009b6c:	08009bd5 	.word	0x08009bd5
 8009b70:	08009b51 	.word	0x08009b51
 8009b74:	08009b51 	.word	0x08009b51
 8009b78:	08009b51 	.word	0x08009b51
 8009b7c:	08009b51 	.word	0x08009b51
 8009b80:	08009bd5 	.word	0x08009bd5
 8009b84:	08009b51 	.word	0x08009b51
 8009b88:	08009b51 	.word	0x08009b51
 8009b8c:	08009b51 	.word	0x08009b51
 8009b90:	08009b51 	.word	0x08009b51
 8009b94:	08009cd9 	.word	0x08009cd9
 8009b98:	08009c01 	.word	0x08009c01
 8009b9c:	08009c93 	.word	0x08009c93
 8009ba0:	08009b51 	.word	0x08009b51
 8009ba4:	08009b51 	.word	0x08009b51
 8009ba8:	08009cfb 	.word	0x08009cfb
 8009bac:	08009b51 	.word	0x08009b51
 8009bb0:	08009c01 	.word	0x08009c01
 8009bb4:	08009b51 	.word	0x08009b51
 8009bb8:	08009b51 	.word	0x08009b51
 8009bbc:	08009c9b 	.word	0x08009c9b
 8009bc0:	682b      	ldr	r3, [r5, #0]
 8009bc2:	1d1a      	adds	r2, r3, #4
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	602a      	str	r2, [r5, #0]
 8009bc8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009bcc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009bd0:	2301      	movs	r3, #1
 8009bd2:	e09f      	b.n	8009d14 <_printf_i+0x1ec>
 8009bd4:	6820      	ldr	r0, [r4, #0]
 8009bd6:	682b      	ldr	r3, [r5, #0]
 8009bd8:	0607      	lsls	r7, r0, #24
 8009bda:	f103 0104 	add.w	r1, r3, #4
 8009bde:	6029      	str	r1, [r5, #0]
 8009be0:	d501      	bpl.n	8009be6 <_printf_i+0xbe>
 8009be2:	681e      	ldr	r6, [r3, #0]
 8009be4:	e003      	b.n	8009bee <_printf_i+0xc6>
 8009be6:	0646      	lsls	r6, r0, #25
 8009be8:	d5fb      	bpl.n	8009be2 <_printf_i+0xba>
 8009bea:	f9b3 6000 	ldrsh.w	r6, [r3]
 8009bee:	2e00      	cmp	r6, #0
 8009bf0:	da03      	bge.n	8009bfa <_printf_i+0xd2>
 8009bf2:	232d      	movs	r3, #45	; 0x2d
 8009bf4:	4276      	negs	r6, r6
 8009bf6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009bfa:	485a      	ldr	r0, [pc, #360]	; (8009d64 <_printf_i+0x23c>)
 8009bfc:	230a      	movs	r3, #10
 8009bfe:	e012      	b.n	8009c26 <_printf_i+0xfe>
 8009c00:	682b      	ldr	r3, [r5, #0]
 8009c02:	6820      	ldr	r0, [r4, #0]
 8009c04:	1d19      	adds	r1, r3, #4
 8009c06:	6029      	str	r1, [r5, #0]
 8009c08:	0605      	lsls	r5, r0, #24
 8009c0a:	d501      	bpl.n	8009c10 <_printf_i+0xe8>
 8009c0c:	681e      	ldr	r6, [r3, #0]
 8009c0e:	e002      	b.n	8009c16 <_printf_i+0xee>
 8009c10:	0641      	lsls	r1, r0, #25
 8009c12:	d5fb      	bpl.n	8009c0c <_printf_i+0xe4>
 8009c14:	881e      	ldrh	r6, [r3, #0]
 8009c16:	4853      	ldr	r0, [pc, #332]	; (8009d64 <_printf_i+0x23c>)
 8009c18:	2f6f      	cmp	r7, #111	; 0x6f
 8009c1a:	bf0c      	ite	eq
 8009c1c:	2308      	moveq	r3, #8
 8009c1e:	230a      	movne	r3, #10
 8009c20:	2100      	movs	r1, #0
 8009c22:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009c26:	6865      	ldr	r5, [r4, #4]
 8009c28:	60a5      	str	r5, [r4, #8]
 8009c2a:	2d00      	cmp	r5, #0
 8009c2c:	bfa2      	ittt	ge
 8009c2e:	6821      	ldrge	r1, [r4, #0]
 8009c30:	f021 0104 	bicge.w	r1, r1, #4
 8009c34:	6021      	strge	r1, [r4, #0]
 8009c36:	b90e      	cbnz	r6, 8009c3c <_printf_i+0x114>
 8009c38:	2d00      	cmp	r5, #0
 8009c3a:	d04b      	beq.n	8009cd4 <_printf_i+0x1ac>
 8009c3c:	4615      	mov	r5, r2
 8009c3e:	fbb6 f1f3 	udiv	r1, r6, r3
 8009c42:	fb03 6711 	mls	r7, r3, r1, r6
 8009c46:	5dc7      	ldrb	r7, [r0, r7]
 8009c48:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009c4c:	4637      	mov	r7, r6
 8009c4e:	42bb      	cmp	r3, r7
 8009c50:	460e      	mov	r6, r1
 8009c52:	d9f4      	bls.n	8009c3e <_printf_i+0x116>
 8009c54:	2b08      	cmp	r3, #8
 8009c56:	d10b      	bne.n	8009c70 <_printf_i+0x148>
 8009c58:	6823      	ldr	r3, [r4, #0]
 8009c5a:	07de      	lsls	r6, r3, #31
 8009c5c:	d508      	bpl.n	8009c70 <_printf_i+0x148>
 8009c5e:	6923      	ldr	r3, [r4, #16]
 8009c60:	6861      	ldr	r1, [r4, #4]
 8009c62:	4299      	cmp	r1, r3
 8009c64:	bfde      	ittt	le
 8009c66:	2330      	movle	r3, #48	; 0x30
 8009c68:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009c6c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009c70:	1b52      	subs	r2, r2, r5
 8009c72:	6122      	str	r2, [r4, #16]
 8009c74:	f8cd a000 	str.w	sl, [sp]
 8009c78:	464b      	mov	r3, r9
 8009c7a:	aa03      	add	r2, sp, #12
 8009c7c:	4621      	mov	r1, r4
 8009c7e:	4640      	mov	r0, r8
 8009c80:	f7ff fee4 	bl	8009a4c <_printf_common>
 8009c84:	3001      	adds	r0, #1
 8009c86:	d14a      	bne.n	8009d1e <_printf_i+0x1f6>
 8009c88:	f04f 30ff 	mov.w	r0, #4294967295
 8009c8c:	b004      	add	sp, #16
 8009c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c92:	6823      	ldr	r3, [r4, #0]
 8009c94:	f043 0320 	orr.w	r3, r3, #32
 8009c98:	6023      	str	r3, [r4, #0]
 8009c9a:	4833      	ldr	r0, [pc, #204]	; (8009d68 <_printf_i+0x240>)
 8009c9c:	2778      	movs	r7, #120	; 0x78
 8009c9e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009ca2:	6823      	ldr	r3, [r4, #0]
 8009ca4:	6829      	ldr	r1, [r5, #0]
 8009ca6:	061f      	lsls	r7, r3, #24
 8009ca8:	f851 6b04 	ldr.w	r6, [r1], #4
 8009cac:	d402      	bmi.n	8009cb4 <_printf_i+0x18c>
 8009cae:	065f      	lsls	r7, r3, #25
 8009cb0:	bf48      	it	mi
 8009cb2:	b2b6      	uxthmi	r6, r6
 8009cb4:	07df      	lsls	r7, r3, #31
 8009cb6:	bf48      	it	mi
 8009cb8:	f043 0320 	orrmi.w	r3, r3, #32
 8009cbc:	6029      	str	r1, [r5, #0]
 8009cbe:	bf48      	it	mi
 8009cc0:	6023      	strmi	r3, [r4, #0]
 8009cc2:	b91e      	cbnz	r6, 8009ccc <_printf_i+0x1a4>
 8009cc4:	6823      	ldr	r3, [r4, #0]
 8009cc6:	f023 0320 	bic.w	r3, r3, #32
 8009cca:	6023      	str	r3, [r4, #0]
 8009ccc:	2310      	movs	r3, #16
 8009cce:	e7a7      	b.n	8009c20 <_printf_i+0xf8>
 8009cd0:	4824      	ldr	r0, [pc, #144]	; (8009d64 <_printf_i+0x23c>)
 8009cd2:	e7e4      	b.n	8009c9e <_printf_i+0x176>
 8009cd4:	4615      	mov	r5, r2
 8009cd6:	e7bd      	b.n	8009c54 <_printf_i+0x12c>
 8009cd8:	682b      	ldr	r3, [r5, #0]
 8009cda:	6826      	ldr	r6, [r4, #0]
 8009cdc:	6961      	ldr	r1, [r4, #20]
 8009cde:	1d18      	adds	r0, r3, #4
 8009ce0:	6028      	str	r0, [r5, #0]
 8009ce2:	0635      	lsls	r5, r6, #24
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	d501      	bpl.n	8009cec <_printf_i+0x1c4>
 8009ce8:	6019      	str	r1, [r3, #0]
 8009cea:	e002      	b.n	8009cf2 <_printf_i+0x1ca>
 8009cec:	0670      	lsls	r0, r6, #25
 8009cee:	d5fb      	bpl.n	8009ce8 <_printf_i+0x1c0>
 8009cf0:	8019      	strh	r1, [r3, #0]
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	6123      	str	r3, [r4, #16]
 8009cf6:	4615      	mov	r5, r2
 8009cf8:	e7bc      	b.n	8009c74 <_printf_i+0x14c>
 8009cfa:	682b      	ldr	r3, [r5, #0]
 8009cfc:	1d1a      	adds	r2, r3, #4
 8009cfe:	602a      	str	r2, [r5, #0]
 8009d00:	681d      	ldr	r5, [r3, #0]
 8009d02:	6862      	ldr	r2, [r4, #4]
 8009d04:	2100      	movs	r1, #0
 8009d06:	4628      	mov	r0, r5
 8009d08:	f7f6 fa8a 	bl	8000220 <memchr>
 8009d0c:	b108      	cbz	r0, 8009d12 <_printf_i+0x1ea>
 8009d0e:	1b40      	subs	r0, r0, r5
 8009d10:	6060      	str	r0, [r4, #4]
 8009d12:	6863      	ldr	r3, [r4, #4]
 8009d14:	6123      	str	r3, [r4, #16]
 8009d16:	2300      	movs	r3, #0
 8009d18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009d1c:	e7aa      	b.n	8009c74 <_printf_i+0x14c>
 8009d1e:	6923      	ldr	r3, [r4, #16]
 8009d20:	462a      	mov	r2, r5
 8009d22:	4649      	mov	r1, r9
 8009d24:	4640      	mov	r0, r8
 8009d26:	47d0      	blx	sl
 8009d28:	3001      	adds	r0, #1
 8009d2a:	d0ad      	beq.n	8009c88 <_printf_i+0x160>
 8009d2c:	6823      	ldr	r3, [r4, #0]
 8009d2e:	079b      	lsls	r3, r3, #30
 8009d30:	d413      	bmi.n	8009d5a <_printf_i+0x232>
 8009d32:	68e0      	ldr	r0, [r4, #12]
 8009d34:	9b03      	ldr	r3, [sp, #12]
 8009d36:	4298      	cmp	r0, r3
 8009d38:	bfb8      	it	lt
 8009d3a:	4618      	movlt	r0, r3
 8009d3c:	e7a6      	b.n	8009c8c <_printf_i+0x164>
 8009d3e:	2301      	movs	r3, #1
 8009d40:	4632      	mov	r2, r6
 8009d42:	4649      	mov	r1, r9
 8009d44:	4640      	mov	r0, r8
 8009d46:	47d0      	blx	sl
 8009d48:	3001      	adds	r0, #1
 8009d4a:	d09d      	beq.n	8009c88 <_printf_i+0x160>
 8009d4c:	3501      	adds	r5, #1
 8009d4e:	68e3      	ldr	r3, [r4, #12]
 8009d50:	9903      	ldr	r1, [sp, #12]
 8009d52:	1a5b      	subs	r3, r3, r1
 8009d54:	42ab      	cmp	r3, r5
 8009d56:	dcf2      	bgt.n	8009d3e <_printf_i+0x216>
 8009d58:	e7eb      	b.n	8009d32 <_printf_i+0x20a>
 8009d5a:	2500      	movs	r5, #0
 8009d5c:	f104 0619 	add.w	r6, r4, #25
 8009d60:	e7f5      	b.n	8009d4e <_printf_i+0x226>
 8009d62:	bf00      	nop
 8009d64:	0800d64a 	.word	0x0800d64a
 8009d68:	0800d65b 	.word	0x0800d65b

08009d6c <std>:
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	b510      	push	{r4, lr}
 8009d70:	4604      	mov	r4, r0
 8009d72:	e9c0 3300 	strd	r3, r3, [r0]
 8009d76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009d7a:	6083      	str	r3, [r0, #8]
 8009d7c:	8181      	strh	r1, [r0, #12]
 8009d7e:	6643      	str	r3, [r0, #100]	; 0x64
 8009d80:	81c2      	strh	r2, [r0, #14]
 8009d82:	6183      	str	r3, [r0, #24]
 8009d84:	4619      	mov	r1, r3
 8009d86:	2208      	movs	r2, #8
 8009d88:	305c      	adds	r0, #92	; 0x5c
 8009d8a:	f000 fabd 	bl	800a308 <memset>
 8009d8e:	4b05      	ldr	r3, [pc, #20]	; (8009da4 <std+0x38>)
 8009d90:	6263      	str	r3, [r4, #36]	; 0x24
 8009d92:	4b05      	ldr	r3, [pc, #20]	; (8009da8 <std+0x3c>)
 8009d94:	62a3      	str	r3, [r4, #40]	; 0x28
 8009d96:	4b05      	ldr	r3, [pc, #20]	; (8009dac <std+0x40>)
 8009d98:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009d9a:	4b05      	ldr	r3, [pc, #20]	; (8009db0 <std+0x44>)
 8009d9c:	6224      	str	r4, [r4, #32]
 8009d9e:	6323      	str	r3, [r4, #48]	; 0x30
 8009da0:	bd10      	pop	{r4, pc}
 8009da2:	bf00      	nop
 8009da4:	0800a115 	.word	0x0800a115
 8009da8:	0800a137 	.word	0x0800a137
 8009dac:	0800a16f 	.word	0x0800a16f
 8009db0:	0800a193 	.word	0x0800a193

08009db4 <stdio_exit_handler>:
 8009db4:	4a02      	ldr	r2, [pc, #8]	; (8009dc0 <stdio_exit_handler+0xc>)
 8009db6:	4903      	ldr	r1, [pc, #12]	; (8009dc4 <stdio_exit_handler+0x10>)
 8009db8:	4803      	ldr	r0, [pc, #12]	; (8009dc8 <stdio_exit_handler+0x14>)
 8009dba:	f000 b869 	b.w	8009e90 <_fwalk_sglue>
 8009dbe:	bf00      	nop
 8009dc0:	20000014 	.word	0x20000014
 8009dc4:	0800c039 	.word	0x0800c039
 8009dc8:	20000020 	.word	0x20000020

08009dcc <cleanup_stdio>:
 8009dcc:	6841      	ldr	r1, [r0, #4]
 8009dce:	4b0c      	ldr	r3, [pc, #48]	; (8009e00 <cleanup_stdio+0x34>)
 8009dd0:	4299      	cmp	r1, r3
 8009dd2:	b510      	push	{r4, lr}
 8009dd4:	4604      	mov	r4, r0
 8009dd6:	d001      	beq.n	8009ddc <cleanup_stdio+0x10>
 8009dd8:	f002 f92e 	bl	800c038 <_fflush_r>
 8009ddc:	68a1      	ldr	r1, [r4, #8]
 8009dde:	4b09      	ldr	r3, [pc, #36]	; (8009e04 <cleanup_stdio+0x38>)
 8009de0:	4299      	cmp	r1, r3
 8009de2:	d002      	beq.n	8009dea <cleanup_stdio+0x1e>
 8009de4:	4620      	mov	r0, r4
 8009de6:	f002 f927 	bl	800c038 <_fflush_r>
 8009dea:	68e1      	ldr	r1, [r4, #12]
 8009dec:	4b06      	ldr	r3, [pc, #24]	; (8009e08 <cleanup_stdio+0x3c>)
 8009dee:	4299      	cmp	r1, r3
 8009df0:	d004      	beq.n	8009dfc <cleanup_stdio+0x30>
 8009df2:	4620      	mov	r0, r4
 8009df4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009df8:	f002 b91e 	b.w	800c038 <_fflush_r>
 8009dfc:	bd10      	pop	{r4, pc}
 8009dfe:	bf00      	nop
 8009e00:	200019ac 	.word	0x200019ac
 8009e04:	20001a14 	.word	0x20001a14
 8009e08:	20001a7c 	.word	0x20001a7c

08009e0c <global_stdio_init.part.0>:
 8009e0c:	b510      	push	{r4, lr}
 8009e0e:	4b0b      	ldr	r3, [pc, #44]	; (8009e3c <global_stdio_init.part.0+0x30>)
 8009e10:	4c0b      	ldr	r4, [pc, #44]	; (8009e40 <global_stdio_init.part.0+0x34>)
 8009e12:	4a0c      	ldr	r2, [pc, #48]	; (8009e44 <global_stdio_init.part.0+0x38>)
 8009e14:	601a      	str	r2, [r3, #0]
 8009e16:	4620      	mov	r0, r4
 8009e18:	2200      	movs	r2, #0
 8009e1a:	2104      	movs	r1, #4
 8009e1c:	f7ff ffa6 	bl	8009d6c <std>
 8009e20:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8009e24:	2201      	movs	r2, #1
 8009e26:	2109      	movs	r1, #9
 8009e28:	f7ff ffa0 	bl	8009d6c <std>
 8009e2c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8009e30:	2202      	movs	r2, #2
 8009e32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009e36:	2112      	movs	r1, #18
 8009e38:	f7ff bf98 	b.w	8009d6c <std>
 8009e3c:	20001ae4 	.word	0x20001ae4
 8009e40:	200019ac 	.word	0x200019ac
 8009e44:	08009db5 	.word	0x08009db5

08009e48 <__sfp_lock_acquire>:
 8009e48:	4801      	ldr	r0, [pc, #4]	; (8009e50 <__sfp_lock_acquire+0x8>)
 8009e4a:	f000 bad9 	b.w	800a400 <__retarget_lock_acquire_recursive>
 8009e4e:	bf00      	nop
 8009e50:	20001aed 	.word	0x20001aed

08009e54 <__sfp_lock_release>:
 8009e54:	4801      	ldr	r0, [pc, #4]	; (8009e5c <__sfp_lock_release+0x8>)
 8009e56:	f000 bad4 	b.w	800a402 <__retarget_lock_release_recursive>
 8009e5a:	bf00      	nop
 8009e5c:	20001aed 	.word	0x20001aed

08009e60 <__sinit>:
 8009e60:	b510      	push	{r4, lr}
 8009e62:	4604      	mov	r4, r0
 8009e64:	f7ff fff0 	bl	8009e48 <__sfp_lock_acquire>
 8009e68:	6a23      	ldr	r3, [r4, #32]
 8009e6a:	b11b      	cbz	r3, 8009e74 <__sinit+0x14>
 8009e6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009e70:	f7ff bff0 	b.w	8009e54 <__sfp_lock_release>
 8009e74:	4b04      	ldr	r3, [pc, #16]	; (8009e88 <__sinit+0x28>)
 8009e76:	6223      	str	r3, [r4, #32]
 8009e78:	4b04      	ldr	r3, [pc, #16]	; (8009e8c <__sinit+0x2c>)
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d1f5      	bne.n	8009e6c <__sinit+0xc>
 8009e80:	f7ff ffc4 	bl	8009e0c <global_stdio_init.part.0>
 8009e84:	e7f2      	b.n	8009e6c <__sinit+0xc>
 8009e86:	bf00      	nop
 8009e88:	08009dcd 	.word	0x08009dcd
 8009e8c:	20001ae4 	.word	0x20001ae4

08009e90 <_fwalk_sglue>:
 8009e90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e94:	4607      	mov	r7, r0
 8009e96:	4688      	mov	r8, r1
 8009e98:	4614      	mov	r4, r2
 8009e9a:	2600      	movs	r6, #0
 8009e9c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009ea0:	f1b9 0901 	subs.w	r9, r9, #1
 8009ea4:	d505      	bpl.n	8009eb2 <_fwalk_sglue+0x22>
 8009ea6:	6824      	ldr	r4, [r4, #0]
 8009ea8:	2c00      	cmp	r4, #0
 8009eaa:	d1f7      	bne.n	8009e9c <_fwalk_sglue+0xc>
 8009eac:	4630      	mov	r0, r6
 8009eae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009eb2:	89ab      	ldrh	r3, [r5, #12]
 8009eb4:	2b01      	cmp	r3, #1
 8009eb6:	d907      	bls.n	8009ec8 <_fwalk_sglue+0x38>
 8009eb8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009ebc:	3301      	adds	r3, #1
 8009ebe:	d003      	beq.n	8009ec8 <_fwalk_sglue+0x38>
 8009ec0:	4629      	mov	r1, r5
 8009ec2:	4638      	mov	r0, r7
 8009ec4:	47c0      	blx	r8
 8009ec6:	4306      	orrs	r6, r0
 8009ec8:	3568      	adds	r5, #104	; 0x68
 8009eca:	e7e9      	b.n	8009ea0 <_fwalk_sglue+0x10>

08009ecc <iprintf>:
 8009ecc:	b40f      	push	{r0, r1, r2, r3}
 8009ece:	b507      	push	{r0, r1, r2, lr}
 8009ed0:	4906      	ldr	r1, [pc, #24]	; (8009eec <iprintf+0x20>)
 8009ed2:	ab04      	add	r3, sp, #16
 8009ed4:	6808      	ldr	r0, [r1, #0]
 8009ed6:	f853 2b04 	ldr.w	r2, [r3], #4
 8009eda:	6881      	ldr	r1, [r0, #8]
 8009edc:	9301      	str	r3, [sp, #4]
 8009ede:	f001 ff0b 	bl	800bcf8 <_vfiprintf_r>
 8009ee2:	b003      	add	sp, #12
 8009ee4:	f85d eb04 	ldr.w	lr, [sp], #4
 8009ee8:	b004      	add	sp, #16
 8009eea:	4770      	bx	lr
 8009eec:	2000006c 	.word	0x2000006c

08009ef0 <_puts_r>:
 8009ef0:	6a03      	ldr	r3, [r0, #32]
 8009ef2:	b570      	push	{r4, r5, r6, lr}
 8009ef4:	6884      	ldr	r4, [r0, #8]
 8009ef6:	4605      	mov	r5, r0
 8009ef8:	460e      	mov	r6, r1
 8009efa:	b90b      	cbnz	r3, 8009f00 <_puts_r+0x10>
 8009efc:	f7ff ffb0 	bl	8009e60 <__sinit>
 8009f00:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009f02:	07db      	lsls	r3, r3, #31
 8009f04:	d405      	bmi.n	8009f12 <_puts_r+0x22>
 8009f06:	89a3      	ldrh	r3, [r4, #12]
 8009f08:	0598      	lsls	r0, r3, #22
 8009f0a:	d402      	bmi.n	8009f12 <_puts_r+0x22>
 8009f0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009f0e:	f000 fa77 	bl	800a400 <__retarget_lock_acquire_recursive>
 8009f12:	89a3      	ldrh	r3, [r4, #12]
 8009f14:	0719      	lsls	r1, r3, #28
 8009f16:	d513      	bpl.n	8009f40 <_puts_r+0x50>
 8009f18:	6923      	ldr	r3, [r4, #16]
 8009f1a:	b18b      	cbz	r3, 8009f40 <_puts_r+0x50>
 8009f1c:	3e01      	subs	r6, #1
 8009f1e:	68a3      	ldr	r3, [r4, #8]
 8009f20:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009f24:	3b01      	subs	r3, #1
 8009f26:	60a3      	str	r3, [r4, #8]
 8009f28:	b9e9      	cbnz	r1, 8009f66 <_puts_r+0x76>
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	da2e      	bge.n	8009f8c <_puts_r+0x9c>
 8009f2e:	4622      	mov	r2, r4
 8009f30:	210a      	movs	r1, #10
 8009f32:	4628      	mov	r0, r5
 8009f34:	f000 f952 	bl	800a1dc <__swbuf_r>
 8009f38:	3001      	adds	r0, #1
 8009f3a:	d007      	beq.n	8009f4c <_puts_r+0x5c>
 8009f3c:	250a      	movs	r5, #10
 8009f3e:	e007      	b.n	8009f50 <_puts_r+0x60>
 8009f40:	4621      	mov	r1, r4
 8009f42:	4628      	mov	r0, r5
 8009f44:	f000 f988 	bl	800a258 <__swsetup_r>
 8009f48:	2800      	cmp	r0, #0
 8009f4a:	d0e7      	beq.n	8009f1c <_puts_r+0x2c>
 8009f4c:	f04f 35ff 	mov.w	r5, #4294967295
 8009f50:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009f52:	07da      	lsls	r2, r3, #31
 8009f54:	d405      	bmi.n	8009f62 <_puts_r+0x72>
 8009f56:	89a3      	ldrh	r3, [r4, #12]
 8009f58:	059b      	lsls	r3, r3, #22
 8009f5a:	d402      	bmi.n	8009f62 <_puts_r+0x72>
 8009f5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009f5e:	f000 fa50 	bl	800a402 <__retarget_lock_release_recursive>
 8009f62:	4628      	mov	r0, r5
 8009f64:	bd70      	pop	{r4, r5, r6, pc}
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	da04      	bge.n	8009f74 <_puts_r+0x84>
 8009f6a:	69a2      	ldr	r2, [r4, #24]
 8009f6c:	429a      	cmp	r2, r3
 8009f6e:	dc06      	bgt.n	8009f7e <_puts_r+0x8e>
 8009f70:	290a      	cmp	r1, #10
 8009f72:	d004      	beq.n	8009f7e <_puts_r+0x8e>
 8009f74:	6823      	ldr	r3, [r4, #0]
 8009f76:	1c5a      	adds	r2, r3, #1
 8009f78:	6022      	str	r2, [r4, #0]
 8009f7a:	7019      	strb	r1, [r3, #0]
 8009f7c:	e7cf      	b.n	8009f1e <_puts_r+0x2e>
 8009f7e:	4622      	mov	r2, r4
 8009f80:	4628      	mov	r0, r5
 8009f82:	f000 f92b 	bl	800a1dc <__swbuf_r>
 8009f86:	3001      	adds	r0, #1
 8009f88:	d1c9      	bne.n	8009f1e <_puts_r+0x2e>
 8009f8a:	e7df      	b.n	8009f4c <_puts_r+0x5c>
 8009f8c:	6823      	ldr	r3, [r4, #0]
 8009f8e:	250a      	movs	r5, #10
 8009f90:	1c5a      	adds	r2, r3, #1
 8009f92:	6022      	str	r2, [r4, #0]
 8009f94:	701d      	strb	r5, [r3, #0]
 8009f96:	e7db      	b.n	8009f50 <_puts_r+0x60>

08009f98 <puts>:
 8009f98:	4b02      	ldr	r3, [pc, #8]	; (8009fa4 <puts+0xc>)
 8009f9a:	4601      	mov	r1, r0
 8009f9c:	6818      	ldr	r0, [r3, #0]
 8009f9e:	f7ff bfa7 	b.w	8009ef0 <_puts_r>
 8009fa2:	bf00      	nop
 8009fa4:	2000006c 	.word	0x2000006c

08009fa8 <setbuf>:
 8009fa8:	fab1 f281 	clz	r2, r1
 8009fac:	0952      	lsrs	r2, r2, #5
 8009fae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009fb2:	0052      	lsls	r2, r2, #1
 8009fb4:	f000 b800 	b.w	8009fb8 <setvbuf>

08009fb8 <setvbuf>:
 8009fb8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009fbc:	461d      	mov	r5, r3
 8009fbe:	4b54      	ldr	r3, [pc, #336]	; (800a110 <setvbuf+0x158>)
 8009fc0:	681f      	ldr	r7, [r3, #0]
 8009fc2:	4604      	mov	r4, r0
 8009fc4:	460e      	mov	r6, r1
 8009fc6:	4690      	mov	r8, r2
 8009fc8:	b127      	cbz	r7, 8009fd4 <setvbuf+0x1c>
 8009fca:	6a3b      	ldr	r3, [r7, #32]
 8009fcc:	b913      	cbnz	r3, 8009fd4 <setvbuf+0x1c>
 8009fce:	4638      	mov	r0, r7
 8009fd0:	f7ff ff46 	bl	8009e60 <__sinit>
 8009fd4:	f1b8 0f02 	cmp.w	r8, #2
 8009fd8:	d006      	beq.n	8009fe8 <setvbuf+0x30>
 8009fda:	f1b8 0f01 	cmp.w	r8, #1
 8009fde:	f200 8094 	bhi.w	800a10a <setvbuf+0x152>
 8009fe2:	2d00      	cmp	r5, #0
 8009fe4:	f2c0 8091 	blt.w	800a10a <setvbuf+0x152>
 8009fe8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009fea:	07da      	lsls	r2, r3, #31
 8009fec:	d405      	bmi.n	8009ffa <setvbuf+0x42>
 8009fee:	89a3      	ldrh	r3, [r4, #12]
 8009ff0:	059b      	lsls	r3, r3, #22
 8009ff2:	d402      	bmi.n	8009ffa <setvbuf+0x42>
 8009ff4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009ff6:	f000 fa03 	bl	800a400 <__retarget_lock_acquire_recursive>
 8009ffa:	4621      	mov	r1, r4
 8009ffc:	4638      	mov	r0, r7
 8009ffe:	f002 f81b 	bl	800c038 <_fflush_r>
 800a002:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a004:	b141      	cbz	r1, 800a018 <setvbuf+0x60>
 800a006:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a00a:	4299      	cmp	r1, r3
 800a00c:	d002      	beq.n	800a014 <setvbuf+0x5c>
 800a00e:	4638      	mov	r0, r7
 800a010:	f001 f874 	bl	800b0fc <_free_r>
 800a014:	2300      	movs	r3, #0
 800a016:	6363      	str	r3, [r4, #52]	; 0x34
 800a018:	2300      	movs	r3, #0
 800a01a:	61a3      	str	r3, [r4, #24]
 800a01c:	6063      	str	r3, [r4, #4]
 800a01e:	89a3      	ldrh	r3, [r4, #12]
 800a020:	0618      	lsls	r0, r3, #24
 800a022:	d503      	bpl.n	800a02c <setvbuf+0x74>
 800a024:	6921      	ldr	r1, [r4, #16]
 800a026:	4638      	mov	r0, r7
 800a028:	f001 f868 	bl	800b0fc <_free_r>
 800a02c:	89a3      	ldrh	r3, [r4, #12]
 800a02e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800a032:	f023 0303 	bic.w	r3, r3, #3
 800a036:	f1b8 0f02 	cmp.w	r8, #2
 800a03a:	81a3      	strh	r3, [r4, #12]
 800a03c:	d05f      	beq.n	800a0fe <setvbuf+0x146>
 800a03e:	ab01      	add	r3, sp, #4
 800a040:	466a      	mov	r2, sp
 800a042:	4621      	mov	r1, r4
 800a044:	4638      	mov	r0, r7
 800a046:	f002 f81f 	bl	800c088 <__swhatbuf_r>
 800a04a:	89a3      	ldrh	r3, [r4, #12]
 800a04c:	4318      	orrs	r0, r3
 800a04e:	81a0      	strh	r0, [r4, #12]
 800a050:	bb2d      	cbnz	r5, 800a09e <setvbuf+0xe6>
 800a052:	9d00      	ldr	r5, [sp, #0]
 800a054:	4628      	mov	r0, r5
 800a056:	f001 f89d 	bl	800b194 <malloc>
 800a05a:	4606      	mov	r6, r0
 800a05c:	2800      	cmp	r0, #0
 800a05e:	d150      	bne.n	800a102 <setvbuf+0x14a>
 800a060:	f8dd 9000 	ldr.w	r9, [sp]
 800a064:	45a9      	cmp	r9, r5
 800a066:	d13e      	bne.n	800a0e6 <setvbuf+0x12e>
 800a068:	f04f 35ff 	mov.w	r5, #4294967295
 800a06c:	2200      	movs	r2, #0
 800a06e:	60a2      	str	r2, [r4, #8]
 800a070:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800a074:	6022      	str	r2, [r4, #0]
 800a076:	6122      	str	r2, [r4, #16]
 800a078:	2201      	movs	r2, #1
 800a07a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a07e:	6162      	str	r2, [r4, #20]
 800a080:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a082:	f043 0302 	orr.w	r3, r3, #2
 800a086:	07d1      	lsls	r1, r2, #31
 800a088:	81a3      	strh	r3, [r4, #12]
 800a08a:	d404      	bmi.n	800a096 <setvbuf+0xde>
 800a08c:	059b      	lsls	r3, r3, #22
 800a08e:	d402      	bmi.n	800a096 <setvbuf+0xde>
 800a090:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a092:	f000 f9b6 	bl	800a402 <__retarget_lock_release_recursive>
 800a096:	4628      	mov	r0, r5
 800a098:	b003      	add	sp, #12
 800a09a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a09e:	2e00      	cmp	r6, #0
 800a0a0:	d0d8      	beq.n	800a054 <setvbuf+0x9c>
 800a0a2:	6a3b      	ldr	r3, [r7, #32]
 800a0a4:	b913      	cbnz	r3, 800a0ac <setvbuf+0xf4>
 800a0a6:	4638      	mov	r0, r7
 800a0a8:	f7ff feda 	bl	8009e60 <__sinit>
 800a0ac:	f1b8 0f01 	cmp.w	r8, #1
 800a0b0:	bf08      	it	eq
 800a0b2:	89a3      	ldrheq	r3, [r4, #12]
 800a0b4:	6026      	str	r6, [r4, #0]
 800a0b6:	bf04      	itt	eq
 800a0b8:	f043 0301 	orreq.w	r3, r3, #1
 800a0bc:	81a3      	strheq	r3, [r4, #12]
 800a0be:	89a3      	ldrh	r3, [r4, #12]
 800a0c0:	f013 0208 	ands.w	r2, r3, #8
 800a0c4:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800a0c8:	d01d      	beq.n	800a106 <setvbuf+0x14e>
 800a0ca:	07da      	lsls	r2, r3, #31
 800a0cc:	bf41      	itttt	mi
 800a0ce:	2200      	movmi	r2, #0
 800a0d0:	426d      	negmi	r5, r5
 800a0d2:	60a2      	strmi	r2, [r4, #8]
 800a0d4:	61a5      	strmi	r5, [r4, #24]
 800a0d6:	bf58      	it	pl
 800a0d8:	60a5      	strpl	r5, [r4, #8]
 800a0da:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800a0dc:	f015 0501 	ands.w	r5, r5, #1
 800a0e0:	d0d4      	beq.n	800a08c <setvbuf+0xd4>
 800a0e2:	2500      	movs	r5, #0
 800a0e4:	e7d7      	b.n	800a096 <setvbuf+0xde>
 800a0e6:	4648      	mov	r0, r9
 800a0e8:	f001 f854 	bl	800b194 <malloc>
 800a0ec:	4606      	mov	r6, r0
 800a0ee:	2800      	cmp	r0, #0
 800a0f0:	d0ba      	beq.n	800a068 <setvbuf+0xb0>
 800a0f2:	89a3      	ldrh	r3, [r4, #12]
 800a0f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a0f8:	81a3      	strh	r3, [r4, #12]
 800a0fa:	464d      	mov	r5, r9
 800a0fc:	e7d1      	b.n	800a0a2 <setvbuf+0xea>
 800a0fe:	2500      	movs	r5, #0
 800a100:	e7b4      	b.n	800a06c <setvbuf+0xb4>
 800a102:	46a9      	mov	r9, r5
 800a104:	e7f5      	b.n	800a0f2 <setvbuf+0x13a>
 800a106:	60a2      	str	r2, [r4, #8]
 800a108:	e7e7      	b.n	800a0da <setvbuf+0x122>
 800a10a:	f04f 35ff 	mov.w	r5, #4294967295
 800a10e:	e7c2      	b.n	800a096 <setvbuf+0xde>
 800a110:	2000006c 	.word	0x2000006c

0800a114 <__sread>:
 800a114:	b510      	push	{r4, lr}
 800a116:	460c      	mov	r4, r1
 800a118:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a11c:	f000 f922 	bl	800a364 <_read_r>
 800a120:	2800      	cmp	r0, #0
 800a122:	bfab      	itete	ge
 800a124:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a126:	89a3      	ldrhlt	r3, [r4, #12]
 800a128:	181b      	addge	r3, r3, r0
 800a12a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a12e:	bfac      	ite	ge
 800a130:	6563      	strge	r3, [r4, #84]	; 0x54
 800a132:	81a3      	strhlt	r3, [r4, #12]
 800a134:	bd10      	pop	{r4, pc}

0800a136 <__swrite>:
 800a136:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a13a:	461f      	mov	r7, r3
 800a13c:	898b      	ldrh	r3, [r1, #12]
 800a13e:	05db      	lsls	r3, r3, #23
 800a140:	4605      	mov	r5, r0
 800a142:	460c      	mov	r4, r1
 800a144:	4616      	mov	r6, r2
 800a146:	d505      	bpl.n	800a154 <__swrite+0x1e>
 800a148:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a14c:	2302      	movs	r3, #2
 800a14e:	2200      	movs	r2, #0
 800a150:	f000 f8f6 	bl	800a340 <_lseek_r>
 800a154:	89a3      	ldrh	r3, [r4, #12]
 800a156:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a15a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a15e:	81a3      	strh	r3, [r4, #12]
 800a160:	4632      	mov	r2, r6
 800a162:	463b      	mov	r3, r7
 800a164:	4628      	mov	r0, r5
 800a166:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a16a:	f000 b90d 	b.w	800a388 <_write_r>

0800a16e <__sseek>:
 800a16e:	b510      	push	{r4, lr}
 800a170:	460c      	mov	r4, r1
 800a172:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a176:	f000 f8e3 	bl	800a340 <_lseek_r>
 800a17a:	1c43      	adds	r3, r0, #1
 800a17c:	89a3      	ldrh	r3, [r4, #12]
 800a17e:	bf15      	itete	ne
 800a180:	6560      	strne	r0, [r4, #84]	; 0x54
 800a182:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a186:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a18a:	81a3      	strheq	r3, [r4, #12]
 800a18c:	bf18      	it	ne
 800a18e:	81a3      	strhne	r3, [r4, #12]
 800a190:	bd10      	pop	{r4, pc}

0800a192 <__sclose>:
 800a192:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a196:	f000 b8c3 	b.w	800a320 <_close_r>
	...

0800a19c <_vsiprintf_r>:
 800a19c:	b500      	push	{lr}
 800a19e:	b09b      	sub	sp, #108	; 0x6c
 800a1a0:	9100      	str	r1, [sp, #0]
 800a1a2:	9104      	str	r1, [sp, #16]
 800a1a4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a1a8:	9105      	str	r1, [sp, #20]
 800a1aa:	9102      	str	r1, [sp, #8]
 800a1ac:	4905      	ldr	r1, [pc, #20]	; (800a1c4 <_vsiprintf_r+0x28>)
 800a1ae:	9103      	str	r1, [sp, #12]
 800a1b0:	4669      	mov	r1, sp
 800a1b2:	f001 fc79 	bl	800baa8 <_svfiprintf_r>
 800a1b6:	9b00      	ldr	r3, [sp, #0]
 800a1b8:	2200      	movs	r2, #0
 800a1ba:	701a      	strb	r2, [r3, #0]
 800a1bc:	b01b      	add	sp, #108	; 0x6c
 800a1be:	f85d fb04 	ldr.w	pc, [sp], #4
 800a1c2:	bf00      	nop
 800a1c4:	ffff0208 	.word	0xffff0208

0800a1c8 <vsiprintf>:
 800a1c8:	4613      	mov	r3, r2
 800a1ca:	460a      	mov	r2, r1
 800a1cc:	4601      	mov	r1, r0
 800a1ce:	4802      	ldr	r0, [pc, #8]	; (800a1d8 <vsiprintf+0x10>)
 800a1d0:	6800      	ldr	r0, [r0, #0]
 800a1d2:	f7ff bfe3 	b.w	800a19c <_vsiprintf_r>
 800a1d6:	bf00      	nop
 800a1d8:	2000006c 	.word	0x2000006c

0800a1dc <__swbuf_r>:
 800a1dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1de:	460e      	mov	r6, r1
 800a1e0:	4614      	mov	r4, r2
 800a1e2:	4605      	mov	r5, r0
 800a1e4:	b118      	cbz	r0, 800a1ee <__swbuf_r+0x12>
 800a1e6:	6a03      	ldr	r3, [r0, #32]
 800a1e8:	b90b      	cbnz	r3, 800a1ee <__swbuf_r+0x12>
 800a1ea:	f7ff fe39 	bl	8009e60 <__sinit>
 800a1ee:	69a3      	ldr	r3, [r4, #24]
 800a1f0:	60a3      	str	r3, [r4, #8]
 800a1f2:	89a3      	ldrh	r3, [r4, #12]
 800a1f4:	071a      	lsls	r2, r3, #28
 800a1f6:	d525      	bpl.n	800a244 <__swbuf_r+0x68>
 800a1f8:	6923      	ldr	r3, [r4, #16]
 800a1fa:	b31b      	cbz	r3, 800a244 <__swbuf_r+0x68>
 800a1fc:	6823      	ldr	r3, [r4, #0]
 800a1fe:	6922      	ldr	r2, [r4, #16]
 800a200:	1a98      	subs	r0, r3, r2
 800a202:	6963      	ldr	r3, [r4, #20]
 800a204:	b2f6      	uxtb	r6, r6
 800a206:	4283      	cmp	r3, r0
 800a208:	4637      	mov	r7, r6
 800a20a:	dc04      	bgt.n	800a216 <__swbuf_r+0x3a>
 800a20c:	4621      	mov	r1, r4
 800a20e:	4628      	mov	r0, r5
 800a210:	f001 ff12 	bl	800c038 <_fflush_r>
 800a214:	b9e0      	cbnz	r0, 800a250 <__swbuf_r+0x74>
 800a216:	68a3      	ldr	r3, [r4, #8]
 800a218:	3b01      	subs	r3, #1
 800a21a:	60a3      	str	r3, [r4, #8]
 800a21c:	6823      	ldr	r3, [r4, #0]
 800a21e:	1c5a      	adds	r2, r3, #1
 800a220:	6022      	str	r2, [r4, #0]
 800a222:	701e      	strb	r6, [r3, #0]
 800a224:	6962      	ldr	r2, [r4, #20]
 800a226:	1c43      	adds	r3, r0, #1
 800a228:	429a      	cmp	r2, r3
 800a22a:	d004      	beq.n	800a236 <__swbuf_r+0x5a>
 800a22c:	89a3      	ldrh	r3, [r4, #12]
 800a22e:	07db      	lsls	r3, r3, #31
 800a230:	d506      	bpl.n	800a240 <__swbuf_r+0x64>
 800a232:	2e0a      	cmp	r6, #10
 800a234:	d104      	bne.n	800a240 <__swbuf_r+0x64>
 800a236:	4621      	mov	r1, r4
 800a238:	4628      	mov	r0, r5
 800a23a:	f001 fefd 	bl	800c038 <_fflush_r>
 800a23e:	b938      	cbnz	r0, 800a250 <__swbuf_r+0x74>
 800a240:	4638      	mov	r0, r7
 800a242:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a244:	4621      	mov	r1, r4
 800a246:	4628      	mov	r0, r5
 800a248:	f000 f806 	bl	800a258 <__swsetup_r>
 800a24c:	2800      	cmp	r0, #0
 800a24e:	d0d5      	beq.n	800a1fc <__swbuf_r+0x20>
 800a250:	f04f 37ff 	mov.w	r7, #4294967295
 800a254:	e7f4      	b.n	800a240 <__swbuf_r+0x64>
	...

0800a258 <__swsetup_r>:
 800a258:	b538      	push	{r3, r4, r5, lr}
 800a25a:	4b2a      	ldr	r3, [pc, #168]	; (800a304 <__swsetup_r+0xac>)
 800a25c:	4605      	mov	r5, r0
 800a25e:	6818      	ldr	r0, [r3, #0]
 800a260:	460c      	mov	r4, r1
 800a262:	b118      	cbz	r0, 800a26c <__swsetup_r+0x14>
 800a264:	6a03      	ldr	r3, [r0, #32]
 800a266:	b90b      	cbnz	r3, 800a26c <__swsetup_r+0x14>
 800a268:	f7ff fdfa 	bl	8009e60 <__sinit>
 800a26c:	89a3      	ldrh	r3, [r4, #12]
 800a26e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a272:	0718      	lsls	r0, r3, #28
 800a274:	d422      	bmi.n	800a2bc <__swsetup_r+0x64>
 800a276:	06d9      	lsls	r1, r3, #27
 800a278:	d407      	bmi.n	800a28a <__swsetup_r+0x32>
 800a27a:	2309      	movs	r3, #9
 800a27c:	602b      	str	r3, [r5, #0]
 800a27e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a282:	81a3      	strh	r3, [r4, #12]
 800a284:	f04f 30ff 	mov.w	r0, #4294967295
 800a288:	e034      	b.n	800a2f4 <__swsetup_r+0x9c>
 800a28a:	0758      	lsls	r0, r3, #29
 800a28c:	d512      	bpl.n	800a2b4 <__swsetup_r+0x5c>
 800a28e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a290:	b141      	cbz	r1, 800a2a4 <__swsetup_r+0x4c>
 800a292:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a296:	4299      	cmp	r1, r3
 800a298:	d002      	beq.n	800a2a0 <__swsetup_r+0x48>
 800a29a:	4628      	mov	r0, r5
 800a29c:	f000 ff2e 	bl	800b0fc <_free_r>
 800a2a0:	2300      	movs	r3, #0
 800a2a2:	6363      	str	r3, [r4, #52]	; 0x34
 800a2a4:	89a3      	ldrh	r3, [r4, #12]
 800a2a6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a2aa:	81a3      	strh	r3, [r4, #12]
 800a2ac:	2300      	movs	r3, #0
 800a2ae:	6063      	str	r3, [r4, #4]
 800a2b0:	6923      	ldr	r3, [r4, #16]
 800a2b2:	6023      	str	r3, [r4, #0]
 800a2b4:	89a3      	ldrh	r3, [r4, #12]
 800a2b6:	f043 0308 	orr.w	r3, r3, #8
 800a2ba:	81a3      	strh	r3, [r4, #12]
 800a2bc:	6923      	ldr	r3, [r4, #16]
 800a2be:	b94b      	cbnz	r3, 800a2d4 <__swsetup_r+0x7c>
 800a2c0:	89a3      	ldrh	r3, [r4, #12]
 800a2c2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a2c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a2ca:	d003      	beq.n	800a2d4 <__swsetup_r+0x7c>
 800a2cc:	4621      	mov	r1, r4
 800a2ce:	4628      	mov	r0, r5
 800a2d0:	f001 ff00 	bl	800c0d4 <__smakebuf_r>
 800a2d4:	89a0      	ldrh	r0, [r4, #12]
 800a2d6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a2da:	f010 0301 	ands.w	r3, r0, #1
 800a2de:	d00a      	beq.n	800a2f6 <__swsetup_r+0x9e>
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	60a3      	str	r3, [r4, #8]
 800a2e4:	6963      	ldr	r3, [r4, #20]
 800a2e6:	425b      	negs	r3, r3
 800a2e8:	61a3      	str	r3, [r4, #24]
 800a2ea:	6923      	ldr	r3, [r4, #16]
 800a2ec:	b943      	cbnz	r3, 800a300 <__swsetup_r+0xa8>
 800a2ee:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a2f2:	d1c4      	bne.n	800a27e <__swsetup_r+0x26>
 800a2f4:	bd38      	pop	{r3, r4, r5, pc}
 800a2f6:	0781      	lsls	r1, r0, #30
 800a2f8:	bf58      	it	pl
 800a2fa:	6963      	ldrpl	r3, [r4, #20]
 800a2fc:	60a3      	str	r3, [r4, #8]
 800a2fe:	e7f4      	b.n	800a2ea <__swsetup_r+0x92>
 800a300:	2000      	movs	r0, #0
 800a302:	e7f7      	b.n	800a2f4 <__swsetup_r+0x9c>
 800a304:	2000006c 	.word	0x2000006c

0800a308 <memset>:
 800a308:	4402      	add	r2, r0
 800a30a:	4603      	mov	r3, r0
 800a30c:	4293      	cmp	r3, r2
 800a30e:	d100      	bne.n	800a312 <memset+0xa>
 800a310:	4770      	bx	lr
 800a312:	f803 1b01 	strb.w	r1, [r3], #1
 800a316:	e7f9      	b.n	800a30c <memset+0x4>

0800a318 <_localeconv_r>:
 800a318:	4800      	ldr	r0, [pc, #0]	; (800a31c <_localeconv_r+0x4>)
 800a31a:	4770      	bx	lr
 800a31c:	20000160 	.word	0x20000160

0800a320 <_close_r>:
 800a320:	b538      	push	{r3, r4, r5, lr}
 800a322:	4d06      	ldr	r5, [pc, #24]	; (800a33c <_close_r+0x1c>)
 800a324:	2300      	movs	r3, #0
 800a326:	4604      	mov	r4, r0
 800a328:	4608      	mov	r0, r1
 800a32a:	602b      	str	r3, [r5, #0]
 800a32c:	f7fa f860 	bl	80043f0 <_close>
 800a330:	1c43      	adds	r3, r0, #1
 800a332:	d102      	bne.n	800a33a <_close_r+0x1a>
 800a334:	682b      	ldr	r3, [r5, #0]
 800a336:	b103      	cbz	r3, 800a33a <_close_r+0x1a>
 800a338:	6023      	str	r3, [r4, #0]
 800a33a:	bd38      	pop	{r3, r4, r5, pc}
 800a33c:	20001ae8 	.word	0x20001ae8

0800a340 <_lseek_r>:
 800a340:	b538      	push	{r3, r4, r5, lr}
 800a342:	4d07      	ldr	r5, [pc, #28]	; (800a360 <_lseek_r+0x20>)
 800a344:	4604      	mov	r4, r0
 800a346:	4608      	mov	r0, r1
 800a348:	4611      	mov	r1, r2
 800a34a:	2200      	movs	r2, #0
 800a34c:	602a      	str	r2, [r5, #0]
 800a34e:	461a      	mov	r2, r3
 800a350:	f7fa f85a 	bl	8004408 <_lseek>
 800a354:	1c43      	adds	r3, r0, #1
 800a356:	d102      	bne.n	800a35e <_lseek_r+0x1e>
 800a358:	682b      	ldr	r3, [r5, #0]
 800a35a:	b103      	cbz	r3, 800a35e <_lseek_r+0x1e>
 800a35c:	6023      	str	r3, [r4, #0]
 800a35e:	bd38      	pop	{r3, r4, r5, pc}
 800a360:	20001ae8 	.word	0x20001ae8

0800a364 <_read_r>:
 800a364:	b538      	push	{r3, r4, r5, lr}
 800a366:	4d07      	ldr	r5, [pc, #28]	; (800a384 <_read_r+0x20>)
 800a368:	4604      	mov	r4, r0
 800a36a:	4608      	mov	r0, r1
 800a36c:	4611      	mov	r1, r2
 800a36e:	2200      	movs	r2, #0
 800a370:	602a      	str	r2, [r5, #0]
 800a372:	461a      	mov	r2, r3
 800a374:	f7fa f820 	bl	80043b8 <_read>
 800a378:	1c43      	adds	r3, r0, #1
 800a37a:	d102      	bne.n	800a382 <_read_r+0x1e>
 800a37c:	682b      	ldr	r3, [r5, #0]
 800a37e:	b103      	cbz	r3, 800a382 <_read_r+0x1e>
 800a380:	6023      	str	r3, [r4, #0]
 800a382:	bd38      	pop	{r3, r4, r5, pc}
 800a384:	20001ae8 	.word	0x20001ae8

0800a388 <_write_r>:
 800a388:	b538      	push	{r3, r4, r5, lr}
 800a38a:	4d07      	ldr	r5, [pc, #28]	; (800a3a8 <_write_r+0x20>)
 800a38c:	4604      	mov	r4, r0
 800a38e:	4608      	mov	r0, r1
 800a390:	4611      	mov	r1, r2
 800a392:	2200      	movs	r2, #0
 800a394:	602a      	str	r2, [r5, #0]
 800a396:	461a      	mov	r2, r3
 800a398:	f7fa f81c 	bl	80043d4 <_write>
 800a39c:	1c43      	adds	r3, r0, #1
 800a39e:	d102      	bne.n	800a3a6 <_write_r+0x1e>
 800a3a0:	682b      	ldr	r3, [r5, #0]
 800a3a2:	b103      	cbz	r3, 800a3a6 <_write_r+0x1e>
 800a3a4:	6023      	str	r3, [r4, #0]
 800a3a6:	bd38      	pop	{r3, r4, r5, pc}
 800a3a8:	20001ae8 	.word	0x20001ae8

0800a3ac <__errno>:
 800a3ac:	4b01      	ldr	r3, [pc, #4]	; (800a3b4 <__errno+0x8>)
 800a3ae:	6818      	ldr	r0, [r3, #0]
 800a3b0:	4770      	bx	lr
 800a3b2:	bf00      	nop
 800a3b4:	2000006c 	.word	0x2000006c

0800a3b8 <__libc_init_array>:
 800a3b8:	b570      	push	{r4, r5, r6, lr}
 800a3ba:	4d0d      	ldr	r5, [pc, #52]	; (800a3f0 <__libc_init_array+0x38>)
 800a3bc:	4c0d      	ldr	r4, [pc, #52]	; (800a3f4 <__libc_init_array+0x3c>)
 800a3be:	1b64      	subs	r4, r4, r5
 800a3c0:	10a4      	asrs	r4, r4, #2
 800a3c2:	2600      	movs	r6, #0
 800a3c4:	42a6      	cmp	r6, r4
 800a3c6:	d109      	bne.n	800a3dc <__libc_init_array+0x24>
 800a3c8:	4d0b      	ldr	r5, [pc, #44]	; (800a3f8 <__libc_init_array+0x40>)
 800a3ca:	4c0c      	ldr	r4, [pc, #48]	; (800a3fc <__libc_init_array+0x44>)
 800a3cc:	f003 f8a2 	bl	800d514 <_init>
 800a3d0:	1b64      	subs	r4, r4, r5
 800a3d2:	10a4      	asrs	r4, r4, #2
 800a3d4:	2600      	movs	r6, #0
 800a3d6:	42a6      	cmp	r6, r4
 800a3d8:	d105      	bne.n	800a3e6 <__libc_init_array+0x2e>
 800a3da:	bd70      	pop	{r4, r5, r6, pc}
 800a3dc:	f855 3b04 	ldr.w	r3, [r5], #4
 800a3e0:	4798      	blx	r3
 800a3e2:	3601      	adds	r6, #1
 800a3e4:	e7ee      	b.n	800a3c4 <__libc_init_array+0xc>
 800a3e6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a3ea:	4798      	blx	r3
 800a3ec:	3601      	adds	r6, #1
 800a3ee:	e7f2      	b.n	800a3d6 <__libc_init_array+0x1e>
 800a3f0:	0800db90 	.word	0x0800db90
 800a3f4:	0800db90 	.word	0x0800db90
 800a3f8:	0800db90 	.word	0x0800db90
 800a3fc:	0800db94 	.word	0x0800db94

0800a400 <__retarget_lock_acquire_recursive>:
 800a400:	4770      	bx	lr

0800a402 <__retarget_lock_release_recursive>:
 800a402:	4770      	bx	lr

0800a404 <quorem>:
 800a404:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a408:	6903      	ldr	r3, [r0, #16]
 800a40a:	690c      	ldr	r4, [r1, #16]
 800a40c:	42a3      	cmp	r3, r4
 800a40e:	4607      	mov	r7, r0
 800a410:	db7e      	blt.n	800a510 <quorem+0x10c>
 800a412:	3c01      	subs	r4, #1
 800a414:	f101 0814 	add.w	r8, r1, #20
 800a418:	f100 0514 	add.w	r5, r0, #20
 800a41c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a420:	9301      	str	r3, [sp, #4]
 800a422:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a426:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a42a:	3301      	adds	r3, #1
 800a42c:	429a      	cmp	r2, r3
 800a42e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a432:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a436:	fbb2 f6f3 	udiv	r6, r2, r3
 800a43a:	d331      	bcc.n	800a4a0 <quorem+0x9c>
 800a43c:	f04f 0e00 	mov.w	lr, #0
 800a440:	4640      	mov	r0, r8
 800a442:	46ac      	mov	ip, r5
 800a444:	46f2      	mov	sl, lr
 800a446:	f850 2b04 	ldr.w	r2, [r0], #4
 800a44a:	b293      	uxth	r3, r2
 800a44c:	fb06 e303 	mla	r3, r6, r3, lr
 800a450:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a454:	0c1a      	lsrs	r2, r3, #16
 800a456:	b29b      	uxth	r3, r3
 800a458:	ebaa 0303 	sub.w	r3, sl, r3
 800a45c:	f8dc a000 	ldr.w	sl, [ip]
 800a460:	fa13 f38a 	uxtah	r3, r3, sl
 800a464:	fb06 220e 	mla	r2, r6, lr, r2
 800a468:	9300      	str	r3, [sp, #0]
 800a46a:	9b00      	ldr	r3, [sp, #0]
 800a46c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a470:	b292      	uxth	r2, r2
 800a472:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a476:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a47a:	f8bd 3000 	ldrh.w	r3, [sp]
 800a47e:	4581      	cmp	r9, r0
 800a480:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a484:	f84c 3b04 	str.w	r3, [ip], #4
 800a488:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a48c:	d2db      	bcs.n	800a446 <quorem+0x42>
 800a48e:	f855 300b 	ldr.w	r3, [r5, fp]
 800a492:	b92b      	cbnz	r3, 800a4a0 <quorem+0x9c>
 800a494:	9b01      	ldr	r3, [sp, #4]
 800a496:	3b04      	subs	r3, #4
 800a498:	429d      	cmp	r5, r3
 800a49a:	461a      	mov	r2, r3
 800a49c:	d32c      	bcc.n	800a4f8 <quorem+0xf4>
 800a49e:	613c      	str	r4, [r7, #16]
 800a4a0:	4638      	mov	r0, r7
 800a4a2:	f001 f9a7 	bl	800b7f4 <__mcmp>
 800a4a6:	2800      	cmp	r0, #0
 800a4a8:	db22      	blt.n	800a4f0 <quorem+0xec>
 800a4aa:	3601      	adds	r6, #1
 800a4ac:	4629      	mov	r1, r5
 800a4ae:	2000      	movs	r0, #0
 800a4b0:	f858 2b04 	ldr.w	r2, [r8], #4
 800a4b4:	f8d1 c000 	ldr.w	ip, [r1]
 800a4b8:	b293      	uxth	r3, r2
 800a4ba:	1ac3      	subs	r3, r0, r3
 800a4bc:	0c12      	lsrs	r2, r2, #16
 800a4be:	fa13 f38c 	uxtah	r3, r3, ip
 800a4c2:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800a4c6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a4ca:	b29b      	uxth	r3, r3
 800a4cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a4d0:	45c1      	cmp	r9, r8
 800a4d2:	f841 3b04 	str.w	r3, [r1], #4
 800a4d6:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a4da:	d2e9      	bcs.n	800a4b0 <quorem+0xac>
 800a4dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a4e0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a4e4:	b922      	cbnz	r2, 800a4f0 <quorem+0xec>
 800a4e6:	3b04      	subs	r3, #4
 800a4e8:	429d      	cmp	r5, r3
 800a4ea:	461a      	mov	r2, r3
 800a4ec:	d30a      	bcc.n	800a504 <quorem+0x100>
 800a4ee:	613c      	str	r4, [r7, #16]
 800a4f0:	4630      	mov	r0, r6
 800a4f2:	b003      	add	sp, #12
 800a4f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4f8:	6812      	ldr	r2, [r2, #0]
 800a4fa:	3b04      	subs	r3, #4
 800a4fc:	2a00      	cmp	r2, #0
 800a4fe:	d1ce      	bne.n	800a49e <quorem+0x9a>
 800a500:	3c01      	subs	r4, #1
 800a502:	e7c9      	b.n	800a498 <quorem+0x94>
 800a504:	6812      	ldr	r2, [r2, #0]
 800a506:	3b04      	subs	r3, #4
 800a508:	2a00      	cmp	r2, #0
 800a50a:	d1f0      	bne.n	800a4ee <quorem+0xea>
 800a50c:	3c01      	subs	r4, #1
 800a50e:	e7eb      	b.n	800a4e8 <quorem+0xe4>
 800a510:	2000      	movs	r0, #0
 800a512:	e7ee      	b.n	800a4f2 <quorem+0xee>
 800a514:	0000      	movs	r0, r0
	...

0800a518 <_dtoa_r>:
 800a518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a51c:	ed2d 8b04 	vpush	{d8-d9}
 800a520:	69c5      	ldr	r5, [r0, #28]
 800a522:	b093      	sub	sp, #76	; 0x4c
 800a524:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a528:	ec57 6b10 	vmov	r6, r7, d0
 800a52c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a530:	9107      	str	r1, [sp, #28]
 800a532:	4604      	mov	r4, r0
 800a534:	920a      	str	r2, [sp, #40]	; 0x28
 800a536:	930d      	str	r3, [sp, #52]	; 0x34
 800a538:	b975      	cbnz	r5, 800a558 <_dtoa_r+0x40>
 800a53a:	2010      	movs	r0, #16
 800a53c:	f000 fe2a 	bl	800b194 <malloc>
 800a540:	4602      	mov	r2, r0
 800a542:	61e0      	str	r0, [r4, #28]
 800a544:	b920      	cbnz	r0, 800a550 <_dtoa_r+0x38>
 800a546:	4bae      	ldr	r3, [pc, #696]	; (800a800 <_dtoa_r+0x2e8>)
 800a548:	21ef      	movs	r1, #239	; 0xef
 800a54a:	48ae      	ldr	r0, [pc, #696]	; (800a804 <_dtoa_r+0x2ec>)
 800a54c:	f001 fe58 	bl	800c200 <__assert_func>
 800a550:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a554:	6005      	str	r5, [r0, #0]
 800a556:	60c5      	str	r5, [r0, #12]
 800a558:	69e3      	ldr	r3, [r4, #28]
 800a55a:	6819      	ldr	r1, [r3, #0]
 800a55c:	b151      	cbz	r1, 800a574 <_dtoa_r+0x5c>
 800a55e:	685a      	ldr	r2, [r3, #4]
 800a560:	604a      	str	r2, [r1, #4]
 800a562:	2301      	movs	r3, #1
 800a564:	4093      	lsls	r3, r2
 800a566:	608b      	str	r3, [r1, #8]
 800a568:	4620      	mov	r0, r4
 800a56a:	f000 ff07 	bl	800b37c <_Bfree>
 800a56e:	69e3      	ldr	r3, [r4, #28]
 800a570:	2200      	movs	r2, #0
 800a572:	601a      	str	r2, [r3, #0]
 800a574:	1e3b      	subs	r3, r7, #0
 800a576:	bfbb      	ittet	lt
 800a578:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a57c:	9303      	strlt	r3, [sp, #12]
 800a57e:	2300      	movge	r3, #0
 800a580:	2201      	movlt	r2, #1
 800a582:	bfac      	ite	ge
 800a584:	f8c8 3000 	strge.w	r3, [r8]
 800a588:	f8c8 2000 	strlt.w	r2, [r8]
 800a58c:	4b9e      	ldr	r3, [pc, #632]	; (800a808 <_dtoa_r+0x2f0>)
 800a58e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a592:	ea33 0308 	bics.w	r3, r3, r8
 800a596:	d11b      	bne.n	800a5d0 <_dtoa_r+0xb8>
 800a598:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a59a:	f242 730f 	movw	r3, #9999	; 0x270f
 800a59e:	6013      	str	r3, [r2, #0]
 800a5a0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a5a4:	4333      	orrs	r3, r6
 800a5a6:	f000 8593 	beq.w	800b0d0 <_dtoa_r+0xbb8>
 800a5aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a5ac:	b963      	cbnz	r3, 800a5c8 <_dtoa_r+0xb0>
 800a5ae:	4b97      	ldr	r3, [pc, #604]	; (800a80c <_dtoa_r+0x2f4>)
 800a5b0:	e027      	b.n	800a602 <_dtoa_r+0xea>
 800a5b2:	4b97      	ldr	r3, [pc, #604]	; (800a810 <_dtoa_r+0x2f8>)
 800a5b4:	9300      	str	r3, [sp, #0]
 800a5b6:	3308      	adds	r3, #8
 800a5b8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a5ba:	6013      	str	r3, [r2, #0]
 800a5bc:	9800      	ldr	r0, [sp, #0]
 800a5be:	b013      	add	sp, #76	; 0x4c
 800a5c0:	ecbd 8b04 	vpop	{d8-d9}
 800a5c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5c8:	4b90      	ldr	r3, [pc, #576]	; (800a80c <_dtoa_r+0x2f4>)
 800a5ca:	9300      	str	r3, [sp, #0]
 800a5cc:	3303      	adds	r3, #3
 800a5ce:	e7f3      	b.n	800a5b8 <_dtoa_r+0xa0>
 800a5d0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a5d4:	2200      	movs	r2, #0
 800a5d6:	ec51 0b17 	vmov	r0, r1, d7
 800a5da:	eeb0 8a47 	vmov.f32	s16, s14
 800a5de:	eef0 8a67 	vmov.f32	s17, s15
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	f7f6 fa98 	bl	8000b18 <__aeabi_dcmpeq>
 800a5e8:	4681      	mov	r9, r0
 800a5ea:	b160      	cbz	r0, 800a606 <_dtoa_r+0xee>
 800a5ec:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a5ee:	2301      	movs	r3, #1
 800a5f0:	6013      	str	r3, [r2, #0]
 800a5f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	f000 8568 	beq.w	800b0ca <_dtoa_r+0xbb2>
 800a5fa:	4b86      	ldr	r3, [pc, #536]	; (800a814 <_dtoa_r+0x2fc>)
 800a5fc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a5fe:	6013      	str	r3, [r2, #0]
 800a600:	3b01      	subs	r3, #1
 800a602:	9300      	str	r3, [sp, #0]
 800a604:	e7da      	b.n	800a5bc <_dtoa_r+0xa4>
 800a606:	aa10      	add	r2, sp, #64	; 0x40
 800a608:	a911      	add	r1, sp, #68	; 0x44
 800a60a:	4620      	mov	r0, r4
 800a60c:	eeb0 0a48 	vmov.f32	s0, s16
 800a610:	eef0 0a68 	vmov.f32	s1, s17
 800a614:	f001 f994 	bl	800b940 <__d2b>
 800a618:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a61c:	4682      	mov	sl, r0
 800a61e:	2d00      	cmp	r5, #0
 800a620:	d07f      	beq.n	800a722 <_dtoa_r+0x20a>
 800a622:	ee18 3a90 	vmov	r3, s17
 800a626:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a62a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800a62e:	ec51 0b18 	vmov	r0, r1, d8
 800a632:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a636:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a63a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800a63e:	4619      	mov	r1, r3
 800a640:	2200      	movs	r2, #0
 800a642:	4b75      	ldr	r3, [pc, #468]	; (800a818 <_dtoa_r+0x300>)
 800a644:	f7f5 fe48 	bl	80002d8 <__aeabi_dsub>
 800a648:	a367      	add	r3, pc, #412	; (adr r3, 800a7e8 <_dtoa_r+0x2d0>)
 800a64a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a64e:	f7f5 fffb 	bl	8000648 <__aeabi_dmul>
 800a652:	a367      	add	r3, pc, #412	; (adr r3, 800a7f0 <_dtoa_r+0x2d8>)
 800a654:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a658:	f7f5 fe40 	bl	80002dc <__adddf3>
 800a65c:	4606      	mov	r6, r0
 800a65e:	4628      	mov	r0, r5
 800a660:	460f      	mov	r7, r1
 800a662:	f7f5 ff87 	bl	8000574 <__aeabi_i2d>
 800a666:	a364      	add	r3, pc, #400	; (adr r3, 800a7f8 <_dtoa_r+0x2e0>)
 800a668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a66c:	f7f5 ffec 	bl	8000648 <__aeabi_dmul>
 800a670:	4602      	mov	r2, r0
 800a672:	460b      	mov	r3, r1
 800a674:	4630      	mov	r0, r6
 800a676:	4639      	mov	r1, r7
 800a678:	f7f5 fe30 	bl	80002dc <__adddf3>
 800a67c:	4606      	mov	r6, r0
 800a67e:	460f      	mov	r7, r1
 800a680:	f7f6 fa92 	bl	8000ba8 <__aeabi_d2iz>
 800a684:	2200      	movs	r2, #0
 800a686:	4683      	mov	fp, r0
 800a688:	2300      	movs	r3, #0
 800a68a:	4630      	mov	r0, r6
 800a68c:	4639      	mov	r1, r7
 800a68e:	f7f6 fa4d 	bl	8000b2c <__aeabi_dcmplt>
 800a692:	b148      	cbz	r0, 800a6a8 <_dtoa_r+0x190>
 800a694:	4658      	mov	r0, fp
 800a696:	f7f5 ff6d 	bl	8000574 <__aeabi_i2d>
 800a69a:	4632      	mov	r2, r6
 800a69c:	463b      	mov	r3, r7
 800a69e:	f7f6 fa3b 	bl	8000b18 <__aeabi_dcmpeq>
 800a6a2:	b908      	cbnz	r0, 800a6a8 <_dtoa_r+0x190>
 800a6a4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a6a8:	f1bb 0f16 	cmp.w	fp, #22
 800a6ac:	d857      	bhi.n	800a75e <_dtoa_r+0x246>
 800a6ae:	4b5b      	ldr	r3, [pc, #364]	; (800a81c <_dtoa_r+0x304>)
 800a6b0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a6b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6b8:	ec51 0b18 	vmov	r0, r1, d8
 800a6bc:	f7f6 fa36 	bl	8000b2c <__aeabi_dcmplt>
 800a6c0:	2800      	cmp	r0, #0
 800a6c2:	d04e      	beq.n	800a762 <_dtoa_r+0x24a>
 800a6c4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a6c8:	2300      	movs	r3, #0
 800a6ca:	930c      	str	r3, [sp, #48]	; 0x30
 800a6cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a6ce:	1b5b      	subs	r3, r3, r5
 800a6d0:	1e5a      	subs	r2, r3, #1
 800a6d2:	bf45      	ittet	mi
 800a6d4:	f1c3 0301 	rsbmi	r3, r3, #1
 800a6d8:	9305      	strmi	r3, [sp, #20]
 800a6da:	2300      	movpl	r3, #0
 800a6dc:	2300      	movmi	r3, #0
 800a6de:	9206      	str	r2, [sp, #24]
 800a6e0:	bf54      	ite	pl
 800a6e2:	9305      	strpl	r3, [sp, #20]
 800a6e4:	9306      	strmi	r3, [sp, #24]
 800a6e6:	f1bb 0f00 	cmp.w	fp, #0
 800a6ea:	db3c      	blt.n	800a766 <_dtoa_r+0x24e>
 800a6ec:	9b06      	ldr	r3, [sp, #24]
 800a6ee:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800a6f2:	445b      	add	r3, fp
 800a6f4:	9306      	str	r3, [sp, #24]
 800a6f6:	2300      	movs	r3, #0
 800a6f8:	9308      	str	r3, [sp, #32]
 800a6fa:	9b07      	ldr	r3, [sp, #28]
 800a6fc:	2b09      	cmp	r3, #9
 800a6fe:	d868      	bhi.n	800a7d2 <_dtoa_r+0x2ba>
 800a700:	2b05      	cmp	r3, #5
 800a702:	bfc4      	itt	gt
 800a704:	3b04      	subgt	r3, #4
 800a706:	9307      	strgt	r3, [sp, #28]
 800a708:	9b07      	ldr	r3, [sp, #28]
 800a70a:	f1a3 0302 	sub.w	r3, r3, #2
 800a70e:	bfcc      	ite	gt
 800a710:	2500      	movgt	r5, #0
 800a712:	2501      	movle	r5, #1
 800a714:	2b03      	cmp	r3, #3
 800a716:	f200 8085 	bhi.w	800a824 <_dtoa_r+0x30c>
 800a71a:	e8df f003 	tbb	[pc, r3]
 800a71e:	3b2e      	.short	0x3b2e
 800a720:	5839      	.short	0x5839
 800a722:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a726:	441d      	add	r5, r3
 800a728:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a72c:	2b20      	cmp	r3, #32
 800a72e:	bfc1      	itttt	gt
 800a730:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a734:	fa08 f803 	lslgt.w	r8, r8, r3
 800a738:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800a73c:	fa26 f303 	lsrgt.w	r3, r6, r3
 800a740:	bfd6      	itet	le
 800a742:	f1c3 0320 	rsble	r3, r3, #32
 800a746:	ea48 0003 	orrgt.w	r0, r8, r3
 800a74a:	fa06 f003 	lslle.w	r0, r6, r3
 800a74e:	f7f5 ff01 	bl	8000554 <__aeabi_ui2d>
 800a752:	2201      	movs	r2, #1
 800a754:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800a758:	3d01      	subs	r5, #1
 800a75a:	920e      	str	r2, [sp, #56]	; 0x38
 800a75c:	e76f      	b.n	800a63e <_dtoa_r+0x126>
 800a75e:	2301      	movs	r3, #1
 800a760:	e7b3      	b.n	800a6ca <_dtoa_r+0x1b2>
 800a762:	900c      	str	r0, [sp, #48]	; 0x30
 800a764:	e7b2      	b.n	800a6cc <_dtoa_r+0x1b4>
 800a766:	9b05      	ldr	r3, [sp, #20]
 800a768:	eba3 030b 	sub.w	r3, r3, fp
 800a76c:	9305      	str	r3, [sp, #20]
 800a76e:	f1cb 0300 	rsb	r3, fp, #0
 800a772:	9308      	str	r3, [sp, #32]
 800a774:	2300      	movs	r3, #0
 800a776:	930b      	str	r3, [sp, #44]	; 0x2c
 800a778:	e7bf      	b.n	800a6fa <_dtoa_r+0x1e2>
 800a77a:	2300      	movs	r3, #0
 800a77c:	9309      	str	r3, [sp, #36]	; 0x24
 800a77e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a780:	2b00      	cmp	r3, #0
 800a782:	dc52      	bgt.n	800a82a <_dtoa_r+0x312>
 800a784:	2301      	movs	r3, #1
 800a786:	9301      	str	r3, [sp, #4]
 800a788:	9304      	str	r3, [sp, #16]
 800a78a:	461a      	mov	r2, r3
 800a78c:	920a      	str	r2, [sp, #40]	; 0x28
 800a78e:	e00b      	b.n	800a7a8 <_dtoa_r+0x290>
 800a790:	2301      	movs	r3, #1
 800a792:	e7f3      	b.n	800a77c <_dtoa_r+0x264>
 800a794:	2300      	movs	r3, #0
 800a796:	9309      	str	r3, [sp, #36]	; 0x24
 800a798:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a79a:	445b      	add	r3, fp
 800a79c:	9301      	str	r3, [sp, #4]
 800a79e:	3301      	adds	r3, #1
 800a7a0:	2b01      	cmp	r3, #1
 800a7a2:	9304      	str	r3, [sp, #16]
 800a7a4:	bfb8      	it	lt
 800a7a6:	2301      	movlt	r3, #1
 800a7a8:	69e0      	ldr	r0, [r4, #28]
 800a7aa:	2100      	movs	r1, #0
 800a7ac:	2204      	movs	r2, #4
 800a7ae:	f102 0614 	add.w	r6, r2, #20
 800a7b2:	429e      	cmp	r6, r3
 800a7b4:	d93d      	bls.n	800a832 <_dtoa_r+0x31a>
 800a7b6:	6041      	str	r1, [r0, #4]
 800a7b8:	4620      	mov	r0, r4
 800a7ba:	f000 fd9f 	bl	800b2fc <_Balloc>
 800a7be:	9000      	str	r0, [sp, #0]
 800a7c0:	2800      	cmp	r0, #0
 800a7c2:	d139      	bne.n	800a838 <_dtoa_r+0x320>
 800a7c4:	4b16      	ldr	r3, [pc, #88]	; (800a820 <_dtoa_r+0x308>)
 800a7c6:	4602      	mov	r2, r0
 800a7c8:	f240 11af 	movw	r1, #431	; 0x1af
 800a7cc:	e6bd      	b.n	800a54a <_dtoa_r+0x32>
 800a7ce:	2301      	movs	r3, #1
 800a7d0:	e7e1      	b.n	800a796 <_dtoa_r+0x27e>
 800a7d2:	2501      	movs	r5, #1
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	9307      	str	r3, [sp, #28]
 800a7d8:	9509      	str	r5, [sp, #36]	; 0x24
 800a7da:	f04f 33ff 	mov.w	r3, #4294967295
 800a7de:	9301      	str	r3, [sp, #4]
 800a7e0:	9304      	str	r3, [sp, #16]
 800a7e2:	2200      	movs	r2, #0
 800a7e4:	2312      	movs	r3, #18
 800a7e6:	e7d1      	b.n	800a78c <_dtoa_r+0x274>
 800a7e8:	636f4361 	.word	0x636f4361
 800a7ec:	3fd287a7 	.word	0x3fd287a7
 800a7f0:	8b60c8b3 	.word	0x8b60c8b3
 800a7f4:	3fc68a28 	.word	0x3fc68a28
 800a7f8:	509f79fb 	.word	0x509f79fb
 800a7fc:	3fd34413 	.word	0x3fd34413
 800a800:	0800d679 	.word	0x0800d679
 800a804:	0800d690 	.word	0x0800d690
 800a808:	7ff00000 	.word	0x7ff00000
 800a80c:	0800d675 	.word	0x0800d675
 800a810:	0800d66c 	.word	0x0800d66c
 800a814:	0800d649 	.word	0x0800d649
 800a818:	3ff80000 	.word	0x3ff80000
 800a81c:	0800d780 	.word	0x0800d780
 800a820:	0800d6e8 	.word	0x0800d6e8
 800a824:	2301      	movs	r3, #1
 800a826:	9309      	str	r3, [sp, #36]	; 0x24
 800a828:	e7d7      	b.n	800a7da <_dtoa_r+0x2c2>
 800a82a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a82c:	9301      	str	r3, [sp, #4]
 800a82e:	9304      	str	r3, [sp, #16]
 800a830:	e7ba      	b.n	800a7a8 <_dtoa_r+0x290>
 800a832:	3101      	adds	r1, #1
 800a834:	0052      	lsls	r2, r2, #1
 800a836:	e7ba      	b.n	800a7ae <_dtoa_r+0x296>
 800a838:	69e3      	ldr	r3, [r4, #28]
 800a83a:	9a00      	ldr	r2, [sp, #0]
 800a83c:	601a      	str	r2, [r3, #0]
 800a83e:	9b04      	ldr	r3, [sp, #16]
 800a840:	2b0e      	cmp	r3, #14
 800a842:	f200 80a8 	bhi.w	800a996 <_dtoa_r+0x47e>
 800a846:	2d00      	cmp	r5, #0
 800a848:	f000 80a5 	beq.w	800a996 <_dtoa_r+0x47e>
 800a84c:	f1bb 0f00 	cmp.w	fp, #0
 800a850:	dd38      	ble.n	800a8c4 <_dtoa_r+0x3ac>
 800a852:	4bc0      	ldr	r3, [pc, #768]	; (800ab54 <_dtoa_r+0x63c>)
 800a854:	f00b 020f 	and.w	r2, fp, #15
 800a858:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a85c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a860:	e9d3 6700 	ldrd	r6, r7, [r3]
 800a864:	ea4f 182b 	mov.w	r8, fp, asr #4
 800a868:	d019      	beq.n	800a89e <_dtoa_r+0x386>
 800a86a:	4bbb      	ldr	r3, [pc, #748]	; (800ab58 <_dtoa_r+0x640>)
 800a86c:	ec51 0b18 	vmov	r0, r1, d8
 800a870:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a874:	f7f6 f812 	bl	800089c <__aeabi_ddiv>
 800a878:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a87c:	f008 080f 	and.w	r8, r8, #15
 800a880:	2503      	movs	r5, #3
 800a882:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800ab58 <_dtoa_r+0x640>
 800a886:	f1b8 0f00 	cmp.w	r8, #0
 800a88a:	d10a      	bne.n	800a8a2 <_dtoa_r+0x38a>
 800a88c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a890:	4632      	mov	r2, r6
 800a892:	463b      	mov	r3, r7
 800a894:	f7f6 f802 	bl	800089c <__aeabi_ddiv>
 800a898:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a89c:	e02b      	b.n	800a8f6 <_dtoa_r+0x3de>
 800a89e:	2502      	movs	r5, #2
 800a8a0:	e7ef      	b.n	800a882 <_dtoa_r+0x36a>
 800a8a2:	f018 0f01 	tst.w	r8, #1
 800a8a6:	d008      	beq.n	800a8ba <_dtoa_r+0x3a2>
 800a8a8:	4630      	mov	r0, r6
 800a8aa:	4639      	mov	r1, r7
 800a8ac:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a8b0:	f7f5 feca 	bl	8000648 <__aeabi_dmul>
 800a8b4:	3501      	adds	r5, #1
 800a8b6:	4606      	mov	r6, r0
 800a8b8:	460f      	mov	r7, r1
 800a8ba:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a8be:	f109 0908 	add.w	r9, r9, #8
 800a8c2:	e7e0      	b.n	800a886 <_dtoa_r+0x36e>
 800a8c4:	f000 809f 	beq.w	800aa06 <_dtoa_r+0x4ee>
 800a8c8:	f1cb 0600 	rsb	r6, fp, #0
 800a8cc:	4ba1      	ldr	r3, [pc, #644]	; (800ab54 <_dtoa_r+0x63c>)
 800a8ce:	4fa2      	ldr	r7, [pc, #648]	; (800ab58 <_dtoa_r+0x640>)
 800a8d0:	f006 020f 	and.w	r2, r6, #15
 800a8d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a8d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8dc:	ec51 0b18 	vmov	r0, r1, d8
 800a8e0:	f7f5 feb2 	bl	8000648 <__aeabi_dmul>
 800a8e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a8e8:	1136      	asrs	r6, r6, #4
 800a8ea:	2300      	movs	r3, #0
 800a8ec:	2502      	movs	r5, #2
 800a8ee:	2e00      	cmp	r6, #0
 800a8f0:	d17e      	bne.n	800a9f0 <_dtoa_r+0x4d8>
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d1d0      	bne.n	800a898 <_dtoa_r+0x380>
 800a8f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a8f8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	f000 8084 	beq.w	800aa0a <_dtoa_r+0x4f2>
 800a902:	4b96      	ldr	r3, [pc, #600]	; (800ab5c <_dtoa_r+0x644>)
 800a904:	2200      	movs	r2, #0
 800a906:	4640      	mov	r0, r8
 800a908:	4649      	mov	r1, r9
 800a90a:	f7f6 f90f 	bl	8000b2c <__aeabi_dcmplt>
 800a90e:	2800      	cmp	r0, #0
 800a910:	d07b      	beq.n	800aa0a <_dtoa_r+0x4f2>
 800a912:	9b04      	ldr	r3, [sp, #16]
 800a914:	2b00      	cmp	r3, #0
 800a916:	d078      	beq.n	800aa0a <_dtoa_r+0x4f2>
 800a918:	9b01      	ldr	r3, [sp, #4]
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	dd39      	ble.n	800a992 <_dtoa_r+0x47a>
 800a91e:	4b90      	ldr	r3, [pc, #576]	; (800ab60 <_dtoa_r+0x648>)
 800a920:	2200      	movs	r2, #0
 800a922:	4640      	mov	r0, r8
 800a924:	4649      	mov	r1, r9
 800a926:	f7f5 fe8f 	bl	8000648 <__aeabi_dmul>
 800a92a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a92e:	9e01      	ldr	r6, [sp, #4]
 800a930:	f10b 37ff 	add.w	r7, fp, #4294967295
 800a934:	3501      	adds	r5, #1
 800a936:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a93a:	4628      	mov	r0, r5
 800a93c:	f7f5 fe1a 	bl	8000574 <__aeabi_i2d>
 800a940:	4642      	mov	r2, r8
 800a942:	464b      	mov	r3, r9
 800a944:	f7f5 fe80 	bl	8000648 <__aeabi_dmul>
 800a948:	4b86      	ldr	r3, [pc, #536]	; (800ab64 <_dtoa_r+0x64c>)
 800a94a:	2200      	movs	r2, #0
 800a94c:	f7f5 fcc6 	bl	80002dc <__adddf3>
 800a950:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800a954:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a958:	9303      	str	r3, [sp, #12]
 800a95a:	2e00      	cmp	r6, #0
 800a95c:	d158      	bne.n	800aa10 <_dtoa_r+0x4f8>
 800a95e:	4b82      	ldr	r3, [pc, #520]	; (800ab68 <_dtoa_r+0x650>)
 800a960:	2200      	movs	r2, #0
 800a962:	4640      	mov	r0, r8
 800a964:	4649      	mov	r1, r9
 800a966:	f7f5 fcb7 	bl	80002d8 <__aeabi_dsub>
 800a96a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a96e:	4680      	mov	r8, r0
 800a970:	4689      	mov	r9, r1
 800a972:	f7f6 f8f9 	bl	8000b68 <__aeabi_dcmpgt>
 800a976:	2800      	cmp	r0, #0
 800a978:	f040 8296 	bne.w	800aea8 <_dtoa_r+0x990>
 800a97c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800a980:	4640      	mov	r0, r8
 800a982:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a986:	4649      	mov	r1, r9
 800a988:	f7f6 f8d0 	bl	8000b2c <__aeabi_dcmplt>
 800a98c:	2800      	cmp	r0, #0
 800a98e:	f040 8289 	bne.w	800aea4 <_dtoa_r+0x98c>
 800a992:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a996:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a998:	2b00      	cmp	r3, #0
 800a99a:	f2c0 814e 	blt.w	800ac3a <_dtoa_r+0x722>
 800a99e:	f1bb 0f0e 	cmp.w	fp, #14
 800a9a2:	f300 814a 	bgt.w	800ac3a <_dtoa_r+0x722>
 800a9a6:	4b6b      	ldr	r3, [pc, #428]	; (800ab54 <_dtoa_r+0x63c>)
 800a9a8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a9ac:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a9b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	f280 80dc 	bge.w	800ab70 <_dtoa_r+0x658>
 800a9b8:	9b04      	ldr	r3, [sp, #16]
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	f300 80d8 	bgt.w	800ab70 <_dtoa_r+0x658>
 800a9c0:	f040 826f 	bne.w	800aea2 <_dtoa_r+0x98a>
 800a9c4:	4b68      	ldr	r3, [pc, #416]	; (800ab68 <_dtoa_r+0x650>)
 800a9c6:	2200      	movs	r2, #0
 800a9c8:	4640      	mov	r0, r8
 800a9ca:	4649      	mov	r1, r9
 800a9cc:	f7f5 fe3c 	bl	8000648 <__aeabi_dmul>
 800a9d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a9d4:	f7f6 f8be 	bl	8000b54 <__aeabi_dcmpge>
 800a9d8:	9e04      	ldr	r6, [sp, #16]
 800a9da:	4637      	mov	r7, r6
 800a9dc:	2800      	cmp	r0, #0
 800a9de:	f040 8245 	bne.w	800ae6c <_dtoa_r+0x954>
 800a9e2:	9d00      	ldr	r5, [sp, #0]
 800a9e4:	2331      	movs	r3, #49	; 0x31
 800a9e6:	f805 3b01 	strb.w	r3, [r5], #1
 800a9ea:	f10b 0b01 	add.w	fp, fp, #1
 800a9ee:	e241      	b.n	800ae74 <_dtoa_r+0x95c>
 800a9f0:	07f2      	lsls	r2, r6, #31
 800a9f2:	d505      	bpl.n	800aa00 <_dtoa_r+0x4e8>
 800a9f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a9f8:	f7f5 fe26 	bl	8000648 <__aeabi_dmul>
 800a9fc:	3501      	adds	r5, #1
 800a9fe:	2301      	movs	r3, #1
 800aa00:	1076      	asrs	r6, r6, #1
 800aa02:	3708      	adds	r7, #8
 800aa04:	e773      	b.n	800a8ee <_dtoa_r+0x3d6>
 800aa06:	2502      	movs	r5, #2
 800aa08:	e775      	b.n	800a8f6 <_dtoa_r+0x3de>
 800aa0a:	9e04      	ldr	r6, [sp, #16]
 800aa0c:	465f      	mov	r7, fp
 800aa0e:	e792      	b.n	800a936 <_dtoa_r+0x41e>
 800aa10:	9900      	ldr	r1, [sp, #0]
 800aa12:	4b50      	ldr	r3, [pc, #320]	; (800ab54 <_dtoa_r+0x63c>)
 800aa14:	ed9d 7b02 	vldr	d7, [sp, #8]
 800aa18:	4431      	add	r1, r6
 800aa1a:	9102      	str	r1, [sp, #8]
 800aa1c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800aa1e:	eeb0 9a47 	vmov.f32	s18, s14
 800aa22:	eef0 9a67 	vmov.f32	s19, s15
 800aa26:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800aa2a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800aa2e:	2900      	cmp	r1, #0
 800aa30:	d044      	beq.n	800aabc <_dtoa_r+0x5a4>
 800aa32:	494e      	ldr	r1, [pc, #312]	; (800ab6c <_dtoa_r+0x654>)
 800aa34:	2000      	movs	r0, #0
 800aa36:	f7f5 ff31 	bl	800089c <__aeabi_ddiv>
 800aa3a:	ec53 2b19 	vmov	r2, r3, d9
 800aa3e:	f7f5 fc4b 	bl	80002d8 <__aeabi_dsub>
 800aa42:	9d00      	ldr	r5, [sp, #0]
 800aa44:	ec41 0b19 	vmov	d9, r0, r1
 800aa48:	4649      	mov	r1, r9
 800aa4a:	4640      	mov	r0, r8
 800aa4c:	f7f6 f8ac 	bl	8000ba8 <__aeabi_d2iz>
 800aa50:	4606      	mov	r6, r0
 800aa52:	f7f5 fd8f 	bl	8000574 <__aeabi_i2d>
 800aa56:	4602      	mov	r2, r0
 800aa58:	460b      	mov	r3, r1
 800aa5a:	4640      	mov	r0, r8
 800aa5c:	4649      	mov	r1, r9
 800aa5e:	f7f5 fc3b 	bl	80002d8 <__aeabi_dsub>
 800aa62:	3630      	adds	r6, #48	; 0x30
 800aa64:	f805 6b01 	strb.w	r6, [r5], #1
 800aa68:	ec53 2b19 	vmov	r2, r3, d9
 800aa6c:	4680      	mov	r8, r0
 800aa6e:	4689      	mov	r9, r1
 800aa70:	f7f6 f85c 	bl	8000b2c <__aeabi_dcmplt>
 800aa74:	2800      	cmp	r0, #0
 800aa76:	d164      	bne.n	800ab42 <_dtoa_r+0x62a>
 800aa78:	4642      	mov	r2, r8
 800aa7a:	464b      	mov	r3, r9
 800aa7c:	4937      	ldr	r1, [pc, #220]	; (800ab5c <_dtoa_r+0x644>)
 800aa7e:	2000      	movs	r0, #0
 800aa80:	f7f5 fc2a 	bl	80002d8 <__aeabi_dsub>
 800aa84:	ec53 2b19 	vmov	r2, r3, d9
 800aa88:	f7f6 f850 	bl	8000b2c <__aeabi_dcmplt>
 800aa8c:	2800      	cmp	r0, #0
 800aa8e:	f040 80b6 	bne.w	800abfe <_dtoa_r+0x6e6>
 800aa92:	9b02      	ldr	r3, [sp, #8]
 800aa94:	429d      	cmp	r5, r3
 800aa96:	f43f af7c 	beq.w	800a992 <_dtoa_r+0x47a>
 800aa9a:	4b31      	ldr	r3, [pc, #196]	; (800ab60 <_dtoa_r+0x648>)
 800aa9c:	ec51 0b19 	vmov	r0, r1, d9
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	f7f5 fdd1 	bl	8000648 <__aeabi_dmul>
 800aaa6:	4b2e      	ldr	r3, [pc, #184]	; (800ab60 <_dtoa_r+0x648>)
 800aaa8:	ec41 0b19 	vmov	d9, r0, r1
 800aaac:	2200      	movs	r2, #0
 800aaae:	4640      	mov	r0, r8
 800aab0:	4649      	mov	r1, r9
 800aab2:	f7f5 fdc9 	bl	8000648 <__aeabi_dmul>
 800aab6:	4680      	mov	r8, r0
 800aab8:	4689      	mov	r9, r1
 800aaba:	e7c5      	b.n	800aa48 <_dtoa_r+0x530>
 800aabc:	ec51 0b17 	vmov	r0, r1, d7
 800aac0:	f7f5 fdc2 	bl	8000648 <__aeabi_dmul>
 800aac4:	9b02      	ldr	r3, [sp, #8]
 800aac6:	9d00      	ldr	r5, [sp, #0]
 800aac8:	930f      	str	r3, [sp, #60]	; 0x3c
 800aaca:	ec41 0b19 	vmov	d9, r0, r1
 800aace:	4649      	mov	r1, r9
 800aad0:	4640      	mov	r0, r8
 800aad2:	f7f6 f869 	bl	8000ba8 <__aeabi_d2iz>
 800aad6:	4606      	mov	r6, r0
 800aad8:	f7f5 fd4c 	bl	8000574 <__aeabi_i2d>
 800aadc:	3630      	adds	r6, #48	; 0x30
 800aade:	4602      	mov	r2, r0
 800aae0:	460b      	mov	r3, r1
 800aae2:	4640      	mov	r0, r8
 800aae4:	4649      	mov	r1, r9
 800aae6:	f7f5 fbf7 	bl	80002d8 <__aeabi_dsub>
 800aaea:	f805 6b01 	strb.w	r6, [r5], #1
 800aaee:	9b02      	ldr	r3, [sp, #8]
 800aaf0:	429d      	cmp	r5, r3
 800aaf2:	4680      	mov	r8, r0
 800aaf4:	4689      	mov	r9, r1
 800aaf6:	f04f 0200 	mov.w	r2, #0
 800aafa:	d124      	bne.n	800ab46 <_dtoa_r+0x62e>
 800aafc:	4b1b      	ldr	r3, [pc, #108]	; (800ab6c <_dtoa_r+0x654>)
 800aafe:	ec51 0b19 	vmov	r0, r1, d9
 800ab02:	f7f5 fbeb 	bl	80002dc <__adddf3>
 800ab06:	4602      	mov	r2, r0
 800ab08:	460b      	mov	r3, r1
 800ab0a:	4640      	mov	r0, r8
 800ab0c:	4649      	mov	r1, r9
 800ab0e:	f7f6 f82b 	bl	8000b68 <__aeabi_dcmpgt>
 800ab12:	2800      	cmp	r0, #0
 800ab14:	d173      	bne.n	800abfe <_dtoa_r+0x6e6>
 800ab16:	ec53 2b19 	vmov	r2, r3, d9
 800ab1a:	4914      	ldr	r1, [pc, #80]	; (800ab6c <_dtoa_r+0x654>)
 800ab1c:	2000      	movs	r0, #0
 800ab1e:	f7f5 fbdb 	bl	80002d8 <__aeabi_dsub>
 800ab22:	4602      	mov	r2, r0
 800ab24:	460b      	mov	r3, r1
 800ab26:	4640      	mov	r0, r8
 800ab28:	4649      	mov	r1, r9
 800ab2a:	f7f5 ffff 	bl	8000b2c <__aeabi_dcmplt>
 800ab2e:	2800      	cmp	r0, #0
 800ab30:	f43f af2f 	beq.w	800a992 <_dtoa_r+0x47a>
 800ab34:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800ab36:	1e6b      	subs	r3, r5, #1
 800ab38:	930f      	str	r3, [sp, #60]	; 0x3c
 800ab3a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ab3e:	2b30      	cmp	r3, #48	; 0x30
 800ab40:	d0f8      	beq.n	800ab34 <_dtoa_r+0x61c>
 800ab42:	46bb      	mov	fp, r7
 800ab44:	e04a      	b.n	800abdc <_dtoa_r+0x6c4>
 800ab46:	4b06      	ldr	r3, [pc, #24]	; (800ab60 <_dtoa_r+0x648>)
 800ab48:	f7f5 fd7e 	bl	8000648 <__aeabi_dmul>
 800ab4c:	4680      	mov	r8, r0
 800ab4e:	4689      	mov	r9, r1
 800ab50:	e7bd      	b.n	800aace <_dtoa_r+0x5b6>
 800ab52:	bf00      	nop
 800ab54:	0800d780 	.word	0x0800d780
 800ab58:	0800d758 	.word	0x0800d758
 800ab5c:	3ff00000 	.word	0x3ff00000
 800ab60:	40240000 	.word	0x40240000
 800ab64:	401c0000 	.word	0x401c0000
 800ab68:	40140000 	.word	0x40140000
 800ab6c:	3fe00000 	.word	0x3fe00000
 800ab70:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800ab74:	9d00      	ldr	r5, [sp, #0]
 800ab76:	4642      	mov	r2, r8
 800ab78:	464b      	mov	r3, r9
 800ab7a:	4630      	mov	r0, r6
 800ab7c:	4639      	mov	r1, r7
 800ab7e:	f7f5 fe8d 	bl	800089c <__aeabi_ddiv>
 800ab82:	f7f6 f811 	bl	8000ba8 <__aeabi_d2iz>
 800ab86:	9001      	str	r0, [sp, #4]
 800ab88:	f7f5 fcf4 	bl	8000574 <__aeabi_i2d>
 800ab8c:	4642      	mov	r2, r8
 800ab8e:	464b      	mov	r3, r9
 800ab90:	f7f5 fd5a 	bl	8000648 <__aeabi_dmul>
 800ab94:	4602      	mov	r2, r0
 800ab96:	460b      	mov	r3, r1
 800ab98:	4630      	mov	r0, r6
 800ab9a:	4639      	mov	r1, r7
 800ab9c:	f7f5 fb9c 	bl	80002d8 <__aeabi_dsub>
 800aba0:	9e01      	ldr	r6, [sp, #4]
 800aba2:	9f04      	ldr	r7, [sp, #16]
 800aba4:	3630      	adds	r6, #48	; 0x30
 800aba6:	f805 6b01 	strb.w	r6, [r5], #1
 800abaa:	9e00      	ldr	r6, [sp, #0]
 800abac:	1bae      	subs	r6, r5, r6
 800abae:	42b7      	cmp	r7, r6
 800abb0:	4602      	mov	r2, r0
 800abb2:	460b      	mov	r3, r1
 800abb4:	d134      	bne.n	800ac20 <_dtoa_r+0x708>
 800abb6:	f7f5 fb91 	bl	80002dc <__adddf3>
 800abba:	4642      	mov	r2, r8
 800abbc:	464b      	mov	r3, r9
 800abbe:	4606      	mov	r6, r0
 800abc0:	460f      	mov	r7, r1
 800abc2:	f7f5 ffd1 	bl	8000b68 <__aeabi_dcmpgt>
 800abc6:	b9c8      	cbnz	r0, 800abfc <_dtoa_r+0x6e4>
 800abc8:	4642      	mov	r2, r8
 800abca:	464b      	mov	r3, r9
 800abcc:	4630      	mov	r0, r6
 800abce:	4639      	mov	r1, r7
 800abd0:	f7f5 ffa2 	bl	8000b18 <__aeabi_dcmpeq>
 800abd4:	b110      	cbz	r0, 800abdc <_dtoa_r+0x6c4>
 800abd6:	9b01      	ldr	r3, [sp, #4]
 800abd8:	07db      	lsls	r3, r3, #31
 800abda:	d40f      	bmi.n	800abfc <_dtoa_r+0x6e4>
 800abdc:	4651      	mov	r1, sl
 800abde:	4620      	mov	r0, r4
 800abe0:	f000 fbcc 	bl	800b37c <_Bfree>
 800abe4:	2300      	movs	r3, #0
 800abe6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800abe8:	702b      	strb	r3, [r5, #0]
 800abea:	f10b 0301 	add.w	r3, fp, #1
 800abee:	6013      	str	r3, [r2, #0]
 800abf0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	f43f ace2 	beq.w	800a5bc <_dtoa_r+0xa4>
 800abf8:	601d      	str	r5, [r3, #0]
 800abfa:	e4df      	b.n	800a5bc <_dtoa_r+0xa4>
 800abfc:	465f      	mov	r7, fp
 800abfe:	462b      	mov	r3, r5
 800ac00:	461d      	mov	r5, r3
 800ac02:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ac06:	2a39      	cmp	r2, #57	; 0x39
 800ac08:	d106      	bne.n	800ac18 <_dtoa_r+0x700>
 800ac0a:	9a00      	ldr	r2, [sp, #0]
 800ac0c:	429a      	cmp	r2, r3
 800ac0e:	d1f7      	bne.n	800ac00 <_dtoa_r+0x6e8>
 800ac10:	9900      	ldr	r1, [sp, #0]
 800ac12:	2230      	movs	r2, #48	; 0x30
 800ac14:	3701      	adds	r7, #1
 800ac16:	700a      	strb	r2, [r1, #0]
 800ac18:	781a      	ldrb	r2, [r3, #0]
 800ac1a:	3201      	adds	r2, #1
 800ac1c:	701a      	strb	r2, [r3, #0]
 800ac1e:	e790      	b.n	800ab42 <_dtoa_r+0x62a>
 800ac20:	4ba3      	ldr	r3, [pc, #652]	; (800aeb0 <_dtoa_r+0x998>)
 800ac22:	2200      	movs	r2, #0
 800ac24:	f7f5 fd10 	bl	8000648 <__aeabi_dmul>
 800ac28:	2200      	movs	r2, #0
 800ac2a:	2300      	movs	r3, #0
 800ac2c:	4606      	mov	r6, r0
 800ac2e:	460f      	mov	r7, r1
 800ac30:	f7f5 ff72 	bl	8000b18 <__aeabi_dcmpeq>
 800ac34:	2800      	cmp	r0, #0
 800ac36:	d09e      	beq.n	800ab76 <_dtoa_r+0x65e>
 800ac38:	e7d0      	b.n	800abdc <_dtoa_r+0x6c4>
 800ac3a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ac3c:	2a00      	cmp	r2, #0
 800ac3e:	f000 80ca 	beq.w	800add6 <_dtoa_r+0x8be>
 800ac42:	9a07      	ldr	r2, [sp, #28]
 800ac44:	2a01      	cmp	r2, #1
 800ac46:	f300 80ad 	bgt.w	800ada4 <_dtoa_r+0x88c>
 800ac4a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ac4c:	2a00      	cmp	r2, #0
 800ac4e:	f000 80a5 	beq.w	800ad9c <_dtoa_r+0x884>
 800ac52:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ac56:	9e08      	ldr	r6, [sp, #32]
 800ac58:	9d05      	ldr	r5, [sp, #20]
 800ac5a:	9a05      	ldr	r2, [sp, #20]
 800ac5c:	441a      	add	r2, r3
 800ac5e:	9205      	str	r2, [sp, #20]
 800ac60:	9a06      	ldr	r2, [sp, #24]
 800ac62:	2101      	movs	r1, #1
 800ac64:	441a      	add	r2, r3
 800ac66:	4620      	mov	r0, r4
 800ac68:	9206      	str	r2, [sp, #24]
 800ac6a:	f000 fc3d 	bl	800b4e8 <__i2b>
 800ac6e:	4607      	mov	r7, r0
 800ac70:	b165      	cbz	r5, 800ac8c <_dtoa_r+0x774>
 800ac72:	9b06      	ldr	r3, [sp, #24]
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	dd09      	ble.n	800ac8c <_dtoa_r+0x774>
 800ac78:	42ab      	cmp	r3, r5
 800ac7a:	9a05      	ldr	r2, [sp, #20]
 800ac7c:	bfa8      	it	ge
 800ac7e:	462b      	movge	r3, r5
 800ac80:	1ad2      	subs	r2, r2, r3
 800ac82:	9205      	str	r2, [sp, #20]
 800ac84:	9a06      	ldr	r2, [sp, #24]
 800ac86:	1aed      	subs	r5, r5, r3
 800ac88:	1ad3      	subs	r3, r2, r3
 800ac8a:	9306      	str	r3, [sp, #24]
 800ac8c:	9b08      	ldr	r3, [sp, #32]
 800ac8e:	b1f3      	cbz	r3, 800acce <_dtoa_r+0x7b6>
 800ac90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	f000 80a3 	beq.w	800adde <_dtoa_r+0x8c6>
 800ac98:	2e00      	cmp	r6, #0
 800ac9a:	dd10      	ble.n	800acbe <_dtoa_r+0x7a6>
 800ac9c:	4639      	mov	r1, r7
 800ac9e:	4632      	mov	r2, r6
 800aca0:	4620      	mov	r0, r4
 800aca2:	f000 fce1 	bl	800b668 <__pow5mult>
 800aca6:	4652      	mov	r2, sl
 800aca8:	4601      	mov	r1, r0
 800acaa:	4607      	mov	r7, r0
 800acac:	4620      	mov	r0, r4
 800acae:	f000 fc31 	bl	800b514 <__multiply>
 800acb2:	4651      	mov	r1, sl
 800acb4:	4680      	mov	r8, r0
 800acb6:	4620      	mov	r0, r4
 800acb8:	f000 fb60 	bl	800b37c <_Bfree>
 800acbc:	46c2      	mov	sl, r8
 800acbe:	9b08      	ldr	r3, [sp, #32]
 800acc0:	1b9a      	subs	r2, r3, r6
 800acc2:	d004      	beq.n	800acce <_dtoa_r+0x7b6>
 800acc4:	4651      	mov	r1, sl
 800acc6:	4620      	mov	r0, r4
 800acc8:	f000 fcce 	bl	800b668 <__pow5mult>
 800accc:	4682      	mov	sl, r0
 800acce:	2101      	movs	r1, #1
 800acd0:	4620      	mov	r0, r4
 800acd2:	f000 fc09 	bl	800b4e8 <__i2b>
 800acd6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800acd8:	2b00      	cmp	r3, #0
 800acda:	4606      	mov	r6, r0
 800acdc:	f340 8081 	ble.w	800ade2 <_dtoa_r+0x8ca>
 800ace0:	461a      	mov	r2, r3
 800ace2:	4601      	mov	r1, r0
 800ace4:	4620      	mov	r0, r4
 800ace6:	f000 fcbf 	bl	800b668 <__pow5mult>
 800acea:	9b07      	ldr	r3, [sp, #28]
 800acec:	2b01      	cmp	r3, #1
 800acee:	4606      	mov	r6, r0
 800acf0:	dd7a      	ble.n	800ade8 <_dtoa_r+0x8d0>
 800acf2:	f04f 0800 	mov.w	r8, #0
 800acf6:	6933      	ldr	r3, [r6, #16]
 800acf8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800acfc:	6918      	ldr	r0, [r3, #16]
 800acfe:	f000 fba5 	bl	800b44c <__hi0bits>
 800ad02:	f1c0 0020 	rsb	r0, r0, #32
 800ad06:	9b06      	ldr	r3, [sp, #24]
 800ad08:	4418      	add	r0, r3
 800ad0a:	f010 001f 	ands.w	r0, r0, #31
 800ad0e:	f000 8094 	beq.w	800ae3a <_dtoa_r+0x922>
 800ad12:	f1c0 0320 	rsb	r3, r0, #32
 800ad16:	2b04      	cmp	r3, #4
 800ad18:	f340 8085 	ble.w	800ae26 <_dtoa_r+0x90e>
 800ad1c:	9b05      	ldr	r3, [sp, #20]
 800ad1e:	f1c0 001c 	rsb	r0, r0, #28
 800ad22:	4403      	add	r3, r0
 800ad24:	9305      	str	r3, [sp, #20]
 800ad26:	9b06      	ldr	r3, [sp, #24]
 800ad28:	4403      	add	r3, r0
 800ad2a:	4405      	add	r5, r0
 800ad2c:	9306      	str	r3, [sp, #24]
 800ad2e:	9b05      	ldr	r3, [sp, #20]
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	dd05      	ble.n	800ad40 <_dtoa_r+0x828>
 800ad34:	4651      	mov	r1, sl
 800ad36:	461a      	mov	r2, r3
 800ad38:	4620      	mov	r0, r4
 800ad3a:	f000 fcef 	bl	800b71c <__lshift>
 800ad3e:	4682      	mov	sl, r0
 800ad40:	9b06      	ldr	r3, [sp, #24]
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	dd05      	ble.n	800ad52 <_dtoa_r+0x83a>
 800ad46:	4631      	mov	r1, r6
 800ad48:	461a      	mov	r2, r3
 800ad4a:	4620      	mov	r0, r4
 800ad4c:	f000 fce6 	bl	800b71c <__lshift>
 800ad50:	4606      	mov	r6, r0
 800ad52:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d072      	beq.n	800ae3e <_dtoa_r+0x926>
 800ad58:	4631      	mov	r1, r6
 800ad5a:	4650      	mov	r0, sl
 800ad5c:	f000 fd4a 	bl	800b7f4 <__mcmp>
 800ad60:	2800      	cmp	r0, #0
 800ad62:	da6c      	bge.n	800ae3e <_dtoa_r+0x926>
 800ad64:	2300      	movs	r3, #0
 800ad66:	4651      	mov	r1, sl
 800ad68:	220a      	movs	r2, #10
 800ad6a:	4620      	mov	r0, r4
 800ad6c:	f000 fb28 	bl	800b3c0 <__multadd>
 800ad70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad72:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ad76:	4682      	mov	sl, r0
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	f000 81b0 	beq.w	800b0de <_dtoa_r+0xbc6>
 800ad7e:	2300      	movs	r3, #0
 800ad80:	4639      	mov	r1, r7
 800ad82:	220a      	movs	r2, #10
 800ad84:	4620      	mov	r0, r4
 800ad86:	f000 fb1b 	bl	800b3c0 <__multadd>
 800ad8a:	9b01      	ldr	r3, [sp, #4]
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	4607      	mov	r7, r0
 800ad90:	f300 8096 	bgt.w	800aec0 <_dtoa_r+0x9a8>
 800ad94:	9b07      	ldr	r3, [sp, #28]
 800ad96:	2b02      	cmp	r3, #2
 800ad98:	dc59      	bgt.n	800ae4e <_dtoa_r+0x936>
 800ad9a:	e091      	b.n	800aec0 <_dtoa_r+0x9a8>
 800ad9c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ad9e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ada2:	e758      	b.n	800ac56 <_dtoa_r+0x73e>
 800ada4:	9b04      	ldr	r3, [sp, #16]
 800ada6:	1e5e      	subs	r6, r3, #1
 800ada8:	9b08      	ldr	r3, [sp, #32]
 800adaa:	42b3      	cmp	r3, r6
 800adac:	bfbf      	itttt	lt
 800adae:	9b08      	ldrlt	r3, [sp, #32]
 800adb0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800adb2:	9608      	strlt	r6, [sp, #32]
 800adb4:	1af3      	sublt	r3, r6, r3
 800adb6:	bfb4      	ite	lt
 800adb8:	18d2      	addlt	r2, r2, r3
 800adba:	1b9e      	subge	r6, r3, r6
 800adbc:	9b04      	ldr	r3, [sp, #16]
 800adbe:	bfbc      	itt	lt
 800adc0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800adc2:	2600      	movlt	r6, #0
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	bfb7      	itett	lt
 800adc8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800adcc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800add0:	1a9d      	sublt	r5, r3, r2
 800add2:	2300      	movlt	r3, #0
 800add4:	e741      	b.n	800ac5a <_dtoa_r+0x742>
 800add6:	9e08      	ldr	r6, [sp, #32]
 800add8:	9d05      	ldr	r5, [sp, #20]
 800adda:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800addc:	e748      	b.n	800ac70 <_dtoa_r+0x758>
 800adde:	9a08      	ldr	r2, [sp, #32]
 800ade0:	e770      	b.n	800acc4 <_dtoa_r+0x7ac>
 800ade2:	9b07      	ldr	r3, [sp, #28]
 800ade4:	2b01      	cmp	r3, #1
 800ade6:	dc19      	bgt.n	800ae1c <_dtoa_r+0x904>
 800ade8:	9b02      	ldr	r3, [sp, #8]
 800adea:	b9bb      	cbnz	r3, 800ae1c <_dtoa_r+0x904>
 800adec:	9b03      	ldr	r3, [sp, #12]
 800adee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800adf2:	b99b      	cbnz	r3, 800ae1c <_dtoa_r+0x904>
 800adf4:	9b03      	ldr	r3, [sp, #12]
 800adf6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800adfa:	0d1b      	lsrs	r3, r3, #20
 800adfc:	051b      	lsls	r3, r3, #20
 800adfe:	b183      	cbz	r3, 800ae22 <_dtoa_r+0x90a>
 800ae00:	9b05      	ldr	r3, [sp, #20]
 800ae02:	3301      	adds	r3, #1
 800ae04:	9305      	str	r3, [sp, #20]
 800ae06:	9b06      	ldr	r3, [sp, #24]
 800ae08:	3301      	adds	r3, #1
 800ae0a:	9306      	str	r3, [sp, #24]
 800ae0c:	f04f 0801 	mov.w	r8, #1
 800ae10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	f47f af6f 	bne.w	800acf6 <_dtoa_r+0x7de>
 800ae18:	2001      	movs	r0, #1
 800ae1a:	e774      	b.n	800ad06 <_dtoa_r+0x7ee>
 800ae1c:	f04f 0800 	mov.w	r8, #0
 800ae20:	e7f6      	b.n	800ae10 <_dtoa_r+0x8f8>
 800ae22:	4698      	mov	r8, r3
 800ae24:	e7f4      	b.n	800ae10 <_dtoa_r+0x8f8>
 800ae26:	d082      	beq.n	800ad2e <_dtoa_r+0x816>
 800ae28:	9a05      	ldr	r2, [sp, #20]
 800ae2a:	331c      	adds	r3, #28
 800ae2c:	441a      	add	r2, r3
 800ae2e:	9205      	str	r2, [sp, #20]
 800ae30:	9a06      	ldr	r2, [sp, #24]
 800ae32:	441a      	add	r2, r3
 800ae34:	441d      	add	r5, r3
 800ae36:	9206      	str	r2, [sp, #24]
 800ae38:	e779      	b.n	800ad2e <_dtoa_r+0x816>
 800ae3a:	4603      	mov	r3, r0
 800ae3c:	e7f4      	b.n	800ae28 <_dtoa_r+0x910>
 800ae3e:	9b04      	ldr	r3, [sp, #16]
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	dc37      	bgt.n	800aeb4 <_dtoa_r+0x99c>
 800ae44:	9b07      	ldr	r3, [sp, #28]
 800ae46:	2b02      	cmp	r3, #2
 800ae48:	dd34      	ble.n	800aeb4 <_dtoa_r+0x99c>
 800ae4a:	9b04      	ldr	r3, [sp, #16]
 800ae4c:	9301      	str	r3, [sp, #4]
 800ae4e:	9b01      	ldr	r3, [sp, #4]
 800ae50:	b963      	cbnz	r3, 800ae6c <_dtoa_r+0x954>
 800ae52:	4631      	mov	r1, r6
 800ae54:	2205      	movs	r2, #5
 800ae56:	4620      	mov	r0, r4
 800ae58:	f000 fab2 	bl	800b3c0 <__multadd>
 800ae5c:	4601      	mov	r1, r0
 800ae5e:	4606      	mov	r6, r0
 800ae60:	4650      	mov	r0, sl
 800ae62:	f000 fcc7 	bl	800b7f4 <__mcmp>
 800ae66:	2800      	cmp	r0, #0
 800ae68:	f73f adbb 	bgt.w	800a9e2 <_dtoa_r+0x4ca>
 800ae6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae6e:	9d00      	ldr	r5, [sp, #0]
 800ae70:	ea6f 0b03 	mvn.w	fp, r3
 800ae74:	f04f 0800 	mov.w	r8, #0
 800ae78:	4631      	mov	r1, r6
 800ae7a:	4620      	mov	r0, r4
 800ae7c:	f000 fa7e 	bl	800b37c <_Bfree>
 800ae80:	2f00      	cmp	r7, #0
 800ae82:	f43f aeab 	beq.w	800abdc <_dtoa_r+0x6c4>
 800ae86:	f1b8 0f00 	cmp.w	r8, #0
 800ae8a:	d005      	beq.n	800ae98 <_dtoa_r+0x980>
 800ae8c:	45b8      	cmp	r8, r7
 800ae8e:	d003      	beq.n	800ae98 <_dtoa_r+0x980>
 800ae90:	4641      	mov	r1, r8
 800ae92:	4620      	mov	r0, r4
 800ae94:	f000 fa72 	bl	800b37c <_Bfree>
 800ae98:	4639      	mov	r1, r7
 800ae9a:	4620      	mov	r0, r4
 800ae9c:	f000 fa6e 	bl	800b37c <_Bfree>
 800aea0:	e69c      	b.n	800abdc <_dtoa_r+0x6c4>
 800aea2:	2600      	movs	r6, #0
 800aea4:	4637      	mov	r7, r6
 800aea6:	e7e1      	b.n	800ae6c <_dtoa_r+0x954>
 800aea8:	46bb      	mov	fp, r7
 800aeaa:	4637      	mov	r7, r6
 800aeac:	e599      	b.n	800a9e2 <_dtoa_r+0x4ca>
 800aeae:	bf00      	nop
 800aeb0:	40240000 	.word	0x40240000
 800aeb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	f000 80c8 	beq.w	800b04c <_dtoa_r+0xb34>
 800aebc:	9b04      	ldr	r3, [sp, #16]
 800aebe:	9301      	str	r3, [sp, #4]
 800aec0:	2d00      	cmp	r5, #0
 800aec2:	dd05      	ble.n	800aed0 <_dtoa_r+0x9b8>
 800aec4:	4639      	mov	r1, r7
 800aec6:	462a      	mov	r2, r5
 800aec8:	4620      	mov	r0, r4
 800aeca:	f000 fc27 	bl	800b71c <__lshift>
 800aece:	4607      	mov	r7, r0
 800aed0:	f1b8 0f00 	cmp.w	r8, #0
 800aed4:	d05b      	beq.n	800af8e <_dtoa_r+0xa76>
 800aed6:	6879      	ldr	r1, [r7, #4]
 800aed8:	4620      	mov	r0, r4
 800aeda:	f000 fa0f 	bl	800b2fc <_Balloc>
 800aede:	4605      	mov	r5, r0
 800aee0:	b928      	cbnz	r0, 800aeee <_dtoa_r+0x9d6>
 800aee2:	4b83      	ldr	r3, [pc, #524]	; (800b0f0 <_dtoa_r+0xbd8>)
 800aee4:	4602      	mov	r2, r0
 800aee6:	f240 21ef 	movw	r1, #751	; 0x2ef
 800aeea:	f7ff bb2e 	b.w	800a54a <_dtoa_r+0x32>
 800aeee:	693a      	ldr	r2, [r7, #16]
 800aef0:	3202      	adds	r2, #2
 800aef2:	0092      	lsls	r2, r2, #2
 800aef4:	f107 010c 	add.w	r1, r7, #12
 800aef8:	300c      	adds	r0, #12
 800aefa:	f001 f973 	bl	800c1e4 <memcpy>
 800aefe:	2201      	movs	r2, #1
 800af00:	4629      	mov	r1, r5
 800af02:	4620      	mov	r0, r4
 800af04:	f000 fc0a 	bl	800b71c <__lshift>
 800af08:	9b00      	ldr	r3, [sp, #0]
 800af0a:	3301      	adds	r3, #1
 800af0c:	9304      	str	r3, [sp, #16]
 800af0e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800af12:	4413      	add	r3, r2
 800af14:	9308      	str	r3, [sp, #32]
 800af16:	9b02      	ldr	r3, [sp, #8]
 800af18:	f003 0301 	and.w	r3, r3, #1
 800af1c:	46b8      	mov	r8, r7
 800af1e:	9306      	str	r3, [sp, #24]
 800af20:	4607      	mov	r7, r0
 800af22:	9b04      	ldr	r3, [sp, #16]
 800af24:	4631      	mov	r1, r6
 800af26:	3b01      	subs	r3, #1
 800af28:	4650      	mov	r0, sl
 800af2a:	9301      	str	r3, [sp, #4]
 800af2c:	f7ff fa6a 	bl	800a404 <quorem>
 800af30:	4641      	mov	r1, r8
 800af32:	9002      	str	r0, [sp, #8]
 800af34:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800af38:	4650      	mov	r0, sl
 800af3a:	f000 fc5b 	bl	800b7f4 <__mcmp>
 800af3e:	463a      	mov	r2, r7
 800af40:	9005      	str	r0, [sp, #20]
 800af42:	4631      	mov	r1, r6
 800af44:	4620      	mov	r0, r4
 800af46:	f000 fc71 	bl	800b82c <__mdiff>
 800af4a:	68c2      	ldr	r2, [r0, #12]
 800af4c:	4605      	mov	r5, r0
 800af4e:	bb02      	cbnz	r2, 800af92 <_dtoa_r+0xa7a>
 800af50:	4601      	mov	r1, r0
 800af52:	4650      	mov	r0, sl
 800af54:	f000 fc4e 	bl	800b7f4 <__mcmp>
 800af58:	4602      	mov	r2, r0
 800af5a:	4629      	mov	r1, r5
 800af5c:	4620      	mov	r0, r4
 800af5e:	9209      	str	r2, [sp, #36]	; 0x24
 800af60:	f000 fa0c 	bl	800b37c <_Bfree>
 800af64:	9b07      	ldr	r3, [sp, #28]
 800af66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800af68:	9d04      	ldr	r5, [sp, #16]
 800af6a:	ea43 0102 	orr.w	r1, r3, r2
 800af6e:	9b06      	ldr	r3, [sp, #24]
 800af70:	4319      	orrs	r1, r3
 800af72:	d110      	bne.n	800af96 <_dtoa_r+0xa7e>
 800af74:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800af78:	d029      	beq.n	800afce <_dtoa_r+0xab6>
 800af7a:	9b05      	ldr	r3, [sp, #20]
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	dd02      	ble.n	800af86 <_dtoa_r+0xa6e>
 800af80:	9b02      	ldr	r3, [sp, #8]
 800af82:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800af86:	9b01      	ldr	r3, [sp, #4]
 800af88:	f883 9000 	strb.w	r9, [r3]
 800af8c:	e774      	b.n	800ae78 <_dtoa_r+0x960>
 800af8e:	4638      	mov	r0, r7
 800af90:	e7ba      	b.n	800af08 <_dtoa_r+0x9f0>
 800af92:	2201      	movs	r2, #1
 800af94:	e7e1      	b.n	800af5a <_dtoa_r+0xa42>
 800af96:	9b05      	ldr	r3, [sp, #20]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	db04      	blt.n	800afa6 <_dtoa_r+0xa8e>
 800af9c:	9907      	ldr	r1, [sp, #28]
 800af9e:	430b      	orrs	r3, r1
 800afa0:	9906      	ldr	r1, [sp, #24]
 800afa2:	430b      	orrs	r3, r1
 800afa4:	d120      	bne.n	800afe8 <_dtoa_r+0xad0>
 800afa6:	2a00      	cmp	r2, #0
 800afa8:	dded      	ble.n	800af86 <_dtoa_r+0xa6e>
 800afaa:	4651      	mov	r1, sl
 800afac:	2201      	movs	r2, #1
 800afae:	4620      	mov	r0, r4
 800afb0:	f000 fbb4 	bl	800b71c <__lshift>
 800afb4:	4631      	mov	r1, r6
 800afb6:	4682      	mov	sl, r0
 800afb8:	f000 fc1c 	bl	800b7f4 <__mcmp>
 800afbc:	2800      	cmp	r0, #0
 800afbe:	dc03      	bgt.n	800afc8 <_dtoa_r+0xab0>
 800afc0:	d1e1      	bne.n	800af86 <_dtoa_r+0xa6e>
 800afc2:	f019 0f01 	tst.w	r9, #1
 800afc6:	d0de      	beq.n	800af86 <_dtoa_r+0xa6e>
 800afc8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800afcc:	d1d8      	bne.n	800af80 <_dtoa_r+0xa68>
 800afce:	9a01      	ldr	r2, [sp, #4]
 800afd0:	2339      	movs	r3, #57	; 0x39
 800afd2:	7013      	strb	r3, [r2, #0]
 800afd4:	462b      	mov	r3, r5
 800afd6:	461d      	mov	r5, r3
 800afd8:	3b01      	subs	r3, #1
 800afda:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800afde:	2a39      	cmp	r2, #57	; 0x39
 800afe0:	d06c      	beq.n	800b0bc <_dtoa_r+0xba4>
 800afe2:	3201      	adds	r2, #1
 800afe4:	701a      	strb	r2, [r3, #0]
 800afe6:	e747      	b.n	800ae78 <_dtoa_r+0x960>
 800afe8:	2a00      	cmp	r2, #0
 800afea:	dd07      	ble.n	800affc <_dtoa_r+0xae4>
 800afec:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800aff0:	d0ed      	beq.n	800afce <_dtoa_r+0xab6>
 800aff2:	9a01      	ldr	r2, [sp, #4]
 800aff4:	f109 0301 	add.w	r3, r9, #1
 800aff8:	7013      	strb	r3, [r2, #0]
 800affa:	e73d      	b.n	800ae78 <_dtoa_r+0x960>
 800affc:	9b04      	ldr	r3, [sp, #16]
 800affe:	9a08      	ldr	r2, [sp, #32]
 800b000:	f803 9c01 	strb.w	r9, [r3, #-1]
 800b004:	4293      	cmp	r3, r2
 800b006:	d043      	beq.n	800b090 <_dtoa_r+0xb78>
 800b008:	4651      	mov	r1, sl
 800b00a:	2300      	movs	r3, #0
 800b00c:	220a      	movs	r2, #10
 800b00e:	4620      	mov	r0, r4
 800b010:	f000 f9d6 	bl	800b3c0 <__multadd>
 800b014:	45b8      	cmp	r8, r7
 800b016:	4682      	mov	sl, r0
 800b018:	f04f 0300 	mov.w	r3, #0
 800b01c:	f04f 020a 	mov.w	r2, #10
 800b020:	4641      	mov	r1, r8
 800b022:	4620      	mov	r0, r4
 800b024:	d107      	bne.n	800b036 <_dtoa_r+0xb1e>
 800b026:	f000 f9cb 	bl	800b3c0 <__multadd>
 800b02a:	4680      	mov	r8, r0
 800b02c:	4607      	mov	r7, r0
 800b02e:	9b04      	ldr	r3, [sp, #16]
 800b030:	3301      	adds	r3, #1
 800b032:	9304      	str	r3, [sp, #16]
 800b034:	e775      	b.n	800af22 <_dtoa_r+0xa0a>
 800b036:	f000 f9c3 	bl	800b3c0 <__multadd>
 800b03a:	4639      	mov	r1, r7
 800b03c:	4680      	mov	r8, r0
 800b03e:	2300      	movs	r3, #0
 800b040:	220a      	movs	r2, #10
 800b042:	4620      	mov	r0, r4
 800b044:	f000 f9bc 	bl	800b3c0 <__multadd>
 800b048:	4607      	mov	r7, r0
 800b04a:	e7f0      	b.n	800b02e <_dtoa_r+0xb16>
 800b04c:	9b04      	ldr	r3, [sp, #16]
 800b04e:	9301      	str	r3, [sp, #4]
 800b050:	9d00      	ldr	r5, [sp, #0]
 800b052:	4631      	mov	r1, r6
 800b054:	4650      	mov	r0, sl
 800b056:	f7ff f9d5 	bl	800a404 <quorem>
 800b05a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b05e:	9b00      	ldr	r3, [sp, #0]
 800b060:	f805 9b01 	strb.w	r9, [r5], #1
 800b064:	1aea      	subs	r2, r5, r3
 800b066:	9b01      	ldr	r3, [sp, #4]
 800b068:	4293      	cmp	r3, r2
 800b06a:	dd07      	ble.n	800b07c <_dtoa_r+0xb64>
 800b06c:	4651      	mov	r1, sl
 800b06e:	2300      	movs	r3, #0
 800b070:	220a      	movs	r2, #10
 800b072:	4620      	mov	r0, r4
 800b074:	f000 f9a4 	bl	800b3c0 <__multadd>
 800b078:	4682      	mov	sl, r0
 800b07a:	e7ea      	b.n	800b052 <_dtoa_r+0xb3a>
 800b07c:	9b01      	ldr	r3, [sp, #4]
 800b07e:	2b00      	cmp	r3, #0
 800b080:	bfc8      	it	gt
 800b082:	461d      	movgt	r5, r3
 800b084:	9b00      	ldr	r3, [sp, #0]
 800b086:	bfd8      	it	le
 800b088:	2501      	movle	r5, #1
 800b08a:	441d      	add	r5, r3
 800b08c:	f04f 0800 	mov.w	r8, #0
 800b090:	4651      	mov	r1, sl
 800b092:	2201      	movs	r2, #1
 800b094:	4620      	mov	r0, r4
 800b096:	f000 fb41 	bl	800b71c <__lshift>
 800b09a:	4631      	mov	r1, r6
 800b09c:	4682      	mov	sl, r0
 800b09e:	f000 fba9 	bl	800b7f4 <__mcmp>
 800b0a2:	2800      	cmp	r0, #0
 800b0a4:	dc96      	bgt.n	800afd4 <_dtoa_r+0xabc>
 800b0a6:	d102      	bne.n	800b0ae <_dtoa_r+0xb96>
 800b0a8:	f019 0f01 	tst.w	r9, #1
 800b0ac:	d192      	bne.n	800afd4 <_dtoa_r+0xabc>
 800b0ae:	462b      	mov	r3, r5
 800b0b0:	461d      	mov	r5, r3
 800b0b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b0b6:	2a30      	cmp	r2, #48	; 0x30
 800b0b8:	d0fa      	beq.n	800b0b0 <_dtoa_r+0xb98>
 800b0ba:	e6dd      	b.n	800ae78 <_dtoa_r+0x960>
 800b0bc:	9a00      	ldr	r2, [sp, #0]
 800b0be:	429a      	cmp	r2, r3
 800b0c0:	d189      	bne.n	800afd6 <_dtoa_r+0xabe>
 800b0c2:	f10b 0b01 	add.w	fp, fp, #1
 800b0c6:	2331      	movs	r3, #49	; 0x31
 800b0c8:	e796      	b.n	800aff8 <_dtoa_r+0xae0>
 800b0ca:	4b0a      	ldr	r3, [pc, #40]	; (800b0f4 <_dtoa_r+0xbdc>)
 800b0cc:	f7ff ba99 	b.w	800a602 <_dtoa_r+0xea>
 800b0d0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	f47f aa6d 	bne.w	800a5b2 <_dtoa_r+0x9a>
 800b0d8:	4b07      	ldr	r3, [pc, #28]	; (800b0f8 <_dtoa_r+0xbe0>)
 800b0da:	f7ff ba92 	b.w	800a602 <_dtoa_r+0xea>
 800b0de:	9b01      	ldr	r3, [sp, #4]
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	dcb5      	bgt.n	800b050 <_dtoa_r+0xb38>
 800b0e4:	9b07      	ldr	r3, [sp, #28]
 800b0e6:	2b02      	cmp	r3, #2
 800b0e8:	f73f aeb1 	bgt.w	800ae4e <_dtoa_r+0x936>
 800b0ec:	e7b0      	b.n	800b050 <_dtoa_r+0xb38>
 800b0ee:	bf00      	nop
 800b0f0:	0800d6e8 	.word	0x0800d6e8
 800b0f4:	0800d648 	.word	0x0800d648
 800b0f8:	0800d66c 	.word	0x0800d66c

0800b0fc <_free_r>:
 800b0fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b0fe:	2900      	cmp	r1, #0
 800b100:	d044      	beq.n	800b18c <_free_r+0x90>
 800b102:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b106:	9001      	str	r0, [sp, #4]
 800b108:	2b00      	cmp	r3, #0
 800b10a:	f1a1 0404 	sub.w	r4, r1, #4
 800b10e:	bfb8      	it	lt
 800b110:	18e4      	addlt	r4, r4, r3
 800b112:	f000 f8e7 	bl	800b2e4 <__malloc_lock>
 800b116:	4a1e      	ldr	r2, [pc, #120]	; (800b190 <_free_r+0x94>)
 800b118:	9801      	ldr	r0, [sp, #4]
 800b11a:	6813      	ldr	r3, [r2, #0]
 800b11c:	b933      	cbnz	r3, 800b12c <_free_r+0x30>
 800b11e:	6063      	str	r3, [r4, #4]
 800b120:	6014      	str	r4, [r2, #0]
 800b122:	b003      	add	sp, #12
 800b124:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b128:	f000 b8e2 	b.w	800b2f0 <__malloc_unlock>
 800b12c:	42a3      	cmp	r3, r4
 800b12e:	d908      	bls.n	800b142 <_free_r+0x46>
 800b130:	6825      	ldr	r5, [r4, #0]
 800b132:	1961      	adds	r1, r4, r5
 800b134:	428b      	cmp	r3, r1
 800b136:	bf01      	itttt	eq
 800b138:	6819      	ldreq	r1, [r3, #0]
 800b13a:	685b      	ldreq	r3, [r3, #4]
 800b13c:	1949      	addeq	r1, r1, r5
 800b13e:	6021      	streq	r1, [r4, #0]
 800b140:	e7ed      	b.n	800b11e <_free_r+0x22>
 800b142:	461a      	mov	r2, r3
 800b144:	685b      	ldr	r3, [r3, #4]
 800b146:	b10b      	cbz	r3, 800b14c <_free_r+0x50>
 800b148:	42a3      	cmp	r3, r4
 800b14a:	d9fa      	bls.n	800b142 <_free_r+0x46>
 800b14c:	6811      	ldr	r1, [r2, #0]
 800b14e:	1855      	adds	r5, r2, r1
 800b150:	42a5      	cmp	r5, r4
 800b152:	d10b      	bne.n	800b16c <_free_r+0x70>
 800b154:	6824      	ldr	r4, [r4, #0]
 800b156:	4421      	add	r1, r4
 800b158:	1854      	adds	r4, r2, r1
 800b15a:	42a3      	cmp	r3, r4
 800b15c:	6011      	str	r1, [r2, #0]
 800b15e:	d1e0      	bne.n	800b122 <_free_r+0x26>
 800b160:	681c      	ldr	r4, [r3, #0]
 800b162:	685b      	ldr	r3, [r3, #4]
 800b164:	6053      	str	r3, [r2, #4]
 800b166:	440c      	add	r4, r1
 800b168:	6014      	str	r4, [r2, #0]
 800b16a:	e7da      	b.n	800b122 <_free_r+0x26>
 800b16c:	d902      	bls.n	800b174 <_free_r+0x78>
 800b16e:	230c      	movs	r3, #12
 800b170:	6003      	str	r3, [r0, #0]
 800b172:	e7d6      	b.n	800b122 <_free_r+0x26>
 800b174:	6825      	ldr	r5, [r4, #0]
 800b176:	1961      	adds	r1, r4, r5
 800b178:	428b      	cmp	r3, r1
 800b17a:	bf04      	itt	eq
 800b17c:	6819      	ldreq	r1, [r3, #0]
 800b17e:	685b      	ldreq	r3, [r3, #4]
 800b180:	6063      	str	r3, [r4, #4]
 800b182:	bf04      	itt	eq
 800b184:	1949      	addeq	r1, r1, r5
 800b186:	6021      	streq	r1, [r4, #0]
 800b188:	6054      	str	r4, [r2, #4]
 800b18a:	e7ca      	b.n	800b122 <_free_r+0x26>
 800b18c:	b003      	add	sp, #12
 800b18e:	bd30      	pop	{r4, r5, pc}
 800b190:	20001af0 	.word	0x20001af0

0800b194 <malloc>:
 800b194:	4b02      	ldr	r3, [pc, #8]	; (800b1a0 <malloc+0xc>)
 800b196:	4601      	mov	r1, r0
 800b198:	6818      	ldr	r0, [r3, #0]
 800b19a:	f000 b823 	b.w	800b1e4 <_malloc_r>
 800b19e:	bf00      	nop
 800b1a0:	2000006c 	.word	0x2000006c

0800b1a4 <sbrk_aligned>:
 800b1a4:	b570      	push	{r4, r5, r6, lr}
 800b1a6:	4e0e      	ldr	r6, [pc, #56]	; (800b1e0 <sbrk_aligned+0x3c>)
 800b1a8:	460c      	mov	r4, r1
 800b1aa:	6831      	ldr	r1, [r6, #0]
 800b1ac:	4605      	mov	r5, r0
 800b1ae:	b911      	cbnz	r1, 800b1b6 <sbrk_aligned+0x12>
 800b1b0:	f001 f808 	bl	800c1c4 <_sbrk_r>
 800b1b4:	6030      	str	r0, [r6, #0]
 800b1b6:	4621      	mov	r1, r4
 800b1b8:	4628      	mov	r0, r5
 800b1ba:	f001 f803 	bl	800c1c4 <_sbrk_r>
 800b1be:	1c43      	adds	r3, r0, #1
 800b1c0:	d00a      	beq.n	800b1d8 <sbrk_aligned+0x34>
 800b1c2:	1cc4      	adds	r4, r0, #3
 800b1c4:	f024 0403 	bic.w	r4, r4, #3
 800b1c8:	42a0      	cmp	r0, r4
 800b1ca:	d007      	beq.n	800b1dc <sbrk_aligned+0x38>
 800b1cc:	1a21      	subs	r1, r4, r0
 800b1ce:	4628      	mov	r0, r5
 800b1d0:	f000 fff8 	bl	800c1c4 <_sbrk_r>
 800b1d4:	3001      	adds	r0, #1
 800b1d6:	d101      	bne.n	800b1dc <sbrk_aligned+0x38>
 800b1d8:	f04f 34ff 	mov.w	r4, #4294967295
 800b1dc:	4620      	mov	r0, r4
 800b1de:	bd70      	pop	{r4, r5, r6, pc}
 800b1e0:	20001af4 	.word	0x20001af4

0800b1e4 <_malloc_r>:
 800b1e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b1e8:	1ccd      	adds	r5, r1, #3
 800b1ea:	f025 0503 	bic.w	r5, r5, #3
 800b1ee:	3508      	adds	r5, #8
 800b1f0:	2d0c      	cmp	r5, #12
 800b1f2:	bf38      	it	cc
 800b1f4:	250c      	movcc	r5, #12
 800b1f6:	2d00      	cmp	r5, #0
 800b1f8:	4607      	mov	r7, r0
 800b1fa:	db01      	blt.n	800b200 <_malloc_r+0x1c>
 800b1fc:	42a9      	cmp	r1, r5
 800b1fe:	d905      	bls.n	800b20c <_malloc_r+0x28>
 800b200:	230c      	movs	r3, #12
 800b202:	603b      	str	r3, [r7, #0]
 800b204:	2600      	movs	r6, #0
 800b206:	4630      	mov	r0, r6
 800b208:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b20c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b2e0 <_malloc_r+0xfc>
 800b210:	f000 f868 	bl	800b2e4 <__malloc_lock>
 800b214:	f8d8 3000 	ldr.w	r3, [r8]
 800b218:	461c      	mov	r4, r3
 800b21a:	bb5c      	cbnz	r4, 800b274 <_malloc_r+0x90>
 800b21c:	4629      	mov	r1, r5
 800b21e:	4638      	mov	r0, r7
 800b220:	f7ff ffc0 	bl	800b1a4 <sbrk_aligned>
 800b224:	1c43      	adds	r3, r0, #1
 800b226:	4604      	mov	r4, r0
 800b228:	d155      	bne.n	800b2d6 <_malloc_r+0xf2>
 800b22a:	f8d8 4000 	ldr.w	r4, [r8]
 800b22e:	4626      	mov	r6, r4
 800b230:	2e00      	cmp	r6, #0
 800b232:	d145      	bne.n	800b2c0 <_malloc_r+0xdc>
 800b234:	2c00      	cmp	r4, #0
 800b236:	d048      	beq.n	800b2ca <_malloc_r+0xe6>
 800b238:	6823      	ldr	r3, [r4, #0]
 800b23a:	4631      	mov	r1, r6
 800b23c:	4638      	mov	r0, r7
 800b23e:	eb04 0903 	add.w	r9, r4, r3
 800b242:	f000 ffbf 	bl	800c1c4 <_sbrk_r>
 800b246:	4581      	cmp	r9, r0
 800b248:	d13f      	bne.n	800b2ca <_malloc_r+0xe6>
 800b24a:	6821      	ldr	r1, [r4, #0]
 800b24c:	1a6d      	subs	r5, r5, r1
 800b24e:	4629      	mov	r1, r5
 800b250:	4638      	mov	r0, r7
 800b252:	f7ff ffa7 	bl	800b1a4 <sbrk_aligned>
 800b256:	3001      	adds	r0, #1
 800b258:	d037      	beq.n	800b2ca <_malloc_r+0xe6>
 800b25a:	6823      	ldr	r3, [r4, #0]
 800b25c:	442b      	add	r3, r5
 800b25e:	6023      	str	r3, [r4, #0]
 800b260:	f8d8 3000 	ldr.w	r3, [r8]
 800b264:	2b00      	cmp	r3, #0
 800b266:	d038      	beq.n	800b2da <_malloc_r+0xf6>
 800b268:	685a      	ldr	r2, [r3, #4]
 800b26a:	42a2      	cmp	r2, r4
 800b26c:	d12b      	bne.n	800b2c6 <_malloc_r+0xe2>
 800b26e:	2200      	movs	r2, #0
 800b270:	605a      	str	r2, [r3, #4]
 800b272:	e00f      	b.n	800b294 <_malloc_r+0xb0>
 800b274:	6822      	ldr	r2, [r4, #0]
 800b276:	1b52      	subs	r2, r2, r5
 800b278:	d41f      	bmi.n	800b2ba <_malloc_r+0xd6>
 800b27a:	2a0b      	cmp	r2, #11
 800b27c:	d917      	bls.n	800b2ae <_malloc_r+0xca>
 800b27e:	1961      	adds	r1, r4, r5
 800b280:	42a3      	cmp	r3, r4
 800b282:	6025      	str	r5, [r4, #0]
 800b284:	bf18      	it	ne
 800b286:	6059      	strne	r1, [r3, #4]
 800b288:	6863      	ldr	r3, [r4, #4]
 800b28a:	bf08      	it	eq
 800b28c:	f8c8 1000 	streq.w	r1, [r8]
 800b290:	5162      	str	r2, [r4, r5]
 800b292:	604b      	str	r3, [r1, #4]
 800b294:	4638      	mov	r0, r7
 800b296:	f104 060b 	add.w	r6, r4, #11
 800b29a:	f000 f829 	bl	800b2f0 <__malloc_unlock>
 800b29e:	f026 0607 	bic.w	r6, r6, #7
 800b2a2:	1d23      	adds	r3, r4, #4
 800b2a4:	1af2      	subs	r2, r6, r3
 800b2a6:	d0ae      	beq.n	800b206 <_malloc_r+0x22>
 800b2a8:	1b9b      	subs	r3, r3, r6
 800b2aa:	50a3      	str	r3, [r4, r2]
 800b2ac:	e7ab      	b.n	800b206 <_malloc_r+0x22>
 800b2ae:	42a3      	cmp	r3, r4
 800b2b0:	6862      	ldr	r2, [r4, #4]
 800b2b2:	d1dd      	bne.n	800b270 <_malloc_r+0x8c>
 800b2b4:	f8c8 2000 	str.w	r2, [r8]
 800b2b8:	e7ec      	b.n	800b294 <_malloc_r+0xb0>
 800b2ba:	4623      	mov	r3, r4
 800b2bc:	6864      	ldr	r4, [r4, #4]
 800b2be:	e7ac      	b.n	800b21a <_malloc_r+0x36>
 800b2c0:	4634      	mov	r4, r6
 800b2c2:	6876      	ldr	r6, [r6, #4]
 800b2c4:	e7b4      	b.n	800b230 <_malloc_r+0x4c>
 800b2c6:	4613      	mov	r3, r2
 800b2c8:	e7cc      	b.n	800b264 <_malloc_r+0x80>
 800b2ca:	230c      	movs	r3, #12
 800b2cc:	603b      	str	r3, [r7, #0]
 800b2ce:	4638      	mov	r0, r7
 800b2d0:	f000 f80e 	bl	800b2f0 <__malloc_unlock>
 800b2d4:	e797      	b.n	800b206 <_malloc_r+0x22>
 800b2d6:	6025      	str	r5, [r4, #0]
 800b2d8:	e7dc      	b.n	800b294 <_malloc_r+0xb0>
 800b2da:	605b      	str	r3, [r3, #4]
 800b2dc:	deff      	udf	#255	; 0xff
 800b2de:	bf00      	nop
 800b2e0:	20001af0 	.word	0x20001af0

0800b2e4 <__malloc_lock>:
 800b2e4:	4801      	ldr	r0, [pc, #4]	; (800b2ec <__malloc_lock+0x8>)
 800b2e6:	f7ff b88b 	b.w	800a400 <__retarget_lock_acquire_recursive>
 800b2ea:	bf00      	nop
 800b2ec:	20001aec 	.word	0x20001aec

0800b2f0 <__malloc_unlock>:
 800b2f0:	4801      	ldr	r0, [pc, #4]	; (800b2f8 <__malloc_unlock+0x8>)
 800b2f2:	f7ff b886 	b.w	800a402 <__retarget_lock_release_recursive>
 800b2f6:	bf00      	nop
 800b2f8:	20001aec 	.word	0x20001aec

0800b2fc <_Balloc>:
 800b2fc:	b570      	push	{r4, r5, r6, lr}
 800b2fe:	69c6      	ldr	r6, [r0, #28]
 800b300:	4604      	mov	r4, r0
 800b302:	460d      	mov	r5, r1
 800b304:	b976      	cbnz	r6, 800b324 <_Balloc+0x28>
 800b306:	2010      	movs	r0, #16
 800b308:	f7ff ff44 	bl	800b194 <malloc>
 800b30c:	4602      	mov	r2, r0
 800b30e:	61e0      	str	r0, [r4, #28]
 800b310:	b920      	cbnz	r0, 800b31c <_Balloc+0x20>
 800b312:	4b18      	ldr	r3, [pc, #96]	; (800b374 <_Balloc+0x78>)
 800b314:	4818      	ldr	r0, [pc, #96]	; (800b378 <_Balloc+0x7c>)
 800b316:	216b      	movs	r1, #107	; 0x6b
 800b318:	f000 ff72 	bl	800c200 <__assert_func>
 800b31c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b320:	6006      	str	r6, [r0, #0]
 800b322:	60c6      	str	r6, [r0, #12]
 800b324:	69e6      	ldr	r6, [r4, #28]
 800b326:	68f3      	ldr	r3, [r6, #12]
 800b328:	b183      	cbz	r3, 800b34c <_Balloc+0x50>
 800b32a:	69e3      	ldr	r3, [r4, #28]
 800b32c:	68db      	ldr	r3, [r3, #12]
 800b32e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b332:	b9b8      	cbnz	r0, 800b364 <_Balloc+0x68>
 800b334:	2101      	movs	r1, #1
 800b336:	fa01 f605 	lsl.w	r6, r1, r5
 800b33a:	1d72      	adds	r2, r6, #5
 800b33c:	0092      	lsls	r2, r2, #2
 800b33e:	4620      	mov	r0, r4
 800b340:	f000 ff7c 	bl	800c23c <_calloc_r>
 800b344:	b160      	cbz	r0, 800b360 <_Balloc+0x64>
 800b346:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b34a:	e00e      	b.n	800b36a <_Balloc+0x6e>
 800b34c:	2221      	movs	r2, #33	; 0x21
 800b34e:	2104      	movs	r1, #4
 800b350:	4620      	mov	r0, r4
 800b352:	f000 ff73 	bl	800c23c <_calloc_r>
 800b356:	69e3      	ldr	r3, [r4, #28]
 800b358:	60f0      	str	r0, [r6, #12]
 800b35a:	68db      	ldr	r3, [r3, #12]
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d1e4      	bne.n	800b32a <_Balloc+0x2e>
 800b360:	2000      	movs	r0, #0
 800b362:	bd70      	pop	{r4, r5, r6, pc}
 800b364:	6802      	ldr	r2, [r0, #0]
 800b366:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b36a:	2300      	movs	r3, #0
 800b36c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b370:	e7f7      	b.n	800b362 <_Balloc+0x66>
 800b372:	bf00      	nop
 800b374:	0800d679 	.word	0x0800d679
 800b378:	0800d6f9 	.word	0x0800d6f9

0800b37c <_Bfree>:
 800b37c:	b570      	push	{r4, r5, r6, lr}
 800b37e:	69c6      	ldr	r6, [r0, #28]
 800b380:	4605      	mov	r5, r0
 800b382:	460c      	mov	r4, r1
 800b384:	b976      	cbnz	r6, 800b3a4 <_Bfree+0x28>
 800b386:	2010      	movs	r0, #16
 800b388:	f7ff ff04 	bl	800b194 <malloc>
 800b38c:	4602      	mov	r2, r0
 800b38e:	61e8      	str	r0, [r5, #28]
 800b390:	b920      	cbnz	r0, 800b39c <_Bfree+0x20>
 800b392:	4b09      	ldr	r3, [pc, #36]	; (800b3b8 <_Bfree+0x3c>)
 800b394:	4809      	ldr	r0, [pc, #36]	; (800b3bc <_Bfree+0x40>)
 800b396:	218f      	movs	r1, #143	; 0x8f
 800b398:	f000 ff32 	bl	800c200 <__assert_func>
 800b39c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b3a0:	6006      	str	r6, [r0, #0]
 800b3a2:	60c6      	str	r6, [r0, #12]
 800b3a4:	b13c      	cbz	r4, 800b3b6 <_Bfree+0x3a>
 800b3a6:	69eb      	ldr	r3, [r5, #28]
 800b3a8:	6862      	ldr	r2, [r4, #4]
 800b3aa:	68db      	ldr	r3, [r3, #12]
 800b3ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b3b0:	6021      	str	r1, [r4, #0]
 800b3b2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b3b6:	bd70      	pop	{r4, r5, r6, pc}
 800b3b8:	0800d679 	.word	0x0800d679
 800b3bc:	0800d6f9 	.word	0x0800d6f9

0800b3c0 <__multadd>:
 800b3c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b3c4:	690d      	ldr	r5, [r1, #16]
 800b3c6:	4607      	mov	r7, r0
 800b3c8:	460c      	mov	r4, r1
 800b3ca:	461e      	mov	r6, r3
 800b3cc:	f101 0c14 	add.w	ip, r1, #20
 800b3d0:	2000      	movs	r0, #0
 800b3d2:	f8dc 3000 	ldr.w	r3, [ip]
 800b3d6:	b299      	uxth	r1, r3
 800b3d8:	fb02 6101 	mla	r1, r2, r1, r6
 800b3dc:	0c1e      	lsrs	r6, r3, #16
 800b3de:	0c0b      	lsrs	r3, r1, #16
 800b3e0:	fb02 3306 	mla	r3, r2, r6, r3
 800b3e4:	b289      	uxth	r1, r1
 800b3e6:	3001      	adds	r0, #1
 800b3e8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b3ec:	4285      	cmp	r5, r0
 800b3ee:	f84c 1b04 	str.w	r1, [ip], #4
 800b3f2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b3f6:	dcec      	bgt.n	800b3d2 <__multadd+0x12>
 800b3f8:	b30e      	cbz	r6, 800b43e <__multadd+0x7e>
 800b3fa:	68a3      	ldr	r3, [r4, #8]
 800b3fc:	42ab      	cmp	r3, r5
 800b3fe:	dc19      	bgt.n	800b434 <__multadd+0x74>
 800b400:	6861      	ldr	r1, [r4, #4]
 800b402:	4638      	mov	r0, r7
 800b404:	3101      	adds	r1, #1
 800b406:	f7ff ff79 	bl	800b2fc <_Balloc>
 800b40a:	4680      	mov	r8, r0
 800b40c:	b928      	cbnz	r0, 800b41a <__multadd+0x5a>
 800b40e:	4602      	mov	r2, r0
 800b410:	4b0c      	ldr	r3, [pc, #48]	; (800b444 <__multadd+0x84>)
 800b412:	480d      	ldr	r0, [pc, #52]	; (800b448 <__multadd+0x88>)
 800b414:	21ba      	movs	r1, #186	; 0xba
 800b416:	f000 fef3 	bl	800c200 <__assert_func>
 800b41a:	6922      	ldr	r2, [r4, #16]
 800b41c:	3202      	adds	r2, #2
 800b41e:	f104 010c 	add.w	r1, r4, #12
 800b422:	0092      	lsls	r2, r2, #2
 800b424:	300c      	adds	r0, #12
 800b426:	f000 fedd 	bl	800c1e4 <memcpy>
 800b42a:	4621      	mov	r1, r4
 800b42c:	4638      	mov	r0, r7
 800b42e:	f7ff ffa5 	bl	800b37c <_Bfree>
 800b432:	4644      	mov	r4, r8
 800b434:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b438:	3501      	adds	r5, #1
 800b43a:	615e      	str	r6, [r3, #20]
 800b43c:	6125      	str	r5, [r4, #16]
 800b43e:	4620      	mov	r0, r4
 800b440:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b444:	0800d6e8 	.word	0x0800d6e8
 800b448:	0800d6f9 	.word	0x0800d6f9

0800b44c <__hi0bits>:
 800b44c:	0c03      	lsrs	r3, r0, #16
 800b44e:	041b      	lsls	r3, r3, #16
 800b450:	b9d3      	cbnz	r3, 800b488 <__hi0bits+0x3c>
 800b452:	0400      	lsls	r0, r0, #16
 800b454:	2310      	movs	r3, #16
 800b456:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b45a:	bf04      	itt	eq
 800b45c:	0200      	lsleq	r0, r0, #8
 800b45e:	3308      	addeq	r3, #8
 800b460:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b464:	bf04      	itt	eq
 800b466:	0100      	lsleq	r0, r0, #4
 800b468:	3304      	addeq	r3, #4
 800b46a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b46e:	bf04      	itt	eq
 800b470:	0080      	lsleq	r0, r0, #2
 800b472:	3302      	addeq	r3, #2
 800b474:	2800      	cmp	r0, #0
 800b476:	db05      	blt.n	800b484 <__hi0bits+0x38>
 800b478:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b47c:	f103 0301 	add.w	r3, r3, #1
 800b480:	bf08      	it	eq
 800b482:	2320      	moveq	r3, #32
 800b484:	4618      	mov	r0, r3
 800b486:	4770      	bx	lr
 800b488:	2300      	movs	r3, #0
 800b48a:	e7e4      	b.n	800b456 <__hi0bits+0xa>

0800b48c <__lo0bits>:
 800b48c:	6803      	ldr	r3, [r0, #0]
 800b48e:	f013 0207 	ands.w	r2, r3, #7
 800b492:	d00c      	beq.n	800b4ae <__lo0bits+0x22>
 800b494:	07d9      	lsls	r1, r3, #31
 800b496:	d422      	bmi.n	800b4de <__lo0bits+0x52>
 800b498:	079a      	lsls	r2, r3, #30
 800b49a:	bf49      	itett	mi
 800b49c:	085b      	lsrmi	r3, r3, #1
 800b49e:	089b      	lsrpl	r3, r3, #2
 800b4a0:	6003      	strmi	r3, [r0, #0]
 800b4a2:	2201      	movmi	r2, #1
 800b4a4:	bf5c      	itt	pl
 800b4a6:	6003      	strpl	r3, [r0, #0]
 800b4a8:	2202      	movpl	r2, #2
 800b4aa:	4610      	mov	r0, r2
 800b4ac:	4770      	bx	lr
 800b4ae:	b299      	uxth	r1, r3
 800b4b0:	b909      	cbnz	r1, 800b4b6 <__lo0bits+0x2a>
 800b4b2:	0c1b      	lsrs	r3, r3, #16
 800b4b4:	2210      	movs	r2, #16
 800b4b6:	b2d9      	uxtb	r1, r3
 800b4b8:	b909      	cbnz	r1, 800b4be <__lo0bits+0x32>
 800b4ba:	3208      	adds	r2, #8
 800b4bc:	0a1b      	lsrs	r3, r3, #8
 800b4be:	0719      	lsls	r1, r3, #28
 800b4c0:	bf04      	itt	eq
 800b4c2:	091b      	lsreq	r3, r3, #4
 800b4c4:	3204      	addeq	r2, #4
 800b4c6:	0799      	lsls	r1, r3, #30
 800b4c8:	bf04      	itt	eq
 800b4ca:	089b      	lsreq	r3, r3, #2
 800b4cc:	3202      	addeq	r2, #2
 800b4ce:	07d9      	lsls	r1, r3, #31
 800b4d0:	d403      	bmi.n	800b4da <__lo0bits+0x4e>
 800b4d2:	085b      	lsrs	r3, r3, #1
 800b4d4:	f102 0201 	add.w	r2, r2, #1
 800b4d8:	d003      	beq.n	800b4e2 <__lo0bits+0x56>
 800b4da:	6003      	str	r3, [r0, #0]
 800b4dc:	e7e5      	b.n	800b4aa <__lo0bits+0x1e>
 800b4de:	2200      	movs	r2, #0
 800b4e0:	e7e3      	b.n	800b4aa <__lo0bits+0x1e>
 800b4e2:	2220      	movs	r2, #32
 800b4e4:	e7e1      	b.n	800b4aa <__lo0bits+0x1e>
	...

0800b4e8 <__i2b>:
 800b4e8:	b510      	push	{r4, lr}
 800b4ea:	460c      	mov	r4, r1
 800b4ec:	2101      	movs	r1, #1
 800b4ee:	f7ff ff05 	bl	800b2fc <_Balloc>
 800b4f2:	4602      	mov	r2, r0
 800b4f4:	b928      	cbnz	r0, 800b502 <__i2b+0x1a>
 800b4f6:	4b05      	ldr	r3, [pc, #20]	; (800b50c <__i2b+0x24>)
 800b4f8:	4805      	ldr	r0, [pc, #20]	; (800b510 <__i2b+0x28>)
 800b4fa:	f240 1145 	movw	r1, #325	; 0x145
 800b4fe:	f000 fe7f 	bl	800c200 <__assert_func>
 800b502:	2301      	movs	r3, #1
 800b504:	6144      	str	r4, [r0, #20]
 800b506:	6103      	str	r3, [r0, #16]
 800b508:	bd10      	pop	{r4, pc}
 800b50a:	bf00      	nop
 800b50c:	0800d6e8 	.word	0x0800d6e8
 800b510:	0800d6f9 	.word	0x0800d6f9

0800b514 <__multiply>:
 800b514:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b518:	4691      	mov	r9, r2
 800b51a:	690a      	ldr	r2, [r1, #16]
 800b51c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b520:	429a      	cmp	r2, r3
 800b522:	bfb8      	it	lt
 800b524:	460b      	movlt	r3, r1
 800b526:	460c      	mov	r4, r1
 800b528:	bfbc      	itt	lt
 800b52a:	464c      	movlt	r4, r9
 800b52c:	4699      	movlt	r9, r3
 800b52e:	6927      	ldr	r7, [r4, #16]
 800b530:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b534:	68a3      	ldr	r3, [r4, #8]
 800b536:	6861      	ldr	r1, [r4, #4]
 800b538:	eb07 060a 	add.w	r6, r7, sl
 800b53c:	42b3      	cmp	r3, r6
 800b53e:	b085      	sub	sp, #20
 800b540:	bfb8      	it	lt
 800b542:	3101      	addlt	r1, #1
 800b544:	f7ff feda 	bl	800b2fc <_Balloc>
 800b548:	b930      	cbnz	r0, 800b558 <__multiply+0x44>
 800b54a:	4602      	mov	r2, r0
 800b54c:	4b44      	ldr	r3, [pc, #272]	; (800b660 <__multiply+0x14c>)
 800b54e:	4845      	ldr	r0, [pc, #276]	; (800b664 <__multiply+0x150>)
 800b550:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800b554:	f000 fe54 	bl	800c200 <__assert_func>
 800b558:	f100 0514 	add.w	r5, r0, #20
 800b55c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b560:	462b      	mov	r3, r5
 800b562:	2200      	movs	r2, #0
 800b564:	4543      	cmp	r3, r8
 800b566:	d321      	bcc.n	800b5ac <__multiply+0x98>
 800b568:	f104 0314 	add.w	r3, r4, #20
 800b56c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b570:	f109 0314 	add.w	r3, r9, #20
 800b574:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b578:	9202      	str	r2, [sp, #8]
 800b57a:	1b3a      	subs	r2, r7, r4
 800b57c:	3a15      	subs	r2, #21
 800b57e:	f022 0203 	bic.w	r2, r2, #3
 800b582:	3204      	adds	r2, #4
 800b584:	f104 0115 	add.w	r1, r4, #21
 800b588:	428f      	cmp	r7, r1
 800b58a:	bf38      	it	cc
 800b58c:	2204      	movcc	r2, #4
 800b58e:	9201      	str	r2, [sp, #4]
 800b590:	9a02      	ldr	r2, [sp, #8]
 800b592:	9303      	str	r3, [sp, #12]
 800b594:	429a      	cmp	r2, r3
 800b596:	d80c      	bhi.n	800b5b2 <__multiply+0x9e>
 800b598:	2e00      	cmp	r6, #0
 800b59a:	dd03      	ble.n	800b5a4 <__multiply+0x90>
 800b59c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d05b      	beq.n	800b65c <__multiply+0x148>
 800b5a4:	6106      	str	r6, [r0, #16]
 800b5a6:	b005      	add	sp, #20
 800b5a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5ac:	f843 2b04 	str.w	r2, [r3], #4
 800b5b0:	e7d8      	b.n	800b564 <__multiply+0x50>
 800b5b2:	f8b3 a000 	ldrh.w	sl, [r3]
 800b5b6:	f1ba 0f00 	cmp.w	sl, #0
 800b5ba:	d024      	beq.n	800b606 <__multiply+0xf2>
 800b5bc:	f104 0e14 	add.w	lr, r4, #20
 800b5c0:	46a9      	mov	r9, r5
 800b5c2:	f04f 0c00 	mov.w	ip, #0
 800b5c6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b5ca:	f8d9 1000 	ldr.w	r1, [r9]
 800b5ce:	fa1f fb82 	uxth.w	fp, r2
 800b5d2:	b289      	uxth	r1, r1
 800b5d4:	fb0a 110b 	mla	r1, sl, fp, r1
 800b5d8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b5dc:	f8d9 2000 	ldr.w	r2, [r9]
 800b5e0:	4461      	add	r1, ip
 800b5e2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b5e6:	fb0a c20b 	mla	r2, sl, fp, ip
 800b5ea:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b5ee:	b289      	uxth	r1, r1
 800b5f0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b5f4:	4577      	cmp	r7, lr
 800b5f6:	f849 1b04 	str.w	r1, [r9], #4
 800b5fa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b5fe:	d8e2      	bhi.n	800b5c6 <__multiply+0xb2>
 800b600:	9a01      	ldr	r2, [sp, #4]
 800b602:	f845 c002 	str.w	ip, [r5, r2]
 800b606:	9a03      	ldr	r2, [sp, #12]
 800b608:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b60c:	3304      	adds	r3, #4
 800b60e:	f1b9 0f00 	cmp.w	r9, #0
 800b612:	d021      	beq.n	800b658 <__multiply+0x144>
 800b614:	6829      	ldr	r1, [r5, #0]
 800b616:	f104 0c14 	add.w	ip, r4, #20
 800b61a:	46ae      	mov	lr, r5
 800b61c:	f04f 0a00 	mov.w	sl, #0
 800b620:	f8bc b000 	ldrh.w	fp, [ip]
 800b624:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b628:	fb09 220b 	mla	r2, r9, fp, r2
 800b62c:	4452      	add	r2, sl
 800b62e:	b289      	uxth	r1, r1
 800b630:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b634:	f84e 1b04 	str.w	r1, [lr], #4
 800b638:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b63c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b640:	f8be 1000 	ldrh.w	r1, [lr]
 800b644:	fb09 110a 	mla	r1, r9, sl, r1
 800b648:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800b64c:	4567      	cmp	r7, ip
 800b64e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b652:	d8e5      	bhi.n	800b620 <__multiply+0x10c>
 800b654:	9a01      	ldr	r2, [sp, #4]
 800b656:	50a9      	str	r1, [r5, r2]
 800b658:	3504      	adds	r5, #4
 800b65a:	e799      	b.n	800b590 <__multiply+0x7c>
 800b65c:	3e01      	subs	r6, #1
 800b65e:	e79b      	b.n	800b598 <__multiply+0x84>
 800b660:	0800d6e8 	.word	0x0800d6e8
 800b664:	0800d6f9 	.word	0x0800d6f9

0800b668 <__pow5mult>:
 800b668:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b66c:	4615      	mov	r5, r2
 800b66e:	f012 0203 	ands.w	r2, r2, #3
 800b672:	4606      	mov	r6, r0
 800b674:	460f      	mov	r7, r1
 800b676:	d007      	beq.n	800b688 <__pow5mult+0x20>
 800b678:	4c25      	ldr	r4, [pc, #148]	; (800b710 <__pow5mult+0xa8>)
 800b67a:	3a01      	subs	r2, #1
 800b67c:	2300      	movs	r3, #0
 800b67e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b682:	f7ff fe9d 	bl	800b3c0 <__multadd>
 800b686:	4607      	mov	r7, r0
 800b688:	10ad      	asrs	r5, r5, #2
 800b68a:	d03d      	beq.n	800b708 <__pow5mult+0xa0>
 800b68c:	69f4      	ldr	r4, [r6, #28]
 800b68e:	b97c      	cbnz	r4, 800b6b0 <__pow5mult+0x48>
 800b690:	2010      	movs	r0, #16
 800b692:	f7ff fd7f 	bl	800b194 <malloc>
 800b696:	4602      	mov	r2, r0
 800b698:	61f0      	str	r0, [r6, #28]
 800b69a:	b928      	cbnz	r0, 800b6a8 <__pow5mult+0x40>
 800b69c:	4b1d      	ldr	r3, [pc, #116]	; (800b714 <__pow5mult+0xac>)
 800b69e:	481e      	ldr	r0, [pc, #120]	; (800b718 <__pow5mult+0xb0>)
 800b6a0:	f240 11b3 	movw	r1, #435	; 0x1b3
 800b6a4:	f000 fdac 	bl	800c200 <__assert_func>
 800b6a8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b6ac:	6004      	str	r4, [r0, #0]
 800b6ae:	60c4      	str	r4, [r0, #12]
 800b6b0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800b6b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b6b8:	b94c      	cbnz	r4, 800b6ce <__pow5mult+0x66>
 800b6ba:	f240 2171 	movw	r1, #625	; 0x271
 800b6be:	4630      	mov	r0, r6
 800b6c0:	f7ff ff12 	bl	800b4e8 <__i2b>
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	f8c8 0008 	str.w	r0, [r8, #8]
 800b6ca:	4604      	mov	r4, r0
 800b6cc:	6003      	str	r3, [r0, #0]
 800b6ce:	f04f 0900 	mov.w	r9, #0
 800b6d2:	07eb      	lsls	r3, r5, #31
 800b6d4:	d50a      	bpl.n	800b6ec <__pow5mult+0x84>
 800b6d6:	4639      	mov	r1, r7
 800b6d8:	4622      	mov	r2, r4
 800b6da:	4630      	mov	r0, r6
 800b6dc:	f7ff ff1a 	bl	800b514 <__multiply>
 800b6e0:	4639      	mov	r1, r7
 800b6e2:	4680      	mov	r8, r0
 800b6e4:	4630      	mov	r0, r6
 800b6e6:	f7ff fe49 	bl	800b37c <_Bfree>
 800b6ea:	4647      	mov	r7, r8
 800b6ec:	106d      	asrs	r5, r5, #1
 800b6ee:	d00b      	beq.n	800b708 <__pow5mult+0xa0>
 800b6f0:	6820      	ldr	r0, [r4, #0]
 800b6f2:	b938      	cbnz	r0, 800b704 <__pow5mult+0x9c>
 800b6f4:	4622      	mov	r2, r4
 800b6f6:	4621      	mov	r1, r4
 800b6f8:	4630      	mov	r0, r6
 800b6fa:	f7ff ff0b 	bl	800b514 <__multiply>
 800b6fe:	6020      	str	r0, [r4, #0]
 800b700:	f8c0 9000 	str.w	r9, [r0]
 800b704:	4604      	mov	r4, r0
 800b706:	e7e4      	b.n	800b6d2 <__pow5mult+0x6a>
 800b708:	4638      	mov	r0, r7
 800b70a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b70e:	bf00      	nop
 800b710:	0800d848 	.word	0x0800d848
 800b714:	0800d679 	.word	0x0800d679
 800b718:	0800d6f9 	.word	0x0800d6f9

0800b71c <__lshift>:
 800b71c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b720:	460c      	mov	r4, r1
 800b722:	6849      	ldr	r1, [r1, #4]
 800b724:	6923      	ldr	r3, [r4, #16]
 800b726:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b72a:	68a3      	ldr	r3, [r4, #8]
 800b72c:	4607      	mov	r7, r0
 800b72e:	4691      	mov	r9, r2
 800b730:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b734:	f108 0601 	add.w	r6, r8, #1
 800b738:	42b3      	cmp	r3, r6
 800b73a:	db0b      	blt.n	800b754 <__lshift+0x38>
 800b73c:	4638      	mov	r0, r7
 800b73e:	f7ff fddd 	bl	800b2fc <_Balloc>
 800b742:	4605      	mov	r5, r0
 800b744:	b948      	cbnz	r0, 800b75a <__lshift+0x3e>
 800b746:	4602      	mov	r2, r0
 800b748:	4b28      	ldr	r3, [pc, #160]	; (800b7ec <__lshift+0xd0>)
 800b74a:	4829      	ldr	r0, [pc, #164]	; (800b7f0 <__lshift+0xd4>)
 800b74c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800b750:	f000 fd56 	bl	800c200 <__assert_func>
 800b754:	3101      	adds	r1, #1
 800b756:	005b      	lsls	r3, r3, #1
 800b758:	e7ee      	b.n	800b738 <__lshift+0x1c>
 800b75a:	2300      	movs	r3, #0
 800b75c:	f100 0114 	add.w	r1, r0, #20
 800b760:	f100 0210 	add.w	r2, r0, #16
 800b764:	4618      	mov	r0, r3
 800b766:	4553      	cmp	r3, sl
 800b768:	db33      	blt.n	800b7d2 <__lshift+0xb6>
 800b76a:	6920      	ldr	r0, [r4, #16]
 800b76c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b770:	f104 0314 	add.w	r3, r4, #20
 800b774:	f019 091f 	ands.w	r9, r9, #31
 800b778:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b77c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b780:	d02b      	beq.n	800b7da <__lshift+0xbe>
 800b782:	f1c9 0e20 	rsb	lr, r9, #32
 800b786:	468a      	mov	sl, r1
 800b788:	2200      	movs	r2, #0
 800b78a:	6818      	ldr	r0, [r3, #0]
 800b78c:	fa00 f009 	lsl.w	r0, r0, r9
 800b790:	4310      	orrs	r0, r2
 800b792:	f84a 0b04 	str.w	r0, [sl], #4
 800b796:	f853 2b04 	ldr.w	r2, [r3], #4
 800b79a:	459c      	cmp	ip, r3
 800b79c:	fa22 f20e 	lsr.w	r2, r2, lr
 800b7a0:	d8f3      	bhi.n	800b78a <__lshift+0x6e>
 800b7a2:	ebac 0304 	sub.w	r3, ip, r4
 800b7a6:	3b15      	subs	r3, #21
 800b7a8:	f023 0303 	bic.w	r3, r3, #3
 800b7ac:	3304      	adds	r3, #4
 800b7ae:	f104 0015 	add.w	r0, r4, #21
 800b7b2:	4584      	cmp	ip, r0
 800b7b4:	bf38      	it	cc
 800b7b6:	2304      	movcc	r3, #4
 800b7b8:	50ca      	str	r2, [r1, r3]
 800b7ba:	b10a      	cbz	r2, 800b7c0 <__lshift+0xa4>
 800b7bc:	f108 0602 	add.w	r6, r8, #2
 800b7c0:	3e01      	subs	r6, #1
 800b7c2:	4638      	mov	r0, r7
 800b7c4:	612e      	str	r6, [r5, #16]
 800b7c6:	4621      	mov	r1, r4
 800b7c8:	f7ff fdd8 	bl	800b37c <_Bfree>
 800b7cc:	4628      	mov	r0, r5
 800b7ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7d2:	f842 0f04 	str.w	r0, [r2, #4]!
 800b7d6:	3301      	adds	r3, #1
 800b7d8:	e7c5      	b.n	800b766 <__lshift+0x4a>
 800b7da:	3904      	subs	r1, #4
 800b7dc:	f853 2b04 	ldr.w	r2, [r3], #4
 800b7e0:	f841 2f04 	str.w	r2, [r1, #4]!
 800b7e4:	459c      	cmp	ip, r3
 800b7e6:	d8f9      	bhi.n	800b7dc <__lshift+0xc0>
 800b7e8:	e7ea      	b.n	800b7c0 <__lshift+0xa4>
 800b7ea:	bf00      	nop
 800b7ec:	0800d6e8 	.word	0x0800d6e8
 800b7f0:	0800d6f9 	.word	0x0800d6f9

0800b7f4 <__mcmp>:
 800b7f4:	b530      	push	{r4, r5, lr}
 800b7f6:	6902      	ldr	r2, [r0, #16]
 800b7f8:	690c      	ldr	r4, [r1, #16]
 800b7fa:	1b12      	subs	r2, r2, r4
 800b7fc:	d10e      	bne.n	800b81c <__mcmp+0x28>
 800b7fe:	f100 0314 	add.w	r3, r0, #20
 800b802:	3114      	adds	r1, #20
 800b804:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b808:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b80c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b810:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b814:	42a5      	cmp	r5, r4
 800b816:	d003      	beq.n	800b820 <__mcmp+0x2c>
 800b818:	d305      	bcc.n	800b826 <__mcmp+0x32>
 800b81a:	2201      	movs	r2, #1
 800b81c:	4610      	mov	r0, r2
 800b81e:	bd30      	pop	{r4, r5, pc}
 800b820:	4283      	cmp	r3, r0
 800b822:	d3f3      	bcc.n	800b80c <__mcmp+0x18>
 800b824:	e7fa      	b.n	800b81c <__mcmp+0x28>
 800b826:	f04f 32ff 	mov.w	r2, #4294967295
 800b82a:	e7f7      	b.n	800b81c <__mcmp+0x28>

0800b82c <__mdiff>:
 800b82c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b830:	460c      	mov	r4, r1
 800b832:	4606      	mov	r6, r0
 800b834:	4611      	mov	r1, r2
 800b836:	4620      	mov	r0, r4
 800b838:	4690      	mov	r8, r2
 800b83a:	f7ff ffdb 	bl	800b7f4 <__mcmp>
 800b83e:	1e05      	subs	r5, r0, #0
 800b840:	d110      	bne.n	800b864 <__mdiff+0x38>
 800b842:	4629      	mov	r1, r5
 800b844:	4630      	mov	r0, r6
 800b846:	f7ff fd59 	bl	800b2fc <_Balloc>
 800b84a:	b930      	cbnz	r0, 800b85a <__mdiff+0x2e>
 800b84c:	4b3a      	ldr	r3, [pc, #232]	; (800b938 <__mdiff+0x10c>)
 800b84e:	4602      	mov	r2, r0
 800b850:	f240 2137 	movw	r1, #567	; 0x237
 800b854:	4839      	ldr	r0, [pc, #228]	; (800b93c <__mdiff+0x110>)
 800b856:	f000 fcd3 	bl	800c200 <__assert_func>
 800b85a:	2301      	movs	r3, #1
 800b85c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b860:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b864:	bfa4      	itt	ge
 800b866:	4643      	movge	r3, r8
 800b868:	46a0      	movge	r8, r4
 800b86a:	4630      	mov	r0, r6
 800b86c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b870:	bfa6      	itte	ge
 800b872:	461c      	movge	r4, r3
 800b874:	2500      	movge	r5, #0
 800b876:	2501      	movlt	r5, #1
 800b878:	f7ff fd40 	bl	800b2fc <_Balloc>
 800b87c:	b920      	cbnz	r0, 800b888 <__mdiff+0x5c>
 800b87e:	4b2e      	ldr	r3, [pc, #184]	; (800b938 <__mdiff+0x10c>)
 800b880:	4602      	mov	r2, r0
 800b882:	f240 2145 	movw	r1, #581	; 0x245
 800b886:	e7e5      	b.n	800b854 <__mdiff+0x28>
 800b888:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b88c:	6926      	ldr	r6, [r4, #16]
 800b88e:	60c5      	str	r5, [r0, #12]
 800b890:	f104 0914 	add.w	r9, r4, #20
 800b894:	f108 0514 	add.w	r5, r8, #20
 800b898:	f100 0e14 	add.w	lr, r0, #20
 800b89c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b8a0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b8a4:	f108 0210 	add.w	r2, r8, #16
 800b8a8:	46f2      	mov	sl, lr
 800b8aa:	2100      	movs	r1, #0
 800b8ac:	f859 3b04 	ldr.w	r3, [r9], #4
 800b8b0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b8b4:	fa11 f88b 	uxtah	r8, r1, fp
 800b8b8:	b299      	uxth	r1, r3
 800b8ba:	0c1b      	lsrs	r3, r3, #16
 800b8bc:	eba8 0801 	sub.w	r8, r8, r1
 800b8c0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b8c4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b8c8:	fa1f f888 	uxth.w	r8, r8
 800b8cc:	1419      	asrs	r1, r3, #16
 800b8ce:	454e      	cmp	r6, r9
 800b8d0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b8d4:	f84a 3b04 	str.w	r3, [sl], #4
 800b8d8:	d8e8      	bhi.n	800b8ac <__mdiff+0x80>
 800b8da:	1b33      	subs	r3, r6, r4
 800b8dc:	3b15      	subs	r3, #21
 800b8de:	f023 0303 	bic.w	r3, r3, #3
 800b8e2:	3304      	adds	r3, #4
 800b8e4:	3415      	adds	r4, #21
 800b8e6:	42a6      	cmp	r6, r4
 800b8e8:	bf38      	it	cc
 800b8ea:	2304      	movcc	r3, #4
 800b8ec:	441d      	add	r5, r3
 800b8ee:	4473      	add	r3, lr
 800b8f0:	469e      	mov	lr, r3
 800b8f2:	462e      	mov	r6, r5
 800b8f4:	4566      	cmp	r6, ip
 800b8f6:	d30e      	bcc.n	800b916 <__mdiff+0xea>
 800b8f8:	f10c 0203 	add.w	r2, ip, #3
 800b8fc:	1b52      	subs	r2, r2, r5
 800b8fe:	f022 0203 	bic.w	r2, r2, #3
 800b902:	3d03      	subs	r5, #3
 800b904:	45ac      	cmp	ip, r5
 800b906:	bf38      	it	cc
 800b908:	2200      	movcc	r2, #0
 800b90a:	4413      	add	r3, r2
 800b90c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800b910:	b17a      	cbz	r2, 800b932 <__mdiff+0x106>
 800b912:	6107      	str	r7, [r0, #16]
 800b914:	e7a4      	b.n	800b860 <__mdiff+0x34>
 800b916:	f856 8b04 	ldr.w	r8, [r6], #4
 800b91a:	fa11 f288 	uxtah	r2, r1, r8
 800b91e:	1414      	asrs	r4, r2, #16
 800b920:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b924:	b292      	uxth	r2, r2
 800b926:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b92a:	f84e 2b04 	str.w	r2, [lr], #4
 800b92e:	1421      	asrs	r1, r4, #16
 800b930:	e7e0      	b.n	800b8f4 <__mdiff+0xc8>
 800b932:	3f01      	subs	r7, #1
 800b934:	e7ea      	b.n	800b90c <__mdiff+0xe0>
 800b936:	bf00      	nop
 800b938:	0800d6e8 	.word	0x0800d6e8
 800b93c:	0800d6f9 	.word	0x0800d6f9

0800b940 <__d2b>:
 800b940:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b944:	460f      	mov	r7, r1
 800b946:	2101      	movs	r1, #1
 800b948:	ec59 8b10 	vmov	r8, r9, d0
 800b94c:	4616      	mov	r6, r2
 800b94e:	f7ff fcd5 	bl	800b2fc <_Balloc>
 800b952:	4604      	mov	r4, r0
 800b954:	b930      	cbnz	r0, 800b964 <__d2b+0x24>
 800b956:	4602      	mov	r2, r0
 800b958:	4b24      	ldr	r3, [pc, #144]	; (800b9ec <__d2b+0xac>)
 800b95a:	4825      	ldr	r0, [pc, #148]	; (800b9f0 <__d2b+0xb0>)
 800b95c:	f240 310f 	movw	r1, #783	; 0x30f
 800b960:	f000 fc4e 	bl	800c200 <__assert_func>
 800b964:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b968:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b96c:	bb2d      	cbnz	r5, 800b9ba <__d2b+0x7a>
 800b96e:	9301      	str	r3, [sp, #4]
 800b970:	f1b8 0300 	subs.w	r3, r8, #0
 800b974:	d026      	beq.n	800b9c4 <__d2b+0x84>
 800b976:	4668      	mov	r0, sp
 800b978:	9300      	str	r3, [sp, #0]
 800b97a:	f7ff fd87 	bl	800b48c <__lo0bits>
 800b97e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b982:	b1e8      	cbz	r0, 800b9c0 <__d2b+0x80>
 800b984:	f1c0 0320 	rsb	r3, r0, #32
 800b988:	fa02 f303 	lsl.w	r3, r2, r3
 800b98c:	430b      	orrs	r3, r1
 800b98e:	40c2      	lsrs	r2, r0
 800b990:	6163      	str	r3, [r4, #20]
 800b992:	9201      	str	r2, [sp, #4]
 800b994:	9b01      	ldr	r3, [sp, #4]
 800b996:	61a3      	str	r3, [r4, #24]
 800b998:	2b00      	cmp	r3, #0
 800b99a:	bf14      	ite	ne
 800b99c:	2202      	movne	r2, #2
 800b99e:	2201      	moveq	r2, #1
 800b9a0:	6122      	str	r2, [r4, #16]
 800b9a2:	b1bd      	cbz	r5, 800b9d4 <__d2b+0x94>
 800b9a4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b9a8:	4405      	add	r5, r0
 800b9aa:	603d      	str	r5, [r7, #0]
 800b9ac:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b9b0:	6030      	str	r0, [r6, #0]
 800b9b2:	4620      	mov	r0, r4
 800b9b4:	b003      	add	sp, #12
 800b9b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b9ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b9be:	e7d6      	b.n	800b96e <__d2b+0x2e>
 800b9c0:	6161      	str	r1, [r4, #20]
 800b9c2:	e7e7      	b.n	800b994 <__d2b+0x54>
 800b9c4:	a801      	add	r0, sp, #4
 800b9c6:	f7ff fd61 	bl	800b48c <__lo0bits>
 800b9ca:	9b01      	ldr	r3, [sp, #4]
 800b9cc:	6163      	str	r3, [r4, #20]
 800b9ce:	3020      	adds	r0, #32
 800b9d0:	2201      	movs	r2, #1
 800b9d2:	e7e5      	b.n	800b9a0 <__d2b+0x60>
 800b9d4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b9d8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b9dc:	6038      	str	r0, [r7, #0]
 800b9de:	6918      	ldr	r0, [r3, #16]
 800b9e0:	f7ff fd34 	bl	800b44c <__hi0bits>
 800b9e4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b9e8:	e7e2      	b.n	800b9b0 <__d2b+0x70>
 800b9ea:	bf00      	nop
 800b9ec:	0800d6e8 	.word	0x0800d6e8
 800b9f0:	0800d6f9 	.word	0x0800d6f9

0800b9f4 <__ssputs_r>:
 800b9f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b9f8:	688e      	ldr	r6, [r1, #8]
 800b9fa:	461f      	mov	r7, r3
 800b9fc:	42be      	cmp	r6, r7
 800b9fe:	680b      	ldr	r3, [r1, #0]
 800ba00:	4682      	mov	sl, r0
 800ba02:	460c      	mov	r4, r1
 800ba04:	4690      	mov	r8, r2
 800ba06:	d82c      	bhi.n	800ba62 <__ssputs_r+0x6e>
 800ba08:	898a      	ldrh	r2, [r1, #12]
 800ba0a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ba0e:	d026      	beq.n	800ba5e <__ssputs_r+0x6a>
 800ba10:	6965      	ldr	r5, [r4, #20]
 800ba12:	6909      	ldr	r1, [r1, #16]
 800ba14:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ba18:	eba3 0901 	sub.w	r9, r3, r1
 800ba1c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ba20:	1c7b      	adds	r3, r7, #1
 800ba22:	444b      	add	r3, r9
 800ba24:	106d      	asrs	r5, r5, #1
 800ba26:	429d      	cmp	r5, r3
 800ba28:	bf38      	it	cc
 800ba2a:	461d      	movcc	r5, r3
 800ba2c:	0553      	lsls	r3, r2, #21
 800ba2e:	d527      	bpl.n	800ba80 <__ssputs_r+0x8c>
 800ba30:	4629      	mov	r1, r5
 800ba32:	f7ff fbd7 	bl	800b1e4 <_malloc_r>
 800ba36:	4606      	mov	r6, r0
 800ba38:	b360      	cbz	r0, 800ba94 <__ssputs_r+0xa0>
 800ba3a:	6921      	ldr	r1, [r4, #16]
 800ba3c:	464a      	mov	r2, r9
 800ba3e:	f000 fbd1 	bl	800c1e4 <memcpy>
 800ba42:	89a3      	ldrh	r3, [r4, #12]
 800ba44:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ba48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ba4c:	81a3      	strh	r3, [r4, #12]
 800ba4e:	6126      	str	r6, [r4, #16]
 800ba50:	6165      	str	r5, [r4, #20]
 800ba52:	444e      	add	r6, r9
 800ba54:	eba5 0509 	sub.w	r5, r5, r9
 800ba58:	6026      	str	r6, [r4, #0]
 800ba5a:	60a5      	str	r5, [r4, #8]
 800ba5c:	463e      	mov	r6, r7
 800ba5e:	42be      	cmp	r6, r7
 800ba60:	d900      	bls.n	800ba64 <__ssputs_r+0x70>
 800ba62:	463e      	mov	r6, r7
 800ba64:	6820      	ldr	r0, [r4, #0]
 800ba66:	4632      	mov	r2, r6
 800ba68:	4641      	mov	r1, r8
 800ba6a:	f000 fb6f 	bl	800c14c <memmove>
 800ba6e:	68a3      	ldr	r3, [r4, #8]
 800ba70:	1b9b      	subs	r3, r3, r6
 800ba72:	60a3      	str	r3, [r4, #8]
 800ba74:	6823      	ldr	r3, [r4, #0]
 800ba76:	4433      	add	r3, r6
 800ba78:	6023      	str	r3, [r4, #0]
 800ba7a:	2000      	movs	r0, #0
 800ba7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba80:	462a      	mov	r2, r5
 800ba82:	f000 fc03 	bl	800c28c <_realloc_r>
 800ba86:	4606      	mov	r6, r0
 800ba88:	2800      	cmp	r0, #0
 800ba8a:	d1e0      	bne.n	800ba4e <__ssputs_r+0x5a>
 800ba8c:	6921      	ldr	r1, [r4, #16]
 800ba8e:	4650      	mov	r0, sl
 800ba90:	f7ff fb34 	bl	800b0fc <_free_r>
 800ba94:	230c      	movs	r3, #12
 800ba96:	f8ca 3000 	str.w	r3, [sl]
 800ba9a:	89a3      	ldrh	r3, [r4, #12]
 800ba9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800baa0:	81a3      	strh	r3, [r4, #12]
 800baa2:	f04f 30ff 	mov.w	r0, #4294967295
 800baa6:	e7e9      	b.n	800ba7c <__ssputs_r+0x88>

0800baa8 <_svfiprintf_r>:
 800baa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800baac:	4698      	mov	r8, r3
 800baae:	898b      	ldrh	r3, [r1, #12]
 800bab0:	061b      	lsls	r3, r3, #24
 800bab2:	b09d      	sub	sp, #116	; 0x74
 800bab4:	4607      	mov	r7, r0
 800bab6:	460d      	mov	r5, r1
 800bab8:	4614      	mov	r4, r2
 800baba:	d50e      	bpl.n	800bada <_svfiprintf_r+0x32>
 800babc:	690b      	ldr	r3, [r1, #16]
 800babe:	b963      	cbnz	r3, 800bada <_svfiprintf_r+0x32>
 800bac0:	2140      	movs	r1, #64	; 0x40
 800bac2:	f7ff fb8f 	bl	800b1e4 <_malloc_r>
 800bac6:	6028      	str	r0, [r5, #0]
 800bac8:	6128      	str	r0, [r5, #16]
 800baca:	b920      	cbnz	r0, 800bad6 <_svfiprintf_r+0x2e>
 800bacc:	230c      	movs	r3, #12
 800bace:	603b      	str	r3, [r7, #0]
 800bad0:	f04f 30ff 	mov.w	r0, #4294967295
 800bad4:	e0d0      	b.n	800bc78 <_svfiprintf_r+0x1d0>
 800bad6:	2340      	movs	r3, #64	; 0x40
 800bad8:	616b      	str	r3, [r5, #20]
 800bada:	2300      	movs	r3, #0
 800badc:	9309      	str	r3, [sp, #36]	; 0x24
 800bade:	2320      	movs	r3, #32
 800bae0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bae4:	f8cd 800c 	str.w	r8, [sp, #12]
 800bae8:	2330      	movs	r3, #48	; 0x30
 800baea:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800bc90 <_svfiprintf_r+0x1e8>
 800baee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800baf2:	f04f 0901 	mov.w	r9, #1
 800baf6:	4623      	mov	r3, r4
 800baf8:	469a      	mov	sl, r3
 800bafa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bafe:	b10a      	cbz	r2, 800bb04 <_svfiprintf_r+0x5c>
 800bb00:	2a25      	cmp	r2, #37	; 0x25
 800bb02:	d1f9      	bne.n	800baf8 <_svfiprintf_r+0x50>
 800bb04:	ebba 0b04 	subs.w	fp, sl, r4
 800bb08:	d00b      	beq.n	800bb22 <_svfiprintf_r+0x7a>
 800bb0a:	465b      	mov	r3, fp
 800bb0c:	4622      	mov	r2, r4
 800bb0e:	4629      	mov	r1, r5
 800bb10:	4638      	mov	r0, r7
 800bb12:	f7ff ff6f 	bl	800b9f4 <__ssputs_r>
 800bb16:	3001      	adds	r0, #1
 800bb18:	f000 80a9 	beq.w	800bc6e <_svfiprintf_r+0x1c6>
 800bb1c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bb1e:	445a      	add	r2, fp
 800bb20:	9209      	str	r2, [sp, #36]	; 0x24
 800bb22:	f89a 3000 	ldrb.w	r3, [sl]
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	f000 80a1 	beq.w	800bc6e <_svfiprintf_r+0x1c6>
 800bb2c:	2300      	movs	r3, #0
 800bb2e:	f04f 32ff 	mov.w	r2, #4294967295
 800bb32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb36:	f10a 0a01 	add.w	sl, sl, #1
 800bb3a:	9304      	str	r3, [sp, #16]
 800bb3c:	9307      	str	r3, [sp, #28]
 800bb3e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bb42:	931a      	str	r3, [sp, #104]	; 0x68
 800bb44:	4654      	mov	r4, sl
 800bb46:	2205      	movs	r2, #5
 800bb48:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb4c:	4850      	ldr	r0, [pc, #320]	; (800bc90 <_svfiprintf_r+0x1e8>)
 800bb4e:	f7f4 fb67 	bl	8000220 <memchr>
 800bb52:	9a04      	ldr	r2, [sp, #16]
 800bb54:	b9d8      	cbnz	r0, 800bb8e <_svfiprintf_r+0xe6>
 800bb56:	06d0      	lsls	r0, r2, #27
 800bb58:	bf44      	itt	mi
 800bb5a:	2320      	movmi	r3, #32
 800bb5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb60:	0711      	lsls	r1, r2, #28
 800bb62:	bf44      	itt	mi
 800bb64:	232b      	movmi	r3, #43	; 0x2b
 800bb66:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb6a:	f89a 3000 	ldrb.w	r3, [sl]
 800bb6e:	2b2a      	cmp	r3, #42	; 0x2a
 800bb70:	d015      	beq.n	800bb9e <_svfiprintf_r+0xf6>
 800bb72:	9a07      	ldr	r2, [sp, #28]
 800bb74:	4654      	mov	r4, sl
 800bb76:	2000      	movs	r0, #0
 800bb78:	f04f 0c0a 	mov.w	ip, #10
 800bb7c:	4621      	mov	r1, r4
 800bb7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bb82:	3b30      	subs	r3, #48	; 0x30
 800bb84:	2b09      	cmp	r3, #9
 800bb86:	d94d      	bls.n	800bc24 <_svfiprintf_r+0x17c>
 800bb88:	b1b0      	cbz	r0, 800bbb8 <_svfiprintf_r+0x110>
 800bb8a:	9207      	str	r2, [sp, #28]
 800bb8c:	e014      	b.n	800bbb8 <_svfiprintf_r+0x110>
 800bb8e:	eba0 0308 	sub.w	r3, r0, r8
 800bb92:	fa09 f303 	lsl.w	r3, r9, r3
 800bb96:	4313      	orrs	r3, r2
 800bb98:	9304      	str	r3, [sp, #16]
 800bb9a:	46a2      	mov	sl, r4
 800bb9c:	e7d2      	b.n	800bb44 <_svfiprintf_r+0x9c>
 800bb9e:	9b03      	ldr	r3, [sp, #12]
 800bba0:	1d19      	adds	r1, r3, #4
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	9103      	str	r1, [sp, #12]
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	bfbb      	ittet	lt
 800bbaa:	425b      	neglt	r3, r3
 800bbac:	f042 0202 	orrlt.w	r2, r2, #2
 800bbb0:	9307      	strge	r3, [sp, #28]
 800bbb2:	9307      	strlt	r3, [sp, #28]
 800bbb4:	bfb8      	it	lt
 800bbb6:	9204      	strlt	r2, [sp, #16]
 800bbb8:	7823      	ldrb	r3, [r4, #0]
 800bbba:	2b2e      	cmp	r3, #46	; 0x2e
 800bbbc:	d10c      	bne.n	800bbd8 <_svfiprintf_r+0x130>
 800bbbe:	7863      	ldrb	r3, [r4, #1]
 800bbc0:	2b2a      	cmp	r3, #42	; 0x2a
 800bbc2:	d134      	bne.n	800bc2e <_svfiprintf_r+0x186>
 800bbc4:	9b03      	ldr	r3, [sp, #12]
 800bbc6:	1d1a      	adds	r2, r3, #4
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	9203      	str	r2, [sp, #12]
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	bfb8      	it	lt
 800bbd0:	f04f 33ff 	movlt.w	r3, #4294967295
 800bbd4:	3402      	adds	r4, #2
 800bbd6:	9305      	str	r3, [sp, #20]
 800bbd8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800bca0 <_svfiprintf_r+0x1f8>
 800bbdc:	7821      	ldrb	r1, [r4, #0]
 800bbde:	2203      	movs	r2, #3
 800bbe0:	4650      	mov	r0, sl
 800bbe2:	f7f4 fb1d 	bl	8000220 <memchr>
 800bbe6:	b138      	cbz	r0, 800bbf8 <_svfiprintf_r+0x150>
 800bbe8:	9b04      	ldr	r3, [sp, #16]
 800bbea:	eba0 000a 	sub.w	r0, r0, sl
 800bbee:	2240      	movs	r2, #64	; 0x40
 800bbf0:	4082      	lsls	r2, r0
 800bbf2:	4313      	orrs	r3, r2
 800bbf4:	3401      	adds	r4, #1
 800bbf6:	9304      	str	r3, [sp, #16]
 800bbf8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bbfc:	4825      	ldr	r0, [pc, #148]	; (800bc94 <_svfiprintf_r+0x1ec>)
 800bbfe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bc02:	2206      	movs	r2, #6
 800bc04:	f7f4 fb0c 	bl	8000220 <memchr>
 800bc08:	2800      	cmp	r0, #0
 800bc0a:	d038      	beq.n	800bc7e <_svfiprintf_r+0x1d6>
 800bc0c:	4b22      	ldr	r3, [pc, #136]	; (800bc98 <_svfiprintf_r+0x1f0>)
 800bc0e:	bb1b      	cbnz	r3, 800bc58 <_svfiprintf_r+0x1b0>
 800bc10:	9b03      	ldr	r3, [sp, #12]
 800bc12:	3307      	adds	r3, #7
 800bc14:	f023 0307 	bic.w	r3, r3, #7
 800bc18:	3308      	adds	r3, #8
 800bc1a:	9303      	str	r3, [sp, #12]
 800bc1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc1e:	4433      	add	r3, r6
 800bc20:	9309      	str	r3, [sp, #36]	; 0x24
 800bc22:	e768      	b.n	800baf6 <_svfiprintf_r+0x4e>
 800bc24:	fb0c 3202 	mla	r2, ip, r2, r3
 800bc28:	460c      	mov	r4, r1
 800bc2a:	2001      	movs	r0, #1
 800bc2c:	e7a6      	b.n	800bb7c <_svfiprintf_r+0xd4>
 800bc2e:	2300      	movs	r3, #0
 800bc30:	3401      	adds	r4, #1
 800bc32:	9305      	str	r3, [sp, #20]
 800bc34:	4619      	mov	r1, r3
 800bc36:	f04f 0c0a 	mov.w	ip, #10
 800bc3a:	4620      	mov	r0, r4
 800bc3c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc40:	3a30      	subs	r2, #48	; 0x30
 800bc42:	2a09      	cmp	r2, #9
 800bc44:	d903      	bls.n	800bc4e <_svfiprintf_r+0x1a6>
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d0c6      	beq.n	800bbd8 <_svfiprintf_r+0x130>
 800bc4a:	9105      	str	r1, [sp, #20]
 800bc4c:	e7c4      	b.n	800bbd8 <_svfiprintf_r+0x130>
 800bc4e:	fb0c 2101 	mla	r1, ip, r1, r2
 800bc52:	4604      	mov	r4, r0
 800bc54:	2301      	movs	r3, #1
 800bc56:	e7f0      	b.n	800bc3a <_svfiprintf_r+0x192>
 800bc58:	ab03      	add	r3, sp, #12
 800bc5a:	9300      	str	r3, [sp, #0]
 800bc5c:	462a      	mov	r2, r5
 800bc5e:	4b0f      	ldr	r3, [pc, #60]	; (800bc9c <_svfiprintf_r+0x1f4>)
 800bc60:	a904      	add	r1, sp, #16
 800bc62:	4638      	mov	r0, r7
 800bc64:	f7fd fcbc 	bl	80095e0 <_printf_float>
 800bc68:	1c42      	adds	r2, r0, #1
 800bc6a:	4606      	mov	r6, r0
 800bc6c:	d1d6      	bne.n	800bc1c <_svfiprintf_r+0x174>
 800bc6e:	89ab      	ldrh	r3, [r5, #12]
 800bc70:	065b      	lsls	r3, r3, #25
 800bc72:	f53f af2d 	bmi.w	800bad0 <_svfiprintf_r+0x28>
 800bc76:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bc78:	b01d      	add	sp, #116	; 0x74
 800bc7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc7e:	ab03      	add	r3, sp, #12
 800bc80:	9300      	str	r3, [sp, #0]
 800bc82:	462a      	mov	r2, r5
 800bc84:	4b05      	ldr	r3, [pc, #20]	; (800bc9c <_svfiprintf_r+0x1f4>)
 800bc86:	a904      	add	r1, sp, #16
 800bc88:	4638      	mov	r0, r7
 800bc8a:	f7fd ff4d 	bl	8009b28 <_printf_i>
 800bc8e:	e7eb      	b.n	800bc68 <_svfiprintf_r+0x1c0>
 800bc90:	0800d854 	.word	0x0800d854
 800bc94:	0800d85e 	.word	0x0800d85e
 800bc98:	080095e1 	.word	0x080095e1
 800bc9c:	0800b9f5 	.word	0x0800b9f5
 800bca0:	0800d85a 	.word	0x0800d85a

0800bca4 <__sfputc_r>:
 800bca4:	6893      	ldr	r3, [r2, #8]
 800bca6:	3b01      	subs	r3, #1
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	b410      	push	{r4}
 800bcac:	6093      	str	r3, [r2, #8]
 800bcae:	da08      	bge.n	800bcc2 <__sfputc_r+0x1e>
 800bcb0:	6994      	ldr	r4, [r2, #24]
 800bcb2:	42a3      	cmp	r3, r4
 800bcb4:	db01      	blt.n	800bcba <__sfputc_r+0x16>
 800bcb6:	290a      	cmp	r1, #10
 800bcb8:	d103      	bne.n	800bcc2 <__sfputc_r+0x1e>
 800bcba:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bcbe:	f7fe ba8d 	b.w	800a1dc <__swbuf_r>
 800bcc2:	6813      	ldr	r3, [r2, #0]
 800bcc4:	1c58      	adds	r0, r3, #1
 800bcc6:	6010      	str	r0, [r2, #0]
 800bcc8:	7019      	strb	r1, [r3, #0]
 800bcca:	4608      	mov	r0, r1
 800bccc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bcd0:	4770      	bx	lr

0800bcd2 <__sfputs_r>:
 800bcd2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcd4:	4606      	mov	r6, r0
 800bcd6:	460f      	mov	r7, r1
 800bcd8:	4614      	mov	r4, r2
 800bcda:	18d5      	adds	r5, r2, r3
 800bcdc:	42ac      	cmp	r4, r5
 800bcde:	d101      	bne.n	800bce4 <__sfputs_r+0x12>
 800bce0:	2000      	movs	r0, #0
 800bce2:	e007      	b.n	800bcf4 <__sfputs_r+0x22>
 800bce4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bce8:	463a      	mov	r2, r7
 800bcea:	4630      	mov	r0, r6
 800bcec:	f7ff ffda 	bl	800bca4 <__sfputc_r>
 800bcf0:	1c43      	adds	r3, r0, #1
 800bcf2:	d1f3      	bne.n	800bcdc <__sfputs_r+0xa>
 800bcf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bcf8 <_vfiprintf_r>:
 800bcf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcfc:	460d      	mov	r5, r1
 800bcfe:	b09d      	sub	sp, #116	; 0x74
 800bd00:	4614      	mov	r4, r2
 800bd02:	4698      	mov	r8, r3
 800bd04:	4606      	mov	r6, r0
 800bd06:	b118      	cbz	r0, 800bd10 <_vfiprintf_r+0x18>
 800bd08:	6a03      	ldr	r3, [r0, #32]
 800bd0a:	b90b      	cbnz	r3, 800bd10 <_vfiprintf_r+0x18>
 800bd0c:	f7fe f8a8 	bl	8009e60 <__sinit>
 800bd10:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bd12:	07d9      	lsls	r1, r3, #31
 800bd14:	d405      	bmi.n	800bd22 <_vfiprintf_r+0x2a>
 800bd16:	89ab      	ldrh	r3, [r5, #12]
 800bd18:	059a      	lsls	r2, r3, #22
 800bd1a:	d402      	bmi.n	800bd22 <_vfiprintf_r+0x2a>
 800bd1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bd1e:	f7fe fb6f 	bl	800a400 <__retarget_lock_acquire_recursive>
 800bd22:	89ab      	ldrh	r3, [r5, #12]
 800bd24:	071b      	lsls	r3, r3, #28
 800bd26:	d501      	bpl.n	800bd2c <_vfiprintf_r+0x34>
 800bd28:	692b      	ldr	r3, [r5, #16]
 800bd2a:	b99b      	cbnz	r3, 800bd54 <_vfiprintf_r+0x5c>
 800bd2c:	4629      	mov	r1, r5
 800bd2e:	4630      	mov	r0, r6
 800bd30:	f7fe fa92 	bl	800a258 <__swsetup_r>
 800bd34:	b170      	cbz	r0, 800bd54 <_vfiprintf_r+0x5c>
 800bd36:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bd38:	07dc      	lsls	r4, r3, #31
 800bd3a:	d504      	bpl.n	800bd46 <_vfiprintf_r+0x4e>
 800bd3c:	f04f 30ff 	mov.w	r0, #4294967295
 800bd40:	b01d      	add	sp, #116	; 0x74
 800bd42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd46:	89ab      	ldrh	r3, [r5, #12]
 800bd48:	0598      	lsls	r0, r3, #22
 800bd4a:	d4f7      	bmi.n	800bd3c <_vfiprintf_r+0x44>
 800bd4c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bd4e:	f7fe fb58 	bl	800a402 <__retarget_lock_release_recursive>
 800bd52:	e7f3      	b.n	800bd3c <_vfiprintf_r+0x44>
 800bd54:	2300      	movs	r3, #0
 800bd56:	9309      	str	r3, [sp, #36]	; 0x24
 800bd58:	2320      	movs	r3, #32
 800bd5a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bd5e:	f8cd 800c 	str.w	r8, [sp, #12]
 800bd62:	2330      	movs	r3, #48	; 0x30
 800bd64:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800bf18 <_vfiprintf_r+0x220>
 800bd68:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bd6c:	f04f 0901 	mov.w	r9, #1
 800bd70:	4623      	mov	r3, r4
 800bd72:	469a      	mov	sl, r3
 800bd74:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bd78:	b10a      	cbz	r2, 800bd7e <_vfiprintf_r+0x86>
 800bd7a:	2a25      	cmp	r2, #37	; 0x25
 800bd7c:	d1f9      	bne.n	800bd72 <_vfiprintf_r+0x7a>
 800bd7e:	ebba 0b04 	subs.w	fp, sl, r4
 800bd82:	d00b      	beq.n	800bd9c <_vfiprintf_r+0xa4>
 800bd84:	465b      	mov	r3, fp
 800bd86:	4622      	mov	r2, r4
 800bd88:	4629      	mov	r1, r5
 800bd8a:	4630      	mov	r0, r6
 800bd8c:	f7ff ffa1 	bl	800bcd2 <__sfputs_r>
 800bd90:	3001      	adds	r0, #1
 800bd92:	f000 80a9 	beq.w	800bee8 <_vfiprintf_r+0x1f0>
 800bd96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bd98:	445a      	add	r2, fp
 800bd9a:	9209      	str	r2, [sp, #36]	; 0x24
 800bd9c:	f89a 3000 	ldrb.w	r3, [sl]
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	f000 80a1 	beq.w	800bee8 <_vfiprintf_r+0x1f0>
 800bda6:	2300      	movs	r3, #0
 800bda8:	f04f 32ff 	mov.w	r2, #4294967295
 800bdac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bdb0:	f10a 0a01 	add.w	sl, sl, #1
 800bdb4:	9304      	str	r3, [sp, #16]
 800bdb6:	9307      	str	r3, [sp, #28]
 800bdb8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bdbc:	931a      	str	r3, [sp, #104]	; 0x68
 800bdbe:	4654      	mov	r4, sl
 800bdc0:	2205      	movs	r2, #5
 800bdc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bdc6:	4854      	ldr	r0, [pc, #336]	; (800bf18 <_vfiprintf_r+0x220>)
 800bdc8:	f7f4 fa2a 	bl	8000220 <memchr>
 800bdcc:	9a04      	ldr	r2, [sp, #16]
 800bdce:	b9d8      	cbnz	r0, 800be08 <_vfiprintf_r+0x110>
 800bdd0:	06d1      	lsls	r1, r2, #27
 800bdd2:	bf44      	itt	mi
 800bdd4:	2320      	movmi	r3, #32
 800bdd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bdda:	0713      	lsls	r3, r2, #28
 800bddc:	bf44      	itt	mi
 800bdde:	232b      	movmi	r3, #43	; 0x2b
 800bde0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bde4:	f89a 3000 	ldrb.w	r3, [sl]
 800bde8:	2b2a      	cmp	r3, #42	; 0x2a
 800bdea:	d015      	beq.n	800be18 <_vfiprintf_r+0x120>
 800bdec:	9a07      	ldr	r2, [sp, #28]
 800bdee:	4654      	mov	r4, sl
 800bdf0:	2000      	movs	r0, #0
 800bdf2:	f04f 0c0a 	mov.w	ip, #10
 800bdf6:	4621      	mov	r1, r4
 800bdf8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bdfc:	3b30      	subs	r3, #48	; 0x30
 800bdfe:	2b09      	cmp	r3, #9
 800be00:	d94d      	bls.n	800be9e <_vfiprintf_r+0x1a6>
 800be02:	b1b0      	cbz	r0, 800be32 <_vfiprintf_r+0x13a>
 800be04:	9207      	str	r2, [sp, #28]
 800be06:	e014      	b.n	800be32 <_vfiprintf_r+0x13a>
 800be08:	eba0 0308 	sub.w	r3, r0, r8
 800be0c:	fa09 f303 	lsl.w	r3, r9, r3
 800be10:	4313      	orrs	r3, r2
 800be12:	9304      	str	r3, [sp, #16]
 800be14:	46a2      	mov	sl, r4
 800be16:	e7d2      	b.n	800bdbe <_vfiprintf_r+0xc6>
 800be18:	9b03      	ldr	r3, [sp, #12]
 800be1a:	1d19      	adds	r1, r3, #4
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	9103      	str	r1, [sp, #12]
 800be20:	2b00      	cmp	r3, #0
 800be22:	bfbb      	ittet	lt
 800be24:	425b      	neglt	r3, r3
 800be26:	f042 0202 	orrlt.w	r2, r2, #2
 800be2a:	9307      	strge	r3, [sp, #28]
 800be2c:	9307      	strlt	r3, [sp, #28]
 800be2e:	bfb8      	it	lt
 800be30:	9204      	strlt	r2, [sp, #16]
 800be32:	7823      	ldrb	r3, [r4, #0]
 800be34:	2b2e      	cmp	r3, #46	; 0x2e
 800be36:	d10c      	bne.n	800be52 <_vfiprintf_r+0x15a>
 800be38:	7863      	ldrb	r3, [r4, #1]
 800be3a:	2b2a      	cmp	r3, #42	; 0x2a
 800be3c:	d134      	bne.n	800bea8 <_vfiprintf_r+0x1b0>
 800be3e:	9b03      	ldr	r3, [sp, #12]
 800be40:	1d1a      	adds	r2, r3, #4
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	9203      	str	r2, [sp, #12]
 800be46:	2b00      	cmp	r3, #0
 800be48:	bfb8      	it	lt
 800be4a:	f04f 33ff 	movlt.w	r3, #4294967295
 800be4e:	3402      	adds	r4, #2
 800be50:	9305      	str	r3, [sp, #20]
 800be52:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800bf28 <_vfiprintf_r+0x230>
 800be56:	7821      	ldrb	r1, [r4, #0]
 800be58:	2203      	movs	r2, #3
 800be5a:	4650      	mov	r0, sl
 800be5c:	f7f4 f9e0 	bl	8000220 <memchr>
 800be60:	b138      	cbz	r0, 800be72 <_vfiprintf_r+0x17a>
 800be62:	9b04      	ldr	r3, [sp, #16]
 800be64:	eba0 000a 	sub.w	r0, r0, sl
 800be68:	2240      	movs	r2, #64	; 0x40
 800be6a:	4082      	lsls	r2, r0
 800be6c:	4313      	orrs	r3, r2
 800be6e:	3401      	adds	r4, #1
 800be70:	9304      	str	r3, [sp, #16]
 800be72:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be76:	4829      	ldr	r0, [pc, #164]	; (800bf1c <_vfiprintf_r+0x224>)
 800be78:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800be7c:	2206      	movs	r2, #6
 800be7e:	f7f4 f9cf 	bl	8000220 <memchr>
 800be82:	2800      	cmp	r0, #0
 800be84:	d03f      	beq.n	800bf06 <_vfiprintf_r+0x20e>
 800be86:	4b26      	ldr	r3, [pc, #152]	; (800bf20 <_vfiprintf_r+0x228>)
 800be88:	bb1b      	cbnz	r3, 800bed2 <_vfiprintf_r+0x1da>
 800be8a:	9b03      	ldr	r3, [sp, #12]
 800be8c:	3307      	adds	r3, #7
 800be8e:	f023 0307 	bic.w	r3, r3, #7
 800be92:	3308      	adds	r3, #8
 800be94:	9303      	str	r3, [sp, #12]
 800be96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be98:	443b      	add	r3, r7
 800be9a:	9309      	str	r3, [sp, #36]	; 0x24
 800be9c:	e768      	b.n	800bd70 <_vfiprintf_r+0x78>
 800be9e:	fb0c 3202 	mla	r2, ip, r2, r3
 800bea2:	460c      	mov	r4, r1
 800bea4:	2001      	movs	r0, #1
 800bea6:	e7a6      	b.n	800bdf6 <_vfiprintf_r+0xfe>
 800bea8:	2300      	movs	r3, #0
 800beaa:	3401      	adds	r4, #1
 800beac:	9305      	str	r3, [sp, #20]
 800beae:	4619      	mov	r1, r3
 800beb0:	f04f 0c0a 	mov.w	ip, #10
 800beb4:	4620      	mov	r0, r4
 800beb6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800beba:	3a30      	subs	r2, #48	; 0x30
 800bebc:	2a09      	cmp	r2, #9
 800bebe:	d903      	bls.n	800bec8 <_vfiprintf_r+0x1d0>
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	d0c6      	beq.n	800be52 <_vfiprintf_r+0x15a>
 800bec4:	9105      	str	r1, [sp, #20]
 800bec6:	e7c4      	b.n	800be52 <_vfiprintf_r+0x15a>
 800bec8:	fb0c 2101 	mla	r1, ip, r1, r2
 800becc:	4604      	mov	r4, r0
 800bece:	2301      	movs	r3, #1
 800bed0:	e7f0      	b.n	800beb4 <_vfiprintf_r+0x1bc>
 800bed2:	ab03      	add	r3, sp, #12
 800bed4:	9300      	str	r3, [sp, #0]
 800bed6:	462a      	mov	r2, r5
 800bed8:	4b12      	ldr	r3, [pc, #72]	; (800bf24 <_vfiprintf_r+0x22c>)
 800beda:	a904      	add	r1, sp, #16
 800bedc:	4630      	mov	r0, r6
 800bede:	f7fd fb7f 	bl	80095e0 <_printf_float>
 800bee2:	4607      	mov	r7, r0
 800bee4:	1c78      	adds	r0, r7, #1
 800bee6:	d1d6      	bne.n	800be96 <_vfiprintf_r+0x19e>
 800bee8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800beea:	07d9      	lsls	r1, r3, #31
 800beec:	d405      	bmi.n	800befa <_vfiprintf_r+0x202>
 800beee:	89ab      	ldrh	r3, [r5, #12]
 800bef0:	059a      	lsls	r2, r3, #22
 800bef2:	d402      	bmi.n	800befa <_vfiprintf_r+0x202>
 800bef4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bef6:	f7fe fa84 	bl	800a402 <__retarget_lock_release_recursive>
 800befa:	89ab      	ldrh	r3, [r5, #12]
 800befc:	065b      	lsls	r3, r3, #25
 800befe:	f53f af1d 	bmi.w	800bd3c <_vfiprintf_r+0x44>
 800bf02:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bf04:	e71c      	b.n	800bd40 <_vfiprintf_r+0x48>
 800bf06:	ab03      	add	r3, sp, #12
 800bf08:	9300      	str	r3, [sp, #0]
 800bf0a:	462a      	mov	r2, r5
 800bf0c:	4b05      	ldr	r3, [pc, #20]	; (800bf24 <_vfiprintf_r+0x22c>)
 800bf0e:	a904      	add	r1, sp, #16
 800bf10:	4630      	mov	r0, r6
 800bf12:	f7fd fe09 	bl	8009b28 <_printf_i>
 800bf16:	e7e4      	b.n	800bee2 <_vfiprintf_r+0x1ea>
 800bf18:	0800d854 	.word	0x0800d854
 800bf1c:	0800d85e 	.word	0x0800d85e
 800bf20:	080095e1 	.word	0x080095e1
 800bf24:	0800bcd3 	.word	0x0800bcd3
 800bf28:	0800d85a 	.word	0x0800d85a

0800bf2c <__sflush_r>:
 800bf2c:	898a      	ldrh	r2, [r1, #12]
 800bf2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf32:	4605      	mov	r5, r0
 800bf34:	0710      	lsls	r0, r2, #28
 800bf36:	460c      	mov	r4, r1
 800bf38:	d458      	bmi.n	800bfec <__sflush_r+0xc0>
 800bf3a:	684b      	ldr	r3, [r1, #4]
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	dc05      	bgt.n	800bf4c <__sflush_r+0x20>
 800bf40:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	dc02      	bgt.n	800bf4c <__sflush_r+0x20>
 800bf46:	2000      	movs	r0, #0
 800bf48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf4c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bf4e:	2e00      	cmp	r6, #0
 800bf50:	d0f9      	beq.n	800bf46 <__sflush_r+0x1a>
 800bf52:	2300      	movs	r3, #0
 800bf54:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bf58:	682f      	ldr	r7, [r5, #0]
 800bf5a:	6a21      	ldr	r1, [r4, #32]
 800bf5c:	602b      	str	r3, [r5, #0]
 800bf5e:	d032      	beq.n	800bfc6 <__sflush_r+0x9a>
 800bf60:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bf62:	89a3      	ldrh	r3, [r4, #12]
 800bf64:	075a      	lsls	r2, r3, #29
 800bf66:	d505      	bpl.n	800bf74 <__sflush_r+0x48>
 800bf68:	6863      	ldr	r3, [r4, #4]
 800bf6a:	1ac0      	subs	r0, r0, r3
 800bf6c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bf6e:	b10b      	cbz	r3, 800bf74 <__sflush_r+0x48>
 800bf70:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bf72:	1ac0      	subs	r0, r0, r3
 800bf74:	2300      	movs	r3, #0
 800bf76:	4602      	mov	r2, r0
 800bf78:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bf7a:	6a21      	ldr	r1, [r4, #32]
 800bf7c:	4628      	mov	r0, r5
 800bf7e:	47b0      	blx	r6
 800bf80:	1c43      	adds	r3, r0, #1
 800bf82:	89a3      	ldrh	r3, [r4, #12]
 800bf84:	d106      	bne.n	800bf94 <__sflush_r+0x68>
 800bf86:	6829      	ldr	r1, [r5, #0]
 800bf88:	291d      	cmp	r1, #29
 800bf8a:	d82b      	bhi.n	800bfe4 <__sflush_r+0xb8>
 800bf8c:	4a29      	ldr	r2, [pc, #164]	; (800c034 <__sflush_r+0x108>)
 800bf8e:	410a      	asrs	r2, r1
 800bf90:	07d6      	lsls	r6, r2, #31
 800bf92:	d427      	bmi.n	800bfe4 <__sflush_r+0xb8>
 800bf94:	2200      	movs	r2, #0
 800bf96:	6062      	str	r2, [r4, #4]
 800bf98:	04d9      	lsls	r1, r3, #19
 800bf9a:	6922      	ldr	r2, [r4, #16]
 800bf9c:	6022      	str	r2, [r4, #0]
 800bf9e:	d504      	bpl.n	800bfaa <__sflush_r+0x7e>
 800bfa0:	1c42      	adds	r2, r0, #1
 800bfa2:	d101      	bne.n	800bfa8 <__sflush_r+0x7c>
 800bfa4:	682b      	ldr	r3, [r5, #0]
 800bfa6:	b903      	cbnz	r3, 800bfaa <__sflush_r+0x7e>
 800bfa8:	6560      	str	r0, [r4, #84]	; 0x54
 800bfaa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bfac:	602f      	str	r7, [r5, #0]
 800bfae:	2900      	cmp	r1, #0
 800bfb0:	d0c9      	beq.n	800bf46 <__sflush_r+0x1a>
 800bfb2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bfb6:	4299      	cmp	r1, r3
 800bfb8:	d002      	beq.n	800bfc0 <__sflush_r+0x94>
 800bfba:	4628      	mov	r0, r5
 800bfbc:	f7ff f89e 	bl	800b0fc <_free_r>
 800bfc0:	2000      	movs	r0, #0
 800bfc2:	6360      	str	r0, [r4, #52]	; 0x34
 800bfc4:	e7c0      	b.n	800bf48 <__sflush_r+0x1c>
 800bfc6:	2301      	movs	r3, #1
 800bfc8:	4628      	mov	r0, r5
 800bfca:	47b0      	blx	r6
 800bfcc:	1c41      	adds	r1, r0, #1
 800bfce:	d1c8      	bne.n	800bf62 <__sflush_r+0x36>
 800bfd0:	682b      	ldr	r3, [r5, #0]
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d0c5      	beq.n	800bf62 <__sflush_r+0x36>
 800bfd6:	2b1d      	cmp	r3, #29
 800bfd8:	d001      	beq.n	800bfde <__sflush_r+0xb2>
 800bfda:	2b16      	cmp	r3, #22
 800bfdc:	d101      	bne.n	800bfe2 <__sflush_r+0xb6>
 800bfde:	602f      	str	r7, [r5, #0]
 800bfe0:	e7b1      	b.n	800bf46 <__sflush_r+0x1a>
 800bfe2:	89a3      	ldrh	r3, [r4, #12]
 800bfe4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bfe8:	81a3      	strh	r3, [r4, #12]
 800bfea:	e7ad      	b.n	800bf48 <__sflush_r+0x1c>
 800bfec:	690f      	ldr	r7, [r1, #16]
 800bfee:	2f00      	cmp	r7, #0
 800bff0:	d0a9      	beq.n	800bf46 <__sflush_r+0x1a>
 800bff2:	0793      	lsls	r3, r2, #30
 800bff4:	680e      	ldr	r6, [r1, #0]
 800bff6:	bf08      	it	eq
 800bff8:	694b      	ldreq	r3, [r1, #20]
 800bffa:	600f      	str	r7, [r1, #0]
 800bffc:	bf18      	it	ne
 800bffe:	2300      	movne	r3, #0
 800c000:	eba6 0807 	sub.w	r8, r6, r7
 800c004:	608b      	str	r3, [r1, #8]
 800c006:	f1b8 0f00 	cmp.w	r8, #0
 800c00a:	dd9c      	ble.n	800bf46 <__sflush_r+0x1a>
 800c00c:	6a21      	ldr	r1, [r4, #32]
 800c00e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c010:	4643      	mov	r3, r8
 800c012:	463a      	mov	r2, r7
 800c014:	4628      	mov	r0, r5
 800c016:	47b0      	blx	r6
 800c018:	2800      	cmp	r0, #0
 800c01a:	dc06      	bgt.n	800c02a <__sflush_r+0xfe>
 800c01c:	89a3      	ldrh	r3, [r4, #12]
 800c01e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c022:	81a3      	strh	r3, [r4, #12]
 800c024:	f04f 30ff 	mov.w	r0, #4294967295
 800c028:	e78e      	b.n	800bf48 <__sflush_r+0x1c>
 800c02a:	4407      	add	r7, r0
 800c02c:	eba8 0800 	sub.w	r8, r8, r0
 800c030:	e7e9      	b.n	800c006 <__sflush_r+0xda>
 800c032:	bf00      	nop
 800c034:	dfbffffe 	.word	0xdfbffffe

0800c038 <_fflush_r>:
 800c038:	b538      	push	{r3, r4, r5, lr}
 800c03a:	690b      	ldr	r3, [r1, #16]
 800c03c:	4605      	mov	r5, r0
 800c03e:	460c      	mov	r4, r1
 800c040:	b913      	cbnz	r3, 800c048 <_fflush_r+0x10>
 800c042:	2500      	movs	r5, #0
 800c044:	4628      	mov	r0, r5
 800c046:	bd38      	pop	{r3, r4, r5, pc}
 800c048:	b118      	cbz	r0, 800c052 <_fflush_r+0x1a>
 800c04a:	6a03      	ldr	r3, [r0, #32]
 800c04c:	b90b      	cbnz	r3, 800c052 <_fflush_r+0x1a>
 800c04e:	f7fd ff07 	bl	8009e60 <__sinit>
 800c052:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c056:	2b00      	cmp	r3, #0
 800c058:	d0f3      	beq.n	800c042 <_fflush_r+0xa>
 800c05a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c05c:	07d0      	lsls	r0, r2, #31
 800c05e:	d404      	bmi.n	800c06a <_fflush_r+0x32>
 800c060:	0599      	lsls	r1, r3, #22
 800c062:	d402      	bmi.n	800c06a <_fflush_r+0x32>
 800c064:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c066:	f7fe f9cb 	bl	800a400 <__retarget_lock_acquire_recursive>
 800c06a:	4628      	mov	r0, r5
 800c06c:	4621      	mov	r1, r4
 800c06e:	f7ff ff5d 	bl	800bf2c <__sflush_r>
 800c072:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c074:	07da      	lsls	r2, r3, #31
 800c076:	4605      	mov	r5, r0
 800c078:	d4e4      	bmi.n	800c044 <_fflush_r+0xc>
 800c07a:	89a3      	ldrh	r3, [r4, #12]
 800c07c:	059b      	lsls	r3, r3, #22
 800c07e:	d4e1      	bmi.n	800c044 <_fflush_r+0xc>
 800c080:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c082:	f7fe f9be 	bl	800a402 <__retarget_lock_release_recursive>
 800c086:	e7dd      	b.n	800c044 <_fflush_r+0xc>

0800c088 <__swhatbuf_r>:
 800c088:	b570      	push	{r4, r5, r6, lr}
 800c08a:	460c      	mov	r4, r1
 800c08c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c090:	2900      	cmp	r1, #0
 800c092:	b096      	sub	sp, #88	; 0x58
 800c094:	4615      	mov	r5, r2
 800c096:	461e      	mov	r6, r3
 800c098:	da0d      	bge.n	800c0b6 <__swhatbuf_r+0x2e>
 800c09a:	89a3      	ldrh	r3, [r4, #12]
 800c09c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c0a0:	f04f 0100 	mov.w	r1, #0
 800c0a4:	bf0c      	ite	eq
 800c0a6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c0aa:	2340      	movne	r3, #64	; 0x40
 800c0ac:	2000      	movs	r0, #0
 800c0ae:	6031      	str	r1, [r6, #0]
 800c0b0:	602b      	str	r3, [r5, #0]
 800c0b2:	b016      	add	sp, #88	; 0x58
 800c0b4:	bd70      	pop	{r4, r5, r6, pc}
 800c0b6:	466a      	mov	r2, sp
 800c0b8:	f000 f862 	bl	800c180 <_fstat_r>
 800c0bc:	2800      	cmp	r0, #0
 800c0be:	dbec      	blt.n	800c09a <__swhatbuf_r+0x12>
 800c0c0:	9901      	ldr	r1, [sp, #4]
 800c0c2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c0c6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c0ca:	4259      	negs	r1, r3
 800c0cc:	4159      	adcs	r1, r3
 800c0ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c0d2:	e7eb      	b.n	800c0ac <__swhatbuf_r+0x24>

0800c0d4 <__smakebuf_r>:
 800c0d4:	898b      	ldrh	r3, [r1, #12]
 800c0d6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c0d8:	079d      	lsls	r5, r3, #30
 800c0da:	4606      	mov	r6, r0
 800c0dc:	460c      	mov	r4, r1
 800c0de:	d507      	bpl.n	800c0f0 <__smakebuf_r+0x1c>
 800c0e0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c0e4:	6023      	str	r3, [r4, #0]
 800c0e6:	6123      	str	r3, [r4, #16]
 800c0e8:	2301      	movs	r3, #1
 800c0ea:	6163      	str	r3, [r4, #20]
 800c0ec:	b002      	add	sp, #8
 800c0ee:	bd70      	pop	{r4, r5, r6, pc}
 800c0f0:	ab01      	add	r3, sp, #4
 800c0f2:	466a      	mov	r2, sp
 800c0f4:	f7ff ffc8 	bl	800c088 <__swhatbuf_r>
 800c0f8:	9900      	ldr	r1, [sp, #0]
 800c0fa:	4605      	mov	r5, r0
 800c0fc:	4630      	mov	r0, r6
 800c0fe:	f7ff f871 	bl	800b1e4 <_malloc_r>
 800c102:	b948      	cbnz	r0, 800c118 <__smakebuf_r+0x44>
 800c104:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c108:	059a      	lsls	r2, r3, #22
 800c10a:	d4ef      	bmi.n	800c0ec <__smakebuf_r+0x18>
 800c10c:	f023 0303 	bic.w	r3, r3, #3
 800c110:	f043 0302 	orr.w	r3, r3, #2
 800c114:	81a3      	strh	r3, [r4, #12]
 800c116:	e7e3      	b.n	800c0e0 <__smakebuf_r+0xc>
 800c118:	89a3      	ldrh	r3, [r4, #12]
 800c11a:	6020      	str	r0, [r4, #0]
 800c11c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c120:	81a3      	strh	r3, [r4, #12]
 800c122:	9b00      	ldr	r3, [sp, #0]
 800c124:	6163      	str	r3, [r4, #20]
 800c126:	9b01      	ldr	r3, [sp, #4]
 800c128:	6120      	str	r0, [r4, #16]
 800c12a:	b15b      	cbz	r3, 800c144 <__smakebuf_r+0x70>
 800c12c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c130:	4630      	mov	r0, r6
 800c132:	f000 f837 	bl	800c1a4 <_isatty_r>
 800c136:	b128      	cbz	r0, 800c144 <__smakebuf_r+0x70>
 800c138:	89a3      	ldrh	r3, [r4, #12]
 800c13a:	f023 0303 	bic.w	r3, r3, #3
 800c13e:	f043 0301 	orr.w	r3, r3, #1
 800c142:	81a3      	strh	r3, [r4, #12]
 800c144:	89a3      	ldrh	r3, [r4, #12]
 800c146:	431d      	orrs	r5, r3
 800c148:	81a5      	strh	r5, [r4, #12]
 800c14a:	e7cf      	b.n	800c0ec <__smakebuf_r+0x18>

0800c14c <memmove>:
 800c14c:	4288      	cmp	r0, r1
 800c14e:	b510      	push	{r4, lr}
 800c150:	eb01 0402 	add.w	r4, r1, r2
 800c154:	d902      	bls.n	800c15c <memmove+0x10>
 800c156:	4284      	cmp	r4, r0
 800c158:	4623      	mov	r3, r4
 800c15a:	d807      	bhi.n	800c16c <memmove+0x20>
 800c15c:	1e43      	subs	r3, r0, #1
 800c15e:	42a1      	cmp	r1, r4
 800c160:	d008      	beq.n	800c174 <memmove+0x28>
 800c162:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c166:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c16a:	e7f8      	b.n	800c15e <memmove+0x12>
 800c16c:	4402      	add	r2, r0
 800c16e:	4601      	mov	r1, r0
 800c170:	428a      	cmp	r2, r1
 800c172:	d100      	bne.n	800c176 <memmove+0x2a>
 800c174:	bd10      	pop	{r4, pc}
 800c176:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c17a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c17e:	e7f7      	b.n	800c170 <memmove+0x24>

0800c180 <_fstat_r>:
 800c180:	b538      	push	{r3, r4, r5, lr}
 800c182:	4d07      	ldr	r5, [pc, #28]	; (800c1a0 <_fstat_r+0x20>)
 800c184:	2300      	movs	r3, #0
 800c186:	4604      	mov	r4, r0
 800c188:	4608      	mov	r0, r1
 800c18a:	4611      	mov	r1, r2
 800c18c:	602b      	str	r3, [r5, #0]
 800c18e:	f7f8 f933 	bl	80043f8 <_fstat>
 800c192:	1c43      	adds	r3, r0, #1
 800c194:	d102      	bne.n	800c19c <_fstat_r+0x1c>
 800c196:	682b      	ldr	r3, [r5, #0]
 800c198:	b103      	cbz	r3, 800c19c <_fstat_r+0x1c>
 800c19a:	6023      	str	r3, [r4, #0]
 800c19c:	bd38      	pop	{r3, r4, r5, pc}
 800c19e:	bf00      	nop
 800c1a0:	20001ae8 	.word	0x20001ae8

0800c1a4 <_isatty_r>:
 800c1a4:	b538      	push	{r3, r4, r5, lr}
 800c1a6:	4d06      	ldr	r5, [pc, #24]	; (800c1c0 <_isatty_r+0x1c>)
 800c1a8:	2300      	movs	r3, #0
 800c1aa:	4604      	mov	r4, r0
 800c1ac:	4608      	mov	r0, r1
 800c1ae:	602b      	str	r3, [r5, #0]
 800c1b0:	f7f8 f928 	bl	8004404 <_isatty>
 800c1b4:	1c43      	adds	r3, r0, #1
 800c1b6:	d102      	bne.n	800c1be <_isatty_r+0x1a>
 800c1b8:	682b      	ldr	r3, [r5, #0]
 800c1ba:	b103      	cbz	r3, 800c1be <_isatty_r+0x1a>
 800c1bc:	6023      	str	r3, [r4, #0]
 800c1be:	bd38      	pop	{r3, r4, r5, pc}
 800c1c0:	20001ae8 	.word	0x20001ae8

0800c1c4 <_sbrk_r>:
 800c1c4:	b538      	push	{r3, r4, r5, lr}
 800c1c6:	4d06      	ldr	r5, [pc, #24]	; (800c1e0 <_sbrk_r+0x1c>)
 800c1c8:	2300      	movs	r3, #0
 800c1ca:	4604      	mov	r4, r0
 800c1cc:	4608      	mov	r0, r1
 800c1ce:	602b      	str	r3, [r5, #0]
 800c1d0:	f001 f992 	bl	800d4f8 <_sbrk>
 800c1d4:	1c43      	adds	r3, r0, #1
 800c1d6:	d102      	bne.n	800c1de <_sbrk_r+0x1a>
 800c1d8:	682b      	ldr	r3, [r5, #0]
 800c1da:	b103      	cbz	r3, 800c1de <_sbrk_r+0x1a>
 800c1dc:	6023      	str	r3, [r4, #0]
 800c1de:	bd38      	pop	{r3, r4, r5, pc}
 800c1e0:	20001ae8 	.word	0x20001ae8

0800c1e4 <memcpy>:
 800c1e4:	440a      	add	r2, r1
 800c1e6:	4291      	cmp	r1, r2
 800c1e8:	f100 33ff 	add.w	r3, r0, #4294967295
 800c1ec:	d100      	bne.n	800c1f0 <memcpy+0xc>
 800c1ee:	4770      	bx	lr
 800c1f0:	b510      	push	{r4, lr}
 800c1f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c1f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c1fa:	4291      	cmp	r1, r2
 800c1fc:	d1f9      	bne.n	800c1f2 <memcpy+0xe>
 800c1fe:	bd10      	pop	{r4, pc}

0800c200 <__assert_func>:
 800c200:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c202:	4614      	mov	r4, r2
 800c204:	461a      	mov	r2, r3
 800c206:	4b09      	ldr	r3, [pc, #36]	; (800c22c <__assert_func+0x2c>)
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	4605      	mov	r5, r0
 800c20c:	68d8      	ldr	r0, [r3, #12]
 800c20e:	b14c      	cbz	r4, 800c224 <__assert_func+0x24>
 800c210:	4b07      	ldr	r3, [pc, #28]	; (800c230 <__assert_func+0x30>)
 800c212:	9100      	str	r1, [sp, #0]
 800c214:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c218:	4906      	ldr	r1, [pc, #24]	; (800c234 <__assert_func+0x34>)
 800c21a:	462b      	mov	r3, r5
 800c21c:	f000 f872 	bl	800c304 <fiprintf>
 800c220:	f000 f882 	bl	800c328 <abort>
 800c224:	4b04      	ldr	r3, [pc, #16]	; (800c238 <__assert_func+0x38>)
 800c226:	461c      	mov	r4, r3
 800c228:	e7f3      	b.n	800c212 <__assert_func+0x12>
 800c22a:	bf00      	nop
 800c22c:	2000006c 	.word	0x2000006c
 800c230:	0800d86f 	.word	0x0800d86f
 800c234:	0800d87c 	.word	0x0800d87c
 800c238:	0800d8aa 	.word	0x0800d8aa

0800c23c <_calloc_r>:
 800c23c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c23e:	fba1 2402 	umull	r2, r4, r1, r2
 800c242:	b94c      	cbnz	r4, 800c258 <_calloc_r+0x1c>
 800c244:	4611      	mov	r1, r2
 800c246:	9201      	str	r2, [sp, #4]
 800c248:	f7fe ffcc 	bl	800b1e4 <_malloc_r>
 800c24c:	9a01      	ldr	r2, [sp, #4]
 800c24e:	4605      	mov	r5, r0
 800c250:	b930      	cbnz	r0, 800c260 <_calloc_r+0x24>
 800c252:	4628      	mov	r0, r5
 800c254:	b003      	add	sp, #12
 800c256:	bd30      	pop	{r4, r5, pc}
 800c258:	220c      	movs	r2, #12
 800c25a:	6002      	str	r2, [r0, #0]
 800c25c:	2500      	movs	r5, #0
 800c25e:	e7f8      	b.n	800c252 <_calloc_r+0x16>
 800c260:	4621      	mov	r1, r4
 800c262:	f7fe f851 	bl	800a308 <memset>
 800c266:	e7f4      	b.n	800c252 <_calloc_r+0x16>

0800c268 <__ascii_mbtowc>:
 800c268:	b082      	sub	sp, #8
 800c26a:	b901      	cbnz	r1, 800c26e <__ascii_mbtowc+0x6>
 800c26c:	a901      	add	r1, sp, #4
 800c26e:	b142      	cbz	r2, 800c282 <__ascii_mbtowc+0x1a>
 800c270:	b14b      	cbz	r3, 800c286 <__ascii_mbtowc+0x1e>
 800c272:	7813      	ldrb	r3, [r2, #0]
 800c274:	600b      	str	r3, [r1, #0]
 800c276:	7812      	ldrb	r2, [r2, #0]
 800c278:	1e10      	subs	r0, r2, #0
 800c27a:	bf18      	it	ne
 800c27c:	2001      	movne	r0, #1
 800c27e:	b002      	add	sp, #8
 800c280:	4770      	bx	lr
 800c282:	4610      	mov	r0, r2
 800c284:	e7fb      	b.n	800c27e <__ascii_mbtowc+0x16>
 800c286:	f06f 0001 	mvn.w	r0, #1
 800c28a:	e7f8      	b.n	800c27e <__ascii_mbtowc+0x16>

0800c28c <_realloc_r>:
 800c28c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c290:	4680      	mov	r8, r0
 800c292:	4614      	mov	r4, r2
 800c294:	460e      	mov	r6, r1
 800c296:	b921      	cbnz	r1, 800c2a2 <_realloc_r+0x16>
 800c298:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c29c:	4611      	mov	r1, r2
 800c29e:	f7fe bfa1 	b.w	800b1e4 <_malloc_r>
 800c2a2:	b92a      	cbnz	r2, 800c2b0 <_realloc_r+0x24>
 800c2a4:	f7fe ff2a 	bl	800b0fc <_free_r>
 800c2a8:	4625      	mov	r5, r4
 800c2aa:	4628      	mov	r0, r5
 800c2ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c2b0:	f000 f841 	bl	800c336 <_malloc_usable_size_r>
 800c2b4:	4284      	cmp	r4, r0
 800c2b6:	4607      	mov	r7, r0
 800c2b8:	d802      	bhi.n	800c2c0 <_realloc_r+0x34>
 800c2ba:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c2be:	d812      	bhi.n	800c2e6 <_realloc_r+0x5a>
 800c2c0:	4621      	mov	r1, r4
 800c2c2:	4640      	mov	r0, r8
 800c2c4:	f7fe ff8e 	bl	800b1e4 <_malloc_r>
 800c2c8:	4605      	mov	r5, r0
 800c2ca:	2800      	cmp	r0, #0
 800c2cc:	d0ed      	beq.n	800c2aa <_realloc_r+0x1e>
 800c2ce:	42bc      	cmp	r4, r7
 800c2d0:	4622      	mov	r2, r4
 800c2d2:	4631      	mov	r1, r6
 800c2d4:	bf28      	it	cs
 800c2d6:	463a      	movcs	r2, r7
 800c2d8:	f7ff ff84 	bl	800c1e4 <memcpy>
 800c2dc:	4631      	mov	r1, r6
 800c2de:	4640      	mov	r0, r8
 800c2e0:	f7fe ff0c 	bl	800b0fc <_free_r>
 800c2e4:	e7e1      	b.n	800c2aa <_realloc_r+0x1e>
 800c2e6:	4635      	mov	r5, r6
 800c2e8:	e7df      	b.n	800c2aa <_realloc_r+0x1e>

0800c2ea <__ascii_wctomb>:
 800c2ea:	b149      	cbz	r1, 800c300 <__ascii_wctomb+0x16>
 800c2ec:	2aff      	cmp	r2, #255	; 0xff
 800c2ee:	bf85      	ittet	hi
 800c2f0:	238a      	movhi	r3, #138	; 0x8a
 800c2f2:	6003      	strhi	r3, [r0, #0]
 800c2f4:	700a      	strbls	r2, [r1, #0]
 800c2f6:	f04f 30ff 	movhi.w	r0, #4294967295
 800c2fa:	bf98      	it	ls
 800c2fc:	2001      	movls	r0, #1
 800c2fe:	4770      	bx	lr
 800c300:	4608      	mov	r0, r1
 800c302:	4770      	bx	lr

0800c304 <fiprintf>:
 800c304:	b40e      	push	{r1, r2, r3}
 800c306:	b503      	push	{r0, r1, lr}
 800c308:	4601      	mov	r1, r0
 800c30a:	ab03      	add	r3, sp, #12
 800c30c:	4805      	ldr	r0, [pc, #20]	; (800c324 <fiprintf+0x20>)
 800c30e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c312:	6800      	ldr	r0, [r0, #0]
 800c314:	9301      	str	r3, [sp, #4]
 800c316:	f7ff fcef 	bl	800bcf8 <_vfiprintf_r>
 800c31a:	b002      	add	sp, #8
 800c31c:	f85d eb04 	ldr.w	lr, [sp], #4
 800c320:	b003      	add	sp, #12
 800c322:	4770      	bx	lr
 800c324:	2000006c 	.word	0x2000006c

0800c328 <abort>:
 800c328:	b508      	push	{r3, lr}
 800c32a:	2006      	movs	r0, #6
 800c32c:	f000 f834 	bl	800c398 <raise>
 800c330:	2001      	movs	r0, #1
 800c332:	f7f8 f83b 	bl	80043ac <_exit>

0800c336 <_malloc_usable_size_r>:
 800c336:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c33a:	1f18      	subs	r0, r3, #4
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	bfbc      	itt	lt
 800c340:	580b      	ldrlt	r3, [r1, r0]
 800c342:	18c0      	addlt	r0, r0, r3
 800c344:	4770      	bx	lr

0800c346 <_raise_r>:
 800c346:	291f      	cmp	r1, #31
 800c348:	b538      	push	{r3, r4, r5, lr}
 800c34a:	4604      	mov	r4, r0
 800c34c:	460d      	mov	r5, r1
 800c34e:	d904      	bls.n	800c35a <_raise_r+0x14>
 800c350:	2316      	movs	r3, #22
 800c352:	6003      	str	r3, [r0, #0]
 800c354:	f04f 30ff 	mov.w	r0, #4294967295
 800c358:	bd38      	pop	{r3, r4, r5, pc}
 800c35a:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c35c:	b112      	cbz	r2, 800c364 <_raise_r+0x1e>
 800c35e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c362:	b94b      	cbnz	r3, 800c378 <_raise_r+0x32>
 800c364:	4620      	mov	r0, r4
 800c366:	f000 f831 	bl	800c3cc <_getpid_r>
 800c36a:	462a      	mov	r2, r5
 800c36c:	4601      	mov	r1, r0
 800c36e:	4620      	mov	r0, r4
 800c370:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c374:	f000 b818 	b.w	800c3a8 <_kill_r>
 800c378:	2b01      	cmp	r3, #1
 800c37a:	d00a      	beq.n	800c392 <_raise_r+0x4c>
 800c37c:	1c59      	adds	r1, r3, #1
 800c37e:	d103      	bne.n	800c388 <_raise_r+0x42>
 800c380:	2316      	movs	r3, #22
 800c382:	6003      	str	r3, [r0, #0]
 800c384:	2001      	movs	r0, #1
 800c386:	e7e7      	b.n	800c358 <_raise_r+0x12>
 800c388:	2400      	movs	r4, #0
 800c38a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c38e:	4628      	mov	r0, r5
 800c390:	4798      	blx	r3
 800c392:	2000      	movs	r0, #0
 800c394:	e7e0      	b.n	800c358 <_raise_r+0x12>
	...

0800c398 <raise>:
 800c398:	4b02      	ldr	r3, [pc, #8]	; (800c3a4 <raise+0xc>)
 800c39a:	4601      	mov	r1, r0
 800c39c:	6818      	ldr	r0, [r3, #0]
 800c39e:	f7ff bfd2 	b.w	800c346 <_raise_r>
 800c3a2:	bf00      	nop
 800c3a4:	2000006c 	.word	0x2000006c

0800c3a8 <_kill_r>:
 800c3a8:	b538      	push	{r3, r4, r5, lr}
 800c3aa:	4d07      	ldr	r5, [pc, #28]	; (800c3c8 <_kill_r+0x20>)
 800c3ac:	2300      	movs	r3, #0
 800c3ae:	4604      	mov	r4, r0
 800c3b0:	4608      	mov	r0, r1
 800c3b2:	4611      	mov	r1, r2
 800c3b4:	602b      	str	r3, [r5, #0]
 800c3b6:	f7f7 fff1 	bl	800439c <_kill>
 800c3ba:	1c43      	adds	r3, r0, #1
 800c3bc:	d102      	bne.n	800c3c4 <_kill_r+0x1c>
 800c3be:	682b      	ldr	r3, [r5, #0]
 800c3c0:	b103      	cbz	r3, 800c3c4 <_kill_r+0x1c>
 800c3c2:	6023      	str	r3, [r4, #0]
 800c3c4:	bd38      	pop	{r3, r4, r5, pc}
 800c3c6:	bf00      	nop
 800c3c8:	20001ae8 	.word	0x20001ae8

0800c3cc <_getpid_r>:
 800c3cc:	f7f7 bfe4 	b.w	8004398 <_getpid>

0800c3d0 <cos>:
 800c3d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c3d2:	ec53 2b10 	vmov	r2, r3, d0
 800c3d6:	4826      	ldr	r0, [pc, #152]	; (800c470 <cos+0xa0>)
 800c3d8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800c3dc:	4281      	cmp	r1, r0
 800c3de:	dc06      	bgt.n	800c3ee <cos+0x1e>
 800c3e0:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800c468 <cos+0x98>
 800c3e4:	b005      	add	sp, #20
 800c3e6:	f85d eb04 	ldr.w	lr, [sp], #4
 800c3ea:	f000 b89d 	b.w	800c528 <__kernel_cos>
 800c3ee:	4821      	ldr	r0, [pc, #132]	; (800c474 <cos+0xa4>)
 800c3f0:	4281      	cmp	r1, r0
 800c3f2:	dd09      	ble.n	800c408 <cos+0x38>
 800c3f4:	ee10 0a10 	vmov	r0, s0
 800c3f8:	4619      	mov	r1, r3
 800c3fa:	f7f3 ff6d 	bl	80002d8 <__aeabi_dsub>
 800c3fe:	ec41 0b10 	vmov	d0, r0, r1
 800c402:	b005      	add	sp, #20
 800c404:	f85d fb04 	ldr.w	pc, [sp], #4
 800c408:	4668      	mov	r0, sp
 800c40a:	f000 fa15 	bl	800c838 <__ieee754_rem_pio2>
 800c40e:	f000 0003 	and.w	r0, r0, #3
 800c412:	2801      	cmp	r0, #1
 800c414:	d00b      	beq.n	800c42e <cos+0x5e>
 800c416:	2802      	cmp	r0, #2
 800c418:	d016      	beq.n	800c448 <cos+0x78>
 800c41a:	b9e0      	cbnz	r0, 800c456 <cos+0x86>
 800c41c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c420:	ed9d 0b00 	vldr	d0, [sp]
 800c424:	f000 f880 	bl	800c528 <__kernel_cos>
 800c428:	ec51 0b10 	vmov	r0, r1, d0
 800c42c:	e7e7      	b.n	800c3fe <cos+0x2e>
 800c42e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c432:	ed9d 0b00 	vldr	d0, [sp]
 800c436:	f000 f93f 	bl	800c6b8 <__kernel_sin>
 800c43a:	ec53 2b10 	vmov	r2, r3, d0
 800c43e:	ee10 0a10 	vmov	r0, s0
 800c442:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800c446:	e7da      	b.n	800c3fe <cos+0x2e>
 800c448:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c44c:	ed9d 0b00 	vldr	d0, [sp]
 800c450:	f000 f86a 	bl	800c528 <__kernel_cos>
 800c454:	e7f1      	b.n	800c43a <cos+0x6a>
 800c456:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c45a:	ed9d 0b00 	vldr	d0, [sp]
 800c45e:	2001      	movs	r0, #1
 800c460:	f000 f92a 	bl	800c6b8 <__kernel_sin>
 800c464:	e7e0      	b.n	800c428 <cos+0x58>
 800c466:	bf00      	nop
	...
 800c470:	3fe921fb 	.word	0x3fe921fb
 800c474:	7fefffff 	.word	0x7fefffff

0800c478 <sin>:
 800c478:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c47a:	ec53 2b10 	vmov	r2, r3, d0
 800c47e:	4828      	ldr	r0, [pc, #160]	; (800c520 <sin+0xa8>)
 800c480:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800c484:	4281      	cmp	r1, r0
 800c486:	dc07      	bgt.n	800c498 <sin+0x20>
 800c488:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800c518 <sin+0xa0>
 800c48c:	2000      	movs	r0, #0
 800c48e:	b005      	add	sp, #20
 800c490:	f85d eb04 	ldr.w	lr, [sp], #4
 800c494:	f000 b910 	b.w	800c6b8 <__kernel_sin>
 800c498:	4822      	ldr	r0, [pc, #136]	; (800c524 <sin+0xac>)
 800c49a:	4281      	cmp	r1, r0
 800c49c:	dd09      	ble.n	800c4b2 <sin+0x3a>
 800c49e:	ee10 0a10 	vmov	r0, s0
 800c4a2:	4619      	mov	r1, r3
 800c4a4:	f7f3 ff18 	bl	80002d8 <__aeabi_dsub>
 800c4a8:	ec41 0b10 	vmov	d0, r0, r1
 800c4ac:	b005      	add	sp, #20
 800c4ae:	f85d fb04 	ldr.w	pc, [sp], #4
 800c4b2:	4668      	mov	r0, sp
 800c4b4:	f000 f9c0 	bl	800c838 <__ieee754_rem_pio2>
 800c4b8:	f000 0003 	and.w	r0, r0, #3
 800c4bc:	2801      	cmp	r0, #1
 800c4be:	d00c      	beq.n	800c4da <sin+0x62>
 800c4c0:	2802      	cmp	r0, #2
 800c4c2:	d011      	beq.n	800c4e8 <sin+0x70>
 800c4c4:	b9f0      	cbnz	r0, 800c504 <sin+0x8c>
 800c4c6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c4ca:	ed9d 0b00 	vldr	d0, [sp]
 800c4ce:	2001      	movs	r0, #1
 800c4d0:	f000 f8f2 	bl	800c6b8 <__kernel_sin>
 800c4d4:	ec51 0b10 	vmov	r0, r1, d0
 800c4d8:	e7e6      	b.n	800c4a8 <sin+0x30>
 800c4da:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c4de:	ed9d 0b00 	vldr	d0, [sp]
 800c4e2:	f000 f821 	bl	800c528 <__kernel_cos>
 800c4e6:	e7f5      	b.n	800c4d4 <sin+0x5c>
 800c4e8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c4ec:	ed9d 0b00 	vldr	d0, [sp]
 800c4f0:	2001      	movs	r0, #1
 800c4f2:	f000 f8e1 	bl	800c6b8 <__kernel_sin>
 800c4f6:	ec53 2b10 	vmov	r2, r3, d0
 800c4fa:	ee10 0a10 	vmov	r0, s0
 800c4fe:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800c502:	e7d1      	b.n	800c4a8 <sin+0x30>
 800c504:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c508:	ed9d 0b00 	vldr	d0, [sp]
 800c50c:	f000 f80c 	bl	800c528 <__kernel_cos>
 800c510:	e7f1      	b.n	800c4f6 <sin+0x7e>
 800c512:	bf00      	nop
 800c514:	f3af 8000 	nop.w
	...
 800c520:	3fe921fb 	.word	0x3fe921fb
 800c524:	7fefffff 	.word	0x7fefffff

0800c528 <__kernel_cos>:
 800c528:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c52c:	ec57 6b10 	vmov	r6, r7, d0
 800c530:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800c534:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800c538:	ed8d 1b00 	vstr	d1, [sp]
 800c53c:	da07      	bge.n	800c54e <__kernel_cos+0x26>
 800c53e:	ee10 0a10 	vmov	r0, s0
 800c542:	4639      	mov	r1, r7
 800c544:	f7f4 fb30 	bl	8000ba8 <__aeabi_d2iz>
 800c548:	2800      	cmp	r0, #0
 800c54a:	f000 8088 	beq.w	800c65e <__kernel_cos+0x136>
 800c54e:	4632      	mov	r2, r6
 800c550:	463b      	mov	r3, r7
 800c552:	4630      	mov	r0, r6
 800c554:	4639      	mov	r1, r7
 800c556:	f7f4 f877 	bl	8000648 <__aeabi_dmul>
 800c55a:	4b51      	ldr	r3, [pc, #324]	; (800c6a0 <__kernel_cos+0x178>)
 800c55c:	2200      	movs	r2, #0
 800c55e:	4604      	mov	r4, r0
 800c560:	460d      	mov	r5, r1
 800c562:	f7f4 f871 	bl	8000648 <__aeabi_dmul>
 800c566:	a340      	add	r3, pc, #256	; (adr r3, 800c668 <__kernel_cos+0x140>)
 800c568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c56c:	4682      	mov	sl, r0
 800c56e:	468b      	mov	fp, r1
 800c570:	4620      	mov	r0, r4
 800c572:	4629      	mov	r1, r5
 800c574:	f7f4 f868 	bl	8000648 <__aeabi_dmul>
 800c578:	a33d      	add	r3, pc, #244	; (adr r3, 800c670 <__kernel_cos+0x148>)
 800c57a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c57e:	f7f3 fead 	bl	80002dc <__adddf3>
 800c582:	4622      	mov	r2, r4
 800c584:	462b      	mov	r3, r5
 800c586:	f7f4 f85f 	bl	8000648 <__aeabi_dmul>
 800c58a:	a33b      	add	r3, pc, #236	; (adr r3, 800c678 <__kernel_cos+0x150>)
 800c58c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c590:	f7f3 fea2 	bl	80002d8 <__aeabi_dsub>
 800c594:	4622      	mov	r2, r4
 800c596:	462b      	mov	r3, r5
 800c598:	f7f4 f856 	bl	8000648 <__aeabi_dmul>
 800c59c:	a338      	add	r3, pc, #224	; (adr r3, 800c680 <__kernel_cos+0x158>)
 800c59e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5a2:	f7f3 fe9b 	bl	80002dc <__adddf3>
 800c5a6:	4622      	mov	r2, r4
 800c5a8:	462b      	mov	r3, r5
 800c5aa:	f7f4 f84d 	bl	8000648 <__aeabi_dmul>
 800c5ae:	a336      	add	r3, pc, #216	; (adr r3, 800c688 <__kernel_cos+0x160>)
 800c5b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5b4:	f7f3 fe90 	bl	80002d8 <__aeabi_dsub>
 800c5b8:	4622      	mov	r2, r4
 800c5ba:	462b      	mov	r3, r5
 800c5bc:	f7f4 f844 	bl	8000648 <__aeabi_dmul>
 800c5c0:	a333      	add	r3, pc, #204	; (adr r3, 800c690 <__kernel_cos+0x168>)
 800c5c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5c6:	f7f3 fe89 	bl	80002dc <__adddf3>
 800c5ca:	4622      	mov	r2, r4
 800c5cc:	462b      	mov	r3, r5
 800c5ce:	f7f4 f83b 	bl	8000648 <__aeabi_dmul>
 800c5d2:	4622      	mov	r2, r4
 800c5d4:	462b      	mov	r3, r5
 800c5d6:	f7f4 f837 	bl	8000648 <__aeabi_dmul>
 800c5da:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c5de:	4604      	mov	r4, r0
 800c5e0:	460d      	mov	r5, r1
 800c5e2:	4630      	mov	r0, r6
 800c5e4:	4639      	mov	r1, r7
 800c5e6:	f7f4 f82f 	bl	8000648 <__aeabi_dmul>
 800c5ea:	460b      	mov	r3, r1
 800c5ec:	4602      	mov	r2, r0
 800c5ee:	4629      	mov	r1, r5
 800c5f0:	4620      	mov	r0, r4
 800c5f2:	f7f3 fe71 	bl	80002d8 <__aeabi_dsub>
 800c5f6:	4b2b      	ldr	r3, [pc, #172]	; (800c6a4 <__kernel_cos+0x17c>)
 800c5f8:	4598      	cmp	r8, r3
 800c5fa:	4606      	mov	r6, r0
 800c5fc:	460f      	mov	r7, r1
 800c5fe:	dc10      	bgt.n	800c622 <__kernel_cos+0xfa>
 800c600:	4602      	mov	r2, r0
 800c602:	460b      	mov	r3, r1
 800c604:	4650      	mov	r0, sl
 800c606:	4659      	mov	r1, fp
 800c608:	f7f3 fe66 	bl	80002d8 <__aeabi_dsub>
 800c60c:	460b      	mov	r3, r1
 800c60e:	4926      	ldr	r1, [pc, #152]	; (800c6a8 <__kernel_cos+0x180>)
 800c610:	4602      	mov	r2, r0
 800c612:	2000      	movs	r0, #0
 800c614:	f7f3 fe60 	bl	80002d8 <__aeabi_dsub>
 800c618:	ec41 0b10 	vmov	d0, r0, r1
 800c61c:	b003      	add	sp, #12
 800c61e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c622:	4b22      	ldr	r3, [pc, #136]	; (800c6ac <__kernel_cos+0x184>)
 800c624:	4920      	ldr	r1, [pc, #128]	; (800c6a8 <__kernel_cos+0x180>)
 800c626:	4598      	cmp	r8, r3
 800c628:	bfcc      	ite	gt
 800c62a:	4d21      	ldrgt	r5, [pc, #132]	; (800c6b0 <__kernel_cos+0x188>)
 800c62c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800c630:	2400      	movs	r4, #0
 800c632:	4622      	mov	r2, r4
 800c634:	462b      	mov	r3, r5
 800c636:	2000      	movs	r0, #0
 800c638:	f7f3 fe4e 	bl	80002d8 <__aeabi_dsub>
 800c63c:	4622      	mov	r2, r4
 800c63e:	4680      	mov	r8, r0
 800c640:	4689      	mov	r9, r1
 800c642:	462b      	mov	r3, r5
 800c644:	4650      	mov	r0, sl
 800c646:	4659      	mov	r1, fp
 800c648:	f7f3 fe46 	bl	80002d8 <__aeabi_dsub>
 800c64c:	4632      	mov	r2, r6
 800c64e:	463b      	mov	r3, r7
 800c650:	f7f3 fe42 	bl	80002d8 <__aeabi_dsub>
 800c654:	4602      	mov	r2, r0
 800c656:	460b      	mov	r3, r1
 800c658:	4640      	mov	r0, r8
 800c65a:	4649      	mov	r1, r9
 800c65c:	e7da      	b.n	800c614 <__kernel_cos+0xec>
 800c65e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800c698 <__kernel_cos+0x170>
 800c662:	e7db      	b.n	800c61c <__kernel_cos+0xf4>
 800c664:	f3af 8000 	nop.w
 800c668:	be8838d4 	.word	0xbe8838d4
 800c66c:	bda8fae9 	.word	0xbda8fae9
 800c670:	bdb4b1c4 	.word	0xbdb4b1c4
 800c674:	3e21ee9e 	.word	0x3e21ee9e
 800c678:	809c52ad 	.word	0x809c52ad
 800c67c:	3e927e4f 	.word	0x3e927e4f
 800c680:	19cb1590 	.word	0x19cb1590
 800c684:	3efa01a0 	.word	0x3efa01a0
 800c688:	16c15177 	.word	0x16c15177
 800c68c:	3f56c16c 	.word	0x3f56c16c
 800c690:	5555554c 	.word	0x5555554c
 800c694:	3fa55555 	.word	0x3fa55555
 800c698:	00000000 	.word	0x00000000
 800c69c:	3ff00000 	.word	0x3ff00000
 800c6a0:	3fe00000 	.word	0x3fe00000
 800c6a4:	3fd33332 	.word	0x3fd33332
 800c6a8:	3ff00000 	.word	0x3ff00000
 800c6ac:	3fe90000 	.word	0x3fe90000
 800c6b0:	3fd20000 	.word	0x3fd20000
 800c6b4:	00000000 	.word	0x00000000

0800c6b8 <__kernel_sin>:
 800c6b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6bc:	ed2d 8b04 	vpush	{d8-d9}
 800c6c0:	eeb0 8a41 	vmov.f32	s16, s2
 800c6c4:	eef0 8a61 	vmov.f32	s17, s3
 800c6c8:	ec55 4b10 	vmov	r4, r5, d0
 800c6cc:	b083      	sub	sp, #12
 800c6ce:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c6d2:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800c6d6:	9001      	str	r0, [sp, #4]
 800c6d8:	da06      	bge.n	800c6e8 <__kernel_sin+0x30>
 800c6da:	ee10 0a10 	vmov	r0, s0
 800c6de:	4629      	mov	r1, r5
 800c6e0:	f7f4 fa62 	bl	8000ba8 <__aeabi_d2iz>
 800c6e4:	2800      	cmp	r0, #0
 800c6e6:	d051      	beq.n	800c78c <__kernel_sin+0xd4>
 800c6e8:	4622      	mov	r2, r4
 800c6ea:	462b      	mov	r3, r5
 800c6ec:	4620      	mov	r0, r4
 800c6ee:	4629      	mov	r1, r5
 800c6f0:	f7f3 ffaa 	bl	8000648 <__aeabi_dmul>
 800c6f4:	4682      	mov	sl, r0
 800c6f6:	468b      	mov	fp, r1
 800c6f8:	4602      	mov	r2, r0
 800c6fa:	460b      	mov	r3, r1
 800c6fc:	4620      	mov	r0, r4
 800c6fe:	4629      	mov	r1, r5
 800c700:	f7f3 ffa2 	bl	8000648 <__aeabi_dmul>
 800c704:	a341      	add	r3, pc, #260	; (adr r3, 800c80c <__kernel_sin+0x154>)
 800c706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c70a:	4680      	mov	r8, r0
 800c70c:	4689      	mov	r9, r1
 800c70e:	4650      	mov	r0, sl
 800c710:	4659      	mov	r1, fp
 800c712:	f7f3 ff99 	bl	8000648 <__aeabi_dmul>
 800c716:	a33f      	add	r3, pc, #252	; (adr r3, 800c814 <__kernel_sin+0x15c>)
 800c718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c71c:	f7f3 fddc 	bl	80002d8 <__aeabi_dsub>
 800c720:	4652      	mov	r2, sl
 800c722:	465b      	mov	r3, fp
 800c724:	f7f3 ff90 	bl	8000648 <__aeabi_dmul>
 800c728:	a33c      	add	r3, pc, #240	; (adr r3, 800c81c <__kernel_sin+0x164>)
 800c72a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c72e:	f7f3 fdd5 	bl	80002dc <__adddf3>
 800c732:	4652      	mov	r2, sl
 800c734:	465b      	mov	r3, fp
 800c736:	f7f3 ff87 	bl	8000648 <__aeabi_dmul>
 800c73a:	a33a      	add	r3, pc, #232	; (adr r3, 800c824 <__kernel_sin+0x16c>)
 800c73c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c740:	f7f3 fdca 	bl	80002d8 <__aeabi_dsub>
 800c744:	4652      	mov	r2, sl
 800c746:	465b      	mov	r3, fp
 800c748:	f7f3 ff7e 	bl	8000648 <__aeabi_dmul>
 800c74c:	a337      	add	r3, pc, #220	; (adr r3, 800c82c <__kernel_sin+0x174>)
 800c74e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c752:	f7f3 fdc3 	bl	80002dc <__adddf3>
 800c756:	9b01      	ldr	r3, [sp, #4]
 800c758:	4606      	mov	r6, r0
 800c75a:	460f      	mov	r7, r1
 800c75c:	b9eb      	cbnz	r3, 800c79a <__kernel_sin+0xe2>
 800c75e:	4602      	mov	r2, r0
 800c760:	460b      	mov	r3, r1
 800c762:	4650      	mov	r0, sl
 800c764:	4659      	mov	r1, fp
 800c766:	f7f3 ff6f 	bl	8000648 <__aeabi_dmul>
 800c76a:	a325      	add	r3, pc, #148	; (adr r3, 800c800 <__kernel_sin+0x148>)
 800c76c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c770:	f7f3 fdb2 	bl	80002d8 <__aeabi_dsub>
 800c774:	4642      	mov	r2, r8
 800c776:	464b      	mov	r3, r9
 800c778:	f7f3 ff66 	bl	8000648 <__aeabi_dmul>
 800c77c:	4602      	mov	r2, r0
 800c77e:	460b      	mov	r3, r1
 800c780:	4620      	mov	r0, r4
 800c782:	4629      	mov	r1, r5
 800c784:	f7f3 fdaa 	bl	80002dc <__adddf3>
 800c788:	4604      	mov	r4, r0
 800c78a:	460d      	mov	r5, r1
 800c78c:	ec45 4b10 	vmov	d0, r4, r5
 800c790:	b003      	add	sp, #12
 800c792:	ecbd 8b04 	vpop	{d8-d9}
 800c796:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c79a:	4b1b      	ldr	r3, [pc, #108]	; (800c808 <__kernel_sin+0x150>)
 800c79c:	ec51 0b18 	vmov	r0, r1, d8
 800c7a0:	2200      	movs	r2, #0
 800c7a2:	f7f3 ff51 	bl	8000648 <__aeabi_dmul>
 800c7a6:	4632      	mov	r2, r6
 800c7a8:	ec41 0b19 	vmov	d9, r0, r1
 800c7ac:	463b      	mov	r3, r7
 800c7ae:	4640      	mov	r0, r8
 800c7b0:	4649      	mov	r1, r9
 800c7b2:	f7f3 ff49 	bl	8000648 <__aeabi_dmul>
 800c7b6:	4602      	mov	r2, r0
 800c7b8:	460b      	mov	r3, r1
 800c7ba:	ec51 0b19 	vmov	r0, r1, d9
 800c7be:	f7f3 fd8b 	bl	80002d8 <__aeabi_dsub>
 800c7c2:	4652      	mov	r2, sl
 800c7c4:	465b      	mov	r3, fp
 800c7c6:	f7f3 ff3f 	bl	8000648 <__aeabi_dmul>
 800c7ca:	ec53 2b18 	vmov	r2, r3, d8
 800c7ce:	f7f3 fd83 	bl	80002d8 <__aeabi_dsub>
 800c7d2:	a30b      	add	r3, pc, #44	; (adr r3, 800c800 <__kernel_sin+0x148>)
 800c7d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7d8:	4606      	mov	r6, r0
 800c7da:	460f      	mov	r7, r1
 800c7dc:	4640      	mov	r0, r8
 800c7de:	4649      	mov	r1, r9
 800c7e0:	f7f3 ff32 	bl	8000648 <__aeabi_dmul>
 800c7e4:	4602      	mov	r2, r0
 800c7e6:	460b      	mov	r3, r1
 800c7e8:	4630      	mov	r0, r6
 800c7ea:	4639      	mov	r1, r7
 800c7ec:	f7f3 fd76 	bl	80002dc <__adddf3>
 800c7f0:	4602      	mov	r2, r0
 800c7f2:	460b      	mov	r3, r1
 800c7f4:	4620      	mov	r0, r4
 800c7f6:	4629      	mov	r1, r5
 800c7f8:	f7f3 fd6e 	bl	80002d8 <__aeabi_dsub>
 800c7fc:	e7c4      	b.n	800c788 <__kernel_sin+0xd0>
 800c7fe:	bf00      	nop
 800c800:	55555549 	.word	0x55555549
 800c804:	3fc55555 	.word	0x3fc55555
 800c808:	3fe00000 	.word	0x3fe00000
 800c80c:	5acfd57c 	.word	0x5acfd57c
 800c810:	3de5d93a 	.word	0x3de5d93a
 800c814:	8a2b9ceb 	.word	0x8a2b9ceb
 800c818:	3e5ae5e6 	.word	0x3e5ae5e6
 800c81c:	57b1fe7d 	.word	0x57b1fe7d
 800c820:	3ec71de3 	.word	0x3ec71de3
 800c824:	19c161d5 	.word	0x19c161d5
 800c828:	3f2a01a0 	.word	0x3f2a01a0
 800c82c:	1110f8a6 	.word	0x1110f8a6
 800c830:	3f811111 	.word	0x3f811111
 800c834:	00000000 	.word	0x00000000

0800c838 <__ieee754_rem_pio2>:
 800c838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c83c:	ed2d 8b02 	vpush	{d8}
 800c840:	ec55 4b10 	vmov	r4, r5, d0
 800c844:	4bca      	ldr	r3, [pc, #808]	; (800cb70 <__ieee754_rem_pio2+0x338>)
 800c846:	b08b      	sub	sp, #44	; 0x2c
 800c848:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800c84c:	4598      	cmp	r8, r3
 800c84e:	4682      	mov	sl, r0
 800c850:	9502      	str	r5, [sp, #8]
 800c852:	dc08      	bgt.n	800c866 <__ieee754_rem_pio2+0x2e>
 800c854:	2200      	movs	r2, #0
 800c856:	2300      	movs	r3, #0
 800c858:	ed80 0b00 	vstr	d0, [r0]
 800c85c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800c860:	f04f 0b00 	mov.w	fp, #0
 800c864:	e028      	b.n	800c8b8 <__ieee754_rem_pio2+0x80>
 800c866:	4bc3      	ldr	r3, [pc, #780]	; (800cb74 <__ieee754_rem_pio2+0x33c>)
 800c868:	4598      	cmp	r8, r3
 800c86a:	dc78      	bgt.n	800c95e <__ieee754_rem_pio2+0x126>
 800c86c:	9b02      	ldr	r3, [sp, #8]
 800c86e:	4ec2      	ldr	r6, [pc, #776]	; (800cb78 <__ieee754_rem_pio2+0x340>)
 800c870:	2b00      	cmp	r3, #0
 800c872:	ee10 0a10 	vmov	r0, s0
 800c876:	a3b0      	add	r3, pc, #704	; (adr r3, 800cb38 <__ieee754_rem_pio2+0x300>)
 800c878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c87c:	4629      	mov	r1, r5
 800c87e:	dd39      	ble.n	800c8f4 <__ieee754_rem_pio2+0xbc>
 800c880:	f7f3 fd2a 	bl	80002d8 <__aeabi_dsub>
 800c884:	45b0      	cmp	r8, r6
 800c886:	4604      	mov	r4, r0
 800c888:	460d      	mov	r5, r1
 800c88a:	d01b      	beq.n	800c8c4 <__ieee754_rem_pio2+0x8c>
 800c88c:	a3ac      	add	r3, pc, #688	; (adr r3, 800cb40 <__ieee754_rem_pio2+0x308>)
 800c88e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c892:	f7f3 fd21 	bl	80002d8 <__aeabi_dsub>
 800c896:	4602      	mov	r2, r0
 800c898:	460b      	mov	r3, r1
 800c89a:	e9ca 2300 	strd	r2, r3, [sl]
 800c89e:	4620      	mov	r0, r4
 800c8a0:	4629      	mov	r1, r5
 800c8a2:	f7f3 fd19 	bl	80002d8 <__aeabi_dsub>
 800c8a6:	a3a6      	add	r3, pc, #664	; (adr r3, 800cb40 <__ieee754_rem_pio2+0x308>)
 800c8a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8ac:	f7f3 fd14 	bl	80002d8 <__aeabi_dsub>
 800c8b0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c8b4:	f04f 0b01 	mov.w	fp, #1
 800c8b8:	4658      	mov	r0, fp
 800c8ba:	b00b      	add	sp, #44	; 0x2c
 800c8bc:	ecbd 8b02 	vpop	{d8}
 800c8c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8c4:	a3a0      	add	r3, pc, #640	; (adr r3, 800cb48 <__ieee754_rem_pio2+0x310>)
 800c8c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8ca:	f7f3 fd05 	bl	80002d8 <__aeabi_dsub>
 800c8ce:	a3a0      	add	r3, pc, #640	; (adr r3, 800cb50 <__ieee754_rem_pio2+0x318>)
 800c8d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8d4:	4604      	mov	r4, r0
 800c8d6:	460d      	mov	r5, r1
 800c8d8:	f7f3 fcfe 	bl	80002d8 <__aeabi_dsub>
 800c8dc:	4602      	mov	r2, r0
 800c8de:	460b      	mov	r3, r1
 800c8e0:	e9ca 2300 	strd	r2, r3, [sl]
 800c8e4:	4620      	mov	r0, r4
 800c8e6:	4629      	mov	r1, r5
 800c8e8:	f7f3 fcf6 	bl	80002d8 <__aeabi_dsub>
 800c8ec:	a398      	add	r3, pc, #608	; (adr r3, 800cb50 <__ieee754_rem_pio2+0x318>)
 800c8ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8f2:	e7db      	b.n	800c8ac <__ieee754_rem_pio2+0x74>
 800c8f4:	f7f3 fcf2 	bl	80002dc <__adddf3>
 800c8f8:	45b0      	cmp	r8, r6
 800c8fa:	4604      	mov	r4, r0
 800c8fc:	460d      	mov	r5, r1
 800c8fe:	d016      	beq.n	800c92e <__ieee754_rem_pio2+0xf6>
 800c900:	a38f      	add	r3, pc, #572	; (adr r3, 800cb40 <__ieee754_rem_pio2+0x308>)
 800c902:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c906:	f7f3 fce9 	bl	80002dc <__adddf3>
 800c90a:	4602      	mov	r2, r0
 800c90c:	460b      	mov	r3, r1
 800c90e:	e9ca 2300 	strd	r2, r3, [sl]
 800c912:	4620      	mov	r0, r4
 800c914:	4629      	mov	r1, r5
 800c916:	f7f3 fcdf 	bl	80002d8 <__aeabi_dsub>
 800c91a:	a389      	add	r3, pc, #548	; (adr r3, 800cb40 <__ieee754_rem_pio2+0x308>)
 800c91c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c920:	f7f3 fcdc 	bl	80002dc <__adddf3>
 800c924:	f04f 3bff 	mov.w	fp, #4294967295
 800c928:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c92c:	e7c4      	b.n	800c8b8 <__ieee754_rem_pio2+0x80>
 800c92e:	a386      	add	r3, pc, #536	; (adr r3, 800cb48 <__ieee754_rem_pio2+0x310>)
 800c930:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c934:	f7f3 fcd2 	bl	80002dc <__adddf3>
 800c938:	a385      	add	r3, pc, #532	; (adr r3, 800cb50 <__ieee754_rem_pio2+0x318>)
 800c93a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c93e:	4604      	mov	r4, r0
 800c940:	460d      	mov	r5, r1
 800c942:	f7f3 fccb 	bl	80002dc <__adddf3>
 800c946:	4602      	mov	r2, r0
 800c948:	460b      	mov	r3, r1
 800c94a:	e9ca 2300 	strd	r2, r3, [sl]
 800c94e:	4620      	mov	r0, r4
 800c950:	4629      	mov	r1, r5
 800c952:	f7f3 fcc1 	bl	80002d8 <__aeabi_dsub>
 800c956:	a37e      	add	r3, pc, #504	; (adr r3, 800cb50 <__ieee754_rem_pio2+0x318>)
 800c958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c95c:	e7e0      	b.n	800c920 <__ieee754_rem_pio2+0xe8>
 800c95e:	4b87      	ldr	r3, [pc, #540]	; (800cb7c <__ieee754_rem_pio2+0x344>)
 800c960:	4598      	cmp	r8, r3
 800c962:	f300 80d8 	bgt.w	800cb16 <__ieee754_rem_pio2+0x2de>
 800c966:	f000 f96d 	bl	800cc44 <fabs>
 800c96a:	ec55 4b10 	vmov	r4, r5, d0
 800c96e:	ee10 0a10 	vmov	r0, s0
 800c972:	a379      	add	r3, pc, #484	; (adr r3, 800cb58 <__ieee754_rem_pio2+0x320>)
 800c974:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c978:	4629      	mov	r1, r5
 800c97a:	f7f3 fe65 	bl	8000648 <__aeabi_dmul>
 800c97e:	4b80      	ldr	r3, [pc, #512]	; (800cb80 <__ieee754_rem_pio2+0x348>)
 800c980:	2200      	movs	r2, #0
 800c982:	f7f3 fcab 	bl	80002dc <__adddf3>
 800c986:	f7f4 f90f 	bl	8000ba8 <__aeabi_d2iz>
 800c98a:	4683      	mov	fp, r0
 800c98c:	f7f3 fdf2 	bl	8000574 <__aeabi_i2d>
 800c990:	4602      	mov	r2, r0
 800c992:	460b      	mov	r3, r1
 800c994:	ec43 2b18 	vmov	d8, r2, r3
 800c998:	a367      	add	r3, pc, #412	; (adr r3, 800cb38 <__ieee754_rem_pio2+0x300>)
 800c99a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c99e:	f7f3 fe53 	bl	8000648 <__aeabi_dmul>
 800c9a2:	4602      	mov	r2, r0
 800c9a4:	460b      	mov	r3, r1
 800c9a6:	4620      	mov	r0, r4
 800c9a8:	4629      	mov	r1, r5
 800c9aa:	f7f3 fc95 	bl	80002d8 <__aeabi_dsub>
 800c9ae:	a364      	add	r3, pc, #400	; (adr r3, 800cb40 <__ieee754_rem_pio2+0x308>)
 800c9b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9b4:	4606      	mov	r6, r0
 800c9b6:	460f      	mov	r7, r1
 800c9b8:	ec51 0b18 	vmov	r0, r1, d8
 800c9bc:	f7f3 fe44 	bl	8000648 <__aeabi_dmul>
 800c9c0:	f1bb 0f1f 	cmp.w	fp, #31
 800c9c4:	4604      	mov	r4, r0
 800c9c6:	460d      	mov	r5, r1
 800c9c8:	dc0d      	bgt.n	800c9e6 <__ieee754_rem_pio2+0x1ae>
 800c9ca:	4b6e      	ldr	r3, [pc, #440]	; (800cb84 <__ieee754_rem_pio2+0x34c>)
 800c9cc:	f10b 32ff 	add.w	r2, fp, #4294967295
 800c9d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c9d4:	4543      	cmp	r3, r8
 800c9d6:	d006      	beq.n	800c9e6 <__ieee754_rem_pio2+0x1ae>
 800c9d8:	4622      	mov	r2, r4
 800c9da:	462b      	mov	r3, r5
 800c9dc:	4630      	mov	r0, r6
 800c9de:	4639      	mov	r1, r7
 800c9e0:	f7f3 fc7a 	bl	80002d8 <__aeabi_dsub>
 800c9e4:	e00e      	b.n	800ca04 <__ieee754_rem_pio2+0x1cc>
 800c9e6:	462b      	mov	r3, r5
 800c9e8:	4622      	mov	r2, r4
 800c9ea:	4630      	mov	r0, r6
 800c9ec:	4639      	mov	r1, r7
 800c9ee:	f7f3 fc73 	bl	80002d8 <__aeabi_dsub>
 800c9f2:	ea4f 5328 	mov.w	r3, r8, asr #20
 800c9f6:	9303      	str	r3, [sp, #12]
 800c9f8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c9fc:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800ca00:	2b10      	cmp	r3, #16
 800ca02:	dc02      	bgt.n	800ca0a <__ieee754_rem_pio2+0x1d2>
 800ca04:	e9ca 0100 	strd	r0, r1, [sl]
 800ca08:	e039      	b.n	800ca7e <__ieee754_rem_pio2+0x246>
 800ca0a:	a34f      	add	r3, pc, #316	; (adr r3, 800cb48 <__ieee754_rem_pio2+0x310>)
 800ca0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca10:	ec51 0b18 	vmov	r0, r1, d8
 800ca14:	f7f3 fe18 	bl	8000648 <__aeabi_dmul>
 800ca18:	4604      	mov	r4, r0
 800ca1a:	460d      	mov	r5, r1
 800ca1c:	4602      	mov	r2, r0
 800ca1e:	460b      	mov	r3, r1
 800ca20:	4630      	mov	r0, r6
 800ca22:	4639      	mov	r1, r7
 800ca24:	f7f3 fc58 	bl	80002d8 <__aeabi_dsub>
 800ca28:	4602      	mov	r2, r0
 800ca2a:	460b      	mov	r3, r1
 800ca2c:	4680      	mov	r8, r0
 800ca2e:	4689      	mov	r9, r1
 800ca30:	4630      	mov	r0, r6
 800ca32:	4639      	mov	r1, r7
 800ca34:	f7f3 fc50 	bl	80002d8 <__aeabi_dsub>
 800ca38:	4622      	mov	r2, r4
 800ca3a:	462b      	mov	r3, r5
 800ca3c:	f7f3 fc4c 	bl	80002d8 <__aeabi_dsub>
 800ca40:	a343      	add	r3, pc, #268	; (adr r3, 800cb50 <__ieee754_rem_pio2+0x318>)
 800ca42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca46:	4604      	mov	r4, r0
 800ca48:	460d      	mov	r5, r1
 800ca4a:	ec51 0b18 	vmov	r0, r1, d8
 800ca4e:	f7f3 fdfb 	bl	8000648 <__aeabi_dmul>
 800ca52:	4622      	mov	r2, r4
 800ca54:	462b      	mov	r3, r5
 800ca56:	f7f3 fc3f 	bl	80002d8 <__aeabi_dsub>
 800ca5a:	4602      	mov	r2, r0
 800ca5c:	460b      	mov	r3, r1
 800ca5e:	4604      	mov	r4, r0
 800ca60:	460d      	mov	r5, r1
 800ca62:	4640      	mov	r0, r8
 800ca64:	4649      	mov	r1, r9
 800ca66:	f7f3 fc37 	bl	80002d8 <__aeabi_dsub>
 800ca6a:	9a03      	ldr	r2, [sp, #12]
 800ca6c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ca70:	1ad3      	subs	r3, r2, r3
 800ca72:	2b31      	cmp	r3, #49	; 0x31
 800ca74:	dc24      	bgt.n	800cac0 <__ieee754_rem_pio2+0x288>
 800ca76:	e9ca 0100 	strd	r0, r1, [sl]
 800ca7a:	4646      	mov	r6, r8
 800ca7c:	464f      	mov	r7, r9
 800ca7e:	e9da 8900 	ldrd	r8, r9, [sl]
 800ca82:	4630      	mov	r0, r6
 800ca84:	4642      	mov	r2, r8
 800ca86:	464b      	mov	r3, r9
 800ca88:	4639      	mov	r1, r7
 800ca8a:	f7f3 fc25 	bl	80002d8 <__aeabi_dsub>
 800ca8e:	462b      	mov	r3, r5
 800ca90:	4622      	mov	r2, r4
 800ca92:	f7f3 fc21 	bl	80002d8 <__aeabi_dsub>
 800ca96:	9b02      	ldr	r3, [sp, #8]
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ca9e:	f6bf af0b 	bge.w	800c8b8 <__ieee754_rem_pio2+0x80>
 800caa2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800caa6:	f8ca 3004 	str.w	r3, [sl, #4]
 800caaa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800caae:	f8ca 8000 	str.w	r8, [sl]
 800cab2:	f8ca 0008 	str.w	r0, [sl, #8]
 800cab6:	f8ca 300c 	str.w	r3, [sl, #12]
 800caba:	f1cb 0b00 	rsb	fp, fp, #0
 800cabe:	e6fb      	b.n	800c8b8 <__ieee754_rem_pio2+0x80>
 800cac0:	a327      	add	r3, pc, #156	; (adr r3, 800cb60 <__ieee754_rem_pio2+0x328>)
 800cac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cac6:	ec51 0b18 	vmov	r0, r1, d8
 800caca:	f7f3 fdbd 	bl	8000648 <__aeabi_dmul>
 800cace:	4604      	mov	r4, r0
 800cad0:	460d      	mov	r5, r1
 800cad2:	4602      	mov	r2, r0
 800cad4:	460b      	mov	r3, r1
 800cad6:	4640      	mov	r0, r8
 800cad8:	4649      	mov	r1, r9
 800cada:	f7f3 fbfd 	bl	80002d8 <__aeabi_dsub>
 800cade:	4602      	mov	r2, r0
 800cae0:	460b      	mov	r3, r1
 800cae2:	4606      	mov	r6, r0
 800cae4:	460f      	mov	r7, r1
 800cae6:	4640      	mov	r0, r8
 800cae8:	4649      	mov	r1, r9
 800caea:	f7f3 fbf5 	bl	80002d8 <__aeabi_dsub>
 800caee:	4622      	mov	r2, r4
 800caf0:	462b      	mov	r3, r5
 800caf2:	f7f3 fbf1 	bl	80002d8 <__aeabi_dsub>
 800caf6:	a31c      	add	r3, pc, #112	; (adr r3, 800cb68 <__ieee754_rem_pio2+0x330>)
 800caf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cafc:	4604      	mov	r4, r0
 800cafe:	460d      	mov	r5, r1
 800cb00:	ec51 0b18 	vmov	r0, r1, d8
 800cb04:	f7f3 fda0 	bl	8000648 <__aeabi_dmul>
 800cb08:	4622      	mov	r2, r4
 800cb0a:	462b      	mov	r3, r5
 800cb0c:	f7f3 fbe4 	bl	80002d8 <__aeabi_dsub>
 800cb10:	4604      	mov	r4, r0
 800cb12:	460d      	mov	r5, r1
 800cb14:	e760      	b.n	800c9d8 <__ieee754_rem_pio2+0x1a0>
 800cb16:	4b1c      	ldr	r3, [pc, #112]	; (800cb88 <__ieee754_rem_pio2+0x350>)
 800cb18:	4598      	cmp	r8, r3
 800cb1a:	dd37      	ble.n	800cb8c <__ieee754_rem_pio2+0x354>
 800cb1c:	ee10 2a10 	vmov	r2, s0
 800cb20:	462b      	mov	r3, r5
 800cb22:	4620      	mov	r0, r4
 800cb24:	4629      	mov	r1, r5
 800cb26:	f7f3 fbd7 	bl	80002d8 <__aeabi_dsub>
 800cb2a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800cb2e:	e9ca 0100 	strd	r0, r1, [sl]
 800cb32:	e695      	b.n	800c860 <__ieee754_rem_pio2+0x28>
 800cb34:	f3af 8000 	nop.w
 800cb38:	54400000 	.word	0x54400000
 800cb3c:	3ff921fb 	.word	0x3ff921fb
 800cb40:	1a626331 	.word	0x1a626331
 800cb44:	3dd0b461 	.word	0x3dd0b461
 800cb48:	1a600000 	.word	0x1a600000
 800cb4c:	3dd0b461 	.word	0x3dd0b461
 800cb50:	2e037073 	.word	0x2e037073
 800cb54:	3ba3198a 	.word	0x3ba3198a
 800cb58:	6dc9c883 	.word	0x6dc9c883
 800cb5c:	3fe45f30 	.word	0x3fe45f30
 800cb60:	2e000000 	.word	0x2e000000
 800cb64:	3ba3198a 	.word	0x3ba3198a
 800cb68:	252049c1 	.word	0x252049c1
 800cb6c:	397b839a 	.word	0x397b839a
 800cb70:	3fe921fb 	.word	0x3fe921fb
 800cb74:	4002d97b 	.word	0x4002d97b
 800cb78:	3ff921fb 	.word	0x3ff921fb
 800cb7c:	413921fb 	.word	0x413921fb
 800cb80:	3fe00000 	.word	0x3fe00000
 800cb84:	0800d9ac 	.word	0x0800d9ac
 800cb88:	7fefffff 	.word	0x7fefffff
 800cb8c:	ea4f 5628 	mov.w	r6, r8, asr #20
 800cb90:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 800cb94:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 800cb98:	4620      	mov	r0, r4
 800cb9a:	460d      	mov	r5, r1
 800cb9c:	f7f4 f804 	bl	8000ba8 <__aeabi_d2iz>
 800cba0:	f7f3 fce8 	bl	8000574 <__aeabi_i2d>
 800cba4:	4602      	mov	r2, r0
 800cba6:	460b      	mov	r3, r1
 800cba8:	4620      	mov	r0, r4
 800cbaa:	4629      	mov	r1, r5
 800cbac:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cbb0:	f7f3 fb92 	bl	80002d8 <__aeabi_dsub>
 800cbb4:	4b21      	ldr	r3, [pc, #132]	; (800cc3c <__ieee754_rem_pio2+0x404>)
 800cbb6:	2200      	movs	r2, #0
 800cbb8:	f7f3 fd46 	bl	8000648 <__aeabi_dmul>
 800cbbc:	460d      	mov	r5, r1
 800cbbe:	4604      	mov	r4, r0
 800cbc0:	f7f3 fff2 	bl	8000ba8 <__aeabi_d2iz>
 800cbc4:	f7f3 fcd6 	bl	8000574 <__aeabi_i2d>
 800cbc8:	4602      	mov	r2, r0
 800cbca:	460b      	mov	r3, r1
 800cbcc:	4620      	mov	r0, r4
 800cbce:	4629      	mov	r1, r5
 800cbd0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cbd4:	f7f3 fb80 	bl	80002d8 <__aeabi_dsub>
 800cbd8:	4b18      	ldr	r3, [pc, #96]	; (800cc3c <__ieee754_rem_pio2+0x404>)
 800cbda:	2200      	movs	r2, #0
 800cbdc:	f7f3 fd34 	bl	8000648 <__aeabi_dmul>
 800cbe0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800cbe4:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 800cbe8:	2703      	movs	r7, #3
 800cbea:	2400      	movs	r4, #0
 800cbec:	2500      	movs	r5, #0
 800cbee:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 800cbf2:	4622      	mov	r2, r4
 800cbf4:	462b      	mov	r3, r5
 800cbf6:	46b9      	mov	r9, r7
 800cbf8:	3f01      	subs	r7, #1
 800cbfa:	f7f3 ff8d 	bl	8000b18 <__aeabi_dcmpeq>
 800cbfe:	2800      	cmp	r0, #0
 800cc00:	d1f5      	bne.n	800cbee <__ieee754_rem_pio2+0x3b6>
 800cc02:	4b0f      	ldr	r3, [pc, #60]	; (800cc40 <__ieee754_rem_pio2+0x408>)
 800cc04:	9301      	str	r3, [sp, #4]
 800cc06:	2302      	movs	r3, #2
 800cc08:	9300      	str	r3, [sp, #0]
 800cc0a:	4632      	mov	r2, r6
 800cc0c:	464b      	mov	r3, r9
 800cc0e:	4651      	mov	r1, sl
 800cc10:	a804      	add	r0, sp, #16
 800cc12:	f000 f821 	bl	800cc58 <__kernel_rem_pio2>
 800cc16:	9b02      	ldr	r3, [sp, #8]
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	4683      	mov	fp, r0
 800cc1c:	f6bf ae4c 	bge.w	800c8b8 <__ieee754_rem_pio2+0x80>
 800cc20:	e9da 2100 	ldrd	r2, r1, [sl]
 800cc24:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cc28:	e9ca 2300 	strd	r2, r3, [sl]
 800cc2c:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800cc30:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cc34:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800cc38:	e73f      	b.n	800caba <__ieee754_rem_pio2+0x282>
 800cc3a:	bf00      	nop
 800cc3c:	41700000 	.word	0x41700000
 800cc40:	0800da2c 	.word	0x0800da2c

0800cc44 <fabs>:
 800cc44:	ec51 0b10 	vmov	r0, r1, d0
 800cc48:	ee10 2a10 	vmov	r2, s0
 800cc4c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800cc50:	ec43 2b10 	vmov	d0, r2, r3
 800cc54:	4770      	bx	lr
	...

0800cc58 <__kernel_rem_pio2>:
 800cc58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc5c:	ed2d 8b02 	vpush	{d8}
 800cc60:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800cc64:	f112 0f14 	cmn.w	r2, #20
 800cc68:	9306      	str	r3, [sp, #24]
 800cc6a:	9104      	str	r1, [sp, #16]
 800cc6c:	4bc2      	ldr	r3, [pc, #776]	; (800cf78 <__kernel_rem_pio2+0x320>)
 800cc6e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800cc70:	9009      	str	r0, [sp, #36]	; 0x24
 800cc72:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800cc76:	9300      	str	r3, [sp, #0]
 800cc78:	9b06      	ldr	r3, [sp, #24]
 800cc7a:	f103 33ff 	add.w	r3, r3, #4294967295
 800cc7e:	bfa8      	it	ge
 800cc80:	1ed4      	subge	r4, r2, #3
 800cc82:	9305      	str	r3, [sp, #20]
 800cc84:	bfb2      	itee	lt
 800cc86:	2400      	movlt	r4, #0
 800cc88:	2318      	movge	r3, #24
 800cc8a:	fb94 f4f3 	sdivge	r4, r4, r3
 800cc8e:	f06f 0317 	mvn.w	r3, #23
 800cc92:	fb04 3303 	mla	r3, r4, r3, r3
 800cc96:	eb03 0a02 	add.w	sl, r3, r2
 800cc9a:	9b00      	ldr	r3, [sp, #0]
 800cc9c:	9a05      	ldr	r2, [sp, #20]
 800cc9e:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 800cf68 <__kernel_rem_pio2+0x310>
 800cca2:	eb03 0802 	add.w	r8, r3, r2
 800cca6:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800cca8:	1aa7      	subs	r7, r4, r2
 800ccaa:	ae20      	add	r6, sp, #128	; 0x80
 800ccac:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800ccb0:	2500      	movs	r5, #0
 800ccb2:	4545      	cmp	r5, r8
 800ccb4:	dd13      	ble.n	800ccde <__kernel_rem_pio2+0x86>
 800ccb6:	9b06      	ldr	r3, [sp, #24]
 800ccb8:	aa20      	add	r2, sp, #128	; 0x80
 800ccba:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800ccbe:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800ccc2:	f04f 0800 	mov.w	r8, #0
 800ccc6:	9b00      	ldr	r3, [sp, #0]
 800ccc8:	4598      	cmp	r8, r3
 800ccca:	dc31      	bgt.n	800cd30 <__kernel_rem_pio2+0xd8>
 800cccc:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 800cf68 <__kernel_rem_pio2+0x310>
 800ccd0:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800ccd4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ccd8:	462f      	mov	r7, r5
 800ccda:	2600      	movs	r6, #0
 800ccdc:	e01b      	b.n	800cd16 <__kernel_rem_pio2+0xbe>
 800ccde:	42ef      	cmn	r7, r5
 800cce0:	d407      	bmi.n	800ccf2 <__kernel_rem_pio2+0x9a>
 800cce2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800cce6:	f7f3 fc45 	bl	8000574 <__aeabi_i2d>
 800ccea:	e8e6 0102 	strd	r0, r1, [r6], #8
 800ccee:	3501      	adds	r5, #1
 800ccf0:	e7df      	b.n	800ccb2 <__kernel_rem_pio2+0x5a>
 800ccf2:	ec51 0b18 	vmov	r0, r1, d8
 800ccf6:	e7f8      	b.n	800ccea <__kernel_rem_pio2+0x92>
 800ccf8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ccfc:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800cd00:	f7f3 fca2 	bl	8000648 <__aeabi_dmul>
 800cd04:	4602      	mov	r2, r0
 800cd06:	460b      	mov	r3, r1
 800cd08:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cd0c:	f7f3 fae6 	bl	80002dc <__adddf3>
 800cd10:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cd14:	3601      	adds	r6, #1
 800cd16:	9b05      	ldr	r3, [sp, #20]
 800cd18:	429e      	cmp	r6, r3
 800cd1a:	f1a7 0708 	sub.w	r7, r7, #8
 800cd1e:	ddeb      	ble.n	800ccf8 <__kernel_rem_pio2+0xa0>
 800cd20:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cd24:	f108 0801 	add.w	r8, r8, #1
 800cd28:	ecab 7b02 	vstmia	fp!, {d7}
 800cd2c:	3508      	adds	r5, #8
 800cd2e:	e7ca      	b.n	800ccc6 <__kernel_rem_pio2+0x6e>
 800cd30:	9b00      	ldr	r3, [sp, #0]
 800cd32:	aa0c      	add	r2, sp, #48	; 0x30
 800cd34:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cd38:	930b      	str	r3, [sp, #44]	; 0x2c
 800cd3a:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800cd3c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800cd40:	9c00      	ldr	r4, [sp, #0]
 800cd42:	930a      	str	r3, [sp, #40]	; 0x28
 800cd44:	00e3      	lsls	r3, r4, #3
 800cd46:	9308      	str	r3, [sp, #32]
 800cd48:	ab98      	add	r3, sp, #608	; 0x260
 800cd4a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cd4e:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800cd52:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 800cd56:	ab70      	add	r3, sp, #448	; 0x1c0
 800cd58:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800cd5c:	46c3      	mov	fp, r8
 800cd5e:	46a1      	mov	r9, r4
 800cd60:	f1b9 0f00 	cmp.w	r9, #0
 800cd64:	f1a5 0508 	sub.w	r5, r5, #8
 800cd68:	dc77      	bgt.n	800ce5a <__kernel_rem_pio2+0x202>
 800cd6a:	ec47 6b10 	vmov	d0, r6, r7
 800cd6e:	4650      	mov	r0, sl
 800cd70:	f000 fac2 	bl	800d2f8 <scalbn>
 800cd74:	ec57 6b10 	vmov	r6, r7, d0
 800cd78:	2200      	movs	r2, #0
 800cd7a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800cd7e:	ee10 0a10 	vmov	r0, s0
 800cd82:	4639      	mov	r1, r7
 800cd84:	f7f3 fc60 	bl	8000648 <__aeabi_dmul>
 800cd88:	ec41 0b10 	vmov	d0, r0, r1
 800cd8c:	f000 fb34 	bl	800d3f8 <floor>
 800cd90:	4b7a      	ldr	r3, [pc, #488]	; (800cf7c <__kernel_rem_pio2+0x324>)
 800cd92:	ec51 0b10 	vmov	r0, r1, d0
 800cd96:	2200      	movs	r2, #0
 800cd98:	f7f3 fc56 	bl	8000648 <__aeabi_dmul>
 800cd9c:	4602      	mov	r2, r0
 800cd9e:	460b      	mov	r3, r1
 800cda0:	4630      	mov	r0, r6
 800cda2:	4639      	mov	r1, r7
 800cda4:	f7f3 fa98 	bl	80002d8 <__aeabi_dsub>
 800cda8:	460f      	mov	r7, r1
 800cdaa:	4606      	mov	r6, r0
 800cdac:	f7f3 fefc 	bl	8000ba8 <__aeabi_d2iz>
 800cdb0:	9002      	str	r0, [sp, #8]
 800cdb2:	f7f3 fbdf 	bl	8000574 <__aeabi_i2d>
 800cdb6:	4602      	mov	r2, r0
 800cdb8:	460b      	mov	r3, r1
 800cdba:	4630      	mov	r0, r6
 800cdbc:	4639      	mov	r1, r7
 800cdbe:	f7f3 fa8b 	bl	80002d8 <__aeabi_dsub>
 800cdc2:	f1ba 0f00 	cmp.w	sl, #0
 800cdc6:	4606      	mov	r6, r0
 800cdc8:	460f      	mov	r7, r1
 800cdca:	dd6d      	ble.n	800cea8 <__kernel_rem_pio2+0x250>
 800cdcc:	1e61      	subs	r1, r4, #1
 800cdce:	ab0c      	add	r3, sp, #48	; 0x30
 800cdd0:	9d02      	ldr	r5, [sp, #8]
 800cdd2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800cdd6:	f1ca 0018 	rsb	r0, sl, #24
 800cdda:	fa43 f200 	asr.w	r2, r3, r0
 800cdde:	4415      	add	r5, r2
 800cde0:	4082      	lsls	r2, r0
 800cde2:	1a9b      	subs	r3, r3, r2
 800cde4:	aa0c      	add	r2, sp, #48	; 0x30
 800cde6:	9502      	str	r5, [sp, #8]
 800cde8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800cdec:	f1ca 0217 	rsb	r2, sl, #23
 800cdf0:	fa43 fb02 	asr.w	fp, r3, r2
 800cdf4:	f1bb 0f00 	cmp.w	fp, #0
 800cdf8:	dd65      	ble.n	800cec6 <__kernel_rem_pio2+0x26e>
 800cdfa:	9b02      	ldr	r3, [sp, #8]
 800cdfc:	2200      	movs	r2, #0
 800cdfe:	3301      	adds	r3, #1
 800ce00:	9302      	str	r3, [sp, #8]
 800ce02:	4615      	mov	r5, r2
 800ce04:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800ce08:	4294      	cmp	r4, r2
 800ce0a:	f300 809f 	bgt.w	800cf4c <__kernel_rem_pio2+0x2f4>
 800ce0e:	f1ba 0f00 	cmp.w	sl, #0
 800ce12:	dd07      	ble.n	800ce24 <__kernel_rem_pio2+0x1cc>
 800ce14:	f1ba 0f01 	cmp.w	sl, #1
 800ce18:	f000 80c1 	beq.w	800cf9e <__kernel_rem_pio2+0x346>
 800ce1c:	f1ba 0f02 	cmp.w	sl, #2
 800ce20:	f000 80c7 	beq.w	800cfb2 <__kernel_rem_pio2+0x35a>
 800ce24:	f1bb 0f02 	cmp.w	fp, #2
 800ce28:	d14d      	bne.n	800cec6 <__kernel_rem_pio2+0x26e>
 800ce2a:	4632      	mov	r2, r6
 800ce2c:	463b      	mov	r3, r7
 800ce2e:	4954      	ldr	r1, [pc, #336]	; (800cf80 <__kernel_rem_pio2+0x328>)
 800ce30:	2000      	movs	r0, #0
 800ce32:	f7f3 fa51 	bl	80002d8 <__aeabi_dsub>
 800ce36:	4606      	mov	r6, r0
 800ce38:	460f      	mov	r7, r1
 800ce3a:	2d00      	cmp	r5, #0
 800ce3c:	d043      	beq.n	800cec6 <__kernel_rem_pio2+0x26e>
 800ce3e:	4650      	mov	r0, sl
 800ce40:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 800cf70 <__kernel_rem_pio2+0x318>
 800ce44:	f000 fa58 	bl	800d2f8 <scalbn>
 800ce48:	4630      	mov	r0, r6
 800ce4a:	4639      	mov	r1, r7
 800ce4c:	ec53 2b10 	vmov	r2, r3, d0
 800ce50:	f7f3 fa42 	bl	80002d8 <__aeabi_dsub>
 800ce54:	4606      	mov	r6, r0
 800ce56:	460f      	mov	r7, r1
 800ce58:	e035      	b.n	800cec6 <__kernel_rem_pio2+0x26e>
 800ce5a:	4b4a      	ldr	r3, [pc, #296]	; (800cf84 <__kernel_rem_pio2+0x32c>)
 800ce5c:	2200      	movs	r2, #0
 800ce5e:	4630      	mov	r0, r6
 800ce60:	4639      	mov	r1, r7
 800ce62:	f7f3 fbf1 	bl	8000648 <__aeabi_dmul>
 800ce66:	f7f3 fe9f 	bl	8000ba8 <__aeabi_d2iz>
 800ce6a:	f7f3 fb83 	bl	8000574 <__aeabi_i2d>
 800ce6e:	4602      	mov	r2, r0
 800ce70:	460b      	mov	r3, r1
 800ce72:	ec43 2b18 	vmov	d8, r2, r3
 800ce76:	4b44      	ldr	r3, [pc, #272]	; (800cf88 <__kernel_rem_pio2+0x330>)
 800ce78:	2200      	movs	r2, #0
 800ce7a:	f7f3 fbe5 	bl	8000648 <__aeabi_dmul>
 800ce7e:	4602      	mov	r2, r0
 800ce80:	460b      	mov	r3, r1
 800ce82:	4630      	mov	r0, r6
 800ce84:	4639      	mov	r1, r7
 800ce86:	f7f3 fa27 	bl	80002d8 <__aeabi_dsub>
 800ce8a:	f7f3 fe8d 	bl	8000ba8 <__aeabi_d2iz>
 800ce8e:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ce92:	f84b 0b04 	str.w	r0, [fp], #4
 800ce96:	ec51 0b18 	vmov	r0, r1, d8
 800ce9a:	f7f3 fa1f 	bl	80002dc <__adddf3>
 800ce9e:	f109 39ff 	add.w	r9, r9, #4294967295
 800cea2:	4606      	mov	r6, r0
 800cea4:	460f      	mov	r7, r1
 800cea6:	e75b      	b.n	800cd60 <__kernel_rem_pio2+0x108>
 800cea8:	d106      	bne.n	800ceb8 <__kernel_rem_pio2+0x260>
 800ceaa:	1e63      	subs	r3, r4, #1
 800ceac:	aa0c      	add	r2, sp, #48	; 0x30
 800ceae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ceb2:	ea4f 5be3 	mov.w	fp, r3, asr #23
 800ceb6:	e79d      	b.n	800cdf4 <__kernel_rem_pio2+0x19c>
 800ceb8:	4b34      	ldr	r3, [pc, #208]	; (800cf8c <__kernel_rem_pio2+0x334>)
 800ceba:	2200      	movs	r2, #0
 800cebc:	f7f3 fe4a 	bl	8000b54 <__aeabi_dcmpge>
 800cec0:	2800      	cmp	r0, #0
 800cec2:	d140      	bne.n	800cf46 <__kernel_rem_pio2+0x2ee>
 800cec4:	4683      	mov	fp, r0
 800cec6:	2200      	movs	r2, #0
 800cec8:	2300      	movs	r3, #0
 800ceca:	4630      	mov	r0, r6
 800cecc:	4639      	mov	r1, r7
 800cece:	f7f3 fe23 	bl	8000b18 <__aeabi_dcmpeq>
 800ced2:	2800      	cmp	r0, #0
 800ced4:	f000 80c1 	beq.w	800d05a <__kernel_rem_pio2+0x402>
 800ced8:	1e65      	subs	r5, r4, #1
 800ceda:	462b      	mov	r3, r5
 800cedc:	2200      	movs	r2, #0
 800cede:	9900      	ldr	r1, [sp, #0]
 800cee0:	428b      	cmp	r3, r1
 800cee2:	da6d      	bge.n	800cfc0 <__kernel_rem_pio2+0x368>
 800cee4:	2a00      	cmp	r2, #0
 800cee6:	f000 808a 	beq.w	800cffe <__kernel_rem_pio2+0x3a6>
 800ceea:	ab0c      	add	r3, sp, #48	; 0x30
 800ceec:	f1aa 0a18 	sub.w	sl, sl, #24
 800cef0:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	f000 80ae 	beq.w	800d056 <__kernel_rem_pio2+0x3fe>
 800cefa:	4650      	mov	r0, sl
 800cefc:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 800cf70 <__kernel_rem_pio2+0x318>
 800cf00:	f000 f9fa 	bl	800d2f8 <scalbn>
 800cf04:	1c6b      	adds	r3, r5, #1
 800cf06:	00da      	lsls	r2, r3, #3
 800cf08:	9205      	str	r2, [sp, #20]
 800cf0a:	ec57 6b10 	vmov	r6, r7, d0
 800cf0e:	aa70      	add	r2, sp, #448	; 0x1c0
 800cf10:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800cf84 <__kernel_rem_pio2+0x32c>
 800cf14:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 800cf18:	462c      	mov	r4, r5
 800cf1a:	f04f 0800 	mov.w	r8, #0
 800cf1e:	2c00      	cmp	r4, #0
 800cf20:	f280 80d4 	bge.w	800d0cc <__kernel_rem_pio2+0x474>
 800cf24:	462c      	mov	r4, r5
 800cf26:	2c00      	cmp	r4, #0
 800cf28:	f2c0 8102 	blt.w	800d130 <__kernel_rem_pio2+0x4d8>
 800cf2c:	4b18      	ldr	r3, [pc, #96]	; (800cf90 <__kernel_rem_pio2+0x338>)
 800cf2e:	461e      	mov	r6, r3
 800cf30:	ab70      	add	r3, sp, #448	; 0x1c0
 800cf32:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 800cf36:	1b2b      	subs	r3, r5, r4
 800cf38:	f04f 0900 	mov.w	r9, #0
 800cf3c:	f04f 0a00 	mov.w	sl, #0
 800cf40:	2700      	movs	r7, #0
 800cf42:	9306      	str	r3, [sp, #24]
 800cf44:	e0e6      	b.n	800d114 <__kernel_rem_pio2+0x4bc>
 800cf46:	f04f 0b02 	mov.w	fp, #2
 800cf4a:	e756      	b.n	800cdfa <__kernel_rem_pio2+0x1a2>
 800cf4c:	f8d8 3000 	ldr.w	r3, [r8]
 800cf50:	bb05      	cbnz	r5, 800cf94 <__kernel_rem_pio2+0x33c>
 800cf52:	b123      	cbz	r3, 800cf5e <__kernel_rem_pio2+0x306>
 800cf54:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800cf58:	f8c8 3000 	str.w	r3, [r8]
 800cf5c:	2301      	movs	r3, #1
 800cf5e:	3201      	adds	r2, #1
 800cf60:	f108 0804 	add.w	r8, r8, #4
 800cf64:	461d      	mov	r5, r3
 800cf66:	e74f      	b.n	800ce08 <__kernel_rem_pio2+0x1b0>
	...
 800cf74:	3ff00000 	.word	0x3ff00000
 800cf78:	0800db78 	.word	0x0800db78
 800cf7c:	40200000 	.word	0x40200000
 800cf80:	3ff00000 	.word	0x3ff00000
 800cf84:	3e700000 	.word	0x3e700000
 800cf88:	41700000 	.word	0x41700000
 800cf8c:	3fe00000 	.word	0x3fe00000
 800cf90:	0800db38 	.word	0x0800db38
 800cf94:	1acb      	subs	r3, r1, r3
 800cf96:	f8c8 3000 	str.w	r3, [r8]
 800cf9a:	462b      	mov	r3, r5
 800cf9c:	e7df      	b.n	800cf5e <__kernel_rem_pio2+0x306>
 800cf9e:	1e62      	subs	r2, r4, #1
 800cfa0:	ab0c      	add	r3, sp, #48	; 0x30
 800cfa2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cfa6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800cfaa:	a90c      	add	r1, sp, #48	; 0x30
 800cfac:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800cfb0:	e738      	b.n	800ce24 <__kernel_rem_pio2+0x1cc>
 800cfb2:	1e62      	subs	r2, r4, #1
 800cfb4:	ab0c      	add	r3, sp, #48	; 0x30
 800cfb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cfba:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800cfbe:	e7f4      	b.n	800cfaa <__kernel_rem_pio2+0x352>
 800cfc0:	a90c      	add	r1, sp, #48	; 0x30
 800cfc2:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800cfc6:	3b01      	subs	r3, #1
 800cfc8:	430a      	orrs	r2, r1
 800cfca:	e788      	b.n	800cede <__kernel_rem_pio2+0x286>
 800cfcc:	3301      	adds	r3, #1
 800cfce:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800cfd2:	2900      	cmp	r1, #0
 800cfd4:	d0fa      	beq.n	800cfcc <__kernel_rem_pio2+0x374>
 800cfd6:	9a08      	ldr	r2, [sp, #32]
 800cfd8:	f502 7218 	add.w	r2, r2, #608	; 0x260
 800cfdc:	446a      	add	r2, sp
 800cfde:	3a98      	subs	r2, #152	; 0x98
 800cfe0:	9208      	str	r2, [sp, #32]
 800cfe2:	9a06      	ldr	r2, [sp, #24]
 800cfe4:	a920      	add	r1, sp, #128	; 0x80
 800cfe6:	18a2      	adds	r2, r4, r2
 800cfe8:	18e3      	adds	r3, r4, r3
 800cfea:	f104 0801 	add.w	r8, r4, #1
 800cfee:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800cff2:	9302      	str	r3, [sp, #8]
 800cff4:	9b02      	ldr	r3, [sp, #8]
 800cff6:	4543      	cmp	r3, r8
 800cff8:	da04      	bge.n	800d004 <__kernel_rem_pio2+0x3ac>
 800cffa:	461c      	mov	r4, r3
 800cffc:	e6a2      	b.n	800cd44 <__kernel_rem_pio2+0xec>
 800cffe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d000:	2301      	movs	r3, #1
 800d002:	e7e4      	b.n	800cfce <__kernel_rem_pio2+0x376>
 800d004:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d006:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800d00a:	f7f3 fab3 	bl	8000574 <__aeabi_i2d>
 800d00e:	e8e5 0102 	strd	r0, r1, [r5], #8
 800d012:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d014:	46ab      	mov	fp, r5
 800d016:	461c      	mov	r4, r3
 800d018:	f04f 0900 	mov.w	r9, #0
 800d01c:	2600      	movs	r6, #0
 800d01e:	2700      	movs	r7, #0
 800d020:	9b05      	ldr	r3, [sp, #20]
 800d022:	4599      	cmp	r9, r3
 800d024:	dd06      	ble.n	800d034 <__kernel_rem_pio2+0x3dc>
 800d026:	9b08      	ldr	r3, [sp, #32]
 800d028:	e8e3 6702 	strd	r6, r7, [r3], #8
 800d02c:	f108 0801 	add.w	r8, r8, #1
 800d030:	9308      	str	r3, [sp, #32]
 800d032:	e7df      	b.n	800cff4 <__kernel_rem_pio2+0x39c>
 800d034:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800d038:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800d03c:	f7f3 fb04 	bl	8000648 <__aeabi_dmul>
 800d040:	4602      	mov	r2, r0
 800d042:	460b      	mov	r3, r1
 800d044:	4630      	mov	r0, r6
 800d046:	4639      	mov	r1, r7
 800d048:	f7f3 f948 	bl	80002dc <__adddf3>
 800d04c:	f109 0901 	add.w	r9, r9, #1
 800d050:	4606      	mov	r6, r0
 800d052:	460f      	mov	r7, r1
 800d054:	e7e4      	b.n	800d020 <__kernel_rem_pio2+0x3c8>
 800d056:	3d01      	subs	r5, #1
 800d058:	e747      	b.n	800ceea <__kernel_rem_pio2+0x292>
 800d05a:	ec47 6b10 	vmov	d0, r6, r7
 800d05e:	f1ca 0000 	rsb	r0, sl, #0
 800d062:	f000 f949 	bl	800d2f8 <scalbn>
 800d066:	ec57 6b10 	vmov	r6, r7, d0
 800d06a:	4ba0      	ldr	r3, [pc, #640]	; (800d2ec <__kernel_rem_pio2+0x694>)
 800d06c:	ee10 0a10 	vmov	r0, s0
 800d070:	2200      	movs	r2, #0
 800d072:	4639      	mov	r1, r7
 800d074:	f7f3 fd6e 	bl	8000b54 <__aeabi_dcmpge>
 800d078:	b1f8      	cbz	r0, 800d0ba <__kernel_rem_pio2+0x462>
 800d07a:	4b9d      	ldr	r3, [pc, #628]	; (800d2f0 <__kernel_rem_pio2+0x698>)
 800d07c:	2200      	movs	r2, #0
 800d07e:	4630      	mov	r0, r6
 800d080:	4639      	mov	r1, r7
 800d082:	f7f3 fae1 	bl	8000648 <__aeabi_dmul>
 800d086:	f7f3 fd8f 	bl	8000ba8 <__aeabi_d2iz>
 800d08a:	4680      	mov	r8, r0
 800d08c:	f7f3 fa72 	bl	8000574 <__aeabi_i2d>
 800d090:	4b96      	ldr	r3, [pc, #600]	; (800d2ec <__kernel_rem_pio2+0x694>)
 800d092:	2200      	movs	r2, #0
 800d094:	f7f3 fad8 	bl	8000648 <__aeabi_dmul>
 800d098:	460b      	mov	r3, r1
 800d09a:	4602      	mov	r2, r0
 800d09c:	4639      	mov	r1, r7
 800d09e:	4630      	mov	r0, r6
 800d0a0:	f7f3 f91a 	bl	80002d8 <__aeabi_dsub>
 800d0a4:	f7f3 fd80 	bl	8000ba8 <__aeabi_d2iz>
 800d0a8:	1c65      	adds	r5, r4, #1
 800d0aa:	ab0c      	add	r3, sp, #48	; 0x30
 800d0ac:	f10a 0a18 	add.w	sl, sl, #24
 800d0b0:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800d0b4:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800d0b8:	e71f      	b.n	800cefa <__kernel_rem_pio2+0x2a2>
 800d0ba:	4630      	mov	r0, r6
 800d0bc:	4639      	mov	r1, r7
 800d0be:	f7f3 fd73 	bl	8000ba8 <__aeabi_d2iz>
 800d0c2:	ab0c      	add	r3, sp, #48	; 0x30
 800d0c4:	4625      	mov	r5, r4
 800d0c6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800d0ca:	e716      	b.n	800cefa <__kernel_rem_pio2+0x2a2>
 800d0cc:	ab0c      	add	r3, sp, #48	; 0x30
 800d0ce:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800d0d2:	f7f3 fa4f 	bl	8000574 <__aeabi_i2d>
 800d0d6:	4632      	mov	r2, r6
 800d0d8:	463b      	mov	r3, r7
 800d0da:	f7f3 fab5 	bl	8000648 <__aeabi_dmul>
 800d0de:	4642      	mov	r2, r8
 800d0e0:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800d0e4:	464b      	mov	r3, r9
 800d0e6:	4630      	mov	r0, r6
 800d0e8:	4639      	mov	r1, r7
 800d0ea:	f7f3 faad 	bl	8000648 <__aeabi_dmul>
 800d0ee:	3c01      	subs	r4, #1
 800d0f0:	4606      	mov	r6, r0
 800d0f2:	460f      	mov	r7, r1
 800d0f4:	e713      	b.n	800cf1e <__kernel_rem_pio2+0x2c6>
 800d0f6:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 800d0fa:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800d0fe:	f7f3 faa3 	bl	8000648 <__aeabi_dmul>
 800d102:	4602      	mov	r2, r0
 800d104:	460b      	mov	r3, r1
 800d106:	4648      	mov	r0, r9
 800d108:	4651      	mov	r1, sl
 800d10a:	f7f3 f8e7 	bl	80002dc <__adddf3>
 800d10e:	3701      	adds	r7, #1
 800d110:	4681      	mov	r9, r0
 800d112:	468a      	mov	sl, r1
 800d114:	9b00      	ldr	r3, [sp, #0]
 800d116:	429f      	cmp	r7, r3
 800d118:	dc02      	bgt.n	800d120 <__kernel_rem_pio2+0x4c8>
 800d11a:	9b06      	ldr	r3, [sp, #24]
 800d11c:	429f      	cmp	r7, r3
 800d11e:	ddea      	ble.n	800d0f6 <__kernel_rem_pio2+0x49e>
 800d120:	9a06      	ldr	r2, [sp, #24]
 800d122:	ab48      	add	r3, sp, #288	; 0x120
 800d124:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 800d128:	e9c6 9a00 	strd	r9, sl, [r6]
 800d12c:	3c01      	subs	r4, #1
 800d12e:	e6fa      	b.n	800cf26 <__kernel_rem_pio2+0x2ce>
 800d130:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800d132:	2b02      	cmp	r3, #2
 800d134:	dc0b      	bgt.n	800d14e <__kernel_rem_pio2+0x4f6>
 800d136:	2b00      	cmp	r3, #0
 800d138:	dc39      	bgt.n	800d1ae <__kernel_rem_pio2+0x556>
 800d13a:	d05d      	beq.n	800d1f8 <__kernel_rem_pio2+0x5a0>
 800d13c:	9b02      	ldr	r3, [sp, #8]
 800d13e:	f003 0007 	and.w	r0, r3, #7
 800d142:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800d146:	ecbd 8b02 	vpop	{d8}
 800d14a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d14e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800d150:	2b03      	cmp	r3, #3
 800d152:	d1f3      	bne.n	800d13c <__kernel_rem_pio2+0x4e4>
 800d154:	9b05      	ldr	r3, [sp, #20]
 800d156:	9500      	str	r5, [sp, #0]
 800d158:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800d15c:	eb0d 0403 	add.w	r4, sp, r3
 800d160:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 800d164:	46a2      	mov	sl, r4
 800d166:	9b00      	ldr	r3, [sp, #0]
 800d168:	2b00      	cmp	r3, #0
 800d16a:	f1aa 0a08 	sub.w	sl, sl, #8
 800d16e:	dc69      	bgt.n	800d244 <__kernel_rem_pio2+0x5ec>
 800d170:	46aa      	mov	sl, r5
 800d172:	f1ba 0f01 	cmp.w	sl, #1
 800d176:	f1a4 0408 	sub.w	r4, r4, #8
 800d17a:	f300 8083 	bgt.w	800d284 <__kernel_rem_pio2+0x62c>
 800d17e:	9c05      	ldr	r4, [sp, #20]
 800d180:	ab48      	add	r3, sp, #288	; 0x120
 800d182:	441c      	add	r4, r3
 800d184:	2000      	movs	r0, #0
 800d186:	2100      	movs	r1, #0
 800d188:	2d01      	cmp	r5, #1
 800d18a:	f300 809a 	bgt.w	800d2c2 <__kernel_rem_pio2+0x66a>
 800d18e:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 800d192:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800d196:	f1bb 0f00 	cmp.w	fp, #0
 800d19a:	f040 8098 	bne.w	800d2ce <__kernel_rem_pio2+0x676>
 800d19e:	9b04      	ldr	r3, [sp, #16]
 800d1a0:	e9c3 7800 	strd	r7, r8, [r3]
 800d1a4:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800d1a8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800d1ac:	e7c6      	b.n	800d13c <__kernel_rem_pio2+0x4e4>
 800d1ae:	9e05      	ldr	r6, [sp, #20]
 800d1b0:	ab48      	add	r3, sp, #288	; 0x120
 800d1b2:	441e      	add	r6, r3
 800d1b4:	462c      	mov	r4, r5
 800d1b6:	2000      	movs	r0, #0
 800d1b8:	2100      	movs	r1, #0
 800d1ba:	2c00      	cmp	r4, #0
 800d1bc:	da33      	bge.n	800d226 <__kernel_rem_pio2+0x5ce>
 800d1be:	f1bb 0f00 	cmp.w	fp, #0
 800d1c2:	d036      	beq.n	800d232 <__kernel_rem_pio2+0x5da>
 800d1c4:	4602      	mov	r2, r0
 800d1c6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d1ca:	9c04      	ldr	r4, [sp, #16]
 800d1cc:	e9c4 2300 	strd	r2, r3, [r4]
 800d1d0:	4602      	mov	r2, r0
 800d1d2:	460b      	mov	r3, r1
 800d1d4:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800d1d8:	f7f3 f87e 	bl	80002d8 <__aeabi_dsub>
 800d1dc:	ae4a      	add	r6, sp, #296	; 0x128
 800d1de:	2401      	movs	r4, #1
 800d1e0:	42a5      	cmp	r5, r4
 800d1e2:	da29      	bge.n	800d238 <__kernel_rem_pio2+0x5e0>
 800d1e4:	f1bb 0f00 	cmp.w	fp, #0
 800d1e8:	d002      	beq.n	800d1f0 <__kernel_rem_pio2+0x598>
 800d1ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d1ee:	4619      	mov	r1, r3
 800d1f0:	9b04      	ldr	r3, [sp, #16]
 800d1f2:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800d1f6:	e7a1      	b.n	800d13c <__kernel_rem_pio2+0x4e4>
 800d1f8:	9c05      	ldr	r4, [sp, #20]
 800d1fa:	ab48      	add	r3, sp, #288	; 0x120
 800d1fc:	441c      	add	r4, r3
 800d1fe:	2000      	movs	r0, #0
 800d200:	2100      	movs	r1, #0
 800d202:	2d00      	cmp	r5, #0
 800d204:	da09      	bge.n	800d21a <__kernel_rem_pio2+0x5c2>
 800d206:	f1bb 0f00 	cmp.w	fp, #0
 800d20a:	d002      	beq.n	800d212 <__kernel_rem_pio2+0x5ba>
 800d20c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d210:	4619      	mov	r1, r3
 800d212:	9b04      	ldr	r3, [sp, #16]
 800d214:	e9c3 0100 	strd	r0, r1, [r3]
 800d218:	e790      	b.n	800d13c <__kernel_rem_pio2+0x4e4>
 800d21a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d21e:	f7f3 f85d 	bl	80002dc <__adddf3>
 800d222:	3d01      	subs	r5, #1
 800d224:	e7ed      	b.n	800d202 <__kernel_rem_pio2+0x5aa>
 800d226:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800d22a:	f7f3 f857 	bl	80002dc <__adddf3>
 800d22e:	3c01      	subs	r4, #1
 800d230:	e7c3      	b.n	800d1ba <__kernel_rem_pio2+0x562>
 800d232:	4602      	mov	r2, r0
 800d234:	460b      	mov	r3, r1
 800d236:	e7c8      	b.n	800d1ca <__kernel_rem_pio2+0x572>
 800d238:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800d23c:	f7f3 f84e 	bl	80002dc <__adddf3>
 800d240:	3401      	adds	r4, #1
 800d242:	e7cd      	b.n	800d1e0 <__kernel_rem_pio2+0x588>
 800d244:	e9da 8900 	ldrd	r8, r9, [sl]
 800d248:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800d24c:	9b00      	ldr	r3, [sp, #0]
 800d24e:	3b01      	subs	r3, #1
 800d250:	9300      	str	r3, [sp, #0]
 800d252:	4632      	mov	r2, r6
 800d254:	463b      	mov	r3, r7
 800d256:	4640      	mov	r0, r8
 800d258:	4649      	mov	r1, r9
 800d25a:	f7f3 f83f 	bl	80002dc <__adddf3>
 800d25e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d262:	4602      	mov	r2, r0
 800d264:	460b      	mov	r3, r1
 800d266:	4640      	mov	r0, r8
 800d268:	4649      	mov	r1, r9
 800d26a:	f7f3 f835 	bl	80002d8 <__aeabi_dsub>
 800d26e:	4632      	mov	r2, r6
 800d270:	463b      	mov	r3, r7
 800d272:	f7f3 f833 	bl	80002dc <__adddf3>
 800d276:	ed9d 7b06 	vldr	d7, [sp, #24]
 800d27a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d27e:	ed8a 7b00 	vstr	d7, [sl]
 800d282:	e770      	b.n	800d166 <__kernel_rem_pio2+0x50e>
 800d284:	e9d4 8900 	ldrd	r8, r9, [r4]
 800d288:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800d28c:	4640      	mov	r0, r8
 800d28e:	4632      	mov	r2, r6
 800d290:	463b      	mov	r3, r7
 800d292:	4649      	mov	r1, r9
 800d294:	f7f3 f822 	bl	80002dc <__adddf3>
 800d298:	e9cd 0100 	strd	r0, r1, [sp]
 800d29c:	4602      	mov	r2, r0
 800d29e:	460b      	mov	r3, r1
 800d2a0:	4640      	mov	r0, r8
 800d2a2:	4649      	mov	r1, r9
 800d2a4:	f7f3 f818 	bl	80002d8 <__aeabi_dsub>
 800d2a8:	4632      	mov	r2, r6
 800d2aa:	463b      	mov	r3, r7
 800d2ac:	f7f3 f816 	bl	80002dc <__adddf3>
 800d2b0:	ed9d 7b00 	vldr	d7, [sp]
 800d2b4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d2b8:	ed84 7b00 	vstr	d7, [r4]
 800d2bc:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d2c0:	e757      	b.n	800d172 <__kernel_rem_pio2+0x51a>
 800d2c2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d2c6:	f7f3 f809 	bl	80002dc <__adddf3>
 800d2ca:	3d01      	subs	r5, #1
 800d2cc:	e75c      	b.n	800d188 <__kernel_rem_pio2+0x530>
 800d2ce:	9b04      	ldr	r3, [sp, #16]
 800d2d0:	9a04      	ldr	r2, [sp, #16]
 800d2d2:	601f      	str	r7, [r3, #0]
 800d2d4:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800d2d8:	605c      	str	r4, [r3, #4]
 800d2da:	609d      	str	r5, [r3, #8]
 800d2dc:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800d2e0:	60d3      	str	r3, [r2, #12]
 800d2e2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d2e6:	6110      	str	r0, [r2, #16]
 800d2e8:	6153      	str	r3, [r2, #20]
 800d2ea:	e727      	b.n	800d13c <__kernel_rem_pio2+0x4e4>
 800d2ec:	41700000 	.word	0x41700000
 800d2f0:	3e700000 	.word	0x3e700000
 800d2f4:	00000000 	.word	0x00000000

0800d2f8 <scalbn>:
 800d2f8:	b570      	push	{r4, r5, r6, lr}
 800d2fa:	ec55 4b10 	vmov	r4, r5, d0
 800d2fe:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800d302:	4606      	mov	r6, r0
 800d304:	462b      	mov	r3, r5
 800d306:	b999      	cbnz	r1, 800d330 <scalbn+0x38>
 800d308:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d30c:	4323      	orrs	r3, r4
 800d30e:	d03f      	beq.n	800d390 <scalbn+0x98>
 800d310:	4b35      	ldr	r3, [pc, #212]	; (800d3e8 <scalbn+0xf0>)
 800d312:	4629      	mov	r1, r5
 800d314:	ee10 0a10 	vmov	r0, s0
 800d318:	2200      	movs	r2, #0
 800d31a:	f7f3 f995 	bl	8000648 <__aeabi_dmul>
 800d31e:	4b33      	ldr	r3, [pc, #204]	; (800d3ec <scalbn+0xf4>)
 800d320:	429e      	cmp	r6, r3
 800d322:	4604      	mov	r4, r0
 800d324:	460d      	mov	r5, r1
 800d326:	da10      	bge.n	800d34a <scalbn+0x52>
 800d328:	a327      	add	r3, pc, #156	; (adr r3, 800d3c8 <scalbn+0xd0>)
 800d32a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d32e:	e01f      	b.n	800d370 <scalbn+0x78>
 800d330:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800d334:	4291      	cmp	r1, r2
 800d336:	d10c      	bne.n	800d352 <scalbn+0x5a>
 800d338:	ee10 2a10 	vmov	r2, s0
 800d33c:	4620      	mov	r0, r4
 800d33e:	4629      	mov	r1, r5
 800d340:	f7f2 ffcc 	bl	80002dc <__adddf3>
 800d344:	4604      	mov	r4, r0
 800d346:	460d      	mov	r5, r1
 800d348:	e022      	b.n	800d390 <scalbn+0x98>
 800d34a:	460b      	mov	r3, r1
 800d34c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800d350:	3936      	subs	r1, #54	; 0x36
 800d352:	f24c 3250 	movw	r2, #50000	; 0xc350
 800d356:	4296      	cmp	r6, r2
 800d358:	dd0d      	ble.n	800d376 <scalbn+0x7e>
 800d35a:	2d00      	cmp	r5, #0
 800d35c:	a11c      	add	r1, pc, #112	; (adr r1, 800d3d0 <scalbn+0xd8>)
 800d35e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d362:	da02      	bge.n	800d36a <scalbn+0x72>
 800d364:	a11c      	add	r1, pc, #112	; (adr r1, 800d3d8 <scalbn+0xe0>)
 800d366:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d36a:	a319      	add	r3, pc, #100	; (adr r3, 800d3d0 <scalbn+0xd8>)
 800d36c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d370:	f7f3 f96a 	bl	8000648 <__aeabi_dmul>
 800d374:	e7e6      	b.n	800d344 <scalbn+0x4c>
 800d376:	1872      	adds	r2, r6, r1
 800d378:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800d37c:	428a      	cmp	r2, r1
 800d37e:	dcec      	bgt.n	800d35a <scalbn+0x62>
 800d380:	2a00      	cmp	r2, #0
 800d382:	dd08      	ble.n	800d396 <scalbn+0x9e>
 800d384:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d388:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d38c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d390:	ec45 4b10 	vmov	d0, r4, r5
 800d394:	bd70      	pop	{r4, r5, r6, pc}
 800d396:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800d39a:	da08      	bge.n	800d3ae <scalbn+0xb6>
 800d39c:	2d00      	cmp	r5, #0
 800d39e:	a10a      	add	r1, pc, #40	; (adr r1, 800d3c8 <scalbn+0xd0>)
 800d3a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d3a4:	dac0      	bge.n	800d328 <scalbn+0x30>
 800d3a6:	a10e      	add	r1, pc, #56	; (adr r1, 800d3e0 <scalbn+0xe8>)
 800d3a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d3ac:	e7bc      	b.n	800d328 <scalbn+0x30>
 800d3ae:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d3b2:	3236      	adds	r2, #54	; 0x36
 800d3b4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d3b8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800d3bc:	4620      	mov	r0, r4
 800d3be:	4b0c      	ldr	r3, [pc, #48]	; (800d3f0 <scalbn+0xf8>)
 800d3c0:	2200      	movs	r2, #0
 800d3c2:	e7d5      	b.n	800d370 <scalbn+0x78>
 800d3c4:	f3af 8000 	nop.w
 800d3c8:	c2f8f359 	.word	0xc2f8f359
 800d3cc:	01a56e1f 	.word	0x01a56e1f
 800d3d0:	8800759c 	.word	0x8800759c
 800d3d4:	7e37e43c 	.word	0x7e37e43c
 800d3d8:	8800759c 	.word	0x8800759c
 800d3dc:	fe37e43c 	.word	0xfe37e43c
 800d3e0:	c2f8f359 	.word	0xc2f8f359
 800d3e4:	81a56e1f 	.word	0x81a56e1f
 800d3e8:	43500000 	.word	0x43500000
 800d3ec:	ffff3cb0 	.word	0xffff3cb0
 800d3f0:	3c900000 	.word	0x3c900000
 800d3f4:	00000000 	.word	0x00000000

0800d3f8 <floor>:
 800d3f8:	ec51 0b10 	vmov	r0, r1, d0
 800d3fc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d400:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d404:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 800d408:	2e13      	cmp	r6, #19
 800d40a:	ee10 5a10 	vmov	r5, s0
 800d40e:	ee10 8a10 	vmov	r8, s0
 800d412:	460c      	mov	r4, r1
 800d414:	dc31      	bgt.n	800d47a <floor+0x82>
 800d416:	2e00      	cmp	r6, #0
 800d418:	da14      	bge.n	800d444 <floor+0x4c>
 800d41a:	a333      	add	r3, pc, #204	; (adr r3, 800d4e8 <floor+0xf0>)
 800d41c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d420:	f7f2 ff5c 	bl	80002dc <__adddf3>
 800d424:	2200      	movs	r2, #0
 800d426:	2300      	movs	r3, #0
 800d428:	f7f3 fb9e 	bl	8000b68 <__aeabi_dcmpgt>
 800d42c:	b138      	cbz	r0, 800d43e <floor+0x46>
 800d42e:	2c00      	cmp	r4, #0
 800d430:	da53      	bge.n	800d4da <floor+0xe2>
 800d432:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800d436:	4325      	orrs	r5, r4
 800d438:	d052      	beq.n	800d4e0 <floor+0xe8>
 800d43a:	4c2d      	ldr	r4, [pc, #180]	; (800d4f0 <floor+0xf8>)
 800d43c:	2500      	movs	r5, #0
 800d43e:	4621      	mov	r1, r4
 800d440:	4628      	mov	r0, r5
 800d442:	e024      	b.n	800d48e <floor+0x96>
 800d444:	4f2b      	ldr	r7, [pc, #172]	; (800d4f4 <floor+0xfc>)
 800d446:	4137      	asrs	r7, r6
 800d448:	ea01 0307 	and.w	r3, r1, r7
 800d44c:	4303      	orrs	r3, r0
 800d44e:	d01e      	beq.n	800d48e <floor+0x96>
 800d450:	a325      	add	r3, pc, #148	; (adr r3, 800d4e8 <floor+0xf0>)
 800d452:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d456:	f7f2 ff41 	bl	80002dc <__adddf3>
 800d45a:	2200      	movs	r2, #0
 800d45c:	2300      	movs	r3, #0
 800d45e:	f7f3 fb83 	bl	8000b68 <__aeabi_dcmpgt>
 800d462:	2800      	cmp	r0, #0
 800d464:	d0eb      	beq.n	800d43e <floor+0x46>
 800d466:	2c00      	cmp	r4, #0
 800d468:	bfbe      	ittt	lt
 800d46a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800d46e:	4133      	asrlt	r3, r6
 800d470:	18e4      	addlt	r4, r4, r3
 800d472:	ea24 0407 	bic.w	r4, r4, r7
 800d476:	2500      	movs	r5, #0
 800d478:	e7e1      	b.n	800d43e <floor+0x46>
 800d47a:	2e33      	cmp	r6, #51	; 0x33
 800d47c:	dd0b      	ble.n	800d496 <floor+0x9e>
 800d47e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800d482:	d104      	bne.n	800d48e <floor+0x96>
 800d484:	ee10 2a10 	vmov	r2, s0
 800d488:	460b      	mov	r3, r1
 800d48a:	f7f2 ff27 	bl	80002dc <__adddf3>
 800d48e:	ec41 0b10 	vmov	d0, r0, r1
 800d492:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d496:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 800d49a:	f04f 37ff 	mov.w	r7, #4294967295
 800d49e:	40df      	lsrs	r7, r3
 800d4a0:	4238      	tst	r0, r7
 800d4a2:	d0f4      	beq.n	800d48e <floor+0x96>
 800d4a4:	a310      	add	r3, pc, #64	; (adr r3, 800d4e8 <floor+0xf0>)
 800d4a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4aa:	f7f2 ff17 	bl	80002dc <__adddf3>
 800d4ae:	2200      	movs	r2, #0
 800d4b0:	2300      	movs	r3, #0
 800d4b2:	f7f3 fb59 	bl	8000b68 <__aeabi_dcmpgt>
 800d4b6:	2800      	cmp	r0, #0
 800d4b8:	d0c1      	beq.n	800d43e <floor+0x46>
 800d4ba:	2c00      	cmp	r4, #0
 800d4bc:	da0a      	bge.n	800d4d4 <floor+0xdc>
 800d4be:	2e14      	cmp	r6, #20
 800d4c0:	d101      	bne.n	800d4c6 <floor+0xce>
 800d4c2:	3401      	adds	r4, #1
 800d4c4:	e006      	b.n	800d4d4 <floor+0xdc>
 800d4c6:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800d4ca:	2301      	movs	r3, #1
 800d4cc:	40b3      	lsls	r3, r6
 800d4ce:	441d      	add	r5, r3
 800d4d0:	45a8      	cmp	r8, r5
 800d4d2:	d8f6      	bhi.n	800d4c2 <floor+0xca>
 800d4d4:	ea25 0507 	bic.w	r5, r5, r7
 800d4d8:	e7b1      	b.n	800d43e <floor+0x46>
 800d4da:	2500      	movs	r5, #0
 800d4dc:	462c      	mov	r4, r5
 800d4de:	e7ae      	b.n	800d43e <floor+0x46>
 800d4e0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800d4e4:	e7ab      	b.n	800d43e <floor+0x46>
 800d4e6:	bf00      	nop
 800d4e8:	8800759c 	.word	0x8800759c
 800d4ec:	7e37e43c 	.word	0x7e37e43c
 800d4f0:	bff00000 	.word	0xbff00000
 800d4f4:	000fffff 	.word	0x000fffff

0800d4f8 <_sbrk>:
 800d4f8:	4a04      	ldr	r2, [pc, #16]	; (800d50c <_sbrk+0x14>)
 800d4fa:	6811      	ldr	r1, [r2, #0]
 800d4fc:	4603      	mov	r3, r0
 800d4fe:	b909      	cbnz	r1, 800d504 <_sbrk+0xc>
 800d500:	4903      	ldr	r1, [pc, #12]	; (800d510 <_sbrk+0x18>)
 800d502:	6011      	str	r1, [r2, #0]
 800d504:	6810      	ldr	r0, [r2, #0]
 800d506:	4403      	add	r3, r0
 800d508:	6013      	str	r3, [r2, #0]
 800d50a:	4770      	bx	lr
 800d50c:	20001af8 	.word	0x20001af8
 800d510:	20001b00 	.word	0x20001b00

0800d514 <_init>:
 800d514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d516:	bf00      	nop
 800d518:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d51a:	bc08      	pop	{r3}
 800d51c:	469e      	mov	lr, r3
 800d51e:	4770      	bx	lr

0800d520 <_fini>:
 800d520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d522:	bf00      	nop
 800d524:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d526:	bc08      	pop	{r3}
 800d528:	469e      	mov	lr, r3
 800d52a:	4770      	bx	lr
