----------------------------------------------------------------------
State after executing cycle: 0
IF.nop: False
IF.PC: 4
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 4194563
ID.PC: 0
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 1
IF.nop: False
IF.PC: 8
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 8388995
ID.PC: 4
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 2
EX.wrt_mem: 0
EX.alu_op: 3
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 4
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 2
IF.nop: False
IF.PC: 12
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 1180179
ID.PC: 8
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 3
EX.wrt_mem: 0
EX.alu_op: 3
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 8
EX.forward_reg: 2
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 2
MEM.rd_mem: 4
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: True
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 3
IF.nop: False
IF.PC: 16
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 5374643
ID.PC: 12
EX.nop: False
EX.Imm: 0
EX.rs1: 4
EX.rs2: 0
EX.rd: 4
EX.wrt_mem: 0
EX.alu_op: 19
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 1
EX.forward_reg: 3
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 3
MEM.rd_mem: 8
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: True
MEM.forward_reg: 2
MEM.forward_data: 5
WB.nop: False
WB.wrt_data: 5
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 2
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 4
IF.nop: False
IF.PC: 20
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 5346403
ID.PC: 16
EX.nop: False
EX.Imm: 0
EX.rs1: 4
EX.rs2: 5
EX.rd: 5
EX.wrt_mem: 0
EX.alu_op: 51
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 4
EX.forward_data: 1
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 1
MEM.Store_data: 0
MEM.wrt_reg_addr: 4
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 3
MEM.forward_data: 10
WB.nop: False
WB.wrt_data: 10
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 3
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 5
IF.nop: False
IF.PC: 20
IF.taken: False
IF.bubble: True
ID.nop: False
ID.Instr: 0
ID.PC: 20
EX.nop: False
EX.Imm: 0
EX.rs1: 3
EX.rs2: 5
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 99
EX.wrt_enable: 0
EX.funct3: 1
EX.funct7: 0
EX.imm: 8
EX.forward_reg: 5
EX.forward_data: 1
EX.PC: 24
MEM.nop: False
MEM.ALUresult: 1
MEM.Store_data: 0
MEM.wrt_reg_addr: 5
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 4
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 1
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 4
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 6
IF.nop: False
IF.PC: 24
IF.taken: False
IF.bubble: True
ID.nop: False
ID.Instr: 0
ID.PC: 24
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 5
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 1
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 5
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 7
IF.nop: False
IF.PC: 28
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 4265679075
ID.PC: 24
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 8
IF.nop: False
IF.PC: 28
IF.taken: False
IF.bubble: True
ID.nop: False
ID.Instr: 0
ID.PC: 28
EX.nop: False
EX.Imm: 0
EX.rs1: 2
EX.rs2: 4
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 99
EX.wrt_enable: 0
EX.funct3: 1
EX.funct7: 0
EX.imm: 8176
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 8
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 9
IF.nop: False
IF.PC: 8
IF.taken: False
IF.bubble: True
ID.nop: False
ID.Instr: 0
ID.PC: 8
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 10
IF.nop: False
IF.PC: 12
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 1180179
ID.PC: 8
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 11
IF.nop: False
IF.PC: 16
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 5374643
ID.PC: 12
EX.nop: False
EX.Imm: 0
EX.rs1: 4
EX.rs2: 0
EX.rd: 4
EX.wrt_mem: 0
EX.alu_op: 19
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 1
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 12
IF.nop: False
IF.PC: 20
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 5346403
ID.PC: 16
EX.nop: False
EX.Imm: 0
EX.rs1: 4
EX.rs2: 5
EX.rd: 5
EX.wrt_mem: 0
EX.alu_op: 51
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 4
EX.forward_data: 2
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 2
MEM.Store_data: 0
MEM.wrt_reg_addr: 4
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 13
IF.nop: False
IF.PC: 20
IF.taken: False
IF.bubble: True
ID.nop: False
ID.Instr: 0
ID.PC: 20
EX.nop: False
EX.Imm: 0
EX.rs1: 3
EX.rs2: 5
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 99
EX.wrt_enable: 0
EX.funct3: 1
EX.funct7: 0
EX.imm: 8
EX.forward_reg: 5
EX.forward_data: 3
EX.PC: 24
MEM.nop: False
MEM.ALUresult: 3
MEM.Store_data: 0
MEM.wrt_reg_addr: 5
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 4
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 2
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 4
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 14
IF.nop: False
IF.PC: 24
IF.taken: False
IF.bubble: True
ID.nop: False
ID.Instr: 0
ID.PC: 24
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 5
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 3
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 5
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 15
IF.nop: False
IF.PC: 28
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 4265679075
ID.PC: 24
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 16
IF.nop: False
IF.PC: 28
IF.taken: False
IF.bubble: True
ID.nop: False
ID.Instr: 0
ID.PC: 28
EX.nop: False
EX.Imm: 0
EX.rs1: 2
EX.rs2: 4
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 99
EX.wrt_enable: 0
EX.funct3: 1
EX.funct7: 0
EX.imm: 8176
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 8
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 17
IF.nop: False
IF.PC: 8
IF.taken: False
IF.bubble: True
ID.nop: False
ID.Instr: 0
ID.PC: 8
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 18
IF.nop: False
IF.PC: 12
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 1180179
ID.PC: 8
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 19
IF.nop: False
IF.PC: 16
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 5374643
ID.PC: 12
EX.nop: False
EX.Imm: 0
EX.rs1: 4
EX.rs2: 0
EX.rd: 4
EX.wrt_mem: 0
EX.alu_op: 19
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 1
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 20
IF.nop: False
IF.PC: 20
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 5346403
ID.PC: 16
EX.nop: False
EX.Imm: 0
EX.rs1: 4
EX.rs2: 5
EX.rd: 5
EX.wrt_mem: 0
EX.alu_op: 51
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 4
EX.forward_data: 3
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 3
MEM.Store_data: 0
MEM.wrt_reg_addr: 4
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 21
IF.nop: False
IF.PC: 20
IF.taken: False
IF.bubble: True
ID.nop: False
ID.Instr: 0
ID.PC: 20
EX.nop: False
EX.Imm: 0
EX.rs1: 3
EX.rs2: 5
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 99
EX.wrt_enable: 0
EX.funct3: 1
EX.funct7: 0
EX.imm: 8
EX.forward_reg: 5
EX.forward_data: 6
EX.PC: 24
MEM.nop: False
MEM.ALUresult: 6
MEM.Store_data: 0
MEM.wrt_reg_addr: 5
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 4
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 3
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 4
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 22
IF.nop: False
IF.PC: 24
IF.taken: False
IF.bubble: True
ID.nop: False
ID.Instr: 0
ID.PC: 24
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 5
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 6
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 5
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 23
IF.nop: False
IF.PC: 28
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 4265679075
ID.PC: 24
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 24
IF.nop: False
IF.PC: 28
IF.taken: False
IF.bubble: True
ID.nop: False
ID.Instr: 0
ID.PC: 28
EX.nop: False
EX.Imm: 0
EX.rs1: 2
EX.rs2: 4
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 99
EX.wrt_enable: 0
EX.funct3: 1
EX.funct7: 0
EX.imm: 8176
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 8
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 25
IF.nop: False
IF.PC: 8
IF.taken: False
IF.bubble: True
ID.nop: False
ID.Instr: 0
ID.PC: 8
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 26
IF.nop: False
IF.PC: 12
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 1180179
ID.PC: 8
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 27
IF.nop: False
IF.PC: 16
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 5374643
ID.PC: 12
EX.nop: False
EX.Imm: 0
EX.rs1: 4
EX.rs2: 0
EX.rd: 4
EX.wrt_mem: 0
EX.alu_op: 19
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 1
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 28
IF.nop: False
IF.PC: 20
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 5346403
ID.PC: 16
EX.nop: False
EX.Imm: 0
EX.rs1: 4
EX.rs2: 5
EX.rd: 5
EX.wrt_mem: 0
EX.alu_op: 51
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 4
EX.forward_data: 4
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 4
MEM.Store_data: 0
MEM.wrt_reg_addr: 4
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 29
IF.nop: False
IF.PC: 20
IF.taken: False
IF.bubble: True
ID.nop: False
ID.Instr: 0
ID.PC: 20
EX.nop: False
EX.Imm: 0
EX.rs1: 3
EX.rs2: 5
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 99
EX.wrt_enable: 0
EX.funct3: 1
EX.funct7: 0
EX.imm: 8
EX.forward_reg: 5
EX.forward_data: 10
EX.PC: 24
MEM.nop: False
MEM.ALUresult: 10
MEM.Store_data: 0
MEM.wrt_reg_addr: 5
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 4
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 4
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 4
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 30
IF.nop: False
IF.PC: 24
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 12584303
ID.PC: 20
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 5
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 10
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 5
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 31
IF.nop: False
IF.PC: 32
IF.taken: False
IF.bubble: True
ID.nop: False
ID.Instr: 0
ID.PC: 32
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 10
EX.wrt_mem: 0
EX.alu_op: 111
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 12
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 32
IF.nop: False
IF.PC: 36
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 4204579
ID.PC: 32
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 10
EX.forward_data: 36
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 36
MEM.Store_data: 0
MEM.wrt_reg_addr: 10
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 33
IF.nop: False
IF.PC: 40
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 10496547
ID.PC: 36
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 4
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 35
EX.wrt_enable: 0
EX.funct3: 8192
EX.funct7: 0
EX.imm: 16
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 10
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 36
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 10
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 34
IF.nop: False
IF.PC: 40
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 4261415139
ID.PC: 40
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 10
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 35
EX.wrt_enable: 0
EX.funct3: 8192
EX.funct7: 0
EX.imm: 20
EX.forward_reg: 4
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 4
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 16
MEM.wrt_enable: True
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 35
IF.nop: False
IF.PC: 40
IF.taken: False
IF.bubble: True
ID.nop: False
ID.Instr: 0
ID.PC: 0
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 99
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 8176
EX.forward_reg: 10
EX.forward_data: 0
EX.PC: 24
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 36
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 20
MEM.wrt_enable: True
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 36
IF.nop: False
IF.PC: 24
IF.taken: False
IF.bubble: True
ID.nop: False
ID.Instr: 0
ID.PC: 0
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 37
IF.nop: False
IF.PC: 28
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 0
ID.PC: 0
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 38
IF.nop: True
IF.PC: 28
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 0
ID.PC: 28
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 39
IF.nop: True
IF.PC: 28
IF.taken: False
IF.bubble: False
ID.nop: True
ID.Instr: 0
ID.PC: 0
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 40
IF.nop: True
IF.PC: 28
IF.taken: False
IF.bubble: False
ID.nop: True
ID.Instr: 0
ID.PC: 0
EX.nop: True
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 41
IF.nop: True
IF.PC: 28
IF.taken: False
IF.bubble: False
ID.nop: True
ID.Instr: 0
ID.PC: 0
EX.nop: True
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: True
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 42
IF.nop: True
IF.PC: 28
IF.taken: False
IF.bubble: False
ID.nop: True
ID.Instr: 0
ID.PC: 0
EX.nop: True
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: True
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: True
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 43
IF.nop: False
IF.PC: 28
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 0
ID.PC: 0
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
