#! /usr/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1560-g899d45923)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x56366394fec0 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -9;
S_0x563663950050 .scope module, "top" "top" 3 3;
 .timescale -9 -9;
v0x5636639a3150_0 .var "IR_addr", 12 0;
v0x5636639a3230_0 .var "PC_addr", 12 0;
v0x5636639a3310_0 .net "addr", 12 0, v0x56366399a5a0_0;  1 drivers
v0x5636639a3440_0 .var "clock", 0 0;
RS_0x7f90a72c7828 .resolv tri, L_0x5636639a4450, L_0x5636639a4670, L_0x5636639a4b40;
v0x5636639a34e0_0 .net8 "data", 7 0, RS_0x7f90a72c7828;  3 drivers
v0x5636639a35a0_0 .net "fetch", 0 0, v0x56366399c310_0;  1 drivers
v0x5636639a36d0_0 .net "halt", 0 0, v0x56366399f150_0;  1 drivers
v0x5636639a3770_0 .net "ir_addr", 12 0, v0x56366399d340_0;  1 drivers
v0x5636639a38c0_0 .var "mnemonic", 24 0;
v0x5636639a3a30_0 .net "opcode", 2 0, v0x56366399d5b0_0;  1 drivers
v0x5636639a3b80_0 .net "pc_addr", 12 0, v0x56366399dd20_0;  1 drivers
v0x5636639a3c40_0 .net "ram_sel", 0 0, L_0x5636639a5960;  1 drivers
v0x5636639a3ce0_0 .net "rd", 0 0, v0x56366399f640_0;  1 drivers
v0x5636639a3e10_0 .var "reset_req", 0 0;
v0x5636639a3eb0_0 .net "rom_sel", 0 0, L_0x5636639a5640;  1 drivers
v0x5636639a3f50_0 .net "sync_rst_n", 0 0, v0x5636639a2ea0_0;  1 drivers
v0x5636639a4100_0 .var/i "test", 31 0;
v0x5636639a42d0_0 .net "wr", 0 0, v0x56366399f780_0;  1 drivers
E_0x563663981ef0 .event posedge, v0x56366399f150_0;
E_0x563663981f70 .event anyedge, v0x5636639a4100_0;
L_0x5636639a4870 .part v0x56366399a5a0_0, 0, 11;
S_0x5636639388f0 .scope begin, "MONITOR" "MONITOR" 3 141, 3 141 0, S_0x563663950050;
 .timescale -9 -9;
E_0x563663981eb0 .event anyedge, v0x56366399b460_0;
E_0x563663981b70 .event anyedge, v0x56366399a7e0_0;
S_0x563663938a80 .scope task, "display_debug_message" "display_debug_message" 3 80, 3 80 0, S_0x563663950050;
 .timescale -9 -9;
TD_top.display_debug_message ;
    %vpi_call/w 3 82 "$display", "\012******************************************************" {0 0 0};
    %vpi_call/w 3 83 "$display", "* THE FOLLOWING DEBUG TASK ARE AVAILABLE: *" {0 0 0};
    %vpi_call/w 3 84 "$display", "* \042test1; \042 to load the 1st diagnostic progran. *" {0 0 0};
    %vpi_call/w 3 85 "$display", "* \042test2; \042 to load the 2nd diagnostic program. *" {0 0 0};
    %vpi_call/w 3 86 "$display", "* \042test3; \042 to load the Fibonacci program. *" {0 0 0};
    %vpi_call/w 3 87 "$display", "******************************************************\012" {0 0 0};
    %end;
S_0x56366393b8d0 .scope task, "sys_reset" "sys_reset" 3 133, 3 133 0, S_0x563663950050;
 .timescale -9 -9;
TD_top.sys_reset ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636639a3e10_0, 0, 1;
    %delay 70, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636639a3e10_0, 0, 1;
    %delay 150, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636639a3e10_0, 0, 1;
    %end;
S_0x56366393bab0 .scope task, "test1" "test1" 3 91, 3 91 0, S_0x563663950050;
 .timescale -9 -9;
TD_top.test1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636639a4100_0, 0, 32;
    %disable S_0x5636639388f0;
    %vpi_call/w 3 95 "$readmemb", "./test/test1.pro", v0x5636639a1d60 {0 0 0};
    %vpi_call/w 3 96 "$display", "rom loaded successfully!" {0 0 0};
    %vpi_call/w 3 97 "$readmemb", "./test/test1.dat", v0x5636639a27e0 {0 0 0};
    %vpi_call/w 3 98 "$display", "ram loaded successfully!" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5636639a4100_0, 0, 32;
    %delay 14800, 0;
    %fork TD_top.sys_reset, S_0x56366393b8d0;
    %join;
    %end;
S_0x5636638e3240 .scope task, "test2" "test2" 3 105, 3 105 0, S_0x563663950050;
 .timescale -9 -9;
TD_top.test2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636639a4100_0, 0, 32;
    %disable S_0x5636639388f0;
    %vpi_call/w 3 109 "$readmemb", "./test/test2.pro", v0x5636639a1d60 {0 0 0};
    %vpi_call/w 3 110 "$display", "rom loaded successfully!" {0 0 0};
    %vpi_call/w 3 111 "$readmemb", "./test/test2.dat", v0x5636639a27e0 {0 0 0};
    %vpi_call/w 3 112 "$display", "ram loaded successfully!" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5636639a4100_0, 0, 32;
    %delay 11600, 0;
    %fork TD_top.sys_reset, S_0x56366393b8d0;
    %join;
    %end;
S_0x5636638e3470 .scope task, "test3" "test3" 3 119, 3 119 0, S_0x563663950050;
 .timescale -9 -9;
TD_top.test3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636639a4100_0, 0, 32;
    %disable S_0x5636639388f0;
    %vpi_call/w 3 123 "$readmemb", "./test/test3.pro", v0x5636639a1d60 {0 0 0};
    %vpi_call/w 3 124 "$display", "rom loaded successfully!" {0 0 0};
    %vpi_call/w 3 125 "$readmemb", "./test/test3.dat", v0x5636639a27e0 {0 0 0};
    %vpi_call/w 3 126 "$display", "ram loaded successfully!" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x5636639a4100_0, 0, 32;
    %delay 94000, 0;
    %fork TD_top.sys_reset, S_0x56366393b8d0;
    %join;
    %end;
S_0x56366393de20 .scope module, "u_addr_decode" "addr_decode" 3 48, 4 6 0, S_0x563663950050;
 .timescale -9 -9;
    .port_info 0 /INPUT 13 "addr";
    .port_info 1 /OUTPUT 1 "rom_sel";
    .port_info 2 /OUTPUT 1 "ram_sel";
L_0x5636639a5200 .functor OR 1, L_0x5636639a4d20, L_0x5636639a5090, C4<0>, C4<0>;
L_0x5636639a5530 .functor OR 1, L_0x5636639a5200, L_0x5636639a53b0, C4<0>, C4<0>;
v0x5636639693a0_0 .net *"_ivl_1", 1 0, L_0x5636639a4c80;  1 drivers
v0x563663969470_0 .net *"_ivl_10", 0 0, L_0x5636639a5090;  1 drivers
v0x563663979cf0_0 .net *"_ivl_13", 0 0, L_0x5636639a5200;  1 drivers
v0x56366397e610_0 .net *"_ivl_15", 1 0, L_0x5636639a5310;  1 drivers
L_0x7f90a727e180 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x56366396f810_0 .net/2u *"_ivl_16", 1 0, L_0x7f90a727e180;  1 drivers
v0x56366396d950_0 .net *"_ivl_18", 0 0, L_0x5636639a53b0;  1 drivers
L_0x7f90a727e0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563663969900_0 .net/2u *"_ivl_2", 1 0, L_0x7f90a727e0f0;  1 drivers
v0x563663998ec0_0 .net *"_ivl_21", 0 0, L_0x5636639a5530;  1 drivers
L_0x7f90a727e1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x563663998f80_0 .net/2u *"_ivl_22", 0 0, L_0x7f90a727e1c8;  1 drivers
L_0x7f90a727e210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563663999060_0 .net/2u *"_ivl_24", 0 0, L_0x7f90a727e210;  1 drivers
v0x563663999140_0 .net *"_ivl_29", 1 0, L_0x5636639a5780;  1 drivers
L_0x7f90a727e258 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x563663999220_0 .net/2u *"_ivl_30", 1 0, L_0x7f90a727e258;  1 drivers
v0x563663999300_0 .net *"_ivl_32", 0 0, L_0x5636639a5870;  1 drivers
L_0x7f90a727e2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5636639993c0_0 .net/2u *"_ivl_34", 0 0, L_0x7f90a727e2a0;  1 drivers
L_0x7f90a727e2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5636639994a0_0 .net/2u *"_ivl_36", 0 0, L_0x7f90a727e2e8;  1 drivers
v0x563663999580_0 .net *"_ivl_4", 0 0, L_0x5636639a4d20;  1 drivers
v0x563663999640_0 .net *"_ivl_7", 1 0, L_0x5636639a4e90;  1 drivers
L_0x7f90a727e138 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x563663999720_0 .net/2u *"_ivl_8", 1 0, L_0x7f90a727e138;  1 drivers
v0x563663999800_0 .net "addr", 12 0, v0x56366399a5a0_0;  alias, 1 drivers
v0x5636639998e0_0 .net "ram_sel", 0 0, L_0x5636639a5960;  alias, 1 drivers
v0x5636639999a0_0 .net "rom_sel", 0 0, L_0x5636639a5640;  alias, 1 drivers
L_0x5636639a4c80 .part v0x56366399a5a0_0, 11, 2;
L_0x5636639a4d20 .cmp/eq 2, L_0x5636639a4c80, L_0x7f90a727e0f0;
L_0x5636639a4e90 .part v0x56366399a5a0_0, 11, 2;
L_0x5636639a5090 .cmp/eq 2, L_0x5636639a4e90, L_0x7f90a727e138;
L_0x5636639a5310 .part v0x56366399a5a0_0, 11, 2;
L_0x5636639a53b0 .cmp/eq 2, L_0x5636639a5310, L_0x7f90a727e180;
L_0x5636639a5640 .functor MUXZ 1, L_0x7f90a727e210, L_0x7f90a727e1c8, L_0x5636639a5530, C4<>;
L_0x5636639a5780 .part v0x56366399a5a0_0, 11, 2;
L_0x5636639a5870 .cmp/eq 2, L_0x5636639a5780, L_0x7f90a727e258;
L_0x5636639a5960 .functor MUXZ 1, L_0x7f90a727e2e8, L_0x7f90a727e2a0, L_0x5636639a5870, C4<>;
S_0x563663999ae0 .scope module, "u_risc_cpu" "risc_cpu" 3 19, 5 1 0, S_0x563663950050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "sys_clk";
    .port_info 2 /INPUT 8 "data";
    .port_info 3 /OUTPUT 1 "wr";
    .port_info 4 /OUTPUT 1 "rd";
    .port_info 5 /OUTPUT 1 "halt";
    .port_info 6 /OUTPUT 13 "addr";
    .port_info 7 /OUTPUT 3 "opcode";
    .port_info 8 /OUTPUT 1 "fetch";
    .port_info 9 /OUTPUT 13 "ir_addr";
    .port_info 10 /OUTPUT 13 "pc_addr";
v0x56366399ff90_0 .net "acc_out", 7 0, v0x563663999e90_0;  1 drivers
v0x5636639a00c0_0 .net "addr", 12 0, v0x56366399a5a0_0;  alias, 1 drivers
v0x5636639a01d0_0 .net "alu_ena", 0 0, v0x56366399c090_0;  1 drivers
v0x5636639a02c0_0 .net "alu_out", 7 0, v0x56366399b200_0;  1 drivers
v0x5636639a0360_0 .net "clk", 0 0, L_0x56366397c390;  1 drivers
v0x5636639a0450_0 .net8 "data", 7 0, RS_0x7f90a72c7828;  alias, 3 drivers
v0x5636639a0510_0 .net "datactrl_ena", 0 0, v0x56366399f080_0;  1 drivers
v0x5636639a0600_0 .net "fetch", 0 0, v0x56366399c310_0;  alias, 1 drivers
v0x5636639a06a0_0 .net "halt", 0 0, v0x56366399f150_0;  alias, 1 drivers
v0x5636639a0740_0 .net "incr_pc", 0 0, v0x56366399f1f0_0;  1 drivers
v0x5636639a07e0_0 .net "ir_addr", 12 0, v0x56366399d340_0;  alias, 1 drivers
v0x5636639a0880_0 .net "load_acc", 0 0, v0x56366399f290_0;  1 drivers
v0x5636639a0970_0 .net "load_ir", 0 0, v0x56366399f360_0;  1 drivers
v0x5636639a0a60_0 .net "load_pc", 0 0, v0x56366399f430_0;  1 drivers
v0x5636639a0b50_0 .net "opcode", 2 0, v0x56366399d5b0_0;  alias, 1 drivers
v0x5636639a0c10_0 .net "pc_addr", 12 0, v0x56366399dd20_0;  alias, 1 drivers
v0x5636639a0d20_0 .net "rd", 0 0, v0x56366399f640_0;  alias, 1 drivers
v0x5636639a0ed0_0 .net "rst_n", 0 0, v0x5636639a2ea0_0;  alias, 1 drivers
v0x5636639a0f70_0 .net "statem_ena", 0 0, v0x56366399fe70_0;  1 drivers
v0x5636639a1060_0 .net "sys_clk", 0 0, v0x5636639a3440_0;  1 drivers
v0x5636639a1100_0 .net "wr", 0 0, v0x56366399f780_0;  alias, 1 drivers
v0x5636639a11a0_0 .net "zero", 0 0, L_0x5636639a43b0;  1 drivers
S_0x563663999c70 .scope module, "u_acc" "acc" 5 55, 6 1 0, S_0x563663999ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_acc";
    .port_info 3 /INPUT 8 "alu_out";
    .port_info 4 /OUTPUT 8 "acc_out";
v0x563663999e90_0 .var "acc_out", 7 0;
v0x563663999f90_0 .net "alu_out", 7 0, v0x56366399b200_0;  alias, 1 drivers
v0x56366399a070_0 .net "clk", 0 0, L_0x56366397c390;  alias, 1 drivers
v0x56366399a110_0 .net "load_acc", 0 0, v0x56366399f290_0;  alias, 1 drivers
v0x56366399a1d0_0 .net "rst_n", 0 0, v0x5636639a2ea0_0;  alias, 1 drivers
E_0x563663981f30/0 .event negedge, v0x56366399a1d0_0;
E_0x563663981f30/1 .event posedge, v0x56366399a070_0;
E_0x563663981f30 .event/or E_0x563663981f30/0, E_0x563663981f30/1;
S_0x56366399a380 .scope module, "u_addr_mux" "addr_mux" 5 64, 7 7 0, S_0x563663999ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "fetch";
    .port_info 1 /INPUT 13 "pc_addr";
    .port_info 2 /INPUT 13 "ir_addr";
    .port_info 3 /OUTPUT 13 "addr";
v0x56366399a5a0_0 .var "addr", 12 0;
v0x56366399a680_0 .net "fetch", 0 0, v0x56366399c310_0;  alias, 1 drivers
v0x56366399a720_0 .net "ir_addr", 12 0, v0x56366399d340_0;  alias, 1 drivers
v0x56366399a7e0_0 .net "pc_addr", 12 0, v0x56366399dd20_0;  alias, 1 drivers
E_0x563663981d00 .event anyedge, v0x56366399a680_0, v0x56366399a7e0_0, v0x56366399a720_0;
S_0x56366399a940 .scope module, "u_alu" "alu" 5 72, 8 1 0, S_0x563663999ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "alu_ena";
    .port_info 3 /INPUT 3 "opcode";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /INPUT 8 "acc_out";
    .port_info 6 /OUTPUT 8 "alu_out";
    .port_info 7 /OUTPUT 1 "zero";
P_0x563663912900 .param/l "ADD" 1 8 16, C4<010>;
P_0x563663912940 .param/l "ANDD" 1 8 17, C4<011>;
P_0x563663912980 .param/l "HLT" 1 8 14, C4<000>;
P_0x5636639129c0 .param/l "JMP" 1 8 21, C4<111>;
P_0x563663912a00 .param/l "LDA" 1 8 19, C4<101>;
P_0x563663912a40 .param/l "SKZ" 1 8 15, C4<001>;
P_0x563663912a80 .param/l "STO" 1 8 20, C4<110>;
P_0x563663912ac0 .param/l "XORR" 1 8 18, C4<100>;
L_0x7f90a727e018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56366399afc0_0 .net/2u *"_ivl_0", 7 0, L_0x7f90a727e018;  1 drivers
v0x56366399b0a0_0 .net "acc_out", 7 0, v0x563663999e90_0;  alias, 1 drivers
v0x56366399b160_0 .net "alu_ena", 0 0, v0x56366399c090_0;  alias, 1 drivers
v0x56366399b200_0 .var "alu_out", 7 0;
v0x56366399b2d0_0 .net "clk", 0 0, L_0x56366397c390;  alias, 1 drivers
v0x56366399b3c0_0 .net8 "data", 7 0, RS_0x7f90a72c7828;  alias, 3 drivers
v0x56366399b460_0 .net "opcode", 2 0, v0x56366399d5b0_0;  alias, 1 drivers
v0x56366399b540_0 .net "rst_n", 0 0, v0x5636639a2ea0_0;  alias, 1 drivers
v0x56366399b610_0 .net "zero", 0 0, L_0x5636639a43b0;  alias, 1 drivers
L_0x5636639a43b0 .cmp/eeq 8, v0x563663999e90_0, L_0x7f90a727e018;
S_0x56366399b7b0 .scope module, "u_clk_gen" "clk_gen" 5 22, 9 1 0, S_0x563663999ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sys_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "fetch";
    .port_info 4 /OUTPUT 1 "alu_ena";
P_0x56366399b940 .param/l "IDLE" 1 9 11, C4<1000>;
P_0x56366399b980 .param/l "S1" 1 9 12, C4<0000>;
P_0x56366399b9c0 .param/l "S2" 1 9 13, C4<0001>;
P_0x56366399ba00 .param/l "S3" 1 9 14, C4<0011>;
P_0x56366399ba40 .param/l "S4" 1 9 15, C4<0010>;
P_0x56366399ba80 .param/l "S5" 1 9 16, C4<0110>;
P_0x56366399bac0 .param/l "S6" 1 9 17, C4<0111>;
P_0x56366399bb00 .param/l "S7" 1 9 18, C4<0101>;
P_0x56366399bb40 .param/l "S8" 1 9 19, C4<0100>;
L_0x56366397c390 .functor BUFZ 1, v0x5636639a3440_0, C4<0>, C4<0>, C4<0>;
v0x56366399c090_0 .var "alu_ena", 0 0;
v0x56366399c180_0 .net "clk", 0 0, L_0x56366397c390;  alias, 1 drivers
v0x56366399c270_0 .var "cstate", 3 0;
v0x56366399c310_0 .var "fetch", 0 0;
v0x56366399c3e0_0 .var "nstate", 3 0;
v0x56366399c4f0_0 .net "rst_n", 0 0, v0x5636639a2ea0_0;  alias, 1 drivers
v0x56366399c5e0_0 .net "sys_clk", 0 0, v0x5636639a3440_0;  alias, 1 drivers
E_0x56366399bfd0/0 .event negedge, v0x56366399a1d0_0;
E_0x56366399bfd0/1 .event posedge, v0x56366399c5e0_0;
E_0x56366399bfd0 .event/or E_0x56366399bfd0/0, E_0x56366399bfd0/1;
E_0x56366399c030 .event anyedge, v0x56366399c270_0;
S_0x56366399c740 .scope module, "u_data_ctrl" "data_ctrl" 5 84, 10 1 0, S_0x563663999ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "alu_out";
    .port_info 1 /INPUT 1 "datactrl_ena";
    .port_info 2 /OUTPUT 8 "data";
o0x7f90a72c7bb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x56366399c9e0_0 name=_ivl_0
v0x56366399cae0_0 .net "alu_out", 7 0, v0x56366399b200_0;  alias, 1 drivers
v0x56366399cbf0_0 .net8 "data", 7 0, RS_0x7f90a72c7828;  alias, 3 drivers
v0x56366399cc90_0 .net "datactrl_ena", 0 0, v0x56366399f080_0;  alias, 1 drivers
L_0x5636639a4450 .functor MUXZ 8, o0x7f90a72c7bb8, v0x56366399b200_0, v0x56366399f080_0, C4<>;
S_0x56366399cdb0 .scope module, "u_ir_reg" "ir_reg" 5 91, 11 7 0, S_0x563663999ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "load_ir";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /INPUT 8 "data";
    .port_info 4 /OUTPUT 3 "opcode";
    .port_info 5 /OUTPUT 13 "ir_addr";
v0x56366399d0d0_0 .net "clk", 0 0, L_0x56366397c390;  alias, 1 drivers
v0x56366399d190_0 .var "cstate", 0 0;
v0x56366399d250_0 .net8 "data", 7 0, RS_0x7f90a72c7828;  alias, 3 drivers
v0x56366399d340_0 .var "ir_addr", 12 0;
v0x56366399d400_0 .net "load_ir", 0 0, v0x56366399f360_0;  alias, 1 drivers
v0x56366399d4f0_0 .var "nstate", 0 0;
v0x56366399d5b0_0 .var "opcode", 2 0;
v0x56366399d670_0 .net "rst_n", 0 0, v0x5636639a2ea0_0;  alias, 1 drivers
E_0x56366399d070 .event anyedge, v0x56366399d190_0, v0x56366399d400_0;
S_0x56366399d7f0 .scope module, "u_pc" "pc" 5 101, 12 5 0, S_0x563663999ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "incr_pc";
    .port_info 2 /INPUT 1 "load_pc";
    .port_info 3 /INPUT 13 "ir_addr";
    .port_info 4 /OUTPUT 13 "pc_addr";
v0x56366399da90_0 .net "incr_pc", 0 0, v0x56366399f1f0_0;  alias, 1 drivers
v0x56366399db70_0 .net "ir_addr", 12 0, v0x56366399d340_0;  alias, 1 drivers
v0x56366399dc80_0 .net "load_pc", 0 0, v0x56366399f430_0;  alias, 1 drivers
v0x56366399dd20_0 .var "pc_addr", 12 0;
v0x56366399de10_0 .net "rst_n", 0 0, v0x5636639a2ea0_0;  alias, 1 drivers
E_0x56366399cf90/0 .event negedge, v0x56366399a1d0_0;
E_0x56366399cf90/1 .event posedge, v0x56366399da90_0;
E_0x56366399cf90 .event/or E_0x56366399cf90/0, E_0x56366399cf90/1;
S_0x56366399df80 .scope module, "u_statem" "statem" 5 39, 13 32 0, S_0x563663999ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /INPUT 1 "statem_ena";
    .port_info 3 /INPUT 3 "opcode";
    .port_info 4 /OUTPUT 1 "rd";
    .port_info 5 /OUTPUT 1 "load_ir";
    .port_info 6 /OUTPUT 1 "load_acc";
    .port_info 7 /OUTPUT 1 "load_pc";
    .port_info 8 /OUTPUT 1 "wr";
    .port_info 9 /OUTPUT 1 "incr_pc";
    .port_info 10 /OUTPUT 1 "datactrl_ena";
    .port_info 11 /OUTPUT 1 "halt";
P_0x56366399e110 .param/l "ADD" 1 13 49, C4<010>;
P_0x56366399e150 .param/l "ANDD" 1 13 50, C4<011>;
P_0x56366399e190 .param/l "HLT" 1 13 47, C4<000>;
P_0x56366399e1d0 .param/l "IDLE" 1 13 56, C4<0000>;
P_0x56366399e210 .param/l "JMP" 1 13 54, C4<111>;
P_0x56366399e250 .param/l "LDA" 1 13 52, C4<101>;
P_0x56366399e290 .param/l "S1" 1 13 57, C4<0001>;
P_0x56366399e2d0 .param/l "S2" 1 13 58, C4<0010>;
P_0x56366399e310 .param/l "S3" 1 13 59, C4<0011>;
P_0x56366399e350 .param/l "S4" 1 13 60, C4<0100>;
P_0x56366399e390 .param/l "S5" 1 13 61, C4<0101>;
P_0x56366399e3d0 .param/l "S6" 1 13 62, C4<0110>;
P_0x56366399e410 .param/l "S7" 1 13 63, C4<0111>;
P_0x56366399e450 .param/l "S8" 1 13 64, C4<1000>;
P_0x56366399e490 .param/l "SKZ" 1 13 48, C4<001>;
P_0x56366399e4d0 .param/l "STO" 1 13 53, C4<110>;
P_0x56366399e510 .param/l "XORR" 1 13 51, C4<100>;
v0x56366399eee0_0 .net "clk", 0 0, L_0x56366397c390;  alias, 1 drivers
v0x56366399efa0_0 .var "cstate", 3 0;
v0x56366399f080_0 .var "datactrl_ena", 0 0;
v0x56366399f150_0 .var "halt", 0 0;
v0x56366399f1f0_0 .var "incr_pc", 0 0;
v0x56366399f290_0 .var "load_acc", 0 0;
v0x56366399f360_0 .var "load_ir", 0 0;
v0x56366399f430_0 .var "load_pc", 0 0;
v0x56366399f500_0 .var "nstate", 3 0;
v0x56366399f5a0_0 .net "opcode", 2 0, v0x56366399d5b0_0;  alias, 1 drivers
v0x56366399f640_0 .var "rd", 0 0;
v0x56366399f6e0_0 .net "statem_ena", 0 0, v0x56366399fe70_0;  alias, 1 drivers
v0x56366399f780_0 .var "wr", 0 0;
v0x56366399f840_0 .net "zero", 0 0, L_0x5636639a43b0;  alias, 1 drivers
E_0x56366399ee20 .event negedge, v0x56366399f6e0_0, v0x56366399a070_0;
E_0x56366399ee80 .event anyedge, v0x56366399efa0_0;
S_0x56366399fa40 .scope module, "u_statem_ctrl" "statem_ctrl" 5 31, 14 4 0, S_0x563663999ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "fetch";
    .port_info 3 /OUTPUT 1 "statem_ena";
v0x56366399fc50_0 .net "clk", 0 0, L_0x56366397c390;  alias, 1 drivers
v0x56366399fd10_0 .net "fetch", 0 0, v0x56366399c310_0;  alias, 1 drivers
v0x56366399fdd0_0 .net "rst_n", 0 0, v0x5636639a2ea0_0;  alias, 1 drivers
v0x56366399fe70_0 .var "statem_ena", 0 0;
S_0x5636639a13f0 .scope module, "u_rom" "rom" 3 41, 15 1 0, S_0x563663950050;
 .timescale -9 -9;
    .port_info 0 /INPUT 13 "addr";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rd";
    .port_info 3 /OUTPUT 8 "data";
L_0x5636639808f0 .functor AND 1, v0x56366399f640_0, L_0x5636639a5640, C4<1>, C4<1>;
v0x5636639a15d0_0 .net *"_ivl_1", 0 0, L_0x5636639808f0;  1 drivers
v0x5636639a16b0_0 .net *"_ivl_2", 7 0, L_0x5636639a4960;  1 drivers
v0x5636639a1790_0 .net *"_ivl_4", 13 0, L_0x5636639a4a00;  1 drivers
L_0x7f90a727e0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5636639a1850_0 .net *"_ivl_7", 0 0, L_0x7f90a727e0a8;  1 drivers
o0x7f90a72c8698 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5636639a1930_0 name=_ivl_8
v0x5636639a1a10_0 .net "addr", 12 0, v0x56366399a5a0_0;  alias, 1 drivers
v0x5636639a1ad0_0 .net8 "data", 7 0, RS_0x7f90a72c7828;  alias, 3 drivers
v0x5636639a1b90_0 .net "ena", 0 0, L_0x5636639a5640;  alias, 1 drivers
v0x5636639a1c30_0 .net "rd", 0 0, v0x56366399f640_0;  alias, 1 drivers
v0x5636639a1d60 .array "rom", 0 6143, 7 0;
L_0x5636639a4960 .array/port v0x5636639a1d60, L_0x5636639a4a00;
L_0x5636639a4a00 .concat [ 13 1 0 0], v0x56366399a5a0_0, L_0x7f90a727e0a8;
L_0x5636639a4b40 .functor MUXZ 8, o0x7f90a72c8698, L_0x5636639a4960, L_0x5636639808f0, C4<>;
S_0x5636639a1e80 .scope module, "u_sram" "sram" 3 33, 16 1 0, S_0x563663950050;
 .timescale -9 -9;
    .port_info 0 /INOUT 8 "data";
    .port_info 1 /INPUT 11 "addr";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 1 "rd";
    .port_info 4 /INPUT 1 "ena";
L_0x56366391fe60 .functor AND 1, v0x56366399f640_0, L_0x5636639a5960, C4<1>, C4<1>;
v0x5636639a2110_0 .net *"_ivl_1", 0 0, L_0x56366391fe60;  1 drivers
v0x5636639a21f0_0 .net *"_ivl_2", 7 0, L_0x5636639a4510;  1 drivers
v0x5636639a22d0_0 .net *"_ivl_4", 12 0, L_0x5636639a45d0;  1 drivers
L_0x7f90a727e060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5636639a2390_0 .net *"_ivl_7", 1 0, L_0x7f90a727e060;  1 drivers
o0x7f90a72c8848 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5636639a2470_0 name=_ivl_8
v0x5636639a25a0_0 .net "addr", 10 0, L_0x5636639a4870;  1 drivers
v0x5636639a2680_0 .net8 "data", 7 0, RS_0x7f90a72c7828;  alias, 3 drivers
v0x5636639a2740_0 .net "ena", 0 0, L_0x5636639a5960;  alias, 1 drivers
v0x5636639a27e0 .array "ram", 0 2047, 7 0;
v0x5636639a2910_0 .net "rd", 0 0, v0x56366399f640_0;  alias, 1 drivers
v0x5636639a29b0_0 .net "wr", 0 0, v0x56366399f780_0;  alias, 1 drivers
E_0x5636639a2090 .event posedge, v0x56366399f780_0;
L_0x5636639a4510 .array/port v0x5636639a27e0, L_0x5636639a45d0;
L_0x5636639a45d0 .concat [ 11 2 0 0], L_0x5636639a4870, L_0x7f90a727e060;
L_0x5636639a4670 .functor MUXZ 8, o0x7f90a72c8848, L_0x5636639a4510, L_0x56366391fe60, C4<>;
S_0x5636639a2af0 .scope module, "u_sync_rst_gen" "sync_rst_gen" 3 54, 17 3 0, S_0x563663950050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sys_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "sync_rst_n";
v0x5636639a2dc0_0 .net "rst_n", 0 0, v0x5636639a3e10_0;  1 drivers
v0x5636639a2ea0_0 .var "sync_rst_n", 0 0;
v0x5636639a2f60_0 .var "sync_rst_n1", 0 0;
v0x5636639a3000_0 .net "sys_clk", 0 0, v0x5636639a3440_0;  alias, 1 drivers
E_0x5636639a2d40/0 .event negedge, v0x5636639a2dc0_0;
E_0x5636639a2d40/1 .event posedge, v0x56366399c5e0_0;
E_0x5636639a2d40 .event/or E_0x5636639a2d40/0, E_0x5636639a2d40/1;
    .scope S_0x56366399b7b0;
T_5 ;
    %wait E_0x56366399bfd0;
    %load/vec4 v0x56366399c4f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x56366399c270_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56366399c3e0_0;
    %assign/vec4 v0x56366399c270_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56366399b7b0;
T_6 ;
    %wait E_0x56366399c030;
    %load/vec4 v0x56366399c270_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x56366399c3e0_0, 0, 4;
    %jmp T_6.10;
T_6.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56366399c3e0_0, 0, 4;
    %jmp T_6.10;
T_6.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x56366399c3e0_0, 0, 4;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x56366399c3e0_0, 0, 4;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x56366399c3e0_0, 0, 4;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x56366399c3e0_0, 0, 4;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x56366399c3e0_0, 0, 4;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x56366399c3e0_0, 0, 4;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x56366399c3e0_0, 0, 4;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56366399c3e0_0, 0, 4;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x56366399b7b0;
T_7 ;
    %wait E_0x56366399bfd0;
    %load/vec4 v0x56366399c4f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56366399c310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56366399c090_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x56366399c3e0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %jmp T_7.12;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56366399c310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56366399c090_0, 0;
    %jmp T_7.12;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56366399c310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56366399c090_0, 0;
    %jmp T_7.12;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56366399c310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56366399c090_0, 0;
    %jmp T_7.12;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56366399c310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56366399c090_0, 0;
    %jmp T_7.12;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56366399c310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56366399c090_0, 0;
    %jmp T_7.12;
T_7.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56366399c310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56366399c090_0, 0;
    %jmp T_7.12;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56366399c310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56366399c090_0, 0;
    %jmp T_7.12;
T_7.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56366399c310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56366399c090_0, 0;
    %jmp T_7.12;
T_7.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56366399c310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56366399c090_0, 0;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x56366399fa40;
T_8 ;
    %wait E_0x563663981f30;
    %load/vec4 v0x56366399fdd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56366399fe70_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x56366399fd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56366399fe70_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x56366399fe70_0;
    %assign/vec4 v0x56366399fe70_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56366399df80;
T_9 ;
    %wait E_0x56366399ee20;
    %load/vec4 v0x56366399f6e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56366399efa0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x56366399f500_0;
    %assign/vec4 v0x56366399efa0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x56366399df80;
T_10 ;
    %wait E_0x56366399ee80;
    %load/vec4 v0x56366399efa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56366399f500_0, 0, 4;
    %jmp T_10.10;
T_10.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x56366399f500_0, 0, 4;
    %jmp T_10.10;
T_10.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x56366399f500_0, 0, 4;
    %jmp T_10.10;
T_10.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x56366399f500_0, 0, 4;
    %jmp T_10.10;
T_10.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x56366399f500_0, 0, 4;
    %jmp T_10.10;
T_10.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x56366399f500_0, 0, 4;
    %jmp T_10.10;
T_10.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x56366399f500_0, 0, 4;
    %jmp T_10.10;
T_10.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x56366399f500_0, 0, 4;
    %jmp T_10.10;
T_10.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x56366399f500_0, 0, 4;
    %jmp T_10.10;
T_10.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x56366399f500_0, 0, 4;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x56366399df80;
T_11 ;
    %wait E_0x56366399ee20;
    %load/vec4 v0x56366399f6e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f290_0, 0;
    %assign/vec4 v0x56366399f360_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f1f0_0, 0;
    %assign/vec4 v0x56366399f780_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x56366399f500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %jmp T_11.12;
T_11.2 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f290_0, 0;
    %assign/vec4 v0x56366399f360_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f1f0_0, 0;
    %assign/vec4 v0x56366399f780_0, 0;
    %jmp T_11.12;
T_11.3 ;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f290_0, 0;
    %assign/vec4 v0x56366399f360_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f1f0_0, 0;
    %assign/vec4 v0x56366399f780_0, 0;
    %jmp T_11.12;
T_11.4 ;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f290_0, 0;
    %assign/vec4 v0x56366399f360_0, 0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f1f0_0, 0;
    %assign/vec4 v0x56366399f780_0, 0;
    %jmp T_11.12;
T_11.5 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f290_0, 0;
    %assign/vec4 v0x56366399f360_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f1f0_0, 0;
    %assign/vec4 v0x56366399f780_0, 0;
    %jmp T_11.12;
T_11.6 ;
    %load/vec4 v0x56366399f5a0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_11.13, 4;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f290_0, 0;
    %assign/vec4 v0x56366399f360_0, 0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f1f0_0, 0;
    %assign/vec4 v0x56366399f780_0, 0;
    %jmp T_11.14;
T_11.13 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f290_0, 0;
    %assign/vec4 v0x56366399f360_0, 0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f1f0_0, 0;
    %assign/vec4 v0x56366399f780_0, 0;
T_11.14 ;
    %jmp T_11.12;
T_11.7 ;
    %load/vec4 v0x56366399f5a0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_11.15, 4;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f290_0, 0;
    %assign/vec4 v0x56366399f360_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f1f0_0, 0;
    %assign/vec4 v0x56366399f780_0, 0;
    %jmp T_11.16;
T_11.15 ;
    %load/vec4 v0x56366399f5a0_0;
    %cmpi/e 5, 0, 3;
    %jmp/1 T_11.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x56366399f5a0_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
T_11.21;
    %jmp/1 T_11.20, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x56366399f5a0_0;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 8;
T_11.20;
    %jmp/1 T_11.19, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x56366399f5a0_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
T_11.19;
    %jmp/0xz  T_11.17, 4;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f290_0, 0;
    %assign/vec4 v0x56366399f360_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f1f0_0, 0;
    %assign/vec4 v0x56366399f780_0, 0;
    %jmp T_11.18;
T_11.17 ;
    %load/vec4 v0x56366399f5a0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_11.22, 4;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f290_0, 0;
    %assign/vec4 v0x56366399f360_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f1f0_0, 0;
    %assign/vec4 v0x56366399f780_0, 0;
    %jmp T_11.23;
T_11.22 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f290_0, 0;
    %assign/vec4 v0x56366399f360_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f1f0_0, 0;
    %assign/vec4 v0x56366399f780_0, 0;
T_11.23 ;
T_11.18 ;
T_11.16 ;
    %jmp T_11.12;
T_11.8 ;
    %load/vec4 v0x56366399f5a0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_11.24, 4;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f290_0, 0;
    %assign/vec4 v0x56366399f360_0, 0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f1f0_0, 0;
    %assign/vec4 v0x56366399f780_0, 0;
    %jmp T_11.25;
T_11.24 ;
    %load/vec4 v0x56366399f5a0_0;
    %cmpi/e 5, 0, 3;
    %jmp/1 T_11.30, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x56366399f5a0_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
T_11.30;
    %jmp/1 T_11.29, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x56366399f5a0_0;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 8;
T_11.29;
    %jmp/1 T_11.28, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x56366399f5a0_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
T_11.28;
    %jmp/0xz  T_11.26, 4;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f290_0, 0;
    %assign/vec4 v0x56366399f360_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f1f0_0, 0;
    %assign/vec4 v0x56366399f780_0, 0;
    %jmp T_11.27;
T_11.26 ;
    %load/vec4 v0x56366399f5a0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_11.31, 4;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f290_0, 0;
    %assign/vec4 v0x56366399f360_0, 0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f1f0_0, 0;
    %assign/vec4 v0x56366399f780_0, 0;
    %jmp T_11.32;
T_11.31 ;
    %load/vec4 v0x56366399f5a0_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_11.35, 4;
    %load/vec4 v0x56366399f840_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.33, 8;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f290_0, 0;
    %assign/vec4 v0x56366399f360_0, 0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f1f0_0, 0;
    %assign/vec4 v0x56366399f780_0, 0;
    %jmp T_11.34;
T_11.33 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f290_0, 0;
    %assign/vec4 v0x56366399f360_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f1f0_0, 0;
    %assign/vec4 v0x56366399f780_0, 0;
T_11.34 ;
T_11.32 ;
T_11.27 ;
T_11.25 ;
    %jmp T_11.12;
T_11.9 ;
    %load/vec4 v0x56366399f5a0_0;
    %cmpi/e 5, 0, 3;
    %jmp/1 T_11.40, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x56366399f5a0_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
T_11.40;
    %jmp/1 T_11.39, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x56366399f5a0_0;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 8;
T_11.39;
    %jmp/1 T_11.38, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x56366399f5a0_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
T_11.38;
    %jmp/0xz  T_11.36, 4;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f290_0, 0;
    %assign/vec4 v0x56366399f360_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f1f0_0, 0;
    %assign/vec4 v0x56366399f780_0, 0;
    %jmp T_11.37;
T_11.36 ;
    %load/vec4 v0x56366399f5a0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_11.41, 4;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f290_0, 0;
    %assign/vec4 v0x56366399f360_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f1f0_0, 0;
    %assign/vec4 v0x56366399f780_0, 0;
    %jmp T_11.42;
T_11.41 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f290_0, 0;
    %assign/vec4 v0x56366399f360_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f1f0_0, 0;
    %assign/vec4 v0x56366399f780_0, 0;
T_11.42 ;
T_11.37 ;
    %jmp T_11.12;
T_11.10 ;
    %load/vec4 v0x56366399f5a0_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_11.45, 4;
    %load/vec4 v0x56366399f840_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.43, 8;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f290_0, 0;
    %assign/vec4 v0x56366399f360_0, 0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f1f0_0, 0;
    %assign/vec4 v0x56366399f780_0, 0;
    %jmp T_11.44;
T_11.43 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f290_0, 0;
    %assign/vec4 v0x56366399f360_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56366399f150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56366399f1f0_0, 0;
    %assign/vec4 v0x56366399f780_0, 0;
T_11.44 ;
    %jmp T_11.12;
T_11.12 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x563663999c70;
T_12 ;
    %wait E_0x563663981f30;
    %load/vec4 v0x56366399a1d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563663999e90_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x56366399a110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x563663999f90_0;
    %assign/vec4 v0x563663999e90_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x563663999e90_0;
    %assign/vec4 v0x563663999e90_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x56366399a380;
T_13 ;
    %wait E_0x563663981d00;
    %load/vec4 v0x56366399a680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x56366399a7e0_0;
    %store/vec4 v0x56366399a5a0_0, 0, 13;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x56366399a720_0;
    %store/vec4 v0x56366399a5a0_0, 0, 13;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x56366399a940;
T_14 ;
    %wait E_0x563663981f30;
    %load/vec4 v0x56366399b540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56366399b200_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x56366399b160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x56366399b460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/x;
    %jmp/1 T_14.4, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/x;
    %jmp/1 T_14.5, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/x;
    %jmp/1 T_14.6, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/x;
    %jmp/1 T_14.7, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/x;
    %jmp/1 T_14.8, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/x;
    %jmp/1 T_14.9, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/x;
    %jmp/1 T_14.10, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/x;
    %jmp/1 T_14.11, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56366399b200_0, 0;
    %jmp T_14.13;
T_14.4 ;
    %load/vec4 v0x56366399b0a0_0;
    %assign/vec4 v0x56366399b200_0, 0;
    %jmp T_14.13;
T_14.5 ;
    %load/vec4 v0x56366399b0a0_0;
    %assign/vec4 v0x56366399b200_0, 0;
    %jmp T_14.13;
T_14.6 ;
    %load/vec4 v0x56366399b3c0_0;
    %load/vec4 v0x56366399b0a0_0;
    %add;
    %assign/vec4 v0x56366399b200_0, 0;
    %jmp T_14.13;
T_14.7 ;
    %load/vec4 v0x56366399b3c0_0;
    %load/vec4 v0x56366399b0a0_0;
    %and;
    %assign/vec4 v0x56366399b200_0, 0;
    %jmp T_14.13;
T_14.8 ;
    %load/vec4 v0x56366399b3c0_0;
    %load/vec4 v0x56366399b0a0_0;
    %xor;
    %assign/vec4 v0x56366399b200_0, 0;
    %jmp T_14.13;
T_14.9 ;
    %load/vec4 v0x56366399b3c0_0;
    %assign/vec4 v0x56366399b200_0, 0;
    %jmp T_14.13;
T_14.10 ;
    %load/vec4 v0x56366399b0a0_0;
    %assign/vec4 v0x56366399b200_0, 0;
    %jmp T_14.13;
T_14.11 ;
    %load/vec4 v0x56366399b0a0_0;
    %assign/vec4 v0x56366399b200_0, 0;
    %jmp T_14.13;
T_14.13 ;
    %pop/vec4 1;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x56366399b200_0;
    %assign/vec4 v0x56366399b200_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x56366399cdb0;
T_15 ;
    %wait E_0x563663981f30;
    %load/vec4 v0x56366399d670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56366399d190_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x56366399d4f0_0;
    %assign/vec4 v0x56366399d190_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x56366399cdb0;
T_16 ;
    %wait E_0x56366399d070;
    %load/vec4 v0x56366399d190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56366399d4f0_0, 0, 1;
    %jmp T_16.3;
T_16.0 ;
    %load/vec4 v0x56366399d400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56366399d4f0_0, 0, 1;
    %jmp T_16.5;
T_16.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56366399d4f0_0, 0, 1;
T_16.5 ;
    %jmp T_16.3;
T_16.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56366399d4f0_0, 0, 1;
    %jmp T_16.3;
T_16.3 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x56366399cdb0;
T_17 ;
    %wait E_0x563663981f30;
    %load/vec4 v0x56366399d670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56366399d5b0_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x56366399d340_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x56366399d4f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.5;
T_17.2 ;
    %load/vec4 v0x56366399d400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x56366399d250_0;
    %split/vec4 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56366399d340_0, 4, 5;
    %assign/vec4 v0x56366399d5b0_0, 0;
T_17.6 ;
    %jmp T_17.5;
T_17.3 ;
    %load/vec4 v0x56366399d400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %load/vec4 v0x56366399d250_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56366399d340_0, 4, 5;
T_17.8 ;
    %jmp T_17.5;
T_17.5 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x56366399d7f0;
T_18 ;
    %wait E_0x56366399cf90;
    %load/vec4 v0x56366399de10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x56366399dd20_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x56366399dc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x56366399db70_0;
    %assign/vec4 v0x56366399dd20_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x56366399dd20_0;
    %addi 1, 0, 13;
    %assign/vec4 v0x56366399dd20_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5636639a1e80;
T_19 ;
    %wait E_0x5636639a2090;
    %load/vec4 v0x5636639a2680_0;
    %load/vec4 v0x5636639a25a0_0;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5636639a27e0, 0, 4;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5636639a2af0;
T_20 ;
    %wait E_0x5636639a2d40;
    %load/vec4 v0x5636639a2dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5636639a2f60_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5636639a2f60_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5636639a2af0;
T_21 ;
    %wait E_0x5636639a2d40;
    %load/vec4 v0x5636639a2dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5636639a2ea0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5636639a2f60_0;
    %assign/vec4 v0x5636639a2ea0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x563663950050;
T_22 ;
    %vpi_call/w 3 62 "$dumpfile", "./test/wave.fst" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x563663950050 {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x563663950050;
T_23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636639a3440_0, 0, 1;
    %vpi_call/w 3 69 "$timeformat", 32'sb11111111111111111111111111110111, 32'sb00000000000000000000000000000001, " ns", 32'sb00000000000000000000000000001100 {0 0 0};
    %fork TD_top.display_debug_message, S_0x563663938a80;
    %join;
    %fork TD_top.sys_reset, S_0x56366393b8d0;
    %join;
    %fork TD_top.test1, S_0x56366393bab0;
    %join;
    %vpi_call/w 3 73 "$stop" {0 0 0};
    %fork TD_top.test2, S_0x5636638e3240;
    %join;
    %vpi_call/w 3 75 "$stop" {0 0 0};
    %fork TD_top.test3, S_0x5636638e3470;
    %join;
    %vpi_call/w 3 77 "$finish" {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x563663950050;
T_24 ;
    %wait E_0x563663981f70;
    %fork t_1, S_0x5636639388f0;
    %jmp t_0;
    .scope S_0x5636639388f0;
t_1 ;
    %load/vec4 v0x5636639a4100_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %jmp T_24.3;
T_24.0 ;
    %vpi_call/w 3 144 "$display", "\012*** RUNNING CPUtest1 - The Basic CPU Diagnostic Program ***" {0 0 0};
    %vpi_call/w 3 145 "$display", "\012 TIME PC INSTR ADDR DATA " {0 0 0};
    %vpi_call/w 3 146 "$display", " ---------- ---- ----- ----- ----- " {0 0 0};
T_24.4 ;
    %load/vec4 v0x5636639a4100_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz T_24.5, 4;
    %wait E_0x563663981b70;
    %load/vec4 v0x56366399a7e0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.8, 4;
    %load/vec4 v0x56366399a680_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %delay 60, 0;
    %load/vec4 v0x56366399a7e0_0;
    %subi 1, 0, 13;
    %assign/vec4 v0x5636639a3230_0, 0;
    %load/vec4 v0x56366399a720_0;
    %assign/vec4 v0x5636639a3150_0, 0;
    %delay 340, 0;
    %vpi_call/w 3 153 "$strobe", "%t %h %s %h %h", $time, v0x5636639a3230_0, v0x5636639a38c0_0, v0x5636639a3150_0, v0x5636639a34e0_0 {0 0 0};
T_24.6 ;
    %jmp T_24.4;
T_24.5 ;
    %jmp T_24.3;
T_24.1 ;
    %vpi_call/w 3 159 "$display", "\012*** RUNNING CPUtest2 - The Advanced CPU Diagnostic Program ***" {0 0 0};
    %vpi_call/w 3 160 "$display", "\012 TIME PC INSTR ADDR DATA " {0 0 0};
    %vpi_call/w 3 161 "$display", " ---------- --- ----- ----- ---- " {0 0 0};
T_24.9 ;
    %load/vec4 v0x5636639a4100_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz T_24.10, 4;
    %wait E_0x563663981b70;
    %load/vec4 v0x56366399a7e0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.13, 4;
    %load/vec4 v0x56366399a680_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.11, 8;
    %delay 60, 0;
    %load/vec4 v0x56366399a7e0_0;
    %subi 1, 0, 13;
    %assign/vec4 v0x5636639a3230_0, 0;
    %load/vec4 v0x56366399a720_0;
    %assign/vec4 v0x5636639a3150_0, 0;
    %delay 340, 0;
    %vpi_call/w 3 168 "$strobe", "%t %h %s %h %h", $time, v0x5636639a3230_0, v0x5636639a38c0_0, v0x5636639a3150_0, v0x5636639a34e0_0 {0 0 0};
T_24.11 ;
    %jmp T_24.9;
T_24.10 ;
    %jmp T_24.3;
T_24.2 ;
    %vpi_call/w 3 174 "$display", "\012*** RUNNING CPUtest3 - An Executable Program ***" {0 0 0};
    %vpi_call/w 3 175 "$display", "*** This program should calculate the fibonacci ***" {0 0 0};
    %vpi_call/w 3 176 "$display", "\012 TIME FIBONACCI NUMBER" {0 0 0};
    %vpi_call/w 3 177 "$display", " --------- -----------------" {0 0 0};
T_24.14 ;
    %load/vec4 v0x5636639a4100_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz T_24.15, 4;
T_24.16 ;
    %load/vec4 v0x56366399b460_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_24.17, 6;
    %wait E_0x563663981eb0;
    %jmp T_24.16;
T_24.17 ;
    %vpi_call/w 3 180 "$strobe", "%t %d", $time, &A<v0x5636639a27e0, 2> {0 0 0};
T_24.18 ;
    %load/vec4 v0x56366399b460_0;
    %pushi/vec4 1, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_24.19, 6;
    %wait E_0x563663981eb0;
    %jmp T_24.18;
T_24.19 ;
    %jmp T_24.14;
T_24.15 ;
    %jmp T_24.3;
T_24.3 ;
    %pop/vec4 1;
    %end;
    .scope S_0x563663950050;
t_0 %join;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x563663950050;
T_25 ;
    %wait E_0x563663981ef0;
    %delay 500, 0;
    %vpi_call/w 3 191 "$display", "\012***********************************************************" {0 0 0};
    %vpi_call/w 3 192 "$display", "* A HALT INSTRUCTION WAS PROCESSED !!! *" {0 0 0};
    %vpi_call/w 3 193 "$display", "***********************************************************\012" {0 0 0};
    %jmp T_25;
    .thread T_25;
    .scope S_0x563663950050;
T_26 ;
    %delay 50, 0;
    %load/vec4 v0x5636639a3440_0;
    %inv;
    %store/vec4 v0x5636639a3440_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x563663950050;
T_27 ;
    %wait E_0x563663981eb0;
    %load/vec4 v0x56366399b460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %pushi/vec4 4144959, 0, 25;
    %store/vec4 v0x5636639a38c0_0, 0, 25;
    %jmp T_27.9;
T_27.0 ;
    %pushi/vec4 4738132, 0, 25;
    %store/vec4 v0x5636639a38c0_0, 0, 25;
    %jmp T_27.9;
T_27.1 ;
    %pushi/vec4 5458778, 0, 25;
    %store/vec4 v0x5636639a38c0_0, 0, 25;
    %jmp T_27.9;
T_27.2 ;
    %pushi/vec4 4277316, 0, 25;
    %store/vec4 v0x5636639a38c0_0, 0, 25;
    %jmp T_27.9;
T_27.3 ;
    %pushi/vec4 4279876, 0, 25;
    %store/vec4 v0x5636639a38c0_0, 0, 25;
    %jmp T_27.9;
T_27.4 ;
    %pushi/vec4 5787474, 0, 25;
    %store/vec4 v0x5636639a38c0_0, 0, 25;
    %jmp T_27.9;
T_27.5 ;
    %pushi/vec4 4998209, 0, 25;
    %store/vec4 v0x5636639a38c0_0, 0, 25;
    %jmp T_27.9;
T_27.6 ;
    %pushi/vec4 5461071, 0, 25;
    %store/vec4 v0x5636639a38c0_0, 0, 25;
    %jmp T_27.9;
T_27.7 ;
    %pushi/vec4 4869456, 0, 25;
    %store/vec4 v0x5636639a38c0_0, 0, 25;
    %jmp T_27.9;
T_27.9 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "-";
    "./test/top.v";
    "./src//addr_decode.v";
    "./src//risc_cpu.v";
    "./src//acc.v";
    "./src//addr_mux.v";
    "./src//alu.v";
    "./src//clk_gen.v";
    "./src//data_ctrl.v";
    "./src//ir_reg.v";
    "./src//pc.v";
    "./src//statem.v";
    "./src//statem_ctrl.v";
    "./src//rom.v";
    "./src//sram.v";
    "./src//sync_rst_gen.v";
