
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.043190                       # Number of seconds simulated
sim_ticks                                 43189738000                       # Number of ticks simulated
final_tick                                43189738000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 112266                       # Simulator instruction rate (inst/s)
host_op_rate                                   205495                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               48487566                       # Simulator tick rate (ticks/s)
host_mem_usage                                2217428                       # Number of bytes of host memory used
host_seconds                                   890.74                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     183042322                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             59072                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           1761344                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1820416                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        59072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           59072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1244672                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1244672                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                923                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              27521                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28444                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           19448                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                19448                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst              1367732                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             40781539                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                42149272                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         1367732                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1367732                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          28818698                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               28818698                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          28818698                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             1367732                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            40781539                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               70967969                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          24342                       # number of replacements
system.l2.tagsinuse                       3149.035791                       # Cycle average of tags in use
system.l2.total_refs                           249443                       # Total number of references to valid blocks.
system.l2.sampled_refs                          28317                       # Sample count of references to valid blocks.
system.l2.avg_refs                           8.808949                       # Average number of references to valid blocks.
system.l2.warmup_cycle                    22594459000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2426.713292                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             338.774476                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             383.548022                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.592459                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.082709                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.093640                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.768808                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                70742                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                63770                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  134512                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           135818                       # number of Writeback hits
system.l2.Writeback_hits::total                135818                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              49728                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 49728                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 70742                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                113498                       # number of demand (read+write) hits
system.l2.demand_hits::total                   184240                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                70742                       # number of overall hits
system.l2.overall_hits::cpu.data               113498                       # number of overall hits
system.l2.overall_hits::total                  184240                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                923                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data               6551                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7474                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data            20970                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               20970                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 923                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               27521                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28444                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                923                       # number of overall misses
system.l2.overall_misses::cpu.data              27521                       # number of overall misses
system.l2.overall_misses::total                 28444                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     49498000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    346643000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       396141000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   1109128500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1109128500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      49498000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1455771500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1505269500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     49498000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1455771500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1505269500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            71665                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            70321                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              141986                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       135818                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            135818                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          70698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             70698                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             71665                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            141019                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               212684                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            71665                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           141019                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              212684                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.012879                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.093159                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.052639                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.296614                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.296614                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.012879                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.195158                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.133738                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.012879                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.195158                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.133738                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53627.302275                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52914.516868                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53002.542146                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52891.201717                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52891.201717                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53627.302275                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52896.751572                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52920.457742                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53627.302275                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52896.751572                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52920.457742                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                19448                       # number of writebacks
system.l2.writebacks::total                     19448                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           923                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data          6551                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7474                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        20970                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20970                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            923                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          27521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28444                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           923                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         27521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28444                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     38247000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    266507000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    304754000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    855492500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    855492500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     38247000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1121999500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1160246500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     38247000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1121999500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1160246500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.012879                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.093159                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.052639                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.296614                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.296614                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.012879                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.195158                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.133738                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.012879                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.195158                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.133738                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41437.703142                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40681.880629                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40775.220765                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40796.018121                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40796.018121                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41437.703142                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40768.849242                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40790.553368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41437.703142                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40768.849242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40790.553368                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                22950757                       # Number of BP lookups
system.cpu.branchPred.condPredicted          22950757                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1200197                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             14196081                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                13283655                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.572691                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.cpu.numCycles                         86379477                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           21177892                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      134261595                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    22950757                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13283655                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      40257655                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 7534982                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               18530462                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           130                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  19016587                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                390263                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           86299206                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.871964                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.500385                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 47093451     54.57%     54.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1753170      2.03%     56.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2295236      2.66%     59.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2694453      3.12%     62.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2398048      2.78%     65.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2637083      3.06%     68.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3014890      3.49%     71.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2748762      3.19%     74.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 21664113     25.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             86299206                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.265697                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.554323                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 25852243                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              15671771                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  35270797                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3171347                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                6333048                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              243167242                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                6333048                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 28433195                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  735951                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5576                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  35779030                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              15012406                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              237734564                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   287                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               11791812                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               2674553                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents             5323                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           262333165                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             567013345                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        409342021                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         157671324                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             201638966                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 60694140                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                129                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            124                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  24994316                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             27437981                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            14210405                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2611886                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           239506                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  229253493                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 211                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 212776613                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           3014802                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        46094552                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     53864639                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            125                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      86299206                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.465569                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.703452                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13185782     15.28%     15.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            17901522     20.74%     36.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11146417     12.92%     48.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            16912135     19.60%     68.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            16808845     19.48%     88.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             7959886      9.22%     97.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1885973      2.19%     99.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              493964      0.57%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                4682      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        86299206                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                24698525     39.39%     39.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     39.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     39.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              37806194     60.29%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 146413      0.23%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 54914      0.09%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            474845      0.22%      0.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             127099411     59.73%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            46260681     21.74%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26081565     12.26%     93.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12860111      6.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              212776613                       # Type of FU issued
system.cpu.iq.rate                           2.463277                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    62706046                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.294704                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          422157001                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         200742178                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    152210362                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           155416276                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           74607529                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     57708704                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              178824465                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                96183349                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          3049115                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      6007861                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        22968                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1459                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      3084812                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         7436                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           549                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                6333048                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  120797                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  9306                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           229253704                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            880044                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              27437981                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             14210405                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                127                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    107                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     1                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1459                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         742593                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       535115                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1277708                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             210765605                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              25574421                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2011005                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     38218806                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 19032707                       # Number of branches executed
system.cpu.iew.exec_stores                   12644385                       # Number of stores executed
system.cpu.iew.exec_rate                     2.439996                       # Inst execution rate
system.cpu.iew.wb_sent                      210214627                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     209919066                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 154787070                       # num instructions producing a value
system.cpu.iew.wb_consumers                 256756475                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.430196                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.602856                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        46211359                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              86                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1200214                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     79966158                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.288997                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.571248                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     21546318     26.94%     26.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     23561909     29.46%     56.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      9517244     11.90%     68.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      6717219      8.40%     76.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3572036      4.47%     81.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2926061      3.66%     84.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1829195      2.29%     87.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1968759      2.46%     89.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      8327417     10.41%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     79966158                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              183042322                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32555709                       # Number of memory references committed
system.cpu.commit.loads                      21430118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   16476661                       # Number of branches committed
system.cpu.commit.fp_insts                   54185383                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 140801029                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               8327417                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    300892422                       # The number of ROB reads
system.cpu.rob.rob_writes                   464847693                       # The number of ROB writes
system.cpu.timesIdled                           23244                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           80271                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     183042322                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               0.863795                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.863795                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.157682                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.157682                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                314254583                       # number of integer regfile reads
system.cpu.int_regfile_writes               177563952                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  98153567                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 53463481                       # number of floating regfile writes
system.cpu.misc_regfile_reads                81854037                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     61                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  71164                       # number of replacements
system.cpu.icache.tagsinuse                457.815195                       # Cycle average of tags in use
system.cpu.icache.total_refs                 18937212                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  71665                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 264.246313                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     457.815195                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.894170                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.894170                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     18937212                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18937212                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      18937212                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18937212                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     18937212                       # number of overall hits
system.cpu.icache.overall_hits::total        18937212                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        79375                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         79375                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        79375                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          79375                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        79375                       # number of overall misses
system.cpu.icache.overall_misses::total         79375                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1031152500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1031152500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1031152500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1031152500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1031152500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1031152500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     19016587                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19016587                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     19016587                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19016587                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     19016587                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19016587                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004174                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004174                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004174                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004174                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004174                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004174                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12990.897638                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12990.897638                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12990.897638                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12990.897638                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12990.897638                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12990.897638                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          156                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           39                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         7710                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7710                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         7710                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7710                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         7710                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7710                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        71665                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        71665                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        71665                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        71665                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        71665                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        71665                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    828596000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    828596000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    828596000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    828596000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    828596000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    828596000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003769                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003769                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003769                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003769                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003769                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003769                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11562.073537                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11562.073537                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11562.073537                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11562.073537                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11562.073537                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11562.073537                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 140507                       # number of replacements
system.cpu.dcache.tagsinuse                502.765086                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 33488946                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 141019                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 237.478255                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle             2811214000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     502.765086                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.981963                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.981963                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     22434066                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22434066                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     11054880                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11054880                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      33488946                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33488946                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     33488946                       # number of overall hits
system.cpu.dcache.overall_hits::total        33488946                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       103137                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        103137                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        70710                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70710                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       173847                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         173847                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       173847                       # number of overall misses
system.cpu.dcache.overall_misses::total        173847                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1601730500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1601730500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1819417999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1819417999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   3421148499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3421148499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   3421148499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3421148499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     22537203                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22537203                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11125590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11125590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     33662793                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33662793                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     33662793                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33662793                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004576                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004576                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006356                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006356                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.005164                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005164                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.005164                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005164                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15530.124979                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15530.124979                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 25730.702857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25730.702857                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 19679.076999                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19679.076999                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 19679.076999                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19679.076999                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4263                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               246                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.329268                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       135818                       # number of writebacks
system.cpu.dcache.writebacks::total            135818                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        32816                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        32816                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        32828                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32828                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        32828                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32828                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        70321                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        70321                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        70698                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        70698                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       141019                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       141019                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       141019                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       141019                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1055148500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1055148500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1677888499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1677888499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2733036999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2733036999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2733036999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2733036999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.006355                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006355                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004189                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004189                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004189                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004189                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 15004.742538                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15004.742538                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 23733.181971                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23733.181971                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 19380.629553                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19380.629553                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 19380.629553                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19380.629553                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
