--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15629 paths analyzed, 1060 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.886ns.
--------------------------------------------------------------------------------

Paths for end point c1/w0_index_13 (SLICE_X32Y112.F3), 182 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/state_FSM_FFd37 (FF)
  Destination:          c1/w0_index_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.834ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.192 - 0.204)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/state_FSM_FFd37 to c1/w0_index_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y116.YQ     Tcko                  0.652   c1/state_FSM_FFd38
                                                       c1/state_FSM_FFd37
    SLICE_X54Y115.F3     net (fanout=4)        0.496   c1/state_FSM_FFd37
    SLICE_X54Y115.X      Tilo                  0.759   c1/reset_mux0000111118
                                                       c1/reset_mux0000111118
    SLICE_X55Y114.F2     net (fanout=1)        0.710   c1/reset_mux0000111118
    SLICE_X55Y114.X      Tilo                  0.704   c1/N67
                                                       c1/reset_mux00001111114
    SLICE_X37Y117.G2     net (fanout=3)        1.069   c1/N67
    SLICE_X37Y117.Y      Tilo                  0.704   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_or00011
    SLICE_X37Y117.F1     net (fanout=6)        0.793   c1/w0_index_or0001
    SLICE_X37Y117.X      Tilo                  0.704   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_mux0000<0>143
    SLICE_X32Y114.G3     net (fanout=1)        0.553   c1/w0_index_mux0000<0>143
    SLICE_X32Y114.Y      Tilo                  0.759   c1/w0_index<9>
                                                       c1/w0_index_mux0000<0>145
    SLICE_X32Y112.F3     net (fanout=26)       1.039   c1/N12
    SLICE_X32Y112.CLK    Tfck                  0.892   c1/w0_index<13>
                                                       c1/w0_index_mux0000<13>1
                                                       c1/w0_index_13
    -------------------------------------------------  ---------------------------
    Total                                      9.834ns (5.174ns logic, 4.660ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/state_FSM_FFd28 (FF)
  Destination:          c1/w0_index_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.811ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.192 - 0.216)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/state_FSM_FFd28 to c1/w0_index_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y104.XQ     Tcko                  0.591   c1/state_FSM_FFd28
                                                       c1/state_FSM_FFd28
    SLICE_X55Y113.F4     net (fanout=6)        1.610   c1/state_FSM_FFd28
    SLICE_X55Y113.X      Tilo                  0.704   N175
                                                       c1/w0_index_or00011_SW0
    SLICE_X37Y117.G3     net (fanout=1)        1.462   N175
    SLICE_X37Y117.Y      Tilo                  0.704   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_or00011
    SLICE_X37Y117.F1     net (fanout=6)        0.793   c1/w0_index_or0001
    SLICE_X37Y117.X      Tilo                  0.704   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_mux0000<0>143
    SLICE_X32Y114.G3     net (fanout=1)        0.553   c1/w0_index_mux0000<0>143
    SLICE_X32Y114.Y      Tilo                  0.759   c1/w0_index<9>
                                                       c1/w0_index_mux0000<0>145
    SLICE_X32Y112.F3     net (fanout=26)       1.039   c1/N12
    SLICE_X32Y112.CLK    Tfck                  0.892   c1/w0_index<13>
                                                       c1/w0_index_mux0000<13>1
                                                       c1/w0_index_13
    -------------------------------------------------  ---------------------------
    Total                                      9.811ns (4.354ns logic, 5.457ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/state_FSM_FFd12 (FF)
  Destination:          c1/w0_index_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.806ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.192 - 0.206)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/state_FSM_FFd12 to c1/w0_index_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y112.XQ     Tcko                  0.591   c1/state_FSM_FFd12
                                                       c1/state_FSM_FFd12
    SLICE_X54Y115.F1     net (fanout=3)        0.529   c1/state_FSM_FFd12
    SLICE_X54Y115.X      Tilo                  0.759   c1/reset_mux0000111118
                                                       c1/reset_mux0000111118
    SLICE_X55Y114.F2     net (fanout=1)        0.710   c1/reset_mux0000111118
    SLICE_X55Y114.X      Tilo                  0.704   c1/N67
                                                       c1/reset_mux00001111114
    SLICE_X37Y117.G2     net (fanout=3)        1.069   c1/N67
    SLICE_X37Y117.Y      Tilo                  0.704   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_or00011
    SLICE_X37Y117.F1     net (fanout=6)        0.793   c1/w0_index_or0001
    SLICE_X37Y117.X      Tilo                  0.704   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_mux0000<0>143
    SLICE_X32Y114.G3     net (fanout=1)        0.553   c1/w0_index_mux0000<0>143
    SLICE_X32Y114.Y      Tilo                  0.759   c1/w0_index<9>
                                                       c1/w0_index_mux0000<0>145
    SLICE_X32Y112.F3     net (fanout=26)       1.039   c1/N12
    SLICE_X32Y112.CLK    Tfck                  0.892   c1/w0_index<13>
                                                       c1/w0_index_mux0000<13>1
                                                       c1/w0_index_13
    -------------------------------------------------  ---------------------------
    Total                                      9.806ns (5.113ns logic, 4.693ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Paths for end point c1/w0_index_12 (SLICE_X32Y112.G3), 182 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/state_FSM_FFd37 (FF)
  Destination:          c1/w0_index_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.834ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.192 - 0.204)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/state_FSM_FFd37 to c1/w0_index_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y116.YQ     Tcko                  0.652   c1/state_FSM_FFd38
                                                       c1/state_FSM_FFd37
    SLICE_X54Y115.F3     net (fanout=4)        0.496   c1/state_FSM_FFd37
    SLICE_X54Y115.X      Tilo                  0.759   c1/reset_mux0000111118
                                                       c1/reset_mux0000111118
    SLICE_X55Y114.F2     net (fanout=1)        0.710   c1/reset_mux0000111118
    SLICE_X55Y114.X      Tilo                  0.704   c1/N67
                                                       c1/reset_mux00001111114
    SLICE_X37Y117.G2     net (fanout=3)        1.069   c1/N67
    SLICE_X37Y117.Y      Tilo                  0.704   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_or00011
    SLICE_X37Y117.F1     net (fanout=6)        0.793   c1/w0_index_or0001
    SLICE_X37Y117.X      Tilo                  0.704   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_mux0000<0>143
    SLICE_X32Y114.G3     net (fanout=1)        0.553   c1/w0_index_mux0000<0>143
    SLICE_X32Y114.Y      Tilo                  0.759   c1/w0_index<9>
                                                       c1/w0_index_mux0000<0>145
    SLICE_X32Y112.G3     net (fanout=26)       1.039   c1/N12
    SLICE_X32Y112.CLK    Tgck                  0.892   c1/w0_index<13>
                                                       c1/w0_index_mux0000<12>1
                                                       c1/w0_index_12
    -------------------------------------------------  ---------------------------
    Total                                      9.834ns (5.174ns logic, 4.660ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/state_FSM_FFd28 (FF)
  Destination:          c1/w0_index_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.811ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.192 - 0.216)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/state_FSM_FFd28 to c1/w0_index_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y104.XQ     Tcko                  0.591   c1/state_FSM_FFd28
                                                       c1/state_FSM_FFd28
    SLICE_X55Y113.F4     net (fanout=6)        1.610   c1/state_FSM_FFd28
    SLICE_X55Y113.X      Tilo                  0.704   N175
                                                       c1/w0_index_or00011_SW0
    SLICE_X37Y117.G3     net (fanout=1)        1.462   N175
    SLICE_X37Y117.Y      Tilo                  0.704   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_or00011
    SLICE_X37Y117.F1     net (fanout=6)        0.793   c1/w0_index_or0001
    SLICE_X37Y117.X      Tilo                  0.704   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_mux0000<0>143
    SLICE_X32Y114.G3     net (fanout=1)        0.553   c1/w0_index_mux0000<0>143
    SLICE_X32Y114.Y      Tilo                  0.759   c1/w0_index<9>
                                                       c1/w0_index_mux0000<0>145
    SLICE_X32Y112.G3     net (fanout=26)       1.039   c1/N12
    SLICE_X32Y112.CLK    Tgck                  0.892   c1/w0_index<13>
                                                       c1/w0_index_mux0000<12>1
                                                       c1/w0_index_12
    -------------------------------------------------  ---------------------------
    Total                                      9.811ns (4.354ns logic, 5.457ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/state_FSM_FFd12 (FF)
  Destination:          c1/w0_index_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.806ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.192 - 0.206)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/state_FSM_FFd12 to c1/w0_index_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y112.XQ     Tcko                  0.591   c1/state_FSM_FFd12
                                                       c1/state_FSM_FFd12
    SLICE_X54Y115.F1     net (fanout=3)        0.529   c1/state_FSM_FFd12
    SLICE_X54Y115.X      Tilo                  0.759   c1/reset_mux0000111118
                                                       c1/reset_mux0000111118
    SLICE_X55Y114.F2     net (fanout=1)        0.710   c1/reset_mux0000111118
    SLICE_X55Y114.X      Tilo                  0.704   c1/N67
                                                       c1/reset_mux00001111114
    SLICE_X37Y117.G2     net (fanout=3)        1.069   c1/N67
    SLICE_X37Y117.Y      Tilo                  0.704   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_or00011
    SLICE_X37Y117.F1     net (fanout=6)        0.793   c1/w0_index_or0001
    SLICE_X37Y117.X      Tilo                  0.704   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_mux0000<0>143
    SLICE_X32Y114.G3     net (fanout=1)        0.553   c1/w0_index_mux0000<0>143
    SLICE_X32Y114.Y      Tilo                  0.759   c1/w0_index<9>
                                                       c1/w0_index_mux0000<0>145
    SLICE_X32Y112.G3     net (fanout=26)       1.039   c1/N12
    SLICE_X32Y112.CLK    Tgck                  0.892   c1/w0_index<13>
                                                       c1/w0_index_mux0000<12>1
                                                       c1/w0_index_12
    -------------------------------------------------  ---------------------------
    Total                                      9.806ns (5.113ns logic, 4.693ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Paths for end point c1/data_byte_2 (SLICE_X46Y96.F1), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/state_FSM_FFd37 (FF)
  Destination:          c1/data_byte_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.806ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/state_FSM_FFd37 to c1/data_byte_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y116.YQ     Tcko                  0.652   c1/state_FSM_FFd38
                                                       c1/state_FSM_FFd37
    SLICE_X54Y115.F3     net (fanout=4)        0.496   c1/state_FSM_FFd37
    SLICE_X54Y115.X      Tilo                  0.759   c1/reset_mux0000111118
                                                       c1/reset_mux0000111118
    SLICE_X55Y114.F2     net (fanout=1)        0.710   c1/reset_mux0000111118
    SLICE_X55Y114.X      Tilo                  0.704   c1/N67
                                                       c1/reset_mux00001111114
    SLICE_X37Y117.G2     net (fanout=3)        1.069   c1/N67
    SLICE_X37Y117.Y      Tilo                  0.704   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_or00011
    SLICE_X49Y100.G4     net (fanout=6)        2.092   c1/w0_index_or0001
    SLICE_X49Y100.Y      Tilo                  0.704   c1/data_byte<6>
                                                       c1/data_byte_mux0000<0>11
    SLICE_X46Y96.F1      net (fanout=5)        1.024   c1/N0
    SLICE_X46Y96.CLK     Tfck                  0.892   c1/data_byte<2>
                                                       c1/data_byte_mux0000<2>161
                                                       c1/data_byte_2
    -------------------------------------------------  ---------------------------
    Total                                      9.806ns (4.415ns logic, 5.391ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/state_FSM_FFd28 (FF)
  Destination:          c1/data_byte_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.783ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/state_FSM_FFd28 to c1/data_byte_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y104.XQ     Tcko                  0.591   c1/state_FSM_FFd28
                                                       c1/state_FSM_FFd28
    SLICE_X55Y113.F4     net (fanout=6)        1.610   c1/state_FSM_FFd28
    SLICE_X55Y113.X      Tilo                  0.704   N175
                                                       c1/w0_index_or00011_SW0
    SLICE_X37Y117.G3     net (fanout=1)        1.462   N175
    SLICE_X37Y117.Y      Tilo                  0.704   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_or00011
    SLICE_X49Y100.G4     net (fanout=6)        2.092   c1/w0_index_or0001
    SLICE_X49Y100.Y      Tilo                  0.704   c1/data_byte<6>
                                                       c1/data_byte_mux0000<0>11
    SLICE_X46Y96.F1      net (fanout=5)        1.024   c1/N0
    SLICE_X46Y96.CLK     Tfck                  0.892   c1/data_byte<2>
                                                       c1/data_byte_mux0000<2>161
                                                       c1/data_byte_2
    -------------------------------------------------  ---------------------------
    Total                                      9.783ns (3.595ns logic, 6.188ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/state_FSM_FFd12 (FF)
  Destination:          c1/data_byte_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.778ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/state_FSM_FFd12 to c1/data_byte_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y112.XQ     Tcko                  0.591   c1/state_FSM_FFd12
                                                       c1/state_FSM_FFd12
    SLICE_X54Y115.F1     net (fanout=3)        0.529   c1/state_FSM_FFd12
    SLICE_X54Y115.X      Tilo                  0.759   c1/reset_mux0000111118
                                                       c1/reset_mux0000111118
    SLICE_X55Y114.F2     net (fanout=1)        0.710   c1/reset_mux0000111118
    SLICE_X55Y114.X      Tilo                  0.704   c1/N67
                                                       c1/reset_mux00001111114
    SLICE_X37Y117.G2     net (fanout=3)        1.069   c1/N67
    SLICE_X37Y117.Y      Tilo                  0.704   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_or00011
    SLICE_X49Y100.G4     net (fanout=6)        2.092   c1/w0_index_or0001
    SLICE_X49Y100.Y      Tilo                  0.704   c1/data_byte<6>
                                                       c1/data_byte_mux0000<0>11
    SLICE_X46Y96.F1      net (fanout=5)        1.024   c1/N0
    SLICE_X46Y96.CLK     Tfck                  0.892   c1/data_byte<2>
                                                       c1/data_byte_mux0000<2>161
                                                       c1/data_byte_2
    -------------------------------------------------  ---------------------------
    Total                                      9.778ns (4.354ns logic, 5.424ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd3 (SLICE_X67Y68.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd4 (FF)
  Destination:          state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.059ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state_FSM_FFd4 to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y68.YQ      Tcko                  0.470   state_FSM_FFd3
                                                       state_FSM_FFd4
    SLICE_X67Y68.BX      net (fanout=4)        0.496   state_FSM_FFd4
    SLICE_X67Y68.CLK     Tckdi       (-Th)    -0.093   state_FSM_FFd3
                                                       state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      1.059ns (0.563ns logic, 0.496ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Paths for end point c1/state_FSM_FFd11 (SLICE_X55Y112.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c1/state_FSM_FFd14 (FF)
  Destination:          c1/state_FSM_FFd11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.249ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.007 - 0.002)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: c1/state_FSM_FFd14 to c1/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y108.XQ     Tcko                  0.474   c1/state_FSM_FFd14
                                                       c1/state_FSM_FFd14
    SLICE_X55Y112.BY     net (fanout=5)        0.640   c1/state_FSM_FFd14
    SLICE_X55Y112.CLK    Tckdi       (-Th)    -0.135   c1/state_FSM_FFd12
                                                       c1/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      1.249ns (0.609ns logic, 0.640ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_25 (SLICE_X89Y32.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/busy_sr_24 (FF)
  Destination:          SCCB/busy_sr_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/busy_sr_24 to SCCB/busy_sr_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y32.YQ      Tcko                  0.470   SCCB/busy_sr<25>
                                                       SCCB/busy_sr_24
    SLICE_X89Y32.F4      net (fanout=1)        0.291   SCCB/busy_sr<24>
    SLICE_X89Y32.CLK     Tckf        (-Th)    -0.516   SCCB/busy_sr<25>
                                                       SCCB/Mmux_busy_sr_mux0001291
                                                       SCCB/busy_sr_25
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.986ns logic, 0.291ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.834ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |    9.886|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15629 paths, 0 nets, and 2648 connections

Design statistics:
   Minimum period:   9.886ns{1}   (Maximum frequency: 101.153MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 11 17:28:58 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 373 MB



