;redcode
;assert 1
	SPL 0, <708
	CMP -207, <-137
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP @121, 106
	DAT <0, <117
	SUB <300, 90
	DAT <20, <2
	SPL -7, @-520
	SUB #211, 50
	SUB #0, -70
	JMZ @300, 90
	SUB @127, 106
	SUB #1, @10
	SUB @127, 106
	ADD 270, 60
	JMZ -1, @-20
	SUB #0, -70
	SUB @127, 106
	SUB 700, 1
	SUB 700, 1
	SUB #1, @10
	SUB @127, 106
	ADD 270, 60
	SLT @97, 106
	SPL 0, <117
	SPL 0, <117
	SLT 90, -0
	SUB #0, -70
	SUB @0, @2
	SUB -7, <-120
	DAT #121, #106
	SLT 90, -0
	SUB @127, 106
	SUB #1, @10
	SLT -7, <-21
	SLT @127, 906
	JMN 270, 60
	SUB @127, 106
	SUB 700, 1
	DAT #700, #1
	SUB <-3, 9
	SUB 0, 0
	MOV -1, <-20
	MOV -1, <-20
	ADD 210, 30
	JMN 270, 60
	ADD 210, 30
	ADD 210, 30
	CMP -207, <-137
