<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: Member List</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('classllvm_1_1TargetRegisterInfo.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">llvm::TargetRegisterInfo Member List</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a5efb4d5eed06061710fbaaa7a3f64e4d">avoidWriteAfterWrite</a>(const TargetRegisterClass *RC) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a0ebdc56bddb36fb1a2e088f1ddd9eac2">composeSubRegIndices</a>(unsigned a, unsigned b) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ab80aa87a64e6b7bc8bf5f62c9993d67b">composeSubRegIndicesImpl</a>(unsigned, unsigned) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a9359d5bee477a5c7a33e638db953e9b5">eliminateFrameIndex</a>(MachineBasicBlock::iterator MI, int SPAdj, unsigned FIOperandNum, RegScavenger *RS=NULL) const =0</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#aea7cad509d92fdb8e99164fd5bfe96f7">get</a>(unsigned RegNo) const </td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aa573a1c4e113a51ce990eac6b25913a0">getAllocatableClass</a>(const TargetRegisterClass *RC) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a898522ee86f889330a6283638efb1c53">getAllocatableSet</a>(const MachineFunction &amp;MF, const TargetRegisterClass *RC=NULL) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ae53a385b86237b961ccc18a8701ae588">getCalleeSavedRegs</a>(const MachineFunction *MF=0) const =0</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#abbdc1cffc65c3d42ac4c8f5003679071">getCallPreservedMask</a>(CallingConv::ID) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a97605349dfd657633ef8afb8c1afa9a6">getCommonSubClass</a>(const TargetRegisterClass *A, const TargetRegisterClass *B) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ac0794c3a256229574adc89d3aff09c08">getCommonSuperRegClass</a>(const TargetRegisterClass *RCA, unsigned SubA, const TargetRegisterClass *RCB, unsigned SubB, unsigned &amp;PreA, unsigned &amp;PreB) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aa5c3fb49fc2221506cccf26bdce3922d">getCompactUnwindRegNum</a>(unsigned, bool) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6638eb106558e0fc04b8cfdea71b59a3">getCostPerUse</a>(unsigned RegNo) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#abfabab6dab1bb6dbf7330908c5f1c7e3">getCoveringLanes</a>() const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a9b32c0e7e180ae70b1e24695ad280b00">getCrossCopyRegClass</a>(const TargetRegisterClass *RC) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ac1d330e923a5138ddb044a6ffb5d5747">getDwarfRegNum</a>(unsigned RegNum, bool isEH) const </td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a1cf596e85e5b5d4dae9219b9daee7ba8">getEncodingValue</a>(unsigned RegNo) const </td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a62c3a08055fda404d8d0ce0f0daf5658">getFrameIndexInstrOffset</a>(const MachineInstr *MI, int Idx) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a2a4c228322f39803f16b2f49d18b0efe">getFrameRegister</a>(const MachineFunction &amp;MF) const =0</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ac8f9853531f52b368572f9933ebd6de6">getLargestLegalSuperClass</a>(const TargetRegisterClass *RC) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a643e75ef1d7bd06046c124d50bfeee9a">getLLVMRegNum</a>(unsigned RegNum, bool isEH) const </td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ac2112296600ed4c01c2554d6dfb79f4c">getMatchingSuperReg</a>(unsigned Reg, unsigned SubIdx, const TargetRegisterClass *RC) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ab4f4bfd683b0c4a44aa6a220d60b1f6f">llvm::MCRegisterInfo::getMatchingSuperReg</a>(unsigned Reg, unsigned SubIdx, const MCRegisterClass *RC) const </td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a9e02f92695e5d3efbcaae998f26449ab">getMatchingSuperRegClass</a>(const TargetRegisterClass *A, const TargetRegisterClass *B, unsigned Idx) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ae9aacd409bfca45edfcd7bb432d3f1fe">getMinimalPhysRegClass</a>(unsigned Reg, EVT VT=MVT::Other) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a2546a53db9bdb717a20f9786b1c06137">getName</a>(unsigned RegNo) const </td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a31a901f12fea3fdd4fb7cdffbe494842">getNumRegClasses</a>() const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a0f68bd50142729a84434a02436bb7b46">getNumRegPressureSets</a>() const =0</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a56e9a625f708912164f16c178ceb97d7">getNumRegs</a>() const </td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#aaf3dc2763e3a8855709d186966654062">getNumRegUnits</a>() const </td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a28291bd03f41eb4a3b7bafc1a56be086">getNumSubRegIndices</a>() const </td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a0b3a814040f5e721a08d8b9b277b3fec">getPointerRegClass</a>(const MachineFunction &amp;MF, unsigned Kind=0) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a5f14a8d1bffbc5b4fc4579f9a6f070ed">getProgramCounter</a>() const </td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ac58ba5238412b89eed1c5703a7e81f11">getRARegister</a>() const </td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a7c12cc1be1d65659cf546c544f1a5e1e">getRegAllocationHints</a>(unsigned VirtReg, ArrayRef&lt; MCPhysReg &gt; Order, SmallVectorImpl&lt; MCPhysReg &gt; &amp;Hints, const MachineFunction &amp;MF, const VirtRegMap *VRM=0) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6e765860317332f714b0f7b447663632">getRegClass</a>(unsigned i) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a8705cbdb90fa57e99be882bf39c2983f">getRegClassPressureSets</a>(const TargetRegisterClass *RC) const =0</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a55dc7cf067f4fdc07a902ca0f3e3a87d">getRegClassWeight</a>(const TargetRegisterClass *RC) const =0</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#afe970f60219cf069303ba0a1bf66919f">getRegPressureLimit</a>(const TargetRegisterClass *RC, MachineFunction &amp;MF) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a399ed64cd4e9f067fd17ced884e15894">getRegPressureSetLimit</a>(unsigned Idx) const =0</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3c2bb9e82e28af11ea7a7deaef40aea4">getRegPressureSetName</a>(unsigned Idx) const =0</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a890f0083e12db63b68eb74781d16230e">getRegUnitPressureSets</a>(unsigned RegUnit) const =0</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ab1d52ba3366d25ff35ad6687bc5c0afd">getRegUnitWeight</a>(unsigned RegUnit) const =0</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a82390447c4d818e9ba87147186f2bc9a">getReservedRegs</a>(const MachineFunction &amp;MF) const =0</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ae4ceef2c7709c42f26832b0ad90eeabf">getSEHRegNum</a>(unsigned RegNum) const </td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a4031f241d28a0a91266e6d83de2758c7">getSubClassWithSubReg</a>(const TargetRegisterClass *RC, unsigned Idx) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">getSubReg</a>(unsigned Reg, unsigned Idx) const </td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ae56eef3d36297a47c67683d39beaac75">getSubRegIdxOffset</a>(unsigned Idx) const </td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#afe09c3c06e7ff022652102bdeaba8cbd">getSubRegIdxSize</a>(unsigned Idx) const </td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a8a4879cb93d8065ac38108eefad3ef7c">getSubRegIndex</a>(unsigned RegNo, unsigned SubRegNo) const </td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a42b2a131c499e5deb4b2ddc5582fb297">getSubRegIndexLaneMask</a>(unsigned SubIdx) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a66f921176e810b56f96c25373f191f8b">getSubRegIndexName</a>(unsigned SubIdx) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a7d2b26ed3cdd4cee469fa067d4f17447">hasRegUnit</a>(unsigned Reg, unsigned RegUnit) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a682bb9e1dd89cc28f032ee568aff0acb">hasReservedSpillSlot</a>(const MachineFunction &amp;MF, unsigned Reg, int &amp;FrameIdx) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a420c6d2de82c6ca3240913a039f4f23b">index2StackSlot</a>(int FI)</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a70cd177cd3198c912817a21f373b5651">index2VirtReg</a>(unsigned Index)</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a76d3a52777454f55b108031d3244e08d">InitMCRegisterInfo</a>(const MCRegisterDesc *D, unsigned NR, unsigned RA, unsigned PC, const MCRegisterClass *C, unsigned NC, const uint16_t(*RURoots)[2], unsigned NRU, const MCPhysReg *DL, const char *Strings, const uint16_t *SubIndices, unsigned NumIndices, const SubRegCoveredBits *SubIdxRanges, const uint16_t *RET)</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a24d7d13a35348f2576a8fac1367b8f34">isFrameOffsetLegal</a>(const MachineInstr *MI, int64_t Offset) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aa3adf149b595b297d3acb46f7e3aa8ed">isInAllocatableClass</a>(unsigned RegNo) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">isPhysicalRegister</a>(unsigned Reg)</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#acd7ff2004156240432b82c305aab07db">isStackSlot</a>(unsigned Reg)</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ac5ba10e9a8cf6231c01fa72a99571674">isSubRegister</a>(unsigned RegA, unsigned RegB) const </td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a5355c911ca9fc5ca213328a57c33afc8">isSubRegisterEq</a>(unsigned RegA, unsigned RegB) const </td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ab473cdc9fb7554bc7375f20d76561e8e">isSuperRegister</a>(unsigned RegA, unsigned RegB) const </td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a168415f7a4118984e9739a35b12429c3">isSuperRegisterEq</a>(unsigned RegA, unsigned RegB) const </td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">isVirtualRegister</a>(unsigned Reg)</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a1b44c113e5e36696965e0a8e237d8644">mapDwarfRegsToLLVMRegs</a>(const DwarfLLVMRegPair *Map, unsigned Size, bool isEH)</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ab7c254cf3539a51c7d3170e13e84e471">mapLLVMRegsToDwarfRegs</a>(const DwarfLLVMRegPair *Map, unsigned Size, bool isEH)</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a6f3252bc2159a64bbcdbae4691fa6873">mapLLVMRegToSEHReg</a>(unsigned LLVMReg, int SEHReg)</td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6ff3defd0102c3138e58d4e28e8e943f">materializeFrameBaseRegister</a>(MachineBasicBlock *MBB, unsigned BaseReg, int FrameIdx, int64_t Offset) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#adb2ad0d16e2091a054427ae1c399ad8f">needsFrameBaseReg</a>(MachineInstr *MI, int64_t Offset) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#adf8e30b3e759b1283c5fbda668190ee6">needsStackRealignment</a>(const MachineFunction &amp;MF) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a5efe15a7dbeb71e4e264b7ba17ad4556">operator[]</a>(unsigned RegNo) const </td><td class="entry"><a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a1e727502aaf54bbd6564e06f6c38f132">regclass_begin</a>() const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a773f00b289b2eef69a1b26c350d32332">regclass_end</a>() const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a5f3578b3db9bb49d5d3ac5d282b35034">regclass_iterator</a> typedef</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a4fac7ec2f43b802397b65018bda0040e">regsOverlap</a>(unsigned regA, unsigned regB) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a27f0c6b9dfbaa9e6a10f15768e772029">requiresFrameIndexScavenging</a>(const MachineFunction &amp;MF) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6dffe4b1c9f6b9f85a9448c1c8b16a9b">requiresRegisterScavenging</a>(const MachineFunction &amp;MF) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ab1b80d824b4e3c38846e4d7b2b463867">requiresVirtualBaseRegisters</a>(const MachineFunction &amp;MF) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aabffd296e83a5d7ecd59255ab234f04f">resolveFrameIndex</a>(MachineBasicBlock::iterator I, unsigned BaseReg, int64_t Offset) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a496babb541bb625fbea5a69ad79e1bff">saveScavengerRegister</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, MachineBasicBlock::iterator &amp;UseMI, const TargetRegisterClass *RC, unsigned Reg) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a419e521c9378d4d7b86fa6f2d8e440f8">stackSlot2Index</a>(unsigned Reg)</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6cb19789f969abd75e9d5601220a6b10">TargetRegisterInfo</a>(const TargetRegisterInfoDesc *ID, regclass_iterator RegClassBegin, regclass_iterator RegClassEnd, const char *const *SRINames, const unsigned *SRILaneMasks, unsigned CoveringLanes)</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ac6dee4ffc5865c1a7c0e64d1347f190a">trackLivenessAfterRegAlloc</a>(const MachineFunction &amp;MF) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a092ed193726c24f9a70322dabb3c4fbc">UpdateRegAllocHint</a>(unsigned Reg, unsigned NewReg, MachineFunction &amp;MF) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a5822faad1476d8c4f7d6da249a0e6a1f">useFPForScavengingIndex</a>(const MachineFunction &amp;MF) const </td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aa0f7275b32d79810c71102ca390273f3">virtReg2Index</a>(unsigned Reg)</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a5c5caef09edefc28aefe75a57b51e9e3">~TargetRegisterInfo</a>()</td><td class="entry"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">virtual</span></td></tr>
</table></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:04:59 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
