<paper id="1837001584"><title>Security Evaluation of Asynchronous Circuits</title><year>2003</year><authors><author org="Gemplus" id="2895311830">Jacques J. A. Fournier</author><author org="University of Cambridge" id="2105532398">Simon W. Moore</author><author org="University of Cambridge" id="2780737050">Huiyun Li</author><author org="University of Cambridge" id="2082562617">Robert D. Mullins</author><author org="University of Cambridge" id="2170614695">George S. Taylor</author></authors><n_citation>78</n_citation><doc_type>Conference</doc_type><references><reference>1511843316</reference><reference>1657240689</reference><reference>1724890242</reference><reference>2099664430</reference><reference>2122623069</reference><reference>2613364042</reference></references><venue id="1127098075" type="C">Cryptographic Hardware and Embedded Systems</venue><doi>10.1007/978-3-540-45238-6_12</doi><keywords><keyword weight="0.46117">Power analysis</keyword><keyword weight="0.60812">Asynchronous communication</keyword><keyword weight="0.64465">Asynchronous system</keyword><keyword weight="0.44526">Computer science</keyword><keyword weight="0.44804">Smart card</keyword><keyword weight="0.44232">Chip</keyword><keyword weight="0.49469">Security analysis</keyword><keyword weight="0.52037">Synchronous circuit</keyword><keyword weight="0.6023">Asynchronous circuit</keyword><keyword weight="0.44853">Distributed computing</keyword><keyword weight="0.45493">Embedded system</keyword></keywords><publisher>Springer, Berlin, Heidelberg</publisher><abstract>Balanced asynchronous circuits have been touted as a superior replacement for conventional synchronous circuits. To assess these claims, we have designed, manufactured and tested an experimental asynchronous smart-card style device. In this paper we describe the tests performed and show that asynchronous circuits can provide better tamper-resistance. However, we have also discovered weaknesses with our test chip, some of which have resulted in new designs, and others which are more fundamental to the asynchronous design approach. This has led us to investigate the novel approach of design-time security analysis rather than rely on post manufacture analysis.</abstract></paper>