Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May  8 15:44:16 2020
| Host         : Gordoncrew-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file guessing_game_timing_summary_routed.rpt -pb guessing_game_timing_summary_routed.pb -rpx guessing_game_timing_summary_routed.rpx -warn_on_violation
| Design       : guessing_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: guess/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: guess/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: guess/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: guess/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: guess/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: guess/FSM_onehot_state_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: guess/win_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: guess/y_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: guess/y_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: guess/y_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: guess/y_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.129        0.000                      0                   29        0.171        0.000                      0                   29        4.500        0.000                       0                    24  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.129        0.000                      0                   29        0.171        0.000                      0                   29        4.500        0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.129ns  (required time - arrival time)
  Source:                 dbL/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.807ns (31.205%)  route 1.779ns (68.795%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 13.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.557     5.078    dbL/CLK
    SLICE_X12Y19         FDCE                                         r  dbL/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.478     5.556 f  dbL/state_reg[1]/Q
                         net (fo=12, routed)          1.443     7.000    guess/outL
    SLICE_X15Y19         LUT2 (Prop_lut2_I1_O)        0.329     7.329 r  guess/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.336     7.664    guess/FSM_onehot_state[1]_i_1_n_0
    SLICE_X14Y19         FDCE                                         r  guess/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.876    13.264    counter1/clk_IBUF
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.093    13.357 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.461    13.819    guess/CLK
    SLICE_X14Y19         FDCE                                         r  guess/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.070    13.889    
                         clock uncertainty           -0.035    13.854    
    SLICE_X14Y19         FDCE (Setup_fdce_C_D)       -0.060    13.794    guess/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.794    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  6.129    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 dbU/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.898ns (32.373%)  route 1.876ns (67.627%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 13.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.556     5.077    dbU/CLK
    SLICE_X12Y20         FDCE                                         r  dbU/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDCE (Prop_fdce_C_Q)         0.478     5.555 r  dbU/state_reg[1]/Q
                         net (fo=11, routed)          0.863     6.418    dbD/outU
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.296     6.714 r  dbD/FSM_onehot_state[5]_i_4/O
                         net (fo=2, routed)           1.013     7.727    guess/FSM_onehot_state_reg[5]_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.851 r  guess/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     7.851    guess/FSM_onehot_state[4]_i_1_n_0
    SLICE_X14Y19         FDCE                                         r  guess/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.876    13.264    counter1/clk_IBUF
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.093    13.357 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.461    13.819    guess/CLK
    SLICE_X14Y19         FDCE                                         r  guess/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.070    13.889    
                         clock uncertainty           -0.035    13.854    
    SLICE_X14Y19         FDCE (Setup_fdce_C_D)        0.243    14.097    guess/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.097    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  6.245    

Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 dbD/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.743ns (31.563%)  route 1.611ns (68.437%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 13.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.557     5.078    dbD/CLK
    SLICE_X13Y19         FDCE                                         r  dbD/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.419     5.497 f  dbD/state_reg[1]/Q
                         net (fo=11, routed)          0.995     6.493    guess/outD
    SLICE_X15Y19         LUT2 (Prop_lut2_I1_O)        0.324     6.817 r  guess/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.616     7.432    guess/FSM_onehot_state[2]_i_1_n_0
    SLICE_X14Y19         FDCE                                         r  guess/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.876    13.264    counter1/clk_IBUF
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.093    13.357 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.461    13.819    guess/CLK
    SLICE_X14Y19         FDCE                                         r  guess/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.070    13.889    
                         clock uncertainty           -0.035    13.854    
    SLICE_X14Y19         FDCE (Setup_fdce_C_D)       -0.068    13.786    guess/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.786    
                         arrival time                          -7.432    
  -------------------------------------------------------------------
                         slack                                  6.353    

Slack (MET) :             6.430ns  (required time - arrival time)
  Source:                 dbR/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.804ns (35.377%)  route 1.469ns (64.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 13.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.557     5.078    dbR/CLK
    SLICE_X12Y19         FDCE                                         r  dbR/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.478     5.556 f  dbR/state_reg[1]/Q
                         net (fo=11, routed)          0.850     6.407    guess/outR
    SLICE_X14Y20         LUT2 (Prop_lut2_I1_O)        0.326     6.733 r  guess/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.618     7.351    guess/FSM_onehot_state[3]_i_1_n_0
    SLICE_X14Y19         FDCE                                         r  guess/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.876    13.264    counter1/clk_IBUF
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.093    13.357 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.461    13.819    guess/CLK
    SLICE_X14Y19         FDCE                                         r  guess/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.070    13.889    
                         clock uncertainty           -0.035    13.854    
    SLICE_X14Y19         FDCE (Setup_fdce_C_D)       -0.073    13.781    guess/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                  6.430    

Slack (MET) :             6.434ns  (required time - arrival time)
  Source:                 dbU/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.898ns (34.767%)  route 1.685ns (65.233%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 13.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.556     5.077    dbU/CLK
    SLICE_X12Y20         FDCE                                         r  dbU/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDCE (Prop_fdce_C_Q)         0.478     5.555 r  dbU/state_reg[1]/Q
                         net (fo=11, routed)          0.863     6.418    dbD/outU
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.296     6.714 r  dbD/FSM_onehot_state[5]_i_4/O
                         net (fo=2, routed)           0.822     7.536    guess/FSM_onehot_state_reg[5]_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.660 r  guess/FSM_onehot_state[5]_i_2/O
                         net (fo=1, routed)           0.000     7.660    guess/FSM_onehot_state[5]_i_2_n_0
    SLICE_X14Y19         FDCE                                         r  guess/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.876    13.264    counter1/clk_IBUF
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.093    13.357 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.461    13.819    guess/CLK
    SLICE_X14Y19         FDCE                                         r  guess/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.070    13.889    
                         clock uncertainty           -0.035    13.854    
    SLICE_X14Y19         FDCE (Setup_fdce_C_D)        0.241    14.095    guess/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.095    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                  6.434    

Slack (MET) :             6.729ns  (required time - arrival time)
  Source:                 dbR/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 1.126ns (49.149%)  route 1.165ns (50.851%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -1.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 13.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.557     5.078    dbR/CLK
    SLICE_X12Y19         FDCE                                         r  dbR/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.478     5.556 f  dbR/state_reg[1]/Q
                         net (fo=11, routed)          0.858     6.415    dbL/outR
    SLICE_X14Y20         LUT4 (Prop_lut4_I1_O)        0.320     6.735 f  dbL/FSM_onehot_state[0]_i_2/O
                         net (fo=1, routed)           0.307     7.041    guess/FSM_onehot_state_reg[0]_0
    SLICE_X14Y19         LUT5 (Prop_lut5_I2_O)        0.328     7.369 r  guess/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.369    guess/FSM_onehot_state[0]_i_1_n_0
    SLICE_X14Y19         FDPE                                         r  guess/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.876    13.264    counter1/clk_IBUF
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.093    13.357 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.461    13.819    guess/CLK
    SLICE_X14Y19         FDPE                                         r  guess/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.070    13.889    
                         clock uncertainty           -0.035    13.854    
    SLICE_X14Y19         FDPE (Setup_fdpe_C_D)        0.245    14.099    guess/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.099    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                  6.729    

Slack (MET) :             7.496ns  (required time - arrival time)
  Source:                 guess/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.846ns (34.344%)  route 1.617ns (65.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 13.819 - 10.000 ) 
    Source Clock Delay      (SCD):    4.283ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.170     3.629    counter1/clk_IBUF
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.116     3.745 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.538     4.283    guess/CLK
    SLICE_X14Y19         FDPE                                         r  guess/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDPE (Prop_fdpe_C_Q)         0.722     5.005 r  guess/FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           1.238     6.243    guess/FSM_onehot_state_reg_n_0_[0]
    SLICE_X14Y19         LUT6 (Prop_lut6_I2_O)        0.124     6.367 r  guess/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.379     6.746    guess/FSM_onehot_state[5]_i_1_n_0
    SLICE_X14Y19         FDPE                                         r  guess/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.876    13.264    counter1/clk_IBUF
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.093    13.357 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.461    13.819    guess/CLK
    SLICE_X14Y19         FDPE                                         r  guess/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.464    14.283    
                         clock uncertainty           -0.035    14.248    
    SLICE_X14Y19         FDPE (Setup_fdpe_C_CE)      -0.005    14.243    guess/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                  7.496    

Slack (MET) :             7.496ns  (required time - arrival time)
  Source:                 guess/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.846ns (34.344%)  route 1.617ns (65.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 13.819 - 10.000 ) 
    Source Clock Delay      (SCD):    4.283ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.170     3.629    counter1/clk_IBUF
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.116     3.745 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.538     4.283    guess/CLK
    SLICE_X14Y19         FDPE                                         r  guess/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDPE (Prop_fdpe_C_Q)         0.722     5.005 r  guess/FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           1.238     6.243    guess/FSM_onehot_state_reg_n_0_[0]
    SLICE_X14Y19         LUT6 (Prop_lut6_I2_O)        0.124     6.367 r  guess/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.379     6.746    guess/FSM_onehot_state[5]_i_1_n_0
    SLICE_X14Y19         FDCE                                         r  guess/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.876    13.264    counter1/clk_IBUF
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.093    13.357 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.461    13.819    guess/CLK
    SLICE_X14Y19         FDCE                                         r  guess/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.464    14.283    
                         clock uncertainty           -0.035    14.248    
    SLICE_X14Y19         FDCE (Setup_fdce_C_CE)      -0.005    14.243    guess/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                  7.496    

Slack (MET) :             7.496ns  (required time - arrival time)
  Source:                 guess/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.846ns (34.344%)  route 1.617ns (65.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 13.819 - 10.000 ) 
    Source Clock Delay      (SCD):    4.283ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.170     3.629    counter1/clk_IBUF
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.116     3.745 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.538     4.283    guess/CLK
    SLICE_X14Y19         FDPE                                         r  guess/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDPE (Prop_fdpe_C_Q)         0.722     5.005 r  guess/FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           1.238     6.243    guess/FSM_onehot_state_reg_n_0_[0]
    SLICE_X14Y19         LUT6 (Prop_lut6_I2_O)        0.124     6.367 r  guess/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.379     6.746    guess/FSM_onehot_state[5]_i_1_n_0
    SLICE_X14Y19         FDCE                                         r  guess/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.876    13.264    counter1/clk_IBUF
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.093    13.357 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.461    13.819    guess/CLK
    SLICE_X14Y19         FDCE                                         r  guess/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.464    14.283    
                         clock uncertainty           -0.035    14.248    
    SLICE_X14Y19         FDCE (Setup_fdce_C_CE)      -0.005    14.243    guess/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                  7.496    

Slack (MET) :             7.496ns  (required time - arrival time)
  Source:                 guess/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.846ns (34.344%)  route 1.617ns (65.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 13.819 - 10.000 ) 
    Source Clock Delay      (SCD):    4.283ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.170     3.629    counter1/clk_IBUF
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.116     3.745 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.538     4.283    guess/CLK
    SLICE_X14Y19         FDPE                                         r  guess/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDPE (Prop_fdpe_C_Q)         0.722     5.005 r  guess/FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           1.238     6.243    guess/FSM_onehot_state_reg_n_0_[0]
    SLICE_X14Y19         LUT6 (Prop_lut6_I2_O)        0.124     6.367 r  guess/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.379     6.746    guess/FSM_onehot_state[5]_i_1_n_0
    SLICE_X14Y19         FDCE                                         r  guess/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.876    13.264    counter1/clk_IBUF
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.093    13.357 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.461    13.819    guess/CLK
    SLICE_X14Y19         FDCE                                         r  guess/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.464    14.283    
                         clock uncertainty           -0.035    14.248    
    SLICE_X14Y19         FDCE (Setup_fdce_C_CE)      -0.005    14.243    guess/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                  7.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 dbU/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.246ns (42.442%)  route 0.334ns (57.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.557     1.440    dbU/CLK
    SLICE_X12Y20         FDCE                                         r  dbU/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDCE (Prop_fdce_C_Q)         0.148     1.588 f  dbU/state_reg[1]/Q
                         net (fo=11, routed)          0.334     1.922    guess/outU
    SLICE_X14Y19         LUT5 (Prop_lut5_I0_O)        0.098     2.020 r  guess/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.020    guess/FSM_onehot_state[0]_i_1_n_0
    SLICE_X14Y19         FDPE                                         r  guess/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.140     1.554    counter1/clk_IBUF
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.060     1.614 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.219     1.834    guess/CLK
    SLICE_X14Y19         FDPE                                         r  guess/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.188     1.646    
    SLICE_X14Y19         FDPE (Hold_fdpe_C_D)         0.203     1.849    guess/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 dbU/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.291ns (46.346%)  route 0.337ns (53.654%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.557     1.440    dbU/CLK
    SLICE_X12Y20         FDCE                                         r  dbU/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDCE (Prop_fdce_C_Q)         0.148     1.588 r  dbU/state_reg[1]/Q
                         net (fo=11, routed)          0.191     1.779    guess/outU
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.098     1.877 r  guess/FSM_onehot_state[5]_i_5/O
                         net (fo=1, routed)           0.146     2.023    guess/FSM_onehot_state[5]_i_5_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I4_O)        0.045     2.068 r  guess/FSM_onehot_state[5]_i_2/O
                         net (fo=1, routed)           0.000     2.068    guess/FSM_onehot_state[5]_i_2_n_0
    SLICE_X14Y19         FDCE                                         r  guess/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.140     1.554    counter1/clk_IBUF
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.060     1.614 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.219     1.834    guess/CLK
    SLICE_X14Y19         FDCE                                         r  guess/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.188     1.646    
    SLICE_X14Y19         FDCE (Hold_fdce_C_D)         0.202     1.848    guess/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 dbU/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.291ns (46.226%)  route 0.339ns (53.774%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.557     1.440    dbU/CLK
    SLICE_X12Y20         FDCE                                         r  dbU/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDCE (Prop_fdce_C_Q)         0.148     1.588 r  dbU/state_reg[1]/Q
                         net (fo=11, routed)          0.193     1.781    guess/outU
    SLICE_X14Y20         LUT6 (Prop_lut6_I4_O)        0.098     1.879 r  guess/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.146     2.025    guess/FSM_onehot_state[4]_i_2_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I4_O)        0.045     2.070 r  guess/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     2.070    guess/FSM_onehot_state[4]_i_1_n_0
    SLICE_X14Y19         FDCE                                         r  guess/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.140     1.554    counter1/clk_IBUF
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.060     1.614 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.219     1.834    guess/CLK
    SLICE_X14Y19         FDCE                                         r  guess/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.188     1.646    
    SLICE_X14Y19         FDCE (Hold_fdce_C_D)         0.203     1.849    guess/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dbU/counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbU/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.251ns (70.008%)  route 0.108ns (29.992%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.557     1.440    dbU/CLK
    SLICE_X12Y20         FDPE                                         r  dbU/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDPE (Prop_fdpe_C_Q)         0.148     1.588 r  dbU/counter_reg[1]/Q
                         net (fo=3, routed)           0.108     1.696    dbU/counter[1]
    SLICE_X12Y20         LUT4 (Prop_lut4_I3_O)        0.103     1.799 r  dbU/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.799    dbU/state[1]_i_1_n_0
    SLICE_X12Y20         FDCE                                         r  dbU/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.825     1.952    dbU/CLK
    SLICE_X12Y20         FDCE                                         r  dbU/state_reg[1]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X12Y20         FDCE (Hold_fdce_C_D)         0.131     1.571    dbU/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dbU/counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbU/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.247ns (69.669%)  route 0.108ns (30.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.557     1.440    dbU/CLK
    SLICE_X12Y20         FDPE                                         r  dbU/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDPE (Prop_fdpe_C_Q)         0.148     1.588 r  dbU/counter_reg[1]/Q
                         net (fo=3, routed)           0.108     1.696    dbU/counter[1]
    SLICE_X12Y20         LUT5 (Prop_lut5_I4_O)        0.099     1.795 r  dbU/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.795    dbU/state[0]_i_1_n_0
    SLICE_X12Y20         FDCE                                         r  dbU/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.825     1.952    dbU/CLK
    SLICE_X12Y20         FDCE                                         r  dbU/state_reg[0]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X12Y20         FDCE (Hold_fdce_C_D)         0.121     1.561    dbU/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 dbU/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbU/counter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.212ns (57.100%)  route 0.159ns (42.900%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.557     1.440    dbU/CLK
    SLICE_X12Y20         FDCE                                         r  dbU/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  dbU/state_reg[0]/Q
                         net (fo=4, routed)           0.159     1.763    dbU/state[0]
    SLICE_X12Y20         LUT4 (Prop_lut4_I0_O)        0.048     1.811 r  dbU/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.811    dbU/counter_next[1]
    SLICE_X12Y20         FDPE                                         r  dbU/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.825     1.952    dbU/CLK
    SLICE_X12Y20         FDPE                                         r  dbU/counter_reg[1]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X12Y20         FDPE (Hold_fdpe_C_D)         0.131     1.571    dbU/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 dbD/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbD/counter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.558     1.441    dbD/CLK
    SLICE_X13Y19         FDPE                                         r  dbD/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.582 r  dbD/counter_reg[0]/Q
                         net (fo=4, routed)           0.167     1.749    dbD/counter_reg_n_0_[0]
    SLICE_X13Y19         LUT4 (Prop_lut4_I2_O)        0.042     1.791 r  dbD/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.791    dbD/counter_next[1]
    SLICE_X13Y19         FDPE                                         r  dbD/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.826     1.953    dbD/CLK
    SLICE_X13Y19         FDPE                                         r  dbD/counter_reg[1]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X13Y19         FDPE (Hold_fdpe_C_D)         0.107     1.548    dbD/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dbU/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbU/counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.751%)  route 0.159ns (43.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.557     1.440    dbU/CLK
    SLICE_X12Y20         FDCE                                         r  dbU/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  dbU/state_reg[0]/Q
                         net (fo=4, routed)           0.159     1.763    dbU/state[0]
    SLICE_X12Y20         LUT3 (Prop_lut3_I1_O)        0.045     1.808 r  dbU/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.808    dbU/counter_next[0]
    SLICE_X12Y20         FDPE                                         r  dbU/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.825     1.952    dbU/CLK
    SLICE_X12Y20         FDPE                                         r  dbU/counter_reg[0]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X12Y20         FDPE (Hold_fdpe_C_D)         0.121     1.561    dbU/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dbL/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/counter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.207ns (53.956%)  route 0.177ns (46.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.558     1.441    dbL/CLK
    SLICE_X12Y19         FDPE                                         r  dbL/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDPE (Prop_fdpe_C_Q)         0.164     1.605 r  dbL/counter_reg[0]/Q
                         net (fo=4, routed)           0.177     1.782    dbL/counter_reg_n_0_[0]
    SLICE_X12Y19         LUT4 (Prop_lut4_I2_O)        0.043     1.825 r  dbL/counter[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.825    dbL/counter_next[1]
    SLICE_X12Y19         FDPE                                         r  dbL/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.826     1.953    dbL/CLK
    SLICE_X12Y19         FDPE                                         r  dbL/counter_reg[1]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X12Y19         FDPE (Hold_fdpe_C_D)         0.131     1.572    dbL/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dbD/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbD/counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.558     1.441    dbD/CLK
    SLICE_X13Y19         FDPE                                         r  dbD/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.582 f  dbD/counter_reg[0]/Q
                         net (fo=4, routed)           0.167     1.749    dbD/counter_reg_n_0_[0]
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.045     1.794 r  dbD/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.794    dbD/counter_next[0]
    SLICE_X13Y19         FDPE                                         r  dbD/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.826     1.953    dbD/CLK
    SLICE_X13Y19         FDPE                                         r  dbD/counter_reg[0]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X13Y19         FDPE (Hold_fdpe_C_D)         0.091     1.532    dbD/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y20   counter1/Q_reg_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X13Y19   dbD/counter_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X13Y19   dbD/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y19   dbD/state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y19   dbD/state_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X12Y19   dbL/counter_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X12Y19   dbL/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y19   dbL/state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y19   dbL/state_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   guess/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   guess/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   guess/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   guess/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   guess/FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   guess/FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y20   counter1/Q_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y20   counter1/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X13Y19   dbD/counter_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X13Y19   dbD/counter_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   guess/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   guess/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   guess/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   guess/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   guess/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   guess/FSM_onehot_state_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y20   counter1/Q_reg_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X13Y19   dbD/counter_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X13Y19   dbD/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y19   dbD/state_reg[0]/C



