<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2024.03.15.01:51:29"
 outputDirectory="L:/Projects/nios_test/nios_test/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSXFC6D6F31C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6_H6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DATA_MANAGER_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DATA_MANAGER_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_INSTRUCTION_MANAGER_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_INSTRUCTION_MANAGER_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PLATFORM_IRQ_RX_INTERRUPTS_USED"
     type="BigInteger"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="data_manager" kind="axi4" start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="trustzoneAware" value="true" />
   <property name="maximumOutstandingReads" value="1" />
   <property name="maximumOutstandingWrites" value="1" />
   <property name="maximumOutstandingTransactions" value="1" />
   <property name="readIssuingCapability" value="1" />
   <property name="writeIssuingCapability" value="1" />
   <property name="combinedIssuingCapability" value="1" />
   <port
       name="data_manager_awaddr"
       direction="output"
       role="awaddr"
       width="32" />
   <port name="data_manager_awsize" direction="output" role="awsize" width="3" />
   <port name="data_manager_awprot" direction="output" role="awprot" width="3" />
   <port
       name="data_manager_awvalid"
       direction="output"
       role="awvalid"
       width="1" />
   <port
       name="data_manager_awready"
       direction="input"
       role="awready"
       width="1" />
   <port name="data_manager_wdata" direction="output" role="wdata" width="32" />
   <port name="data_manager_wstrb" direction="output" role="wstrb" width="4" />
   <port name="data_manager_wlast" direction="output" role="wlast" width="1" />
   <port name="data_manager_wvalid" direction="output" role="wvalid" width="1" />
   <port name="data_manager_wready" direction="input" role="wready" width="1" />
   <port name="data_manager_bresp" direction="input" role="bresp" width="2" />
   <port name="data_manager_bvalid" direction="input" role="bvalid" width="1" />
   <port name="data_manager_bready" direction="output" role="bready" width="1" />
   <port
       name="data_manager_araddr"
       direction="output"
       role="araddr"
       width="32" />
   <port name="data_manager_arsize" direction="output" role="arsize" width="3" />
   <port name="data_manager_arprot" direction="output" role="arprot" width="3" />
   <port
       name="data_manager_arvalid"
       direction="output"
       role="arvalid"
       width="1" />
   <port
       name="data_manager_arready"
       direction="input"
       role="arready"
       width="1" />
   <port name="data_manager_rdata" direction="input" role="rdata" width="32" />
   <port name="data_manager_rresp" direction="input" role="rresp" width="2" />
   <port name="data_manager_rvalid" direction="input" role="rvalid" width="1" />
   <port name="data_manager_rready" direction="output" role="rready" width="1" />
  </interface>
  <interface name="dm_agent" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="65536" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="2" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="dm_agent_write" direction="input" role="write" width="1" />
   <port
       name="dm_agent_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port name="dm_agent_address" direction="input" role="address" width="16" />
   <port name="dm_agent_read" direction="input" role="read" width="1" />
   <port
       name="dm_agent_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="dm_agent_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port
       name="dm_agent_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
  </interface>
  <interface name="instruction_manager" kind="axi4" start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="trustzoneAware" value="true" />
   <property name="maximumOutstandingReads" value="1" />
   <property name="maximumOutstandingWrites" value="1" />
   <property name="maximumOutstandingTransactions" value="1" />
   <property name="readIssuingCapability" value="8" />
   <property name="writeIssuingCapability" value="1" />
   <property name="combinedIssuingCapability" value="8" />
   <port
       name="instruction_manager_awaddr"
       direction="output"
       role="awaddr"
       width="32" />
   <port
       name="instruction_manager_awsize"
       direction="output"
       role="awsize"
       width="3" />
   <port
       name="instruction_manager_awprot"
       direction="output"
       role="awprot"
       width="3" />
   <port
       name="instruction_manager_awvalid"
       direction="output"
       role="awvalid"
       width="1" />
   <port
       name="instruction_manager_awready"
       direction="input"
       role="awready"
       width="1" />
   <port
       name="instruction_manager_wdata"
       direction="output"
       role="wdata"
       width="32" />
   <port
       name="instruction_manager_wstrb"
       direction="output"
       role="wstrb"
       width="4" />
   <port
       name="instruction_manager_wlast"
       direction="output"
       role="wlast"
       width="1" />
   <port
       name="instruction_manager_wvalid"
       direction="output"
       role="wvalid"
       width="1" />
   <port
       name="instruction_manager_wready"
       direction="input"
       role="wready"
       width="1" />
   <port
       name="instruction_manager_bresp"
       direction="input"
       role="bresp"
       width="2" />
   <port
       name="instruction_manager_bvalid"
       direction="input"
       role="bvalid"
       width="1" />
   <port
       name="instruction_manager_bready"
       direction="output"
       role="bready"
       width="1" />
   <port
       name="instruction_manager_araddr"
       direction="output"
       role="araddr"
       width="32" />
   <port
       name="instruction_manager_arsize"
       direction="output"
       role="arsize"
       width="3" />
   <port
       name="instruction_manager_arprot"
       direction="output"
       role="arprot"
       width="3" />
   <port
       name="instruction_manager_arvalid"
       direction="output"
       role="arvalid"
       width="1" />
   <port
       name="instruction_manager_arready"
       direction="input"
       role="arready"
       width="1" />
   <port
       name="instruction_manager_rdata"
       direction="input"
       role="rdata"
       width="32" />
   <port
       name="instruction_manager_rresp"
       direction="input"
       role="rresp"
       width="2" />
   <port
       name="instruction_manager_rvalid"
       direction="input"
       role="rvalid"
       width="1" />
   <port
       name="instruction_manager_rready"
       direction="output"
       role="rready"
       width="1" />
  </interface>
  <interface name="platform_irq_rx" kind="interrupt" start="1">
   <property name="associatedAddressablePoint" value="" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="irqMap" value="" />
   <property name="irqScheme" value="INDIVIDUAL_REQUESTS" />
   <port name="platform_irq_rx_irq" direction="input" role="irq" width="16" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset_reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="timer_sw_agent" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="64" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="2" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="timer_sw_agent_write" direction="input" role="write" width="1" />
   <port
       name="timer_sw_agent_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port
       name="timer_sw_agent_byteenable"
       direction="input"
       role="byteenable"
       width="4" />
   <port
       name="timer_sw_agent_address"
       direction="input"
       role="address"
       width="6" />
   <port name="timer_sw_agent_read" direction="input" role="read" width="1" />
   <port
       name="timer_sw_agent_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="timer_sw_agent_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="nios_test:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DATA_MANAGER_ADDRESS_MAP=,AUTO_DATA_MANAGER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,AUTO_GENERATION_ID=1710442286,AUTO_INSTRUCTION_MANAGER_ADDRESS_MAP=,AUTO_INSTRUCTION_MANAGER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_PLATFORM_IRQ_RX_INTERRUPTS_USED=-1,AUTO_UNIQUE_ID=(intel_niosv_m:1.0.0:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DATA_MANAGER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_SPEEDGRADE=6_H6,AUTO_INSTRUCTION_MANAGER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_PLATFORM_IRQ_RX_INTERRUPTS_USED=-1,clockFrequency=0,dataSlaveMapParam=,deviceFamily=Cyclone V,enableDebug=true,enableDebugReset=false,instSlaveMapParam=,numGpr=32,resetOffset=0,resetSlave=Absolute,useResetReq=false(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(intel_niosv_m_unit:21.4.0:AUTO_DEBUG_IRQ_RX_INTERRUPTS_USED=1,AUTO_EXT_IRQ_RX_INTERRUPTS_USED=-1,AUTO_PLATFORM_IRQ_RX_INTERRUPTS_USED=0,AUTO_SW_IRQ_RX_INTERRUPTS_USED=1,AUTO_TIMER_IRQ_RX_INTERRUPTS_USED=1,CORE_EXTN=257,DBG_EXPN_VECTOR=-1,DEBUG_ENABLED=1,DEVICE_FAMILY=Cyclone V,RESET_VECTOR=0,USE_RESET_REQ=0)(intel_niosv_timer_msip:1.0.0:)(intel_niosv_m_dbg_mod:1.0.0:DEBUG_RESET_EN=0)(clock:22.1:)(clock:22.1:)(reset:22.1:)(clock:22.1:)(reset:22.1:)(interrupt:22.1:irqNumber=0)(interrupt:22.1:irqNumber=0)(clock:22.1:)(reset:22.1:)(interrupt:22.1:irqNumber=0))"
   instancePathKey="nios_test"
   kind="nios_test"
   version="1.0"
   name="nios_test">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DATA_MANAGER_ADDRESS_MAP" value="" />
  <parameter name="AUTO_GENERATION_ID" value="1710442286" />
  <parameter name="AUTO_PLATFORM_IRQ_RX_INTERRUPTS_USED" value="-1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DATA_MANAGER_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <parameter
     name="AUTO_INSTRUCTION_MANAGER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="AUTO_INSTRUCTION_MANAGER_ADDRESS_MAP" value="" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/nios_test.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/nios_test_intel_niosv_m_0.v"
       type="VERILOG" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/opcode_def.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/alu.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/instr_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/lsu.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/nios_top.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/interrupt_handler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/shift_module.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/mult_module.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/instr_prefetch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/instruction_buffer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_reset_synchronizer.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_reset_controller.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/timer_msip.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/dm_def.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/dm_jtag2mm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/dm_top.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/debug_module.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/debug_rom.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_std_synchronizer_bundle.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_std_synchronizer.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_reset_synchronizer.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_reset_controller.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/nios_test_intel_niosv_m_0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="L:/Projects/nios_test/nios_test.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="L:/application/intelfpga_lite/ip/altera/soft_processor/intel_niosv_m/intel_niosv_m_hw.tcl" />
   <file
       path="L:/application/intelfpga_lite/ip/altera/soft_processor/intel_niosv_m/intel_niosv_m_unit_hw.tcl" />
   <file
       path="L:/application/intelfpga_lite/ip/altera/soft_processor/intel_niosv_m/intel_niosv_timer_msip_hw.tcl" />
   <file
       path="L:/application/intelfpga_lite/ip/altera/soft_processor/intel_niosv_m/intel_niosv_m_dbg_mod_hw.tcl" />
   <file
       path="L:/application/intelfpga_lite/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="nios_test">queue size: 0 starting:nios_test "nios_test"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="nios_test"><![CDATA["<b>nios_test</b>" reuses <b>intel_niosv_m</b> "<b>submodules/nios_test_intel_niosv_m_0</b>"]]></message>
   <message level="Debug" culprit="nios_test">queue size: 0 starting:intel_niosv_m "submodules/nios_test_intel_niosv_m_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>8</b> modules, <b>19</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="intel_niosv_m_0"><![CDATA["<b>intel_niosv_m_0</b>" reuses <b>intel_niosv_m_unit</b> "<b>submodules/nios_top</b>"]]></message>
   <message level="Debug" culprit="intel_niosv_m_0"><![CDATA["<b>intel_niosv_m_0</b>" reuses <b>intel_niosv_timer_msip</b> "<b>submodules/timer_msip</b>"]]></message>
   <message level="Debug" culprit="intel_niosv_m_0"><![CDATA["<b>intel_niosv_m_0</b>" reuses <b>intel_niosv_m_dbg_mod</b> "<b>submodules/dm_top</b>"]]></message>
   <message level="Debug" culprit="intel_niosv_m_0"><![CDATA["<b>intel_niosv_m_0</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/nios_test_intel_niosv_m_0_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="intel_niosv_m_0"><![CDATA["<b>intel_niosv_m_0</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/nios_test_intel_niosv_m_0_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="intel_niosv_m_0"><![CDATA["<b>intel_niosv_m_0</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/nios_test_intel_niosv_m_0_irq_mapper</b>"]]></message>
   <message level="Info" culprit="intel_niosv_m_0"><![CDATA["<b>nios_test</b>" instantiated <b>intel_niosv_m</b> "<b>intel_niosv_m_0</b>"]]></message>
   <message level="Debug" culprit="nios_test">queue size: 5 starting:intel_niosv_m_unit "submodules/nios_top"</message>
   <message level="Info" culprit="hart"><![CDATA["<b>intel_niosv_m_0</b>" instantiated <b>intel_niosv_m_unit</b> "<b>hart</b>"]]></message>
   <message level="Debug" culprit="nios_test">queue size: 4 starting:intel_niosv_timer_msip "submodules/timer_msip"</message>
   <message level="Info" culprit="timer_module"><![CDATA["<b>intel_niosv_m_0</b>" instantiated <b>intel_niosv_timer_msip</b> "<b>timer_module</b>"]]></message>
   <message level="Debug" culprit="nios_test">queue size: 3 starting:intel_niosv_m_dbg_mod "submodules/dm_top"</message>
   <message level="Info" culprit="dbg_mod"><![CDATA["<b>intel_niosv_m_0</b>" instantiated <b>intel_niosv_m_dbg_mod</b> "<b>dbg_mod</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>L:/Projects/nios_test/nios_test/synthesis/submodules/altera_reset_synchronizer.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>L:/Projects/nios_test/nios_test/synthesis/submodules/altera_reset_controller.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>L:/Projects/nios_test/nios_test/synthesis/submodules/altera_reset_controller.sdc</b>]]></message>
   <message level="Debug" culprit="nios_test">queue size: 2 starting:altera_irq_mapper "submodules/nios_test_intel_niosv_m_0_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>intel_niosv_m_0</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="intel_niosv_m:1.0.0:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DATA_MANAGER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_SPEEDGRADE=6_H6,AUTO_INSTRUCTION_MANAGER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_PLATFORM_IRQ_RX_INTERRUPTS_USED=-1,clockFrequency=0,dataSlaveMapParam=,deviceFamily=Cyclone V,enableDebug=true,enableDebugReset=false,instSlaveMapParam=,numGpr=32,resetOffset=0,resetSlave=Absolute,useResetReq=false(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(intel_niosv_m_unit:21.4.0:AUTO_DEBUG_IRQ_RX_INTERRUPTS_USED=1,AUTO_EXT_IRQ_RX_INTERRUPTS_USED=-1,AUTO_PLATFORM_IRQ_RX_INTERRUPTS_USED=0,AUTO_SW_IRQ_RX_INTERRUPTS_USED=1,AUTO_TIMER_IRQ_RX_INTERRUPTS_USED=1,CORE_EXTN=257,DBG_EXPN_VECTOR=-1,DEBUG_ENABLED=1,DEVICE_FAMILY=Cyclone V,RESET_VECTOR=0,USE_RESET_REQ=0)(intel_niosv_timer_msip:1.0.0:)(intel_niosv_m_dbg_mod:1.0.0:DEBUG_RESET_EN=0)(clock:22.1:)(clock:22.1:)(reset:22.1:)(clock:22.1:)(reset:22.1:)(interrupt:22.1:irqNumber=0)(interrupt:22.1:irqNumber=0)(clock:22.1:)(reset:22.1:)(interrupt:22.1:irqNumber=0)"
   instancePathKey="nios_test:.:intel_niosv_m_0"
   kind="intel_niosv_m"
   version="1.0.0"
   name="nios_test_intel_niosv_m_0">
  <parameter name="instSlaveMapParam" value="" />
  <parameter name="enableDebug" value="true" />
  <parameter name="AUTO_PLATFORM_IRQ_RX_INTERRUPTS_USED" value="-1" />
  <parameter name="AUTO_DATA_MANAGER_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <parameter name="enableDebugReset" value="false" />
  <parameter name="deviceFamily" value="Cyclone V" />
  <parameter name="useResetReq" value="false" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <parameter name="resetSlave" value="Absolute" />
  <parameter
     name="AUTO_INSTRUCTION_MANAGER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="dataSlaveMapParam" value="" />
  <parameter name="clockFrequency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="resetOffset" value="0" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="numGpr" value="32" />
  <generatedFiles>
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/nios_test_intel_niosv_m_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/opcode_def.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/alu.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/instr_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/lsu.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/nios_top.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/interrupt_handler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/shift_module.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/mult_module.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/instr_prefetch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/instruction_buffer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_reset_synchronizer.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_reset_controller.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/timer_msip.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/dm_def.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/dm_jtag2mm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/dm_top.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/debug_module.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/debug_rom.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_std_synchronizer_bundle.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_std_synchronizer.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_reset_synchronizer.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_reset_controller.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/nios_test_intel_niosv_m_0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="L:/application/intelfpga_lite/ip/altera/soft_processor/intel_niosv_m/intel_niosv_m_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="L:/application/intelfpga_lite/ip/altera/soft_processor/intel_niosv_m/intel_niosv_m_unit_hw.tcl" />
   <file
       path="L:/application/intelfpga_lite/ip/altera/soft_processor/intel_niosv_m/intel_niosv_timer_msip_hw.tcl" />
   <file
       path="L:/application/intelfpga_lite/ip/altera/soft_processor/intel_niosv_m/intel_niosv_m_dbg_mod_hw.tcl" />
   <file
       path="L:/application/intelfpga_lite/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="nios_test" as="intel_niosv_m_0" />
  <messages>
   <message level="Debug" culprit="nios_test">queue size: 0 starting:intel_niosv_m "submodules/nios_test_intel_niosv_m_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>8</b> modules, <b>19</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="intel_niosv_m_0"><![CDATA["<b>intel_niosv_m_0</b>" reuses <b>intel_niosv_m_unit</b> "<b>submodules/nios_top</b>"]]></message>
   <message level="Debug" culprit="intel_niosv_m_0"><![CDATA["<b>intel_niosv_m_0</b>" reuses <b>intel_niosv_timer_msip</b> "<b>submodules/timer_msip</b>"]]></message>
   <message level="Debug" culprit="intel_niosv_m_0"><![CDATA["<b>intel_niosv_m_0</b>" reuses <b>intel_niosv_m_dbg_mod</b> "<b>submodules/dm_top</b>"]]></message>
   <message level="Debug" culprit="intel_niosv_m_0"><![CDATA["<b>intel_niosv_m_0</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/nios_test_intel_niosv_m_0_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="intel_niosv_m_0"><![CDATA["<b>intel_niosv_m_0</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/nios_test_intel_niosv_m_0_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="intel_niosv_m_0"><![CDATA["<b>intel_niosv_m_0</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/nios_test_intel_niosv_m_0_irq_mapper</b>"]]></message>
   <message level="Info" culprit="intel_niosv_m_0"><![CDATA["<b>nios_test</b>" instantiated <b>intel_niosv_m</b> "<b>intel_niosv_m_0</b>"]]></message>
   <message level="Debug" culprit="nios_test">queue size: 5 starting:intel_niosv_m_unit "submodules/nios_top"</message>
   <message level="Info" culprit="hart"><![CDATA["<b>intel_niosv_m_0</b>" instantiated <b>intel_niosv_m_unit</b> "<b>hart</b>"]]></message>
   <message level="Debug" culprit="nios_test">queue size: 4 starting:intel_niosv_timer_msip "submodules/timer_msip"</message>
   <message level="Info" culprit="timer_module"><![CDATA["<b>intel_niosv_m_0</b>" instantiated <b>intel_niosv_timer_msip</b> "<b>timer_module</b>"]]></message>
   <message level="Debug" culprit="nios_test">queue size: 3 starting:intel_niosv_m_dbg_mod "submodules/dm_top"</message>
   <message level="Info" culprit="dbg_mod"><![CDATA["<b>intel_niosv_m_0</b>" instantiated <b>intel_niosv_m_dbg_mod</b> "<b>dbg_mod</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>L:/Projects/nios_test/nios_test/synthesis/submodules/altera_reset_synchronizer.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>L:/Projects/nios_test/nios_test/synthesis/submodules/altera_reset_controller.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>L:/Projects/nios_test/nios_test/synthesis/submodules/altera_reset_controller.sdc</b>]]></message>
   <message level="Debug" culprit="nios_test">queue size: 2 starting:altera_irq_mapper "submodules/nios_test_intel_niosv_m_0_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>intel_niosv_m_0</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="intel_niosv_m_unit:21.4.0:AUTO_DEBUG_IRQ_RX_INTERRUPTS_USED=1,AUTO_EXT_IRQ_RX_INTERRUPTS_USED=-1,AUTO_PLATFORM_IRQ_RX_INTERRUPTS_USED=0,AUTO_SW_IRQ_RX_INTERRUPTS_USED=1,AUTO_TIMER_IRQ_RX_INTERRUPTS_USED=1,CORE_EXTN=257,DBG_EXPN_VECTOR=-1,DEBUG_ENABLED=1,DEVICE_FAMILY=Cyclone V,RESET_VECTOR=0,USE_RESET_REQ=0"
   instancePathKey="nios_test:.:intel_niosv_m_0:.:hart"
   kind="intel_niosv_m_unit"
   version="21.4.0"
   name="nios_top">
  <parameter name="AUTO_DEBUG_IRQ_RX_INTERRUPTS_USED" value="1" />
  <parameter name="AUTO_EXT_IRQ_RX_INTERRUPTS_USED" value="-1" />
  <parameter name="CORE_EXTN" value="257" />
  <parameter name="AUTO_PLATFORM_IRQ_RX_INTERRUPTS_USED" value="0" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="DEBUG_ENABLED" value="1" />
  <parameter name="AUTO_TIMER_IRQ_RX_INTERRUPTS_USED" value="1" />
  <parameter name="DBG_EXPN_VECTOR" value="-1" />
  <parameter name="USE_RESET_REQ" value="0" />
  <parameter name="RESET_VECTOR" value="0" />
  <parameter name="AUTO_SW_IRQ_RX_INTERRUPTS_USED" value="1" />
  <generatedFiles>
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/opcode_def.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/alu.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/instr_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/lsu.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/nios_top.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/interrupt_handler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/shift_module.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/mult_module.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/instr_prefetch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/instruction_buffer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_reset_synchronizer.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_reset_controller.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="L:/application/intelfpga_lite/ip/altera/soft_processor/intel_niosv_m/intel_niosv_m_unit_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_test_intel_niosv_m_0" as="hart" />
  <messages>
   <message level="Debug" culprit="nios_test">queue size: 5 starting:intel_niosv_m_unit "submodules/nios_top"</message>
   <message level="Info" culprit="hart"><![CDATA["<b>intel_niosv_m_0</b>" instantiated <b>intel_niosv_m_unit</b> "<b>hart</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="intel_niosv_timer_msip:1.0.0:"
   instancePathKey="nios_test:.:intel_niosv_m_0:.:timer_module"
   kind="intel_niosv_timer_msip"
   version="1.0.0"
   name="timer_msip">
  <generatedFiles>
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/timer_msip.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="L:/application/intelfpga_lite/ip/altera/soft_processor/intel_niosv_m/intel_niosv_timer_msip_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_test_intel_niosv_m_0" as="timer_module" />
  <messages>
   <message level="Debug" culprit="nios_test">queue size: 4 starting:intel_niosv_timer_msip "submodules/timer_msip"</message>
   <message level="Info" culprit="timer_module"><![CDATA["<b>intel_niosv_m_0</b>" instantiated <b>intel_niosv_timer_msip</b> "<b>timer_module</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="intel_niosv_m_dbg_mod:1.0.0:DEBUG_RESET_EN=0"
   instancePathKey="nios_test:.:intel_niosv_m_0:.:dbg_mod"
   kind="intel_niosv_m_dbg_mod"
   version="1.0.0"
   name="dm_top">
  <parameter name="DEBUG_RESET_EN" value="0" />
  <generatedFiles>
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/dm_def.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/dm_jtag2mm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/dm_top.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/debug_module.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/debug_rom.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_std_synchronizer_bundle.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_std_synchronizer.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_reset_synchronizer.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_reset_controller.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="L:/application/intelfpga_lite/ip/altera/soft_processor/intel_niosv_m/intel_niosv_m_dbg_mod_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_test_intel_niosv_m_0" as="dbg_mod" />
  <messages>
   <message level="Debug" culprit="nios_test">queue size: 3 starting:intel_niosv_m_dbg_mod "submodules/dm_top"</message>
   <message level="Info" culprit="dbg_mod"><![CDATA["<b>intel_niosv_m_0</b>" instantiated <b>intel_niosv_m_dbg_mod</b> "<b>dbg_mod</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>L:/Projects/nios_test/nios_test/synthesis/submodules/altera_reset_synchronizer.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>L:/Projects/nios_test/nios_test/synthesis/submodules/altera_reset_controller.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>L:/Projects/nios_test/nios_test/synthesis/submodules/altera_reset_controller.sdc</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:22.1:AUTO_DEVICE_FAMILY=Cyclone V,IRQ_MAP=0:0,NUM_RCVRS=1,SENDER_IRQ_WIDTH=1"
   instancePathKey="nios_test:.:intel_niosv_m_0:.:irq_mapper"
   kind="altera_irq_mapper"
   version="22.1"
   name="nios_test_intel_niosv_m_0_irq_mapper">
  <parameter name="NUM_RCVRS" value="1" />
  <parameter name="IRQ_MAP" value="0:0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="SENDER_IRQ_WIDTH" value="1" />
  <generatedFiles>
   <file
       path="L:/Projects/nios_test/nios_test/synthesis/submodules/nios_test_intel_niosv_m_0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="L:/application/intelfpga_lite/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_test_intel_niosv_m_0"
     as="irq_mapper,irq_mapper_001,irq_mapper_002" />
  <messages>
   <message level="Debug" culprit="nios_test">queue size: 2 starting:altera_irq_mapper "submodules/nios_test_intel_niosv_m_0_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>intel_niosv_m_0</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
</deploy>
