<html>
<head>
<link rel="stylesheet" type="text/css" href="rtwreport.css" /><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>
High-level Resource Utilization Report for pFIR_HPF_testing_and_analysis
</title>

</head>
<body bgcolor="#ffffff" link="0033CC" vlink="#666666" onload="try {if (top) {if (top.rtwPageOnLoad) top.rtwPageOnLoad('rtwIdBillOfMaterials'); else local_onload();}} catch(err) {};hdlTableShrink(this, 'Input_Port');hdlTableShrink(this, 'Output_Port');hdlTableShrink(this, 'Multiplexer_2_1');hdlTableShrink(this, 'Multiplexer_2_2');hdlTableShrink(this, 'Multiplexer_3_2');hdlTableShrink(this, 'RAM_4_1');hdlTableShrink(this, 'Register_5_2');hdlTableShrink(this, 'Multiplexer_5_1');hdlTableShrink(this, 'Adder_7_1');hdlTableShrink(this, 'Register_7_1');hdlTableShrink(this, 'Multiplexer_7_1');hdlTableShrink(this, 'Multiplexer_8_2');hdlTableShrink(this, 'RAM_9_1');hdlTableShrink(this, 'Register_10_2');hdlTableShrink(this, 'Multiplexer_10_1');hdlTableShrink(this, 'Adder_12_1');hdlTableShrink(this, 'Register_12_1');hdlTableShrink(this, 'Multiplexer_12_1');">
<script>
<!--
function hdlTableShrink(o,tagNameStr)
{
var temp = document.getElementsByName(tagNameStr);
if (temp[0].style.display == "")
{
	temp[0].style.display = "none";
	o.innerHTML = '<span style="font-family:monospace">[+]</span>';
}
else
{
	temp[0].style.display = "";
	o.innerHTML = '<span style="font-family:monospace">[-]</span>';
}
}
// -->
</script>
<script>
<!--
function hdlTableCollapseAll(o, numNtks, numComps)
{
	var id = "";
	for (i = 1; i <= numNtks; i++)
	{
		for (j = 1; j <= numComps; j++)
		{
			id = "Multiply" + "_" + i + "_" + j;
			var temp = document.getElementsByName(id);
			if (temp != null && temp.length > 0)
			{
				temp[0].style.display = "none";
			}
			id = "Adder" + "_" + i + "_" + j;
			temp = document.getElementsByName(id);
			if (temp != null && temp.length > 0)
			{
				temp[0].style.display = "none";
			}
			id = "Subtractor" + "_" + i + "_" + j;
			temp = document.getElementsByName(id);
			if (temp != null && temp.length > 0)
			{
				temp[0].style.display = "none";
			}
			id = "Register" + "_" + i + "_" + j;
			temp = document.getElementsByName(id);
			if (temp != null && temp.length > 0)
			{
				temp[0].style.display = "none";
			}
			id = "RAM" + "_" + i + "_" + j;
			temp = document.getElementsByName(id);
			if (temp != null && temp.length > 0)
			{
				temp[0].style.display = "none";
			}
			id = "Multiplexer" + "_" + i + "_" + j;
			temp = document.getElementsByName(id);
			if (temp != null && temp.length > 0)
			{
				temp[0].style.display = "none";
			}
		}
	}
	var collapsibles = document.getElementsByName('collapsible');
	for (i = 0; i < collapsibles.length; i++)
	{
		collapsibles[i].innerHTML = '<span style="font-family:monospace">[+]</span>';
	}
}
// -->
</script>
<script>
<!--
function hdlTableExpandAll(o, numNtks, numComps)
{
	var id = "";
	for (i = 1; i <= numNtks; i++)
	{
		for (j = 1; j <= numComps; j++)
		{
			id = "Multiply" + "_" + i + "_" + j;
			var temp = document.getElementsByName(id);
			if (temp != null && temp.length > 0)
			{
				temp[0].style.display = "";
			}
			id = "Adder" + "_" + i + "_" + j;
			temp = document.getElementsByName(id);
			if (temp != null && temp.length > 0)
			{
				temp[0].style.display = "";
			}
			id = "Subtractor" + "_" + i + "_" + j;
			temp = document.getElementsByName(id);
			if (temp != null && temp.length > 0)
			{
				temp[0].style.display = "";
			}
			id = "Register" + "_" + i + "_" + j;
			temp = document.getElementsByName(id);
			if (temp != null && temp.length > 0)
			{
				temp[0].style.display = "";
			}
			id = "RAM" + "_" + i + "_" + j;
			temp = document.getElementsByName(id);
			if (temp != null && temp.length > 0)
			{
				temp[0].style.display = "";
			}
			id = "Multiplexer" + "_" + i + "_" + j;
			temp = document.getElementsByName(id);
			if (temp != null && temp.length > 0)
			{
				temp[0].style.display = "";
			}
		}
	}
	var collapsibles = document.getElementsByName('collapsible');
	for (i = 0; i < collapsibles.length; i++)
	{
		collapsibles[i].innerHTML = '<span style="font-family:monospace">[-]</span>';
	}
}
// -->
</script>
<font SIZE="+2" COLOR="#000066">
Generic Resource Report for pFIR_HPF_testing_and_analysis
</font>
<br /><br /><br /><a name="Summary">
<font size="+1" color="#000066">
<b class="midprod">
Summary
</b>

</font>

</a>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
Multipliers
</td>
<td align="center" valign="top" style="border-style: none">
2
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
Adders/Subtractors
</td>
<td align="center" valign="top" style="border-style: none">
12
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
Registers
</td>
<td align="center" valign="top" style="border-style: none">
436
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
Total 1-Bit Registers
</td>
<td align="center" valign="top" style="border-style: none">
11392
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
RAMs
</td>
<td align="center" valign="top" style="border-style: none">
2
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
Multiplexers
</td>
<td align="center" valign="top" style="border-style: none">
1299
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
I/O Bits
</td>
<td align="center" valign="top" style="border-style: none">
110
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
Static Shift operators
</td>
<td align="center" valign="top" style="border-style: none">
0
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
Dynamic Shift operators
</td>
<td align="center" valign="top" style="border-style: none">
0
</td>

</tr>

</table>
<br /><br /><a name="Detailed Report">
<font size="+1" color="#000066">
<b class="midprod">
Detailed Report
</b>

</font>

</a>
<br /><br /><p><hr /></p><h5>
Report for Multiply-instantiated Identical Subsystems  0 :   <a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:233')" name="code2model" class="code2model">
dataplane
</a>

</h5>
<h5>
Registers (48)
</h5>
<span style="font-family:monospace">
1-bit Register 							: 16
</span>
<br /><span style="font-family:monospace">
2-bit Register 							: 32
</span>
<br /><h5>
Number of I/O Bits (110)
</h5>
<span name="collapsible" id="collapsible" style="font-family:monospace" onclick="hdlTableShrink(this, 'Input_Port')" onmouseover="this.style.cursor = 'pointer'">
[+]
</span>
<span style="font-family:monospace">
Number of Input Bits: 72
</span>
<span name="Input_Port" id="Input_Port">
<ul>
<li>
clk: 1 bit
</li>
<li>
reset: 1 bit
</li>
<li>
clk_enable: 1 bit
</li>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:235')" name="code2model" class="code2model">
avalon_sink_valid
</a>
: 1 bit
</li>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:234')" name="code2model" class="code2model">
avalon_sink_data
</a>
: 32 bits
</li>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:236')" name="code2model" class="code2model">
avalon_sink_channel
</a>
: 2 bits
</li>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:237')" name="code2model" class="code2model">
avalon_sink_error
</a>
: 2 bits
</li>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1024')" name="code2model" class="code2model">
register_control_enable
</a>
: 32 bits
</li>

</ul>

</span>
<br /><span name="collapsible" id="collapsible" style="font-family:monospace" onclick="hdlTableShrink(this, 'Output_Port')" onmouseover="this.style.cursor = 'pointer'">
[+]
</span>
<span style="font-family:monospace">
Number of Output Bits: 38
</span>
<span name="Output_Port" id="Output_Port">
<ul>
<li>
ce_out: 1 bit
</li>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:412')" name="code2model" class="code2model">
avalon_source_valid
</a>
: 1 bit
</li>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:411')" name="code2model" class="code2model">
avalon_source_data
</a>
: 32 bits
</li>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:413')" name="code2model" class="code2model">
avalon_source_channel
</a>
: 2 bits
</li>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:414')" name="code2model" class="code2model">
avalon_source_error
</a>
: 2 bits
</li>

</ul>

</span>
<br /><p><hr /></p><h5>
Report for Multiply-instantiated Identical Subsystems  1 :   <a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1038')" name="code2model" class="code2model">
Test FIR with Custom FIR Libraries
Sample Based Filtering
</a>

</h5>
<h5>
Registers (32)
</h5>
<span style="font-family:monospace">
2-bit Register 							: 16
</span>
<br /><span style="font-family:monospace">
32-bit Register 							: 16
</span>
<br /><h5>
Multiplexers (3)
</h5>
<span name="collapsible" id="collapsible" style="font-family:monospace" onclick="hdlTableShrink(this, 'Multiplexer_2_1')" onmouseover="this.style.cursor = 'pointer'">
[+]
</span>
<span style="font-family:monospace">
1-bit 2-to-1 Multiplexer 							: 2
</span>
<span name="Multiplexer_2_1" id="Multiplexer_2_1">
<ul>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1045')" name="code2model" class="code2model">
Compare To Constant2
</a>

</li>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1044')" name="code2model" class="code2model">
Compare To Constant1
</a>

</li>

</ul>

</span>
<br /><span name="collapsible" id="collapsible" style="font-family:monospace" onclick="hdlTableShrink(this, 'Multiplexer_2_2')" onmouseover="this.style.cursor = 'pointer'">
[+]
</span>
<span style="font-family:monospace">
32-bit 3-to-1 Multiplexer 							: 1
</span>
<span name="Multiplexer_2_2" id="Multiplexer_2_2">
<ul>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1058')" name="code2model" class="code2model">
Multiport Switch
</a>

</li>

</ul>

</span>
<br /><p><hr /></p><h5>
Report for Multiply-instantiated Identical Subsystems  1 :   <a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1819')" name="code2model" class="code2model">
Right Channel Processing
</a>

</h5>
<h5>
Registers (32)
</h5>
<span style="font-family:monospace">
32-bit Register 							: 32
</span>
<br /><h5>
Multiplexers (2)
</h5>
<span style="font-family:monospace">
1-bit 2-to-1 Multiplexer 							: 1
</span>
<br /><span name="collapsible" id="collapsible" style="font-family:monospace" onclick="hdlTableShrink(this, 'Multiplexer_3_2')" onmouseover="this.style.cursor = 'pointer'">
[+]
</span>
<span style="font-family:monospace">
32-bit 2-to-1 Multiplexer 							: 1
</span>
<span name="Multiplexer_3_2" id="Multiplexer_3_2">
<ul>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1837')" name="code2model" class="code2model">
Switch
</a>

</li>

</ul>

</span>
<br /><p><hr /></p><h5>
Report for Multiply-instantiated Identical Subsystems  1 :   <a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1850')" name="code2model" class="code2model">
Static Upclocked FIR
</a>

</h5>
<h5>
Registers (10)
</h5>
<span style="font-family:monospace">
32-bit Register 							: 4
</span>
<br /><span style="font-family:monospace">
1-bit Register 							: 4
</span>
<br /><span style="font-family:monospace">
7-bit Register 							: 2
</span>
<br /><h5>
RAMs (1)
</h5>
<span name="collapsible" id="collapsible" style="font-family:monospace" onclick="hdlTableShrink(this, 'RAM_4_1')" onmouseover="this.style.cursor = 'pointer'">
[+]
</span>
<span style="font-family:monospace">
128x32-bit RAM 							: 1
</span>
<span name="RAM_4_1" id="RAM_4_1">
<ul>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1852:304')" name="code2model" class="code2model">
SimpleDualPortRAM_generic
</a>

</li>

</ul>

</span>
<br /><h5>
Multiplexers (2)
</h5>
<span style="font-family:monospace">
1-bit 2-to-1 Multiplexer 							: 1
</span>
<br /><span style="font-family:monospace">
32-bit 2-to-1 Multiplexer 							: 1
</span>
<br /><p><hr /></p><h5>
Report for Multiply-instantiated Identical Subsystems  1 :   <a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1850:334')" name="code2model" class="code2model">
Multiply_And_Sum
</a>

</h5>
<h5>
Multipliers (1)
</h5>
<span style="font-family:monospace">
32x32-bit Multiply 							: 1
</span>
<br /><h5>
Adders/Subtractors (1)
</h5>
<span style="font-family:monospace">
32x32-bit Adder 							: 1
</span>
<br /><h5>
Registers (3)
</h5>
<span style="font-family:monospace">
1-bit Register 							: 1
</span>
<br /><span name="collapsible" id="collapsible" style="font-family:monospace" onclick="hdlTableShrink(this, 'Register_5_2')" onmouseover="this.style.cursor = 'pointer'">
[+]
</span>
<span style="font-family:monospace">
32-bit Register 							: 2
</span>
<span name="Register_5_2" id="Register_5_2">
<ul>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1850:476')" name="code2model" class="code2model">
Sum_memory
</a>

</li>

</ul>

</span>
<br /><h5>
Multiplexers (1)
</h5>
<span name="collapsible" id="collapsible" style="font-family:monospace" onclick="hdlTableShrink(this, 'Multiplexer_5_1')" onmouseover="this.style.cursor = 'pointer'">
[+]
</span>
<span style="font-family:monospace">
32-bit 2-to-1 Multiplexer 							: 1
</span>
<span name="Multiplexer_5_1" id="Multiplexer_5_1">
<ul>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1850:475')" name="code2model" class="code2model">
Reset_Switch
</a>

</li>

</ul>

</span>
<br /><p><hr /></p><h5>
Report for Multiply-instantiated Identical Subsystems  1 :   <a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1850:303')" name="code2model" class="code2model">
B_k_Memory_Block
</a>

</h5>
<h5>
Registers (130)
</h5>
<span style="font-family:monospace">
16-bit Register 							: 2
</span>
<br /><span style="font-family:monospace">
32-bit Register 							: 128
</span>
<br /><h5>
Multiplexers (642)
</h5>
<span style="font-family:monospace">
32-bit 2-to-1 Multiplexer 							: 640
</span>
<br /><span style="font-family:monospace">
32-bit 128-to-1 Multiplexer 							: 2
</span>
<br /><p><hr /></p><h5>
Report for Multiply-instantiated Identical Subsystems  1 :   <a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1850:287')" name="code2model" class="code2model">
Addr_Gen

</a>

</h5>
<h5>
Adders/Subtractors (5)
</h5>
<span name="collapsible" id="collapsible" style="font-family:monospace" onclick="hdlTableShrink(this, 'Adder_7_1')" onmouseover="this.style.cursor = 'pointer'">
[+]
</span>
<span style="font-family:monospace">
7x7-bit Adder 							: 3
</span>
<span name="Adder_7_1" id="Adder_7_1">
<ul>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1850:292')" name="code2model" class="code2model">
Input_Addr_Counter
</a>

</li>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1850:288')" name="code2model" class="code2model">
Add
</a>

</li>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1850:291')" name="code2model" class="code2model">
Counter 0 to |b_k|-1
</a>

</li>

</ul>

</span>
<br /><span style="font-family:monospace">
7x7-bit Subtractor 							: 2
</span>
<br /><h5>
Registers (3)
</h5>
<span name="collapsible" id="collapsible" style="font-family:monospace" onclick="hdlTableShrink(this, 'Register_7_1')" onmouseover="this.style.cursor = 'pointer'">
[+]
</span>
<span style="font-family:monospace">
7-bit Register 							: 3
</span>
<span name="Register_7_1" id="Register_7_1">
<ul>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1850:292')" name="code2model" class="code2model">
Input_Addr_Counter
</a>

</li>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1850:293')" name="code2model" class="code2model">
Rate Transition
</a>

</li>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1850:291')" name="code2model" class="code2model">
Counter 0 to |b_k|-1
</a>

</li>

</ul>

</span>
<br /><h5>
Multiplexers (1)
</h5>
<span name="collapsible" id="collapsible" style="font-family:monospace" onclick="hdlTableShrink(this, 'Multiplexer_7_1')" onmouseover="this.style.cursor = 'pointer'">
[+]
</span>
<span style="font-family:monospace">
1-bit 2-to-1 Multiplexer 							: 1
</span>
<span name="Multiplexer_7_1" id="Multiplexer_7_1">
<ul>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1850:289')" name="code2model" class="code2model">
Compare
To Zero
</a>

</li>

</ul>

</span>
<br /><p><hr /></p><h5>
Report for Multiply-instantiated Identical Subsystems  1 :   <a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1623')" name="code2model" class="code2model">
Left Channel Processing
</a>

</h5>
<h5>
Registers (32)
</h5>
<span style="font-family:monospace">
32-bit Register 							: 32
</span>
<br /><h5>
Multiplexers (2)
</h5>
<span style="font-family:monospace">
1-bit 2-to-1 Multiplexer 							: 1
</span>
<br /><span name="collapsible" id="collapsible" style="font-family:monospace" onclick="hdlTableShrink(this, 'Multiplexer_8_2')" onmouseover="this.style.cursor = 'pointer'">
[+]
</span>
<span style="font-family:monospace">
32-bit 2-to-1 Multiplexer 							: 1
</span>
<span name="Multiplexer_8_2" id="Multiplexer_8_2">
<ul>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1790')" name="code2model" class="code2model">
Switch
</a>

</li>

</ul>

</span>
<br /><p><hr /></p><h5>
Report for Multiply-instantiated Identical Subsystems  1 :   <a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1852')" name="code2model" class="code2model">
Static Upclocked FIR
</a>

</h5>
<h5>
Registers (10)
</h5>
<span style="font-family:monospace">
32-bit Register 							: 4
</span>
<br /><span style="font-family:monospace">
1-bit Register 							: 4
</span>
<br /><span style="font-family:monospace">
7-bit Register 							: 2
</span>
<br /><h5>
RAMs (1)
</h5>
<span name="collapsible" id="collapsible" style="font-family:monospace" onclick="hdlTableShrink(this, 'RAM_9_1')" onmouseover="this.style.cursor = 'pointer'">
[+]
</span>
<span style="font-family:monospace">
128x32-bit RAM 							: 1
</span>
<span name="RAM_9_1" id="RAM_9_1">
<ul>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1852:304')" name="code2model" class="code2model">
SimpleDualPortRAM_generic
</a>

</li>

</ul>

</span>
<br /><h5>
Multiplexers (2)
</h5>
<span style="font-family:monospace">
1-bit 2-to-1 Multiplexer 							: 1
</span>
<br /><span style="font-family:monospace">
32-bit 2-to-1 Multiplexer 							: 1
</span>
<br /><p><hr /></p><h5>
Report for Multiply-instantiated Identical Subsystems  1 :   <a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1852:334')" name="code2model" class="code2model">
Multiply_And_Sum
</a>

</h5>
<h5>
Multipliers (1)
</h5>
<span style="font-family:monospace">
32x32-bit Multiply 							: 1
</span>
<br /><h5>
Adders/Subtractors (1)
</h5>
<span style="font-family:monospace">
32x32-bit Adder 							: 1
</span>
<br /><h5>
Registers (3)
</h5>
<span style="font-family:monospace">
1-bit Register 							: 1
</span>
<br /><span name="collapsible" id="collapsible" style="font-family:monospace" onclick="hdlTableShrink(this, 'Register_10_2')" onmouseover="this.style.cursor = 'pointer'">
[+]
</span>
<span style="font-family:monospace">
32-bit Register 							: 2
</span>
<span name="Register_10_2" id="Register_10_2">
<ul>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1852:476')" name="code2model" class="code2model">
Sum_memory
</a>

</li>

</ul>

</span>
<br /><h5>
Multiplexers (1)
</h5>
<span name="collapsible" id="collapsible" style="font-family:monospace" onclick="hdlTableShrink(this, 'Multiplexer_10_1')" onmouseover="this.style.cursor = 'pointer'">
[+]
</span>
<span style="font-family:monospace">
32-bit 2-to-1 Multiplexer 							: 1
</span>
<span name="Multiplexer_10_1" id="Multiplexer_10_1">
<ul>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1852:475')" name="code2model" class="code2model">
Reset_Switch
</a>

</li>

</ul>

</span>
<br /><p><hr /></p><h5>
Report for Multiply-instantiated Identical Subsystems  1 :   <a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1852:303')" name="code2model" class="code2model">
B_k_Memory_Block
</a>

</h5>
<h5>
Registers (130)
</h5>
<span style="font-family:monospace">
16-bit Register 							: 2
</span>
<br /><span style="font-family:monospace">
32-bit Register 							: 128
</span>
<br /><h5>
Multiplexers (642)
</h5>
<span style="font-family:monospace">
32-bit 2-to-1 Multiplexer 							: 640
</span>
<br /><span style="font-family:monospace">
32-bit 128-to-1 Multiplexer 							: 2
</span>
<br /><p><hr /></p><h5>
Report for Multiply-instantiated Identical Subsystems  1 :   <a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1852:287')" name="code2model" class="code2model">
Addr_Gen

</a>

</h5>
<h5>
Adders/Subtractors (5)
</h5>
<span name="collapsible" id="collapsible" style="font-family:monospace" onclick="hdlTableShrink(this, 'Adder_12_1')" onmouseover="this.style.cursor = 'pointer'">
[+]
</span>
<span style="font-family:monospace">
7x7-bit Adder 							: 3
</span>
<span name="Adder_12_1" id="Adder_12_1">
<ul>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1852:292')" name="code2model" class="code2model">
Input_Addr_Counter
</a>

</li>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1852:288')" name="code2model" class="code2model">
Add
</a>

</li>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1852:291')" name="code2model" class="code2model">
Counter 0 to |b_k|-1
</a>

</li>

</ul>

</span>
<br /><span style="font-family:monospace">
7x7-bit Subtractor 							: 2
</span>
<br /><h5>
Registers (3)
</h5>
<span name="collapsible" id="collapsible" style="font-family:monospace" onclick="hdlTableShrink(this, 'Register_12_1')" onmouseover="this.style.cursor = 'pointer'">
[+]
</span>
<span style="font-family:monospace">
7-bit Register 							: 3
</span>
<span name="Register_12_1" id="Register_12_1">
<ul>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1852:292')" name="code2model" class="code2model">
Input_Addr_Counter
</a>

</li>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1852:293')" name="code2model" class="code2model">
Rate Transition
</a>

</li>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1852:291')" name="code2model" class="code2model">
Counter 0 to |b_k|-1
</a>

</li>

</ul>

</span>
<br /><h5>
Multiplexers (1)
</h5>
<span name="collapsible" id="collapsible" style="font-family:monospace" onclick="hdlTableShrink(this, 'Multiplexer_12_1')" onmouseover="this.style.cursor = 'pointer'">
[+]
</span>
<span style="font-family:monospace">
1-bit 2-to-1 Multiplexer 							: 1
</span>
<span name="Multiplexer_12_1" id="Multiplexer_12_1">
<ul>
<li>
<a href="matlab:set_param('DSP_FPGA_Accelerated_Toolbox', 'hiliteAncestors', 'none'); Simulink.ID.hilite('pFIR_HPF_testing_and_analysis:1852:289')" name="code2model" class="code2model">
Compare
To Zero
</a>

</li>

</ul>

</span>
<br /><p><hr /></p>
</body>

</html>
