vendor_name = ModelSim
source_file = 1, C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Adder0_vhd.vhd
source_file = 1, C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Tb_Adder0.sv
source_file = 1, C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Adder0.sv
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/db/Adder.cbx.xml
design_name = Adder0_vhd
instance = comp, \Cout~output , Cout~output, Adder0_vhd, 1
instance = comp, \Sum~output , Sum~output, Adder0_vhd, 1
instance = comp, \Cin~input , Cin~input, Adder0_vhd, 1
instance = comp, \x~input , x~input, Adder0_vhd, 1
instance = comp, \y~input , y~input, Adder0_vhd, 1
instance = comp, \Cout~0 , Cout~0, Adder0_vhd, 1
instance = comp, \Sum~0 , Sum~0, Adder0_vhd, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, Adder0_vhd, 1
