Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jun 26 19:42:16 2018
| Host         : DESKTOP-II8OTGJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Testing_IP_timing_summary_routed.rpt -pb Testing_IP_timing_summary_routed.pb -rpx Testing_IP_timing_summary_routed.rpx -warn_on_violation
| Design       : Testing_IP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.079        0.000                      0                  646        0.117        0.000                      0                  646        3.500        0.000                       0                   273  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.079        0.000                      0                  635        0.117        0.000                      0                  635        3.500        0.000                       0                   273  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.339        0.000                      0                   11        0.562        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.079ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 2.240ns (46.130%)  route 2.616ns (53.870%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.756     5.424    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=89, routed)          1.743     7.685    Simon_DUT/INST_IS_REG/out[0]
    SLICE_X36Y40         LUT5 (Prop_lut5_I0_O)        0.124     7.809 r  Simon_DUT/INST_IS_REG/current_state[2]_i_55/O
                         net (fo=1, routed)           0.000     7.809    Simon_DUT/INST_IS_REG/current_state[2]_i_55_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.341 r  Simon_DUT/INST_IS_REG/current_state_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.341    Simon_DUT/INST_IS_REG/current_state_reg[2]_i_42_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.455 r  Simon_DUT/INST_IS_REG/current_state_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.455    Simon_DUT/INST_IS_REG/current_state_reg[2]_i_32_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.569 r  Simon_DUT/INST_IS_REG/current_state_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.569    Simon_DUT/INST_IS_REG/current_state_reg[2]_i_22_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.683 r  Simon_DUT/INST_IS_REG/current_state_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.683    Simon_DUT/INST_IS_REG/current_state_reg[2]_i_12_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.797 r  Simon_DUT/INST_IS_REG/current_state_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.797    Simon_DUT/INST_IS_REG/current_state_reg[2]_i_6_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.954 r  Simon_DUT/INST_IS_REG/current_state_reg[2]_i_4/CO[1]
                         net (fo=1, routed)           0.445     9.399    Simon_DUT/data4[2]
    SLICE_X41Y46         LUT6 (Prop_lut6_I1_O)        0.329     9.728 f  Simon_DUT/xlnx_opt_LUT_current_state[2]_i_1/O
                         net (fo=1, routed)           0.428    10.156    Simon_DUT/xlnx_opt_current_state_reg[2]
    SLICE_X41Y47         LUT6 (Prop_lut6_I5_O)        0.124    10.280 r  Simon_DUT/xlnx_opt_LUT_current_state[2]_i_1_1/O
                         net (fo=1, routed)           0.000    10.280    Simon_DUT_n_1
    SLICE_X41Y47         FDRE                                         r  current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.580    12.972    clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  current_state_reg[2]/C
                         clock pessimism              0.391    13.363    
                         clock uncertainty           -0.035    13.328    
    SLICE_X41Y47         FDRE (Setup_fdre_C_D)        0.031    13.359    current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.359    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                  3.079    

Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 2.236ns (47.982%)  route 2.424ns (52.018%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.756     5.424    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=89, routed)          1.681     7.623    Simon_DUT/INST_IS_REG/out[0]
    SLICE_X38Y40         LUT5 (Prop_lut5_I0_O)        0.124     7.747 r  Simon_DUT/INST_IS_REG/current_state[2]_i_59/O
                         net (fo=1, routed)           0.000     7.747    Simon_DUT/INST_IS_REG/current_state[2]_i_59_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.260 r  Simon_DUT/INST_IS_REG/current_state_reg[2]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.260    Simon_DUT/INST_IS_REG/current_state_reg[2]_i_47_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.377 r  Simon_DUT/INST_IS_REG/current_state_reg[2]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.377    Simon_DUT/INST_IS_REG/current_state_reg[2]_i_37_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.494 r  Simon_DUT/INST_IS_REG/current_state_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.494    Simon_DUT/INST_IS_REG/current_state_reg[2]_i_27_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.611 r  Simon_DUT/INST_IS_REG/current_state_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.611    Simon_DUT/INST_IS_REG/current_state_reg[2]_i_17_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.728 r  Simon_DUT/INST_IS_REG/current_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.728    Simon_DUT/INST_IS_REG/current_state_reg[2]_i_9_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.885 r  Simon_DUT/INST_IS_REG/current_state_reg[2]_i_5/CO[1]
                         net (fo=2, routed)           0.448     9.333    Simon_DUT/INST_IS_REG_n_0
    SLICE_X41Y46         LUT2 (Prop_lut2_I1_O)        0.332     9.665 r  Simon_DUT/xlnx_opt_LUT_current_state[1]_i_1/O
                         net (fo=1, routed)           0.295     9.960    Simon_DUT/xlnx_opt_current_state_reg[1]
    SLICE_X41Y47         LUT6 (Prop_lut6_I5_O)        0.124    10.084 r  Simon_DUT/xlnx_opt_LUT_current_state[1]_i_1_1/O
                         net (fo=1, routed)           0.000    10.084    Simon_DUT_n_0
    SLICE_X41Y47         FDRE                                         r  current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.580    12.972    clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  current_state_reg[1]/C
                         clock pessimism              0.391    13.363    
                         clock uncertainty           -0.035    13.328    
    SLICE_X41Y47         FDRE (Setup_fdre_C_D)        0.029    13.357    current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.357    
                         arrival time                         -10.084    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 1.162ns (28.832%)  route 2.868ns (71.168%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.758     5.426    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X40Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.419     5.845 r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/Q
                         net (fo=4, routed)           0.936     6.781    Simon_DUT/INST_LFSR/lfsr_parallel_out[2]
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.296     7.077 r  Simon_DUT/INST_LFSR/temp_reg[127]_i_2/O
                         net (fo=3, routed)           0.424     7.501    Simon_DUT/INST_bit2_CNT/FSM_sequential_current_state_reg[1]
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.120     7.621 r  Simon_DUT/INST_bit2_CNT/temp_reg[127]_i_1/O
                         net (fo=131, routed)         0.669     8.290    Simon_DUT/INST_IS_REG/IS_CE
    SLICE_X40Y43         LUT3 (Prop_lut3_I2_O)        0.327     8.617 r  Simon_DUT/INST_IS_REG/temp_reg[63]_i_1/O
                         net (fo=25, routed)          0.840     9.457    Simon_DUT/INST_IS_REG/temp_reg[63]_i_1_n_0
    SLICE_X40Y39         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.577    12.969    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[11]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X40Y39         FDRE (Setup_fdre_C_R)       -0.429    12.934    Simon_DUT/INST_IS_REG/temp_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  3.477    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 1.162ns (28.832%)  route 2.868ns (71.168%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.758     5.426    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X40Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.419     5.845 r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/Q
                         net (fo=4, routed)           0.936     6.781    Simon_DUT/INST_LFSR/lfsr_parallel_out[2]
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.296     7.077 r  Simon_DUT/INST_LFSR/temp_reg[127]_i_2/O
                         net (fo=3, routed)           0.424     7.501    Simon_DUT/INST_bit2_CNT/FSM_sequential_current_state_reg[1]
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.120     7.621 r  Simon_DUT/INST_bit2_CNT/temp_reg[127]_i_1/O
                         net (fo=131, routed)         0.669     8.290    Simon_DUT/INST_IS_REG/IS_CE
    SLICE_X40Y43         LUT3 (Prop_lut3_I2_O)        0.327     8.617 r  Simon_DUT/INST_IS_REG/temp_reg[63]_i_1/O
                         net (fo=25, routed)          0.840     9.457    Simon_DUT/INST_IS_REG/temp_reg[63]_i_1_n_0
    SLICE_X40Y39         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.577    12.969    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[8]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X40Y39         FDRE (Setup_fdre_C_R)       -0.429    12.934    Simon_DUT/INST_IS_REG/temp_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  3.477    

Slack (MET) :             3.483ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[48]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 1.162ns (29.140%)  route 2.826ns (70.860%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.758     5.426    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X40Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.419     5.845 r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/Q
                         net (fo=4, routed)           0.936     6.781    Simon_DUT/INST_LFSR/lfsr_parallel_out[2]
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.296     7.077 r  Simon_DUT/INST_LFSR/temp_reg[127]_i_2/O
                         net (fo=3, routed)           0.424     7.501    Simon_DUT/INST_bit2_CNT/FSM_sequential_current_state_reg[1]
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.120     7.621 r  Simon_DUT/INST_bit2_CNT/temp_reg[127]_i_1/O
                         net (fo=131, routed)         0.677     8.298    Simon_DUT/INST_IS_REG/IS_CE
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.327     8.625 r  Simon_DUT/INST_IS_REG/temp_reg[57]_i_1/O
                         net (fo=10, routed)          0.789     9.414    Simon_DUT/INST_IS_REG/temp_reg[57]_i_1_n_0
    SLICE_X39Y45         FDSE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[48]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.578    12.970    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X39Y45         FDSE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[48]/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X39Y45         FDSE (Setup_fdse_C_S)       -0.429    12.897    Simon_DUT/INST_IS_REG/temp_reg_reg[48]
  -------------------------------------------------------------------
                         required time                         12.897    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                  3.483    

Slack (MET) :             3.483ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[49]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 1.162ns (29.140%)  route 2.826ns (70.860%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.758     5.426    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X40Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.419     5.845 r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/Q
                         net (fo=4, routed)           0.936     6.781    Simon_DUT/INST_LFSR/lfsr_parallel_out[2]
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.296     7.077 r  Simon_DUT/INST_LFSR/temp_reg[127]_i_2/O
                         net (fo=3, routed)           0.424     7.501    Simon_DUT/INST_bit2_CNT/FSM_sequential_current_state_reg[1]
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.120     7.621 r  Simon_DUT/INST_bit2_CNT/temp_reg[127]_i_1/O
                         net (fo=131, routed)         0.677     8.298    Simon_DUT/INST_IS_REG/IS_CE
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.327     8.625 r  Simon_DUT/INST_IS_REG/temp_reg[57]_i_1/O
                         net (fo=10, routed)          0.789     9.414    Simon_DUT/INST_IS_REG/temp_reg[57]_i_1_n_0
    SLICE_X39Y45         FDSE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[49]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.578    12.970    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X39Y45         FDSE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[49]/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X39Y45         FDSE (Setup_fdse_C_S)       -0.429    12.897    Simon_DUT/INST_IS_REG/temp_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         12.897    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                  3.483    

Slack (MET) :             3.483ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[52]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 1.162ns (29.140%)  route 2.826ns (70.860%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.758     5.426    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X40Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.419     5.845 r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/Q
                         net (fo=4, routed)           0.936     6.781    Simon_DUT/INST_LFSR/lfsr_parallel_out[2]
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.296     7.077 r  Simon_DUT/INST_LFSR/temp_reg[127]_i_2/O
                         net (fo=3, routed)           0.424     7.501    Simon_DUT/INST_bit2_CNT/FSM_sequential_current_state_reg[1]
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.120     7.621 r  Simon_DUT/INST_bit2_CNT/temp_reg[127]_i_1/O
                         net (fo=131, routed)         0.677     8.298    Simon_DUT/INST_IS_REG/IS_CE
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.327     8.625 r  Simon_DUT/INST_IS_REG/temp_reg[57]_i_1/O
                         net (fo=10, routed)          0.789     9.414    Simon_DUT/INST_IS_REG/temp_reg[57]_i_1_n_0
    SLICE_X39Y45         FDSE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[52]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.578    12.970    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X39Y45         FDSE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[52]/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X39Y45         FDSE (Setup_fdse_C_S)       -0.429    12.897    Simon_DUT/INST_IS_REG/temp_reg_reg[52]
  -------------------------------------------------------------------
                         required time                         12.897    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                  3.483    

Slack (MET) :             3.483ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.162ns (29.147%)  route 2.825ns (70.853%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.758     5.426    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X40Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.419     5.845 r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/Q
                         net (fo=4, routed)           0.936     6.781    Simon_DUT/INST_LFSR/lfsr_parallel_out[2]
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.296     7.077 r  Simon_DUT/INST_LFSR/temp_reg[127]_i_2/O
                         net (fo=3, routed)           0.424     7.501    Simon_DUT/INST_bit2_CNT/FSM_sequential_current_state_reg[1]
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.120     7.621 r  Simon_DUT/INST_bit2_CNT/temp_reg[127]_i_1/O
                         net (fo=131, routed)         0.669     8.290    Simon_DUT/INST_IS_REG/IS_CE
    SLICE_X40Y43         LUT3 (Prop_lut3_I2_O)        0.327     8.617 r  Simon_DUT/INST_IS_REG/temp_reg[63]_i_1/O
                         net (fo=25, routed)          0.796     9.413    Simon_DUT/INST_IS_REG/temp_reg[63]_i_1_n_0
    SLICE_X37Y42         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.577    12.969    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[26]/C
                         clock pessimism              0.391    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X37Y42         FDRE (Setup_fdre_C_R)       -0.429    12.896    Simon_DUT/INST_IS_REG/temp_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         12.896    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  3.483    

Slack (MET) :             3.483ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.162ns (29.147%)  route 2.825ns (70.853%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.758     5.426    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X40Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.419     5.845 r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/Q
                         net (fo=4, routed)           0.936     6.781    Simon_DUT/INST_LFSR/lfsr_parallel_out[2]
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.296     7.077 r  Simon_DUT/INST_LFSR/temp_reg[127]_i_2/O
                         net (fo=3, routed)           0.424     7.501    Simon_DUT/INST_bit2_CNT/FSM_sequential_current_state_reg[1]
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.120     7.621 r  Simon_DUT/INST_bit2_CNT/temp_reg[127]_i_1/O
                         net (fo=131, routed)         0.669     8.290    Simon_DUT/INST_IS_REG/IS_CE
    SLICE_X40Y43         LUT3 (Prop_lut3_I2_O)        0.327     8.617 r  Simon_DUT/INST_IS_REG/temp_reg[63]_i_1/O
                         net (fo=25, routed)          0.796     9.413    Simon_DUT/INST_IS_REG/temp_reg[63]_i_1_n_0
    SLICE_X37Y42         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.577    12.969    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[31]/C
                         clock pessimism              0.391    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X37Y42         FDRE (Setup_fdre_C_R)       -0.429    12.896    Simon_DUT/INST_IS_REG/temp_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         12.896    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  3.483    

Slack (MET) :             3.483ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.162ns (29.147%)  route 2.825ns (70.853%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.758     5.426    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X40Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.419     5.845 r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/Q
                         net (fo=4, routed)           0.936     6.781    Simon_DUT/INST_LFSR/lfsr_parallel_out[2]
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.296     7.077 r  Simon_DUT/INST_LFSR/temp_reg[127]_i_2/O
                         net (fo=3, routed)           0.424     7.501    Simon_DUT/INST_bit2_CNT/FSM_sequential_current_state_reg[1]
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.120     7.621 r  Simon_DUT/INST_bit2_CNT/temp_reg[127]_i_1/O
                         net (fo=131, routed)         0.669     8.290    Simon_DUT/INST_IS_REG/IS_CE
    SLICE_X40Y43         LUT3 (Prop_lut3_I2_O)        0.327     8.617 r  Simon_DUT/INST_IS_REG/temp_reg[63]_i_1/O
                         net (fo=25, routed)          0.796     9.413    Simon_DUT/INST_IS_REG/temp_reg[63]_i_1_n_0
    SLICE_X37Y42         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.577    12.969    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[32]/C
                         clock pessimism              0.391    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X37Y42         FDRE (Setup_fdre_C_R)       -0.429    12.896    Simon_DUT/INST_IS_REG/temp_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         12.896    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  3.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.592     1.504    Simon_DUT/INST_KEY_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[52]/Q
                         net (fo=3, routed)           0.065     1.710    Simon_DUT/INST_KEY_SHIFT_REG/KEY_REG_left_reg_out[52]
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.755 r  Simon_DUT/INST_KEY_SHIFT_REG/temp_reg[49]_i_1__0/O
                         net (fo=1, routed)           0.000     1.755    Simon_DUT/INST_KEY_SHIFT_REG/temp_reg[49]_i_1__0_n_0
    SLICE_X38Y46         FDRE                                         r  Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.861     2.020    Simon_DUT/INST_KEY_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[49]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.121     1.638    Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.590     1.502    Simon_DUT/INST_KEY_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[18]/Q
                         net (fo=3, routed)           0.065     1.708    Simon_DUT/INST_KEY_SHIFT_REG/KEY_REG_left_reg_out[18]
    SLICE_X38Y38         FDRE                                         r  Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.859     2.018    Simon_DUT/INST_KEY_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[82]/C
                         clock pessimism             -0.503     1.515    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.076     1.591    Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[82]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[51]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.593     1.505    Simon_DUT/INST_KEY_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[115]/Q
                         net (fo=2, routed)           0.066     1.712    Simon_DUT/INST_KEY_SHIFT_REG/Q[51]
    SLICE_X38Y47         LUT4 (Prop_lut4_I0_O)        0.045     1.757 r  Simon_DUT/INST_KEY_SHIFT_REG/temp_reg[51]_i_1__0/O
                         net (fo=1, routed)           0.000     1.757    Simon_DUT/INST_KEY_SHIFT_REG/temp_reg[51]_i_1__0_n_0
    SLICE_X38Y47         FDSE                                         r  Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.862     2.021    Simon_DUT/INST_KEY_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X38Y47         FDSE                                         r  Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[51]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X38Y47         FDSE (Hold_fdse_C_D)         0.121     1.639    Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.565     1.477    Simon_DUT/INST_KEY_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[40]/Q
                         net (fo=3, routed)           0.068     1.686    Simon_DUT/INST_KEY_SHIFT_REG/KEY_REG_left_reg_out[40]
    SLICE_X35Y45         FDRE                                         r  Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.834     1.993    Simon_DUT/INST_KEY_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[104]/C
                         clock pessimism             -0.516     1.477    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.075     1.552    Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[104]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.589     1.501    Simon_DUT/INST_KEY_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[24]/Q
                         net (fo=3, routed)           0.068     1.710    Simon_DUT/INST_KEY_SHIFT_REG/KEY_REG_left_reg_out[24]
    SLICE_X37Y37         FDRE                                         r  Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.857     2.016    Simon_DUT/INST_KEY_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[88]/C
                         clock pessimism             -0.515     1.501    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.075     1.576    Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[88]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.592     1.504    Simon_DUT/INST_KEY_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X41Y39         FDRE                                         r  Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[8]/Q
                         net (fo=3, routed)           0.068     1.713    Simon_DUT/INST_KEY_SHIFT_REG/KEY_REG_left_reg_out[8]
    SLICE_X41Y39         FDRE                                         r  Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.861     2.020    Simon_DUT/INST_KEY_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X41Y39         FDRE                                         r  Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[72]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.075     1.579    Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[72]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.849%)  route 0.092ns (33.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.564     1.476    Simon_DUT/INST_KEY_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[96]/Q
                         net (fo=2, routed)           0.092     1.709    Simon_DUT/INST_KEY_SHIFT_REG/Q[32]
    SLICE_X34Y41         LUT3 (Prop_lut3_I0_O)        0.045     1.754 r  Simon_DUT/INST_KEY_SHIFT_REG/temp_reg[32]_i_1/O
                         net (fo=1, routed)           0.000     1.754    Simon_DUT/INST_KEY_SHIFT_REG/key_schedule_out[32]
    SLICE_X34Y41         FDRE                                         r  Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.833     1.992    Simon_DUT/INST_KEY_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[32]/C
                         clock pessimism             -0.503     1.489    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.121     1.610    Simon_DUT/INST_KEY_SHIFT_REG/temp_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_REG/temp_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.077%)  route 0.065ns (25.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.593     1.505    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  Simon_DUT/INST_IS_REG/temp_reg_reg[4]/Q
                         net (fo=4, routed)           0.065     1.711    Simon_DUT/INST_IS_REG/IS_left_reg_out[4]
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.045     1.756 r  Simon_DUT/INST_IS_REG/temp_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.756    Simon_DUT/INST_IS_REG/temp_reg[6]_i_1__0_n_0
    SLICE_X41Y41         FDSE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.862     2.021    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X41Y41         FDSE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[6]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X41Y41         FDSE (Hold_fdse_C_D)         0.092     1.610    Simon_DUT/INST_IS_REG/temp_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_REG/temp_reg_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[51]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.077%)  route 0.065ns (25.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.594     1.506    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  Simon_DUT/INST_IS_REG/temp_reg_reg[115]/Q
                         net (fo=3, routed)           0.065     1.712    Simon_DUT/INST_IS_REG/IS_right_reg_out[51]
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.045     1.757 r  Simon_DUT/INST_IS_REG/temp_reg[51]_i_1/O
                         net (fo=1, routed)           0.000     1.757    Simon_DUT/INST_IS_REG/temp_reg[51]_i_1_n_0
    SLICE_X41Y44         FDSE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.863     2.022    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X41Y44         FDSE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[51]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X41Y44         FDSE (Hold_fdse_C_D)         0.092     1.611    Simon_DUT/INST_IS_REG/temp_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_REG/temp_reg_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.592     1.504    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  Simon_DUT/INST_IS_REG/temp_reg_reg[40]/Q
                         net (fo=4, routed)           0.080     1.725    Simon_DUT/INST_IS_REG/IS_left_reg_out[40]
    SLICE_X39Y43         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.861     2.020    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[104]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.075     1.579    Simon_DUT/INST_IS_REG/temp_reg_reg[104]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y47    INST_CNT/cnt_internal_value_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y47    INST_CNT/cnt_internal_value_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y48    Simon_DUT/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y48    Simon_DUT/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y44    Simon_DUT/INST_IS_REG/temp_reg_reg[103]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y43    Simon_DUT/INST_IS_REG/temp_reg_reg[104]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y44    Simon_DUT/INST_IS_REG/temp_reg_reg[105]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y43    Simon_DUT/INST_IS_REG/temp_reg_reg[106]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y43    Simon_DUT/INST_IS_REG/temp_reg_reg[107]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X37Y40    Simon_DUT/INST_IS_REG/temp_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y40    Simon_DUT/INST_IS_REG/temp_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y39    Simon_DUT/INST_IS_REG/temp_reg_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y39    Simon_DUT/INST_IS_REG/temp_reg_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y39    Simon_DUT/INST_IS_REG/temp_reg_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y39    Simon_DUT/INST_IS_REG/temp_reg_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y39    Simon_DUT/INST_IS_REG/temp_reg_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y41    Simon_DUT/INST_IS_REG/temp_reg_reg[23]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X37Y40    Simon_DUT/INST_IS_REG/temp_reg_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y41    Simon_DUT/INST_IS_REG/temp_reg_reg[25]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y47    INST_CNT/cnt_internal_value_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y47    INST_CNT/cnt_internal_value_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y48    Simon_DUT/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y48    Simon_DUT/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y44    Simon_DUT/INST_IS_REG/temp_reg_reg[103]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y43    Simon_DUT/INST_IS_REG/temp_reg_reg[104]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y44    Simon_DUT/INST_IS_REG/temp_reg_reg[105]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y44    Simon_DUT/INST_IS_REG/temp_reg_reg[105]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y43    Simon_DUT/INST_IS_REG/temp_reg_reg[106]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y43    Simon_DUT/INST_IS_REG/temp_reg_reg[107]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/t_sequence_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.518ns (24.013%)  route 1.639ns (75.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.756     5.424    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     5.942 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=89, routed)          1.639     7.581    Simon_DUT/INST_LFSR/out[0]
    SLICE_X43Y40         FDCE                                         f  Simon_DUT/INST_LFSR/t_sequence_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.577    12.969    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X43Y40         FDCE                                         r  Simon_DUT/INST_LFSR/t_sequence_reg[1]/C
                         clock pessimism              0.391    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X43Y40         FDCE (Recov_fdce_C_CLR)     -0.405    12.920    Simon_DUT/INST_LFSR/t_sequence_reg[1]
  -------------------------------------------------------------------
                         required time                         12.920    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                  5.339    

Slack (MET) :             5.385ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/t_sequence_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.518ns (24.013%)  route 1.639ns (75.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.756     5.424    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     5.942 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=89, routed)          1.639     7.581    Simon_DUT/INST_LFSR/out[0]
    SLICE_X43Y40         FDPE                                         f  Simon_DUT/INST_LFSR/t_sequence_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.577    12.969    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X43Y40         FDPE                                         r  Simon_DUT/INST_LFSR/t_sequence_reg[0]/C
                         clock pessimism              0.391    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X43Y40         FDPE (Recov_fdpe_C_PRE)     -0.359    12.966    Simon_DUT/INST_LFSR/t_sequence_reg[0]
  -------------------------------------------------------------------
                         required time                         12.966    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                  5.385    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.518ns (24.855%)  route 1.566ns (75.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.756     5.424    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     5.942 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=89, routed)          1.566     7.508    Simon_DUT/INST_LFSR/out[0]
    SLICE_X40Y48         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.580    12.972    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X40Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/C
                         clock pessimism              0.391    13.363    
                         clock uncertainty           -0.035    13.328    
    SLICE_X40Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.923    Simon_DUT/INST_LFSR/lfsr_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.518ns (24.855%)  route 1.566ns (75.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.756     5.424    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     5.942 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=89, routed)          1.566     7.508    Simon_DUT/INST_LFSR/out[0]
    SLICE_X40Y48         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.580    12.972    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X40Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
                         clock pessimism              0.391    13.363    
                         clock uncertainty           -0.035    13.328    
    SLICE_X40Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.923    Simon_DUT/INST_LFSR/lfsr_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.518ns (24.855%)  route 1.566ns (75.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.756     5.424    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     5.942 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=89, routed)          1.566     7.508    Simon_DUT/INST_LFSR/out[0]
    SLICE_X40Y48         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.580    12.972    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X40Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
                         clock pessimism              0.391    13.363    
                         clock uncertainty           -0.035    13.328    
    SLICE_X40Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.923    Simon_DUT/INST_LFSR/lfsr_internal_reg[2]
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.518ns (24.855%)  route 1.566ns (75.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.756     5.424    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     5.942 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=89, routed)          1.566     7.508    Simon_DUT/INST_LFSR/out[0]
    SLICE_X40Y48         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.580    12.972    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X40Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/C
                         clock pessimism              0.391    13.363    
                         clock uncertainty           -0.035    13.328    
    SLICE_X40Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.923    Simon_DUT/INST_LFSR/lfsr_internal_reg[3]
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.518ns (24.855%)  route 1.566ns (75.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.756     5.424    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     5.942 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=89, routed)          1.566     7.508    Simon_DUT/INST_LFSR/out[0]
    SLICE_X40Y48         FDPE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.580    12.972    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X40Y48         FDPE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/C
                         clock pessimism              0.391    13.363    
                         clock uncertainty           -0.035    13.328    
    SLICE_X40Y48         FDPE (Recov_fdpe_C_PRE)     -0.359    12.969    Simon_DUT/INST_LFSR/lfsr_internal_reg[4]
  -------------------------------------------------------------------
                         required time                         12.969    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.580ns (31.277%)  route 1.274ns (68.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.758     5.426    clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  current_state_reg[1]/Q
                         net (fo=10, routed)          0.741     6.623    INST_CNT/current_state[1]
    SLICE_X40Y47         LUT3 (Prop_lut3_I1_O)        0.124     6.747 f  INST_CNT/cnt_internal_value[1]_i_3/O
                         net (fo=2, routed)           0.534     7.281    INST_CNT/cnt_internal_value[1]_i_3_n_0
    SLICE_X40Y47         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.580    12.972    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y47         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.432    13.404    
                         clock uncertainty           -0.035    13.369    
    SLICE_X40Y47         FDCE (Recov_fdce_C_CLR)     -0.405    12.964    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.964    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.580ns (31.277%)  route 1.274ns (68.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.758     5.426    clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  current_state_reg[1]/Q
                         net (fo=10, routed)          0.741     6.623    INST_CNT/current_state[1]
    SLICE_X40Y47         LUT3 (Prop_lut3_I1_O)        0.124     6.747 f  INST_CNT/cnt_internal_value[1]_i_3/O
                         net (fo=2, routed)           0.534     7.281    INST_CNT/cnt_internal_value[1]_i_3_n_0
    SLICE_X40Y47         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.580    12.972    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y47         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.432    13.404    
                         clock uncertainty           -0.035    13.369    
    SLICE_X40Y47         FDCE (Recov_fdce_C_CLR)     -0.405    12.964    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         12.964    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_bit2_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.518ns (29.158%)  route 1.259ns (70.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.756     5.424    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     5.942 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=89, routed)          1.259     7.201    Simon_DUT/INST_bit2_CNT/out[0]
    SLICE_X39Y48         FDCE                                         f  Simon_DUT/INST_bit2_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.579    12.971    Simon_DUT/INST_bit2_CNT/clk_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  Simon_DUT/INST_bit2_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.431    13.402    
                         clock uncertainty           -0.035    13.367    
    SLICE_X39Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.962    Simon_DUT/INST_bit2_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.962    
                         arrival time                          -7.201    
  -------------------------------------------------------------------
                         slack                                  5.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.536%)  route 0.297ns (61.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.595     1.507    clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  current_state_reg[2]/Q
                         net (fo=45, routed)          0.117     1.765    INST_CNT/current_state[2]
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.810 f  INST_CNT/cnt_internal_value[1]_i_3/O
                         net (fo=2, routed)           0.180     1.989    INST_CNT/cnt_internal_value[1]_i_3_n_0
    SLICE_X40Y47         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.864     2.023    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y47         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X40Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.428    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.536%)  route 0.297ns (61.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.595     1.507    clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  current_state_reg[2]/Q
                         net (fo=45, routed)          0.117     1.765    INST_CNT/current_state[2]
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.810 f  INST_CNT/cnt_internal_value[1]_i_3/O
                         net (fo=2, routed)           0.180     1.989    INST_CNT/cnt_internal_value[1]_i_3_n_0
    SLICE_X40Y47         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.864     2.023    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y47         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X40Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.428    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_bit2_CNT/cnt_internal_value_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.164ns (22.266%)  route 0.573ns (77.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.593     1.505    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.669 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=89, routed)          0.573     2.241    Simon_DUT/INST_bit2_CNT/out[0]
    SLICE_X39Y48         FDCE                                         f  Simon_DUT/INST_bit2_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.862     2.021    Simon_DUT/INST_bit2_CNT/clk_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  Simon_DUT/INST_bit2_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X39Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.426    Simon_DUT/INST_bit2_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_bit2_CNT/cnt_internal_value_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.164ns (22.266%)  route 0.573ns (77.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.593     1.505    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.669 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=89, routed)          0.573     2.241    Simon_DUT/INST_bit2_CNT/out[0]
    SLICE_X39Y48         FDCE                                         f  Simon_DUT/INST_bit2_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.862     2.021    Simon_DUT/INST_bit2_CNT/clk_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  Simon_DUT/INST_bit2_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X39Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.426    Simon_DUT/INST_bit2_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.164ns (19.156%)  route 0.692ns (80.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.593     1.505    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.669 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=89, routed)          0.692     2.361    Simon_DUT/INST_LFSR/out[0]
    SLICE_X40Y48         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.864     2.023    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X40Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X40Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.451    Simon_DUT/INST_LFSR/lfsr_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.164ns (19.156%)  route 0.692ns (80.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.593     1.505    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.669 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=89, routed)          0.692     2.361    Simon_DUT/INST_LFSR/out[0]
    SLICE_X40Y48         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.864     2.023    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X40Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X40Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.451    Simon_DUT/INST_LFSR/lfsr_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.164ns (19.156%)  route 0.692ns (80.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.593     1.505    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.669 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=89, routed)          0.692     2.361    Simon_DUT/INST_LFSR/out[0]
    SLICE_X40Y48         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.864     2.023    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X40Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X40Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.451    Simon_DUT/INST_LFSR/lfsr_internal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.164ns (19.156%)  route 0.692ns (80.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.593     1.505    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.669 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=89, routed)          0.692     2.361    Simon_DUT/INST_LFSR/out[0]
    SLICE_X40Y48         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.864     2.023    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X40Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X40Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.451    Simon_DUT/INST_LFSR/lfsr_internal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.164ns (19.156%)  route 0.692ns (80.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.593     1.505    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.669 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=89, routed)          0.692     2.361    Simon_DUT/INST_LFSR/out[0]
    SLICE_X40Y48         FDPE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.864     2.023    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X40Y48         FDPE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X40Y48         FDPE (Remov_fdpe_C_PRE)     -0.095     1.448    Simon_DUT/INST_LFSR/lfsr_internal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.977ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/t_sequence_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.164ns (17.804%)  route 0.757ns (82.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.593     1.505    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.669 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=89, routed)          0.757     2.426    Simon_DUT/INST_LFSR/out[0]
    SLICE_X43Y40         FDCE                                         f  Simon_DUT/INST_LFSR/t_sequence_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.862     2.021    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X43Y40         FDCE                                         r  Simon_DUT/INST_LFSR/t_sequence_reg[1]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X43Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.449    Simon_DUT/INST_LFSR/t_sequence_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.977    





