#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Aug  4 13:28:00 2021
# Process ID: 18752
# Current directory: E:/Memristor_testboard/CLS_backend/FPGA_test/TIA/managed_ip_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4528 E:\Memristor_testboard\CLS_backend\FPGA_test\TIA\managed_ip_project\managed_ip_project.xpr
# Log file: E:/Memristor_testboard/CLS_backend/FPGA_test/TIA/managed_ip_project/vivado.log
# Journal file: E:/Memristor_testboard/CLS_backend/FPGA_test/TIA/managed_ip_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Memristor_testboard/CLS_backend/FPGA_test/TIA/managed_ip_project/managed_ip_project.xpr
INFO: [Project 1-313] Project file moved from 'E:/Closed_Loop_Chip/FPGA_test/TIA/managed_ip_project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Memristor_testboard/CLS_backend/FPGA_test/TIA/ip_repo/TIA_CLK_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/programs/Xilinx2019.2/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 883.602 ; gain = 221.230
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug  4 13:28:33 2021...
