// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "11/14/2018 23:50:02"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module skeleton (
	inclock,
	resetn,
	ps2_clock,
	ps2_data,
	sw0,
	sw1,
	lcd_data,
	leds,
	lcd_rw,
	lcd_en,
	lcd_rs,
	lcd_on,
	lcd_blon,
	Hex07,
	Hex06,
	Hex05,
	Hex04,
	Hex03,
	Hex02,
	Hex01,
	Hex00);
input 	inclock;
input 	resetn;
input 	ps2_clock;
input 	ps2_data;
input 	sw0;
input 	sw1;
output 	[7:0] lcd_data;
output 	[7:0] leds;
output 	lcd_rw;
output 	lcd_en;
output 	lcd_rs;
output 	lcd_on;
output 	lcd_blon;
output 	[6:0] Hex07;
output 	[6:0] Hex06;
output 	[6:0] Hex05;
output 	[6:0] Hex04;
output 	[6:0] Hex03;
output 	[6:0] Hex02;
output 	[6:0] Hex01;
output 	[6:0] Hex00;

// Design Ports Information
// lcd_data[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lcd_data[1]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lcd_data[2]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lcd_data[3]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lcd_data[4]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lcd_data[5]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lcd_data[6]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lcd_data[7]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// leds[0]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// leds[1]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// leds[2]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// leds[3]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// leds[4]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// leds[5]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// leds[6]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// leds[7]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lcd_rw	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lcd_en	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lcd_rs	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lcd_on	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lcd_blon	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex07[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex07[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex07[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex07[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex07[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex07[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex07[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex06[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex06[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex06[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex06[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex06[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex06[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex06[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex05[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex05[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex05[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex05[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex05[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex05[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex05[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex04[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex04[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex04[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex04[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex04[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex04[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex04[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex03[0]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex03[1]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex03[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex03[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex03[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex03[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex03[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex02[0]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex02[1]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex02[2]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex02[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex02[4]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex02[5]	=>  Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex02[6]	=>  Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex01[0]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex01[1]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex01[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex01[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex01[4]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex01[5]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex01[6]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex00[0]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex00[1]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex00[2]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex00[3]	=>  Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex00[4]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex00[5]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Hex00[6]	=>  Location: PIN_H22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sw1	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sw0	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// resetn	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inclock	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ps2_clock	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ps2_data	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("skeleton_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \inclock~input_o ;
wire \div|altpll_component|auto_generated|wire_pll1_fbout ;
wire \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \mylcd|Add4~0_combout ;
wire \mylcd|Add4~5 ;
wire \mylcd|Add4~6_combout ;
wire \mylcd|index[3]~6_combout ;
wire \resetn~input_o ;
wire \mylcd|Add4~7 ;
wire \mylcd|Add4~9 ;
wire \mylcd|Add4~10_combout ;
wire \mylcd|index[5]~8_combout ;
wire \mylcd|LessThan3~1_combout ;
wire \mylcd|index[0]~4_combout ;
wire \mylcd|Add4~1 ;
wire \mylcd|Add4~2_combout ;
wire \mylcd|index[1]~3_combout ;
wire \mylcd|Add4~3 ;
wire \mylcd|Add4~4_combout ;
wire \mylcd|index[2]~5_combout ;
wire \mylcd|LessThan3~0_combout ;
wire \mylcd|delay[0]~18_combout ;
wire \mylcd|state1~12_combout ;
wire \mylcd|state1~13_combout ;
wire \mylcd|state1.B~3_combout ;
wire \mylcd|state1.B~q ;
wire \mylcd|state1.B~2_combout ;
wire \mylcd|Selector0~0_combout ;
wire \mylcd|cstart~q ;
wire \mylcd|prestart~q ;
wire \mylcd|state2.A~0_combout ;
wire \mylcd|mstart~0_combout ;
wire \mylcd|mstart~q ;
wire \mylcd|state2.A~q ;
wire \mylcd|state2.B~0_combout ;
wire \mylcd|state2.B~q ;
wire \mylcd|Selector7~0_combout ;
wire \mylcd|state2.C~q ;
wire \mylcd|Selector10~0_combout ;
wire \mylcd|Add5~0_combout ;
wire \mylcd|Selector7~1_combout ;
wire \mylcd|Selector13~0_combout ;
wire \mylcd|Add5~1 ;
wire \mylcd|Add5~2_combout ;
wire \mylcd|Selector12~0_combout ;
wire \mylcd|Add5~3 ;
wire \mylcd|Add5~4_combout ;
wire \mylcd|Selector11~0_combout ;
wire \mylcd|Add5~5 ;
wire \mylcd|Add5~6_combout ;
wire \mylcd|Selector10~1_combout ;
wire \mylcd|Add5~7 ;
wire \mylcd|Add5~8_combout ;
wire \mylcd|Selector9~0_combout ;
wire \mylcd|Selector9~1_combout ;
wire \mylcd|state2~12_combout ;
wire \mylcd|state2.D~q ;
wire \mylcd|mstart~1_combout ;
wire \mylcd|cdone~0_combout ;
wire \mylcd|cdone~q ;
wire \mylcd|Selector3~0_combout ;
wire \mylcd|state1.C~q ;
wire \mylcd|delay[17]~22_combout ;
wire \mylcd|delay[0]~19 ;
wire \mylcd|delay[1]~20_combout ;
wire \mylcd|delay[1]~21 ;
wire \mylcd|delay[2]~23_combout ;
wire \mylcd|delay[2]~24 ;
wire \mylcd|delay[3]~25_combout ;
wire \mylcd|delay[3]~26 ;
wire \mylcd|delay[4]~27_combout ;
wire \mylcd|delay[4]~28 ;
wire \mylcd|delay[5]~29_combout ;
wire \mylcd|delay[5]~30 ;
wire \mylcd|delay[6]~31_combout ;
wire \mylcd|delay[6]~32 ;
wire \mylcd|delay[7]~33_combout ;
wire \mylcd|delay[7]~34 ;
wire \mylcd|delay[8]~35_combout ;
wire \mylcd|delay[8]~36 ;
wire \mylcd|delay[9]~37_combout ;
wire \mylcd|delay[9]~38 ;
wire \mylcd|delay[10]~39_combout ;
wire \mylcd|delay[10]~40 ;
wire \mylcd|delay[11]~41_combout ;
wire \mylcd|delay[11]~42 ;
wire \mylcd|delay[12]~43_combout ;
wire \mylcd|delay[12]~44 ;
wire \mylcd|delay[13]~45_combout ;
wire \mylcd|delay[13]~46 ;
wire \mylcd|delay[14]~47_combout ;
wire \mylcd|delay[14]~48 ;
wire \mylcd|delay[15]~49_combout ;
wire \mylcd|delay[15]~50 ;
wire \mylcd|delay[16]~51_combout ;
wire \mylcd|LessThan4~3_combout ;
wire \mylcd|LessThan4~2_combout ;
wire \mylcd|LessThan4~4_combout ;
wire \mylcd|delay[16]~52 ;
wire \mylcd|delay[17]~53_combout ;
wire \mylcd|LessThan4~1_combout ;
wire \mylcd|LessThan4~0_combout ;
wire \mylcd|LessThan4~5_combout ;
wire \mylcd|Selector4~0_combout ;
wire \mylcd|state1.D~q ;
wire \myprocessor|my_PC|bits:0:r~q ;
wire \myprocessor|PCNew[0]~0_combout ;
wire \myprocessor|my_control|Jr~0_combout ;
wire \myprocessor|my_control|Jal~0_combout ;
wire \myprocessor|RegTar_mux|F[3]~0_combout ;
wire \myprocessor|my_regfile|valB[18]~7_combout ;
wire \myprocessor|my_regfile|valB[18]~34_combout ;
wire \myprocessor|my_regfile|valB[18]~35_combout ;
wire \myprocessor|RegTar_mux|F[4]~1_combout ;
wire \myprocessor|my_regfile|valB[18]~42_combout ;
wire \myprocessor|my_regfile|valB[18]~5_combout ;
wire \myprocessor|my_regfile|valB[18]~14_combout ;
wire \myprocessor|my_regfile|valB[18]~15_combout ;
wire \myprocessor|my_regfile|valB[18]~16_combout ;
wire \myprocessor|my_regfile|valB[18]~17_combout ;
wire \myprocessor|my_regfile|valB[18]~18_combout ;
wire \myprocessor|my_regfile|valB[18]~12_combout ;
wire \myprocessor|my_regfile|valB[18]~699_combout ;
wire \myprocessor|my_regfile|valB[18]~10_combout ;
wire \myprocessor|my_regfile|valB[18]~11_combout ;
wire \myprocessor|my_regfile|valB[18]~13_combout ;
wire \myprocessor|my_regfile|valB[18]~6_combout ;
wire \myprocessor|my_regfile|valB[18]~8_combout ;
wire \myprocessor|my_regfile|valB[18]~9_combout ;
wire \myprocessor|my_regfile|valB[18]~4_combout ;
wire \myprocessor|my_regfile|valB[18]~19_combout ;
wire \myps2|head~0_combout ;
wire \myprocessor|my_regfile|inEnable[23]~176_combout ;
wire \myprocessor|my_regfile|inEnable[9]~185_combout ;
wire \myprocessor|my_regfile|inEnable[8]~216_combout ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:10:r~q ;
wire \myprocessor|my_regfile|inEnable[10]~210_combout ;
wire \myprocessor|my_regfile|regs:10:reg_array|r|bits:10:r~q ;
wire \myprocessor|my_regfile|valA[10]~255_combout ;
wire \myprocessor|my_regfile|inEnable[11]~211_combout ;
wire \myprocessor|my_regfile|regs:11:reg_array|r|bits:10:r~q ;
wire \myprocessor|my_regfile|inEnable[9]~205_combout ;
wire \myprocessor|my_regfile|regs:9:reg_array|r|bits:10:r~q ;
wire \myprocessor|my_regfile|valA[10]~256_combout ;
wire \myprocessor|my_regfile|inEnable[1]~187_combout ;
wire \myprocessor|my_regfile|inEnable[1]~189_combout ;
wire \myprocessor|my_regfile|inEnable[3]~195_combout ;
wire \myprocessor|my_regfile|regs:3:reg_array|r|bits:10:r~q ;
wire \myprocessor|my_regfile|valA[8]~14_combout ;
wire \myprocessor|my_regfile|inEnable[28]~181_combout ;
wire \myprocessor|my_regfile|inEnable[2]~188_combout ;
wire \myprocessor|my_regfile|regs:2:reg_array|r|bits:10:r~q ;
wire \myprocessor|my_regfile|inEnable[7]~190_combout ;
wire \myprocessor|my_regfile|inEnable[6]~213_combout ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:10:r~q ;
wire \myprocessor|my_regfile|inEnable[7]~212_combout ;
wire \myprocessor|my_regfile|regs:7:reg_array|r|bits:10:r~q ;
wire \myprocessor|my_regfile|inEnable[4]~215_combout ;
wire \myprocessor|my_regfile|regs:4:reg_array|r|bits:10:r~q ;
wire \myprocessor|my_regfile|inEnable[5]~214_combout ;
wire \myprocessor|my_regfile|regs:5:reg_array|r|bits:10:r~q ;
wire \myprocessor|my_regfile|valA[10]~257_combout ;
wire \myprocessor|my_regfile|valA[10]~258_combout ;
wire \myprocessor|my_regfile|valA[8]~18_combout ;
wire \myprocessor|my_regfile|inEnable[1]~196_combout ;
wire \myprocessor|my_regfile|regs:1:reg_array|r|bits:10:r~q ;
wire \myprocessor|my_regfile|valA[8]~17_combout ;
wire \myprocessor|my_regfile|valA[10]~259_combout ;
wire \myprocessor|my_regfile|valA[10]~260_combout ;
wire \myprocessor|my_regfile|valA[8]~10_combout ;
wire \myprocessor|my_regfile|valA[8]~13_combout ;
wire \myprocessor|my_regfile|valA[10]~261_combout ;
wire \myprocessor|my_regfile|inEnable[15]~186_combout ;
wire \myprocessor|my_regfile|inEnable[12]~207_combout ;
wire \myprocessor|my_regfile|regs:12:reg_array|r|bits:10:r~q ;
wire \myprocessor|my_regfile|inEnable[13]~208_combout ;
wire \myprocessor|my_regfile|regs:13:reg_array|r|bits:10:r~q ;
wire \myprocessor|my_regfile|valA[10]~262_combout ;
wire \myprocessor|my_regfile|inEnable[15]~206_combout ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:10:r~q ;
wire \myprocessor|my_regfile|inEnable[14]~209_combout ;
wire \myprocessor|my_regfile|regs:14:reg_array|r|bits:10:r~q ;
wire \myprocessor|my_regfile|valA[10]~263_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:10:r~feeder_combout ;
wire \myprocessor|my_regfile|inEnable[23]~184_combout ;
wire \myprocessor|my_regfile|inEnable[20]~200_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:10:r~q ;
wire \myprocessor|my_regfile|inEnable[24]~182_combout ;
wire \myprocessor|my_regfile|inEnable[24]~194_combout ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:10:r~q ;
wire \myprocessor|my_regfile|inEnable[17]~183_combout ;
wire \myprocessor|my_regfile|inEnable[16]~197_combout ;
wire \myprocessor|my_regfile|regs:16:reg_array|r|bits:10:r~q ;
wire \myprocessor|my_regfile|valA[10]~249_combout ;
wire \myprocessor|my_regfile|valA[10]~250_combout ;
wire \myprocessor|my_regfile|inEnable[21]~201_combout ;
wire \myprocessor|my_regfile|regs:21:reg_array|r|bits:10:r~q ;
wire \myprocessor|my_regfile|writeDecode|w~0_combout ;
wire \myprocessor|my_regfile|inEnable[29]~179_combout ;
wire \myprocessor|my_regfile|regs:29:reg_array|r|bits:10:r~q ;
wire \myprocessor|my_regfile|inEnable[25]~180_combout ;
wire \myprocessor|my_regfile|inEnable[25]~191_combout ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:10:r~q ;
wire \myprocessor|my_regfile|inEnable[17]~198_combout ;
wire \myprocessor|my_regfile|regs:17:reg_array|r|bits:10:r~q ;
wire \myprocessor|my_regfile|valA[10]~247_combout ;
wire \myprocessor|my_regfile|valA[10]~248_combout ;
wire \myprocessor|my_regfile|valA[10]~251_combout ;
wire \myprocessor|my_regfile|inEnable[27]~193_combout ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:10:r~q ;
wire \myprocessor|my_control|RegWrite~0_combout ;
wire \myprocessor|my_regfile|inEnable[31]~178_combout ;
wire \myprocessor|my_regfile|regs:31:reg_array|r|bits:10:r~q ;
wire \myprocessor|my_regfile|inEnable[19]~204_combout ;
wire \myprocessor|my_regfile|regs:19:reg_array|r|bits:10:r~q ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:10:r~feeder_combout ;
wire \myprocessor|my_regfile|inEnable[23]~199_combout ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:10:r~q ;
wire \myprocessor|my_regfile|valA[10]~252_combout ;
wire \myprocessor|my_regfile|valA[10]~253_combout ;
wire \myprocessor|my_regfile|inEnable[18]~203_combout ;
wire \myprocessor|my_regfile|regs:18:reg_array|r|bits:10:r~q ;
wire \myprocessor|my_regfile|inEnable[22]~202_combout ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:10:r~q ;
wire \myprocessor|my_regfile|valA[10]~245_combout ;
wire \myprocessor|my_regfile|regs:30:reg_array|r|bits:10:r~q ;
wire \myprocessor|my_regfile|inEnable[26]~192_combout ;
wire \myprocessor|my_regfile|regs:26:reg_array|r|bits:10:r~q ;
wire \myprocessor|my_regfile|valA[10]~246_combout ;
wire \myprocessor|my_regfile|valA[10]~254_combout ;
wire \myprocessor|my_regfile|valA[10]~264_combout ;
wire \myprocessor|my_control|ALUSrc~0_combout ;
wire \myprocessor|my_regfile|regs:12:reg_array|r|bits:4:r~q ;
wire \myprocessor|my_regfile|regs:13:reg_array|r|bits:4:r~q ;
wire \myprocessor|my_regfile|valA[4]~142_combout ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:4:r~q ;
wire \myprocessor|my_regfile|regs:14:reg_array|r|bits:4:r~q ;
wire \myprocessor|my_regfile|valA[4]~143_combout ;
wire \myprocessor|my_regfile|regs:16:reg_array|r|bits:4:r~q ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:4:r~q ;
wire \myprocessor|my_regfile|valA[4]~129_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:4:r~q ;
wire \myprocessor|my_regfile|inEnable[28]~177_combout ;
wire \myprocessor|my_regfile|regs:28:reg_array|r|bits:4:r~q ;
wire \myprocessor|my_regfile|valA[4]~130_combout ;
wire \myprocessor|my_regfile|regs:17:reg_array|r|bits:4:r~q ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:4:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:4:r~q ;
wire \myprocessor|my_regfile|valA[4]~127_combout ;
wire \myprocessor|my_regfile|regs:29:reg_array|r|bits:4:r~q ;
wire \myprocessor|my_regfile|regs:21:reg_array|r|bits:4:r~q ;
wire \myprocessor|my_regfile|valA[4]~128_combout ;
wire \myprocessor|my_regfile|valA[4]~131_combout ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:4:r~q ;
wire \myprocessor|my_regfile|regs:31:reg_array|r|bits:4:r~q ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:4:r~q ;
wire \myprocessor|my_regfile|regs:19:reg_array|r|bits:4:r~q ;
wire \myprocessor|my_regfile|valA[4]~132_combout ;
wire \myprocessor|my_regfile|valA[4]~133_combout ;
wire \myprocessor|my_regfile|regs:18:reg_array|r|bits:4:r~q ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:4:r~q ;
wire \myprocessor|my_regfile|valA[4]~125_combout ;
wire \myprocessor|my_regfile|regs:30:reg_array|r|bits:4:r~q ;
wire \myprocessor|my_regfile|regs:26:reg_array|r|bits:4:r~q ;
wire \myprocessor|my_regfile|valA[4]~126_combout ;
wire \myprocessor|my_regfile|valA[4]~134_combout ;
wire \myprocessor|my_regfile|regs:10:reg_array|r|bits:4:r~q ;
wire \myprocessor|my_regfile|valA[4]~135_combout ;
wire \myprocessor|my_regfile|regs:9:reg_array|r|bits:4:r~q ;
wire \myprocessor|my_regfile|regs:11:reg_array|r|bits:4:r~q ;
wire \myprocessor|my_regfile|valA[4]~136_combout ;
wire \myprocessor|my_regfile|regs:2:reg_array|r|bits:4:r~q ;
wire \myprocessor|my_regfile|regs:3:reg_array|r|bits:4:r~q ;
wire \myprocessor|my_regfile|regs:5:reg_array|r|bits:4:r~q ;
wire \myprocessor|my_regfile|regs:4:reg_array|r|bits:4:r~q ;
wire \myprocessor|my_regfile|valA[4]~137_combout ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:4:r~q ;
wire \myprocessor|my_regfile|regs:7:reg_array|r|bits:4:r~q ;
wire \myprocessor|my_regfile|valA[4]~138_combout ;
wire \myprocessor|my_regfile|regs:1:reg_array|r|bits:4:r~q ;
wire \myprocessor|my_regfile|valA[4]~139_combout ;
wire \myprocessor|my_regfile|valA[4]~140_combout ;
wire \myprocessor|my_regfile|valA[4]~141_combout ;
wire \myprocessor|my_regfile|valA[4]~144_combout ;
wire \myprocessor|my_alu|R[4]~28_combout ;
wire \myprocessor|my_regfile|regs:10:reg_array|r|bits:1:r~q ;
wire \myprocessor|my_regfile|regs:11:reg_array|r|bits:1:r~q ;
wire \myprocessor|my_regfile|regs:9:reg_array|r|bits:1:r~q ;
wire \myprocessor|my_regfile|valA[1]~25_combout ;
wire \myprocessor|my_regfile|valA[1]~26_combout ;
wire \myprocessor|my_regfile|regs:12:reg_array|r|bits:1:r~q ;
wire \myprocessor|my_regfile|regs:14:reg_array|r|bits:1:r~q ;
wire \myprocessor|my_regfile|valA[1]~42_combout ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:1:r~q ;
wire \myprocessor|my_regfile|regs:13:reg_array|r|bits:1:r~q ;
wire \myprocessor|my_regfile|valA[1]~43_combout ;
wire \myprocessor|my_regfile|regs:29:reg_array|r|bits:1:r~q ;
wire \myprocessor|my_regfile|regs:21:reg_array|r|bits:1:r~q ;
wire \myprocessor|my_regfile|regs:17:reg_array|r|bits:1:r~q ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:1:r~q ;
wire \myprocessor|my_regfile|valA[1]~27_combout ;
wire \myprocessor|my_regfile|valA[1]~28_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:1:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:1:r~q ;
wire \myprocessor|my_regfile|regs:28:reg_array|r|bits:1:r~q ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:1:r~q ;
wire \myprocessor|my_regfile|regs:16:reg_array|r|bits:1:r~q ;
wire \myprocessor|my_regfile|valA[1]~31_combout ;
wire \myprocessor|my_regfile|valA[1]~32_combout ;
wire \myprocessor|my_regfile|regs:26:reg_array|r|bits:1:r~q ;
wire \myprocessor|my_regfile|regs:30:reg_array|r|bits:1:r~q ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:1:r~q ;
wire \myprocessor|my_regfile|regs:18:reg_array|r|bits:1:r~q ;
wire \myprocessor|my_regfile|valA[1]~29_combout ;
wire \myprocessor|my_regfile|valA[1]~30_combout ;
wire \myprocessor|my_regfile|valA[1]~33_combout ;
wire \myprocessor|my_regfile|regs:19:reg_array|r|bits:1:r~q ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:1:r~q ;
wire \myprocessor|my_regfile|valA[1]~34_combout ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:1:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:1:r~q ;
wire \myprocessor|my_regfile|regs:31:reg_array|r|bits:1:r~q ;
wire \myprocessor|my_regfile|valA[1]~35_combout ;
wire \myprocessor|my_regfile|valA[1]~36_combout ;
wire \myprocessor|my_regfile|regs:2:reg_array|r|bits:1:r~q ;
wire \myprocessor|my_regfile|regs:3:reg_array|r|bits:1:r~q ;
wire \myprocessor|my_regfile|regs:1:reg_array|r|bits:1:r~q ;
wire \myprocessor|my_regfile|regs:5:reg_array|r|bits:1:r~q ;
wire \myprocessor|my_regfile|regs:4:reg_array|r|bits:1:r~q ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:1:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:1:r~q ;
wire \myprocessor|my_regfile|valA[1]~37_combout ;
wire \myprocessor|my_regfile|regs:7:reg_array|r|bits:1:r~q ;
wire \myprocessor|my_regfile|valA[1]~38_combout ;
wire \myprocessor|my_regfile|valA[1]~39_combout ;
wire \myprocessor|my_regfile|valA[1]~40_combout ;
wire \myprocessor|my_regfile|valA[1]~41_combout ;
wire \myprocessor|my_regfile|valA[1]~44_combout ;
wire \myprocessor|my_control|MemWrite~0_combout ;
wire \myprocessor|my_alu|R[0]~8_combout ;
wire \myprocessor|my_control|func[1]~1_combout ;
wire \myprocessor|my_regfile|regs:3:reg_array|r|bits:0:r~q ;
wire \myprocessor|my_regfile|regs:2:reg_array|r|bits:0:r~q ;
wire \myprocessor|my_regfile|regs:4:reg_array|r|bits:0:r~q ;
wire \myprocessor|my_regfile|regs:5:reg_array|r|bits:0:r~q ;
wire \myprocessor|my_regfile|valA[0]~15_combout ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:0:r~q ;
wire \myprocessor|my_regfile|regs:7:reg_array|r|bits:0:r~q ;
wire \myprocessor|my_regfile|valA[0]~16_combout ;
wire \myprocessor|my_regfile|regs:1:reg_array|r|bits:0:r~q ;
wire \myprocessor|my_regfile|valA[0]~19_combout ;
wire \myprocessor|my_regfile|valA[0]~20_combout ;
wire \myprocessor|my_regfile|regs:10:reg_array|r|bits:0:r~q ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:0:r~q ;
wire \myprocessor|my_regfile|valA[0]~11_combout ;
wire \myprocessor|my_regfile|regs:11:reg_array|r|bits:0:r~q ;
wire \myprocessor|my_regfile|regs:9:reg_array|r|bits:0:r~q ;
wire \myprocessor|my_regfile|valA[0]~12_combout ;
wire \myprocessor|my_regfile|valA[0]~21_combout ;
wire \myprocessor|my_regfile|regs:12:reg_array|r|bits:0:r~q ;
wire \myprocessor|my_regfile|regs:13:reg_array|r|bits:0:r~q ;
wire \myprocessor|my_regfile|valA[0]~22_combout ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:0:r~q ;
wire \myprocessor|my_regfile|regs:14:reg_array|r|bits:0:r~q ;
wire \myprocessor|my_regfile|valA[0]~23_combout ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:0:r~q ;
wire \myprocessor|my_regfile|regs:31:reg_array|r|bits:0:r~q ;
wire \myprocessor|my_regfile|regs:19:reg_array|r|bits:0:r~q ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:0:r~q ;
wire \myprocessor|my_regfile|valA[0]~7_combout ;
wire \myprocessor|my_regfile|valA[0]~8_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:0:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:0:r~q ;
wire \myprocessor|my_regfile|regs:16:reg_array|r|bits:0:r~q ;
wire \myprocessor|my_regfile|valA[0]~4_combout ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:0:r~q ;
wire \myprocessor|my_regfile|valA[0]~5_combout ;
wire \myprocessor|my_regfile|regs:17:reg_array|r|bits:0:r~q ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:0:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:0:r~q ;
wire \myprocessor|my_regfile|valA[0]~2_combout ;
wire \myprocessor|my_regfile|regs:29:reg_array|r|bits:0:r~q ;
wire \myprocessor|my_regfile|regs:21:reg_array|r|bits:0:r~q ;
wire \myprocessor|my_regfile|valA[0]~3_combout ;
wire \myprocessor|my_regfile|valA[0]~6_combout ;
wire \myprocessor|my_regfile|regs:26:reg_array|r|bits:0:r~q ;
wire \myprocessor|my_regfile|regs:30:reg_array|r|bits:0:r~q ;
wire \myprocessor|my_regfile|regs:18:reg_array|r|bits:0:r~q ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:0:r~q ;
wire \myprocessor|my_regfile|valA[0]~0_combout ;
wire \myprocessor|my_regfile|valA[0]~1_combout ;
wire \myprocessor|my_regfile|valA[0]~9_combout ;
wire \myprocessor|my_regfile|valA[0]~24_combout ;
wire \myprocessor|my_alu|R[0]~20_combout ;
wire \myprocessor|my_regfile|regs:11:reg_array|r|bits:21:r~q ;
wire \myprocessor|my_regfile|valB[18]~28_combout ;
wire \myprocessor|my_regfile|valB[18]~29_combout ;
wire \myprocessor|my_regfile|valB[18]~30_combout ;
wire \myprocessor|my_regfile|valB[18]~31_combout ;
wire \myprocessor|my_regfile|regs:10:reg_array|r|bits:21:r~q ;
wire \myprocessor|my_regfile|regs:9:reg_array|r|bits:21:r~q ;
wire \myprocessor|my_regfile|valB[21]~461_combout ;
wire \myprocessor|my_regfile|valB[18]~20_combout ;
wire \myprocessor|my_regfile|valB[18]~21_combout ;
wire \myprocessor|my_regfile|regs:13:reg_array|r|bits:21:r~q ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:21:r~q ;
wire \myprocessor|my_regfile|valB[21]~459_combout ;
wire \myprocessor|my_regfile|regs:14:reg_array|r|bits:21:r~q ;
wire \myprocessor|my_regfile|valB[21]~460_combout ;
wire \myprocessor|my_regfile|valB[21]~462_combout ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:21:r~q ;
wire \myprocessor|my_regfile|regs:30:reg_array|r|bits:21:r~q ;
wire \myprocessor|my_regfile|regs:31:reg_array|r|bits:21:r~q ;
wire \myprocessor|my_regfile|regs:28:reg_array|r|bits:21:r~q ;
wire \myprocessor|my_regfile|regs:29:reg_array|r|bits:21:r~q ;
wire \myprocessor|my_regfile|valB[21]~463_combout ;
wire \myprocessor|my_regfile|valB[21]~464_combout ;
wire \myprocessor|my_regfile|regs:26:reg_array|r|bits:21:r~q ;
wire \myprocessor|my_regfile|valB[21]~465_combout ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:21:r~q ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:21:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:21:r~q ;
wire \myprocessor|my_regfile|valB[21]~466_combout ;
wire \myprocessor|my_regfile|regs:17:reg_array|r|bits:21:r~q ;
wire \myprocessor|my_regfile|regs:18:reg_array|r|bits:21:r~q ;
wire \myprocessor|my_regfile|valB[21]~469_combout ;
wire \myprocessor|my_regfile|regs:19:reg_array|r|bits:21:r~q ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:21:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:21:r~q ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:21:r~q ;
wire \myprocessor|my_regfile|regs:21:reg_array|r|bits:21:r~q ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:21:r~q ;
wire \myprocessor|my_regfile|valB[21]~467_combout ;
wire \myprocessor|my_regfile|valB[21]~468_combout ;
wire \myprocessor|my_regfile|valB[21]~470_combout ;
wire \myprocessor|my_regfile|valB[21]~471_combout ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:21:r~q ;
wire \myprocessor|my_regfile|regs:16:reg_array|r|bits:21:r~q ;
wire \myprocessor|my_regfile|valB[21]~472_combout ;
wire \myprocessor|my_regfile|valB[18]~47_combout ;
wire \myprocessor|my_regfile|valB[18]~51_combout ;
wire \myprocessor|my_regfile|valB[18]~52_combout ;
wire \myprocessor|my_regfile|regs:1:reg_array|r|bits:21:r~q ;
wire \myprocessor|my_regfile|regs:3:reg_array|r|bits:21:r~q ;
wire \myprocessor|my_regfile|regs:2:reg_array|r|bits:21:r~q ;
wire \myprocessor|my_regfile|valB[18]~60_combout ;
wire \myprocessor|my_regfile|valB[18]~61_combout ;
wire \myprocessor|my_regfile|valB[18]~62_combout ;
wire \myprocessor|my_regfile|valB[18]~53_combout ;
wire \myprocessor|my_regfile|valB[18]~54_combout ;
wire \myprocessor|my_regfile|valB[18]~66_combout ;
wire \myprocessor|my_regfile|regs:4:reg_array|r|bits:21:r~q ;
wire \myprocessor|my_regfile|regs:5:reg_array|r|bits:21:r~q ;
wire \myprocessor|my_regfile|valB[18]~57_combout ;
wire \myprocessor|my_regfile|valB[18]~58_combout ;
wire \myprocessor|my_regfile|valB[18]~59_combout ;
wire \myprocessor|my_regfile|valB[18]~55_combout ;
wire \myprocessor|my_regfile|valB[18]~56_combout ;
wire \myprocessor|my_regfile|valB[18]~63_combout ;
wire \myprocessor|my_regfile|valB[21]~473_combout ;
wire \myprocessor|my_regfile|valB[18]~65_combout ;
wire \myprocessor|my_regfile|valB[18]~64_combout ;
wire \myprocessor|my_regfile|valB[18]~67_combout ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:21:r~q ;
wire \myprocessor|my_regfile|regs:7:reg_array|r|bits:21:r~q ;
wire \myprocessor|my_regfile|valB[21]~474_combout ;
wire \myprocessor|my_regfile|valB[21]~475_combout ;
wire \myprocessor|my_regfile|valB[21]~476_combout ;
wire \myprocessor|my_regfile|valB[21]~477_combout ;
wire \myprocessor|my_regfile|valB[21]~478_combout ;
wire \myprocessor|ALUSrc_mux|F[21]~19_combout ;
wire \myprocessor|my_control|func[0]~0_combout ;
wire \myprocessor|keyIn_mux|F~61_combout ;
wire \myprocessor|MemtoReg_mux|F[28]~12_combout ;
wire \myprocessor|MemtoReg_mux|F[19]~8_combout ;
wire \myprocessor|ALUSrc_mux|F[1]~0_combout ;
wire \myprocessor|my_regfile|regs:1:reg_array|r|bits:11:r~q ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:11:r~q ;
wire \myprocessor|my_regfile|regs:4:reg_array|r|bits:11:r~q ;
wire \myprocessor|my_regfile|valA[11]~277_combout ;
wire \myprocessor|my_regfile|regs:5:reg_array|r|bits:11:r~q ;
wire \myprocessor|my_regfile|valA[11]~278_combout ;
wire \myprocessor|my_regfile|valA[11]~279_combout ;
wire \myprocessor|my_regfile|regs:3:reg_array|r|bits:11:r~q ;
wire \myprocessor|my_regfile|regs:2:reg_array|r|bits:11:r~q ;
wire \myprocessor|my_regfile|valA[11]~280_combout ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:11:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:11:r~q ;
wire \myprocessor|my_regfile|regs:17:reg_array|r|bits:11:r~q ;
wire \myprocessor|my_regfile|valA[11]~267_combout ;
wire \myprocessor|my_regfile|regs:21:reg_array|r|bits:11:r~q ;
wire \myprocessor|my_regfile|regs:29:reg_array|r|bits:11:r~q ;
wire \myprocessor|my_regfile|valA[11]~268_combout ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:11:r~q ;
wire \myprocessor|my_regfile|regs:31:reg_array|r|bits:11:r~q ;
wire \myprocessor|my_regfile|regs:19:reg_array|r|bits:11:r~q ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:11:r~q ;
wire \myprocessor|my_regfile|valA[11]~274_combout ;
wire \myprocessor|my_regfile|valA[11]~275_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:11:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:11:r~q ;
wire \myprocessor|my_regfile|regs:28:reg_array|r|bits:11:r~q ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:11:r~q ;
wire \myprocessor|my_regfile|regs:16:reg_array|r|bits:11:r~q ;
wire \myprocessor|my_regfile|valA[11]~271_combout ;
wire \myprocessor|my_regfile|valA[11]~272_combout ;
wire \myprocessor|my_regfile|regs:26:reg_array|r|bits:11:r~q ;
wire \myprocessor|my_regfile|regs:30:reg_array|r|bits:11:r~q ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:11:r~q ;
wire \myprocessor|my_regfile|regs:18:reg_array|r|bits:11:r~q ;
wire \myprocessor|my_regfile|valA[11]~269_combout ;
wire \myprocessor|my_regfile|valA[11]~270_combout ;
wire \myprocessor|my_regfile|valA[11]~273_combout ;
wire \myprocessor|my_regfile|valA[11]~276_combout ;
wire \myprocessor|my_regfile|valA[11]~281_combout ;
wire \myprocessor|my_regfile|regs:13:reg_array|r|bits:11:r~q ;
wire \myprocessor|my_regfile|regs:12:reg_array|r|bits:11:r~q ;
wire \myprocessor|my_regfile|regs:14:reg_array|r|bits:11:r~q ;
wire \myprocessor|my_regfile|valA[11]~282_combout ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:11:r~q ;
wire \myprocessor|my_regfile|valA[11]~283_combout ;
wire \myprocessor|my_regfile|regs:9:reg_array|r|bits:11:r~q ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:11:r~q ;
wire \myprocessor|my_regfile|valA[11]~265_combout ;
wire \myprocessor|my_regfile|regs:10:reg_array|r|bits:11:r~q ;
wire \myprocessor|my_regfile|regs:11:reg_array|r|bits:11:r~q ;
wire \myprocessor|my_regfile|valA[11]~266_combout ;
wire \myprocessor|my_regfile|valA[11]~284_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~19_combout ;
wire \myprocessor|my_alu|R[0]~5_combout ;
wire \myprocessor|my_regfile|regs:13:reg_array|r|bits:5:r~q ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:5:r~q ;
wire \myprocessor|my_regfile|regs:12:reg_array|r|bits:5:r~q ;
wire \myprocessor|my_regfile|regs:14:reg_array|r|bits:5:r~q ;
wire \myprocessor|my_regfile|valA[5]~162_combout ;
wire \myprocessor|my_regfile|valA[5]~163_combout ;
wire \myprocessor|my_regfile|regs:11:reg_array|r|bits:5:r~q ;
wire \myprocessor|my_regfile|regs:10:reg_array|r|bits:5:r~q ;
wire \myprocessor|my_regfile|regs:9:reg_array|r|bits:5:r~q ;
wire \myprocessor|my_regfile|valA[5]~145_combout ;
wire \myprocessor|my_regfile|valA[5]~146_combout ;
wire \myprocessor|my_regfile|regs:7:reg_array|r|bits:5:r~q ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:5:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:5:r~q ;
wire \myprocessor|my_regfile|regs:4:reg_array|r|bits:5:r~q ;
wire \myprocessor|my_regfile|valA[5]~157_combout ;
wire \myprocessor|my_regfile|regs:5:reg_array|r|bits:5:r~q ;
wire \myprocessor|my_regfile|valA[5]~158_combout ;
wire \myprocessor|my_regfile|regs:1:reg_array|r|bits:5:r~q ;
wire \myprocessor|my_regfile|valA[5]~159_combout ;
wire \myprocessor|my_regfile|regs:2:reg_array|r|bits:5:r~q ;
wire \myprocessor|my_regfile|regs:3:reg_array|r|bits:5:r~q ;
wire \myprocessor|my_regfile|valA[5]~160_combout ;
wire \myprocessor|my_regfile|regs:26:reg_array|r|bits:5:r~q ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:5:r~q ;
wire \myprocessor|my_regfile|regs:18:reg_array|r|bits:5:r~q ;
wire \myprocessor|my_regfile|valA[5]~149_combout ;
wire \myprocessor|my_regfile|regs:30:reg_array|r|bits:5:r~q ;
wire \myprocessor|my_regfile|valA[5]~150_combout ;
wire \myprocessor|my_regfile|regs:16:reg_array|r|bits:5:r~q ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:5:r~q ;
wire \myprocessor|my_regfile|valA[5]~151_combout ;
wire \myprocessor|my_regfile|regs:28:reg_array|r|bits:5:r~q ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:5:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:5:r~q ;
wire \myprocessor|my_regfile|valA[5]~152_combout ;
wire \myprocessor|my_regfile|valA[5]~153_combout ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:5:r~q ;
wire \myprocessor|my_regfile|regs:31:reg_array|r|bits:5:r~q ;
wire \myprocessor|my_regfile|regs:19:reg_array|r|bits:5:r~q ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:5:r~q ;
wire \myprocessor|my_regfile|valA[5]~154_combout ;
wire \myprocessor|my_regfile|valA[5]~155_combout ;
wire \myprocessor|my_regfile|regs:17:reg_array|r|bits:5:r~q ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:5:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:5:r~q ;
wire \myprocessor|my_regfile|valA[5]~147_combout ;
wire \myprocessor|my_regfile|regs:29:reg_array|r|bits:5:r~q ;
wire \myprocessor|my_regfile|regs:21:reg_array|r|bits:5:r~q ;
wire \myprocessor|my_regfile|valA[5]~148_combout ;
wire \myprocessor|my_regfile|valA[5]~156_combout ;
wire \myprocessor|my_regfile|valA[5]~161_combout ;
wire \myprocessor|my_regfile|valA[5]~164_combout ;
wire \myprocessor|my_regfile|regs:16:reg_array|r|bits:2:r~q ;
wire \myprocessor|my_regfile|regs:17:reg_array|r|bits:2:r~q ;
wire \myprocessor|my_regfile|regs:19:reg_array|r|bits:2:r~q ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:2:r~q ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:2:r~q ;
wire \myprocessor|my_regfile|regs:21:reg_array|r|bits:2:r~q ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:2:r~q ;
wire \myprocessor|my_regfile|valB[2]~183_combout ;
wire \myprocessor|my_regfile|valB[2]~184_combout ;
wire \myprocessor|my_regfile|regs:18:reg_array|r|bits:2:r~q ;
wire \myprocessor|my_regfile|valB[2]~185_combout ;
wire \myprocessor|my_regfile|valB[2]~186_combout ;
wire \myprocessor|my_regfile|valB[2]~187_combout ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:2:r~q ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:2:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:2:r~q ;
wire \myprocessor|my_regfile|regs:26:reg_array|r|bits:2:r~q ;
wire \myprocessor|my_regfile|valB[2]~181_combout ;
wire \myprocessor|my_regfile|regs:30:reg_array|r|bits:2:r~q ;
wire \myprocessor|my_regfile|regs:31:reg_array|r|bits:2:r~q ;
wire \myprocessor|my_regfile|regs:29:reg_array|r|bits:2:r~q ;
wire \myprocessor|my_regfile|valB[2]~179_combout ;
wire \myprocessor|my_regfile|regs:28:reg_array|r|bits:2:r~q ;
wire \myprocessor|my_regfile|valB[2]~180_combout ;
wire \myprocessor|my_regfile|valB[2]~182_combout ;
wire \myprocessor|my_regfile|valB[2]~188_combout ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:2:r~q ;
wire \myprocessor|my_regfile|regs:1:reg_array|r|bits:2:r~q ;
wire \myprocessor|my_regfile|regs:2:reg_array|r|bits:2:r~q ;
wire \myprocessor|my_regfile|regs:3:reg_array|r|bits:2:r~q ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:2:r~q ;
wire \myprocessor|my_regfile|regs:7:reg_array|r|bits:2:r~q ;
wire \myprocessor|my_regfile|regs:4:reg_array|r|bits:2:r~q ;
wire \myprocessor|my_regfile|regs:5:reg_array|r|bits:2:r~q ;
wire \myprocessor|my_regfile|valB[2]~193_combout ;
wire \myprocessor|my_regfile|valB[2]~194_combout ;
wire \myprocessor|my_regfile|valB[2]~195_combout ;
wire \myprocessor|my_regfile|valB[2]~196_combout ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:2:r~q ;
wire \myprocessor|my_regfile|regs:14:reg_array|r|bits:2:r~q ;
wire \myprocessor|my_regfile|regs:13:reg_array|r|bits:2:r~q ;
wire \myprocessor|my_regfile|regs:12:reg_array|r|bits:2:r~q ;
wire \myprocessor|my_regfile|valB[2]~189_combout ;
wire \myprocessor|my_regfile|valB[2]~190_combout ;
wire \myprocessor|my_regfile|regs:10:reg_array|r|bits:2:r~q ;
wire \myprocessor|my_regfile|valB[2]~191_combout ;
wire \myprocessor|my_regfile|regs:11:reg_array|r|bits:2:r~q ;
wire \myprocessor|my_regfile|regs:9:reg_array|r|bits:2:r~q ;
wire \myprocessor|my_regfile|valB[2]~192_combout ;
wire \myprocessor|my_regfile|valB[2]~197_combout ;
wire \myprocessor|my_regfile|valB[2]~198_combout ;
wire \myprocessor|my_control|func[2]~2_combout ;
wire \myprocessor|my_regfile|regs:16:reg_array|r|bits:9:r~q ;
wire \myprocessor|my_regfile|regs:31:reg_array|r|bits:9:r~q ;
wire \myprocessor|my_regfile|regs:28:reg_array|r|bits:9:r~q ;
wire \myprocessor|my_regfile|regs:29:reg_array|r|bits:9:r~q ;
wire \myprocessor|my_regfile|valB[9]~283_combout ;
wire \myprocessor|my_regfile|regs:30:reg_array|r|bits:9:r~q ;
wire \myprocessor|my_regfile|valB[9]~284_combout ;
wire \myprocessor|my_regfile|regs:26:reg_array|r|bits:9:r~q ;
wire \myprocessor|my_regfile|valB[9]~285_combout ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:9:r~q ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:9:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:9:r~q ;
wire \myprocessor|my_regfile|valB[9]~286_combout ;
wire \myprocessor|my_regfile|regs:19:reg_array|r|bits:9:r~q ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:9:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:9:r~q ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:9:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:9:r~q ;
wire \myprocessor|my_regfile|regs:21:reg_array|r|bits:9:r~q ;
wire \myprocessor|my_regfile|valB[9]~287_combout ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:9:r~q ;
wire \myprocessor|my_regfile|valB[9]~288_combout ;
wire \myprocessor|my_regfile|regs:18:reg_array|r|bits:9:r~q ;
wire \myprocessor|my_regfile|regs:17:reg_array|r|bits:9:r~q ;
wire \myprocessor|my_regfile|valB[9]~289_combout ;
wire \myprocessor|my_regfile|valB[9]~290_combout ;
wire \myprocessor|my_regfile|valB[9]~291_combout ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:9:r~q ;
wire \myprocessor|my_regfile|valB[9]~292_combout ;
wire \myprocessor|my_regfile|regs:7:reg_array|r|bits:9:r~q ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:9:r~q ;
wire \myprocessor|my_regfile|regs:4:reg_array|r|bits:9:r~q ;
wire \myprocessor|my_regfile|regs:5:reg_array|r|bits:9:r~q ;
wire \myprocessor|my_regfile|valB[9]~293_combout ;
wire \myprocessor|my_regfile|valB[9]~294_combout ;
wire \myprocessor|my_regfile|regs:2:reg_array|r|bits:9:r~q ;
wire \myprocessor|my_regfile|valB[9]~295_combout ;
wire \myprocessor|my_regfile|regs:3:reg_array|r|bits:9:r~q ;
wire \myprocessor|my_regfile|regs:1:reg_array|r|bits:9:r~q ;
wire \myprocessor|my_regfile|valB[9]~296_combout ;
wire \myprocessor|my_regfile|valB[9]~297_combout ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:9:r~q ;
wire \myprocessor|my_regfile|regs:12:reg_array|r|bits:9:r~q ;
wire \myprocessor|my_regfile|regs:14:reg_array|r|bits:9:r~q ;
wire \myprocessor|my_regfile|regs:13:reg_array|r|bits:9:r~q ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:9:r~q ;
wire \myprocessor|my_regfile|valB[9]~279_combout ;
wire \myprocessor|my_regfile|valB[9]~280_combout ;
wire \myprocessor|my_regfile|regs:9:reg_array|r|bits:9:r~q ;
wire \myprocessor|my_regfile|regs:10:reg_array|r|bits:9:r~q ;
wire \myprocessor|my_regfile|valB[9]~281_combout ;
wire \myprocessor|my_regfile|valB[9]~282_combout ;
wire \myprocessor|my_regfile|valB[9]~298_combout ;
wire \myprocessor|Jr_mux|F[9]~31_combout ;
wire \myprocessor|my_PC|bits:9:r~q ;
wire \myps2|size[0]~6_combout ;
wire \ps2_data~input_o ;
wire \ps2_clock~input_o ;
wire \myps2|fcount[0]~5_combout ;
wire \myps2|last_value~feeder_combout ;
wire \myps2|last_value~q ;
wire \myps2|process_0~0_combout ;
wire \myps2|fcount[0]~6 ;
wire \myps2|fcount[1]~7_combout ;
wire \myps2|ps2_clock_filtered~0_combout ;
wire \myps2|fcount[1]~8 ;
wire \myps2|fcount[2]~9_combout ;
wire \myps2|fcount[2]~10 ;
wire \myps2|fcount[3]~11_combout ;
wire \myps2|fcount[3]~12 ;
wire \myps2|fcount[4]~13_combout ;
wire \myps2|ps2_clock_filtered~1_combout ;
wire \myps2|ps2_clock_filtered~2_combout ;
wire \myps2|ps2_clock_filtered~q ;
wire \myps2|prev_clock~q ;
wire \myps2|reading_key~2_combout ;
wire \myps2|reading_key~q ;
wire \myps2|bcount[3]~6_combout ;
wire \myps2|process_1~0_combout ;
wire \myps2|bcount[0]~3_combout ;
wire \myps2|bcount[1]~5_combout ;
wire \myps2|Add1~1_combout ;
wire \myps2|bcount[2]~4_combout ;
wire \myps2|Add1~0_combout ;
wire \myps2|bcount[3]~2_combout ;
wire \myps2|Equal1~0_combout ;
wire \myps2|shift_reg[7]~2_combout ;
wire \myps2|Mux4~6_combout ;
wire \myps2|Mux4~10_combout ;
wire \myps2|Mux4~11_combout ;
wire \myps2|Mux4~7_combout ;
wire \myps2|Mux4~8_combout ;
wire \myps2|Mux4~2_combout ;
wire \myps2|Mux4~1_combout ;
wire \myps2|Mux4~3_combout ;
wire \myps2|Mux4~4_combout ;
wire \myps2|Mux4~0_combout ;
wire \myps2|Mux4~5_combout ;
wire \myps2|Mux4~9_combout ;
wire \myps2|Mux7~14_combout ;
wire \myps2|Mux7~13_combout ;
wire \myps2|Mux7~15_combout ;
wire \myps2|Mux7~1_combout ;
wire \myps2|Mux7~2_combout ;
wire \myps2|Mux7~0_combout ;
wire \myps2|Mux7~3_combout ;
wire \myps2|Mux7~6_combout ;
wire \myps2|Mux7~10_combout ;
wire \myps2|Mux7~7_combout ;
wire \myps2|Mux7~8_combout ;
wire \myps2|Mux7~9_combout ;
wire \myps2|Mux7~11_combout ;
wire \myps2|Mux7~4_combout ;
wire \myps2|Mux7~5_combout ;
wire \myps2|Equal2~0_combout ;
wire \myps2|Equal3~0_combout ;
wire \myps2|Equal3~1_combout ;
wire \myps2|Equal2~1_combout ;
wire \myps2|Equal2~2_combout ;
wire \myps2|shift~3_combout ;
wire \myps2|break_code~0_combout ;
wire \myps2|break_code~q ;
wire \myps2|shift~2_combout ;
wire \myps2|shift~q ;
wire \myps2|Mux7~12_combout ;
wire \myps2|Mux7~16_combout ;
wire \myps2|Mux7~17_combout ;
wire \myps2|Mux2~1_combout ;
wire \myps2|Mux2~5_combout ;
wire \myps2|Mux2~3_combout ;
wire \myps2|Mux2~2_combout ;
wire \myps2|Mux2~4_combout ;
wire \myps2|Mux2~6_combout ;
wire \myps2|Mux2~7_combout ;
wire \myps2|Mux2~0_combout ;
wire \myps2|Mux2~8_combout ;
wire \myps2|Mux2~9_combout ;
wire \myps2|Mux2~10_combout ;
wire \myps2|Mux2~11_combout ;
wire \myps2|Mux0~5_combout ;
wire \myps2|Mux0~6_combout ;
wire \myps2|Mux0~7_combout ;
wire \myps2|Mux0~1_combout ;
wire \myps2|Mux0~2_combout ;
wire \myps2|Mux0~3_combout ;
wire \myps2|Mux0~0_combout ;
wire \myps2|Mux0~4_combout ;
wire \myps2|Mux0~8_combout ;
wire \myps2|Mux6~1_combout ;
wire \myps2|Mux6~0_combout ;
wire \myps2|Mux6~2_combout ;
wire \myps2|Mux6~7_combout ;
wire \myps2|Mux6~3_combout ;
wire \myps2|Mux6~4_combout ;
wire \myps2|Mux6~5_combout ;
wire \myps2|Mux6~6_combout ;
wire \myps2|Mux6~8_combout ;
wire \myps2|Mux6~9_combout ;
wire \myps2|Mux3~1_combout ;
wire \myps2|Mux3~0_combout ;
wire \myps2|Mux3~2_combout ;
wire \myps2|Mux3~3_combout ;
wire \myps2|Mux3~4_combout ;
wire \myps2|Mux3~7_combout ;
wire \myps2|Mux3~8_combout ;
wire \myps2|Mux3~5_combout ;
wire \myps2|Mux3~6_combout ;
wire \myps2|Equal4~0_combout ;
wire \myps2|Mux5~5_combout ;
wire \myps2|Mux5~3_combout ;
wire \myps2|Mux5~4_combout ;
wire \myps2|Mux5~6_combout ;
wire \myps2|Mux5~1_combout ;
wire \myps2|Mux5~0_combout ;
wire \myps2|Mux5~2_combout ;
wire \myps2|Mux5~7_combout ;
wire \myps2|Equal4~1_combout ;
wire \myps2|fifo_write~0_combout ;
wire \myps2|fifo_write~1_combout ;
wire \myps2|fifo_write~2_combout ;
wire \myps2|fifo_write~q ;
wire \myps2|size[0]~7 ;
wire \myps2|size[1]~9_combout ;
wire \myps2|size[1]~10 ;
wire \myps2|size[2]~11_combout ;
wire \myps2|size[2]~12 ;
wire \myps2|size[3]~13_combout ;
wire \myps2|size[3]~14 ;
wire \myps2|size[4]~15_combout ;
wire \myps2|size[4]~16 ;
wire \myps2|size[5]~17_combout ;
wire \myps2|fifo~24_combout ;
wire \myps2|process_2~0_combout ;
wire \myps2|size[1]~8_combout ;
wire \myps2|Equal6~0_combout ;
wire \myprocessor|keyIn_mux|F[8]~40_combout ;
wire \myprocessor|Jr_mux|F[7]~49_combout ;
wire \myprocessor|my_PC|bits:7:r~q ;
wire \myprocessor|my_PC|bits:6:r~q ;
wire \myprocessor|my_PC|bits:5:r~q ;
wire \myprocessor|my_PC|bits:4:r~q ;
wire \myprocessor|my_PC|bits:3:r~q ;
wire \myprocessor|my_PC|bits:2:r~q ;
wire \myprocessor|my_PC|bits:1:r~q ;
wire \myprocessor|PCNew[0]~1 ;
wire \myprocessor|PCNew[1]~3 ;
wire \myprocessor|PCNew[2]~5 ;
wire \myprocessor|PCNew[3]~7 ;
wire \myprocessor|PCNew[4]~9 ;
wire \myprocessor|PCNew[5]~11 ;
wire \myprocessor|PCNew[6]~13 ;
wire \myprocessor|PCNew[7]~15 ;
wire \myprocessor|PCNew[8]~16_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~5_combout ;
wire \myprocessor|PCNew[7]~14_combout ;
wire \myprocessor|ALUSrc_mux|F[7]~7_combout ;
wire \myprocessor|ALUSrc_mux|F[2]~4_combout ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:18:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:18:r~q ;
wire \myprocessor|my_regfile|regs:19:reg_array|r|bits:18:r~q ;
wire \myprocessor|my_regfile|valA[18]~372_combout ;
wire \myprocessor|my_regfile|regs:31:reg_array|r|bits:18:r~q ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:18:r~q ;
wire \myprocessor|my_regfile|valA[18]~373_combout ;
wire \myprocessor|my_regfile|regs:30:reg_array|r|bits:18:r~q ;
wire \myprocessor|my_regfile|regs:18:reg_array|r|bits:18:r~q ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:18:r~q ;
wire \myprocessor|my_regfile|valA[18]~365_combout ;
wire \myprocessor|my_regfile|valA[18]~366_combout ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:18:r~q ;
wire \myprocessor|my_regfile|regs:16:reg_array|r|bits:18:r~q ;
wire \myprocessor|my_regfile|valA[18]~369_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:18:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:18:r~q ;
wire \myprocessor|my_regfile|regs:28:reg_array|r|bits:18:r~q ;
wire \myprocessor|my_regfile|valA[18]~370_combout ;
wire \myprocessor|my_regfile|regs:21:reg_array|r|bits:18:r~q ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:18:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:18:r~q ;
wire \myprocessor|my_regfile|regs:17:reg_array|r|bits:18:r~q ;
wire \myprocessor|my_regfile|valA[18]~367_combout ;
wire \myprocessor|my_regfile|regs:29:reg_array|r|bits:18:r~q ;
wire \myprocessor|my_regfile|valA[18]~368_combout ;
wire \myprocessor|my_regfile|valA[18]~371_combout ;
wire \myprocessor|my_regfile|valA[18]~374_combout ;
wire \myprocessor|my_regfile|regs:14:reg_array|r|bits:18:r~q ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:18:r~q ;
wire \myprocessor|my_regfile|regs:12:reg_array|r|bits:18:r~q ;
wire \myprocessor|my_regfile|regs:13:reg_array|r|bits:18:r~q ;
wire \myprocessor|my_regfile|valA[18]~382_combout ;
wire \myprocessor|my_regfile|valA[18]~383_combout ;
wire \myprocessor|my_regfile|regs:11:reg_array|r|bits:18:r~q ;
wire \myprocessor|my_regfile|regs:9:reg_array|r|bits:18:r~q ;
wire \myprocessor|my_regfile|regs:10:reg_array|r|bits:18:r~q ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:18:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:18:r~q ;
wire \myprocessor|my_regfile|valA[18]~375_combout ;
wire \myprocessor|my_regfile|valA[18]~376_combout ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:18:r~q ;
wire \myprocessor|my_regfile|regs:7:reg_array|r|bits:18:r~q ;
wire \myprocessor|my_regfile|regs:4:reg_array|r|bits:18:r~q ;
wire \myprocessor|my_regfile|regs:5:reg_array|r|bits:18:r~q ;
wire \myprocessor|my_regfile|valA[18]~377_combout ;
wire \myprocessor|my_regfile|valA[18]~378_combout ;
wire \myprocessor|my_regfile|regs:1:reg_array|r|bits:18:r~q ;
wire \myprocessor|my_regfile|valA[18]~379_combout ;
wire \myprocessor|my_regfile|regs:2:reg_array|r|bits:18:r~q ;
wire \myprocessor|my_regfile|regs:3:reg_array|r|bits:18:r~q ;
wire \myprocessor|my_regfile|valA[18]~380_combout ;
wire \myprocessor|my_regfile|valA[18]~381_combout ;
wire \myprocessor|my_regfile|valA[18]~384_combout ;
wire \myprocessor|my_regfile|regs:12:reg_array|r|bits:17:r~q ;
wire \myprocessor|my_regfile|regs:14:reg_array|r|bits:17:r~q ;
wire \myprocessor|my_regfile|regs:13:reg_array|r|bits:17:r~q ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:17:r~q ;
wire \myprocessor|my_regfile|valB[17]~116_combout ;
wire \myprocessor|my_regfile|valB[17]~117_combout ;
wire \myprocessor|my_regfile|regs:11:reg_array|r|bits:17:r~q ;
wire \myprocessor|my_regfile|regs:10:reg_array|r|bits:17:r~q ;
wire \myprocessor|my_regfile|valB[17]~118_combout ;
wire \myprocessor|my_regfile|valB[17]~119_combout ;
wire \myprocessor|my_regfile|regs:16:reg_array|r|bits:17:r~q ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:17:r~q ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:17:r~q ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:17:r~q ;
wire \myprocessor|my_regfile|regs:26:reg_array|r|bits:17:r~q ;
wire \myprocessor|my_regfile|regs:31:reg_array|r|bits:17:r~q ;
wire \myprocessor|my_regfile|regs:30:reg_array|r|bits:17:r~q ;
wire \myprocessor|my_regfile|regs:28:reg_array|r|bits:17:r~q ;
wire \myprocessor|my_regfile|regs:29:reg_array|r|bits:17:r~q ;
wire \myprocessor|my_regfile|valB[17]~120_combout ;
wire \myprocessor|my_regfile|valB[17]~121_combout ;
wire \myprocessor|my_regfile|valB[17]~122_combout ;
wire \myprocessor|my_regfile|valB[17]~123_combout ;
wire \myprocessor|my_regfile|regs:19:reg_array|r|bits:17:r~q ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:17:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:17:r~q ;
wire \myprocessor|my_regfile|regs:21:reg_array|r|bits:17:r~q ;
wire \myprocessor|my_regfile|valB[17]~124_combout ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:17:r~q ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:17:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:17:r~q ;
wire \myprocessor|my_regfile|valB[17]~125_combout ;
wire \myprocessor|my_regfile|regs:18:reg_array|r|bits:17:r~q ;
wire \myprocessor|my_regfile|regs:17:reg_array|r|bits:17:r~q ;
wire \myprocessor|my_regfile|valB[17]~126_combout ;
wire \myprocessor|my_regfile|valB[17]~127_combout ;
wire \myprocessor|my_regfile|valB[17]~128_combout ;
wire \myprocessor|my_regfile|valB[17]~129_combout ;
wire \myprocessor|my_regfile|regs:4:reg_array|r|bits:17:r~q ;
wire \myprocessor|my_regfile|regs:5:reg_array|r|bits:17:r~q ;
wire \myprocessor|my_regfile|valB[17]~130_combout ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:17:r~q ;
wire \myprocessor|my_regfile|regs:7:reg_array|r|bits:17:r~q ;
wire \myprocessor|my_regfile|valB[17]~131_combout ;
wire \myprocessor|my_regfile|regs:2:reg_array|r|bits:17:r~q ;
wire \myprocessor|my_regfile|valB[17]~132_combout ;
wire \myprocessor|my_regfile|regs:3:reg_array|r|bits:17:r~q ;
wire \myprocessor|my_regfile|regs:1:reg_array|r|bits:17:r~q ;
wire \myprocessor|my_regfile|valB[17]~133_combout ;
wire \myprocessor|my_regfile|valB[17]~134_combout ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:17:r~q ;
wire \myprocessor|my_regfile|valB[17]~135_combout ;
wire \myprocessor|ALUSrc_mux|F[17]~2_combout ;
wire \myprocessor|MemtoReg_mux|F[17]~13_combout ;
wire \myprocessor|my_regfile|regs:26:reg_array|r|bits:20:r~q ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:20:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:20:r~q ;
wire \myprocessor|my_regfile|valB[20]~481_combout ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:20:r~q ;
wire \myprocessor|my_regfile|regs:28:reg_array|r|bits:20:r~q ;
wire \myprocessor|my_regfile|regs:30:reg_array|r|bits:20:r~q ;
wire \myprocessor|my_regfile|regs:31:reg_array|r|bits:20:r~q ;
wire \myprocessor|my_regfile|regs:29:reg_array|r|bits:20:r~q ;
wire \myprocessor|my_regfile|valB[20]~479_combout ;
wire \myprocessor|my_regfile|valB[20]~480_combout ;
wire \myprocessor|my_regfile|valB[20]~482_combout ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:20:r~q ;
wire \myprocessor|my_regfile|regs:16:reg_array|r|bits:20:r~q ;
wire \myprocessor|my_regfile|regs:21:reg_array|r|bits:20:r~q ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:20:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:20:r~q ;
wire \myprocessor|my_regfile|valB[20]~483_combout ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:20:r~q ;
wire \myprocessor|my_regfile|valB[20]~484_combout ;
wire \myprocessor|my_regfile|regs:18:reg_array|r|bits:20:r~q ;
wire \myprocessor|my_regfile|valB[20]~485_combout ;
wire \myprocessor|my_regfile|regs:17:reg_array|r|bits:20:r~q ;
wire \myprocessor|my_regfile|regs:19:reg_array|r|bits:20:r~q ;
wire \myprocessor|my_regfile|valB[20]~486_combout ;
wire \myprocessor|my_regfile|valB[20]~487_combout ;
wire \myprocessor|my_regfile|valB[20]~488_combout ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:20:r~q ;
wire \myprocessor|my_regfile|regs:2:reg_array|r|bits:20:r~q ;
wire \myprocessor|my_regfile|regs:3:reg_array|r|bits:20:r~q ;
wire \myprocessor|my_regfile|regs:7:reg_array|r|bits:20:r~q ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:20:r~q ;
wire \myprocessor|my_regfile|regs:4:reg_array|r|bits:20:r~q ;
wire \myprocessor|my_regfile|regs:5:reg_array|r|bits:20:r~q ;
wire \myprocessor|my_regfile|valB[20]~493_combout ;
wire \myprocessor|my_regfile|valB[20]~494_combout ;
wire \myprocessor|my_regfile|valB[20]~495_combout ;
wire \myprocessor|my_regfile|regs:1:reg_array|r|bits:20:r~q ;
wire \myprocessor|my_regfile|valB[20]~496_combout ;
wire \myprocessor|my_regfile|regs:11:reg_array|r|bits:20:r~q ;
wire \myprocessor|my_regfile|regs:9:reg_array|r|bits:20:r~q ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:20:r~q ;
wire \myprocessor|my_regfile|regs:14:reg_array|r|bits:20:r~q ;
wire \myprocessor|my_regfile|regs:12:reg_array|r|bits:20:r~q ;
wire \myprocessor|my_regfile|regs:13:reg_array|r|bits:20:r~q ;
wire \myprocessor|my_regfile|valB[20]~489_combout ;
wire \myprocessor|my_regfile|valB[20]~490_combout ;
wire \myprocessor|my_regfile|regs:10:reg_array|r|bits:20:r~q ;
wire \myprocessor|my_regfile|valB[20]~491_combout ;
wire \myprocessor|my_regfile|valB[20]~492_combout ;
wire \myprocessor|my_regfile|valB[20]~497_combout ;
wire \myprocessor|my_regfile|valB[20]~498_combout ;
wire \myprocessor|ALUSrc_mux|F[6]~8_combout ;
wire \myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~49_combout ;
wire \myprocessor|my_alu|shifter_inst|RxNxxx|F~17_combout ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:30:r~q ;
wire \myprocessor|my_regfile|regs:2:reg_array|r|bits:30:r~q ;
wire \myprocessor|my_regfile|regs:1:reg_array|r|bits:30:r~q ;
wire \myprocessor|my_regfile|regs:3:reg_array|r|bits:30:r~q ;
wire \myprocessor|my_regfile|regs:7:reg_array|r|bits:30:r~q ;
wire \myprocessor|my_regfile|regs:4:reg_array|r|bits:30:r~q ;
wire \myprocessor|my_regfile|regs:5:reg_array|r|bits:30:r~q ;
wire \myprocessor|my_regfile|valB[30]~673_combout ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:30:r~q ;
wire \myprocessor|my_regfile|valB[30]~674_combout ;
wire \myprocessor|my_regfile|valB[30]~675_combout ;
wire \myprocessor|my_regfile|valB[30]~676_combout ;
wire \myprocessor|my_regfile|regs:11:reg_array|r|bits:30:r~q ;
wire \myprocessor|my_regfile|regs:9:reg_array|r|bits:30:r~q ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:30:r~q ;
wire \myprocessor|my_regfile|regs:14:reg_array|r|bits:30:r~q ;
wire \myprocessor|my_regfile|regs:12:reg_array|r|bits:30:r~q ;
wire \myprocessor|my_regfile|regs:13:reg_array|r|bits:30:r~q ;
wire \myprocessor|my_regfile|valB[30]~669_combout ;
wire \myprocessor|my_regfile|valB[30]~670_combout ;
wire \myprocessor|my_regfile|regs:10:reg_array|r|bits:30:r~q ;
wire \myprocessor|my_regfile|valB[30]~671_combout ;
wire \myprocessor|my_regfile|valB[30]~672_combout ;
wire \myprocessor|my_regfile|valB[30]~677_combout ;
wire \myprocessor|my_regfile|regs:19:reg_array|r|bits:30:r~q ;
wire \myprocessor|my_regfile|regs:17:reg_array|r|bits:30:r~q ;
wire \myprocessor|my_regfile|regs:21:reg_array|r|bits:30:r~q ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:30:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:30:r~q ;
wire \myprocessor|my_regfile|valB[30]~663_combout ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:30:r~q ;
wire \myprocessor|my_regfile|valB[30]~664_combout ;
wire \myprocessor|my_regfile|regs:18:reg_array|r|bits:30:r~q ;
wire \myprocessor|my_regfile|valB[30]~665_combout ;
wire \myprocessor|my_regfile|valB[30]~666_combout ;
wire \myprocessor|my_regfile|regs:16:reg_array|r|bits:30:r~q ;
wire \myprocessor|my_regfile|valB[30]~667_combout ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:30:r~q ;
wire \myprocessor|my_regfile|regs:30:reg_array|r|bits:30:r~q ;
wire \myprocessor|my_regfile|regs:28:reg_array|r|bits:30:r~q ;
wire \myprocessor|my_regfile|regs:29:reg_array|r|bits:30:r~q ;
wire \myprocessor|my_regfile|regs:31:reg_array|r|bits:30:r~q ;
wire \myprocessor|my_regfile|valB[30]~659_combout ;
wire \myprocessor|my_regfile|valB[30]~660_combout ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:30:r~q ;
wire \myprocessor|my_regfile|regs:26:reg_array|r|bits:30:r~q ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:30:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:30:r~q ;
wire \myprocessor|my_regfile|valB[30]~661_combout ;
wire \myprocessor|my_regfile|valB[30]~662_combout ;
wire \myprocessor|my_regfile|valB[30]~668_combout ;
wire \myprocessor|my_regfile|valB[30]~678_combout ;
wire \myprocessor|my_alu|R[9]~77_combout ;
wire \myprocessor|my_alu|R[9]~78_combout ;
wire \myprocessor|ALUSrc_mux|F[8]~10_combout ;
wire \myprocessor|my_regfile|regs:12:reg_array|r|bits:8:r~q ;
wire \myprocessor|my_regfile|regs:13:reg_array|r|bits:8:r~q ;
wire \myprocessor|my_regfile|valA[8]~222_combout ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:8:r~q ;
wire \myprocessor|my_regfile|regs:14:reg_array|r|bits:8:r~q ;
wire \myprocessor|my_regfile|valA[8]~223_combout ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:8:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:8:r~q ;
wire \myprocessor|my_regfile|regs:19:reg_array|r|bits:8:r~q ;
wire \myprocessor|my_regfile|valA[8]~212_combout ;
wire \myprocessor|my_regfile|regs:31:reg_array|r|bits:8:r~q ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:8:r~q ;
wire \myprocessor|my_regfile|valA[8]~213_combout ;
wire \myprocessor|my_regfile|regs:30:reg_array|r|bits:8:r~q ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:8:r~q ;
wire \myprocessor|my_regfile|regs:18:reg_array|r|bits:8:r~q ;
wire \myprocessor|my_regfile|valA[8]~205_combout ;
wire \myprocessor|my_regfile|regs:26:reg_array|r|bits:8:r~q ;
wire \myprocessor|my_regfile|valA[8]~206_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:8:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:8:r~q ;
wire \myprocessor|my_regfile|regs:28:reg_array|r|bits:8:r~q ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:8:r~q ;
wire \myprocessor|my_regfile|valA[8]~209_combout ;
wire \myprocessor|my_regfile|valA[8]~210_combout ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:8:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:8:r~q ;
wire \myprocessor|my_regfile|regs:17:reg_array|r|bits:8:r~q ;
wire \myprocessor|my_regfile|valA[8]~207_combout ;
wire \myprocessor|my_regfile|regs:29:reg_array|r|bits:8:r~q ;
wire \myprocessor|my_regfile|regs:21:reg_array|r|bits:8:r~q ;
wire \myprocessor|my_regfile|valA[8]~208_combout ;
wire \myprocessor|my_regfile|valA[8]~211_combout ;
wire \myprocessor|my_regfile|valA[8]~214_combout ;
wire \myprocessor|my_regfile|regs:9:reg_array|r|bits:8:r~q ;
wire \myprocessor|my_regfile|regs:10:reg_array|r|bits:8:r~q ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:8:r~q ;
wire \myprocessor|my_regfile|valA[8]~215_combout ;
wire \myprocessor|my_regfile|regs:11:reg_array|r|bits:8:r~q ;
wire \myprocessor|my_regfile|valA[8]~216_combout ;
wire \myprocessor|my_regfile|regs:3:reg_array|r|bits:8:r~q ;
wire \myprocessor|my_regfile|regs:2:reg_array|r|bits:8:r~q ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:8:r~q ;
wire \myprocessor|my_regfile|regs:7:reg_array|r|bits:8:r~q ;
wire \myprocessor|my_regfile|regs:4:reg_array|r|bits:8:r~q ;
wire \myprocessor|my_regfile|regs:5:reg_array|r|bits:8:r~q ;
wire \myprocessor|my_regfile|valA[8]~217_combout ;
wire \myprocessor|my_regfile|valA[8]~218_combout ;
wire \myprocessor|my_regfile|regs:1:reg_array|r|bits:8:r~q ;
wire \myprocessor|my_regfile|valA[8]~219_combout ;
wire \myprocessor|my_regfile|valA[8]~220_combout ;
wire \myprocessor|my_regfile|valA[8]~221_combout ;
wire \myprocessor|my_regfile|valA[8]~224_combout ;
wire \myprocessor|my_alu|adder_inst|lower|carry~0_combout ;
wire \myprocessor|my_alu|adder_inst|lower|carry~1_combout ;
wire \myprocessor|my_alu|adder_inst|lower|carry~2_combout ;
wire \myprocessor|my_alu|adder_inst|lower|carry[2]~3_combout ;
wire \myprocessor|my_alu|adder_inst|lower|carry[3]~4_combout ;
wire \myprocessor|my_regfile|regs:30:reg_array|r|bits:3:r~q ;
wire \myprocessor|my_regfile|regs:26:reg_array|r|bits:3:r~q ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:3:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:3:r~q ;
wire \myprocessor|my_regfile|regs:18:reg_array|r|bits:3:r~q ;
wire \myprocessor|my_regfile|valA[3]~109_combout ;
wire \myprocessor|my_regfile|valA[3]~110_combout ;
wire \myprocessor|my_regfile|regs:16:reg_array|r|bits:3:r~q ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:3:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:3:r~q ;
wire \myprocessor|my_regfile|valA[3]~111_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:3:r~q ;
wire \myprocessor|my_regfile|regs:28:reg_array|r|bits:3:r~q ;
wire \myprocessor|my_regfile|valA[3]~112_combout ;
wire \myprocessor|my_regfile|valA[3]~113_combout ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:3:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:3:r~q ;
wire \myprocessor|my_regfile|regs:19:reg_array|r|bits:3:r~q ;
wire \myprocessor|my_regfile|valA[3]~114_combout ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:3:r~q ;
wire \myprocessor|my_regfile|regs:31:reg_array|r|bits:3:r~q ;
wire \myprocessor|my_regfile|valA[3]~115_combout ;
wire \myprocessor|my_regfile|regs:21:reg_array|r|bits:3:r~q ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:3:r~q ;
wire \myprocessor|my_regfile|regs:17:reg_array|r|bits:3:r~q ;
wire \myprocessor|my_regfile|valA[3]~107_combout ;
wire \myprocessor|my_regfile|regs:29:reg_array|r|bits:3:r~q ;
wire \myprocessor|my_regfile|valA[3]~108_combout ;
wire \myprocessor|my_regfile|valA[3]~116_combout ;
wire \myprocessor|my_regfile|regs:3:reg_array|r|bits:3:r~q ;
wire \myprocessor|my_regfile|regs:5:reg_array|r|bits:3:r~q ;
wire \myprocessor|my_regfile|regs:7:reg_array|r|bits:3:r~q ;
wire \myprocessor|my_regfile|regs:4:reg_array|r|bits:3:r~q ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:3:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:3:r~q ;
wire \myprocessor|my_regfile|valA[3]~117_combout ;
wire \myprocessor|my_regfile|valA[3]~118_combout ;
wire \myprocessor|my_regfile|regs:1:reg_array|r|bits:3:r~q ;
wire \myprocessor|my_regfile|valA[3]~119_combout ;
wire \myprocessor|my_regfile|regs:2:reg_array|r|bits:3:r~q ;
wire \myprocessor|my_regfile|valA[3]~120_combout ;
wire \myprocessor|my_regfile|valA[3]~121_combout ;
wire \myprocessor|my_regfile|regs:10:reg_array|r|bits:3:r~q ;
wire \myprocessor|my_regfile|regs:9:reg_array|r|bits:3:r~q ;
wire \myprocessor|my_regfile|valA[3]~105_combout ;
wire \myprocessor|my_regfile|regs:11:reg_array|r|bits:3:r~q ;
wire \myprocessor|my_regfile|valA[3]~106_combout ;
wire \myprocessor|my_regfile|regs:12:reg_array|r|bits:3:r~q ;
wire \myprocessor|my_regfile|regs:14:reg_array|r|bits:3:r~q ;
wire \myprocessor|my_regfile|valA[3]~122_combout ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:3:r~q ;
wire \myprocessor|my_regfile|regs:13:reg_array|r|bits:3:r~q ;
wire \myprocessor|my_regfile|valA[3]~123_combout ;
wire \myprocessor|my_regfile|valA[3]~124_combout ;
wire \myprocessor|my_alu|adder_inst|lower|carry[4]~5_combout ;
wire \myprocessor|my_alu|adder_inst|lower|carry[5]~6_combout ;
wire \myprocessor|ALUSrc_mux|F[5]~5_combout ;
wire \myprocessor|my_alu|adder_inst|lower|carry[6]~7_combout ;
wire \myprocessor|my_alu|adder_inst|lower|carry[7]~8_combout ;
wire \myprocessor|my_alu|adder_inst|lower|carry[8]~9_combout ;
wire \myprocessor|my_alu|adder_inst|lower|carry[9]~10_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F~55_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~13_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~14_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~15_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~17_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~16_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~18_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxNxx|F[9]~1_combout ;
wire \myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~7_combout ;
wire \myprocessor|my_alu|shifter_inst|LNxxxx|F~28_combout ;
wire \myprocessor|my_regfile|regs:2:reg_array|r|bits:14:r~q ;
wire \myprocessor|my_regfile|regs:1:reg_array|r|bits:14:r~q ;
wire \myprocessor|my_regfile|regs:3:reg_array|r|bits:14:r~q ;
wire \myprocessor|my_regfile|regs:7:reg_array|r|bits:14:r~q ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:14:r~q ;
wire \myprocessor|my_regfile|regs:4:reg_array|r|bits:14:r~q ;
wire \myprocessor|my_regfile|regs:5:reg_array|r|bits:14:r~q ;
wire \myprocessor|my_regfile|valB[14]~413_combout ;
wire \myprocessor|my_regfile|valB[14]~414_combout ;
wire \myprocessor|my_regfile|valB[14]~415_combout ;
wire \myprocessor|my_regfile|valB[14]~416_combout ;
wire \myprocessor|my_regfile|regs:11:reg_array|r|bits:14:r~q ;
wire \myprocessor|my_regfile|regs:9:reg_array|r|bits:14:r~q ;
wire \myprocessor|my_regfile|regs:10:reg_array|r|bits:14:r~q ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:14:r~q ;
wire \myprocessor|my_regfile|regs:13:reg_array|r|bits:14:r~q ;
wire \myprocessor|my_regfile|regs:12:reg_array|r|bits:14:r~q ;
wire \myprocessor|my_regfile|valB[14]~409_combout ;
wire \myprocessor|my_regfile|valB[14]~410_combout ;
wire \myprocessor|my_regfile|valB[14]~411_combout ;
wire \myprocessor|my_regfile|valB[14]~412_combout ;
wire \myprocessor|my_regfile|valB[14]~417_combout ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:14:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:14:r~q ;
wire \myprocessor|my_regfile|regs:16:reg_array|r|bits:14:r~q ;
wire \myprocessor|my_regfile|regs:19:reg_array|r|bits:14:r~q ;
wire \myprocessor|my_regfile|regs:17:reg_array|r|bits:14:r~q ;
wire \myprocessor|my_regfile|regs:21:reg_array|r|bits:14:r~q ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:14:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:14:r~q ;
wire \myprocessor|my_regfile|valB[14]~403_combout ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:14:r~q ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:14:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:14:r~q ;
wire \myprocessor|my_regfile|valB[14]~404_combout ;
wire \myprocessor|my_regfile|regs:18:reg_array|r|bits:14:r~q ;
wire \myprocessor|my_regfile|valB[14]~405_combout ;
wire \myprocessor|my_regfile|valB[14]~406_combout ;
wire \myprocessor|my_regfile|valB[14]~407_combout ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:14:r~q ;
wire \myprocessor|my_regfile|regs:26:reg_array|r|bits:14:r~q ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:14:r~q ;
wire \myprocessor|my_regfile|valB[14]~401_combout ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:14:r~q ;
wire \myprocessor|my_regfile|regs:28:reg_array|r|bits:14:r~q ;
wire \myprocessor|my_regfile|regs:30:reg_array|r|bits:14:r~q ;
wire \myprocessor|my_regfile|regs:31:reg_array|r|bits:14:r~q ;
wire \myprocessor|my_regfile|regs:29:reg_array|r|bits:14:r~q ;
wire \myprocessor|my_regfile|valB[14]~399_combout ;
wire \myprocessor|my_regfile|valB[14]~400_combout ;
wire \myprocessor|my_regfile|valB[14]~402_combout ;
wire \myprocessor|my_regfile|valB[14]~408_combout ;
wire \myprocessor|my_regfile|valB[14]~418_combout ;
wire \myprocessor|ALUSrc_mux|F[10]~12_combout ;
wire \myprocessor|ALUSrc_mux|F[9]~9_combout ;
wire \myprocessor|my_alu|adder_inst|lower|carry[10]~11_combout ;
wire \myprocessor|my_alu|adder_inst|lower|carry[11]~12_combout ;
wire \myprocessor|ALUSrc_mux|F[11]~11_combout ;
wire \myprocessor|my_alu|R[11]~97_combout ;
wire \myprocessor|my_alu|R[11]~98_combout ;
wire \myprocessor|my_alu|R[11]~95_combout ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:12:r~q ;
wire \myprocessor|my_regfile|regs:18:reg_array|r|bits:12:r~q ;
wire \myprocessor|my_regfile|valA[12]~285_combout ;
wire \myprocessor|my_regfile|regs:30:reg_array|r|bits:12:r~q ;
wire \myprocessor|my_regfile|regs:26:reg_array|r|bits:12:r~q ;
wire \myprocessor|my_regfile|valA[12]~286_combout ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:12:r~q ;
wire \myprocessor|my_regfile|regs:31:reg_array|r|bits:12:r~q ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:12:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:12:r~q ;
wire \myprocessor|my_regfile|regs:19:reg_array|r|bits:12:r~q ;
wire \myprocessor|my_regfile|valA[12]~292_combout ;
wire \myprocessor|my_regfile|valA[12]~293_combout ;
wire \myprocessor|my_regfile|regs:21:reg_array|r|bits:12:r~q ;
wire \myprocessor|my_regfile|regs:29:reg_array|r|bits:12:r~q ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:12:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:12:r~q ;
wire \myprocessor|my_regfile|regs:17:reg_array|r|bits:12:r~q ;
wire \myprocessor|my_regfile|valA[12]~287_combout ;
wire \myprocessor|my_regfile|valA[12]~288_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:12:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:12:r~q ;
wire \myprocessor|my_regfile|regs:28:reg_array|r|bits:12:r~q ;
wire \myprocessor|my_regfile|regs:16:reg_array|r|bits:12:r~q ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:12:r~q ;
wire \myprocessor|my_regfile|valA[12]~289_combout ;
wire \myprocessor|my_regfile|valA[12]~290_combout ;
wire \myprocessor|my_regfile|valA[12]~291_combout ;
wire \myprocessor|my_regfile|valA[12]~294_combout ;
wire \myprocessor|my_regfile|regs:13:reg_array|r|bits:12:r~q ;
wire \myprocessor|my_regfile|regs:12:reg_array|r|bits:12:r~q ;
wire \myprocessor|my_regfile|valA[12]~302_combout ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:12:r~q ;
wire \myprocessor|my_regfile|regs:14:reg_array|r|bits:12:r~q ;
wire \myprocessor|my_regfile|valA[12]~303_combout ;
wire \myprocessor|my_regfile|regs:4:reg_array|r|bits:12:r~q ;
wire \myprocessor|my_regfile|regs:5:reg_array|r|bits:12:r~q ;
wire \myprocessor|my_regfile|valA[12]~297_combout ;
wire \myprocessor|my_regfile|regs:7:reg_array|r|bits:12:r~q ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:12:r~q ;
wire \myprocessor|my_regfile|valA[12]~298_combout ;
wire \myprocessor|my_regfile|regs:1:reg_array|r|bits:12:r~q ;
wire \myprocessor|my_regfile|valA[12]~299_combout ;
wire \myprocessor|my_regfile|regs:2:reg_array|r|bits:12:r~q ;
wire \myprocessor|my_regfile|valA[12]~300_combout ;
wire \myprocessor|my_regfile|regs:9:reg_array|r|bits:12:r~q ;
wire \myprocessor|my_regfile|regs:11:reg_array|r|bits:12:r~q ;
wire \myprocessor|my_regfile|regs:10:reg_array|r|bits:12:r~q ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:12:r~q ;
wire \myprocessor|my_regfile|valA[12]~295_combout ;
wire \myprocessor|my_regfile|valA[12]~296_combout ;
wire \myprocessor|my_regfile|valA[12]~301_combout ;
wire \myprocessor|my_regfile|valA[12]~304_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~29_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~47_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxNxx|F[11]~6_combout ;
wire \myprocessor|keyIn_mux|F~46_combout ;
wire \myprocessor|ALUSrc_mux|F[14]~16_combout ;
wire \myprocessor|my_alu|adder_inst|lower|carry[12]~13_combout ;
wire \myprocessor|ALUSrc_mux|F[12]~14_combout ;
wire \myprocessor|my_alu|adder_inst|lower|carry[13]~14_combout ;
wire \myprocessor|my_regfile|regs:9:reg_array|r|bits:13:r~q ;
wire \myprocessor|my_regfile|regs:10:reg_array|r|bits:13:r~q ;
wire \myprocessor|my_regfile|valB[13]~341_combout ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:13:r~q ;
wire \myprocessor|my_regfile|valB[13]~339_combout ;
wire \myprocessor|my_regfile|regs:14:reg_array|r|bits:13:r~q ;
wire \myprocessor|my_regfile|regs:12:reg_array|r|bits:13:r~q ;
wire \myprocessor|my_regfile|valB[13]~340_combout ;
wire \myprocessor|my_regfile|regs:11:reg_array|r|bits:13:r~q ;
wire \myprocessor|my_regfile|valB[13]~342_combout ;
wire \myprocessor|my_regfile|regs:16:reg_array|r|bits:13:r~q ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:13:r~q ;
wire \myprocessor|my_regfile|regs:19:reg_array|r|bits:13:r~q ;
wire \myprocessor|my_regfile|regs:18:reg_array|r|bits:13:r~q ;
wire \myprocessor|my_regfile|regs:17:reg_array|r|bits:13:r~q ;
wire \myprocessor|my_regfile|valB[13]~349_combout ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:13:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:13:r~q ;
wire \myprocessor|my_regfile|regs:21:reg_array|r|bits:13:r~q ;
wire \myprocessor|my_regfile|valB[13]~347_combout ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:13:r~q ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:13:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:13:r~q ;
wire \myprocessor|my_regfile|valB[13]~348_combout ;
wire \myprocessor|my_regfile|valB[13]~350_combout ;
wire \myprocessor|my_regfile|regs:26:reg_array|r|bits:13:r~q ;
wire \myprocessor|my_regfile|regs:31:reg_array|r|bits:13:r~q ;
wire \myprocessor|my_regfile|regs:30:reg_array|r|bits:13:r~q ;
wire \myprocessor|my_regfile|regs:28:reg_array|r|bits:13:r~q ;
wire \myprocessor|my_regfile|regs:29:reg_array|r|bits:13:r~q ;
wire \myprocessor|my_regfile|valB[13]~343_combout ;
wire \myprocessor|my_regfile|valB[13]~344_combout ;
wire \myprocessor|my_regfile|valB[13]~345_combout ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:13:r~q ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:13:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:13:r~q ;
wire \myprocessor|my_regfile|valB[13]~346_combout ;
wire \myprocessor|my_regfile|valB[13]~351_combout ;
wire \myprocessor|my_regfile|valB[13]~352_combout ;
wire \myprocessor|my_regfile|regs:2:reg_array|r|bits:13:r~q ;
wire \myprocessor|my_regfile|regs:7:reg_array|r|bits:13:r~q ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:13:r~q ;
wire \myprocessor|my_regfile|regs:4:reg_array|r|bits:13:r~q ;
wire \myprocessor|my_regfile|regs:5:reg_array|r|bits:13:r~q ;
wire \myprocessor|my_regfile|valB[13]~353_combout ;
wire \myprocessor|my_regfile|valB[13]~354_combout ;
wire \myprocessor|my_regfile|valB[13]~355_combout ;
wire \myprocessor|my_regfile|regs:3:reg_array|r|bits:13:r~q ;
wire \myprocessor|my_regfile|regs:1:reg_array|r|bits:13:r~q ;
wire \myprocessor|my_regfile|valB[13]~356_combout ;
wire \myprocessor|my_regfile|valB[13]~357_combout ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:13:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:13:r~q ;
wire \myprocessor|my_regfile|valB[13]~358_combout ;
wire \myprocessor|ALUSrc_mux|F[13]~13_combout ;
wire \myprocessor|my_alu|adder_inst|lower|carry[14]~15_combout ;
wire \myprocessor|my_alu|adder_inst|lower|carry[15]~16_combout ;
wire \myprocessor|my_regfile|regs:4:reg_array|r|bits:15:r~q ;
wire \myprocessor|my_regfile|regs:5:reg_array|r|bits:15:r~q ;
wire \myprocessor|my_regfile|valB[15]~393_combout ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:15:r~q ;
wire \myprocessor|my_regfile|regs:7:reg_array|r|bits:15:r~q ;
wire \myprocessor|my_regfile|valB[15]~394_combout ;
wire \myprocessor|my_regfile|regs:2:reg_array|r|bits:15:r~q ;
wire \myprocessor|my_regfile|valB[15]~395_combout ;
wire \myprocessor|my_regfile|regs:3:reg_array|r|bits:15:r~q ;
wire \myprocessor|my_regfile|valB[15]~396_combout ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:15:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:15:r~q ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:15:r~q ;
wire \myprocessor|my_regfile|regs:26:reg_array|r|bits:15:r~q ;
wire \myprocessor|my_regfile|regs:28:reg_array|r|bits:15:r~q ;
wire \myprocessor|my_regfile|regs:29:reg_array|r|bits:15:r~q ;
wire \myprocessor|my_regfile|valB[15]~383_combout ;
wire \myprocessor|my_regfile|regs:31:reg_array|r|bits:15:r~q ;
wire \myprocessor|my_regfile|regs:30:reg_array|r|bits:15:r~q ;
wire \myprocessor|my_regfile|valB[15]~384_combout ;
wire \myprocessor|my_regfile|valB[15]~385_combout ;
wire \myprocessor|my_regfile|valB[15]~386_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:15:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:15:r~q ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:15:r~q ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:15:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:15:r~q ;
wire \myprocessor|my_regfile|regs:21:reg_array|r|bits:15:r~q ;
wire \myprocessor|my_regfile|valB[15]~387_combout ;
wire \myprocessor|my_regfile|valB[15]~388_combout ;
wire \myprocessor|my_regfile|regs:19:reg_array|r|bits:15:r~q ;
wire \myprocessor|my_regfile|regs:18:reg_array|r|bits:15:r~q ;
wire \myprocessor|my_regfile|regs:17:reg_array|r|bits:15:r~q ;
wire \myprocessor|my_regfile|valB[15]~389_combout ;
wire \myprocessor|my_regfile|valB[15]~390_combout ;
wire \myprocessor|my_regfile|valB[15]~391_combout ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:15:r~q ;
wire \myprocessor|my_regfile|regs:16:reg_array|r|bits:15:r~q ;
wire \myprocessor|my_regfile|valB[15]~392_combout ;
wire \myprocessor|my_regfile|valB[15]~397_combout ;
wire \myprocessor|my_regfile|regs:10:reg_array|r|bits:15:r~q ;
wire \myprocessor|my_regfile|regs:9:reg_array|r|bits:15:r~q ;
wire \myprocessor|my_regfile|valB[15]~381_combout ;
wire \myprocessor|my_regfile|regs:12:reg_array|r|bits:15:r~q ;
wire \myprocessor|my_regfile|regs:14:reg_array|r|bits:15:r~q ;
wire \myprocessor|my_regfile|regs:13:reg_array|r|bits:15:r~q ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:15:r~q ;
wire \myprocessor|my_regfile|valB[15]~379_combout ;
wire \myprocessor|my_regfile|valB[15]~380_combout ;
wire \myprocessor|my_regfile|regs:11:reg_array|r|bits:15:r~q ;
wire \myprocessor|my_regfile|valB[15]~382_combout ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:15:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:15:r~q ;
wire \myprocessor|my_regfile|valB[15]~398_combout ;
wire \myprocessor|ALUSrc_mux|F[15]~15_combout ;
wire \myprocessor|my_regfile|regs:26:reg_array|r|bits:24:r~q ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:24:r~q ;
wire \myprocessor|my_regfile|valB[24]~561_combout ;
wire \myprocessor|my_regfile|regs:28:reg_array|r|bits:24:r~q ;
wire \myprocessor|my_regfile|regs:30:reg_array|r|bits:24:r~q ;
wire \myprocessor|my_regfile|regs:31:reg_array|r|bits:24:r~q ;
wire \myprocessor|my_regfile|regs:29:reg_array|r|bits:24:r~q ;
wire \myprocessor|my_regfile|valB[24]~559_combout ;
wire \myprocessor|my_regfile|valB[24]~560_combout ;
wire \myprocessor|my_regfile|valB[24]~562_combout ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:24:r~q ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:24:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:24:r~q ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:24:r~q ;
wire \myprocessor|my_regfile|regs:21:reg_array|r|bits:24:r~q ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:24:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:24:r~q ;
wire \myprocessor|my_regfile|valB[24]~563_combout ;
wire \myprocessor|my_regfile|valB[24]~564_combout ;
wire \myprocessor|my_regfile|regs:18:reg_array|r|bits:24:r~q ;
wire \myprocessor|my_regfile|valB[24]~565_combout ;
wire \myprocessor|my_regfile|regs:19:reg_array|r|bits:24:r~q ;
wire \myprocessor|my_regfile|regs:17:reg_array|r|bits:24:r~q ;
wire \myprocessor|my_regfile|valB[24]~566_combout ;
wire \myprocessor|my_regfile|regs:16:reg_array|r|bits:24:r~q ;
wire \myprocessor|my_regfile|valB[24]~567_combout ;
wire \myprocessor|my_regfile|valB[24]~568_combout ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:24:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:24:r~q ;
wire \myprocessor|my_regfile|regs:11:reg_array|r|bits:24:r~q ;
wire \myprocessor|my_regfile|regs:9:reg_array|r|bits:24:r~q ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:24:r~q ;
wire \myprocessor|my_regfile|regs:13:reg_array|r|bits:24:r~q ;
wire \myprocessor|my_regfile|regs:12:reg_array|r|bits:24:r~q ;
wire \myprocessor|my_regfile|valB[24]~569_combout ;
wire \myprocessor|my_regfile|regs:14:reg_array|r|bits:24:r~q ;
wire \myprocessor|my_regfile|valB[24]~570_combout ;
wire \myprocessor|my_regfile|regs:10:reg_array|r|bits:24:r~q ;
wire \myprocessor|my_regfile|valB[24]~571_combout ;
wire \myprocessor|my_regfile|valB[24]~572_combout ;
wire \myprocessor|my_regfile|regs:1:reg_array|r|bits:24:r~q ;
wire \myprocessor|my_regfile|regs:3:reg_array|r|bits:24:r~q ;
wire \myprocessor|my_regfile|regs:5:reg_array|r|bits:24:r~q ;
wire \myprocessor|my_regfile|regs:4:reg_array|r|bits:24:r~q ;
wire \myprocessor|my_regfile|valB[24]~573_combout ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:24:r~q ;
wire \myprocessor|my_regfile|regs:7:reg_array|r|bits:24:r~q ;
wire \myprocessor|my_regfile|valB[24]~574_combout ;
wire \myprocessor|my_regfile|valB[24]~575_combout ;
wire \myprocessor|my_regfile|regs:2:reg_array|r|bits:24:r~q ;
wire \myprocessor|my_regfile|valB[24]~576_combout ;
wire \myprocessor|my_regfile|valB[24]~577_combout ;
wire \myprocessor|my_regfile|valB[24]~578_combout ;
wire \myprocessor|MemtoReg_mux|F[24]~48_combout ;
wire \myprocessor|my_regfile|regs:9:reg_array|r|bits:25:r~q ;
wire \myprocessor|my_regfile|valA[25]~505_combout ;
wire \myprocessor|my_regfile|regs:11:reg_array|r|bits:25:r~q ;
wire \myprocessor|my_regfile|regs:10:reg_array|r|bits:25:r~q ;
wire \myprocessor|my_regfile|valA[25]~506_combout ;
wire \myprocessor|my_regfile|regs:13:reg_array|r|bits:25:r~q ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:25:r~q ;
wire \myprocessor|my_regfile|regs:14:reg_array|r|bits:25:r~q ;
wire \myprocessor|my_regfile|regs:12:reg_array|r|bits:25:r~q ;
wire \myprocessor|my_regfile|valA[25]~522_combout ;
wire \myprocessor|my_regfile|valA[25]~523_combout ;
wire \myprocessor|my_regfile|regs:3:reg_array|r|bits:25:r~q ;
wire \myprocessor|my_regfile|regs:2:reg_array|r|bits:25:r~q ;
wire \myprocessor|my_regfile|regs:5:reg_array|r|bits:25:r~q ;
wire \myprocessor|my_regfile|regs:7:reg_array|r|bits:25:r~q ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:25:r~q ;
wire \myprocessor|my_regfile|regs:4:reg_array|r|bits:25:r~q ;
wire \myprocessor|my_regfile|valA[25]~517_combout ;
wire \myprocessor|my_regfile|valA[25]~518_combout ;
wire \myprocessor|my_regfile|regs:1:reg_array|r|bits:25:r~q ;
wire \myprocessor|my_regfile|valA[25]~519_combout ;
wire \myprocessor|my_regfile|valA[25]~520_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:25:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:25:r~q ;
wire \myprocessor|my_regfile|regs:28:reg_array|r|bits:25:r~q ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:25:r~q ;
wire \myprocessor|my_regfile|regs:16:reg_array|r|bits:25:r~q ;
wire \myprocessor|my_regfile|valA[25]~511_combout ;
wire \myprocessor|my_regfile|valA[25]~512_combout ;
wire \myprocessor|my_regfile|regs:26:reg_array|r|bits:25:r~q ;
wire \myprocessor|my_regfile|regs:30:reg_array|r|bits:25:r~q ;
wire \myprocessor|my_regfile|regs:18:reg_array|r|bits:25:r~q ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:25:r~q ;
wire \myprocessor|my_regfile|valA[25]~509_combout ;
wire \myprocessor|my_regfile|valA[25]~510_combout ;
wire \myprocessor|my_regfile|valA[25]~513_combout ;
wire \myprocessor|my_regfile|regs:19:reg_array|r|bits:25:r~q ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:25:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:25:r~q ;
wire \myprocessor|my_regfile|valA[25]~514_combout ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:25:r~q ;
wire \myprocessor|my_regfile|regs:31:reg_array|r|bits:25:r~q ;
wire \myprocessor|my_regfile|valA[25]~515_combout ;
wire \myprocessor|my_regfile|regs:21:reg_array|r|bits:25:r~q ;
wire \myprocessor|my_regfile|regs:29:reg_array|r|bits:25:r~q ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:25:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:25:r~q ;
wire \myprocessor|my_regfile|regs:17:reg_array|r|bits:25:r~q ;
wire \myprocessor|my_regfile|valA[25]~507_combout ;
wire \myprocessor|my_regfile|valA[25]~508_combout ;
wire \myprocessor|my_regfile|valA[25]~516_combout ;
wire \myprocessor|my_regfile|valA[25]~521_combout ;
wire \myprocessor|my_regfile|valA[25]~524_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~41_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~37_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~42_combout ;
wire \myprocessor|my_alu|R[4]~50_combout ;
wire \myprocessor|my_alu|R[4]~51_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~49_combout ;
wire \myprocessor|my_regfile|regs:21:reg_array|r|bits:22:r~q ;
wire \myprocessor|my_regfile|regs:29:reg_array|r|bits:22:r~q ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:22:r~q ;
wire \myprocessor|my_regfile|regs:17:reg_array|r|bits:22:r~q ;
wire \myprocessor|my_regfile|valA[22]~447_combout ;
wire \myprocessor|my_regfile|valA[22]~448_combout ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:22:r~q ;
wire \myprocessor|my_regfile|regs:16:reg_array|r|bits:22:r~q ;
wire \myprocessor|my_regfile|valA[22]~449_combout ;
wire \myprocessor|my_regfile|regs:28:reg_array|r|bits:22:r~q ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:22:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:22:r~q ;
wire \myprocessor|my_regfile|valA[22]~450_combout ;
wire \myprocessor|my_regfile|valA[22]~451_combout ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:22:r~q ;
wire \myprocessor|my_regfile|regs:31:reg_array|r|bits:22:r~q ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:22:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:22:r~q ;
wire \myprocessor|my_regfile|regs:19:reg_array|r|bits:22:r~q ;
wire \myprocessor|my_regfile|valA[22]~452_combout ;
wire \myprocessor|my_regfile|valA[22]~453_combout ;
wire \myprocessor|my_regfile|regs:30:reg_array|r|bits:22:r~q ;
wire \myprocessor|my_regfile|regs:18:reg_array|r|bits:22:r~q ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:22:r~q ;
wire \myprocessor|my_regfile|valA[22]~445_combout ;
wire \myprocessor|my_regfile|valA[22]~446_combout ;
wire \myprocessor|my_regfile|valA[22]~454_combout ;
wire \myprocessor|my_regfile|regs:9:reg_array|r|bits:22:r~q ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:22:r~q ;
wire \myprocessor|my_regfile|regs:10:reg_array|r|bits:22:r~q ;
wire \myprocessor|my_regfile|valA[22]~455_combout ;
wire \myprocessor|my_regfile|regs:11:reg_array|r|bits:22:r~q ;
wire \myprocessor|my_regfile|valA[22]~456_combout ;
wire \myprocessor|my_regfile|regs:3:reg_array|r|bits:22:r~q ;
wire \myprocessor|my_regfile|regs:2:reg_array|r|bits:22:r~q ;
wire \myprocessor|my_regfile|regs:1:reg_array|r|bits:22:r~q ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:22:r~q ;
wire \myprocessor|my_regfile|regs:7:reg_array|r|bits:22:r~q ;
wire \myprocessor|my_regfile|regs:4:reg_array|r|bits:22:r~q ;
wire \myprocessor|my_regfile|regs:5:reg_array|r|bits:22:r~q ;
wire \myprocessor|my_regfile|valA[22]~457_combout ;
wire \myprocessor|my_regfile|valA[22]~458_combout ;
wire \myprocessor|my_regfile|valA[22]~459_combout ;
wire \myprocessor|my_regfile|valA[22]~460_combout ;
wire \myprocessor|my_regfile|valA[22]~461_combout ;
wire \myprocessor|my_regfile|regs:14:reg_array|r|bits:22:r~q ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:22:r~q ;
wire \myprocessor|my_regfile|regs:13:reg_array|r|bits:22:r~q ;
wire \myprocessor|my_regfile|regs:12:reg_array|r|bits:22:r~q ;
wire \myprocessor|my_regfile|valA[22]~462_combout ;
wire \myprocessor|my_regfile|valA[22]~463_combout ;
wire \myprocessor|my_regfile|valA[22]~464_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~45_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~50_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~22_combout ;
wire \myprocessor|my_regfile|regs:13:reg_array|r|bits:16:r~q ;
wire \myprocessor|my_regfile|regs:12:reg_array|r|bits:16:r~q ;
wire \myprocessor|my_regfile|valA[16]~82_combout ;
wire \myprocessor|my_regfile|regs:14:reg_array|r|bits:16:r~q ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:16:r~q ;
wire \myprocessor|my_regfile|valA[16]~83_combout ;
wire \myprocessor|my_regfile|regs:5:reg_array|r|bits:16:r~q ;
wire \myprocessor|my_regfile|regs:4:reg_array|r|bits:16:r~q ;
wire \myprocessor|my_regfile|valA[16]~77_combout ;
wire \myprocessor|my_regfile|regs:7:reg_array|r|bits:16:r~q ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:16:r~q ;
wire \myprocessor|my_regfile|valA[16]~78_combout ;
wire \myprocessor|my_regfile|regs:1:reg_array|r|bits:16:r~q ;
wire \myprocessor|my_regfile|valA[16]~79_combout ;
wire \myprocessor|my_regfile|regs:2:reg_array|r|bits:16:r~q ;
wire \myprocessor|my_regfile|regs:3:reg_array|r|bits:16:r~q ;
wire \myprocessor|my_regfile|valA[16]~80_combout ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:16:r~q ;
wire \myprocessor|my_regfile|valA[16]~75_combout ;
wire \myprocessor|my_regfile|regs:9:reg_array|r|bits:16:r~q ;
wire \myprocessor|my_regfile|regs:11:reg_array|r|bits:16:r~q ;
wire \myprocessor|my_regfile|valA[16]~76_combout ;
wire \myprocessor|my_regfile|valA[16]~81_combout ;
wire \myprocessor|my_regfile|regs:21:reg_array|r|bits:16:r~q ;
wire \myprocessor|my_regfile|regs:29:reg_array|r|bits:16:r~q ;
wire \myprocessor|my_regfile|regs:17:reg_array|r|bits:16:r~q ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:16:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:16:r~q ;
wire \myprocessor|my_regfile|valA[16]~67_combout ;
wire \myprocessor|my_regfile|valA[16]~68_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:16:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:16:r~q ;
wire \myprocessor|my_regfile|regs:28:reg_array|r|bits:16:r~q ;
wire \myprocessor|my_regfile|regs:16:reg_array|r|bits:16:r~q ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:16:r~q ;
wire \myprocessor|my_regfile|valA[16]~69_combout ;
wire \myprocessor|my_regfile|valA[16]~70_combout ;
wire \myprocessor|my_regfile|valA[16]~71_combout ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:16:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:16:r~q ;
wire \myprocessor|my_regfile|regs:19:reg_array|r|bits:16:r~q ;
wire \myprocessor|my_regfile|valA[16]~72_combout ;
wire \myprocessor|my_regfile|regs:31:reg_array|r|bits:16:r~q ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:16:r~q ;
wire \myprocessor|my_regfile|valA[16]~73_combout ;
wire \myprocessor|my_regfile|regs:26:reg_array|r|bits:16:r~q ;
wire \myprocessor|my_regfile|regs:30:reg_array|r|bits:16:r~q ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:16:r~q ;
wire \myprocessor|my_regfile|regs:18:reg_array|r|bits:16:r~q ;
wire \myprocessor|my_regfile|valA[16]~65_combout ;
wire \myprocessor|my_regfile|valA[16]~66_combout ;
wire \myprocessor|my_regfile|valA[16]~74_combout ;
wire \myprocessor|my_regfile|valA[16]~84_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~23_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~24_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxNxx|F[17]~2_combout ;
wire \myprocessor|MemtoReg_mux|F[25]~49_combout ;
wire \myprocessor|MemtoReg_mux|F[25]~50_combout ;
wire \myprocessor|MemtoReg_mux|F[24]~87_combout ;
wire \myprocessor|my_alu|adder_inst|upper0|carry[2]~0_combout ;
wire \myprocessor|ALUSrc_mux|F[18]~18_combout ;
wire \myprocessor|my_alu|adder_inst|upper0|carry[3]~1_combout ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:19:r~q ;
wire \myprocessor|my_regfile|regs:16:reg_array|r|bits:19:r~q ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:19:r~q ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:19:r~q ;
wire \myprocessor|my_regfile|regs:26:reg_array|r|bits:19:r~q ;
wire \myprocessor|my_regfile|regs:29:reg_array|r|bits:19:r~q ;
wire \myprocessor|my_regfile|regs:28:reg_array|r|bits:19:r~q ;
wire \myprocessor|my_regfile|valB[19]~423_combout ;
wire \myprocessor|my_regfile|regs:30:reg_array|r|bits:19:r~q ;
wire \myprocessor|my_regfile|valB[19]~424_combout ;
wire \myprocessor|my_regfile|valB[19]~425_combout ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:19:r~q ;
wire \myprocessor|my_regfile|valB[19]~426_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:19:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:19:r~q ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:19:r~q ;
wire \myprocessor|my_regfile|regs:21:reg_array|r|bits:19:r~q ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:19:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:19:r~q ;
wire \myprocessor|my_regfile|valB[19]~427_combout ;
wire \myprocessor|my_regfile|valB[19]~428_combout ;
wire \myprocessor|my_regfile|regs:19:reg_array|r|bits:19:r~q ;
wire \myprocessor|my_regfile|regs:17:reg_array|r|bits:19:r~q ;
wire \myprocessor|my_regfile|regs:18:reg_array|r|bits:19:r~q ;
wire \myprocessor|my_regfile|valB[19]~429_combout ;
wire \myprocessor|my_regfile|valB[19]~430_combout ;
wire \myprocessor|my_regfile|valB[19]~431_combout ;
wire \myprocessor|my_regfile|valB[19]~432_combout ;
wire \myprocessor|my_regfile|regs:3:reg_array|r|bits:19:r~q ;
wire \myprocessor|my_regfile|regs:1:reg_array|r|bits:19:r~q ;
wire \myprocessor|my_regfile|regs:2:reg_array|r|bits:19:r~q ;
wire \myprocessor|my_regfile|regs:7:reg_array|r|bits:19:r~q ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:19:r~q ;
wire \myprocessor|my_regfile|regs:4:reg_array|r|bits:19:r~q ;
wire \myprocessor|my_regfile|regs:5:reg_array|r|bits:19:r~q ;
wire \myprocessor|my_regfile|valB[19]~433_combout ;
wire \myprocessor|my_regfile|valB[19]~434_combout ;
wire \myprocessor|my_regfile|valB[19]~435_combout ;
wire \myprocessor|my_regfile|valB[19]~436_combout ;
wire \myprocessor|my_regfile|valB[19]~437_combout ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:19:r~q ;
wire \myprocessor|my_regfile|regs:13:reg_array|r|bits:19:r~q ;
wire \myprocessor|my_regfile|valB[19]~419_combout ;
wire \myprocessor|my_regfile|regs:14:reg_array|r|bits:19:r~q ;
wire \myprocessor|my_regfile|regs:12:reg_array|r|bits:19:r~q ;
wire \myprocessor|my_regfile|valB[19]~420_combout ;
wire \myprocessor|my_regfile|regs:11:reg_array|r|bits:19:r~q ;
wire \myprocessor|my_regfile|regs:10:reg_array|r|bits:19:r~q ;
wire \myprocessor|my_regfile|regs:9:reg_array|r|bits:19:r~q ;
wire \myprocessor|my_regfile|valB[19]~421_combout ;
wire \myprocessor|my_regfile|valB[19]~422_combout ;
wire \myprocessor|my_regfile|valB[19]~438_combout ;
wire \myprocessor|ALUSrc_mux|F[19]~17_combout ;
wire \myprocessor|my_alu|adder_inst|upper0|carry[4]~2_combout ;
wire \myprocessor|ALUSrc_mux|F[20]~20_combout ;
wire \myprocessor|my_alu|adder_inst|upper0|carry[5]~3_combout ;
wire \myprocessor|my_alu|adder_inst|upper0|carry[6]~4_combout ;
wire \myprocessor|ALUSrc_mux|F[22]~22_combout ;
wire \myprocessor|my_alu|adder_inst|upper0|carry[7]~5_combout ;
wire \myprocessor|my_regfile|regs:9:reg_array|r|bits:23:r~q ;
wire \myprocessor|my_regfile|regs:10:reg_array|r|bits:23:r~q ;
wire \myprocessor|my_regfile|valB[23]~501_combout ;
wire \myprocessor|my_regfile|regs:11:reg_array|r|bits:23:r~q ;
wire \myprocessor|my_regfile|regs:13:reg_array|r|bits:23:r~q ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:23:r~q ;
wire \myprocessor|my_regfile|valB[23]~499_combout ;
wire \myprocessor|my_regfile|regs:14:reg_array|r|bits:23:r~q ;
wire \myprocessor|my_regfile|valB[23]~500_combout ;
wire \myprocessor|my_regfile|valB[23]~502_combout ;
wire \myprocessor|my_regfile|regs:16:reg_array|r|bits:23:r~q ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:23:r~q ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:23:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:23:r~q ;
wire \myprocessor|my_regfile|regs:21:reg_array|r|bits:23:r~q ;
wire \myprocessor|my_regfile|valB[23]~507_combout ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:23:r~q ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:23:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:23:r~q ;
wire \myprocessor|my_regfile|valB[23]~508_combout ;
wire \myprocessor|my_regfile|regs:19:reg_array|r|bits:23:r~q ;
wire \myprocessor|my_regfile|regs:17:reg_array|r|bits:23:r~q ;
wire \myprocessor|my_regfile|regs:18:reg_array|r|bits:23:r~q ;
wire \myprocessor|my_regfile|valB[23]~509_combout ;
wire \myprocessor|my_regfile|valB[23]~510_combout ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:23:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:23:r~q ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:23:r~q ;
wire \myprocessor|my_regfile|regs:26:reg_array|r|bits:23:r~q ;
wire \myprocessor|my_regfile|regs:28:reg_array|r|bits:23:r~q ;
wire \myprocessor|my_regfile|regs:29:reg_array|r|bits:23:r~q ;
wire \myprocessor|my_regfile|valB[23]~503_combout ;
wire \myprocessor|my_regfile|regs:31:reg_array|r|bits:23:r~q ;
wire \myprocessor|my_regfile|regs:30:reg_array|r|bits:23:r~q ;
wire \myprocessor|my_regfile|valB[23]~504_combout ;
wire \myprocessor|my_regfile|valB[23]~505_combout ;
wire \myprocessor|my_regfile|valB[23]~506_combout ;
wire \myprocessor|my_regfile|valB[23]~511_combout ;
wire \myprocessor|my_regfile|valB[23]~512_combout ;
wire \myprocessor|my_regfile|regs:1:reg_array|r|bits:23:r~q ;
wire \myprocessor|my_regfile|regs:3:reg_array|r|bits:23:r~q ;
wire \myprocessor|my_regfile|regs:7:reg_array|r|bits:23:r~q ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:23:r~q ;
wire \myprocessor|my_regfile|regs:5:reg_array|r|bits:23:r~q ;
wire \myprocessor|my_regfile|regs:4:reg_array|r|bits:23:r~q ;
wire \myprocessor|my_regfile|valB[23]~513_combout ;
wire \myprocessor|my_regfile|valB[23]~514_combout ;
wire \myprocessor|my_regfile|regs:2:reg_array|r|bits:23:r~q ;
wire \myprocessor|my_regfile|valB[23]~515_combout ;
wire \myprocessor|my_regfile|valB[23]~516_combout ;
wire \myprocessor|my_regfile|valB[23]~517_combout ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:23:r~q ;
wire \myprocessor|my_regfile|valB[23]~518_combout ;
wire \myprocessor|ALUSrc_mux|F[23]~21_combout ;
wire \myprocessor|my_alu|adder_inst|upper0|carry[8]~6_combout ;
wire \myprocessor|ALUSrc_mux|F[24]~24_combout ;
wire \myprocessor|my_alu|adder_inst|upper0|carry[9]~7_combout ;
wire \myprocessor|ALUSrc_mux|F[25]~23_combout ;
wire \myprocessor|MemtoReg_mux|F[25]~51_combout ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:28:r~q ;
wire \myprocessor|my_regfile|regs:4:reg_array|r|bits:28:r~q ;
wire \myprocessor|my_regfile|regs:5:reg_array|r|bits:28:r~q ;
wire \myprocessor|my_regfile|valB[28]~653_combout ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:28:r~q ;
wire \myprocessor|my_regfile|regs:7:reg_array|r|bits:28:r~q ;
wire \myprocessor|my_regfile|valB[28]~654_combout ;
wire \myprocessor|my_regfile|regs:3:reg_array|r|bits:28:r~q ;
wire \myprocessor|my_regfile|valB[28]~655_combout ;
wire \myprocessor|my_regfile|regs:2:reg_array|r|bits:28:r~q ;
wire \myprocessor|my_regfile|regs:1:reg_array|r|bits:28:r~q ;
wire \myprocessor|my_regfile|valB[28]~656_combout ;
wire \myprocessor|my_regfile|regs:10:reg_array|r|bits:28:r~q ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:28:r~q ;
wire \myprocessor|my_regfile|regs:14:reg_array|r|bits:28:r~q ;
wire \myprocessor|my_regfile|regs:12:reg_array|r|bits:28:r~q ;
wire \myprocessor|my_regfile|regs:13:reg_array|r|bits:28:r~q ;
wire \myprocessor|my_regfile|valB[28]~649_combout ;
wire \myprocessor|my_regfile|valB[28]~650_combout ;
wire \myprocessor|my_regfile|valB[28]~651_combout ;
wire \myprocessor|my_regfile|regs:9:reg_array|r|bits:28:r~q ;
wire \myprocessor|my_regfile|regs:11:reg_array|r|bits:28:r~q ;
wire \myprocessor|my_regfile|valB[28]~652_combout ;
wire \myprocessor|my_regfile|valB[28]~657_combout ;
wire \myprocessor|my_regfile|regs:16:reg_array|r|bits:28:r~q ;
wire \myprocessor|my_regfile|regs:19:reg_array|r|bits:28:r~q ;
wire \myprocessor|my_regfile|regs:18:reg_array|r|bits:28:r~q ;
wire \myprocessor|my_regfile|regs:21:reg_array|r|bits:28:r~q ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:28:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:28:r~q ;
wire \myprocessor|my_regfile|valB[28]~643_combout ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:28:r~q ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:28:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:28:r~q ;
wire \myprocessor|my_regfile|valB[28]~644_combout ;
wire \myprocessor|my_regfile|valB[28]~645_combout ;
wire \myprocessor|my_regfile|valB[28]~646_combout ;
wire \myprocessor|my_regfile|valB[28]~647_combout ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:28:r~q ;
wire \myprocessor|my_regfile|regs:31:reg_array|r|bits:28:r~q ;
wire \myprocessor|my_regfile|regs:29:reg_array|r|bits:28:r~q ;
wire \myprocessor|my_regfile|valB[28]~639_combout ;
wire \myprocessor|my_regfile|regs:30:reg_array|r|bits:28:r~q ;
wire \myprocessor|my_regfile|regs:28:reg_array|r|bits:28:r~q ;
wire \myprocessor|my_regfile|valB[28]~640_combout ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:28:r~q ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:28:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:28:r~q ;
wire \myprocessor|my_regfile|regs:26:reg_array|r|bits:28:r~q ;
wire \myprocessor|my_regfile|valB[28]~641_combout ;
wire \myprocessor|my_regfile|valB[28]~642_combout ;
wire \myprocessor|my_regfile|valB[28]~648_combout ;
wire \myprocessor|my_regfile|valB[28]~658_combout ;
wire \myprocessor|my_regfile|regs:1:reg_array|r|bits:29:r~q ;
wire \myprocessor|my_regfile|regs:3:reg_array|r|bits:29:r~q ;
wire \myprocessor|my_regfile|regs:2:reg_array|r|bits:29:r~q ;
wire \myprocessor|my_regfile|regs:7:reg_array|r|bits:29:r~q ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:29:r~q ;
wire \myprocessor|my_regfile|regs:4:reg_array|r|bits:29:r~q ;
wire \myprocessor|my_regfile|regs:5:reg_array|r|bits:29:r~q ;
wire \myprocessor|my_regfile|valB[29]~633_combout ;
wire \myprocessor|my_regfile|valB[29]~634_combout ;
wire \myprocessor|my_regfile|valB[29]~635_combout ;
wire \myprocessor|my_regfile|valB[29]~636_combout ;
wire \myprocessor|my_regfile|regs:16:reg_array|r|bits:29:r~q ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:29:r~q ;
wire \myprocessor|my_regfile|regs:28:reg_array|r|bits:29:r~q ;
wire \myprocessor|my_regfile|regs:29:reg_array|r|bits:29:r~q ;
wire \myprocessor|my_regfile|valB[29]~623_combout ;
wire \myprocessor|my_regfile|regs:30:reg_array|r|bits:29:r~q ;
wire \myprocessor|my_regfile|regs:31:reg_array|r|bits:29:r~q ;
wire \myprocessor|my_regfile|valB[29]~624_combout ;
wire \myprocessor|my_regfile|regs:26:reg_array|r|bits:29:r~q ;
wire \myprocessor|my_regfile|valB[29]~625_combout ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:29:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:29:r~q ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:29:r~q ;
wire \myprocessor|my_regfile|valB[29]~626_combout ;
wire \myprocessor|my_regfile|regs:19:reg_array|r|bits:29:r~q ;
wire \myprocessor|my_regfile|regs:21:reg_array|r|bits:29:r~q ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:29:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:29:r~q ;
wire \myprocessor|my_regfile|valB[29]~627_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:29:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:29:r~q ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:29:r~q ;
wire \myprocessor|my_regfile|valB[29]~628_combout ;
wire \myprocessor|my_regfile|regs:18:reg_array|r|bits:29:r~q ;
wire \myprocessor|my_regfile|valB[29]~629_combout ;
wire \myprocessor|my_regfile|valB[29]~630_combout ;
wire \myprocessor|my_regfile|valB[29]~631_combout ;
wire \myprocessor|my_regfile|valB[29]~632_combout ;
wire \myprocessor|my_regfile|valB[29]~637_combout ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:29:r~q ;
wire \myprocessor|my_regfile|regs:11:reg_array|r|bits:29:r~q ;
wire \myprocessor|my_regfile|regs:10:reg_array|r|bits:29:r~q ;
wire \myprocessor|my_regfile|regs:9:reg_array|r|bits:29:r~q ;
wire \myprocessor|my_regfile|valB[29]~621_combout ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:29:r~q ;
wire \myprocessor|my_regfile|regs:13:reg_array|r|bits:29:r~q ;
wire \myprocessor|my_regfile|valB[29]~619_combout ;
wire \myprocessor|my_regfile|regs:14:reg_array|r|bits:29:r~q ;
wire \myprocessor|my_regfile|regs:12:reg_array|r|bits:29:r~q ;
wire \myprocessor|my_regfile|valB[29]~620_combout ;
wire \myprocessor|my_regfile|valB[29]~622_combout ;
wire \myprocessor|my_regfile|valB[29]~638_combout ;
wire \myprocessor|MemtoReg_mux|F[28]~74_combout ;
wire \myprocessor|ALUSrc_mux|F[28]~28_combout ;
wire \myprocessor|my_regfile|regs:13:reg_array|r|bits:27:r~q ;
wire \myprocessor|my_regfile|regs:14:reg_array|r|bits:27:r~q ;
wire \myprocessor|my_regfile|regs:12:reg_array|r|bits:27:r~q ;
wire \myprocessor|my_regfile|valA[27]~562_combout ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:27:r~q ;
wire \myprocessor|my_regfile|valA[27]~563_combout ;
wire \myprocessor|my_regfile|regs:26:reg_array|r|bits:27:r~q ;
wire \myprocessor|my_regfile|regs:30:reg_array|r|bits:27:r~q ;
wire \myprocessor|my_regfile|regs:18:reg_array|r|bits:27:r~q ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:27:r~q ;
wire \myprocessor|my_regfile|valA[27]~549_combout ;
wire \myprocessor|my_regfile|valA[27]~550_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:27:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:27:r~q ;
wire \myprocessor|my_regfile|regs:28:reg_array|r|bits:27:r~q ;
wire \myprocessor|my_regfile|regs:16:reg_array|r|bits:27:r~q ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:27:r~q ;
wire \myprocessor|my_regfile|valA[27]~551_combout ;
wire \myprocessor|my_regfile|valA[27]~552_combout ;
wire \myprocessor|my_regfile|valA[27]~553_combout ;
wire \myprocessor|my_regfile|regs:17:reg_array|r|bits:27:r~q ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:27:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:27:r~q ;
wire \myprocessor|my_regfile|valA[27]~547_combout ;
wire \myprocessor|my_regfile|regs:29:reg_array|r|bits:27:r~q ;
wire \myprocessor|my_regfile|regs:21:reg_array|r|bits:27:r~q ;
wire \myprocessor|my_regfile|valA[27]~548_combout ;
wire \myprocessor|my_regfile|regs:19:reg_array|r|bits:27:r~q ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:27:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:27:r~q ;
wire \myprocessor|my_regfile|valA[27]~554_combout ;
wire \myprocessor|my_regfile|regs:31:reg_array|r|bits:27:r~q ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:27:r~q ;
wire \myprocessor|my_regfile|valA[27]~555_combout ;
wire \myprocessor|my_regfile|valA[27]~556_combout ;
wire \myprocessor|my_regfile|regs:1:reg_array|r|bits:27:r~q ;
wire \myprocessor|my_regfile|regs:4:reg_array|r|bits:27:r~q ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:27:r~q ;
wire \myprocessor|my_regfile|valA[27]~557_combout ;
wire \myprocessor|my_regfile|regs:5:reg_array|r|bits:27:r~q ;
wire \myprocessor|my_regfile|valA[27]~558_combout ;
wire \myprocessor|my_regfile|valA[27]~559_combout ;
wire \myprocessor|my_regfile|regs:2:reg_array|r|bits:27:r~q ;
wire \myprocessor|my_regfile|regs:3:reg_array|r|bits:27:r~q ;
wire \myprocessor|my_regfile|valA[27]~560_combout ;
wire \myprocessor|my_regfile|valA[27]~561_combout ;
wire \myprocessor|my_regfile|regs:9:reg_array|r|bits:27:r~q ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:27:r~q ;
wire \myprocessor|my_regfile|valA[27]~545_combout ;
wire \myprocessor|my_regfile|regs:11:reg_array|r|bits:27:r~q ;
wire \myprocessor|my_regfile|regs:10:reg_array|r|bits:27:r~q ;
wire \myprocessor|my_regfile|valA[27]~546_combout ;
wire \myprocessor|my_regfile|valA[27]~564_combout ;
wire \myprocessor|my_alu|adder_inst|upper1|carry[3]~1_combout ;
wire \myprocessor|my_alu|adder_inst|upper1|carry[4]~2_combout ;
wire \myprocessor|my_alu|adder_inst|upper1|carry[5]~3_combout ;
wire \myprocessor|my_alu|adder_inst|upper1|carry[6]~4_combout ;
wire \myprocessor|my_alu|adder_inst|upper1|carry[7]~5_combout ;
wire \myprocessor|my_alu|adder_inst|upper1|carry[8]~6_combout ;
wire \myprocessor|my_alu|adder_inst|upper1|carry[9]~7_combout ;
wire \myprocessor|my_alu|adder_inst|upper1|carry[10]~8_combout ;
wire \myprocessor|my_regfile|regs:14:reg_array|r|bits:26:r~q ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:26:r~q ;
wire \myprocessor|my_regfile|regs:13:reg_array|r|bits:26:r~q ;
wire \myprocessor|my_regfile|regs:12:reg_array|r|bits:26:r~q ;
wire \myprocessor|my_regfile|valA[26]~542_combout ;
wire \myprocessor|my_regfile|valA[26]~543_combout ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:26:r~q ;
wire \myprocessor|my_regfile|regs:7:reg_array|r|bits:26:r~q ;
wire \myprocessor|my_regfile|regs:5:reg_array|r|bits:26:r~q ;
wire \myprocessor|my_regfile|regs:4:reg_array|r|bits:26:r~q ;
wire \myprocessor|my_regfile|valA[26]~537_combout ;
wire \myprocessor|my_regfile|valA[26]~538_combout ;
wire \myprocessor|my_regfile|regs:1:reg_array|r|bits:26:r~q ;
wire \myprocessor|my_regfile|valA[26]~539_combout ;
wire \myprocessor|my_regfile|regs:2:reg_array|r|bits:26:r~q ;
wire \myprocessor|my_regfile|regs:3:reg_array|r|bits:26:r~q ;
wire \myprocessor|my_regfile|valA[26]~540_combout ;
wire \myprocessor|my_regfile|regs:9:reg_array|r|bits:26:r~q ;
wire \myprocessor|my_regfile|regs:11:reg_array|r|bits:26:r~q ;
wire \myprocessor|my_regfile|regs:10:reg_array|r|bits:26:r~q ;
wire \myprocessor|my_regfile|valA[26]~535_combout ;
wire \myprocessor|my_regfile|valA[26]~536_combout ;
wire \myprocessor|my_regfile|valA[26]~541_combout ;
wire \myprocessor|my_regfile|regs:30:reg_array|r|bits:26:r~q ;
wire \myprocessor|my_regfile|regs:26:reg_array|r|bits:26:r~q ;
wire \myprocessor|my_regfile|regs:18:reg_array|r|bits:26:r~q ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:26:r~q ;
wire \myprocessor|my_regfile|valA[26]~525_combout ;
wire \myprocessor|my_regfile|valA[26]~526_combout ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:26:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:26:r~q ;
wire \myprocessor|my_regfile|regs:19:reg_array|r|bits:26:r~q ;
wire \myprocessor|my_regfile|valA[26]~532_combout ;
wire \myprocessor|my_regfile|regs:31:reg_array|r|bits:26:r~q ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:26:r~q ;
wire \myprocessor|my_regfile|valA[26]~533_combout ;
wire \myprocessor|my_regfile|regs:17:reg_array|r|bits:26:r~q ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:26:r~q ;
wire \myprocessor|my_regfile|valA[26]~527_combout ;
wire \myprocessor|my_regfile|regs:21:reg_array|r|bits:26:r~q ;
wire \myprocessor|my_regfile|regs:29:reg_array|r|bits:26:r~q ;
wire \myprocessor|my_regfile|valA[26]~528_combout ;
wire \myprocessor|my_regfile|regs:16:reg_array|r|bits:26:r~q ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:26:r~q ;
wire \myprocessor|my_regfile|valA[26]~529_combout ;
wire \myprocessor|my_regfile|regs:28:reg_array|r|bits:26:r~q ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:26:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:26:r~q ;
wire \myprocessor|my_regfile|valA[26]~530_combout ;
wire \myprocessor|my_regfile|valA[26]~531_combout ;
wire \myprocessor|my_regfile|valA[26]~534_combout ;
wire \myprocessor|my_regfile|valA[26]~544_combout ;
wire \myprocessor|my_alu|adder_inst|upper1|carry[11]~9_combout ;
wire \myprocessor|ALUSrc_mux|F[27]~25_combout ;
wire \myprocessor|my_alu|shifter_inst|RNxxxx|F~14_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F~12_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~32_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~33_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~34_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxNxx|F[11]~4_combout ;
wire \myprocessor|my_alu|shifter_inst|LxNxxx|F[11]~9_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxxN|F[27]~0_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~53_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~38_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~35_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxNxx|F[19]~9_combout ;
wire \myprocessor|MemtoReg_mux|F[27]~61_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~46_combout ;
wire \myprocessor|MemtoReg_mux|F[27]~62_combout ;
wire \myprocessor|MemtoReg_mux|F[27]~63_combout ;
wire \myprocessor|MemtoReg_mux|F[27]~64_combout ;
wire \myprocessor|MemtoReg_mux|F[27]~65_combout ;
wire \myprocessor|MemtoReg_mux|F[27]~66_combout ;
wire \myprocessor|keyIn_mux|F~83_combout ;
wire \myprocessor|my_regfile|regs:7:reg_array|r|bits:27:r~q ;
wire \myprocessor|my_regfile|valB[27]~593_combout ;
wire \myprocessor|my_regfile|valB[27]~594_combout ;
wire \myprocessor|my_regfile|valB[27]~595_combout ;
wire \myprocessor|my_regfile|valB[27]~596_combout ;
wire \myprocessor|my_regfile|valB[27]~583_combout ;
wire \myprocessor|my_regfile|valB[27]~584_combout ;
wire \myprocessor|my_regfile|valB[27]~585_combout ;
wire \myprocessor|my_regfile|valB[27]~586_combout ;
wire \myprocessor|my_regfile|valB[27]~589_combout ;
wire \myprocessor|my_regfile|valB[27]~587_combout ;
wire \myprocessor|my_regfile|valB[27]~588_combout ;
wire \myprocessor|my_regfile|valB[27]~590_combout ;
wire \myprocessor|my_regfile|valB[27]~591_combout ;
wire \myprocessor|my_regfile|valB[27]~592_combout ;
wire \myprocessor|my_regfile|valB[27]~597_combout ;
wire \myprocessor|my_regfile|valB[27]~579_combout ;
wire \myprocessor|my_regfile|valB[27]~580_combout ;
wire \myprocessor|my_regfile|valB[27]~581_combout ;
wire \myprocessor|my_regfile|valB[27]~582_combout ;
wire \myprocessor|my_regfile|valB[27]~598_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~13_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~14_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~15_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~21_combout ;
wire \myprocessor|my_alu|shifter_inst|RxNxxx|F[18]~7_combout ;
wire \myprocessor|my_alu|shifter_inst|RNxxxx|F~15_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~11_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~4_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~6_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~8_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~9_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxNxx|F[10]~0_combout ;
wire \myprocessor|my_alu|shifter_inst|LxNxxx|F[10]~16_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~29_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~27_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~36_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~39_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~30_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~40_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxNxx|F[18]~10_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~51_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxxN|F[26]~1_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~54_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~43_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~47_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~48_combout ;
wire \myprocessor|MemtoReg_mux|F[26]~67_combout ;
wire \myprocessor|MemtoReg_mux|F[26]~68_combout ;
wire \myprocessor|my_alu|adder_inst|upper0|carry[10]~8_combout ;
wire \myprocessor|MemtoReg_mux|F[26]~69_combout ;
wire \myprocessor|MemtoReg_mux|F[26]~70_combout ;
wire \myprocessor|MemtoReg_mux|F[26]~71_combout ;
wire \myprocessor|MemtoReg_mux|F[26]~72_combout ;
wire \myprocessor|keyIn_mux|F~84_combout ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:26:r~q ;
wire \myprocessor|my_regfile|valB[26]~609_combout ;
wire \myprocessor|my_regfile|valB[26]~610_combout ;
wire \myprocessor|my_regfile|valB[26]~611_combout ;
wire \myprocessor|my_regfile|valB[26]~612_combout ;
wire \myprocessor|my_regfile|valB[26]~613_combout ;
wire \myprocessor|my_regfile|valB[26]~614_combout ;
wire \myprocessor|my_regfile|valB[26]~615_combout ;
wire \myprocessor|my_regfile|valB[26]~616_combout ;
wire \myprocessor|my_regfile|valB[26]~617_combout ;
wire \myprocessor|my_regfile|valB[26]~601_combout ;
wire \myprocessor|my_regfile|valB[26]~599_combout ;
wire \myprocessor|my_regfile|valB[26]~600_combout ;
wire \myprocessor|my_regfile|valB[26]~602_combout ;
wire \myprocessor|my_regfile|valB[26]~603_combout ;
wire \myprocessor|my_regfile|valB[26]~604_combout ;
wire \myprocessor|my_regfile|valB[26]~605_combout ;
wire \myprocessor|my_regfile|valB[26]~606_combout ;
wire \myprocessor|my_regfile|valB[26]~607_combout ;
wire \myprocessor|my_regfile|valB[26]~608_combout ;
wire \myprocessor|my_regfile|valB[26]~618_combout ;
wire \myprocessor|ALUSrc_mux|F[26]~26_combout ;
wire \myprocessor|my_alu|adder_inst|upper0|carry[11]~9_combout ;
wire \myprocessor|my_alu|adder_inst|upper0|carry[12]~10_combout ;
wire \myprocessor|my_alu|adder_inst|upper0|carry[13]~11_combout ;
wire \myprocessor|ALUSrc_mux|F[29]~27_combout ;
wire \myprocessor|my_alu|shifter_inst|LxNxxx|F~10_combout ;
wire \myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~17_combout ;
wire \myprocessor|MemtoReg_mux|F[28]~88_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxNxx|F[21]~11_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxxN|F[29]~2_combout ;
wire \myprocessor|my_alu|R[3]~37_combout ;
wire \myprocessor|MemtoReg_mux|F[29]~75_combout ;
wire \myprocessor|MemtoReg_mux|F[29]~76_combout ;
wire \myprocessor|MemtoReg_mux|F[29]~77_combout ;
wire \myprocessor|my_alu|shifter_inst|RNxxxx|F~16_combout ;
wire \myprocessor|MemtoReg_mux|F[29]~78_combout ;
wire \myprocessor|MemtoReg_mux|F[29]~79_combout ;
wire \myprocessor|my_alu|adder_inst|upper1|carry[12]~10_combout ;
wire \myprocessor|my_alu|adder_inst|upper1|carry[13]~11_combout ;
wire \myprocessor|MemtoReg_mux|F[29]~80_combout ;
wire \myprocessor|keyIn_mux|F~85_combout ;
wire \myprocessor|my_regfile|regs:17:reg_array|r|bits:29:r~q ;
wire \myprocessor|my_regfile|valA[29]~587_combout ;
wire \myprocessor|my_regfile|valA[29]~588_combout ;
wire \myprocessor|my_regfile|valA[29]~589_combout ;
wire \myprocessor|my_regfile|valA[29]~590_combout ;
wire \myprocessor|my_regfile|valA[29]~591_combout ;
wire \myprocessor|my_regfile|valA[29]~592_combout ;
wire \myprocessor|my_regfile|valA[29]~593_combout ;
wire \myprocessor|my_regfile|valA[29]~594_combout ;
wire \myprocessor|my_regfile|valA[29]~595_combout ;
wire \myprocessor|my_regfile|valA[29]~596_combout ;
wire \myprocessor|my_regfile|valA[29]~597_combout ;
wire \myprocessor|my_regfile|valA[29]~598_combout ;
wire \myprocessor|my_regfile|valA[29]~599_combout ;
wire \myprocessor|my_regfile|valA[29]~600_combout ;
wire \myprocessor|my_regfile|valA[29]~601_combout ;
wire \myprocessor|my_regfile|valA[29]~602_combout ;
wire \myprocessor|my_regfile|valA[29]~603_combout ;
wire \myprocessor|my_regfile|valA[29]~585_combout ;
wire \myprocessor|my_regfile|valA[29]~586_combout ;
wire \myprocessor|my_regfile|valA[29]~604_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~34_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~35_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~37_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~38_combout ;
wire \myprocessor|my_alu|shifter_inst|RxNxxx|F[17]~3_combout ;
wire \myprocessor|my_alu|shifter_inst|RNxxxx|F~13_combout ;
wire \myprocessor|MemtoReg_mux|F[25]~52_combout ;
wire \myprocessor|MemtoReg_mux|F[25]~53_combout ;
wire \myprocessor|MemtoReg_mux|F[25]~54_combout ;
wire \myprocessor|keyIn_mux|F~81_combout ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:25:r~q ;
wire \myprocessor|my_regfile|valB[25]~543_combout ;
wire \myprocessor|my_regfile|valB[25]~544_combout ;
wire \myprocessor|my_regfile|valB[25]~545_combout ;
wire \myprocessor|my_regfile|valB[25]~546_combout ;
wire \myprocessor|my_regfile|valB[25]~547_combout ;
wire \myprocessor|my_regfile|valB[25]~548_combout ;
wire \myprocessor|my_regfile|valB[25]~549_combout ;
wire \myprocessor|my_regfile|valB[25]~550_combout ;
wire \myprocessor|my_regfile|valB[25]~551_combout ;
wire \myprocessor|my_regfile|valB[25]~552_combout ;
wire \myprocessor|my_regfile|valB[25]~553_combout ;
wire \myprocessor|my_regfile|valB[25]~554_combout ;
wire \myprocessor|my_regfile|valB[25]~555_combout ;
wire \myprocessor|my_regfile|valB[25]~556_combout ;
wire \myprocessor|my_regfile|valB[25]~557_combout ;
wire \myprocessor|my_regfile|valB[25]~541_combout ;
wire \myprocessor|my_regfile|valB[25]~539_combout ;
wire \myprocessor|my_regfile|valB[25]~540_combout ;
wire \myprocessor|my_regfile|valB[25]~542_combout ;
wire \myprocessor|my_regfile|valB[25]~558_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~0_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~23_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~22_combout ;
wire \myprocessor|my_alu|shifter_inst|RxNxxx|F~14_combout ;
wire \myprocessor|my_alu|shifter_inst|RNxxxx|F~22_combout ;
wire \myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~4_combout ;
wire \myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~8_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~52_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~44_combout ;
wire \myprocessor|MemtoReg_mux|F[24]~55_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~31_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~28_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxNxx|F[16]~3_combout ;
wire \myprocessor|MemtoReg_mux|F[24]~56_combout ;
wire \myprocessor|MemtoReg_mux|F[24]~57_combout ;
wire \myprocessor|MemtoReg_mux|F[24]~58_combout ;
wire \myprocessor|MemtoReg_mux|F[24]~59_combout ;
wire \myprocessor|MemtoReg_mux|F[24]~60_combout ;
wire \myprocessor|keyIn_mux|F~82_combout ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:24:r~q ;
wire \myprocessor|my_regfile|valA[24]~492_combout ;
wire \myprocessor|my_regfile|valA[24]~493_combout ;
wire \myprocessor|my_regfile|valA[24]~489_combout ;
wire \myprocessor|my_regfile|valA[24]~490_combout ;
wire \myprocessor|my_regfile|valA[24]~487_combout ;
wire \myprocessor|my_regfile|valA[24]~488_combout ;
wire \myprocessor|my_regfile|valA[24]~491_combout ;
wire \myprocessor|my_regfile|valA[24]~485_combout ;
wire \myprocessor|my_regfile|valA[24]~486_combout ;
wire \myprocessor|my_regfile|valA[24]~494_combout ;
wire \myprocessor|my_regfile|valA[24]~502_combout ;
wire \myprocessor|my_regfile|valA[24]~503_combout ;
wire \myprocessor|my_regfile|valA[24]~497_combout ;
wire \myprocessor|my_regfile|valA[24]~498_combout ;
wire \myprocessor|my_regfile|valA[24]~499_combout ;
wire \myprocessor|my_regfile|valA[24]~500_combout ;
wire \myprocessor|my_regfile|valA[24]~495_combout ;
wire \myprocessor|my_regfile|valA[24]~496_combout ;
wire \myprocessor|my_regfile|valA[24]~501_combout ;
wire \myprocessor|my_regfile|valA[24]~504_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~39_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~50_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxNxx|F[23]~13_combout ;
wire \myprocessor|MemtoReg_mux|F[15]~26_combout ;
wire \myprocessor|my_alu|shifter_inst|LxNxxx|F~12_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxNxx|F[15]~7_combout ;
wire \myprocessor|my_alu|shifter_inst|LNxxxx|F~21_combout ;
wire \myprocessor|MemtoReg_mux|F[15]~27_combout ;
wire \myprocessor|MemtoReg_mux|F[15]~28_combout ;
wire \myprocessor|MemtoReg_mux|F[15]~29_combout ;
wire \myprocessor|MemtoReg_mux|F[15]~30_combout ;
wire \myprocessor|keyIn_mux|F~49_combout ;
wire \myprocessor|my_regfile|regs:1:reg_array|r|bits:15:r~q ;
wire \myprocessor|my_regfile|valA[15]~357_combout ;
wire \myprocessor|my_regfile|valA[15]~358_combout ;
wire \myprocessor|my_regfile|valA[15]~359_combout ;
wire \myprocessor|my_regfile|valA[15]~360_combout ;
wire \myprocessor|my_regfile|valA[15]~347_combout ;
wire \myprocessor|my_regfile|valA[15]~348_combout ;
wire \myprocessor|my_regfile|valA[15]~354_combout ;
wire \myprocessor|my_regfile|valA[15]~355_combout ;
wire \myprocessor|my_regfile|valA[15]~349_combout ;
wire \myprocessor|my_regfile|valA[15]~350_combout ;
wire \myprocessor|my_regfile|valA[15]~351_combout ;
wire \myprocessor|my_regfile|valA[15]~352_combout ;
wire \myprocessor|my_regfile|valA[15]~353_combout ;
wire \myprocessor|my_regfile|valA[15]~356_combout ;
wire \myprocessor|my_regfile|valA[15]~361_combout ;
wire \myprocessor|my_regfile|valA[15]~345_combout ;
wire \myprocessor|my_regfile|valA[15]~346_combout ;
wire \myprocessor|my_regfile|valA[15]~362_combout ;
wire \myprocessor|my_regfile|valA[15]~363_combout ;
wire \myprocessor|my_regfile|valA[15]~364_combout ;
wire \myprocessor|my_alu|adder_inst|lower|cout~0_combout ;
wire \myprocessor|MemtoReg_mux|F[28]~73_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxNxx|F[12]~6_combout ;
wire \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~2_combout ;
wire \myprocessor|my_alu|shifter_inst|LxNxxx|F~11_combout ;
wire \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~18_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxNxx|F[20]~12_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxxN|F[28]~3_combout ;
wire \myprocessor|MemtoReg_mux|F[28]~81_combout ;
wire \myprocessor|MemtoReg_mux|F[28]~82_combout ;
wire \myprocessor|MemtoReg_mux|F[28]~83_combout ;
wire \myprocessor|my_alu|shifter_inst|RNxxxx|F~17_combout ;
wire \myprocessor|MemtoReg_mux|F[28]~84_combout ;
wire \myprocessor|MemtoReg_mux|F[28]~85_combout ;
wire \myprocessor|MemtoReg_mux|F[28]~86_combout ;
wire \myprocessor|keyIn_mux|F~86_combout ;
wire \myprocessor|my_regfile|regs:17:reg_array|r|bits:28:r~q ;
wire \myprocessor|my_regfile|valA[28]~567_combout ;
wire \myprocessor|my_regfile|valA[28]~568_combout ;
wire \myprocessor|my_regfile|valA[28]~569_combout ;
wire \myprocessor|my_regfile|valA[28]~570_combout ;
wire \myprocessor|my_regfile|valA[28]~571_combout ;
wire \myprocessor|my_regfile|valA[28]~572_combout ;
wire \myprocessor|my_regfile|valA[28]~573_combout ;
wire \myprocessor|my_regfile|valA[28]~565_combout ;
wire \myprocessor|my_regfile|valA[28]~566_combout ;
wire \myprocessor|my_regfile|valA[28]~574_combout ;
wire \myprocessor|my_regfile|valA[28]~575_combout ;
wire \myprocessor|my_regfile|valA[28]~576_combout ;
wire \myprocessor|my_regfile|valA[28]~577_combout ;
wire \myprocessor|my_regfile|valA[28]~578_combout ;
wire \myprocessor|my_regfile|valA[28]~579_combout ;
wire \myprocessor|my_regfile|valA[28]~580_combout ;
wire \myprocessor|my_regfile|valA[28]~581_combout ;
wire \myprocessor|my_regfile|valA[28]~582_combout ;
wire \myprocessor|my_regfile|valA[28]~583_combout ;
wire \myprocessor|my_regfile|valA[28]~584_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~36_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~48_combout ;
wire \myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~5_combout ;
wire \myprocessor|my_alu|R[11]~92_combout ;
wire \myprocessor|my_alu|R[11]~93_combout ;
wire \myprocessor|my_alu|R[11]~94_combout ;
wire \myprocessor|my_alu|R[11]~96_combout ;
wire \myprocessor|my_alu|R[11]~99_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~2_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxNxx|F[22]~15_combout ;
wire \myprocessor|my_alu|shifter_inst|RxNxxx|F~18_combout ;
wire \myprocessor|my_alu|shifter_inst|LxNxxx|F~13_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxNxx|F[14]~8_combout ;
wire \myprocessor|my_alu|shifter_inst|LNxxxx|F~22_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~3_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~5_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~6_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~7_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~8_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxNxx|F[14]~14_combout ;
wire \myprocessor|MemtoReg_mux|F[14]~31_combout ;
wire \myprocessor|MemtoReg_mux|F[14]~32_combout ;
wire \myprocessor|MemtoReg_mux|F[14]~33_combout ;
wire \myprocessor|MemtoReg_mux|F[14]~34_combout ;
wire \myprocessor|MemtoReg_mux|F[14]~35_combout ;
wire \myprocessor|keyIn_mux|F~50_combout ;
wire \myprocessor|my_regfile|regs:14:reg_array|r|bits:14:r~q ;
wire \myprocessor|my_regfile|valA[14]~342_combout ;
wire \myprocessor|my_regfile|valA[14]~343_combout ;
wire \myprocessor|my_regfile|valA[14]~329_combout ;
wire \myprocessor|my_regfile|valA[14]~330_combout ;
wire \myprocessor|my_regfile|valA[14]~327_combout ;
wire \myprocessor|my_regfile|valA[14]~328_combout ;
wire \myprocessor|my_regfile|valA[14]~331_combout ;
wire \myprocessor|my_regfile|valA[14]~332_combout ;
wire \myprocessor|my_regfile|valA[14]~333_combout ;
wire \myprocessor|my_regfile|valA[14]~325_combout ;
wire \myprocessor|my_regfile|valA[14]~326_combout ;
wire \myprocessor|my_regfile|valA[14]~334_combout ;
wire \myprocessor|my_regfile|valA[14]~335_combout ;
wire \myprocessor|my_regfile|valA[14]~336_combout ;
wire \myprocessor|my_regfile|valA[14]~337_combout ;
wire \myprocessor|my_regfile|valA[14]~338_combout ;
wire \myprocessor|my_regfile|valA[14]~339_combout ;
wire \myprocessor|my_regfile|valA[14]~340_combout ;
wire \myprocessor|my_regfile|valA[14]~341_combout ;
wire \myprocessor|my_regfile|valA[14]~344_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~27_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~26_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~28_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxNxx|F[9]~4_combout ;
wire \myprocessor|my_alu|R[9]~80_combout ;
wire \myprocessor|my_alu|shifter_inst|RxNxxx|F~13_combout ;
wire \myprocessor|my_alu|R[9]~81_combout ;
wire \myprocessor|my_alu|R[9]~79_combout ;
wire \myprocessor|my_alu|R[9]~82_combout ;
wire \myprocessor|my_alu|R[9]~83_combout ;
wire \myprocessor|my_regfile|regs:4:reg_array|r|bits:31:r~q ;
wire \myprocessor|my_regfile|regs:5:reg_array|r|bits:31:r~q ;
wire \myprocessor|my_regfile|valB[31]~693_combout ;
wire \myprocessor|my_regfile|regs:7:reg_array|r|bits:31:r~q ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:31:r~q ;
wire \myprocessor|my_regfile|valB[31]~694_combout ;
wire \myprocessor|my_regfile|regs:2:reg_array|r|bits:31:r~q ;
wire \myprocessor|my_regfile|valB[31]~695_combout ;
wire \myprocessor|my_regfile|regs:3:reg_array|r|bits:31:r~q ;
wire \myprocessor|my_regfile|regs:1:reg_array|r|bits:31:r~q ;
wire \myprocessor|my_regfile|valB[31]~696_combout ;
wire \myprocessor|my_regfile|regs:16:reg_array|r|bits:31:r~q ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:31:r~q ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:31:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:31:r~q ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:31:r~q ;
wire \myprocessor|my_regfile|regs:26:reg_array|r|bits:31:r~q ;
wire \myprocessor|my_regfile|regs:30:reg_array|r|bits:31:r~q ;
wire \myprocessor|my_regfile|regs:31:reg_array|r|bits:31:r~q ;
wire \myprocessor|my_regfile|regs:29:reg_array|r|bits:31:r~q ;
wire \myprocessor|my_regfile|regs:28:reg_array|r|bits:31:r~q ;
wire \myprocessor|my_regfile|valB[31]~683_combout ;
wire \myprocessor|my_regfile|valB[31]~684_combout ;
wire \myprocessor|my_regfile|valB[31]~685_combout ;
wire \myprocessor|my_regfile|valB[31]~686_combout ;
wire \myprocessor|my_regfile|regs:21:reg_array|r|bits:31:r~q ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:31:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:31:r~q ;
wire \myprocessor|my_regfile|valB[31]~687_combout ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:31:r~q ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:31:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:31:r~q ;
wire \myprocessor|my_regfile|valB[31]~688_combout ;
wire \myprocessor|my_regfile|regs:17:reg_array|r|bits:31:r~q ;
wire \myprocessor|my_regfile|regs:18:reg_array|r|bits:31:r~q ;
wire \myprocessor|my_regfile|valB[31]~689_combout ;
wire \myprocessor|my_regfile|regs:19:reg_array|r|bits:31:r~q ;
wire \myprocessor|my_regfile|valB[31]~690_combout ;
wire \myprocessor|my_regfile|valB[31]~691_combout ;
wire \myprocessor|my_regfile|valB[31]~692_combout ;
wire \myprocessor|my_regfile|valB[31]~697_combout ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:31:r~q ;
wire \myprocessor|my_regfile|regs:10:reg_array|r|bits:31:r~q ;
wire \myprocessor|my_regfile|regs:9:reg_array|r|bits:31:r~q ;
wire \myprocessor|my_regfile|valB[31]~681_combout ;
wire \myprocessor|my_regfile|regs:11:reg_array|r|bits:31:r~q ;
wire \myprocessor|my_regfile|regs:13:reg_array|r|bits:31:r~q ;
wire \myprocessor|my_regfile|valB[31]~679_combout ;
wire \myprocessor|my_regfile|regs:14:reg_array|r|bits:31:r~q ;
wire \myprocessor|my_regfile|regs:12:reg_array|r|bits:31:r~q ;
wire \myprocessor|my_regfile|valB[31]~680_combout ;
wire \myprocessor|my_regfile|valB[31]~682_combout ;
wire \myprocessor|my_regfile|valB[31]~698_combout ;
wire \myprocessor|my_alu|R[30]~100_combout ;
wire \myprocessor|my_alu|R[30]~101_combout ;
wire \myprocessor|my_alu|R[30]~102_combout ;
wire \myprocessor|my_alu|R[30]~103_combout ;
wire \myprocessor|my_alu|R[30]~104_combout ;
wire \myprocessor|my_alu|shifter_inst|LxNxxx|F[14]~19_combout ;
wire \myprocessor|my_alu|R[30]~105_combout ;
wire \myprocessor|my_alu|adder_inst|upper1|carry[14]~12_combout ;
wire \myprocessor|my_alu|adder_inst|upper0|carry[14]~12_combout ;
wire \myprocessor|ALUSrc_mux|F[30]~29_combout ;
wire \myprocessor|my_alu|adder_inst|upper0|sum[14]~1_combout ;
wire \myprocessor|my_alu|R[30]~106_combout ;
wire \myprocessor|keyIn_mux|F~87_combout ;
wire \myprocessor|keyIn_mux|F~88_combout ;
wire \myprocessor|keyIn_mux|F~89_combout ;
wire \myprocessor|keyIn_mux|F~90_combout ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:30:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:30:r~q ;
wire \myprocessor|my_regfile|valA[30]~632_combout ;
wire \myprocessor|my_regfile|valA[30]~633_combout ;
wire \myprocessor|my_regfile|valA[30]~625_combout ;
wire \myprocessor|my_regfile|valA[30]~626_combout ;
wire \myprocessor|my_regfile|valA[30]~627_combout ;
wire \myprocessor|my_regfile|valA[30]~628_combout ;
wire \myprocessor|my_regfile|valA[30]~629_combout ;
wire \myprocessor|my_regfile|valA[30]~630_combout ;
wire \myprocessor|my_regfile|valA[30]~631_combout ;
wire \myprocessor|my_regfile|valA[30]~634_combout ;
wire \myprocessor|my_regfile|valA[30]~642_combout ;
wire \myprocessor|my_regfile|valA[30]~643_combout ;
wire \myprocessor|my_regfile|valA[30]~637_combout ;
wire \myprocessor|my_regfile|valA[30]~638_combout ;
wire \myprocessor|my_regfile|valA[30]~639_combout ;
wire \myprocessor|my_regfile|valA[30]~640_combout ;
wire \myprocessor|my_regfile|valA[30]~635_combout ;
wire \myprocessor|my_regfile|valA[30]~636_combout ;
wire \myprocessor|my_regfile|valA[30]~641_combout ;
wire \myprocessor|my_regfile|valA[30]~644_combout ;
wire \myprocessor|my_alu|R[31]~107_combout ;
wire \myprocessor|my_alu|R[31]~108_combout ;
wire \myprocessor|my_alu|R[31]~109_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxNxx|F[23]~13_combout ;
wire \myprocessor|my_alu|R[31]~110_combout ;
wire \myprocessor|my_alu|R[31]~111_combout ;
wire \myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~20_combout ;
wire \myprocessor|my_alu|R[31]~112_combout ;
wire \myprocessor|my_alu|adder_inst|upper0|carry[15]~13_combout ;
wire \myprocessor|ALUSrc_mux|F[31]~30_combout ;
wire \myprocessor|my_alu|adder_inst|upper0|sum[15]~0_combout ;
wire \myprocessor|my_alu|adder_inst|upper1|carry[15]~13_combout ;
wire \myprocessor|my_alu|adder_inst|upper|F[15]~0_combout ;
wire \myprocessor|keyIn_mux|F~91_combout ;
wire \myprocessor|keyIn_mux|F~92_combout ;
wire \myprocessor|keyIn_mux|F~93_combout ;
wire \myprocessor|keyIn_mux|F~94_combout ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:31:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:31:r~q ;
wire \myprocessor|my_regfile|valA[31]~622_combout ;
wire \myprocessor|my_regfile|valA[31]~623_combout ;
wire \myprocessor|my_regfile|valA[31]~605_combout ;
wire \myprocessor|my_regfile|valA[31]~606_combout ;
wire \myprocessor|my_regfile|valA[31]~614_combout ;
wire \myprocessor|my_regfile|valA[31]~615_combout ;
wire \myprocessor|my_regfile|valA[31]~607_combout ;
wire \myprocessor|my_regfile|valA[31]~608_combout ;
wire \myprocessor|my_regfile|valA[31]~609_combout ;
wire \myprocessor|my_regfile|valA[31]~610_combout ;
wire \myprocessor|my_regfile|valA[31]~611_combout ;
wire \myprocessor|my_regfile|valA[31]~612_combout ;
wire \myprocessor|my_regfile|valA[31]~613_combout ;
wire \myprocessor|my_regfile|valA[31]~616_combout ;
wire \myprocessor|my_regfile|valA[31]~617_combout ;
wire \myprocessor|my_regfile|valA[31]~618_combout ;
wire \myprocessor|my_regfile|valA[31]~619_combout ;
wire \myprocessor|my_regfile|valA[31]~620_combout ;
wire \myprocessor|my_regfile|valA[31]~621_combout ;
wire \myprocessor|my_regfile|valA[31]~624_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F~12_combout ;
wire \myprocessor|my_alu|shifter_inst|RxNxxx|F[22]~12_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~10_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~9_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~11_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~17_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~19_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~52_combout ;
wire \myprocessor|my_alu|R[6]~72_combout ;
wire \myprocessor|my_alu|R[6]~73_combout ;
wire \myprocessor|my_alu|R[4]~54_combout ;
wire \myprocessor|my_alu|shifter_inst|LxNxxx|F~6_combout ;
wire \myprocessor|my_alu|shifter_inst|LNxxxx|F~27_combout ;
wire \myprocessor|my_alu|R[6]~74_combout ;
wire \myprocessor|my_alu|R[6]~71_combout ;
wire \myprocessor|my_alu|R[6]~70_combout ;
wire \myprocessor|my_alu|R[6]~75_combout ;
wire \myprocessor|my_alu|R[6]~76_combout ;
wire \myprocessor|my_alu|shifter_inst|RxNxxx|F[20]~10_combout ;
wire \myprocessor|my_alu|shifter_inst|RNxxxx|F~19_combout ;
wire \myprocessor|MemtoReg_mux|F[19]~9_combout ;
wire \myprocessor|MemtoReg_mux|F[20]~42_combout ;
wire \myprocessor|MemtoReg_mux|F[20]~43_combout ;
wire \myprocessor|MemtoReg_mux|F[19]~89_combout ;
wire \myprocessor|keyIn_mux|F~67_combout ;
wire \myprocessor|keyIn_mux|F~68_combout ;
wire \myprocessor|keyIn_mux|F~66_combout ;
wire \myprocessor|keyIn_mux|F~69_combout ;
wire \myprocessor|keyIn_mux|F~70_combout ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:20:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:20:r~q ;
wire \myprocessor|my_regfile|valA[20]~412_combout ;
wire \myprocessor|my_regfile|valA[20]~413_combout ;
wire \myprocessor|my_regfile|valA[20]~405_combout ;
wire \myprocessor|my_regfile|valA[20]~406_combout ;
wire \myprocessor|my_regfile|valA[20]~409_combout ;
wire \myprocessor|my_regfile|valA[20]~410_combout ;
wire \myprocessor|my_regfile|valA[20]~407_combout ;
wire \myprocessor|my_regfile|valA[20]~408_combout ;
wire \myprocessor|my_regfile|valA[20]~411_combout ;
wire \myprocessor|my_regfile|valA[20]~414_combout ;
wire \myprocessor|my_regfile|valA[20]~422_combout ;
wire \myprocessor|my_regfile|valA[20]~423_combout ;
wire \myprocessor|my_regfile|valA[20]~417_combout ;
wire \myprocessor|my_regfile|valA[20]~418_combout ;
wire \myprocessor|my_regfile|valA[20]~419_combout ;
wire \myprocessor|my_regfile|valA[20]~420_combout ;
wire \myprocessor|my_regfile|valA[20]~415_combout ;
wire \myprocessor|my_regfile|valA[20]~416_combout ;
wire \myprocessor|my_regfile|valA[20]~421_combout ;
wire \myprocessor|my_regfile|valA[20]~424_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~42_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~44_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~41_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxNxx|F[17]~5_combout ;
wire \myprocessor|my_alu|shifter_inst|RNxxxx|F~10_combout ;
wire \myprocessor|my_alu|shifter_inst|LxNxxx|F~0_combout ;
wire \myprocessor|MemtoReg_mux|F[17]~10_combout ;
wire \myprocessor|MemtoReg_mux|F[17]~11_combout ;
wire \myprocessor|MemtoReg_mux|F[17]~14_combout ;
wire \myprocessor|MemtoReg_mux|F[17]~15_combout ;
wire \myprocessor|keyIn_mux|F~13_combout ;
wire \myprocessor|keyIn_mux|F~14_combout ;
wire \myprocessor|my_regfile|regs:9:reg_array|r|bits:17:r~q ;
wire \myprocessor|my_regfile|valA[17]~45_combout ;
wire \myprocessor|my_regfile|valA[17]~46_combout ;
wire \myprocessor|my_regfile|valA[17]~62_combout ;
wire \myprocessor|my_regfile|valA[17]~63_combout ;
wire \myprocessor|my_regfile|valA[17]~47_combout ;
wire \myprocessor|my_regfile|valA[17]~48_combout ;
wire \myprocessor|my_regfile|valA[17]~54_combout ;
wire \myprocessor|my_regfile|valA[17]~55_combout ;
wire \myprocessor|my_regfile|valA[17]~49_combout ;
wire \myprocessor|my_regfile|valA[17]~50_combout ;
wire \myprocessor|my_regfile|valA[17]~51_combout ;
wire \myprocessor|my_regfile|valA[17]~52_combout ;
wire \myprocessor|my_regfile|valA[17]~53_combout ;
wire \myprocessor|my_regfile|valA[17]~56_combout ;
wire \myprocessor|my_regfile|valA[17]~57_combout ;
wire \myprocessor|my_regfile|valA[17]~58_combout ;
wire \myprocessor|my_regfile|valA[17]~59_combout ;
wire \myprocessor|my_regfile|valA[17]~60_combout ;
wire \myprocessor|my_regfile|valA[17]~61_combout ;
wire \myprocessor|my_regfile|valA[17]~64_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~43_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~46_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxNxx|F[15]~12_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~32_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~45_combout ;
wire \myprocessor|my_alu|R[7]~65_combout ;
wire \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~11_combout ;
wire \myprocessor|my_alu|R[7]~66_combout ;
wire \myprocessor|my_alu|shifter_inst|LxNxxx|F~5_combout ;
wire \myprocessor|my_alu|shifter_inst|LNxxxx|F~26_combout ;
wire \myprocessor|my_alu|R[7]~67_combout ;
wire \myprocessor|my_alu|R[7]~63_combout ;
wire \myprocessor|my_alu|R[7]~64_combout ;
wire \myprocessor|my_alu|R[7]~68_combout ;
wire \myprocessor|my_alu|R[7]~69_combout ;
wire \myprocessor|keyIn_mux|F~32_combout ;
wire \myprocessor|keyIn_mux|F~33_combout ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:7:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:7:r~q ;
wire \myprocessor|my_regfile|regs:9:reg_array|r|bits:7:r~q ;
wire \myprocessor|my_regfile|valA[7]~185_combout ;
wire \myprocessor|my_regfile|regs:11:reg_array|r|bits:7:r~q ;
wire \myprocessor|my_regfile|regs:10:reg_array|r|bits:7:r~q ;
wire \myprocessor|my_regfile|valA[7]~186_combout ;
wire \myprocessor|my_regfile|regs:14:reg_array|r|bits:7:r~q ;
wire \myprocessor|my_regfile|regs:12:reg_array|r|bits:7:r~q ;
wire \myprocessor|my_regfile|valA[7]~202_combout ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:7:r~q ;
wire \myprocessor|my_regfile|regs:13:reg_array|r|bits:7:r~q ;
wire \myprocessor|my_regfile|valA[7]~203_combout ;
wire \myprocessor|my_regfile|regs:2:reg_array|r|bits:7:r~q ;
wire \myprocessor|my_regfile|regs:5:reg_array|r|bits:7:r~q ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:7:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:7:r~q ;
wire \myprocessor|my_regfile|regs:4:reg_array|r|bits:7:r~q ;
wire \myprocessor|my_regfile|valA[7]~197_combout ;
wire \myprocessor|my_regfile|regs:7:reg_array|r|bits:7:r~q ;
wire \myprocessor|my_regfile|valA[7]~198_combout ;
wire \myprocessor|my_regfile|regs:1:reg_array|r|bits:7:r~q ;
wire \myprocessor|my_regfile|valA[7]~199_combout ;
wire \myprocessor|my_regfile|regs:3:reg_array|r|bits:7:r~q ;
wire \myprocessor|my_regfile|valA[7]~200_combout ;
wire \myprocessor|my_regfile|regs:30:reg_array|r|bits:7:r~q ;
wire \myprocessor|my_regfile|regs:18:reg_array|r|bits:7:r~q ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:7:r~q ;
wire \myprocessor|my_regfile|valA[7]~189_combout ;
wire \myprocessor|my_regfile|regs:26:reg_array|r|bits:7:r~q ;
wire \myprocessor|my_regfile|valA[7]~190_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:7:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:7:r~q ;
wire \myprocessor|my_regfile|regs:28:reg_array|r|bits:7:r~q ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:7:r~q ;
wire \myprocessor|my_regfile|regs:16:reg_array|r|bits:7:r~q ;
wire \myprocessor|my_regfile|valA[7]~191_combout ;
wire \myprocessor|my_regfile|valA[7]~192_combout ;
wire \myprocessor|my_regfile|valA[7]~193_combout ;
wire \myprocessor|my_regfile|regs:19:reg_array|r|bits:7:r~q ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:7:r~q ;
wire \myprocessor|my_regfile|valA[7]~194_combout ;
wire \myprocessor|my_regfile|regs:31:reg_array|r|bits:7:r~q ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:7:r~q ;
wire \myprocessor|my_regfile|valA[7]~195_combout ;
wire \myprocessor|my_regfile|regs:21:reg_array|r|bits:7:r~q ;
wire \myprocessor|my_regfile|regs:29:reg_array|r|bits:7:r~q ;
wire \myprocessor|my_regfile|regs:17:reg_array|r|bits:7:r~q ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:7:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:7:r~q ;
wire \myprocessor|my_regfile|valA[7]~187_combout ;
wire \myprocessor|my_regfile|valA[7]~188_combout ;
wire \myprocessor|my_regfile|valA[7]~196_combout ;
wire \myprocessor|my_regfile|valA[7]~201_combout ;
wire \myprocessor|my_regfile|valA[7]~204_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~7_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~26_combout ;
wire \myprocessor|my_alu|R[16]~31_combout ;
wire \myprocessor|my_alu|R[16]~32_combout ;
wire \myprocessor|my_alu|R[16]~33_combout ;
wire \myprocessor|my_alu|shifter_inst|LNxxxx|F~15_combout ;
wire \myprocessor|my_alu|R[16]~34_combout ;
wire \myprocessor|my_alu|R[16]~29_combout ;
wire \myprocessor|ALUSrc_mux|F[16]~31_combout ;
wire \myprocessor|my_alu|R[16]~30_combout ;
wire \myprocessor|my_alu|R[16]~113_combout ;
wire \myprocessor|my_alu|R[16]~35_combout ;
wire \myprocessor|keyIn_mux|F~15_combout ;
wire \myprocessor|my_regfile|regs:10:reg_array|r|bits:16:r~q ;
wire \myprocessor|my_regfile|valB[16]~146_combout ;
wire \myprocessor|my_regfile|valB[16]~147_combout ;
wire \myprocessor|my_regfile|valB[16]~148_combout ;
wire \myprocessor|my_regfile|valB[16]~149_combout ;
wire \myprocessor|my_regfile|valB[16]~150_combout ;
wire \myprocessor|my_regfile|valB[16]~151_combout ;
wire \myprocessor|my_regfile|valB[16]~152_combout ;
wire \myprocessor|my_regfile|valB[16]~153_combout ;
wire \myprocessor|my_regfile|valB[16]~154_combout ;
wire \myprocessor|my_regfile|valB[16]~138_combout ;
wire \myprocessor|my_regfile|valB[16]~136_combout ;
wire \myprocessor|my_regfile|valB[16]~137_combout ;
wire \myprocessor|my_regfile|valB[16]~139_combout ;
wire \myprocessor|my_regfile|valB[16]~140_combout ;
wire \myprocessor|my_regfile|valB[16]~141_combout ;
wire \myprocessor|my_regfile|valB[16]~142_combout ;
wire \myprocessor|my_regfile|valB[16]~143_combout ;
wire \myprocessor|my_regfile|valB[16]~144_combout ;
wire \myprocessor|my_regfile|valB[16]~145_combout ;
wire \myprocessor|my_regfile|valB[16]~155_combout ;
wire \myprocessor|my_alu|adder_inst|upper1|carry[2]~0_combout ;
wire \myprocessor|my_alu|shifter_inst|LxNxxx|F~15_combout ;
wire \myprocessor|MemtoReg_mux|F[18]~38_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxNxx|F[18]~0_combout ;
wire \myprocessor|my_alu|shifter_inst|RNxxxx|F~12_combout ;
wire \myprocessor|MemtoReg_mux|F[18]~39_combout ;
wire \myprocessor|keyIn_mux|F~57_combout ;
wire \myprocessor|keyIn_mux|F~58_combout ;
wire \myprocessor|keyIn_mux|F~56_combout ;
wire \myprocessor|keyIn_mux|F~59_combout ;
wire \myprocessor|keyIn_mux|F~60_combout ;
wire \myprocessor|my_regfile|regs:26:reg_array|r|bits:18:r~q ;
wire \myprocessor|my_regfile|valB[18]~441_combout ;
wire \myprocessor|my_regfile|valB[18]~439_combout ;
wire \myprocessor|my_regfile|valB[18]~440_combout ;
wire \myprocessor|my_regfile|valB[18]~442_combout ;
wire \myprocessor|my_regfile|valB[18]~443_combout ;
wire \myprocessor|my_regfile|valB[18]~444_combout ;
wire \myprocessor|my_regfile|valB[18]~445_combout ;
wire \myprocessor|my_regfile|valB[18]~446_combout ;
wire \myprocessor|my_regfile|valB[18]~447_combout ;
wire \myprocessor|my_regfile|valB[18]~448_combout ;
wire \myprocessor|my_regfile|valB[18]~453_combout ;
wire \myprocessor|my_regfile|valB[18]~454_combout ;
wire \myprocessor|my_regfile|valB[18]~455_combout ;
wire \myprocessor|my_regfile|valB[18]~456_combout ;
wire \myprocessor|my_regfile|valB[18]~449_combout ;
wire \myprocessor|my_regfile|valB[18]~450_combout ;
wire \myprocessor|my_regfile|valB[18]~451_combout ;
wire \myprocessor|my_regfile|valB[18]~452_combout ;
wire \myprocessor|my_regfile|valB[18]~457_combout ;
wire \myprocessor|my_regfile|valB[18]~458_combout ;
wire \myprocessor|MemtoReg_mux|F[19]~36_combout ;
wire \myprocessor|my_alu|shifter_inst|LxNxxx|F~14_combout ;
wire \myprocessor|my_alu|shifter_inst|RNxxxx|F~11_combout ;
wire \myprocessor|MemtoReg_mux|F[19]~37_combout ;
wire \myprocessor|keyIn_mux|F~52_combout ;
wire \myprocessor|keyIn_mux|F~53_combout ;
wire \myprocessor|keyIn_mux|F~51_combout ;
wire \myprocessor|keyIn_mux|F~54_combout ;
wire \myprocessor|keyIn_mux|F~55_combout ;
wire \myprocessor|my_regfile|regs:31:reg_array|r|bits:19:r~q ;
wire \myprocessor|my_regfile|valA[19]~394_combout ;
wire \myprocessor|my_regfile|valA[19]~395_combout ;
wire \myprocessor|my_regfile|valA[19]~389_combout ;
wire \myprocessor|my_regfile|valA[19]~390_combout ;
wire \myprocessor|my_regfile|valA[19]~391_combout ;
wire \myprocessor|my_regfile|valA[19]~392_combout ;
wire \myprocessor|my_regfile|valA[19]~393_combout ;
wire \myprocessor|my_regfile|valA[19]~387_combout ;
wire \myprocessor|my_regfile|valA[19]~388_combout ;
wire \myprocessor|my_regfile|valA[19]~396_combout ;
wire \myprocessor|my_regfile|valA[19]~397_combout ;
wire \myprocessor|my_regfile|valA[19]~398_combout ;
wire \myprocessor|my_regfile|valA[19]~399_combout ;
wire \myprocessor|my_regfile|valA[19]~400_combout ;
wire \myprocessor|my_regfile|valA[19]~401_combout ;
wire \myprocessor|my_regfile|valA[19]~402_combout ;
wire \myprocessor|my_regfile|valA[19]~403_combout ;
wire \myprocessor|my_regfile|valA[19]~385_combout ;
wire \myprocessor|my_regfile|valA[19]~386_combout ;
wire \myprocessor|my_regfile|valA[19]~404_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~4_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~25_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxNxx|F[16]~3_combout ;
wire \myprocessor|my_alu|R[8]~85_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~16_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~18_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxNxx|F[8]~2_combout ;
wire \myprocessor|my_alu|R[8]~84_combout ;
wire \myprocessor|my_alu|R[8]~86_combout ;
wire \myprocessor|my_alu|R[8]~87_combout ;
wire \myprocessor|my_alu|R[8]~88_combout ;
wire \myprocessor|my_alu|R[8]~89_combout ;
wire \myprocessor|my_alu|R[8]~90_combout ;
wire \myprocessor|my_alu|R[8]~91_combout ;
wire \myprocessor|keyIn_mux|F[8]~41_combout ;
wire \myprocessor|keyIn_mux|F[8]~42_combout ;
wire \myprocessor|keyIn_mux|F[8]~43_combout ;
wire \myprocessor|my_regfile|regs:16:reg_array|r|bits:8:r~q ;
wire \myprocessor|my_regfile|valB[8]~303_combout ;
wire \myprocessor|my_regfile|valB[8]~304_combout ;
wire \myprocessor|my_regfile|valB[8]~305_combout ;
wire \myprocessor|my_regfile|valB[8]~306_combout ;
wire \myprocessor|my_regfile|valB[8]~307_combout ;
wire \myprocessor|my_regfile|valB[8]~301_combout ;
wire \myprocessor|my_regfile|valB[8]~299_combout ;
wire \myprocessor|my_regfile|valB[8]~300_combout ;
wire \myprocessor|my_regfile|valB[8]~302_combout ;
wire \myprocessor|my_regfile|valB[8]~308_combout ;
wire \myprocessor|my_regfile|valB[8]~309_combout ;
wire \myprocessor|my_regfile|valB[8]~310_combout ;
wire \myprocessor|my_regfile|valB[8]~311_combout ;
wire \myprocessor|my_regfile|valB[8]~312_combout ;
wire \myprocessor|my_regfile|valB[8]~313_combout ;
wire \myprocessor|my_regfile|valB[8]~314_combout ;
wire \myprocessor|my_regfile|valB[8]~315_combout ;
wire \myprocessor|my_regfile|valB[8]~316_combout ;
wire \myprocessor|my_regfile|valB[8]~317_combout ;
wire \myprocessor|my_regfile|valB[8]~318_combout ;
wire \myprocessor|Jr_mux|F[8]~34_combout ;
wire \myprocessor|my_PC|bits:8:r~q ;
wire \myprocessor|PCNew[8]~17 ;
wire \myprocessor|PCNew[9]~18_combout ;
wire \myprocessor|keyIn_mux|F~38_combout ;
wire \myprocessor|keyIn_mux|F~39_combout ;
wire \myprocessor|my_regfile|regs:11:reg_array|r|bits:9:r~q ;
wire \myprocessor|my_regfile|valA[9]~225_combout ;
wire \myprocessor|my_regfile|valA[9]~226_combout ;
wire \myprocessor|my_regfile|valA[9]~237_combout ;
wire \myprocessor|my_regfile|valA[9]~238_combout ;
wire \myprocessor|my_regfile|valA[9]~239_combout ;
wire \myprocessor|my_regfile|valA[9]~240_combout ;
wire \myprocessor|my_regfile|valA[9]~231_combout ;
wire \myprocessor|my_regfile|valA[9]~232_combout ;
wire \myprocessor|my_regfile|valA[9]~229_combout ;
wire \myprocessor|my_regfile|valA[9]~230_combout ;
wire \myprocessor|my_regfile|valA[9]~233_combout ;
wire \myprocessor|my_regfile|valA[9]~234_combout ;
wire \myprocessor|my_regfile|valA[9]~235_combout ;
wire \myprocessor|my_regfile|valA[9]~227_combout ;
wire \myprocessor|my_regfile|valA[9]~228_combout ;
wire \myprocessor|my_regfile|valA[9]~236_combout ;
wire \myprocessor|my_regfile|valA[9]~241_combout ;
wire \myprocessor|my_regfile|valA[9]~242_combout ;
wire \myprocessor|my_regfile|valA[9]~243_combout ;
wire \myprocessor|my_regfile|valA[9]~244_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~30_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~31_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxNxx|F[21]~9_combout ;
wire \myprocessor|my_alu|shifter_inst|RxNxxx|F[21]~9_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxNxx|F[13]~8_combout ;
wire \myprocessor|my_alu|R[5]~52_combout ;
wire \myprocessor|my_alu|R[5]~53_combout ;
wire \myprocessor|my_alu|R[5]~55_combout ;
wire \myprocessor|my_alu|shifter_inst|LxNxxx|F~1_combout ;
wire \myprocessor|my_alu|shifter_inst|LNxxxx|F~24_combout ;
wire \myprocessor|my_alu|R[5]~56_combout ;
wire \myprocessor|my_alu|R[5]~57_combout ;
wire \myprocessor|keyIn_mux|F[2]~20_combout ;
wire \myps2|fifo~27_combout ;
wire \myps2|tail[0]~5_combout ;
wire \myps2|tail[0]~6 ;
wire \myps2|tail[1]~7_combout ;
wire \myps2|tail[1]~8 ;
wire \myps2|tail[2]~9_combout ;
wire \myps2|tail[2]~10 ;
wire \myps2|tail[3]~11_combout ;
wire \myps2|tail[3]~12 ;
wire \myps2|tail[4]~13_combout ;
wire \myps2|Add4~0_combout ;
wire \myps2|Add4~1 ;
wire \myps2|Add4~2_combout ;
wire \myps2|Add4~3 ;
wire \myps2|Add4~4_combout ;
wire \myps2|Add4~5 ;
wire \myps2|Add4~6_combout ;
wire \myps2|Add4~7 ;
wire \myps2|Add4~8_combout ;
wire \myps2|fifo_rtl_0|auto_generated|ram_block1a2 ;
wire \myps2|fifo~13feeder_combout ;
wire \myps2|fifo~13_q ;
wire \myps2|fifo_rtl_0_bypass[7]~feeder_combout ;
wire \myps2|fifo_rtl_0_bypass[6]~feeder_combout ;
wire \myps2|fifo~22_combout ;
wire \myps2|fifo~23_combout ;
wire \myps2|fifo_rtl_0_bypass[3]~feeder_combout ;
wire \myps2|fifo_rtl_0_bypass[4]~feeder_combout ;
wire \myps2|fifo~21_combout ;
wire \myprocessor|keyIn_mux|F[6]~5_combout ;
wire \myprocessor|PCNew[2]~4_combout ;
wire \myprocessor|keyIn_mux|F[6]~4_combout ;
wire \myprocessor|keyIn_mux|F[2]~21_combout ;
wire \myps2|fifo~25_combout ;
wire \myps2|fifo~26_combout ;
wire \myps2|fifo~16_q ;
wire \myprocessor|keyIn_mux|F[2]~22_combout ;
wire \myprocessor|keyIn_mux|F[2]~23_combout ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:2:r~q ;
wire \myprocessor|my_regfile|valA[2]~92_combout ;
wire \myprocessor|my_regfile|valA[2]~93_combout ;
wire \myprocessor|my_regfile|valA[2]~85_combout ;
wire \myprocessor|my_regfile|valA[2]~86_combout ;
wire \myprocessor|my_regfile|valA[2]~87_combout ;
wire \myprocessor|my_regfile|valA[2]~88_combout ;
wire \myprocessor|my_regfile|valA[2]~89_combout ;
wire \myprocessor|my_regfile|valA[2]~90_combout ;
wire \myprocessor|my_regfile|valA[2]~91_combout ;
wire \myprocessor|my_regfile|valA[2]~94_combout ;
wire \myprocessor|my_regfile|valA[2]~102_combout ;
wire \myprocessor|my_regfile|valA[2]~103_combout ;
wire \myprocessor|my_regfile|valA[2]~95_combout ;
wire \myprocessor|my_regfile|valA[2]~96_combout ;
wire \myprocessor|my_regfile|valA[2]~97_combout ;
wire \myprocessor|my_regfile|valA[2]~98_combout ;
wire \myprocessor|my_regfile|valA[2]~99_combout ;
wire \myprocessor|my_regfile|valA[2]~100_combout ;
wire \myprocessor|my_regfile|valA[2]~101_combout ;
wire \myprocessor|my_regfile|valA[2]~104_combout ;
wire \myprocessor|my_alu|R[2]~44_combout ;
wire \myprocessor|my_alu|R[3]~114_combout ;
wire \myprocessor|my_alu|R[3]~40_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxxN|F[2]~0_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxxN|F[4]~1_combout ;
wire \myprocessor|my_alu|R[2]~45_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxNxx|F[10]~1_combout ;
wire \myprocessor|my_alu|R[2]~46_combout ;
wire \myprocessor|my_alu|R[2]~47_combout ;
wire \myprocessor|my_alu|shifter_inst|LNxxxx|F~18_combout ;
wire \myprocessor|my_alu|shifter_inst|RxNxxx|F[18]~8_combout ;
wire \myprocessor|my_alu|R[2]~48_combout ;
wire \myprocessor|my_alu|R[2]~49_combout ;
wire \myprocessor|keyIn_mux|F[6]~34_combout ;
wire \myps2|fifo_rtl_0|auto_generated|ram_block1a6 ;
wire \myprocessor|PCNew[6]~12_combout ;
wire \myprocessor|keyIn_mux|F[6]~35_combout ;
wire \myps2|fifo~20_q ;
wire \myprocessor|keyIn_mux|F[6]~36_combout ;
wire \myprocessor|keyIn_mux|F[6]~37_combout ;
wire \myprocessor|my_regfile|regs:2:reg_array|r|bits:6:r~q ;
wire \myprocessor|my_regfile|regs:7:reg_array|r|bits:6:r~q ;
wire \myprocessor|my_regfile|regs:6:reg_array|r|bits:6:r~q ;
wire \myprocessor|my_regfile|regs:4:reg_array|r|bits:6:r~q ;
wire \myprocessor|my_regfile|regs:5:reg_array|r|bits:6:r~q ;
wire \myprocessor|my_regfile|valA[6]~177_combout ;
wire \myprocessor|my_regfile|valA[6]~178_combout ;
wire \myprocessor|my_regfile|regs:1:reg_array|r|bits:6:r~q ;
wire \myprocessor|my_regfile|valA[6]~179_combout ;
wire \myprocessor|my_regfile|regs:3:reg_array|r|bits:6:r~q ;
wire \myprocessor|my_regfile|valA[6]~180_combout ;
wire \myprocessor|my_regfile|regs:11:reg_array|r|bits:6:r~q ;
wire \myprocessor|my_regfile|regs:9:reg_array|r|bits:6:r~q ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:6:r~q ;
wire \myprocessor|my_regfile|regs:10:reg_array|r|bits:6:r~q ;
wire \myprocessor|my_regfile|valA[6]~175_combout ;
wire \myprocessor|my_regfile|valA[6]~176_combout ;
wire \myprocessor|my_regfile|valA[6]~181_combout ;
wire \myprocessor|my_regfile|regs:23:reg_array|r|bits:6:r~q ;
wire \myprocessor|my_regfile|regs:19:reg_array|r|bits:6:r~q ;
wire \myprocessor|my_regfile|valA[6]~172_combout ;
wire \myprocessor|my_regfile|regs:31:reg_array|r|bits:6:r~q ;
wire \myprocessor|my_regfile|regs:27:reg_array|r|bits:6:r~q ;
wire \myprocessor|my_regfile|valA[6]~173_combout ;
wire \myprocessor|my_regfile|regs:29:reg_array|r|bits:6:r~q ;
wire \myprocessor|my_regfile|regs:21:reg_array|r|bits:6:r~q ;
wire \myprocessor|my_regfile|regs:17:reg_array|r|bits:6:r~q ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:6:r~feeder_combout ;
wire \myprocessor|my_regfile|regs:25:reg_array|r|bits:6:r~q ;
wire \myprocessor|my_regfile|valA[6]~167_combout ;
wire \myprocessor|my_regfile|valA[6]~168_combout ;
wire \myprocessor|my_regfile|regs:16:reg_array|r|bits:6:r~q ;
wire \myprocessor|my_regfile|regs:24:reg_array|r|bits:6:r~q ;
wire \myprocessor|my_regfile|valA[6]~169_combout ;
wire \myprocessor|my_regfile|regs:20:reg_array|r|bits:6:r~q ;
wire \myprocessor|my_regfile|regs:28:reg_array|r|bits:6:r~q ;
wire \myprocessor|my_regfile|valA[6]~170_combout ;
wire \myprocessor|my_regfile|valA[6]~171_combout ;
wire \myprocessor|my_regfile|regs:18:reg_array|r|bits:6:r~q ;
wire \myprocessor|my_regfile|regs:22:reg_array|r|bits:6:r~q ;
wire \myprocessor|my_regfile|valA[6]~165_combout ;
wire \myprocessor|my_regfile|regs:26:reg_array|r|bits:6:r~q ;
wire \myprocessor|my_regfile|regs:30:reg_array|r|bits:6:r~q ;
wire \myprocessor|my_regfile|valA[6]~166_combout ;
wire \myprocessor|my_regfile|valA[6]~174_combout ;
wire \myprocessor|my_regfile|regs:13:reg_array|r|bits:6:r~q ;
wire \myprocessor|my_regfile|regs:12:reg_array|r|bits:6:r~q ;
wire \myprocessor|my_regfile|valA[6]~182_combout ;
wire \myprocessor|my_regfile|regs:15:reg_array|r|bits:6:r~q ;
wire \myprocessor|my_regfile|regs:14:reg_array|r|bits:6:r~q ;
wire \myprocessor|my_regfile|valA[6]~183_combout ;
wire \myprocessor|my_regfile|valA[6]~184_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxxN|F[5]~3_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[5]~33_combout ;
wire \myprocessor|my_alu|R[0]~14_combout ;
wire \myprocessor|my_alu|R[0]~15_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxxN|F[3]~2_combout ;
wire \myprocessor|my_alu|R[1]~22_combout ;
wire \myprocessor|my_alu|R[1]~23_combout ;
wire \myprocessor|my_alu|R[1]~24_combout ;
wire \myprocessor|my_alu|shifter_inst|RxNxxx|F[17]~4_combout ;
wire \myprocessor|my_alu|shifter_inst|LNxxxx|F~16_combout ;
wire \myprocessor|my_alu|R[1]~25_combout ;
wire \myprocessor|my_alu|R[1]~26_combout ;
wire \myprocessor|my_alu|R[1]~27_combout ;
wire \myprocessor|keyIn_mux|F~76_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxNxx|F[22]~14_combout ;
wire \myprocessor|MemtoReg_mux|F[22]~46_combout ;
wire \myprocessor|my_alu|shifter_inst|RNxxxx|F~21_combout ;
wire \myprocessor|MemtoReg_mux|F[22]~47_combout ;
wire \myprocessor|keyIn_mux|F~77_combout ;
wire \myprocessor|keyIn_mux|F~78_combout ;
wire \myprocessor|keyIn_mux|F~79_combout ;
wire \myprocessor|keyIn_mux|F~80_combout ;
wire \myprocessor|my_regfile|regs:26:reg_array|r|bits:22:r~q ;
wire \myprocessor|my_regfile|valB[22]~521_combout ;
wire \myprocessor|my_regfile|valB[22]~519_combout ;
wire \myprocessor|my_regfile|valB[22]~520_combout ;
wire \myprocessor|my_regfile|valB[22]~522_combout ;
wire \myprocessor|my_regfile|valB[22]~523_combout ;
wire \myprocessor|my_regfile|valB[22]~524_combout ;
wire \myprocessor|my_regfile|valB[22]~525_combout ;
wire \myprocessor|my_regfile|valB[22]~526_combout ;
wire \myprocessor|my_regfile|valB[22]~527_combout ;
wire \myprocessor|my_regfile|valB[22]~528_combout ;
wire \myprocessor|my_regfile|valB[22]~533_combout ;
wire \myprocessor|my_regfile|valB[22]~534_combout ;
wire \myprocessor|my_regfile|valB[22]~535_combout ;
wire \myprocessor|my_regfile|valB[22]~536_combout ;
wire \myprocessor|my_regfile|valB[22]~529_combout ;
wire \myprocessor|my_regfile|valB[22]~530_combout ;
wire \myprocessor|my_regfile|valB[22]~531_combout ;
wire \myprocessor|my_regfile|valB[22]~532_combout ;
wire \myprocessor|my_regfile|valB[22]~537_combout ;
wire \myprocessor|my_regfile|valB[22]~538_combout ;
wire \myprocessor|MemtoReg_mux|F[23]~44_combout ;
wire \myprocessor|my_alu|shifter_inst|RNxxxx|F~20_combout ;
wire \myprocessor|MemtoReg_mux|F[23]~45_combout ;
wire \myprocessor|keyIn_mux|F~72_combout ;
wire \myprocessor|keyIn_mux|F~73_combout ;
wire \myprocessor|keyIn_mux|F~71_combout ;
wire \myprocessor|keyIn_mux|F~74_combout ;
wire \myprocessor|keyIn_mux|F~75_combout ;
wire \myprocessor|my_regfile|regs:12:reg_array|r|bits:23:r~q ;
wire \myprocessor|my_regfile|valA[23]~482_combout ;
wire \myprocessor|my_regfile|valA[23]~483_combout ;
wire \myprocessor|my_regfile|valA[23]~477_combout ;
wire \myprocessor|my_regfile|valA[23]~478_combout ;
wire \myprocessor|my_regfile|valA[23]~479_combout ;
wire \myprocessor|my_regfile|valA[23]~480_combout ;
wire \myprocessor|my_regfile|valA[23]~471_combout ;
wire \myprocessor|my_regfile|valA[23]~472_combout ;
wire \myprocessor|my_regfile|valA[23]~469_combout ;
wire \myprocessor|my_regfile|valA[23]~470_combout ;
wire \myprocessor|my_regfile|valA[23]~473_combout ;
wire \myprocessor|my_regfile|valA[23]~467_combout ;
wire \myprocessor|my_regfile|valA[23]~468_combout ;
wire \myprocessor|my_regfile|valA[23]~474_combout ;
wire \myprocessor|my_regfile|valA[23]~475_combout ;
wire \myprocessor|my_regfile|valA[23]~476_combout ;
wire \myprocessor|my_regfile|valA[23]~481_combout ;
wire \myprocessor|my_regfile|valA[23]~465_combout ;
wire \myprocessor|my_regfile|valA[23]~466_combout ;
wire \myprocessor|my_regfile|valA[23]~484_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~1_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~24_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxNxx|F[20]~11_combout ;
wire \myprocessor|my_alu|shifter_inst|RxNxxx|F~16_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxNxx|F[12]~10_combout ;
wire \myprocessor|my_alu|shifter_inst|LNxxxx|F~20_combout ;
wire \myprocessor|MemtoReg_mux|F[12]~21_combout ;
wire \myprocessor|MemtoReg_mux|F[12]~22_combout ;
wire \myprocessor|MemtoReg_mux|F[12]~23_combout ;
wire \myprocessor|MemtoReg_mux|F[12]~24_combout ;
wire \myprocessor|MemtoReg_mux|F[12]~25_combout ;
wire \myprocessor|keyIn_mux|F~48_combout ;
wire \myprocessor|my_regfile|regs:3:reg_array|r|bits:12:r~q ;
wire \myprocessor|my_regfile|valB[12]~373_combout ;
wire \myprocessor|my_regfile|valB[12]~374_combout ;
wire \myprocessor|my_regfile|valB[12]~375_combout ;
wire \myprocessor|my_regfile|valB[12]~376_combout ;
wire \myprocessor|my_regfile|valB[12]~369_combout ;
wire \myprocessor|my_regfile|valB[12]~370_combout ;
wire \myprocessor|my_regfile|valB[12]~371_combout ;
wire \myprocessor|my_regfile|valB[12]~372_combout ;
wire \myprocessor|my_regfile|valB[12]~377_combout ;
wire \myprocessor|my_regfile|valB[12]~363_combout ;
wire \myprocessor|my_regfile|valB[12]~364_combout ;
wire \myprocessor|my_regfile|valB[12]~365_combout ;
wire \myprocessor|my_regfile|valB[12]~366_combout ;
wire \myprocessor|my_regfile|valB[12]~367_combout ;
wire \myprocessor|my_regfile|valB[12]~361_combout ;
wire \myprocessor|my_regfile|valB[12]~359_combout ;
wire \myprocessor|my_regfile|valB[12]~360_combout ;
wire \myprocessor|my_regfile|valB[12]~362_combout ;
wire \myprocessor|my_regfile|valB[12]~368_combout ;
wire \myprocessor|my_regfile|valB[12]~378_combout ;
wire \myprocessor|my_alu|shifter_inst|RxNxxx|F~15_combout ;
wire \myprocessor|my_alu|shifter_inst|LNxxxx|F~19_combout ;
wire \myprocessor|MemtoReg_mux|F[13]~16_combout ;
wire \myprocessor|MemtoReg_mux|F[13]~17_combout ;
wire \myprocessor|MemtoReg_mux|F[13]~18_combout ;
wire \myprocessor|MemtoReg_mux|F[13]~19_combout ;
wire \myprocessor|MemtoReg_mux|F[13]~20_combout ;
wire \myprocessor|keyIn_mux|F~47_combout ;
wire \myprocessor|my_regfile|regs:13:reg_array|r|bits:13:r~q ;
wire \myprocessor|my_regfile|valA[13]~322_combout ;
wire \myprocessor|my_regfile|valA[13]~323_combout ;
wire \myprocessor|my_regfile|valA[13]~317_combout ;
wire \myprocessor|my_regfile|valA[13]~318_combout ;
wire \myprocessor|my_regfile|valA[13]~319_combout ;
wire \myprocessor|my_regfile|valA[13]~320_combout ;
wire \myprocessor|my_regfile|valA[13]~309_combout ;
wire \myprocessor|my_regfile|valA[13]~310_combout ;
wire \myprocessor|my_regfile|valA[13]~311_combout ;
wire \myprocessor|my_regfile|valA[13]~312_combout ;
wire \myprocessor|my_regfile|valA[13]~313_combout ;
wire \myprocessor|my_regfile|valA[13]~314_combout ;
wire \myprocessor|my_regfile|valA[13]~315_combout ;
wire \myprocessor|my_regfile|valA[13]~307_combout ;
wire \myprocessor|my_regfile|valA[13]~308_combout ;
wire \myprocessor|my_regfile|valA[13]~316_combout ;
wire \myprocessor|my_regfile|valA[13]~321_combout ;
wire \myprocessor|my_regfile|valA[13]~305_combout ;
wire \myprocessor|my_regfile|valA[13]~306_combout ;
wire \myprocessor|my_regfile|valA[13]~324_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~20_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~21_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxNxx|F[13]~5_combout ;
wire \myprocessor|MemtoReg_mux|F[21]~40_combout ;
wire \myprocessor|my_alu|shifter_inst|RNxxxx|F~18_combout ;
wire \myprocessor|MemtoReg_mux|F[21]~41_combout ;
wire \myprocessor|keyIn_mux|F~62_combout ;
wire \myprocessor|keyIn_mux|F~63_combout ;
wire \myprocessor|keyIn_mux|F~64_combout ;
wire \myprocessor|keyIn_mux|F~65_combout ;
wire \myprocessor|my_regfile|regs:12:reg_array|r|bits:21:r~q ;
wire \myprocessor|my_regfile|valA[21]~442_combout ;
wire \myprocessor|my_regfile|valA[21]~443_combout ;
wire \myprocessor|my_regfile|valA[21]~437_combout ;
wire \myprocessor|my_regfile|valA[21]~438_combout ;
wire \myprocessor|my_regfile|valA[21]~439_combout ;
wire \myprocessor|my_regfile|valA[21]~440_combout ;
wire \myprocessor|my_regfile|valA[21]~429_combout ;
wire \myprocessor|my_regfile|valA[21]~430_combout ;
wire \myprocessor|my_regfile|valA[21]~431_combout ;
wire \myprocessor|my_regfile|valA[21]~432_combout ;
wire \myprocessor|my_regfile|valA[21]~433_combout ;
wire \myprocessor|my_regfile|valA[21]~434_combout ;
wire \myprocessor|my_regfile|valA[21]~435_combout ;
wire \myprocessor|my_regfile|valA[21]~427_combout ;
wire \myprocessor|my_regfile|valA[21]~428_combout ;
wire \myprocessor|my_regfile|valA[21]~436_combout ;
wire \myprocessor|my_regfile|valA[21]~441_combout ;
wire \myprocessor|my_regfile|valA[21]~425_combout ;
wire \myprocessor|my_regfile|valA[21]~426_combout ;
wire \myprocessor|my_regfile|valA[21]~444_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~40_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~51_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxNxx|F[19]~7_combout ;
wire \myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~6_combout ;
wire \myprocessor|my_alu|R[3]~38_combout ;
wire \myprocessor|my_alu|R[3]~39_combout ;
wire \myprocessor|my_alu|shifter_inst|LNxxxx|F~17_combout ;
wire \myprocessor|my_alu|R[3]~41_combout ;
wire \myprocessor|my_alu|R[3]~42_combout ;
wire \myprocessor|my_alu|R[3]~36_combout ;
wire \myprocessor|my_alu|R[3]~43_combout ;
wire \myprocessor|keyIn_mux|F[3]~16_combout ;
wire \myprocessor|PCNew[3]~6_combout ;
wire \myps2|fifo~17_q ;
wire \myprocessor|keyIn_mux|F[3]~17_combout ;
wire \myps2|fifo_rtl_0|auto_generated|ram_block1a3 ;
wire \myprocessor|keyIn_mux|F[3]~18_combout ;
wire \myprocessor|keyIn_mux|F[3]~19_combout ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:3:r~q ;
wire \myprocessor|my_regfile|valB[3]~156_combout ;
wire \myprocessor|my_regfile|valB[3]~157_combout ;
wire \myprocessor|my_regfile|valB[3]~158_combout ;
wire \myprocessor|my_regfile|valB[3]~159_combout ;
wire \myprocessor|my_regfile|valB[3]~175_combout ;
wire \myprocessor|my_regfile|valB[3]~172_combout ;
wire \myprocessor|my_regfile|valB[3]~176_combout ;
wire \myprocessor|my_regfile|valB[3]~700_combout ;
wire \myprocessor|my_regfile|valB[3]~163_combout ;
wire \myprocessor|my_regfile|valB[3]~160_combout ;
wire \myprocessor|my_regfile|valB[3]~161_combout ;
wire \myprocessor|my_regfile|valB[3]~162_combout ;
wire \myprocessor|my_regfile|valB[3]~164_combout ;
wire \myprocessor|my_regfile|valB[3]~165_combout ;
wire \myprocessor|my_regfile|valB[3]~166_combout ;
wire \myprocessor|my_regfile|valB[3]~167_combout ;
wire \myprocessor|my_regfile|valB[3]~168_combout ;
wire \myprocessor|my_regfile|valB[3]~169_combout ;
wire \myprocessor|my_regfile|valB[3]~170_combout ;
wire \myprocessor|my_regfile|valB[3]~171_combout ;
wire \myprocessor|my_regfile|valB[3]~173_combout ;
wire \myprocessor|my_regfile|valB[3]~174_combout ;
wire \myprocessor|my_regfile|valB[3]~177_combout ;
wire \myprocessor|my_regfile|valB[3]~178_combout ;
wire \myprocessor|ALUSrc_mux|F[3]~3_combout ;
wire \myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~1_combout ;
wire \myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~2_combout ;
wire \myprocessor|my_alu|shifter_inst|LNxxxx|F~23_combout ;
wire \myprocessor|my_alu|R[0]~16_combout ;
wire \myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~20_combout ;
wire \myprocessor|my_alu|R[0]~17_combout ;
wire \myprocessor|my_alu|R[0]~18_combout ;
wire \myprocessor|my_alu|R[0]~19_combout ;
wire \myprocessor|my_alu|R[0]~21_combout ;
wire \myprocessor|keyIn_mux|F[0]~3_combout ;
wire \myprocessor|keyIn_mux|F[0]~6_combout ;
wire \myps2|fifo_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \myps2|fifo~14_q ;
wire \myprocessor|keyIn_mux|F[0]~7_combout ;
wire \myprocessor|keyIn_mux|F[0]~8_combout ;
wire \myprocessor|my_regfile|regs:28:reg_array|r|bits:0:r~q ;
wire \myprocessor|my_regfile|valB[0]~96_combout ;
wire \myprocessor|my_regfile|valB[0]~97_combout ;
wire \myprocessor|my_regfile|valB[0]~98_combout ;
wire \myprocessor|my_regfile|valB[0]~99_combout ;
wire \myprocessor|my_regfile|valB[0]~100_combout ;
wire \myprocessor|my_regfile|valB[0]~101_combout ;
wire \myprocessor|my_regfile|valB[0]~102_combout ;
wire \myprocessor|my_regfile|valB[0]~103_combout ;
wire \myprocessor|my_regfile|valB[0]~104_combout ;
wire \myprocessor|my_regfile|valB[0]~105_combout ;
wire \myprocessor|my_regfile|valB[0]~110_combout ;
wire \myprocessor|my_regfile|valB[0]~111_combout ;
wire \myprocessor|my_regfile|valB[0]~112_combout ;
wire \myprocessor|my_regfile|valB[0]~113_combout ;
wire \myprocessor|my_regfile|valB[0]~106_combout ;
wire \myprocessor|my_regfile|valB[0]~107_combout ;
wire \myprocessor|my_regfile|valB[0]~108_combout ;
wire \myprocessor|my_regfile|valB[0]~109_combout ;
wire \myprocessor|my_regfile|valB[0]~114_combout ;
wire \myprocessor|my_regfile|valB[0]~115_combout ;
wire \myprocessor|ALUSrc_mux|F[0]~1_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~10_combout ;
wire \myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~25_combout ;
wire \myprocessor|my_alu|shifter_inst|LxNxxx|F~3_combout ;
wire \myprocessor|my_alu|shifter_inst|LNxxxx|F~25_combout ;
wire \myprocessor|my_alu|R[4]~58_combout ;
wire \myprocessor|my_alu|R[4]~59_combout ;
wire \myprocessor|my_alu|R[4]~60_combout ;
wire \myprocessor|my_alu|R[4]~61_combout ;
wire \myprocessor|my_alu|R[4]~62_combout ;
wire \myprocessor|keyIn_mux|F[4]~28_combout ;
wire \myprocessor|PCNew[4]~8_combout ;
wire \myprocessor|keyIn_mux|F[4]~29_combout ;
wire \myps2|fifo_rtl_0|auto_generated|ram_block1a4 ;
wire \myps2|fifo~18_q ;
wire \myprocessor|keyIn_mux|F[4]~30_combout ;
wire \myprocessor|keyIn_mux|F[4]~31_combout ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:4:r~q ;
wire \myprocessor|my_regfile|valB[4]~229_combout ;
wire \myprocessor|my_regfile|valB[4]~230_combout ;
wire \myprocessor|my_regfile|valB[4]~231_combout ;
wire \myprocessor|my_regfile|valB[4]~232_combout ;
wire \myprocessor|my_regfile|valB[4]~233_combout ;
wire \myprocessor|my_regfile|valB[4]~234_combout ;
wire \myprocessor|my_regfile|valB[4]~235_combout ;
wire \myprocessor|my_regfile|valB[4]~236_combout ;
wire \myprocessor|my_regfile|valB[4]~237_combout ;
wire \myprocessor|my_regfile|valB[4]~221_combout ;
wire \myprocessor|my_regfile|valB[4]~219_combout ;
wire \myprocessor|my_regfile|valB[4]~220_combout ;
wire \myprocessor|my_regfile|valB[4]~222_combout ;
wire \myprocessor|my_regfile|valB[4]~223_combout ;
wire \myprocessor|my_regfile|valB[4]~224_combout ;
wire \myprocessor|my_regfile|valB[4]~225_combout ;
wire \myprocessor|my_regfile|valB[4]~226_combout ;
wire \myprocessor|my_regfile|valB[4]~227_combout ;
wire \myprocessor|my_regfile|valB[4]~228_combout ;
wire \myprocessor|my_regfile|valB[4]~238_combout ;
wire \myprocessor|ALUSrc_mux|F[4]~6_combout ;
wire \myprocessor|my_alu|R[0]~4_combout ;
wire \myprocessor|my_alu|shifter_inst|LNxxxx|F~12_combout ;
wire \myprocessor|my_alu|shifter_inst|LNxxxx|F~13_combout ;
wire \myprocessor|my_alu|R[10]~6_combout ;
wire \myprocessor|my_alu|shifter_inst|RxNxxx|F~0_combout ;
wire \myprocessor|my_alu|R[10]~7_combout ;
wire \myprocessor|my_alu|R[10]~9_combout ;
wire \myprocessor|my_alu|R[10]~10_combout ;
wire \myprocessor|my_alu|R[10]~11_combout ;
wire \myprocessor|my_alu|R[10]~12_combout ;
wire \myprocessor|my_alu|R[10]~13_combout ;
wire \myprocessor|keyIn_mux|F~0_combout ;
wire \myprocessor|keyIn_mux|F~1_combout ;
wire \myprocessor|my_regfile|regs:28:reg_array|r|bits:10:r~q ;
wire \myprocessor|my_regfile|valB[10]~22_combout ;
wire \myprocessor|my_regfile|valB[10]~23_combout ;
wire \myprocessor|my_regfile|valB[10]~32_combout ;
wire \myprocessor|my_regfile|valB[10]~33_combout ;
wire \myprocessor|my_regfile|valB[10]~36_combout ;
wire \myprocessor|my_regfile|valB[10]~37_combout ;
wire \myprocessor|my_regfile|valB[10]~38_combout ;
wire \myprocessor|my_regfile|valB[10]~39_combout ;
wire \myprocessor|my_regfile|valB[10]~40_combout ;
wire \myprocessor|my_regfile|valB[10]~41_combout ;
wire \myprocessor|my_regfile|valB[10]~43_combout ;
wire \myprocessor|my_regfile|valB[10]~44_combout ;
wire \myprocessor|my_regfile|valB[10]~45_combout ;
wire \myprocessor|my_regfile|valB[10]~46_combout ;
wire \myprocessor|my_regfile|valB[10]~68_combout ;
wire \myprocessor|my_regfile|valB[10]~69_combout ;
wire \myprocessor|my_regfile|valB[10]~70_combout ;
wire \myprocessor|my_regfile|valB[10]~71_combout ;
wire \myprocessor|my_regfile|valB[10]~72_combout ;
wire \myprocessor|my_regfile|valB[10]~73_combout ;
wire \myprocessor|Jr_mux|F[10]~27_combout ;
wire \myprocessor|my_PC|bits:10:r~q ;
wire \myprocessor|PCNew[9]~19 ;
wire \myprocessor|PCNew[10]~20_combout ;
wire \myprocessor|branchAdder|upper1|carry[2]~0_combout ;
wire \myprocessor|branchAdder|upper1|carry[3]~2_combout ;
wire \myprocessor|branchAdder|upper1|carry[3]~1_combout ;
wire \myprocessor|branchAdder|upper1|carry[4]~3_combout ;
wire \myprocessor|branchAdder|upper0|carry[2]~0_combout ;
wire \myprocessor|branchAdder|upper0|carry[3]~2_combout ;
wire \myprocessor|branchAdder|upper0|carry[3]~1_combout ;
wire \myprocessor|branchAdder|upper0|carry[4]~3_combout ;
wire \myprocessor|Jr_mux|F[11]~35_combout ;
wire \myprocessor|Jr_mux|F[11]~36_combout ;
wire \myprocessor|Jr_mux|F[11]~37_combout ;
wire \myprocessor|Jr_mux|F[11]~38_combout ;
wire \myprocessor|my_PC|bits:11:r~q ;
wire \myprocessor|PCNew[10]~21 ;
wire \myprocessor|PCNew[11]~22_combout ;
wire \myprocessor|keyIn_mux|F~44_combout ;
wire \myprocessor|keyIn_mux|F~45_combout ;
wire \myprocessor|my_regfile|regs:7:reg_array|r|bits:11:r~q ;
wire \myprocessor|my_regfile|valB[11]~333_combout ;
wire \myprocessor|my_regfile|valB[11]~334_combout ;
wire \myprocessor|my_regfile|valB[11]~335_combout ;
wire \myprocessor|my_regfile|valB[11]~336_combout ;
wire \myprocessor|my_regfile|valB[11]~323_combout ;
wire \myprocessor|my_regfile|valB[11]~324_combout ;
wire \myprocessor|my_regfile|valB[11]~325_combout ;
wire \myprocessor|my_regfile|valB[11]~326_combout ;
wire \myprocessor|my_regfile|valB[11]~329_combout ;
wire \myprocessor|my_regfile|valB[11]~327_combout ;
wire \myprocessor|my_regfile|valB[11]~328_combout ;
wire \myprocessor|my_regfile|valB[11]~330_combout ;
wire \myprocessor|my_regfile|valB[11]~331_combout ;
wire \myprocessor|my_regfile|valB[11]~332_combout ;
wire \myprocessor|my_regfile|valB[11]~337_combout ;
wire \myprocessor|my_regfile|valB[11]~319_combout ;
wire \myprocessor|my_regfile|valB[11]~320_combout ;
wire \myprocessor|my_regfile|valB[11]~321_combout ;
wire \myprocessor|my_regfile|valB[11]~322_combout ;
wire \myprocessor|my_regfile|valB[11]~338_combout ;
wire \myprocessor|reset_mux|F~11_combout ;
wire \myprocessor|Jr_mux|F[10]~25_combout ;
wire \myprocessor|Jr_mux|F[10]~26_combout ;
wire \myprocessor|reset_mux|F~10_combout ;
wire \myprocessor|PCNew[1]~2_combout ;
wire \myprocessor|branchAdder|lower|carry[2]~0_combout ;
wire \myprocessor|branchAdder|lower|carry[3]~1_combout ;
wire \myprocessor|branchAdder|lower|carry[3]~2_combout ;
wire \myprocessor|branchAdder|lower|carry[4]~3_combout ;
wire \myprocessor|branchAdder|lower|carry[5]~4_combout ;
wire \myprocessor|PCNew[5]~10_combout ;
wire \myprocessor|branchAdder|lower|carry[5]~5_combout ;
wire \myprocessor|branchAdder|lower|cout~0_combout ;
wire \myprocessor|my_control|J~0_combout ;
wire \myprocessor|Jr_mux|F[7]~24_combout ;
wire \myprocessor|Jr_mux|F[9]~28_combout ;
wire \myprocessor|Jr_mux|F[9]~29_combout ;
wire \myprocessor|Jr_mux|F[9]~30_combout ;
wire \myprocessor|reset_mux|F~9_combout ;
wire \myprocessor|Jr_mux|F[8]~32_combout ;
wire \myprocessor|Jr_mux|F[8]~33_combout ;
wire \myprocessor|reset_mux|F~8_combout ;
wire \myprocessor|Jr_mux|F[7]~47_combout ;
wire \myprocessor|Jr_mux|F[7]~48_combout ;
wire \myprocessor|reset_mux|F~7_combout ;
wire \myprocessor|comb~0_combout ;
wire \myprocessor|my_regfile|valB[18]~49_combout ;
wire \myprocessor|my_regfile|valB[18]~48_combout ;
wire \myprocessor|my_regfile|valB[18]~50_combout ;
wire \myprocessor|my_regfile|valB[6]~273_combout ;
wire \myprocessor|my_regfile|valB[6]~274_combout ;
wire \myprocessor|my_regfile|valB[6]~275_combout ;
wire \myprocessor|my_regfile|valB[6]~276_combout ;
wire \myprocessor|my_regfile|valB[6]~269_combout ;
wire \myprocessor|my_regfile|valB[6]~270_combout ;
wire \myprocessor|my_regfile|valB[6]~271_combout ;
wire \myprocessor|my_regfile|valB[6]~272_combout ;
wire \myprocessor|my_regfile|valB[6]~277_combout ;
wire \myprocessor|my_regfile|valB[6]~261_combout ;
wire \myprocessor|my_regfile|valB[6]~259_combout ;
wire \myprocessor|my_regfile|valB[6]~260_combout ;
wire \myprocessor|my_regfile|valB[6]~262_combout ;
wire \myprocessor|my_regfile|valB[6]~263_combout ;
wire \myprocessor|my_regfile|valB[6]~264_combout ;
wire \myprocessor|my_regfile|valB[6]~265_combout ;
wire \myprocessor|my_regfile|valB[6]~266_combout ;
wire \myprocessor|my_regfile|valB[6]~267_combout ;
wire \myprocessor|my_regfile|valB[6]~268_combout ;
wire \myprocessor|my_regfile|valB[6]~278_combout ;
wire \myprocessor|Jr_mux|F[1]~39_combout ;
wire \myprocessor|branchAdder|upper|F[0]~0_combout ;
wire \myprocessor|Jr_mux|F[6]~41_combout ;
wire \myprocessor|Jr_mux|F[6]~42_combout ;
wire \myprocessor|reset_mux|F~6_combout ;
wire \myprocessor|Jal_mux|F[11]~0_combout ;
wire \myprocessor|keyIn_mux|F[5]~24_combout ;
wire \myps2|fifo_rtl_0|auto_generated|ram_block1a5 ;
wire \myps2|fifo~19_q ;
wire \myprocessor|keyIn_mux|F[5]~25_combout ;
wire \myprocessor|keyIn_mux|F[5]~26_combout ;
wire \myprocessor|keyIn_mux|F[5]~27_combout ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:5:r~q ;
wire \myprocessor|my_regfile|valB[5]~213_combout ;
wire \myprocessor|my_regfile|valB[5]~214_combout ;
wire \myprocessor|my_regfile|valB[5]~215_combout ;
wire \myprocessor|my_regfile|valB[5]~216_combout ;
wire \myprocessor|my_regfile|valB[5]~203_combout ;
wire \myprocessor|my_regfile|valB[5]~204_combout ;
wire \myprocessor|my_regfile|valB[5]~205_combout ;
wire \myprocessor|my_regfile|valB[5]~206_combout ;
wire \myprocessor|my_regfile|valB[5]~207_combout ;
wire \myprocessor|my_regfile|valB[5]~208_combout ;
wire \myprocessor|my_regfile|valB[5]~209_combout ;
wire \myprocessor|my_regfile|valB[5]~210_combout ;
wire \myprocessor|my_regfile|valB[5]~211_combout ;
wire \myprocessor|my_regfile|valB[5]~212_combout ;
wire \myprocessor|my_regfile|valB[5]~217_combout ;
wire \myprocessor|my_regfile|valB[5]~199_combout ;
wire \myprocessor|my_regfile|valB[5]~200_combout ;
wire \myprocessor|my_regfile|valB[5]~201_combout ;
wire \myprocessor|my_regfile|valB[5]~202_combout ;
wire \myprocessor|my_regfile|valB[5]~218_combout ;
wire \myprocessor|Jr_mux|F[5]~43_combout ;
wire \myprocessor|Jr_mux|F[5]~44_combout ;
wire \myprocessor|reset_mux|F~5_combout ;
wire \myprocessor|branchAdder|lower|sum[4]~0_combout ;
wire \myprocessor|Jr_mux|F[4]~45_combout ;
wire \myprocessor|Jr_mux|F[4]~46_combout ;
wire \myprocessor|reset_mux|F~4_combout ;
wire \myprocessor|Jr_mux|F[3]~56_combout ;
wire \myprocessor|Jr_mux|F[3]~57_combout ;
wire \myprocessor|reset_mux|F~3_combout ;
wire \myprocessor|branchAdder|lower|sum[2]~1_combout ;
wire \myprocessor|Jr_mux|F[2]~50_combout ;
wire \myprocessor|Jr_mux|F[2]~51_combout ;
wire \myprocessor|reset_mux|F~2_combout ;
wire \myprocessor|keyIn_mux|F~2_combout ;
wire \myps2|fifo~15_q ;
wire \myprocessor|keyIn_mux|F[1]~10_combout ;
wire \myps2|fifo_rtl_0|auto_generated|ram_block1a1 ;
wire \myprocessor|keyIn_mux|F[1]~11_combout ;
wire \myprocessor|keyIn_mux|F[1]~9_combout ;
wire \myprocessor|keyIn_mux|F[1]~12_combout ;
wire \myprocessor|my_regfile|regs:8:reg_array|r|bits:1:r~q ;
wire \myprocessor|my_regfile|valB[1]~74_combout ;
wire \myprocessor|my_regfile|valB[1]~75_combout ;
wire \myprocessor|my_regfile|valB[1]~76_combout ;
wire \myprocessor|my_regfile|valB[1]~77_combout ;
wire \myprocessor|my_regfile|valB[1]~90_combout ;
wire \myprocessor|my_regfile|valB[1]~91_combout ;
wire \myprocessor|my_regfile|valB[1]~92_combout ;
wire \myprocessor|my_regfile|valB[1]~93_combout ;
wire \myprocessor|my_regfile|valB[1]~80_combout ;
wire \myprocessor|my_regfile|valB[1]~88_combout ;
wire \myprocessor|my_regfile|valB[1]~84_combout ;
wire \myprocessor|my_regfile|valB[1]~85_combout ;
wire \myprocessor|my_regfile|valB[1]~83_combout ;
wire \myprocessor|my_regfile|valB[1]~86_combout ;
wire \myprocessor|my_regfile|valB[1]~82_combout ;
wire \myprocessor|my_regfile|valB[1]~87_combout ;
wire \myprocessor|my_regfile|valB[1]~78_combout ;
wire \myprocessor|my_regfile|valB[1]~79_combout ;
wire \myprocessor|my_regfile|valB[1]~81_combout ;
wire \myprocessor|my_regfile|valB[1]~89_combout ;
wire \myprocessor|my_regfile|valB[1]~94_combout ;
wire \myprocessor|my_regfile|valB[1]~95_combout ;
wire \myprocessor|branchAdder|lower|sum[1]~2_combout ;
wire \myprocessor|Jr_mux|F[1]~52_combout ;
wire \myprocessor|Jr_mux|F[1]~53_combout ;
wire \myprocessor|reset_mux|F~1_combout ;
wire \myprocessor|Jr_mux|F[7]~22_combout ;
wire \myprocessor|my_alu|adder_inst|signed_overflow~0_combout ;
wire \myprocessor|my_alu|adder_inst|signed_overflow~1_combout ;
wire \myprocessor|Jr_mux|F[7]~14_combout ;
wire \myprocessor|Jr_mux|F[7]~11_combout ;
wire \myprocessor|Jr_mux|F[7]~12_combout ;
wire \myprocessor|Jr_mux|F[7]~13_combout ;
wire \myprocessor|Jr_mux|F[7]~15_combout ;
wire \myprocessor|Jr_mux|F[7]~10_combout ;
wire \myprocessor|Jr_mux|F[7]~16_combout ;
wire \myprocessor|Jr_mux|F[7]~19_combout ;
wire \myprocessor|Jr_mux|F[7]~18_combout ;
wire \myprocessor|Jr_mux|F[7]~17_combout ;
wire \myprocessor|Jr_mux|F[7]~20_combout ;
wire \myprocessor|Jr_mux|F[7]~3_combout ;
wire \myprocessor|Jr_mux|F[7]~2_combout ;
wire \myprocessor|my_alu|isEqual~0_combout ;
wire \myprocessor|Jr_mux|F[7]~0_combout ;
wire \myprocessor|Jr_mux|F[7]~1_combout ;
wire \myprocessor|Jr_mux|F[7]~5_combout ;
wire \myprocessor|Jr_mux|F[7]~6_combout ;
wire \myprocessor|Jr_mux|F[7]~4_combout ;
wire \myprocessor|Jr_mux|F[7]~7_combout ;
wire \myprocessor|Jr_mux|F[7]~8_combout ;
wire \myprocessor|Jr_mux|F[7]~9_combout ;
wire \myprocessor|Jr_mux|F[7]~21_combout ;
wire \myprocessor|Jr_mux|F[7]~23_combout ;
wire \myprocessor|Jr_mux|F[1]~40_combout ;
wire \myprocessor|Jr_mux|F[0]~54_combout ;
wire \myprocessor|Jr_mux|F[0]~55_combout ;
wire \myprocessor|reset_mux|F~0_combout ;
wire \myprocessor|my_regfile|valB[18]~24_combout ;
wire \myprocessor|my_regfile|valB[18]~25_combout ;
wire \myprocessor|my_regfile|valB[18]~26_combout ;
wire \myprocessor|my_regfile|valB[18]~27_combout ;
wire \myprocessor|my_regfile|valB[7]~239_combout ;
wire \myprocessor|my_regfile|valB[7]~240_combout ;
wire \myprocessor|my_regfile|valB[7]~241_combout ;
wire \myprocessor|my_regfile|valB[7]~242_combout ;
wire \myprocessor|my_regfile|valB[7]~247_combout ;
wire \myprocessor|my_regfile|valB[7]~248_combout ;
wire \myprocessor|my_regfile|valB[7]~249_combout ;
wire \myprocessor|my_regfile|valB[7]~250_combout ;
wire \myprocessor|my_regfile|valB[7]~243_combout ;
wire \myprocessor|my_regfile|valB[7]~244_combout ;
wire \myprocessor|my_regfile|valB[7]~245_combout ;
wire \myprocessor|my_regfile|valB[7]~246_combout ;
wire \myprocessor|my_regfile|valB[7]~251_combout ;
wire \myprocessor|my_regfile|valB[7]~252_combout ;
wire \myprocessor|my_regfile|valB[7]~253_combout ;
wire \myprocessor|my_regfile|valB[7]~254_combout ;
wire \myprocessor|my_regfile|valB[7]~255_combout ;
wire \myprocessor|my_regfile|valB[7]~256_combout ;
wire \myprocessor|my_regfile|valB[7]~257_combout ;
wire \myprocessor|my_regfile|valB[7]~258_combout ;
wire \mylcd|Equal0~0_combout ;
wire \myprocessor|my_control|display~0_combout ;
wire \mylcd|Equal0~1_combout ;
wire \mylcd|Equal0~2_combout ;
wire \mylcd|ptr[3]~0_combout ;
wire \mylcd|buf_changed_ack~0_combout ;
wire \mylcd|buf_changed_ack~q ;
wire \mylcd|buf_changed~0_combout ;
wire \mylcd|buf_changed~q ;
wire \mylcd|index~2_combout ;
wire \mylcd|Add4~8_combout ;
wire \mylcd|index[4]~7_combout ;
wire \mylcd|Equal2~0_combout ;
wire \mylcd|LessThan2~0_combout ;
wire \mylcd|LessThan2~1_combout ;
wire \mylcd|Decoder0~21_combout ;
wire \mylcd|Decoder0~2_combout ;
wire \mylcd|ptr[0]~4_combout ;
wire \mylcd|ptr[1]~2_combout ;
wire \mylcd|Add0~0_combout ;
wire \mylcd|ptr[2]~1_combout ;
wire \mylcd|Add0~1_combout ;
wire \mylcd|ptr[3]~3_combout ;
wire \mylcd|Decoder0~7_combout ;
wire \mylcd|line2~30_combout ;
wire \mylcd|Decoder0~20_combout ;
wire \mylcd|process_0~1_combout ;
wire \mylcd|printed_crlf~0_combout ;
wire \mylcd|printed_crlf~q ;
wire \mylcd|process_0~0_combout ;
wire \mylcd|process_0~2_combout ;
wire \mylcd|line2[5][0]~31_combout ;
wire \mylcd|line2[5][0]~q ;
wire \mylcd|Add2~0_combout ;
wire \mylcd|Decoder0~9_combout ;
wire \mylcd|line2~24_combout ;
wire \mylcd|Decoder0~17_combout ;
wire \mylcd|line2[13][0]~25_combout ;
wire \mylcd|line2[13][0]~q ;
wire \mylcd|line2~28_combout ;
wire \mylcd|Decoder0~19_combout ;
wire \mylcd|line2[9][0]~29_combout ;
wire \mylcd|line2[9][0]~q ;
wire \mylcd|Add2~1_combout ;
wire \mylcd|line2~26_combout ;
wire \mylcd|Decoder0~18_combout ;
wire \mylcd|line2[1][0]~27_combout ;
wire \mylcd|line2[1][0]~q ;
wire \mylcd|curbuf[0]~17_combout ;
wire \mylcd|curbuf[0]~18_combout ;
wire \mylcd|line2~10_combout ;
wire \mylcd|Decoder0~10_combout ;
wire \mylcd|line2[15][0]~11_combout ;
wire \mylcd|line2[15][0]~q ;
wire \mylcd|line2~12_combout ;
wire \mylcd|Decoder0~11_combout ;
wire \mylcd|line2[11][0]~13_combout ;
wire \mylcd|line2[11][0]~q ;
wire \mylcd|curbuf[0]~12_combout ;
wire \mylcd|line2~8_combout ;
wire \mylcd|Decoder0~8_combout ;
wire \mylcd|line2[3][0]~9_combout ;
wire \mylcd|line2[3][0]~q ;
wire \mylcd|line2~14_combout ;
wire \mylcd|Decoder0~12_combout ;
wire \mylcd|line2[7][0]~15_combout ;
wire \mylcd|line2[7][0]~q ;
wire \mylcd|curbuf[0]~13_combout ;
wire \mylcd|Decoder0~16_combout ;
wire \mylcd|line2~22_combout ;
wire \mylcd|line2[6][0]~23_combout ;
wire \mylcd|line2[6][0]~q ;
wire \mylcd|Decoder0~13_combout ;
wire \mylcd|line2~16_combout ;
wire \mylcd|line2[2][0]~17_combout ;
wire \mylcd|line2[2][0]~q ;
wire \mylcd|Decoder0~14_combout ;
wire \mylcd|line2~18_combout ;
wire \mylcd|line2[14][0]~19_combout ;
wire \mylcd|line2[14][0]~q ;
wire \mylcd|Decoder0~15_combout ;
wire \mylcd|line2~20_combout ;
wire \mylcd|line2[10][0]~21_combout ;
wire \mylcd|line2[10][0]~q ;
wire \mylcd|curbuf[0]~14_combout ;
wire \mylcd|curbuf[0]~15_combout ;
wire \mylcd|curbuf[0]~16_combout ;
wire \mylcd|Decoder0~6_combout ;
wire \mylcd|line2~6_combout ;
wire \mylcd|line2[4][0]~7_combout ;
wire \mylcd|line2[4][0]~q ;
wire \mylcd|Decoder0~5_combout ;
wire \mylcd|line2~4_combout ;
wire \mylcd|line2[8][0]~5_combout ;
wire \mylcd|line2[8][0]~q ;
wire \mylcd|Decoder0~4_combout ;
wire \mylcd|line2~2_combout ;
wire \mylcd|line2[0][0]~3_combout ;
wire \mylcd|line2[0][0]~q ;
wire \mylcd|curbuf[0]~10_combout ;
wire \mylcd|Decoder0~3_combout ;
wire \mylcd|line2~0_combout ;
wire \mylcd|line2[12][0]~1_combout ;
wire \mylcd|line2[12][0]~q ;
wire \mylcd|curbuf[0]~11_combout ;
wire \mylcd|curbuf[0]~19_combout ;
wire \mylcd|line1[8][0]~feeder_combout ;
wire \mylcd|line1[1][0]~0_combout ;
wire \mylcd|line1[8][0]~q ;
wire \mylcd|Add1~1_combout ;
wire \mylcd|line1[10][0]~q ;
wire \mylcd|Add1~0_combout ;
wire \mylcd|curbuf[0]~2_combout ;
wire \mylcd|line1[12][0]~q ;
wire \mylcd|line1[14][0]~q ;
wire \mylcd|curbuf[0]~3_combout ;
wire \mylcd|line1[15][0]~feeder_combout ;
wire \mylcd|line1[15][0]~q ;
wire \mylcd|line1[13][0]~q ;
wire \mylcd|line1[11][0]~q ;
wire \mylcd|line1[9][0]~q ;
wire \mylcd|curbuf[0]~4_combout ;
wire \mylcd|curbuf[0]~5_combout ;
wire \mylcd|Add1~2_combout ;
wire \mylcd|curbuf[0]~6_combout ;
wire \mylcd|line1[0][0]~q ;
wire \mylcd|line1[6][0]~feeder_combout ;
wire \mylcd|line1[6][0]~q ;
wire \mylcd|line1[2][0]~q ;
wire \mylcd|curbuf[0]~7_combout ;
wire \mylcd|line1[4][0]~q ;
wire \mylcd|curbuf[0]~8_combout ;
wire \mylcd|line1[5][0]~q ;
wire \mylcd|line1[7][0]~q ;
wire \mylcd|line1[3][0]~q ;
wire \mylcd|curbuf[0]~0_combout ;
wire \mylcd|line1[1][0]~q ;
wire \mylcd|curbuf[0]~1_combout ;
wire \mylcd|curbuf[0]~9_combout ;
wire \mylcd|lcd_data[7]~0_combout ;
wire \mylcd|Equal6~0_combout ;
wire \mylcd|lcd_data[7]~1_combout ;
wire \mylcd|lcd_data[7]~2_combout ;
wire \mylcd|curbuf[0]~20_combout ;
wire \mylcd|curbuf[0]~21_combout ;
wire \mylcd|state1.A~0_combout ;
wire \mylcd|state1.A~q ;
wire \mylcd|lcd_data[0]~3_combout ;
wire \mylcd|line2~44_combout ;
wire \mylcd|line2[13][1]~q ;
wire \mylcd|line2~47_combout ;
wire \mylcd|line2[5][1]~q ;
wire \mylcd|line2~45_combout ;
wire \mylcd|line2[1][1]~q ;
wire \mylcd|line2~46_combout ;
wire \mylcd|line2[9][1]~q ;
wire \mylcd|curbuf[1]~39_combout ;
wire \mylcd|curbuf[1]~40_combout ;
wire \mylcd|line2~35_combout ;
wire \mylcd|line2[4][1]~q ;
wire \mylcd|line2~32_combout ;
wire \mylcd|line2[12][1]~q ;
wire \mylcd|line2~33_combout ;
wire \mylcd|line2[0][1]~q ;
wire \mylcd|line2~34_combout ;
wire \mylcd|line2[8][1]~q ;
wire \mylcd|curbuf[1]~32_combout ;
wire \mylcd|curbuf[1]~33_combout ;
wire \mylcd|line2~39_combout ;
wire \mylcd|line2[7][1]~q ;
wire \mylcd|line2~38_combout ;
wire \mylcd|line2[11][1]~q ;
wire \mylcd|line2~37_combout ;
wire \mylcd|line2[15][1]~q ;
wire \mylcd|curbuf[1]~34_combout ;
wire \mylcd|line2~36_combout ;
wire \mylcd|line2[3][1]~q ;
wire \mylcd|curbuf[1]~35_combout ;
wire \mylcd|line2~43_combout ;
wire \mylcd|line2[6][1]~q ;
wire \mylcd|line2~41_combout ;
wire \mylcd|line2[14][1]~q ;
wire \mylcd|line2~42_combout ;
wire \mylcd|line2[10][1]~q ;
wire \mylcd|curbuf[1]~36_combout ;
wire \mylcd|line2~40_combout ;
wire \mylcd|line2[2][1]~q ;
wire \mylcd|curbuf[1]~37_combout ;
wire \mylcd|curbuf[1]~38_combout ;
wire \mylcd|curbuf[1]~41_combout ;
wire \mylcd|line1[0][1]~feeder_combout ;
wire \mylcd|line1[0][1]~q ;
wire \mylcd|line1[4][1]~q ;
wire \mylcd|line1[12][1]~q ;
wire \mylcd|line1[8][1]~q ;
wire \mylcd|curbuf[1]~29_combout ;
wire \mylcd|curbuf[1]~30_combout ;
wire \mylcd|line1[13][1]~q ;
wire \mylcd|line1[9][1]~q ;
wire \mylcd|curbuf[1]~22_combout ;
wire \mylcd|line1[1][1]~q ;
wire \mylcd|line1[5][1]~feeder_combout ;
wire \mylcd|line1[5][1]~q ;
wire \mylcd|curbuf[1]~23_combout ;
wire \mylcd|line1[2][1]~q ;
wire \mylcd|line1[6][1]~q ;
wire \mylcd|line1[10][1]~q ;
wire \mylcd|line1[14][1]~feeder_combout ;
wire \mylcd|line1[14][1]~q ;
wire \mylcd|curbuf[1]~26_combout ;
wire \mylcd|curbuf[1]~27_combout ;
wire \mylcd|line1[3][1]~feeder_combout ;
wire \mylcd|line1[3][1]~q ;
wire \mylcd|line1[7][1]~q ;
wire \mylcd|line1[11][1]~q ;
wire \mylcd|line1[15][1]~q ;
wire \mylcd|curbuf[1]~24_combout ;
wire \mylcd|curbuf[1]~25_combout ;
wire \mylcd|curbuf[1]~28_combout ;
wire \mylcd|curbuf[1]~31_combout ;
wire \mylcd|curbuf[1]~42_combout ;
wire \mylcd|curbuf[1]~43_combout ;
wire \mylcd|line2~59_combout ;
wire \mylcd|line2[6][2]~q ;
wire \mylcd|line2~57_combout ;
wire \mylcd|line2[14][2]~q ;
wire \mylcd|line2~58_combout ;
wire \mylcd|line2[10][2]~q ;
wire \mylcd|curbuf[2]~58_combout ;
wire \mylcd|line2~56_combout ;
wire \mylcd|line2[2][2]~q ;
wire \mylcd|curbuf[2]~59_combout ;
wire \mylcd|line2~52_combout ;
wire \mylcd|line2[3][2]~q ;
wire \mylcd|line2~55_combout ;
wire \mylcd|line2[7][2]~q ;
wire \mylcd|line2~53_combout ;
wire \mylcd|line2[15][2]~q ;
wire \mylcd|line2~54_combout ;
wire \mylcd|line2[11][2]~q ;
wire \mylcd|curbuf[2]~56_combout ;
wire \mylcd|curbuf[2]~57_combout ;
wire \mylcd|curbuf[2]~60_combout ;
wire \mylcd|line2~48_combout ;
wire \mylcd|line2[12][2]~q ;
wire \mylcd|line2~51_combout ;
wire \mylcd|line2[4][2]~q ;
wire \mylcd|line2~49_combout ;
wire \mylcd|line2[0][2]~q ;
wire \mylcd|line2~50_combout ;
wire \mylcd|line2[8][2]~q ;
wire \mylcd|curbuf[2]~54_combout ;
wire \mylcd|curbuf[2]~55_combout ;
wire \mylcd|line2~60_combout ;
wire \mylcd|line2[13][2]~q ;
wire \mylcd|line2~63_combout ;
wire \mylcd|line2[5][2]~q ;
wire \mylcd|line2~61_combout ;
wire \mylcd|line2[1][2]~q ;
wire \mylcd|line2~62_combout ;
wire \mylcd|line2[9][2]~q ;
wire \mylcd|curbuf[2]~61_combout ;
wire \mylcd|curbuf[2]~62_combout ;
wire \mylcd|curbuf[2]~63_combout ;
wire \mylcd|line1[10][2]~q ;
wire \mylcd|line1[8][2]~feeder_combout ;
wire \mylcd|line1[8][2]~q ;
wire \mylcd|curbuf[2]~46_combout ;
wire \mylcd|line1[2][2]~feeder_combout ;
wire \mylcd|line1[2][2]~q ;
wire \mylcd|line1[0][2]~q ;
wire \mylcd|curbuf[2]~47_combout ;
wire \mylcd|line1[11][2]~q ;
wire \mylcd|line1[9][2]~feeder_combout ;
wire \mylcd|line1[9][2]~q ;
wire \mylcd|curbuf[2]~48_combout ;
wire \mylcd|line1[1][2]~q ;
wire \mylcd|line1[3][2]~feeder_combout ;
wire \mylcd|line1[3][2]~q ;
wire \mylcd|curbuf[2]~49_combout ;
wire \mylcd|curbuf[2]~50_combout ;
wire \mylcd|line1[5][2]~q ;
wire \mylcd|line1[7][2]~q ;
wire \mylcd|line1[15][2]~q ;
wire \mylcd|curbuf[2]~44_combout ;
wire \mylcd|line1[13][2]~q ;
wire \mylcd|curbuf[2]~45_combout ;
wire \mylcd|line1[14][2]~q ;
wire \mylcd|line1[6][2]~feeder_combout ;
wire \mylcd|line1[6][2]~q ;
wire \mylcd|curbuf[2]~51_combout ;
wire \mylcd|line1[4][2]~q ;
wire \mylcd|line1[12][2]~feeder_combout ;
wire \mylcd|line1[12][2]~q ;
wire \mylcd|curbuf[2]~52_combout ;
wire \mylcd|curbuf[2]~53_combout ;
wire \mylcd|curbuf[2]~64_combout ;
wire \mylcd|curbuf[2]~65_combout ;
wire \mylcd|line2~68_combout ;
wire \mylcd|line2[3][3]~q ;
wire \mylcd|line2~71_combout ;
wire \mylcd|line2[7][3]~q ;
wire \mylcd|line2~70_combout ;
wire \mylcd|line2[11][3]~q ;
wire \mylcd|line2~69_combout ;
wire \mylcd|line2[15][3]~q ;
wire \mylcd|curbuf[3]~78_combout ;
wire \mylcd|curbuf[3]~79_combout ;
wire \mylcd|line2~72_combout ;
wire \mylcd|line2[2][3]~q ;
wire \mylcd|line2~74_combout ;
wire \mylcd|line2[10][3]~q ;
wire \mylcd|line2~73_combout ;
wire \mylcd|line2[14][3]~q ;
wire \mylcd|curbuf[3]~80_combout ;
wire \mylcd|line2~75_combout ;
wire \mylcd|line2[6][3]~q ;
wire \mylcd|curbuf[3]~81_combout ;
wire \mylcd|curbuf[3]~82_combout ;
wire \mylcd|line2~76_combout ;
wire \mylcd|line2[13][3]~q ;
wire \mylcd|line2~79_combout ;
wire \mylcd|line2[5][3]~q ;
wire \mylcd|line2~77_combout ;
wire \mylcd|line2[1][3]~q ;
wire \mylcd|line2~78_combout ;
wire \mylcd|line2[9][3]~q ;
wire \mylcd|curbuf[3]~83_combout ;
wire \mylcd|curbuf[3]~84_combout ;
wire \mylcd|line2~64_combout ;
wire \mylcd|line2[12][3]~q ;
wire \mylcd|line2~67_combout ;
wire \mylcd|line2[4][3]~q ;
wire \mylcd|line2~66_combout ;
wire \mylcd|line2[8][3]~q ;
wire \mylcd|line2~65_combout ;
wire \mylcd|line2[0][3]~q ;
wire \mylcd|curbuf[3]~76_combout ;
wire \mylcd|curbuf[3]~77_combout ;
wire \mylcd|curbuf[3]~85_combout ;
wire \mylcd|line1[15][3]~feeder_combout ;
wire \mylcd|line1[15][3]~q ;
wire \mylcd|line1[13][3]~q ;
wire \mylcd|line1[11][3]~q ;
wire \mylcd|line1[9][3]~feeder_combout ;
wire \mylcd|line1[9][3]~q ;
wire \mylcd|curbuf[3]~70_combout ;
wire \mylcd|curbuf[3]~71_combout ;
wire \mylcd|line1[14][3]~feeder_combout ;
wire \mylcd|line1[14][3]~q ;
wire \mylcd|line1[12][3]~q ;
wire \mylcd|line1[10][3]~q ;
wire \mylcd|line1[8][3]~q ;
wire \mylcd|curbuf[3]~68_combout ;
wire \mylcd|curbuf[3]~69_combout ;
wire \mylcd|curbuf[3]~72_combout ;
wire \mylcd|line1[5][3]~q ;
wire \mylcd|line1[7][3]~q ;
wire \mylcd|line1[3][3]~q ;
wire \mylcd|line1[1][3]~q ;
wire \mylcd|curbuf[3]~66_combout ;
wire \mylcd|curbuf[3]~67_combout ;
wire \mylcd|line1[0][3]~feeder_combout ;
wire \mylcd|line1[0][3]~q ;
wire \mylcd|line1[4][3]~q ;
wire \mylcd|line1[2][3]~q ;
wire \mylcd|line1[6][3]~feeder_combout ;
wire \mylcd|line1[6][3]~q ;
wire \mylcd|curbuf[3]~73_combout ;
wire \mylcd|curbuf[3]~74_combout ;
wire \mylcd|curbuf[3]~75_combout ;
wire \mylcd|curbuf[3]~86_combout ;
wire \mylcd|curbuf[3]~87_combout ;
wire \mylcd|line2~86_combout ;
wire \mylcd|line2[11][4]~q ;
wire \mylcd|line1[11][4]~q ;
wire \mylcd|line2~85_combout ;
wire \mylcd|line2[15][4]~q ;
wire \mylcd|line1[15][4]~feeder_combout ;
wire \mylcd|line1[15][4]~q ;
wire \mylcd|curbuf[4]~90_combout ;
wire \mylcd|line2~87_combout ;
wire \mylcd|line2[7][4]~q ;
wire \mylcd|line1[7][4]~q ;
wire \mylcd|line2~84_combout ;
wire \mylcd|line2[3][4]~q ;
wire \mylcd|line1[3][4]~feeder_combout ;
wire \mylcd|line1[3][4]~q ;
wire \mylcd|curbuf[4]~91_combout ;
wire \mylcd|line2~90_combout ;
wire \mylcd|line2[10][4]~q ;
wire \mylcd|line1[10][4]~q ;
wire \mylcd|line2~89_combout ;
wire \mylcd|line2[14][4]~q ;
wire \mylcd|line1[14][4]~q ;
wire \mylcd|curbuf[4]~92_combout ;
wire \mylcd|line2~91_combout ;
wire \mylcd|line2[6][4]~q ;
wire \mylcd|line1[6][4]~q ;
wire \mylcd|line2~88_combout ;
wire \mylcd|line2[2][4]~q ;
wire \mylcd|line1[2][4]~feeder_combout ;
wire \mylcd|line1[2][4]~q ;
wire \mylcd|curbuf[4]~93_combout ;
wire \mylcd|curbuf[4]~94_combout ;
wire \mylcd|line2~95_combout ;
wire \mylcd|line2[5][4]~q ;
wire \mylcd|line1[5][4]~feeder_combout ;
wire \mylcd|line1[5][4]~q ;
wire \mylcd|line2~93_combout ;
wire \mylcd|line2[1][4]~q ;
wire \mylcd|line1[1][4]~q ;
wire \mylcd|line2~94_combout ;
wire \mylcd|line2[9][4]~q ;
wire \mylcd|line1[9][4]~q ;
wire \mylcd|line2~92_combout ;
wire \mylcd|line2[13][4]~q ;
wire \mylcd|line1[13][4]~feeder_combout ;
wire \mylcd|line1[13][4]~q ;
wire \mylcd|curbuf[4]~88_combout ;
wire \mylcd|curbuf[4]~89_combout ;
wire \mylcd|line2~82_combout ;
wire \mylcd|line2[8][4]~q ;
wire \mylcd|line1[8][4]~q ;
wire \mylcd|line2~80_combout ;
wire \mylcd|line2[12][4]~q ;
wire \mylcd|line1[12][4]~feeder_combout ;
wire \mylcd|line1[12][4]~q ;
wire \mylcd|curbuf[4]~95_combout ;
wire \mylcd|line2~83_combout ;
wire \mylcd|line2[4][4]~q ;
wire \mylcd|line1[4][4]~q ;
wire \mylcd|line2~81_combout ;
wire \mylcd|line2[0][4]~q ;
wire \mylcd|line1[0][4]~feeder_combout ;
wire \mylcd|line1[0][4]~q ;
wire \mylcd|curbuf[4]~96_combout ;
wire \mylcd|curbuf[4]~97_combout ;
wire \mylcd|curbuf[4]~100_combout ;
wire \mylcd|curbuf[4]~101_combout ;
wire \mylcd|curbuf[4]~102_combout ;
wire \mylcd|curbuf[4]~103_combout ;
wire \mylcd|curbuf[4]~104_combout ;
wire \mylcd|curbuf[4]~105_combout ;
wire \mylcd|curbuf[4]~106_combout ;
wire \mylcd|curbuf[4]~98_combout ;
wire \mylcd|curbuf[4]~99_combout ;
wire \mylcd|curbuf[4]~107_combout ;
wire \mylcd|curbuf[4]~108_combout ;
wire \mylcd|curbuf[4]~109_combout ;
wire \mylcd|line2~111_combout ;
wire \mylcd|line2[5][5]~q ;
wire \mylcd|line1[5][5]~q ;
wire \mylcd|line2~99_combout ;
wire \mylcd|line2[13][5]~q ;
wire \mylcd|line1[13][5]~q ;
wire \mylcd|line2~98_combout ;
wire \mylcd|line2[15][5]~q ;
wire \mylcd|line1[15][5]~q ;
wire \mylcd|line2~110_combout ;
wire \mylcd|line2[7][5]~q ;
wire \mylcd|line1[7][5]~q ;
wire \mylcd|curbuf[5]~110_combout ;
wire \mylcd|curbuf[5]~111_combout ;
wire \mylcd|line2~109_combout ;
wire \mylcd|line2[3][5]~q ;
wire \mylcd|line1[3][5]~feeder_combout ;
wire \mylcd|line1[3][5]~q ;
wire \mylcd|line2~97_combout ;
wire \mylcd|line2[11][5]~q ;
wire \mylcd|line1[11][5]~q ;
wire \mylcd|curbuf[5]~114_combout ;
wire \mylcd|line2~108_combout ;
wire \mylcd|line2[1][5]~q ;
wire \mylcd|line1[1][5]~q ;
wire \mylcd|line2~96_combout ;
wire \mylcd|line2[9][5]~q ;
wire \mylcd|line1[9][5]~feeder_combout ;
wire \mylcd|line1[9][5]~q ;
wire \mylcd|curbuf[5]~115_combout ;
wire \mylcd|line2~105_combout ;
wire \mylcd|line2[10][5]~q ;
wire \mylcd|line1[10][5]~q ;
wire \mylcd|line2~101_combout ;
wire \mylcd|line2[2][5]~q ;
wire \mylcd|line1[2][5]~feeder_combout ;
wire \mylcd|line1[2][5]~q ;
wire \mylcd|curbuf[5]~112_combout ;
wire \mylcd|line2~100_combout ;
wire \mylcd|line2[0][5]~q ;
wire \mylcd|line1[0][5]~q ;
wire \mylcd|line2~104_combout ;
wire \mylcd|line2[8][5]~q ;
wire \mylcd|line1[8][5]~q ;
wire \mylcd|curbuf[5]~113_combout ;
wire \mylcd|curbuf[5]~116_combout ;
wire \mylcd|line2~106_combout ;
wire \mylcd|line2[14][5]~q ;
wire \mylcd|line1[14][5]~q ;
wire \mylcd|line2~107_combout ;
wire \mylcd|line2[12][5]~q ;
wire \mylcd|line1[12][5]~q ;
wire \mylcd|curbuf[5]~117_combout ;
wire \mylcd|line2~103_combout ;
wire \mylcd|line2[4][5]~q ;
wire \mylcd|line1[4][5]~q ;
wire \mylcd|line2~102_combout ;
wire \mylcd|line2[6][5]~q ;
wire \mylcd|line1[6][5]~feeder_combout ;
wire \mylcd|line1[6][5]~q ;
wire \mylcd|curbuf[5]~118_combout ;
wire \mylcd|curbuf[5]~119_combout ;
wire \mylcd|curbuf[5]~120_combout ;
wire \mylcd|curbuf[5]~121_combout ;
wire \mylcd|curbuf[5]~127_combout ;
wire \mylcd|curbuf[5]~128_combout ;
wire \mylcd|curbuf[5]~124_combout ;
wire \mylcd|curbuf[5]~125_combout ;
wire \mylcd|curbuf[5]~122_combout ;
wire \mylcd|curbuf[5]~123_combout ;
wire \mylcd|curbuf[5]~126_combout ;
wire \mylcd|curbuf[5]~129_combout ;
wire \mylcd|curbuf[5]~130_combout ;
wire \mylcd|curbuf[5]~131_combout ;
wire \mylcd|curbuf[0]~153_combout ;
wire \mylcd|line2~121_combout ;
wire \mylcd|line2[2][6]~q ;
wire \mylcd|line1[2][6]~q ;
wire \mylcd|line2~123_combout ;
wire \mylcd|line2[0][6]~q ;
wire \mylcd|line1[0][6]~feeder_combout ;
wire \mylcd|line1[0][6]~q ;
wire \mylcd|curbuf[6]~139_combout ;
wire \mylcd|line2~119_combout ;
wire \mylcd|line2[4][6]~q ;
wire \mylcd|line1[4][6]~q ;
wire \mylcd|line2~117_combout ;
wire \mylcd|line2[6][6]~q ;
wire \mylcd|line1[6][6]~feeder_combout ;
wire \mylcd|line1[6][6]~q ;
wire \mylcd|curbuf[6]~140_combout ;
wire \mylcd|line2~116_combout ;
wire \mylcd|line2[12][6]~q ;
wire \mylcd|line1[12][6]~feeder_combout ;
wire \mylcd|line1[12][6]~q ;
wire \mylcd|line2~118_combout ;
wire \mylcd|line2[14][6]~q ;
wire \mylcd|line1[14][6]~q ;
wire \mylcd|line2~122_combout ;
wire \mylcd|line2[10][6]~q ;
wire \mylcd|line1[10][6]~q ;
wire \mylcd|line2~120_combout ;
wire \mylcd|line2[8][6]~q ;
wire \mylcd|line1[8][6]~feeder_combout ;
wire \mylcd|line1[8][6]~q ;
wire \mylcd|curbuf[6]~132_combout ;
wire \mylcd|curbuf[6]~133_combout ;
wire \mylcd|line2~125_combout ;
wire \mylcd|line2[7][6]~q ;
wire \mylcd|line1[7][6]~feeder_combout ;
wire \mylcd|line1[7][6]~q ;
wire \mylcd|line2~127_combout ;
wire \mylcd|line2[5][6]~q ;
wire \mylcd|line1[5][6]~q ;
wire \mylcd|line2~113_combout ;
wire \mylcd|line2[3][6]~q ;
wire \mylcd|line1[3][6]~q ;
wire \mylcd|line2~115_combout ;
wire \mylcd|line2[1][6]~q ;
wire \mylcd|line1[1][6]~feeder_combout ;
wire \mylcd|line1[1][6]~q ;
wire \mylcd|curbuf[6]~134_combout ;
wire \mylcd|curbuf[6]~135_combout ;
wire \mylcd|line2~112_combout ;
wire \mylcd|line2[9][6]~q ;
wire \mylcd|line1[9][6]~q ;
wire \mylcd|line2~114_combout ;
wire \mylcd|line2[11][6]~q ;
wire \mylcd|line1[11][6]~q ;
wire \mylcd|curbuf[6]~136_combout ;
wire \mylcd|line2~124_combout ;
wire \mylcd|line2[13][6]~q ;
wire \mylcd|line1[13][6]~q ;
wire \mylcd|line2~126_combout ;
wire \mylcd|line2[15][6]~q ;
wire \mylcd|line1[15][6]~feeder_combout ;
wire \mylcd|line1[15][6]~q ;
wire \mylcd|curbuf[6]~137_combout ;
wire \mylcd|curbuf[6]~138_combout ;
wire \mylcd|curbuf[6]~141_combout ;
wire \mylcd|curbuf[6]~149_combout ;
wire \mylcd|curbuf[6]~150_combout ;
wire \mylcd|curbuf[6]~144_combout ;
wire \mylcd|curbuf[6]~145_combout ;
wire \mylcd|curbuf[6]~146_combout ;
wire \mylcd|curbuf[6]~147_combout ;
wire \mylcd|curbuf[6]~148_combout ;
wire \mylcd|curbuf[6]~142_combout ;
wire \mylcd|curbuf[6]~143_combout ;
wire \mylcd|curbuf[6]~151_combout ;
wire \mylcd|curbuf[6]~152_combout ;
wire \mylcd|Equal6~1_combout ;
wire \mylcd|curbuf[6]~154_combout ;
wire \mylcd|Selector8~0_combout ;
wire \mylcd|lcd_en~q ;
wire \mylcd|lcd_rs~q ;
wire \sw1~input_o ;
wire \myprocessor|my_counter|counter[0]~36_combout ;
wire \myprocessor|my_counter|counter[0]~37 ;
wire \myprocessor|my_counter|counter[1]~38_combout ;
wire \myprocessor|my_counter|counter[1]~39 ;
wire \myprocessor|my_counter|counter[2]~40_combout ;
wire \myprocessor|my_counter|counter[2]~41 ;
wire \myprocessor|my_counter|counter[3]~42_combout ;
wire \myprocessor|my_counter|counter[3]~43 ;
wire \myprocessor|my_counter|counter[4]~44_combout ;
wire \myprocessor|my_counter|counter[4]~45 ;
wire \myprocessor|my_counter|counter[5]~46_combout ;
wire \myprocessor|my_counter|counter[5]~47 ;
wire \myprocessor|my_counter|counter[6]~48_combout ;
wire \myprocessor|my_counter|counter[6]~49 ;
wire \myprocessor|my_counter|counter[7]~50_combout ;
wire \myprocessor|my_counter|counter[7]~51 ;
wire \myprocessor|my_counter|counter[8]~52_combout ;
wire \myprocessor|my_counter|counter[8]~53 ;
wire \myprocessor|my_counter|counter[9]~54_combout ;
wire \myprocessor|my_counter|counter[9]~55 ;
wire \myprocessor|my_counter|counter[10]~56_combout ;
wire \myprocessor|my_counter|counter[10]~57 ;
wire \myprocessor|my_counter|counter[11]~58_combout ;
wire \myprocessor|my_counter|counter[11]~59 ;
wire \myprocessor|my_counter|counter[12]~60_combout ;
wire \myprocessor|my_counter|counter[12]~61 ;
wire \myprocessor|my_counter|counter[13]~62_combout ;
wire \myprocessor|my_counter|counter[13]~63 ;
wire \myprocessor|my_counter|counter[14]~64_combout ;
wire \myprocessor|my_counter|counter[14]~65 ;
wire \myprocessor|my_counter|counter[15]~66_combout ;
wire \myprocessor|my_counter|counter[15]~67 ;
wire \myprocessor|my_counter|counter[16]~68_combout ;
wire \myprocessor|my_counter|counter[16]~69 ;
wire \myprocessor|my_counter|counter[17]~70_combout ;
wire \myprocessor|my_counter|counter[17]~71 ;
wire \myprocessor|my_counter|counter[18]~72_combout ;
wire \myprocessor|my_counter|counter[18]~73 ;
wire \myprocessor|my_counter|counter[19]~74_combout ;
wire \myprocessor|my_counter|counter[19]~75 ;
wire \myprocessor|my_counter|counter[20]~76_combout ;
wire \myprocessor|my_counter|counter[20]~77 ;
wire \myprocessor|my_counter|counter[21]~78_combout ;
wire \myprocessor|my_counter|counter[21]~79 ;
wire \myprocessor|my_counter|counter[22]~80_combout ;
wire \myprocessor|my_counter|counter[22]~81 ;
wire \myprocessor|my_counter|counter[23]~82_combout ;
wire \myprocessor|my_counter|counter[23]~83 ;
wire \myprocessor|my_counter|counter[24]~84_combout ;
wire \myprocessor|my_counter|counter[24]~85 ;
wire \myprocessor|my_counter|counter[25]~86_combout ;
wire \myprocessor|my_counter|counter[25]~87 ;
wire \myprocessor|my_counter|counter[26]~88_combout ;
wire \myprocessor|my_counter|counter[26]~89 ;
wire \myprocessor|my_counter|counter[27]~90_combout ;
wire \myprocessor|my_counter|counter[27]~91 ;
wire \myprocessor|my_counter|counter[28]~92_combout ;
wire \myprocessor|my_counter|counter[28]~93 ;
wire \myprocessor|my_counter|counter[29]~94_combout ;
wire \myprocessor|my_counter|counter[29]~95 ;
wire \myprocessor|my_counter|counter[30]~96_combout ;
wire \myprocessor|my_counter|counter[30]~97 ;
wire \myprocessor|my_counter|counter[31]~98_combout ;
wire \myprocessor|my_counter|counter[31]~99 ;
wire \myprocessor|my_counter|counter[32]~100_combout ;
wire \myprocessor|my_counter|low7[0]~feeder_combout ;
wire \myprocessor|my_counter|counter[32]~101 ;
wire \myprocessor|my_counter|counter[33]~102_combout ;
wire \myprocessor|my_counter|counter[33]~103 ;
wire \myprocessor|my_counter|counter[34]~104_combout ;
wire \myprocessor|my_counter|low7[2]~feeder_combout ;
wire \myprocessor|my_counter|counter[34]~105 ;
wire \myprocessor|my_counter|counter[35]~106_combout ;
wire \myprocessor|my_counter|disp7[0]~0_combout ;
wire \myprocessor|my_counter|disp7[0]~1_combout ;
wire \myprocessor|my_counter|disp7[1]~2_combout ;
wire \myprocessor|my_counter|disp7[1]~3_combout ;
wire \myprocessor|my_counter|disp7[2]~4_combout ;
wire \myprocessor|my_counter|disp7[2]~5_combout ;
wire \myprocessor|my_counter|disp7~6_combout ;
wire \myprocessor|my_counter|disp7[3]~7_combout ;
wire \myprocessor|my_counter|disp7~8_combout ;
wire \myprocessor|my_counter|disp7[4]~9_combout ;
wire \myprocessor|my_counter|disp7[5]~10_combout ;
wire \myprocessor|my_counter|disp7[5]~11_combout ;
wire \myprocessor|my_counter|disp7~12_combout ;
wire \myprocessor|my_counter|disp7[6]~13_combout ;
wire \myprocessor|my_counter|low6[0]~feeder_combout ;
wire \myprocessor|my_counter|disp6[0]~0_combout ;
wire \myprocessor|my_counter|disp6[0]~1_combout ;
wire \myprocessor|my_counter|disp6[1]~2_combout ;
wire \myprocessor|my_counter|disp6[1]~3_combout ;
wire \myprocessor|my_counter|disp6[2]~4_combout ;
wire \myprocessor|my_counter|disp6[2]~5_combout ;
wire \myprocessor|my_counter|disp6~6_combout ;
wire \myprocessor|my_counter|disp6[3]~7_combout ;
wire \myprocessor|my_counter|disp6~8_combout ;
wire \myprocessor|my_counter|disp6[4]~9_combout ;
wire \myprocessor|my_counter|disp6[5]~10_combout ;
wire \myprocessor|my_counter|disp6[5]~11_combout ;
wire \myprocessor|my_counter|disp6~12_combout ;
wire \myprocessor|my_counter|disp6[6]~13_combout ;
wire \myprocessor|my_counter|low5[1]~feeder_combout ;
wire \myprocessor|my_counter|low5[2]~feeder_combout ;
wire \myprocessor|my_counter|disp5~0_combout ;
wire \myprocessor|my_counter|disp5[0]~1_combout ;
wire \myprocessor|my_counter|disp5[1]~2_combout ;
wire \myprocessor|my_counter|disp5[1]~3_combout ;
wire \myprocessor|my_counter|disp5[2]~4_combout ;
wire \myprocessor|my_counter|disp5[2]~5_combout ;
wire \myprocessor|my_counter|disp5~6_combout ;
wire \myprocessor|my_counter|disp5[3]~7_combout ;
wire \myprocessor|my_counter|disp5~8_combout ;
wire \myprocessor|my_counter|disp5[4]~9_combout ;
wire \myprocessor|my_counter|disp5[5]~10_combout ;
wire \myprocessor|my_counter|disp5[5]~11_combout ;
wire \myprocessor|my_counter|disp5~12_combout ;
wire \myprocessor|my_counter|disp5[6]~13_combout ;
wire \myprocessor|my_counter|low4[1]~feeder_combout ;
wire \myprocessor|my_counter|disp4~0_combout ;
wire \myprocessor|my_counter|disp4[0]~1_combout ;
wire \myprocessor|my_counter|disp4[1]~2_combout ;
wire \myprocessor|my_counter|disp4[1]~3_combout ;
wire \myprocessor|my_counter|disp4[2]~4_combout ;
wire \myprocessor|my_counter|disp4[2]~5_combout ;
wire \myprocessor|my_counter|disp4~6_combout ;
wire \myprocessor|my_counter|disp4[3]~7_combout ;
wire \myprocessor|my_counter|disp4~8_combout ;
wire \myprocessor|my_counter|disp4[4]~9_combout ;
wire \myprocessor|my_counter|disp4[5]~10_combout ;
wire \myprocessor|my_counter|disp4[5]~11_combout ;
wire \myprocessor|my_counter|disp4~12_combout ;
wire \myprocessor|my_counter|disp4[6]~13_combout ;
wire \sw0~input_o ;
wire \myprocessor|my_displayPC|disp2~0_combout ;
wire \myprocessor|my_displayPC|disp2[0]~1_combout ;
wire \myprocessor|my_displayPC|disp2[1]~2_combout ;
wire \myprocessor|my_displayPC|disp2[1]~3_combout ;
wire \myprocessor|my_displayPC|disp2[2]~4_combout ;
wire \myprocessor|my_displayPC|disp2[2]~5_combout ;
wire \myprocessor|my_displayPC|disp2~6_combout ;
wire \myprocessor|my_displayPC|disp2[3]~7_combout ;
wire \myprocessor|my_displayPC|disp2~8_combout ;
wire \myprocessor|my_displayPC|disp2[4]~9_combout ;
wire \myprocessor|my_displayPC|disp2[5]~10_combout ;
wire \myprocessor|my_displayPC|disp2[5]~11_combout ;
wire \myprocessor|my_displayPC|disp2~12_combout ;
wire \myprocessor|my_displayPC|disp2[6]~13_combout ;
wire \myprocessor|my_displayPC|disp1~0_combout ;
wire \myprocessor|my_displayPC|disp1[0]~1_combout ;
wire \myprocessor|my_displayPC|disp1[1]~2_combout ;
wire \myprocessor|my_displayPC|disp1[1]~3_combout ;
wire \myprocessor|my_displayPC|disp1[2]~4_combout ;
wire \myprocessor|my_displayPC|disp1[2]~5_combout ;
wire \myprocessor|my_displayPC|disp1~6_combout ;
wire \myprocessor|my_displayPC|disp1[3]~7_combout ;
wire \myprocessor|my_displayPC|disp1~8_combout ;
wire \myprocessor|my_displayPC|disp1[4]~9_combout ;
wire \myprocessor|my_displayPC|disp1[5]~10_combout ;
wire \myprocessor|my_displayPC|disp1[5]~11_combout ;
wire \myprocessor|my_displayPC|disp1~12_combout ;
wire \myprocessor|my_displayPC|disp1[6]~13_combout ;
wire \myprocessor|my_displayPC|disp0~0_combout ;
wire \myprocessor|my_displayPC|disp0[0]~1_combout ;
wire \myprocessor|my_displayPC|disp0[1]~2_combout ;
wire \myprocessor|my_displayPC|disp0[1]~3_combout ;
wire \myprocessor|my_displayPC|disp0[2]~4_combout ;
wire \myprocessor|my_displayPC|disp0[2]~5_combout ;
wire \myprocessor|my_displayPC|disp0~6_combout ;
wire \myprocessor|my_displayPC|disp0[3]~7_combout ;
wire \myprocessor|my_displayPC|disp0~8_combout ;
wire \myprocessor|my_displayPC|disp0[4]~9_combout ;
wire \myprocessor|my_displayPC|disp0[5]~10_combout ;
wire \myprocessor|my_displayPC|disp0[5]~11_combout ;
wire \myprocessor|my_displayPC|disp0~12_combout ;
wire \myprocessor|my_displayPC|disp0[6]~13_combout ;
wire [31:0] \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a ;
wire [31:0] \myprocessor|my_alu|R_or ;
wire [4:0] \div|altpll_component|auto_generated|wire_pll1_clk ;
wire [35:0] \myprocessor|my_counter|counter ;
wire [4:0] \myps2|fcount ;
wire [4:0] \myps2|tail ;
wire [31:0] \myprocessor|my_imem|altsyncram_component|auto_generated|q_a ;
wire [17:0] \mylcd|delay ;
wire [5:0] \myps2|size ;
wire [7:0] \mylcd|lcd_data ;
wire [0:17] \myps2|fifo_rtl_0_bypass ;
wire [31:0] \myprocessor|my_counter|low7 ;
wire [31:0] \myprocessor|my_counter|low6 ;
wire [31:0] \myprocessor|my_counter|low5 ;
wire [31:0] \myprocessor|my_counter|low4 ;
wire [5:0] \mylcd|index ;
wire [4:0] \myprocessor|jrJal_mux|F ;
wire [31:0] \myprocessor|my_alu|B_prime ;
wire [5:0] \myprocessor|branchAdder|lower|sum ;
wire [3:0] \mylcd|ptr ;
wire [4:0] \mylcd|count ;
wire [31:0] \myprocessor|my_alu|R_and ;
wire [15:0] \myprocessor|my_alu|adder_inst|lower|sum ;
wire [15:0] \myprocessor|my_alu|adder_inst|upper1|sum ;
wire [3:0] \myps2|bcount ;
wire [15:0] \myprocessor|my_alu|adder_inst|upper0|sum ;
wire [8:0] \myps2|shift_reg ;
wire [4:0] \myps2|head ;
wire [31:0] \myprocessor|my_regfile|inEnable ;

wire [4:0] \div|altpll_component|auto_generated|pll1_CLK_bus ;
wire [1:0] \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;

assign \div|altpll_component|auto_generated|wire_pll1_clk [0] = \div|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \div|altpll_component|auto_generated|wire_pll1_clk [1] = \div|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \div|altpll_component|auto_generated|wire_pll1_clk [2] = \div|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \div|altpll_component|auto_generated|wire_pll1_clk [3] = \div|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \div|altpll_component|auto_generated|wire_pll1_clk [4] = \div|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27] = \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];
assign \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] = \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [1];

assign \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28] = \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] = \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14] = \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22] = \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [12] = \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [24] = \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [13] = \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];
assign \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23] = \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [1];

assign \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [15] = \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];
assign \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [25] = \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [1];

assign \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16] = \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [26] = \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [10] = \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] = \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] = \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] = \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] = \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];
assign \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [21] = \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [1];

assign \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [0] = \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [1] = \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [2] = \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [3] = \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4] = \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [5] = \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [6] = \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [7] = \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [8] = \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [9] = \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [11] = \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [0] = \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [10] = \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \myps2|fifo_rtl_0|auto_generated|ram_block1a0~portbdataout  = \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \myps2|fifo_rtl_0|auto_generated|ram_block1a1  = \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \myps2|fifo_rtl_0|auto_generated|ram_block1a2  = \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \myps2|fifo_rtl_0|auto_generated|ram_block1a3  = \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \myps2|fifo_rtl_0|auto_generated|ram_block1a4  = \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \myps2|fifo_rtl_0|auto_generated|ram_block1a5  = \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \myps2|fifo_rtl_0|auto_generated|ram_block1a6  = \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];

assign \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [1] = \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [17] = \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [3] = \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [16] = \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [2] = \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [5] = \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [4] = \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [7] = \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [6] = \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [9] = \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [8] = \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [11] = \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [12] = \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [13] = \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [14] = \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [15] = \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [18] = \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [19] = \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [20] = \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [21] = \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [22] = \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [23] = \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [24] = \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [25] = \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [26] = \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];
assign \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [27] = \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [1];

assign \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [28] = \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [29] = \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [30] = \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [31] = \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \lcd_data[0]~output (
	.i(\mylcd|lcd_data [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[0]),
	.obar());
// synopsys translate_off
defparam \lcd_data[0]~output .bus_hold = "false";
defparam \lcd_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \lcd_data[1]~output (
	.i(\mylcd|lcd_data [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[1]),
	.obar());
// synopsys translate_off
defparam \lcd_data[1]~output .bus_hold = "false";
defparam \lcd_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \lcd_data[2]~output (
	.i(\mylcd|lcd_data [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[2]),
	.obar());
// synopsys translate_off
defparam \lcd_data[2]~output .bus_hold = "false";
defparam \lcd_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \lcd_data[3]~output (
	.i(\mylcd|lcd_data [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[3]),
	.obar());
// synopsys translate_off
defparam \lcd_data[3]~output .bus_hold = "false";
defparam \lcd_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \lcd_data[4]~output (
	.i(\mylcd|lcd_data [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[4]),
	.obar());
// synopsys translate_off
defparam \lcd_data[4]~output .bus_hold = "false";
defparam \lcd_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \lcd_data[5]~output (
	.i(\mylcd|lcd_data [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[5]),
	.obar());
// synopsys translate_off
defparam \lcd_data[5]~output .bus_hold = "false";
defparam \lcd_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \lcd_data[6]~output (
	.i(\mylcd|lcd_data [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[6]),
	.obar());
// synopsys translate_off
defparam \lcd_data[6]~output .bus_hold = "false";
defparam \lcd_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \lcd_data[7]~output (
	.i(\mylcd|lcd_data [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[7]),
	.obar());
// synopsys translate_off
defparam \lcd_data[7]~output .bus_hold = "false";
defparam \lcd_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \leds[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[0]),
	.obar());
// synopsys translate_off
defparam \leds[0]~output .bus_hold = "false";
defparam \leds[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \leds[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[1]),
	.obar());
// synopsys translate_off
defparam \leds[1]~output .bus_hold = "false";
defparam \leds[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \leds[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[2]),
	.obar());
// synopsys translate_off
defparam \leds[2]~output .bus_hold = "false";
defparam \leds[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \leds[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[3]),
	.obar());
// synopsys translate_off
defparam \leds[3]~output .bus_hold = "false";
defparam \leds[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \leds[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[4]),
	.obar());
// synopsys translate_off
defparam \leds[4]~output .bus_hold = "false";
defparam \leds[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \leds[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[5]),
	.obar());
// synopsys translate_off
defparam \leds[5]~output .bus_hold = "false";
defparam \leds[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \leds[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[6]),
	.obar());
// synopsys translate_off
defparam \leds[6]~output .bus_hold = "false";
defparam \leds[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \leds[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[7]),
	.obar());
// synopsys translate_off
defparam \leds[7]~output .bus_hold = "false";
defparam \leds[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \lcd_rw~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_rw),
	.obar());
// synopsys translate_off
defparam \lcd_rw~output .bus_hold = "false";
defparam \lcd_rw~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \lcd_en~output (
	.i(\mylcd|lcd_en~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_en),
	.obar());
// synopsys translate_off
defparam \lcd_en~output .bus_hold = "false";
defparam \lcd_en~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \lcd_rs~output (
	.i(\mylcd|lcd_rs~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_rs),
	.obar());
// synopsys translate_off
defparam \lcd_rs~output .bus_hold = "false";
defparam \lcd_rs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \lcd_on~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_on),
	.obar());
// synopsys translate_off
defparam \lcd_on~output .bus_hold = "false";
defparam \lcd_on~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \lcd_blon~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_blon),
	.obar());
// synopsys translate_off
defparam \lcd_blon~output .bus_hold = "false";
defparam \lcd_blon~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \Hex07[0]~output (
	.i(\myprocessor|my_counter|disp7[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex07[0]),
	.obar());
// synopsys translate_off
defparam \Hex07[0]~output .bus_hold = "false";
defparam \Hex07[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \Hex07[1]~output (
	.i(\myprocessor|my_counter|disp7[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex07[1]),
	.obar());
// synopsys translate_off
defparam \Hex07[1]~output .bus_hold = "false";
defparam \Hex07[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \Hex07[2]~output (
	.i(\myprocessor|my_counter|disp7[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex07[2]),
	.obar());
// synopsys translate_off
defparam \Hex07[2]~output .bus_hold = "false";
defparam \Hex07[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \Hex07[3]~output (
	.i(\myprocessor|my_counter|disp7[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex07[3]),
	.obar());
// synopsys translate_off
defparam \Hex07[3]~output .bus_hold = "false";
defparam \Hex07[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \Hex07[4]~output (
	.i(\myprocessor|my_counter|disp7[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex07[4]),
	.obar());
// synopsys translate_off
defparam \Hex07[4]~output .bus_hold = "false";
defparam \Hex07[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \Hex07[5]~output (
	.i(\myprocessor|my_counter|disp7[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex07[5]),
	.obar());
// synopsys translate_off
defparam \Hex07[5]~output .bus_hold = "false";
defparam \Hex07[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \Hex07[6]~output (
	.i(\myprocessor|my_counter|disp7[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex07[6]),
	.obar());
// synopsys translate_off
defparam \Hex07[6]~output .bus_hold = "false";
defparam \Hex07[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \Hex06[0]~output (
	.i(\myprocessor|my_counter|disp6[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex06[0]),
	.obar());
// synopsys translate_off
defparam \Hex06[0]~output .bus_hold = "false";
defparam \Hex06[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \Hex06[1]~output (
	.i(\myprocessor|my_counter|disp6[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex06[1]),
	.obar());
// synopsys translate_off
defparam \Hex06[1]~output .bus_hold = "false";
defparam \Hex06[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \Hex06[2]~output (
	.i(\myprocessor|my_counter|disp6[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex06[2]),
	.obar());
// synopsys translate_off
defparam \Hex06[2]~output .bus_hold = "false";
defparam \Hex06[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \Hex06[3]~output (
	.i(\myprocessor|my_counter|disp6[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex06[3]),
	.obar());
// synopsys translate_off
defparam \Hex06[3]~output .bus_hold = "false";
defparam \Hex06[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \Hex06[4]~output (
	.i(\myprocessor|my_counter|disp6[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex06[4]),
	.obar());
// synopsys translate_off
defparam \Hex06[4]~output .bus_hold = "false";
defparam \Hex06[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \Hex06[5]~output (
	.i(\myprocessor|my_counter|disp6[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex06[5]),
	.obar());
// synopsys translate_off
defparam \Hex06[5]~output .bus_hold = "false";
defparam \Hex06[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \Hex06[6]~output (
	.i(\myprocessor|my_counter|disp6[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex06[6]),
	.obar());
// synopsys translate_off
defparam \Hex06[6]~output .bus_hold = "false";
defparam \Hex06[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \Hex05[0]~output (
	.i(\myprocessor|my_counter|disp5[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex05[0]),
	.obar());
// synopsys translate_off
defparam \Hex05[0]~output .bus_hold = "false";
defparam \Hex05[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \Hex05[1]~output (
	.i(\myprocessor|my_counter|disp5[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex05[1]),
	.obar());
// synopsys translate_off
defparam \Hex05[1]~output .bus_hold = "false";
defparam \Hex05[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \Hex05[2]~output (
	.i(\myprocessor|my_counter|disp5[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex05[2]),
	.obar());
// synopsys translate_off
defparam \Hex05[2]~output .bus_hold = "false";
defparam \Hex05[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \Hex05[3]~output (
	.i(\myprocessor|my_counter|disp5[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex05[3]),
	.obar());
// synopsys translate_off
defparam \Hex05[3]~output .bus_hold = "false";
defparam \Hex05[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \Hex05[4]~output (
	.i(\myprocessor|my_counter|disp5[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex05[4]),
	.obar());
// synopsys translate_off
defparam \Hex05[4]~output .bus_hold = "false";
defparam \Hex05[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \Hex05[5]~output (
	.i(\myprocessor|my_counter|disp5[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex05[5]),
	.obar());
// synopsys translate_off
defparam \Hex05[5]~output .bus_hold = "false";
defparam \Hex05[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \Hex05[6]~output (
	.i(\myprocessor|my_counter|disp5[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex05[6]),
	.obar());
// synopsys translate_off
defparam \Hex05[6]~output .bus_hold = "false";
defparam \Hex05[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \Hex04[0]~output (
	.i(\myprocessor|my_counter|disp4[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex04[0]),
	.obar());
// synopsys translate_off
defparam \Hex04[0]~output .bus_hold = "false";
defparam \Hex04[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \Hex04[1]~output (
	.i(\myprocessor|my_counter|disp4[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex04[1]),
	.obar());
// synopsys translate_off
defparam \Hex04[1]~output .bus_hold = "false";
defparam \Hex04[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \Hex04[2]~output (
	.i(\myprocessor|my_counter|disp4[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex04[2]),
	.obar());
// synopsys translate_off
defparam \Hex04[2]~output .bus_hold = "false";
defparam \Hex04[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \Hex04[3]~output (
	.i(\myprocessor|my_counter|disp4[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex04[3]),
	.obar());
// synopsys translate_off
defparam \Hex04[3]~output .bus_hold = "false";
defparam \Hex04[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \Hex04[4]~output (
	.i(\myprocessor|my_counter|disp4[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex04[4]),
	.obar());
// synopsys translate_off
defparam \Hex04[4]~output .bus_hold = "false";
defparam \Hex04[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \Hex04[5]~output (
	.i(\myprocessor|my_counter|disp4[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex04[5]),
	.obar());
// synopsys translate_off
defparam \Hex04[5]~output .bus_hold = "false";
defparam \Hex04[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \Hex04[6]~output (
	.i(\myprocessor|my_counter|disp4[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex04[6]),
	.obar());
// synopsys translate_off
defparam \Hex04[6]~output .bus_hold = "false";
defparam \Hex04[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \Hex03[0]~output (
	.i(!\sw0~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex03[0]),
	.obar());
// synopsys translate_off
defparam \Hex03[0]~output .bus_hold = "false";
defparam \Hex03[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \Hex03[1]~output (
	.i(!\sw0~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex03[1]),
	.obar());
// synopsys translate_off
defparam \Hex03[1]~output .bus_hold = "false";
defparam \Hex03[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \Hex03[2]~output (
	.i(!\sw0~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex03[2]),
	.obar());
// synopsys translate_off
defparam \Hex03[2]~output .bus_hold = "false";
defparam \Hex03[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \Hex03[3]~output (
	.i(!\sw0~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex03[3]),
	.obar());
// synopsys translate_off
defparam \Hex03[3]~output .bus_hold = "false";
defparam \Hex03[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \Hex03[4]~output (
	.i(!\sw0~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex03[4]),
	.obar());
// synopsys translate_off
defparam \Hex03[4]~output .bus_hold = "false";
defparam \Hex03[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \Hex03[5]~output (
	.i(!\sw0~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex03[5]),
	.obar());
// synopsys translate_off
defparam \Hex03[5]~output .bus_hold = "false";
defparam \Hex03[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \Hex03[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex03[6]),
	.obar());
// synopsys translate_off
defparam \Hex03[6]~output .bus_hold = "false";
defparam \Hex03[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \Hex02[0]~output (
	.i(\myprocessor|my_displayPC|disp2[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex02[0]),
	.obar());
// synopsys translate_off
defparam \Hex02[0]~output .bus_hold = "false";
defparam \Hex02[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \Hex02[1]~output (
	.i(\myprocessor|my_displayPC|disp2[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex02[1]),
	.obar());
// synopsys translate_off
defparam \Hex02[1]~output .bus_hold = "false";
defparam \Hex02[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \Hex02[2]~output (
	.i(\myprocessor|my_displayPC|disp2[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex02[2]),
	.obar());
// synopsys translate_off
defparam \Hex02[2]~output .bus_hold = "false";
defparam \Hex02[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \Hex02[3]~output (
	.i(\myprocessor|my_displayPC|disp2[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex02[3]),
	.obar());
// synopsys translate_off
defparam \Hex02[3]~output .bus_hold = "false";
defparam \Hex02[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \Hex02[4]~output (
	.i(\myprocessor|my_displayPC|disp2[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex02[4]),
	.obar());
// synopsys translate_off
defparam \Hex02[4]~output .bus_hold = "false";
defparam \Hex02[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \Hex02[5]~output (
	.i(\myprocessor|my_displayPC|disp2[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex02[5]),
	.obar());
// synopsys translate_off
defparam \Hex02[5]~output .bus_hold = "false";
defparam \Hex02[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \Hex02[6]~output (
	.i(\myprocessor|my_displayPC|disp2[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex02[6]),
	.obar());
// synopsys translate_off
defparam \Hex02[6]~output .bus_hold = "false";
defparam \Hex02[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \Hex01[0]~output (
	.i(\myprocessor|my_displayPC|disp1[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex01[0]),
	.obar());
// synopsys translate_off
defparam \Hex01[0]~output .bus_hold = "false";
defparam \Hex01[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \Hex01[1]~output (
	.i(\myprocessor|my_displayPC|disp1[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex01[1]),
	.obar());
// synopsys translate_off
defparam \Hex01[1]~output .bus_hold = "false";
defparam \Hex01[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \Hex01[2]~output (
	.i(\myprocessor|my_displayPC|disp1[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex01[2]),
	.obar());
// synopsys translate_off
defparam \Hex01[2]~output .bus_hold = "false";
defparam \Hex01[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \Hex01[3]~output (
	.i(\myprocessor|my_displayPC|disp1[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex01[3]),
	.obar());
// synopsys translate_off
defparam \Hex01[3]~output .bus_hold = "false";
defparam \Hex01[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \Hex01[4]~output (
	.i(\myprocessor|my_displayPC|disp1[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex01[4]),
	.obar());
// synopsys translate_off
defparam \Hex01[4]~output .bus_hold = "false";
defparam \Hex01[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \Hex01[5]~output (
	.i(\myprocessor|my_displayPC|disp1[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex01[5]),
	.obar());
// synopsys translate_off
defparam \Hex01[5]~output .bus_hold = "false";
defparam \Hex01[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \Hex01[6]~output (
	.i(\myprocessor|my_displayPC|disp1[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex01[6]),
	.obar());
// synopsys translate_off
defparam \Hex01[6]~output .bus_hold = "false";
defparam \Hex01[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \Hex00[0]~output (
	.i(\myprocessor|my_displayPC|disp0[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex00[0]),
	.obar());
// synopsys translate_off
defparam \Hex00[0]~output .bus_hold = "false";
defparam \Hex00[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \Hex00[1]~output (
	.i(\myprocessor|my_displayPC|disp0[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex00[1]),
	.obar());
// synopsys translate_off
defparam \Hex00[1]~output .bus_hold = "false";
defparam \Hex00[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \Hex00[2]~output (
	.i(\myprocessor|my_displayPC|disp0[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex00[2]),
	.obar());
// synopsys translate_off
defparam \Hex00[2]~output .bus_hold = "false";
defparam \Hex00[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \Hex00[3]~output (
	.i(\myprocessor|my_displayPC|disp0[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex00[3]),
	.obar());
// synopsys translate_off
defparam \Hex00[3]~output .bus_hold = "false";
defparam \Hex00[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \Hex00[4]~output (
	.i(\myprocessor|my_displayPC|disp0[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex00[4]),
	.obar());
// synopsys translate_off
defparam \Hex00[4]~output .bus_hold = "false";
defparam \Hex00[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \Hex00[5]~output (
	.i(\myprocessor|my_displayPC|disp0[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex00[5]),
	.obar());
// synopsys translate_off
defparam \Hex00[5]~output .bus_hold = "false";
defparam \Hex00[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \Hex00[6]~output (
	.i(\myprocessor|my_displayPC|disp0[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hex00[6]),
	.obar());
// synopsys translate_off
defparam \Hex00[6]~output .bus_hold = "false";
defparam \Hex00[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \inclock~input (
	.i(inclock),
	.ibar(gnd),
	.o(\inclock~input_o ));
// synopsys translate_off
defparam \inclock~input .bus_hold = "false";
defparam \inclock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \div|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\div|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\inclock~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\div|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\div|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \div|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \div|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \div|altpll_component|auto_generated|pll1 .c0_high = 30;
defparam \div|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \div|altpll_component|auto_generated|pll1 .c0_low = 30;
defparam \div|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \div|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \div|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \div|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \div|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \div|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \div|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \div|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \div|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \div|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \div|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \div|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \div|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \div|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \div|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \div|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \div|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \div|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \div|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \div|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \div|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \div|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \div|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \div|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \div|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \div|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \div|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \div|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \div|altpll_component|auto_generated|pll1 .clk0_divide_by = 5;
defparam \div|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \div|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \div|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \div|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \div|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \div|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \div|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \div|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \div|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \div|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \div|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \div|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \div|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \div|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \div|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \div|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \div|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \div|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \div|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \div|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \div|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \div|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \div|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \div|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \div|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \div|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \div|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \div|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \div|altpll_component|auto_generated|pll1 .m = 12;
defparam \div|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \div|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \div|altpll_component|auto_generated|pll1 .n = 1;
defparam \div|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \div|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \div|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \div|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \div|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \div|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \div|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \div|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \div|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \div|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \div|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \div|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \div|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \div|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\div|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N12
cycloneive_lcell_comb \mylcd|Add4~0 (
// Equation(s):
// \mylcd|Add4~0_combout  = \mylcd|index [0] $ (VCC)
// \mylcd|Add4~1  = CARRY(\mylcd|index [0])

	.dataa(gnd),
	.datab(\mylcd|index [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mylcd|Add4~0_combout ),
	.cout(\mylcd|Add4~1 ));
// synopsys translate_off
defparam \mylcd|Add4~0 .lut_mask = 16'h33CC;
defparam \mylcd|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N16
cycloneive_lcell_comb \mylcd|Add4~4 (
// Equation(s):
// \mylcd|Add4~4_combout  = (\mylcd|index [2] & (\mylcd|Add4~3  $ (GND))) # (!\mylcd|index [2] & (!\mylcd|Add4~3  & VCC))
// \mylcd|Add4~5  = CARRY((\mylcd|index [2] & !\mylcd|Add4~3 ))

	.dataa(gnd),
	.datab(\mylcd|index [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add4~3 ),
	.combout(\mylcd|Add4~4_combout ),
	.cout(\mylcd|Add4~5 ));
// synopsys translate_off
defparam \mylcd|Add4~4 .lut_mask = 16'hC30C;
defparam \mylcd|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N18
cycloneive_lcell_comb \mylcd|Add4~6 (
// Equation(s):
// \mylcd|Add4~6_combout  = (\mylcd|index [3] & (!\mylcd|Add4~5 )) # (!\mylcd|index [3] & ((\mylcd|Add4~5 ) # (GND)))
// \mylcd|Add4~7  = CARRY((!\mylcd|Add4~5 ) # (!\mylcd|index [3]))

	.dataa(gnd),
	.datab(\mylcd|index [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add4~5 ),
	.combout(\mylcd|Add4~6_combout ),
	.cout(\mylcd|Add4~7 ));
// synopsys translate_off
defparam \mylcd|Add4~6 .lut_mask = 16'h3C3F;
defparam \mylcd|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N30
cycloneive_lcell_comb \mylcd|index[3]~6 (
// Equation(s):
// \mylcd|index[3]~6_combout  = (\mylcd|index~2_combout  & (\mylcd|Add4~6_combout  & ((\mylcd|LessThan3~1_combout )))) # (!\mylcd|index~2_combout  & (((\mylcd|index [3]))))

	.dataa(\mylcd|index~2_combout ),
	.datab(\mylcd|Add4~6_combout ),
	.datac(\mylcd|index [3]),
	.datad(\mylcd|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\mylcd|index[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[3]~6 .lut_mask = 16'hD850;
defparam \mylcd|index[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \resetn~input (
	.i(resetn),
	.ibar(gnd),
	.o(\resetn~input_o ));
// synopsys translate_off
defparam \resetn~input .bus_hold = "false";
defparam \resetn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y40_N31
dffeas \mylcd|index[3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|index[3]~6_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[3] .is_wysiwyg = "true";
defparam \mylcd|index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N20
cycloneive_lcell_comb \mylcd|Add4~8 (
// Equation(s):
// \mylcd|Add4~8_combout  = (\mylcd|index [4] & (\mylcd|Add4~7  $ (GND))) # (!\mylcd|index [4] & (!\mylcd|Add4~7  & VCC))
// \mylcd|Add4~9  = CARRY((\mylcd|index [4] & !\mylcd|Add4~7 ))

	.dataa(\mylcd|index [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add4~7 ),
	.combout(\mylcd|Add4~8_combout ),
	.cout(\mylcd|Add4~9 ));
// synopsys translate_off
defparam \mylcd|Add4~8 .lut_mask = 16'hA50A;
defparam \mylcd|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N22
cycloneive_lcell_comb \mylcd|Add4~10 (
// Equation(s):
// \mylcd|Add4~10_combout  = \mylcd|index [5] $ (\mylcd|Add4~9 )

	.dataa(gnd),
	.datab(\mylcd|index [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(\mylcd|Add4~9 ),
	.combout(\mylcd|Add4~10_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add4~10 .lut_mask = 16'h3C3C;
defparam \mylcd|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N8
cycloneive_lcell_comb \mylcd|index[5]~8 (
// Equation(s):
// \mylcd|index[5]~8_combout  = (\mylcd|index~2_combout  & (\mylcd|Add4~10_combout  & ((!\mylcd|index [5]) # (!\mylcd|LessThan3~0_combout )))) # (!\mylcd|index~2_combout  & (((\mylcd|index [5]))))

	.dataa(\mylcd|LessThan3~0_combout ),
	.datab(\mylcd|Add4~10_combout ),
	.datac(\mylcd|index [5]),
	.datad(\mylcd|index~2_combout ),
	.cin(gnd),
	.combout(\mylcd|index[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[5]~8 .lut_mask = 16'h4CF0;
defparam \mylcd|index[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y40_N9
dffeas \mylcd|index[5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|index[5]~8_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[5] .is_wysiwyg = "true";
defparam \mylcd|index[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N8
cycloneive_lcell_comb \mylcd|LessThan3~1 (
// Equation(s):
// \mylcd|LessThan3~1_combout  = (!\mylcd|index [5]) # (!\mylcd|LessThan3~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|LessThan3~0_combout ),
	.datad(\mylcd|index [5]),
	.cin(gnd),
	.combout(\mylcd|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan3~1 .lut_mask = 16'h0FFF;
defparam \mylcd|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N2
cycloneive_lcell_comb \mylcd|index[0]~4 (
// Equation(s):
// \mylcd|index[0]~4_combout  = (\mylcd|index~2_combout  & (\mylcd|Add4~0_combout  & ((\mylcd|LessThan3~1_combout )))) # (!\mylcd|index~2_combout  & (((\mylcd|index [0]))))

	.dataa(\mylcd|index~2_combout ),
	.datab(\mylcd|Add4~0_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\mylcd|index[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[0]~4 .lut_mask = 16'hD850;
defparam \mylcd|index[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y40_N3
dffeas \mylcd|index[0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|index[0]~4_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[0] .is_wysiwyg = "true";
defparam \mylcd|index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N14
cycloneive_lcell_comb \mylcd|Add4~2 (
// Equation(s):
// \mylcd|Add4~2_combout  = (\mylcd|index [1] & (!\mylcd|Add4~1 )) # (!\mylcd|index [1] & ((\mylcd|Add4~1 ) # (GND)))
// \mylcd|Add4~3  = CARRY((!\mylcd|Add4~1 ) # (!\mylcd|index [1]))

	.dataa(gnd),
	.datab(\mylcd|index [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add4~1 ),
	.combout(\mylcd|Add4~2_combout ),
	.cout(\mylcd|Add4~3 ));
// synopsys translate_off
defparam \mylcd|Add4~2 .lut_mask = 16'h3C3F;
defparam \mylcd|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N8
cycloneive_lcell_comb \mylcd|index[1]~3 (
// Equation(s):
// \mylcd|index[1]~3_combout  = (\mylcd|index~2_combout  & (\mylcd|Add4~2_combout  & ((\mylcd|LessThan3~1_combout )))) # (!\mylcd|index~2_combout  & (((\mylcd|index [1]))))

	.dataa(\mylcd|index~2_combout ),
	.datab(\mylcd|Add4~2_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\mylcd|index[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[1]~3 .lut_mask = 16'hD850;
defparam \mylcd|index[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y40_N9
dffeas \mylcd|index[1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|index[1]~3_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[1] .is_wysiwyg = "true";
defparam \mylcd|index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N4
cycloneive_lcell_comb \mylcd|index[2]~5 (
// Equation(s):
// \mylcd|index[2]~5_combout  = (\mylcd|index~2_combout  & (\mylcd|Add4~4_combout  & ((\mylcd|LessThan3~1_combout )))) # (!\mylcd|index~2_combout  & (((\mylcd|index [2]))))

	.dataa(\mylcd|index~2_combout ),
	.datab(\mylcd|Add4~4_combout ),
	.datac(\mylcd|index [2]),
	.datad(\mylcd|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\mylcd|index[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[2]~5 .lut_mask = 16'hD850;
defparam \mylcd|index[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y40_N5
dffeas \mylcd|index[2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|index[2]~5_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[2] .is_wysiwyg = "true";
defparam \mylcd|index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N6
cycloneive_lcell_comb \mylcd|LessThan3~0 (
// Equation(s):
// \mylcd|LessThan3~0_combout  = (\mylcd|index [4]) # ((\mylcd|index [3]) # ((\mylcd|index [2] & \mylcd|index [1])))

	.dataa(\mylcd|index [4]),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|index [3]),
	.cin(gnd),
	.combout(\mylcd|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan3~0 .lut_mask = 16'hFFEA;
defparam \mylcd|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N14
cycloneive_lcell_comb \mylcd|delay[0]~18 (
// Equation(s):
// \mylcd|delay[0]~18_combout  = \mylcd|delay [0] $ (VCC)
// \mylcd|delay[0]~19  = CARRY(\mylcd|delay [0])

	.dataa(gnd),
	.datab(\mylcd|delay [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mylcd|delay[0]~18_combout ),
	.cout(\mylcd|delay[0]~19 ));
// synopsys translate_off
defparam \mylcd|delay[0]~18 .lut_mask = 16'h33CC;
defparam \mylcd|delay[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N14
cycloneive_lcell_comb \mylcd|state1~12 (
// Equation(s):
// \mylcd|state1~12_combout  = (\mylcd|index [5] & ((\mylcd|LessThan3~0_combout ) # ((\mylcd|state1.B~q  & !\mylcd|cdone~q )))) # (!\mylcd|index [5] & (((\mylcd|state1.B~q  & !\mylcd|cdone~q ))))

	.dataa(\mylcd|index [5]),
	.datab(\mylcd|LessThan3~0_combout ),
	.datac(\mylcd|state1.B~q ),
	.datad(\mylcd|cdone~q ),
	.cin(gnd),
	.combout(\mylcd|state1~12_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|state1~12 .lut_mask = 16'h88F8;
defparam \mylcd|state1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N18
cycloneive_lcell_comb \mylcd|state1~13 (
// Equation(s):
// \mylcd|state1~13_combout  = (\mylcd|state1~12_combout ) # ((!\mylcd|LessThan4~5_combout  & \mylcd|state1.C~q ))

	.dataa(gnd),
	.datab(\mylcd|LessThan4~5_combout ),
	.datac(\mylcd|state1~12_combout ),
	.datad(\mylcd|state1.C~q ),
	.cin(gnd),
	.combout(\mylcd|state1~13_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|state1~13 .lut_mask = 16'hF3F0;
defparam \mylcd|state1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N2
cycloneive_lcell_comb \mylcd|state1.B~3 (
// Equation(s):
// \mylcd|state1.B~3_combout  = (\mylcd|state1~13_combout  & (((\mylcd|state1.B~q )))) # (!\mylcd|state1~13_combout  & (!\mylcd|state1.D~q  & (!\mylcd|state1.B~q  & !\mylcd|state1.C~q )))

	.dataa(\mylcd|state1.D~q ),
	.datab(\mylcd|state1~13_combout ),
	.datac(\mylcd|state1.B~q ),
	.datad(\mylcd|state1.C~q ),
	.cin(gnd),
	.combout(\mylcd|state1.B~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|state1.B~3 .lut_mask = 16'hC0C1;
defparam \mylcd|state1.B~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y40_N3
dffeas \mylcd|state1.B (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|state1.B~3_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state1.B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state1.B .is_wysiwyg = "true";
defparam \mylcd|state1.B .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N16
cycloneive_lcell_comb \mylcd|state1.B~2 (
// Equation(s):
// \mylcd|state1.B~2_combout  = (!\mylcd|state1.B~q  & (!\mylcd|state1.D~q  & !\mylcd|state1.C~q ))

	.dataa(gnd),
	.datab(\mylcd|state1.B~q ),
	.datac(\mylcd|state1.D~q ),
	.datad(\mylcd|state1.C~q ),
	.cin(gnd),
	.combout(\mylcd|state1.B~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|state1.B~2 .lut_mask = 16'h0003;
defparam \mylcd|state1.B~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N30
cycloneive_lcell_comb \mylcd|Selector0~0 (
// Equation(s):
// \mylcd|Selector0~0_combout  = (\mylcd|state1.B~2_combout ) # ((\mylcd|cstart~q  & ((!\mylcd|cdone~q ) # (!\mylcd|state1.B~q ))))

	.dataa(\mylcd|state1.B~q ),
	.datab(\mylcd|cdone~q ),
	.datac(\mylcd|cstart~q ),
	.datad(\mylcd|state1.B~2_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector0~0 .lut_mask = 16'hFF70;
defparam \mylcd|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y40_N31
dffeas \mylcd|cstart (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|cstart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|cstart .is_wysiwyg = "true";
defparam \mylcd|cstart .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y40_N13
dffeas \mylcd|prestart (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|cstart~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|prestart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|prestart .is_wysiwyg = "true";
defparam \mylcd|prestart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N30
cycloneive_lcell_comb \mylcd|state2.A~0 (
// Equation(s):
// \mylcd|state2.A~0_combout  = !\mylcd|state2.D~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|state2.D~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|state2.A~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|state2.A~0 .lut_mask = 16'h0F0F;
defparam \mylcd|state2.A~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N20
cycloneive_lcell_comb \mylcd|mstart~0 (
// Equation(s):
// \mylcd|mstart~0_combout  = (\mylcd|mstart~q  & (((!\mylcd|state2.D~q )))) # (!\mylcd|mstart~q  & (\mylcd|cstart~q  & ((!\mylcd|prestart~q ))))

	.dataa(\mylcd|cstart~q ),
	.datab(\mylcd|state2.D~q ),
	.datac(\mylcd|mstart~q ),
	.datad(\mylcd|prestart~q ),
	.cin(gnd),
	.combout(\mylcd|mstart~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|mstart~0 .lut_mask = 16'h303A;
defparam \mylcd|mstart~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y40_N21
dffeas \mylcd|mstart (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|mstart~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|mstart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|mstart .is_wysiwyg = "true";
defparam \mylcd|mstart .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y36_N31
dffeas \mylcd|state2.A (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|state2.A~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state2.A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state2.A .is_wysiwyg = "true";
defparam \mylcd|state2.A .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N4
cycloneive_lcell_comb \mylcd|state2.B~0 (
// Equation(s):
// \mylcd|state2.B~0_combout  = !\mylcd|state2.A~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|state2.A~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|state2.B~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|state2.B~0 .lut_mask = 16'h0F0F;
defparam \mylcd|state2.B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y36_N5
dffeas \mylcd|state2.B (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|state2.B~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state2.B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state2.B .is_wysiwyg = "true";
defparam \mylcd|state2.B .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N2
cycloneive_lcell_comb \mylcd|Selector7~0 (
// Equation(s):
// \mylcd|Selector7~0_combout  = (\mylcd|state2.B~q ) # ((!\mylcd|count [4] & \mylcd|state2.C~q ))

	.dataa(\mylcd|state2.B~q ),
	.datab(\mylcd|count [4]),
	.datac(\mylcd|state2.C~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector7~0 .lut_mask = 16'hBABA;
defparam \mylcd|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N3
dffeas \mylcd|state2.C (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state2.C~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state2.C .is_wysiwyg = "true";
defparam \mylcd|state2.C .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N6
cycloneive_lcell_comb \mylcd|Selector10~0 (
// Equation(s):
// \mylcd|Selector10~0_combout  = (\mylcd|state2.B~q ) # (((\mylcd|count [4] & \mylcd|state2.C~q )) # (!\mylcd|state2.A~q ))

	.dataa(\mylcd|state2.B~q ),
	.datab(\mylcd|count [4]),
	.datac(\mylcd|state2.A~q ),
	.datad(\mylcd|state2.C~q ),
	.cin(gnd),
	.combout(\mylcd|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector10~0 .lut_mask = 16'hEFAF;
defparam \mylcd|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N10
cycloneive_lcell_comb \mylcd|Add5~0 (
// Equation(s):
// \mylcd|Add5~0_combout  = \mylcd|count [0] $ (VCC)
// \mylcd|Add5~1  = CARRY(\mylcd|count [0])

	.dataa(\mylcd|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mylcd|Add5~0_combout ),
	.cout(\mylcd|Add5~1 ));
// synopsys translate_off
defparam \mylcd|Add5~0 .lut_mask = 16'h55AA;
defparam \mylcd|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N28
cycloneive_lcell_comb \mylcd|Selector7~1 (
// Equation(s):
// \mylcd|Selector7~1_combout  = (!\mylcd|count [4] & \mylcd|state2.C~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|count [4]),
	.datad(\mylcd|state2.C~q ),
	.cin(gnd),
	.combout(\mylcd|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector7~1 .lut_mask = 16'h0F00;
defparam \mylcd|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N26
cycloneive_lcell_comb \mylcd|Selector13~0 (
// Equation(s):
// \mylcd|Selector13~0_combout  = (\mylcd|Selector10~0_combout  & ((\mylcd|count [0]) # ((\mylcd|Add5~0_combout  & \mylcd|Selector7~1_combout )))) # (!\mylcd|Selector10~0_combout  & (\mylcd|Add5~0_combout  & ((\mylcd|Selector7~1_combout ))))

	.dataa(\mylcd|Selector10~0_combout ),
	.datab(\mylcd|Add5~0_combout ),
	.datac(\mylcd|count [0]),
	.datad(\mylcd|Selector7~1_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector13~0 .lut_mask = 16'hECA0;
defparam \mylcd|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N27
dffeas \mylcd|count[0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[0] .is_wysiwyg = "true";
defparam \mylcd|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N12
cycloneive_lcell_comb \mylcd|Add5~2 (
// Equation(s):
// \mylcd|Add5~2_combout  = (\mylcd|count [1] & (!\mylcd|Add5~1 )) # (!\mylcd|count [1] & ((\mylcd|Add5~1 ) # (GND)))
// \mylcd|Add5~3  = CARRY((!\mylcd|Add5~1 ) # (!\mylcd|count [1]))

	.dataa(gnd),
	.datab(\mylcd|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add5~1 ),
	.combout(\mylcd|Add5~2_combout ),
	.cout(\mylcd|Add5~3 ));
// synopsys translate_off
defparam \mylcd|Add5~2 .lut_mask = 16'h3C3F;
defparam \mylcd|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N8
cycloneive_lcell_comb \mylcd|Selector12~0 (
// Equation(s):
// \mylcd|Selector12~0_combout  = (\mylcd|Selector10~0_combout  & ((\mylcd|count [1]) # ((\mylcd|Add5~2_combout  & \mylcd|Selector7~1_combout )))) # (!\mylcd|Selector10~0_combout  & (\mylcd|Add5~2_combout  & ((\mylcd|Selector7~1_combout ))))

	.dataa(\mylcd|Selector10~0_combout ),
	.datab(\mylcd|Add5~2_combout ),
	.datac(\mylcd|count [1]),
	.datad(\mylcd|Selector7~1_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector12~0 .lut_mask = 16'hECA0;
defparam \mylcd|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N9
dffeas \mylcd|count[1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[1] .is_wysiwyg = "true";
defparam \mylcd|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N14
cycloneive_lcell_comb \mylcd|Add5~4 (
// Equation(s):
// \mylcd|Add5~4_combout  = (\mylcd|count [2] & (\mylcd|Add5~3  $ (GND))) # (!\mylcd|count [2] & (!\mylcd|Add5~3  & VCC))
// \mylcd|Add5~5  = CARRY((\mylcd|count [2] & !\mylcd|Add5~3 ))

	.dataa(\mylcd|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add5~3 ),
	.combout(\mylcd|Add5~4_combout ),
	.cout(\mylcd|Add5~5 ));
// synopsys translate_off
defparam \mylcd|Add5~4 .lut_mask = 16'hA50A;
defparam \mylcd|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N30
cycloneive_lcell_comb \mylcd|Selector11~0 (
// Equation(s):
// \mylcd|Selector11~0_combout  = (\mylcd|Selector10~0_combout  & ((\mylcd|count [2]) # ((\mylcd|Add5~4_combout  & \mylcd|Selector7~1_combout )))) # (!\mylcd|Selector10~0_combout  & (\mylcd|Add5~4_combout  & ((\mylcd|Selector7~1_combout ))))

	.dataa(\mylcd|Selector10~0_combout ),
	.datab(\mylcd|Add5~4_combout ),
	.datac(\mylcd|count [2]),
	.datad(\mylcd|Selector7~1_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector11~0 .lut_mask = 16'hECA0;
defparam \mylcd|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N31
dffeas \mylcd|count[2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[2] .is_wysiwyg = "true";
defparam \mylcd|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N16
cycloneive_lcell_comb \mylcd|Add5~6 (
// Equation(s):
// \mylcd|Add5~6_combout  = (\mylcd|count [3] & (!\mylcd|Add5~5 )) # (!\mylcd|count [3] & ((\mylcd|Add5~5 ) # (GND)))
// \mylcd|Add5~7  = CARRY((!\mylcd|Add5~5 ) # (!\mylcd|count [3]))

	.dataa(gnd),
	.datab(\mylcd|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add5~5 ),
	.combout(\mylcd|Add5~6_combout ),
	.cout(\mylcd|Add5~7 ));
// synopsys translate_off
defparam \mylcd|Add5~6 .lut_mask = 16'h3C3F;
defparam \mylcd|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N20
cycloneive_lcell_comb \mylcd|Selector10~1 (
// Equation(s):
// \mylcd|Selector10~1_combout  = (\mylcd|Selector10~0_combout  & ((\mylcd|count [3]) # ((\mylcd|Add5~6_combout  & \mylcd|Selector7~1_combout )))) # (!\mylcd|Selector10~0_combout  & (\mylcd|Add5~6_combout  & ((\mylcd|Selector7~1_combout ))))

	.dataa(\mylcd|Selector10~0_combout ),
	.datab(\mylcd|Add5~6_combout ),
	.datac(\mylcd|count [3]),
	.datad(\mylcd|Selector7~1_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector10~1 .lut_mask = 16'hECA0;
defparam \mylcd|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N21
dffeas \mylcd|count[3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[3] .is_wysiwyg = "true";
defparam \mylcd|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N18
cycloneive_lcell_comb \mylcd|Add5~8 (
// Equation(s):
// \mylcd|Add5~8_combout  = \mylcd|count [4] $ (!\mylcd|Add5~7 )

	.dataa(gnd),
	.datab(\mylcd|count [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\mylcd|Add5~7 ),
	.combout(\mylcd|Add5~8_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add5~8 .lut_mask = 16'hC3C3;
defparam \mylcd|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N24
cycloneive_lcell_comb \mylcd|Selector9~0 (
// Equation(s):
// \mylcd|Selector9~0_combout  = (\mylcd|count [4] & ((\mylcd|state2.B~q ) # ((\mylcd|state2.C~q ) # (!\mylcd|state2.A~q ))))

	.dataa(\mylcd|state2.B~q ),
	.datab(\mylcd|count [4]),
	.datac(\mylcd|state2.A~q ),
	.datad(\mylcd|state2.C~q ),
	.cin(gnd),
	.combout(\mylcd|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector9~0 .lut_mask = 16'hCC8C;
defparam \mylcd|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N4
cycloneive_lcell_comb \mylcd|Selector9~1 (
// Equation(s):
// \mylcd|Selector9~1_combout  = (\mylcd|Selector9~0_combout ) # ((\mylcd|state2.C~q  & \mylcd|Add5~8_combout ))

	.dataa(gnd),
	.datab(\mylcd|state2.C~q ),
	.datac(\mylcd|Add5~8_combout ),
	.datad(\mylcd|Selector9~0_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector9~1 .lut_mask = 16'hFFC0;
defparam \mylcd|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N5
dffeas \mylcd|count[4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[4] .is_wysiwyg = "true";
defparam \mylcd|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N22
cycloneive_lcell_comb \mylcd|state2~12 (
// Equation(s):
// \mylcd|state2~12_combout  = (\mylcd|count [4] & \mylcd|state2.C~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|count [4]),
	.datad(\mylcd|state2.C~q ),
	.cin(gnd),
	.combout(\mylcd|state2~12_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|state2~12 .lut_mask = 16'hF000;
defparam \mylcd|state2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N23
dffeas \mylcd|state2.D (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|state2~12_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state2.D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state2.D .is_wysiwyg = "true";
defparam \mylcd|state2.D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N10
cycloneive_lcell_comb \mylcd|mstart~1 (
// Equation(s):
// \mylcd|mstart~1_combout  = (\mylcd|state2.D~q  & \mylcd|mstart~q )

	.dataa(gnd),
	.datab(\mylcd|state2.D~q ),
	.datac(gnd),
	.datad(\mylcd|mstart~q ),
	.cin(gnd),
	.combout(\mylcd|mstart~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|mstart~1 .lut_mask = 16'hCC00;
defparam \mylcd|mstart~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N28
cycloneive_lcell_comb \mylcd|cdone~0 (
// Equation(s):
// \mylcd|cdone~0_combout  = (\mylcd|mstart~1_combout ) # ((\mylcd|cdone~q  & ((\mylcd|prestart~q ) # (!\mylcd|cstart~q ))))

	.dataa(\mylcd|prestart~q ),
	.datab(\mylcd|cstart~q ),
	.datac(\mylcd|cdone~q ),
	.datad(\mylcd|mstart~1_combout ),
	.cin(gnd),
	.combout(\mylcd|cdone~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|cdone~0 .lut_mask = 16'hFFB0;
defparam \mylcd|cdone~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y40_N29
dffeas \mylcd|cdone (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|cdone~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|cdone~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|cdone .is_wysiwyg = "true";
defparam \mylcd|cdone .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N0
cycloneive_lcell_comb \mylcd|Selector3~0 (
// Equation(s):
// \mylcd|Selector3~0_combout  = (\mylcd|LessThan4~5_combout  & (\mylcd|cdone~q  & ((\mylcd|state1.B~q )))) # (!\mylcd|LessThan4~5_combout  & ((\mylcd|state1.C~q ) # ((\mylcd|cdone~q  & \mylcd|state1.B~q ))))

	.dataa(\mylcd|LessThan4~5_combout ),
	.datab(\mylcd|cdone~q ),
	.datac(\mylcd|state1.C~q ),
	.datad(\mylcd|state1.B~q ),
	.cin(gnd),
	.combout(\mylcd|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector3~0 .lut_mask = 16'hDC50;
defparam \mylcd|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y40_N1
dffeas \mylcd|state1.C (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state1.C~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state1.C .is_wysiwyg = "true";
defparam \mylcd|state1.C .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N4
cycloneive_lcell_comb \mylcd|delay[17]~22 (
// Equation(s):
// \mylcd|delay[17]~22_combout  = (\mylcd|state1.C~q  & ((!\mylcd|LessThan3~0_combout ) # (!\mylcd|index [5])))

	.dataa(\mylcd|index [5]),
	.datab(gnd),
	.datac(\mylcd|LessThan3~0_combout ),
	.datad(\mylcd|state1.C~q ),
	.cin(gnd),
	.combout(\mylcd|delay[17]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|delay[17]~22 .lut_mask = 16'h5F00;
defparam \mylcd|delay[17]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y40_N15
dffeas \mylcd|delay[0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[0]~18_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[0] .is_wysiwyg = "true";
defparam \mylcd|delay[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N16
cycloneive_lcell_comb \mylcd|delay[1]~20 (
// Equation(s):
// \mylcd|delay[1]~20_combout  = (\mylcd|delay [1] & (!\mylcd|delay[0]~19 )) # (!\mylcd|delay [1] & ((\mylcd|delay[0]~19 ) # (GND)))
// \mylcd|delay[1]~21  = CARRY((!\mylcd|delay[0]~19 ) # (!\mylcd|delay [1]))

	.dataa(gnd),
	.datab(\mylcd|delay [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[0]~19 ),
	.combout(\mylcd|delay[1]~20_combout ),
	.cout(\mylcd|delay[1]~21 ));
// synopsys translate_off
defparam \mylcd|delay[1]~20 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y40_N17
dffeas \mylcd|delay[1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[1]~20_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[1] .is_wysiwyg = "true";
defparam \mylcd|delay[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N18
cycloneive_lcell_comb \mylcd|delay[2]~23 (
// Equation(s):
// \mylcd|delay[2]~23_combout  = (\mylcd|delay [2] & (\mylcd|delay[1]~21  $ (GND))) # (!\mylcd|delay [2] & (!\mylcd|delay[1]~21  & VCC))
// \mylcd|delay[2]~24  = CARRY((\mylcd|delay [2] & !\mylcd|delay[1]~21 ))

	.dataa(gnd),
	.datab(\mylcd|delay [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[1]~21 ),
	.combout(\mylcd|delay[2]~23_combout ),
	.cout(\mylcd|delay[2]~24 ));
// synopsys translate_off
defparam \mylcd|delay[2]~23 .lut_mask = 16'hC30C;
defparam \mylcd|delay[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y40_N19
dffeas \mylcd|delay[2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[2]~23_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[2] .is_wysiwyg = "true";
defparam \mylcd|delay[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N20
cycloneive_lcell_comb \mylcd|delay[3]~25 (
// Equation(s):
// \mylcd|delay[3]~25_combout  = (\mylcd|delay [3] & (!\mylcd|delay[2]~24 )) # (!\mylcd|delay [3] & ((\mylcd|delay[2]~24 ) # (GND)))
// \mylcd|delay[3]~26  = CARRY((!\mylcd|delay[2]~24 ) # (!\mylcd|delay [3]))

	.dataa(gnd),
	.datab(\mylcd|delay [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[2]~24 ),
	.combout(\mylcd|delay[3]~25_combout ),
	.cout(\mylcd|delay[3]~26 ));
// synopsys translate_off
defparam \mylcd|delay[3]~25 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y40_N21
dffeas \mylcd|delay[3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[3]~25_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[3] .is_wysiwyg = "true";
defparam \mylcd|delay[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N22
cycloneive_lcell_comb \mylcd|delay[4]~27 (
// Equation(s):
// \mylcd|delay[4]~27_combout  = (\mylcd|delay [4] & (\mylcd|delay[3]~26  $ (GND))) # (!\mylcd|delay [4] & (!\mylcd|delay[3]~26  & VCC))
// \mylcd|delay[4]~28  = CARRY((\mylcd|delay [4] & !\mylcd|delay[3]~26 ))

	.dataa(\mylcd|delay [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[3]~26 ),
	.combout(\mylcd|delay[4]~27_combout ),
	.cout(\mylcd|delay[4]~28 ));
// synopsys translate_off
defparam \mylcd|delay[4]~27 .lut_mask = 16'hA50A;
defparam \mylcd|delay[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y40_N23
dffeas \mylcd|delay[4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[4]~27_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[4] .is_wysiwyg = "true";
defparam \mylcd|delay[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N24
cycloneive_lcell_comb \mylcd|delay[5]~29 (
// Equation(s):
// \mylcd|delay[5]~29_combout  = (\mylcd|delay [5] & (!\mylcd|delay[4]~28 )) # (!\mylcd|delay [5] & ((\mylcd|delay[4]~28 ) # (GND)))
// \mylcd|delay[5]~30  = CARRY((!\mylcd|delay[4]~28 ) # (!\mylcd|delay [5]))

	.dataa(gnd),
	.datab(\mylcd|delay [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[4]~28 ),
	.combout(\mylcd|delay[5]~29_combout ),
	.cout(\mylcd|delay[5]~30 ));
// synopsys translate_off
defparam \mylcd|delay[5]~29 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y40_N25
dffeas \mylcd|delay[5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[5]~29_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[5] .is_wysiwyg = "true";
defparam \mylcd|delay[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N26
cycloneive_lcell_comb \mylcd|delay[6]~31 (
// Equation(s):
// \mylcd|delay[6]~31_combout  = (\mylcd|delay [6] & (\mylcd|delay[5]~30  $ (GND))) # (!\mylcd|delay [6] & (!\mylcd|delay[5]~30  & VCC))
// \mylcd|delay[6]~32  = CARRY((\mylcd|delay [6] & !\mylcd|delay[5]~30 ))

	.dataa(\mylcd|delay [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[5]~30 ),
	.combout(\mylcd|delay[6]~31_combout ),
	.cout(\mylcd|delay[6]~32 ));
// synopsys translate_off
defparam \mylcd|delay[6]~31 .lut_mask = 16'hA50A;
defparam \mylcd|delay[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y40_N27
dffeas \mylcd|delay[6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[6]~31_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[6] .is_wysiwyg = "true";
defparam \mylcd|delay[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N28
cycloneive_lcell_comb \mylcd|delay[7]~33 (
// Equation(s):
// \mylcd|delay[7]~33_combout  = (\mylcd|delay [7] & (!\mylcd|delay[6]~32 )) # (!\mylcd|delay [7] & ((\mylcd|delay[6]~32 ) # (GND)))
// \mylcd|delay[7]~34  = CARRY((!\mylcd|delay[6]~32 ) # (!\mylcd|delay [7]))

	.dataa(gnd),
	.datab(\mylcd|delay [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[6]~32 ),
	.combout(\mylcd|delay[7]~33_combout ),
	.cout(\mylcd|delay[7]~34 ));
// synopsys translate_off
defparam \mylcd|delay[7]~33 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y40_N29
dffeas \mylcd|delay[7] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[7]~33_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[7] .is_wysiwyg = "true";
defparam \mylcd|delay[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N30
cycloneive_lcell_comb \mylcd|delay[8]~35 (
// Equation(s):
// \mylcd|delay[8]~35_combout  = (\mylcd|delay [8] & (\mylcd|delay[7]~34  $ (GND))) # (!\mylcd|delay [8] & (!\mylcd|delay[7]~34  & VCC))
// \mylcd|delay[8]~36  = CARRY((\mylcd|delay [8] & !\mylcd|delay[7]~34 ))

	.dataa(\mylcd|delay [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[7]~34 ),
	.combout(\mylcd|delay[8]~35_combout ),
	.cout(\mylcd|delay[8]~36 ));
// synopsys translate_off
defparam \mylcd|delay[8]~35 .lut_mask = 16'hA50A;
defparam \mylcd|delay[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y40_N31
dffeas \mylcd|delay[8] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[8]~35_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[8] .is_wysiwyg = "true";
defparam \mylcd|delay[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N0
cycloneive_lcell_comb \mylcd|delay[9]~37 (
// Equation(s):
// \mylcd|delay[9]~37_combout  = (\mylcd|delay [9] & (!\mylcd|delay[8]~36 )) # (!\mylcd|delay [9] & ((\mylcd|delay[8]~36 ) # (GND)))
// \mylcd|delay[9]~38  = CARRY((!\mylcd|delay[8]~36 ) # (!\mylcd|delay [9]))

	.dataa(gnd),
	.datab(\mylcd|delay [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[8]~36 ),
	.combout(\mylcd|delay[9]~37_combout ),
	.cout(\mylcd|delay[9]~38 ));
// synopsys translate_off
defparam \mylcd|delay[9]~37 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y39_N1
dffeas \mylcd|delay[9] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[9]~37_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[9] .is_wysiwyg = "true";
defparam \mylcd|delay[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N2
cycloneive_lcell_comb \mylcd|delay[10]~39 (
// Equation(s):
// \mylcd|delay[10]~39_combout  = (\mylcd|delay [10] & (\mylcd|delay[9]~38  $ (GND))) # (!\mylcd|delay [10] & (!\mylcd|delay[9]~38  & VCC))
// \mylcd|delay[10]~40  = CARRY((\mylcd|delay [10] & !\mylcd|delay[9]~38 ))

	.dataa(gnd),
	.datab(\mylcd|delay [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[9]~38 ),
	.combout(\mylcd|delay[10]~39_combout ),
	.cout(\mylcd|delay[10]~40 ));
// synopsys translate_off
defparam \mylcd|delay[10]~39 .lut_mask = 16'hC30C;
defparam \mylcd|delay[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y39_N3
dffeas \mylcd|delay[10] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[10]~39_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[10] .is_wysiwyg = "true";
defparam \mylcd|delay[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N4
cycloneive_lcell_comb \mylcd|delay[11]~41 (
// Equation(s):
// \mylcd|delay[11]~41_combout  = (\mylcd|delay [11] & (!\mylcd|delay[10]~40 )) # (!\mylcd|delay [11] & ((\mylcd|delay[10]~40 ) # (GND)))
// \mylcd|delay[11]~42  = CARRY((!\mylcd|delay[10]~40 ) # (!\mylcd|delay [11]))

	.dataa(gnd),
	.datab(\mylcd|delay [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[10]~40 ),
	.combout(\mylcd|delay[11]~41_combout ),
	.cout(\mylcd|delay[11]~42 ));
// synopsys translate_off
defparam \mylcd|delay[11]~41 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y39_N5
dffeas \mylcd|delay[11] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[11]~41_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[11] .is_wysiwyg = "true";
defparam \mylcd|delay[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N6
cycloneive_lcell_comb \mylcd|delay[12]~43 (
// Equation(s):
// \mylcd|delay[12]~43_combout  = (\mylcd|delay [12] & (\mylcd|delay[11]~42  $ (GND))) # (!\mylcd|delay [12] & (!\mylcd|delay[11]~42  & VCC))
// \mylcd|delay[12]~44  = CARRY((\mylcd|delay [12] & !\mylcd|delay[11]~42 ))

	.dataa(\mylcd|delay [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[11]~42 ),
	.combout(\mylcd|delay[12]~43_combout ),
	.cout(\mylcd|delay[12]~44 ));
// synopsys translate_off
defparam \mylcd|delay[12]~43 .lut_mask = 16'hA50A;
defparam \mylcd|delay[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y39_N7
dffeas \mylcd|delay[12] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[12]~43_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[12] .is_wysiwyg = "true";
defparam \mylcd|delay[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N8
cycloneive_lcell_comb \mylcd|delay[13]~45 (
// Equation(s):
// \mylcd|delay[13]~45_combout  = (\mylcd|delay [13] & (!\mylcd|delay[12]~44 )) # (!\mylcd|delay [13] & ((\mylcd|delay[12]~44 ) # (GND)))
// \mylcd|delay[13]~46  = CARRY((!\mylcd|delay[12]~44 ) # (!\mylcd|delay [13]))

	.dataa(gnd),
	.datab(\mylcd|delay [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[12]~44 ),
	.combout(\mylcd|delay[13]~45_combout ),
	.cout(\mylcd|delay[13]~46 ));
// synopsys translate_off
defparam \mylcd|delay[13]~45 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y39_N9
dffeas \mylcd|delay[13] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[13]~45_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[13] .is_wysiwyg = "true";
defparam \mylcd|delay[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N10
cycloneive_lcell_comb \mylcd|delay[14]~47 (
// Equation(s):
// \mylcd|delay[14]~47_combout  = (\mylcd|delay [14] & (\mylcd|delay[13]~46  $ (GND))) # (!\mylcd|delay [14] & (!\mylcd|delay[13]~46  & VCC))
// \mylcd|delay[14]~48  = CARRY((\mylcd|delay [14] & !\mylcd|delay[13]~46 ))

	.dataa(\mylcd|delay [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[13]~46 ),
	.combout(\mylcd|delay[14]~47_combout ),
	.cout(\mylcd|delay[14]~48 ));
// synopsys translate_off
defparam \mylcd|delay[14]~47 .lut_mask = 16'hA50A;
defparam \mylcd|delay[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y39_N11
dffeas \mylcd|delay[14] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[14]~47_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[14] .is_wysiwyg = "true";
defparam \mylcd|delay[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N12
cycloneive_lcell_comb \mylcd|delay[15]~49 (
// Equation(s):
// \mylcd|delay[15]~49_combout  = (\mylcd|delay [15] & (!\mylcd|delay[14]~48 )) # (!\mylcd|delay [15] & ((\mylcd|delay[14]~48 ) # (GND)))
// \mylcd|delay[15]~50  = CARRY((!\mylcd|delay[14]~48 ) # (!\mylcd|delay [15]))

	.dataa(\mylcd|delay [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[14]~48 ),
	.combout(\mylcd|delay[15]~49_combout ),
	.cout(\mylcd|delay[15]~50 ));
// synopsys translate_off
defparam \mylcd|delay[15]~49 .lut_mask = 16'h5A5F;
defparam \mylcd|delay[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y39_N13
dffeas \mylcd|delay[15] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[15]~49_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[15] .is_wysiwyg = "true";
defparam \mylcd|delay[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N14
cycloneive_lcell_comb \mylcd|delay[16]~51 (
// Equation(s):
// \mylcd|delay[16]~51_combout  = (\mylcd|delay [16] & (\mylcd|delay[15]~50  $ (GND))) # (!\mylcd|delay [16] & (!\mylcd|delay[15]~50  & VCC))
// \mylcd|delay[16]~52  = CARRY((\mylcd|delay [16] & !\mylcd|delay[15]~50 ))

	.dataa(gnd),
	.datab(\mylcd|delay [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[15]~50 ),
	.combout(\mylcd|delay[16]~51_combout ),
	.cout(\mylcd|delay[16]~52 ));
// synopsys translate_off
defparam \mylcd|delay[16]~51 .lut_mask = 16'hC30C;
defparam \mylcd|delay[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y39_N15
dffeas \mylcd|delay[16] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[16]~51_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[16] .is_wysiwyg = "true";
defparam \mylcd|delay[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N26
cycloneive_lcell_comb \mylcd|LessThan4~3 (
// Equation(s):
// \mylcd|LessThan4~3_combout  = (((!\mylcd|delay [14]) # (!\mylcd|delay [13])) # (!\mylcd|delay [16])) # (!\mylcd|delay [15])

	.dataa(\mylcd|delay [15]),
	.datab(\mylcd|delay [16]),
	.datac(\mylcd|delay [13]),
	.datad(\mylcd|delay [14]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~3 .lut_mask = 16'h7FFF;
defparam \mylcd|LessThan4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N24
cycloneive_lcell_comb \mylcd|LessThan4~2 (
// Equation(s):
// \mylcd|LessThan4~2_combout  = (!\mylcd|delay [10]) # (!\mylcd|delay [9])

	.dataa(gnd),
	.datab(\mylcd|delay [9]),
	.datac(gnd),
	.datad(\mylcd|delay [10]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~2 .lut_mask = 16'h33FF;
defparam \mylcd|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N20
cycloneive_lcell_comb \mylcd|LessThan4~4 (
// Equation(s):
// \mylcd|LessThan4~4_combout  = (\mylcd|LessThan4~3_combout ) # ((\mylcd|LessThan4~2_combout ) # ((!\mylcd|delay [12]) # (!\mylcd|delay [11])))

	.dataa(\mylcd|LessThan4~3_combout ),
	.datab(\mylcd|LessThan4~2_combout ),
	.datac(\mylcd|delay [11]),
	.datad(\mylcd|delay [12]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~4 .lut_mask = 16'hEFFF;
defparam \mylcd|LessThan4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N16
cycloneive_lcell_comb \mylcd|delay[17]~53 (
// Equation(s):
// \mylcd|delay[17]~53_combout  = \mylcd|delay[16]~52  $ (\mylcd|delay [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|delay [17]),
	.cin(\mylcd|delay[16]~52 ),
	.combout(\mylcd|delay[17]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|delay[17]~53 .lut_mask = 16'h0FF0;
defparam \mylcd|delay[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y39_N17
dffeas \mylcd|delay[17] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[17]~53_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[17] .is_wysiwyg = "true";
defparam \mylcd|delay[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N2
cycloneive_lcell_comb \mylcd|LessThan4~1 (
// Equation(s):
// \mylcd|LessThan4~1_combout  = (((!\mylcd|delay [5]) # (!\mylcd|delay [6])) # (!\mylcd|delay [7])) # (!\mylcd|delay [8])

	.dataa(\mylcd|delay [8]),
	.datab(\mylcd|delay [7]),
	.datac(\mylcd|delay [6]),
	.datad(\mylcd|delay [5]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~1 .lut_mask = 16'h7FFF;
defparam \mylcd|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N0
cycloneive_lcell_comb \mylcd|LessThan4~0 (
// Equation(s):
// \mylcd|LessThan4~0_combout  = (((!\mylcd|delay [2]) # (!\mylcd|delay [4])) # (!\mylcd|delay [1])) # (!\mylcd|delay [3])

	.dataa(\mylcd|delay [3]),
	.datab(\mylcd|delay [1]),
	.datac(\mylcd|delay [4]),
	.datad(\mylcd|delay [2]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~0 .lut_mask = 16'h7FFF;
defparam \mylcd|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N30
cycloneive_lcell_comb \mylcd|LessThan4~5 (
// Equation(s):
// \mylcd|LessThan4~5_combout  = (!\mylcd|LessThan4~4_combout  & (\mylcd|delay [17] & (!\mylcd|LessThan4~1_combout  & !\mylcd|LessThan4~0_combout )))

	.dataa(\mylcd|LessThan4~4_combout ),
	.datab(\mylcd|delay [17]),
	.datac(\mylcd|LessThan4~1_combout ),
	.datad(\mylcd|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\mylcd|LessThan4~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~5 .lut_mask = 16'h0004;
defparam \mylcd|LessThan4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N22
cycloneive_lcell_comb \mylcd|Selector4~0 (
// Equation(s):
// \mylcd|Selector4~0_combout  = (\mylcd|LessThan4~5_combout  & \mylcd|state1.C~q )

	.dataa(gnd),
	.datab(\mylcd|LessThan4~5_combout ),
	.datac(gnd),
	.datad(\mylcd|state1.C~q ),
	.cin(gnd),
	.combout(\mylcd|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector4~0 .lut_mask = 16'hCC00;
defparam \mylcd|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y40_N23
dffeas \mylcd|state1.D (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state1.D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state1.D .is_wysiwyg = "true";
defparam \mylcd|state1.D .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N27
dffeas \myprocessor|my_PC|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|Jr_mux|F[0]~55_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_PC|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_PC|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|my_PC|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N4
cycloneive_lcell_comb \myprocessor|PCNew[0]~0 (
// Equation(s):
// \myprocessor|PCNew[0]~0_combout  = \myprocessor|my_PC|bits:0:r~q  $ (VCC)
// \myprocessor|PCNew[0]~1  = CARRY(\myprocessor|my_PC|bits:0:r~q )

	.dataa(\myprocessor|my_PC|bits:0:r~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myprocessor|PCNew[0]~0_combout ),
	.cout(\myprocessor|PCNew[0]~1 ));
// synopsys translate_off
defparam \myprocessor|PCNew[0]~0 .lut_mask = 16'h55AA;
defparam \myprocessor|PCNew[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N2
cycloneive_lcell_comb \myprocessor|my_control|Jr~0 (
// Equation(s):
// \myprocessor|my_control|Jr~0_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27] & 
// \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myprocessor|my_control|Jr~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_control|Jr~0 .lut_mask = 16'h2000;
defparam \myprocessor|my_control|Jr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
cycloneive_lcell_comb \myprocessor|my_control|Jal~0 (
// Equation(s):
// \myprocessor|my_control|Jal~0_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27] & 
// !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myprocessor|my_control|Jal~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_control|Jal~0 .lut_mask = 16'h0080;
defparam \myprocessor|my_control|Jal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|reset_mux|F~11_combout ,\myprocessor|reset_mux|F~10_combout ,\myprocessor|reset_mux|F~9_combout ,\myprocessor|reset_mux|F~8_combout ,\myprocessor|reset_mux|F~7_combout ,\myprocessor|reset_mux|F~6_combout ,\myprocessor|reset_mux|F~5_combout ,
\myprocessor|reset_mux|F~4_combout ,\myprocessor|reset_mux|F~3_combout ,\myprocessor|reset_mux|F~2_combout ,\myprocessor|reset_mux|F~1_combout ,\myprocessor|reset_mux|F~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a11 .init_file = "test-fibonacci-imem.hex";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400040500000000000000000004040100000000000000000000004;
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|reset_mux|F~11_combout ,\myprocessor|reset_mux|F~10_combout ,\myprocessor|reset_mux|F~9_combout ,\myprocessor|reset_mux|F~8_combout ,\myprocessor|reset_mux|F~7_combout ,\myprocessor|reset_mux|F~6_combout ,\myprocessor|reset_mux|F~5_combout ,
\myprocessor|reset_mux|F~4_combout ,\myprocessor|reset_mux|F~3_combout ,\myprocessor|reset_mux|F~2_combout ,\myprocessor|reset_mux|F~1_combout ,\myprocessor|reset_mux|F~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a15 .init_file = "test-fibonacci-imem.hex";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000220400048580000000000200888804040900008080000000000000005;
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N14
cycloneive_lcell_comb \myprocessor|RegTar_mux|F[3]~0 (
// Equation(s):
// \myprocessor|RegTar_mux|F[3]~0_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & ((\myprocessor|comb~0_combout ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [25])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\myprocessor|comb~0_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|RegTar_mux|F[3]~0 .lut_mask = 16'hFAD8;
defparam \myprocessor|RegTar_mux|F[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|reset_mux|F~11_combout ,\myprocessor|reset_mux|F~10_combout ,\myprocessor|reset_mux|F~9_combout ,\myprocessor|reset_mux|F~8_combout ,\myprocessor|reset_mux|F~7_combout ,\myprocessor|reset_mux|F~6_combout ,\myprocessor|reset_mux|F~5_combout ,
\myprocessor|reset_mux|F~4_combout ,\myprocessor|reset_mux|F~3_combout ,\myprocessor|reset_mux|F~2_combout ,\myprocessor|reset_mux|F~1_combout ,\myprocessor|reset_mux|F~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file = "test-fibonacci-imem.hex";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002A06000C878282A000220600A8A90404AB10FA82820BA80000000000E;
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|reset_mux|F~11_combout ,\myprocessor|reset_mux|F~10_combout ,\myprocessor|reset_mux|F~9_combout ,\myprocessor|reset_mux|F~8_combout ,\myprocessor|reset_mux|F~7_combout ,\myprocessor|reset_mux|F~6_combout ,\myprocessor|reset_mux|F~5_combout ,
\myprocessor|reset_mux|F~4_combout ,\myprocessor|reset_mux|F~3_combout ,\myprocessor|reset_mux|F~2_combout ,\myprocessor|reset_mux|F~1_combout ,\myprocessor|reset_mux|F~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14 .init_file = "test-fibonacci-imem.hex";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AA2E82ACAF85044882400A02A8A88E0E0B2A04888880428008888282E;
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|reset_mux|F~11_combout ,\myprocessor|reset_mux|F~10_combout ,\myprocessor|reset_mux|F~9_combout ,\myprocessor|reset_mux|F~8_combout ,\myprocessor|reset_mux|F~7_combout ,\myprocessor|reset_mux|F~6_combout ,\myprocessor|reset_mux|F~5_combout ,
\myprocessor|reset_mux|F~4_combout ,\myprocessor|reset_mux|F~3_combout ,\myprocessor|reset_mux|F~2_combout ,\myprocessor|reset_mux|F~1_combout ,\myprocessor|reset_mux|F~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13 .init_file = "test-fibonacci-imem.hex";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000620C2004AD8D8C64CAE8262A8A8B848409265680800060A2800020804;
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~7 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~7_combout  = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(gnd),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~7 .lut_mask = 16'h0050;
defparam \myprocessor|my_regfile|valB[18]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~34 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~34_combout  = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [13] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] 
// & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~34_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~34 .lut_mask = 16'h0001;
defparam \myprocessor|my_regfile|valB[18]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~35 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~35_combout  = (\myprocessor|my_regfile|valB[18]~34_combout ) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [24] & (\myprocessor|my_regfile|valB[18]~7_combout  & !\myprocessor|comb~0_combout )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\myprocessor|my_regfile|valB[18]~7_combout ),
	.datac(\myprocessor|comb~0_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~34_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~35_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~35 .lut_mask = 16'hFF04;
defparam \myprocessor|my_regfile|valB[18]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|reset_mux|F~11_combout ,\myprocessor|reset_mux|F~10_combout ,\myprocessor|reset_mux|F~9_combout ,\myprocessor|reset_mux|F~8_combout ,\myprocessor|reset_mux|F~7_combout ,\myprocessor|reset_mux|F~6_combout ,\myprocessor|reset_mux|F~5_combout ,
\myprocessor|reset_mux|F~4_combout ,\myprocessor|reset_mux|F~3_combout ,\myprocessor|reset_mux|F~2_combout ,\myprocessor|reset_mux|F~1_combout ,\myprocessor|reset_mux|F~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16 .init_file = "test-fibonacci-imem.hex";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000220400048580000000000200888804040900008080000000000000004;
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N0
cycloneive_lcell_comb \myprocessor|RegTar_mux|F[4]~1 (
// Equation(s):
// \myprocessor|RegTar_mux|F[4]~1_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [26]) # ((\myprocessor|comb~0_combout )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\myprocessor|comb~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|RegTar_mux|F[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|RegTar_mux|F[4]~1 .lut_mask = 16'hFCB8;
defparam \myprocessor|RegTar_mux|F[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~42 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~42_combout  = (\myprocessor|RegTar_mux|F[4]~1_combout ) # ((\myprocessor|RegTar_mux|F[3]~0_combout  & \myprocessor|my_regfile|valB[18]~35_combout ))

	.dataa(gnd),
	.datab(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datad(\myprocessor|RegTar_mux|F[4]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~42_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~42 .lut_mask = 16'hFFC0;
defparam \myprocessor|my_regfile|valB[18]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~5 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~5_combout  = (!\myprocessor|comb~0_combout  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|comb~0_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~5 .lut_mask = 16'h000F;
defparam \myprocessor|my_regfile|valB[18]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N0
cycloneive_lcell_comb \myprocessor|jrJal_mux|F[1] (
// Equation(s):
// \myprocessor|jrJal_mux|F [1] = (\myprocessor|comb~0_combout ) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23])

	.dataa(\myprocessor|comb~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|jrJal_mux|F [1]),
	.cout());
// synopsys translate_off
defparam \myprocessor|jrJal_mux|F[1] .lut_mask = 16'hFAFA;
defparam \myprocessor|jrJal_mux|F[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~14 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~14_combout  = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [13] & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~14 .lut_mask = 16'h000F;
defparam \myprocessor|my_regfile|valB[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~15 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~15_combout  = (\myprocessor|my_regfile|valB[18]~14_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [24] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [12]) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\myprocessor|my_regfile|valB[18]~14_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~15 .lut_mask = 16'hC400;
defparam \myprocessor|my_regfile|valB[18]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~16 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~16_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [13] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [13] 
// & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]) # (\myprocessor|comb~0_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\myprocessor|comb~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~16 .lut_mask = 16'hBBB8;
defparam \myprocessor|my_regfile|valB[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~17 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~17_combout  = (\myprocessor|my_regfile|valB[18]~15_combout ) # ((!\myprocessor|jrJal_mux|F [1] & (!\myprocessor|my_regfile|valB[18]~5_combout  & \myprocessor|my_regfile|valB[18]~16_combout )))

	.dataa(\myprocessor|jrJal_mux|F [1]),
	.datab(\myprocessor|my_regfile|valB[18]~15_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~5_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~17 .lut_mask = 16'hCDCC;
defparam \myprocessor|my_regfile|valB[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~18 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~18_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14] & (!\myprocessor|my_regfile|valB[18]~17_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [13]) # 
// (!\myprocessor|my_regfile|valB[18]~5_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datac(\myprocessor|my_regfile|valB[18]~5_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~18 .lut_mask = 16'h008C;
defparam \myprocessor|my_regfile|valB[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~12 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~12_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [13] & (((!\myprocessor|comb~0_combout  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23])) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30])))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\myprocessor|comb~0_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~12 .lut_mask = 16'h5070;
defparam \myprocessor|my_regfile|valB[18]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~699 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~699_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [24] & (!\myprocessor|comb~0_combout  & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22] & 
// !\myprocessor|my_regfile|valB[18]~12_combout )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\myprocessor|comb~0_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\myprocessor|my_regfile|valB[18]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~699_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~699 .lut_mask = 16'h0002;
defparam \myprocessor|my_regfile|valB[18]~699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~10 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~10_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [13] & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [12])

	.dataa(gnd),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~10 .lut_mask = 16'h00CC;
defparam \myprocessor|my_regfile|valB[18]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~11 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~11_combout  = (\myprocessor|my_regfile|valB[18]~10_combout  & (!\myprocessor|my_regfile|valB[18]~5_combout  & ((!\myprocessor|jrJal_mux|F [1]) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\myprocessor|my_regfile|valB[18]~10_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~5_combout ),
	.datad(\myprocessor|jrJal_mux|F [1]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~11 .lut_mask = 16'h040C;
defparam \myprocessor|my_regfile|valB[18]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~13 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~13_combout  = (\myprocessor|my_regfile|valB[18]~699_combout ) # ((\myprocessor|my_regfile|valB[18]~11_combout ) # ((\myprocessor|my_regfile|valB[18]~5_combout  & 
// !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\myprocessor|my_regfile|valB[18]~5_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~699_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datad(\myprocessor|my_regfile|valB[18]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~13 .lut_mask = 16'hFFCE;
defparam \myprocessor|my_regfile|valB[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~6 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~6_combout  = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [12] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [13] & ((\myprocessor|my_regfile|valB[18]~5_combout ) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datac(\myprocessor|my_regfile|valB[18]~5_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~6 .lut_mask = 16'h0031;
defparam \myprocessor|my_regfile|valB[18]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~8 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~8_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [24] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] $ (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28])) 
// # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27])))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~8 .lut_mask = 16'h8A2A;
defparam \myprocessor|my_regfile|valB[18]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~9 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~9_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14] & ((\myprocessor|my_regfile|valB[18]~6_combout ) # ((\myprocessor|my_regfile|valB[18]~7_combout  & \myprocessor|my_regfile|valB[18]~8_combout 
// ))))

	.dataa(\myprocessor|my_regfile|valB[18]~7_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~6_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datad(\myprocessor|my_regfile|valB[18]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~9 .lut_mask = 16'hE0C0;
defparam \myprocessor|my_regfile|valB[18]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~4 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~4_combout  = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14] & (!\myprocessor|comb~0_combout  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]))

	.dataa(gnd),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datac(\myprocessor|comb~0_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~4 .lut_mask = 16'h0003;
defparam \myprocessor|my_regfile|valB[18]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~19 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~19_combout  = (\myprocessor|my_regfile|valB[18]~9_combout ) # ((\myprocessor|my_regfile|valB[18]~4_combout ) # ((\myprocessor|my_regfile|valB[18]~18_combout  & \myprocessor|my_regfile|valB[18]~13_combout )))

	.dataa(\myprocessor|my_regfile|valB[18]~18_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~13_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~9_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~19 .lut_mask = 16'hFFF8;
defparam \myprocessor|my_regfile|valB[18]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
cycloneive_lcell_comb \myps2|head~0 (
// Equation(s):
// \myps2|head~0_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27] & 
// \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myps2|head~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|head~0 .lut_mask = 16'h0800;
defparam \myps2|head~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|reset_mux|F~11_combout ,\myprocessor|reset_mux|F~10_combout ,\myprocessor|reset_mux|F~9_combout ,\myprocessor|reset_mux|F~8_combout ,\myprocessor|reset_mux|F~7_combout ,\myprocessor|reset_mux|F~6_combout ,\myprocessor|reset_mux|F~5_combout ,
\myprocessor|reset_mux|F~4_combout ,\myprocessor|reset_mux|F~3_combout ,\myprocessor|reset_mux|F~2_combout ,\myprocessor|reset_mux|F~1_combout ,\myprocessor|reset_mux|F~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17 .init_file = "test-fibonacci-imem.hex";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000451140145100000544000404151445454514040000000000040411404;
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[23]~176 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[23]~176_combout  = ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28] & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [27]))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30])

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[23]~176_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[23]~176 .lut_mask = 16'h33B3;
defparam \myprocessor|my_regfile|inEnable[23]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N26
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[9]~185 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[9]~185_combout  = (\myprocessor|my_regfile|inEnable[23]~176_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [25] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [26] & 
// \myprocessor|my_regfile|valB[18]~5_combout )))

	.dataa(\myprocessor|my_regfile|inEnable[23]~176_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\myprocessor|my_regfile|valB[18]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[9]~185_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[9]~185 .lut_mask = 16'h0800;
defparam \myprocessor|my_regfile|inEnable[9]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N22
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[8]~216 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[8]~216_combout  = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23] & (!\myprocessor|comb~0_combout  & (\myprocessor|my_regfile|inEnable[9]~185_combout  & 
// !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\myprocessor|comb~0_combout ),
	.datac(\myprocessor|my_regfile|inEnable[9]~185_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[8]~216 .lut_mask = 16'h0010;
defparam \myprocessor|my_regfile|inEnable[8]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N27
dffeas \myprocessor|my_regfile|regs:8:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~1_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:8:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N18
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[10]~210 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[10]~210_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23] & (!\myprocessor|comb~0_combout  & (\myprocessor|my_regfile|inEnable[9]~185_combout  & 
// !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\myprocessor|comb~0_combout ),
	.datac(\myprocessor|my_regfile|inEnable[9]~185_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[10]~210 .lut_mask = 16'h0020;
defparam \myprocessor|my_regfile|inEnable[10]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N1
dffeas \myprocessor|my_regfile|regs:10:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~1_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:10:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|reset_mux|F~11_combout ,\myprocessor|reset_mux|F~10_combout ,\myprocessor|reset_mux|F~9_combout ,\myprocessor|reset_mux|F~8_combout ,\myprocessor|reset_mux|F~7_combout ,\myprocessor|reset_mux|F~6_combout ,\myprocessor|reset_mux|F~5_combout ,
\myprocessor|reset_mux|F~4_combout ,\myprocessor|reset_mux|F~3_combout ,\myprocessor|reset_mux|F~2_combout ,\myprocessor|reset_mux|F~1_combout ,\myprocessor|reset_mux|F~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a18 .init_file = "test-fibonacci-imem.hex";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A1280A8A206068104400000282982820A12A40808028000080822808;
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[10]~255 (
// Equation(s):
// \myprocessor|my_regfile|valA[10]~255_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:10:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (\myprocessor|my_regfile|regs:8:reg_array|r|bits:10:r~q ))))

	.dataa(\myprocessor|my_regfile|regs:8:reg_array|r|bits:10:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[10]~255_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[10]~255 .lut_mask = 16'hFC22;
defparam \myprocessor|my_regfile|valA[10]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N12
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[11]~211 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[11]~211_combout  = (\myprocessor|my_regfile|inEnable[9]~185_combout  & ((\myprocessor|comb~0_combout ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23] & 
// \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\myprocessor|comb~0_combout ),
	.datac(\myprocessor|my_regfile|inEnable[9]~185_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[11]~211 .lut_mask = 16'hE0C0;
defparam \myprocessor|my_regfile|inEnable[11]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N13
dffeas \myprocessor|my_regfile|regs:11:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~1_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:11:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N24
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[9]~205 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[9]~205_combout  = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23] & (!\myprocessor|comb~0_combout  & (\myprocessor|my_regfile|inEnable[9]~185_combout  & 
// \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\myprocessor|comb~0_combout ),
	.datac(\myprocessor|my_regfile|inEnable[9]~185_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[9]~205 .lut_mask = 16'h1000;
defparam \myprocessor|my_regfile|inEnable[9]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N9
dffeas \myprocessor|my_regfile|regs:9:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~1_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:9:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[10]~256 (
// Equation(s):
// \myprocessor|my_regfile|valA[10]~256_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[10]~255_combout  & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:10:r~q )) # 
// (!\myprocessor|my_regfile|valA[10]~255_combout  & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:10:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|valA[10]~255_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|valA[10]~255_combout ),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|my_regfile|regs:9:reg_array|r|bits:10:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[10]~256_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[10]~256 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[10]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N6
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[1]~187 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[1]~187_combout  = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [25] & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [26])

	.dataa(gnd),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[1]~187_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[1]~187 .lut_mask = 16'h0303;
defparam \myprocessor|my_regfile|inEnable[1]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N18
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[1]~189 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[1]~189_combout  = (!\myprocessor|comb~0_combout  & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [24] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22] & 
// \myprocessor|my_regfile|inEnable[1]~187_combout )))

	.dataa(\myprocessor|comb~0_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\myprocessor|my_regfile|inEnable[1]~187_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[1]~189_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[1]~189 .lut_mask = 16'h1000;
defparam \myprocessor|my_regfile|inEnable[1]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N22
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[3]~195 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[3]~195_combout  = (\myprocessor|my_regfile|inEnable[1]~189_combout  & (\myprocessor|my_regfile|inEnable[23]~176_combout  & ((\myprocessor|comb~0_combout ) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [23]))))

	.dataa(\myprocessor|comb~0_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\myprocessor|my_regfile|inEnable[1]~189_combout ),
	.datad(\myprocessor|my_regfile|inEnable[23]~176_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[3]~195 .lut_mask = 16'hE000;
defparam \myprocessor|my_regfile|inEnable[3]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N9
dffeas \myprocessor|my_regfile|regs:3:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~1_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:3:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valA[8]~14 (
// Equation(s):
// \myprocessor|my_regfile|valA[8]~14_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[8]~14 .lut_mask = 16'h00F0;
defparam \myprocessor|my_regfile|valA[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N4
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[28]~181 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[28]~181_combout  = (!\myprocessor|comb~0_combout  & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22] & \myprocessor|my_regfile|inEnable[23]~176_combout ))

	.dataa(\myprocessor|comb~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\myprocessor|my_regfile|inEnable[23]~176_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[28]~181_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[28]~181 .lut_mask = 16'h0500;
defparam \myprocessor|my_regfile|inEnable[28]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N24
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[2]~188 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[2]~188_combout  = (\myprocessor|my_regfile|inEnable[1]~187_combout  & (\myprocessor|my_regfile|inEnable[28]~181_combout  & (\myprocessor|jrJal_mux|F [1] & \myprocessor|my_regfile|valB[18]~5_combout )))

	.dataa(\myprocessor|my_regfile|inEnable[1]~187_combout ),
	.datab(\myprocessor|my_regfile|inEnable[28]~181_combout ),
	.datac(\myprocessor|jrJal_mux|F [1]),
	.datad(\myprocessor|my_regfile|valB[18]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[2]~188 .lut_mask = 16'h8000;
defparam \myprocessor|my_regfile|inEnable[2]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N1
dffeas \myprocessor|my_regfile|regs:2:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~1_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:2:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N28
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[7]~190 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[7]~190_combout  = (\myprocessor|my_regfile|inEnable[23]~176_combout  & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [25] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [26] & 
// !\myprocessor|my_regfile|valB[18]~5_combout )))

	.dataa(\myprocessor|my_regfile|inEnable[23]~176_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\myprocessor|my_regfile|valB[18]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[7]~190_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[7]~190 .lut_mask = 16'h0002;
defparam \myprocessor|my_regfile|inEnable[7]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N16
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[6]~213 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[6]~213_combout  = (!\myprocessor|comb~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22] & 
// \myprocessor|my_regfile|inEnable[7]~190_combout )))

	.dataa(\myprocessor|comb~0_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\myprocessor|my_regfile|inEnable[7]~190_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[6]~213 .lut_mask = 16'h0400;
defparam \myprocessor|my_regfile|inEnable[6]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N3
dffeas \myprocessor|my_regfile|regs:6:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~1_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:6:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N30
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[7]~212 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[7]~212_combout  = (\myprocessor|my_regfile|inEnable[7]~190_combout  & ((\myprocessor|comb~0_combout ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23] & 
// \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\myprocessor|comb~0_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\myprocessor|my_regfile|inEnable[7]~190_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[7]~212 .lut_mask = 16'hEA00;
defparam \myprocessor|my_regfile|inEnable[7]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N1
dffeas \myprocessor|my_regfile|regs:7:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~1_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:7:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N20
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[4]~215 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[4]~215_combout  = (!\myprocessor|comb~0_combout  & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22] & 
// \myprocessor|my_regfile|inEnable[7]~190_combout )))

	.dataa(\myprocessor|comb~0_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\myprocessor|my_regfile|inEnable[7]~190_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[4]~215 .lut_mask = 16'h0100;
defparam \myprocessor|my_regfile|inEnable[4]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N19
dffeas \myprocessor|my_regfile|regs:4:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~1_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:4:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N2
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[5]~214 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[5]~214_combout  = (!\myprocessor|comb~0_combout  & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22] & 
// \myprocessor|my_regfile|inEnable[7]~190_combout )))

	.dataa(\myprocessor|comb~0_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\myprocessor|my_regfile|inEnable[7]~190_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[5]~214 .lut_mask = 16'h1000;
defparam \myprocessor|my_regfile|inEnable[5]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N25
dffeas \myprocessor|my_regfile|regs:5:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~1_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:5:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[10]~257 (
// Equation(s):
// \myprocessor|my_regfile|valA[10]~257_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:10:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:10:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:4:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|my_regfile|regs:5:reg_array|r|bits:10:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[10]~257_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[10]~257 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[10]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[10]~258 (
// Equation(s):
// \myprocessor|my_regfile|valA[10]~258_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[10]~257_combout  & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:10:r~q ))) # 
// (!\myprocessor|my_regfile|valA[10]~257_combout  & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:10:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[10]~257_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|regs:6:reg_array|r|bits:10:r~q ),
	.datac(\myprocessor|my_regfile|regs:7:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|my_regfile|valA[10]~257_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[10]~258_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[10]~258 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[10]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[8]~18 (
// Equation(s):
// \myprocessor|my_regfile|valA[8]~18_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(gnd),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[8]~18 .lut_mask = 16'hFF88;
defparam \myprocessor|my_regfile|valA[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N16
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[1]~196 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[1]~196_combout  = (!\myprocessor|comb~0_combout  & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23] & (\myprocessor|my_regfile|inEnable[1]~189_combout  & \myprocessor|my_regfile|inEnable[23]~176_combout 
// )))

	.dataa(\myprocessor|comb~0_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\myprocessor|my_regfile|inEnable[1]~189_combout ),
	.datad(\myprocessor|my_regfile|inEnable[23]~176_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[1]~196 .lut_mask = 16'h1000;
defparam \myprocessor|my_regfile|inEnable[1]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N19
dffeas \myprocessor|my_regfile|regs:1:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~1_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:1:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[8]~17 (
// Equation(s):
// \myprocessor|my_regfile|valA[8]~17_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(gnd),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[8]~17 .lut_mask = 16'hF0FA;
defparam \myprocessor|my_regfile|valA[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[10]~259 (
// Equation(s):
// \myprocessor|my_regfile|valA[10]~259_combout  = (\myprocessor|my_regfile|valA[8]~18_combout  & ((\myprocessor|my_regfile|valA[10]~258_combout ) # ((!\myprocessor|my_regfile|valA[8]~17_combout )))) # (!\myprocessor|my_regfile|valA[8]~18_combout  & 
// (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:10:r~q  & \myprocessor|my_regfile|valA[8]~17_combout ))))

	.dataa(\myprocessor|my_regfile|valA[10]~258_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~18_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|my_regfile|valA[8]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[10]~259_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[10]~259 .lut_mask = 16'hB8CC;
defparam \myprocessor|my_regfile|valA[10]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[10]~260 (
// Equation(s):
// \myprocessor|my_regfile|valA[10]~260_combout  = (\myprocessor|my_regfile|valA[8]~14_combout  & ((\myprocessor|my_regfile|valA[10]~259_combout  & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:10:r~q )) # (!\myprocessor|my_regfile|valA[10]~259_combout  & 
// ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:10:r~q ))))) # (!\myprocessor|my_regfile|valA[8]~14_combout  & (((\myprocessor|my_regfile|valA[10]~259_combout ))))

	.dataa(\myprocessor|my_regfile|regs:3:reg_array|r|bits:10:r~q ),
	.datab(\myprocessor|my_regfile|valA[8]~14_combout ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|my_regfile|valA[10]~259_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[10]~260_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[10]~260 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valA[10]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|reset_mux|F~11_combout ,\myprocessor|reset_mux|F~10_combout ,\myprocessor|reset_mux|F~9_combout ,\myprocessor|reset_mux|F~8_combout ,\myprocessor|reset_mux|F~7_combout ,\myprocessor|reset_mux|F~6_combout ,\myprocessor|reset_mux|F~5_combout ,
\myprocessor|reset_mux|F~4_combout ,\myprocessor|reset_mux|F~3_combout ,\myprocessor|reset_mux|F~2_combout ,\myprocessor|reset_mux|F~1_combout ,\myprocessor|reset_mux|F~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10 .init_file = "test-fibonacci-imem.hex";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400040500000000000000000004040100000000000000000000004;
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[8]~10 (
// Equation(s):
// \myprocessor|my_regfile|valA[8]~10_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [21]) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(gnd),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[8]~10 .lut_mask = 16'hFFA0;
defparam \myprocessor|my_regfile|valA[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[8]~13 (
// Equation(s):
// \myprocessor|my_regfile|valA[8]~13_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[8]~13 .lut_mask = 16'h00F0;
defparam \myprocessor|my_regfile|valA[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[10]~261 (
// Equation(s):
// \myprocessor|my_regfile|valA[10]~261_combout  = (\myprocessor|my_regfile|valA[8]~10_combout  & (((\myprocessor|my_regfile|valA[8]~13_combout )))) # (!\myprocessor|my_regfile|valA[8]~10_combout  & ((\myprocessor|my_regfile|valA[8]~13_combout  & 
// (\myprocessor|my_regfile|valA[10]~256_combout )) # (!\myprocessor|my_regfile|valA[8]~13_combout  & ((\myprocessor|my_regfile|valA[10]~260_combout )))))

	.dataa(\myprocessor|my_regfile|valA[10]~256_combout ),
	.datab(\myprocessor|my_regfile|valA[10]~260_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datad(\myprocessor|my_regfile|valA[8]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[10]~261_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[10]~261 .lut_mask = 16'hFA0C;
defparam \myprocessor|my_regfile|valA[10]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N12
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[15]~186 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[15]~186_combout  = (\myprocessor|my_regfile|inEnable[23]~176_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [25] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [26] & 
// !\myprocessor|my_regfile|valB[18]~5_combout )))

	.dataa(\myprocessor|my_regfile|inEnable[23]~176_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\myprocessor|my_regfile|valB[18]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[15]~186_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[15]~186 .lut_mask = 16'h0008;
defparam \myprocessor|my_regfile|inEnable[15]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N28
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[12]~207 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[12]~207_combout  = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22] & (!\myprocessor|comb~0_combout  & 
// \myprocessor|my_regfile|inEnable[15]~186_combout )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\myprocessor|comb~0_combout ),
	.datad(\myprocessor|my_regfile|inEnable[15]~186_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[12]~207 .lut_mask = 16'h0100;
defparam \myprocessor|my_regfile|inEnable[12]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N3
dffeas \myprocessor|my_regfile|regs:12:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~1_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:12:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N30
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[13]~208 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[13]~208_combout  = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22] & (!\myprocessor|comb~0_combout  & 
// \myprocessor|my_regfile|inEnable[15]~186_combout )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\myprocessor|comb~0_combout ),
	.datad(\myprocessor|my_regfile|inEnable[15]~186_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[13]~208 .lut_mask = 16'h0400;
defparam \myprocessor|my_regfile|inEnable[13]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N25
dffeas \myprocessor|my_regfile|regs:13:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~1_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:13:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[10]~262 (
// Equation(s):
// \myprocessor|my_regfile|valA[10]~262_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:10:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:10:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:12:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|my_regfile|regs:13:reg_array|r|bits:10:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[10]~262_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[10]~262 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[10]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N26
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[15]~206 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[15]~206_combout  = (\myprocessor|my_regfile|inEnable[15]~186_combout  & ((\myprocessor|comb~0_combout ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23] & 
// \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\myprocessor|comb~0_combout ),
	.datad(\myprocessor|my_regfile|inEnable[15]~186_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[15]~206 .lut_mask = 16'hF800;
defparam \myprocessor|my_regfile|inEnable[15]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N25
dffeas \myprocessor|my_regfile|regs:15:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~1_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:15:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N8
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[14]~209 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[14]~209_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22] & (!\myprocessor|comb~0_combout  & 
// \myprocessor|my_regfile|inEnable[15]~186_combout )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\myprocessor|comb~0_combout ),
	.datad(\myprocessor|my_regfile|inEnable[15]~186_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[14]~209 .lut_mask = 16'h0200;
defparam \myprocessor|my_regfile|inEnable[14]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N19
dffeas \myprocessor|my_regfile|regs:14:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~1_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:14:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[10]~263 (
// Equation(s):
// \myprocessor|my_regfile|valA[10]~263_combout  = (\myprocessor|my_regfile|valA[10]~262_combout  & (((\myprocessor|my_regfile|regs:15:reg_array|r|bits:10:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]))) # 
// (!\myprocessor|my_regfile|valA[10]~262_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:10:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[10]~262_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:15:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|my_regfile|regs:14:reg_array|r|bits:10:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[10]~263_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[10]~263 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[10]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N26
cycloneive_lcell_comb \myprocessor|my_regfile|regs:20:reg_array|r|bits:10:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:20:reg_array|r|bits:10:r~feeder_combout  = \myprocessor|keyIn_mux|F~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:20:reg_array|r|bits:10:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:10:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:10:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N8
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[23]~184 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[23]~184_combout  = (\myprocessor|my_regfile|inEnable[23]~176_combout  & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [25] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [26] & 
// !\myprocessor|my_regfile|valB[18]~5_combout )))

	.dataa(\myprocessor|my_regfile|inEnable[23]~176_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\myprocessor|my_regfile|valB[18]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[23]~184_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[23]~184 .lut_mask = 16'h0020;
defparam \myprocessor|my_regfile|inEnable[23]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N16
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[20]~200 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[20]~200_combout  = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22] & (!\myprocessor|comb~0_combout  & 
// \myprocessor|my_regfile|inEnable[23]~184_combout )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\myprocessor|comb~0_combout ),
	.datad(\myprocessor|my_regfile|inEnable[23]~184_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[20]~200 .lut_mask = 16'h0100;
defparam \myprocessor|my_regfile|inEnable[20]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N27
dffeas \myprocessor|my_regfile|regs:20:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:20:reg_array|r|bits:10:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:20:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N14
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[24]~182 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[24]~182_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [26] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [24] & (\myprocessor|my_regfile|inEnable[28]~181_combout  & 
// \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [25])))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\myprocessor|my_regfile|inEnable[28]~181_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[24]~182_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[24]~182 .lut_mask = 16'h2000;
defparam \myprocessor|my_regfile|inEnable[24]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N22
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[24]~194 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[24]~194_combout  = (\myprocessor|my_regfile|inEnable[24]~182_combout  & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23] & !\myprocessor|comb~0_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|inEnable[24]~182_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\myprocessor|comb~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[24]~194 .lut_mask = 16'h000C;
defparam \myprocessor|my_regfile|inEnable[24]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N13
dffeas \myprocessor|my_regfile|regs:24:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~1_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:24:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N2
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[17]~183 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[17]~183_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [26] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [25] & (\myprocessor|my_regfile|inEnable[23]~176_combout  & 
// \myprocessor|my_regfile|valB[18]~5_combout )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\myprocessor|my_regfile|inEnable[23]~176_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[17]~183_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[17]~183 .lut_mask = 16'h2000;
defparam \myprocessor|my_regfile|inEnable[17]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N10
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[16]~197 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[16]~197_combout  = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22] & (!\myprocessor|comb~0_combout  & 
// \myprocessor|my_regfile|inEnable[17]~183_combout )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\myprocessor|comb~0_combout ),
	.datad(\myprocessor|my_regfile|inEnable[17]~183_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[16]~197 .lut_mask = 16'h0100;
defparam \myprocessor|my_regfile|inEnable[16]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N1
dffeas \myprocessor|my_regfile|regs:16:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~1_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:16:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[10]~249 (
// Equation(s):
// \myprocessor|my_regfile|valA[10]~249_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [19] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|regs:24:reg_array|r|bits:10:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:10:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:24:reg_array|r|bits:10:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[10]~249_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[10]~249 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valA[10]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[10]~250 (
// Equation(s):
// \myprocessor|my_regfile|valA[10]~250_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[10]~249_combout  & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:10:r~q ))) # 
// (!\myprocessor|my_regfile|valA[10]~249_combout  & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:10:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|valA[10]~249_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:20:reg_array|r|bits:10:r~q ),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|my_regfile|valA[10]~249_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[10]~250_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[10]~250 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[10]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N2
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[21]~201 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[21]~201_combout  = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22] & (!\myprocessor|comb~0_combout  & 
// \myprocessor|my_regfile|inEnable[23]~184_combout )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\myprocessor|comb~0_combout ),
	.datad(\myprocessor|my_regfile|inEnable[23]~184_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[21]~201 .lut_mask = 16'h0400;
defparam \myprocessor|my_regfile|inEnable[21]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N9
dffeas \myprocessor|my_regfile|regs:21:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~1_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:21:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N6
cycloneive_lcell_comb \myprocessor|jrJal_mux|F[0] (
// Equation(s):
// \myprocessor|jrJal_mux|F [0] = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]) # (\myprocessor|comb~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\myprocessor|comb~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|jrJal_mux|F [0]),
	.cout());
// synopsys translate_off
defparam \myprocessor|jrJal_mux|F[0] .lut_mask = 16'hFFF0;
defparam \myprocessor|jrJal_mux|F[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N4
cycloneive_lcell_comb \myprocessor|my_regfile|writeDecode|w~0 (
// Equation(s):
// \myprocessor|my_regfile|writeDecode|w~0_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [24] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [25] & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [26]))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|writeDecode|w~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|writeDecode|w~0 .lut_mask = 16'h8800;
defparam \myprocessor|my_regfile|writeDecode|w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[29]~179 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[29]~179_combout  = (\myprocessor|jrJal_mux|F [0] & (\myprocessor|my_regfile|writeDecode|w~0_combout  & (\myprocessor|my_regfile|inEnable[23]~176_combout  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [23])))

	.dataa(\myprocessor|jrJal_mux|F [0]),
	.datab(\myprocessor|my_regfile|writeDecode|w~0_combout ),
	.datac(\myprocessor|my_regfile|inEnable[23]~176_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[29]~179 .lut_mask = 16'h0080;
defparam \myprocessor|my_regfile|inEnable[29]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N1
dffeas \myprocessor|my_regfile|regs:29:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~1_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:29:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[25]~180 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[25]~180_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [26] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [25] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [24] & \myprocessor|jrJal_mux|F [0])))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\myprocessor|jrJal_mux|F [0]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[25]~180_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[25]~180 .lut_mask = 16'h0800;
defparam \myprocessor|my_regfile|inEnable[25]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N24
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[25]~191 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[25]~191_combout  = (!\myprocessor|comb~0_combout  & (\myprocessor|my_regfile|inEnable[25]~180_combout  & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23] & 
// \myprocessor|my_regfile|inEnable[23]~176_combout )))

	.dataa(\myprocessor|comb~0_combout ),
	.datab(\myprocessor|my_regfile|inEnable[25]~180_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\myprocessor|my_regfile|inEnable[23]~176_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[25]~191 .lut_mask = 16'h0400;
defparam \myprocessor|my_regfile|inEnable[25]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N1
dffeas \myprocessor|my_regfile|regs:25:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~1_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:25:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N4
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[17]~198 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[17]~198_combout  = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22] & (!\myprocessor|comb~0_combout  & 
// \myprocessor|my_regfile|inEnable[17]~183_combout )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\myprocessor|comb~0_combout ),
	.datad(\myprocessor|my_regfile|inEnable[17]~183_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[17]~198 .lut_mask = 16'h0400;
defparam \myprocessor|my_regfile|inEnable[17]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N17
dffeas \myprocessor|my_regfile|regs:17:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~1_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:17:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[10]~247 (
// Equation(s):
// \myprocessor|my_regfile|valA[10]~247_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [19] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:10:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:10:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:25:reg_array|r|bits:10:r~q ),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[10]~247_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[10]~247 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valA[10]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[10]~248 (
// Equation(s):
// \myprocessor|my_regfile|valA[10]~248_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[10]~247_combout  & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:10:r~q ))) # 
// (!\myprocessor|my_regfile|valA[10]~247_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:10:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|valA[10]~247_combout ))))

	.dataa(\myprocessor|my_regfile|regs:21:reg_array|r|bits:10:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|my_regfile|valA[10]~247_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[10]~248_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[10]~248 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[10]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[10]~251 (
// Equation(s):
// \myprocessor|my_regfile|valA[10]~251_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[10]~248_combout ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|valA[10]~250_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|valA[10]~250_combout ),
	.datad(\myprocessor|my_regfile|valA[10]~248_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[10]~251_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[10]~251 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[10]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N20
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[27]~193 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[27]~193_combout  = (\myprocessor|my_regfile|inEnable[25]~180_combout  & (\myprocessor|my_regfile|inEnable[23]~176_combout  & ((\myprocessor|comb~0_combout ) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [23]))))

	.dataa(\myprocessor|comb~0_combout ),
	.datab(\myprocessor|my_regfile|inEnable[25]~180_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\myprocessor|my_regfile|inEnable[23]~176_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[27]~193 .lut_mask = 16'hC800;
defparam \myprocessor|my_regfile|inEnable[27]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N25
dffeas \myprocessor|my_regfile|regs:27:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~1_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:27:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N26
cycloneive_lcell_comb \myprocessor|my_control|RegWrite~0 (
// Equation(s):
// \myprocessor|my_control|RegWrite~0_combout  = ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28] $ (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27])))) 
// # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30])

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\myprocessor|my_control|RegWrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_control|RegWrite~0 .lut_mask = 16'h3BB3;
defparam \myprocessor|my_control|RegWrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[31]~178 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[31]~178_combout  = (\myprocessor|my_control|RegWrite~0_combout  & ((\myprocessor|comb~0_combout ) # ((\myprocessor|my_regfile|writeDecode|w~0_combout  & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\myprocessor|my_control|RegWrite~0_combout ),
	.datab(\myprocessor|comb~0_combout ),
	.datac(\myprocessor|my_regfile|writeDecode|w~0_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[31]~178_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[31]~178 .lut_mask = 16'hA888;
defparam \myprocessor|my_regfile|inEnable[31]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N8
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[31] (
// Equation(s):
// \myprocessor|my_regfile|inEnable [31] = (\myprocessor|my_regfile|inEnable[31]~178_combout  & ((\myprocessor|comb~0_combout ) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22])))

	.dataa(gnd),
	.datab(\myprocessor|comb~0_combout ),
	.datac(\myprocessor|my_regfile|inEnable[31]~178_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable [31]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[31] .lut_mask = 16'hF0C0;
defparam \myprocessor|my_regfile|inEnable[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N9
dffeas \myprocessor|my_regfile|regs:31:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~1_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:31:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N6
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[19]~204 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[19]~204_combout  = (\myprocessor|my_regfile|inEnable[17]~183_combout  & ((\myprocessor|comb~0_combout ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23] & 
// \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\myprocessor|comb~0_combout ),
	.datad(\myprocessor|my_regfile|inEnable[17]~183_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[19]~204 .lut_mask = 16'hF800;
defparam \myprocessor|my_regfile|inEnable[19]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N17
dffeas \myprocessor|my_regfile|regs:19:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~1_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:19:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N16
cycloneive_lcell_comb \myprocessor|my_regfile|regs:23:reg_array|r|bits:10:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:23:reg_array|r|bits:10:r~feeder_combout  = \myprocessor|keyIn_mux|F~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|keyIn_mux|F~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:23:reg_array|r|bits:10:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:10:r~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:10:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N14
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[23]~199 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[23]~199_combout  = (\myprocessor|my_regfile|inEnable[23]~184_combout  & ((\myprocessor|comb~0_combout ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23] & 
// \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\myprocessor|comb~0_combout ),
	.datad(\myprocessor|my_regfile|inEnable[23]~184_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[23]~199 .lut_mask = 16'hF800;
defparam \myprocessor|my_regfile|inEnable[23]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N17
dffeas \myprocessor|my_regfile|regs:23:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:23:reg_array|r|bits:10:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:23:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[10]~252 (
// Equation(s):
// \myprocessor|my_regfile|valA[10]~252_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:10:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (\myprocessor|my_regfile|regs:19:reg_array|r|bits:10:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|my_regfile|regs:23:reg_array|r|bits:10:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[10]~252_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[10]~252 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[10]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[10]~253 (
// Equation(s):
// \myprocessor|my_regfile|valA[10]~253_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[10]~252_combout  & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:10:r~q ))) # 
// (!\myprocessor|my_regfile|valA[10]~252_combout  & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:10:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|valA[10]~252_combout ))))

	.dataa(\myprocessor|my_regfile|regs:27:reg_array|r|bits:10:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|my_regfile|valA[10]~252_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[10]~253_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[10]~253 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[10]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[18]~203 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[18]~203_combout  = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22] & (!\myprocessor|comb~0_combout  & (\myprocessor|my_regfile|inEnable[17]~183_combout  & 
// \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\myprocessor|comb~0_combout ),
	.datac(\myprocessor|my_regfile|inEnable[17]~183_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[18]~203 .lut_mask = 16'h1000;
defparam \myprocessor|my_regfile|inEnable[18]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N27
dffeas \myprocessor|my_regfile|regs:18:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~1_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:18:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N20
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[22]~202 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[22]~202_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22] & (!\myprocessor|comb~0_combout  & 
// \myprocessor|my_regfile|inEnable[23]~184_combout )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\myprocessor|comb~0_combout ),
	.datad(\myprocessor|my_regfile|inEnable[23]~184_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[22]~202 .lut_mask = 16'h0200;
defparam \myprocessor|my_regfile|inEnable[22]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N25
dffeas \myprocessor|my_regfile|regs:22:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~1_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:22:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[10]~245 (
// Equation(s):
// \myprocessor|my_regfile|valA[10]~245_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:10:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:10:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|my_regfile|regs:22:reg_array|r|bits:10:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[10]~245_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[10]~245 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[10]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N26
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[30] (
// Equation(s):
// \myprocessor|my_regfile|inEnable [30] = (!\myprocessor|comb~0_combout  & (\myprocessor|my_regfile|inEnable[31]~178_combout  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]))

	.dataa(gnd),
	.datab(\myprocessor|comb~0_combout ),
	.datac(\myprocessor|my_regfile|inEnable[31]~178_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable [30]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[30] .lut_mask = 16'h0030;
defparam \myprocessor|my_regfile|inEnable[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N19
dffeas \myprocessor|my_regfile|regs:30:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~1_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:30:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N26
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[26]~192 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[26]~192_combout  = (\myprocessor|my_regfile|inEnable[24]~182_combout  & ((\myprocessor|comb~0_combout ) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\myprocessor|comb~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\myprocessor|my_regfile|inEnable[24]~182_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[26]~192 .lut_mask = 16'hFA00;
defparam \myprocessor|my_regfile|inEnable[26]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N11
dffeas \myprocessor|my_regfile|regs:26:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~1_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:26:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[10]~246 (
// Equation(s):
// \myprocessor|my_regfile|valA[10]~246_combout  = (\myprocessor|my_regfile|valA[10]~245_combout  & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:10:r~q ) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|my_regfile|valA[10]~245_combout  & (((\myprocessor|my_regfile|regs:26:reg_array|r|bits:10:r~q  & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|my_regfile|valA[10]~245_combout ),
	.datab(\myprocessor|my_regfile|regs:30:reg_array|r|bits:10:r~q ),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[10]~246_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[10]~246 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valA[10]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[10]~254 (
// Equation(s):
// \myprocessor|my_regfile|valA[10]~254_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[10]~251_combout  & (\myprocessor|my_regfile|valA[10]~253_combout )) # 
// (!\myprocessor|my_regfile|valA[10]~251_combout  & ((\myprocessor|my_regfile|valA[10]~246_combout ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|valA[10]~251_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|valA[10]~251_combout ),
	.datac(\myprocessor|my_regfile|valA[10]~253_combout ),
	.datad(\myprocessor|my_regfile|valA[10]~246_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[10]~254_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[10]~254 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[10]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[10]~264 (
// Equation(s):
// \myprocessor|my_regfile|valA[10]~264_combout  = (\myprocessor|my_regfile|valA[10]~261_combout  & ((\myprocessor|my_regfile|valA[10]~263_combout ) # ((!\myprocessor|my_regfile|valA[8]~10_combout )))) # (!\myprocessor|my_regfile|valA[10]~261_combout  & 
// (((\myprocessor|my_regfile|valA[8]~10_combout  & \myprocessor|my_regfile|valA[10]~254_combout ))))

	.dataa(\myprocessor|my_regfile|valA[10]~261_combout ),
	.datab(\myprocessor|my_regfile|valA[10]~263_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datad(\myprocessor|my_regfile|valA[10]~254_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[10]~264_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[10]~264 .lut_mask = 16'hDA8A;
defparam \myprocessor|my_regfile|valA[10]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
cycloneive_lcell_comb \myprocessor|my_control|ALUSrc~0 (
// Equation(s):
// \myprocessor|my_control|ALUSrc~0_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28] 
// & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myprocessor|my_control|ALUSrc~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_control|ALUSrc~0 .lut_mask = 16'hCC0A;
defparam \myprocessor|my_control|ALUSrc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N4
cycloneive_lcell_comb \myprocessor|my_alu|R_or[10] (
// Equation(s):
// \myprocessor|my_alu|R_or [10] = (\myprocessor|my_regfile|valA[10]~264_combout ) # ((\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [10]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// (\myprocessor|my_regfile|valB[10]~73_combout )))

	.dataa(\myprocessor|my_regfile|valA[10]~264_combout ),
	.datab(\myprocessor|my_control|ALUSrc~0_combout ),
	.datac(\myprocessor|my_regfile|valB[10]~73_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R_or [10]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R_or[10] .lut_mask = 16'hFEBA;
defparam \myprocessor|my_alu|R_or[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N9
dffeas \myprocessor|my_regfile|regs:12:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[4]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:12:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N11
dffeas \myprocessor|my_regfile|regs:13:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[4]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:13:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[4]~142 (
// Equation(s):
// \myprocessor|my_regfile|valA[4]~142_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:4:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (\myprocessor|my_regfile|regs:12:reg_array|r|bits:4:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:12:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|my_regfile|regs:13:reg_array|r|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[4]~142_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[4]~142 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[4]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N25
dffeas \myprocessor|my_regfile|regs:15:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[4]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:15:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N11
dffeas \myprocessor|my_regfile|regs:14:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[4]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:14:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[4]~143 (
// Equation(s):
// \myprocessor|my_regfile|valA[4]~143_combout  = (\myprocessor|my_regfile|valA[4]~142_combout  & (((\myprocessor|my_regfile|regs:15:reg_array|r|bits:4:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]))) # 
// (!\myprocessor|my_regfile|valA[4]~142_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:4:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[4]~142_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:15:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|my_regfile|regs:14:reg_array|r|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[4]~143_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[4]~143 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[4]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N29
dffeas \myprocessor|my_regfile|regs:16:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[4]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:16:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N15
dffeas \myprocessor|my_regfile|regs:24:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[4]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:24:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[4]~129 (
// Equation(s):
// \myprocessor|my_regfile|valA[4]~129_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:4:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (\myprocessor|my_regfile|regs:16:reg_array|r|bits:4:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|my_regfile|regs:24:reg_array|r|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[4]~129_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[4]~129 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[4]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N25
dffeas \myprocessor|my_regfile|regs:20:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[4]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:20:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
cycloneive_lcell_comb \myprocessor|my_regfile|inEnable[28]~177 (
// Equation(s):
// \myprocessor|my_regfile|inEnable[28]~177_combout  = (!\myprocessor|jrJal_mux|F [0] & (\myprocessor|my_regfile|writeDecode|w~0_combout  & (\myprocessor|my_regfile|inEnable[23]~176_combout  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [23])))

	.dataa(\myprocessor|jrJal_mux|F [0]),
	.datab(\myprocessor|my_regfile|writeDecode|w~0_combout ),
	.datac(\myprocessor|my_regfile|inEnable[23]~176_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|inEnable[28]~177 .lut_mask = 16'h0040;
defparam \myprocessor|my_regfile|inEnable[28]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N25
dffeas \myprocessor|my_regfile|regs:28:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[4]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:28:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[4]~130 (
// Equation(s):
// \myprocessor|my_regfile|valA[4]~130_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[4]~129_combout  & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:4:r~q ))) # 
// (!\myprocessor|my_regfile|valA[4]~129_combout  & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:4:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|valA[4]~129_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|valA[4]~129_combout ),
	.datac(\myprocessor|my_regfile|regs:20:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|my_regfile|regs:28:reg_array|r|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[4]~130_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[4]~130 .lut_mask = 16'hEC64;
defparam \myprocessor|my_regfile|valA[4]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N23
dffeas \myprocessor|my_regfile|regs:17:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[4]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:17:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N12
cycloneive_lcell_comb \myprocessor|my_regfile|regs:25:reg_array|r|bits:4:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:25:reg_array|r|bits:4:r~feeder_combout  = \myprocessor|keyIn_mux|F[4]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F[4]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:25:reg_array|r|bits:4:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:4:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:4:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N13
dffeas \myprocessor|my_regfile|regs:25:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:25:reg_array|r|bits:4:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:25:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[4]~127 (
// Equation(s):
// \myprocessor|my_regfile|valA[4]~127_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:4:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (\myprocessor|my_regfile|regs:17:reg_array|r|bits:4:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|my_regfile|regs:25:reg_array|r|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[4]~127_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[4]~127 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[4]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N11
dffeas \myprocessor|my_regfile|regs:29:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[4]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:29:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N7
dffeas \myprocessor|my_regfile|regs:21:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[4]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:21:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[4]~128 (
// Equation(s):
// \myprocessor|my_regfile|valA[4]~128_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[4]~127_combout  & (\myprocessor|my_regfile|regs:29:reg_array|r|bits:4:r~q )) # 
// (!\myprocessor|my_regfile|valA[4]~127_combout  & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:4:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|valA[4]~127_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|valA[4]~127_combout ),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|my_regfile|regs:21:reg_array|r|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[4]~128_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[4]~128 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[4]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valA[4]~131 (
// Equation(s):
// \myprocessor|my_regfile|valA[4]~131_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [18] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[4]~128_combout ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|valA[4]~130_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|valA[4]~130_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|my_regfile|valA[4]~128_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[4]~131_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[4]~131 .lut_mask = 16'hF4A4;
defparam \myprocessor|my_regfile|valA[4]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N11
dffeas \myprocessor|my_regfile|regs:27:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[4]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:27:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N17
dffeas \myprocessor|my_regfile|regs:31:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[4]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:31:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N23
dffeas \myprocessor|my_regfile|regs:23:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[4]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:23:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N13
dffeas \myprocessor|my_regfile|regs:19:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[4]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:19:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[4]~132 (
// Equation(s):
// \myprocessor|my_regfile|valA[4]~132_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:23:reg_array|r|bits:4:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:4:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:23:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|my_regfile|regs:19:reg_array|r|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[4]~132_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[4]~132 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valA[4]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[4]~133 (
// Equation(s):
// \myprocessor|my_regfile|valA[4]~133_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[4]~132_combout  & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:4:r~q ))) # 
// (!\myprocessor|my_regfile|valA[4]~132_combout  & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:4:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|valA[4]~132_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|regs:27:reg_array|r|bits:4:r~q ),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|my_regfile|valA[4]~132_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[4]~133_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[4]~133 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[4]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N3
dffeas \myprocessor|my_regfile|regs:18:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[4]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:18:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N17
dffeas \myprocessor|my_regfile|regs:22:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[4]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:22:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[4]~125 (
// Equation(s):
// \myprocessor|my_regfile|valA[4]~125_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [20] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:4:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (\myprocessor|my_regfile|regs:18:reg_array|r|bits:4:r~q ))))

	.dataa(\myprocessor|my_regfile|regs:18:reg_array|r|bits:4:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\myprocessor|my_regfile|regs:22:reg_array|r|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[4]~125_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[4]~125 .lut_mask = 16'hF2C2;
defparam \myprocessor|my_regfile|valA[4]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N19
dffeas \myprocessor|my_regfile|regs:30:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[4]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:30:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y38_N7
dffeas \myprocessor|my_regfile|regs:26:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[4]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:26:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[4]~126 (
// Equation(s):
// \myprocessor|my_regfile|valA[4]~126_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[4]~125_combout  & (\myprocessor|my_regfile|regs:30:reg_array|r|bits:4:r~q )) # 
// (!\myprocessor|my_regfile|valA[4]~125_combout  & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:4:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|valA[4]~125_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|valA[4]~125_combout ),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|my_regfile|regs:26:reg_array|r|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[4]~126_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[4]~126 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[4]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[4]~134 (
// Equation(s):
// \myprocessor|my_regfile|valA[4]~134_combout  = (\myprocessor|my_regfile|valA[4]~131_combout  & ((\myprocessor|my_regfile|valA[4]~133_combout ) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|my_regfile|valA[4]~131_combout  & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & \myprocessor|my_regfile|valA[4]~126_combout ))))

	.dataa(\myprocessor|my_regfile|valA[4]~131_combout ),
	.datab(\myprocessor|my_regfile|valA[4]~133_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|my_regfile|valA[4]~126_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[4]~134_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[4]~134 .lut_mask = 16'hDA8A;
defparam \myprocessor|my_regfile|valA[4]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N17
dffeas \myprocessor|my_regfile|regs:10:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[4]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:10:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[4]~135 (
// Equation(s):
// \myprocessor|my_regfile|valA[4]~135_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:4:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (\myprocessor|my_regfile|regs:8:reg_array|r|bits:4:r~q ))))

	.dataa(\myprocessor|my_regfile|regs:8:reg_array|r|bits:4:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[4]~135_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[4]~135 .lut_mask = 16'hFC22;
defparam \myprocessor|my_regfile|valA[4]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N21
dffeas \myprocessor|my_regfile|regs:9:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[4]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:9:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N27
dffeas \myprocessor|my_regfile|regs:11:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[4]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:11:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[4]~136 (
// Equation(s):
// \myprocessor|my_regfile|valA[4]~136_combout  = (\myprocessor|my_regfile|valA[4]~135_combout  & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:4:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))) # 
// (!\myprocessor|my_regfile|valA[4]~135_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:4:r~q )))

	.dataa(\myprocessor|my_regfile|valA[4]~135_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|my_regfile|regs:11:reg_array|r|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[4]~136_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[4]~136 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valA[4]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N27
dffeas \myprocessor|my_regfile|regs:2:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[4]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:2:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y41_N3
dffeas \myprocessor|my_regfile|regs:3:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[4]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:3:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N23
dffeas \myprocessor|my_regfile|regs:5:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[4]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:5:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N17
dffeas \myprocessor|my_regfile|regs:4:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[4]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:4:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[4]~137 (
// Equation(s):
// \myprocessor|my_regfile|valA[4]~137_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [18] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:4:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:4:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:5:reg_array|r|bits:4:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:4:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[4]~137_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[4]~137 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valA[4]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N19
dffeas \myprocessor|my_regfile|regs:6:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[4]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:6:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N25
dffeas \myprocessor|my_regfile|regs:7:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[4]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:7:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[4]~138 (
// Equation(s):
// \myprocessor|my_regfile|valA[4]~138_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[4]~137_combout  & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:4:r~q ))) # 
// (!\myprocessor|my_regfile|valA[4]~137_combout  & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:4:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|valA[4]~137_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|valA[4]~137_combout ),
	.datac(\myprocessor|my_regfile|regs:6:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|my_regfile|regs:7:reg_array|r|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[4]~138_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[4]~138 .lut_mask = 16'hEC64;
defparam \myprocessor|my_regfile|valA[4]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N21
dffeas \myprocessor|my_regfile|regs:1:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[4]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:1:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[4]~139 (
// Equation(s):
// \myprocessor|my_regfile|valA[4]~139_combout  = (\myprocessor|my_regfile|valA[8]~18_combout  & ((\myprocessor|my_regfile|valA[4]~138_combout ) # ((!\myprocessor|my_regfile|valA[8]~17_combout )))) # (!\myprocessor|my_regfile|valA[8]~18_combout  & 
// (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:4:r~q  & \myprocessor|my_regfile|valA[8]~17_combout ))))

	.dataa(\myprocessor|my_regfile|valA[4]~138_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~18_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|my_regfile|valA[8]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[4]~139_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[4]~139 .lut_mask = 16'hB8CC;
defparam \myprocessor|my_regfile|valA[4]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[4]~140 (
// Equation(s):
// \myprocessor|my_regfile|valA[4]~140_combout  = (\myprocessor|my_regfile|valA[4]~139_combout  & (((\myprocessor|my_regfile|regs:3:reg_array|r|bits:4:r~q ) # (!\myprocessor|my_regfile|valA[8]~14_combout )))) # (!\myprocessor|my_regfile|valA[4]~139_combout  
// & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:4:r~q  & ((\myprocessor|my_regfile|valA[8]~14_combout ))))

	.dataa(\myprocessor|my_regfile|regs:2:reg_array|r|bits:4:r~q ),
	.datab(\myprocessor|my_regfile|regs:3:reg_array|r|bits:4:r~q ),
	.datac(\myprocessor|my_regfile|valA[4]~139_combout ),
	.datad(\myprocessor|my_regfile|valA[8]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[4]~140_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[4]~140 .lut_mask = 16'hCAF0;
defparam \myprocessor|my_regfile|valA[4]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[4]~141 (
// Equation(s):
// \myprocessor|my_regfile|valA[4]~141_combout  = (\myprocessor|my_regfile|valA[8]~13_combout  & ((\myprocessor|my_regfile|valA[8]~10_combout ) # ((\myprocessor|my_regfile|valA[4]~136_combout )))) # (!\myprocessor|my_regfile|valA[8]~13_combout  & 
// (!\myprocessor|my_regfile|valA[8]~10_combout  & ((\myprocessor|my_regfile|valA[4]~140_combout ))))

	.dataa(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datac(\myprocessor|my_regfile|valA[4]~136_combout ),
	.datad(\myprocessor|my_regfile|valA[4]~140_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[4]~141_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[4]~141 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_regfile|valA[4]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[4]~144 (
// Equation(s):
// \myprocessor|my_regfile|valA[4]~144_combout  = (\myprocessor|my_regfile|valA[8]~10_combout  & ((\myprocessor|my_regfile|valA[4]~141_combout  & (\myprocessor|my_regfile|valA[4]~143_combout )) # (!\myprocessor|my_regfile|valA[4]~141_combout  & 
// ((\myprocessor|my_regfile|valA[4]~134_combout ))))) # (!\myprocessor|my_regfile|valA[8]~10_combout  & (((\myprocessor|my_regfile|valA[4]~141_combout ))))

	.dataa(\myprocessor|my_regfile|valA[4]~143_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datac(\myprocessor|my_regfile|valA[4]~134_combout ),
	.datad(\myprocessor|my_regfile|valA[4]~141_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[4]~144_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[4]~144 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valA[4]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N22
cycloneive_lcell_comb \myprocessor|my_alu|R[4]~28 (
// Equation(s):
// \myprocessor|my_alu|R[4]~28_combout  = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27] & 
// \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[4]~28 .lut_mask = 16'h1000;
defparam \myprocessor|my_alu|R[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N23
dffeas \myprocessor|my_regfile|regs:10:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[1]~12_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:10:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N19
dffeas \myprocessor|my_regfile|regs:11:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[1]~12_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:11:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N13
dffeas \myprocessor|my_regfile|regs:9:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[1]~12_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:9:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[1]~25 (
// Equation(s):
// \myprocessor|my_regfile|valA[1]~25_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:1:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:1:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|my_regfile|regs:8:reg_array|r|bits:1:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[1]~25 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_regfile|valA[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[1]~26 (
// Equation(s):
// \myprocessor|my_regfile|valA[1]~26_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[1]~25_combout  & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:1:r~q ))) # 
// (!\myprocessor|my_regfile|valA[1]~25_combout  & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:1:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[1]~25_combout ))))

	.dataa(\myprocessor|my_regfile|regs:10:reg_array|r|bits:1:r~q ),
	.datab(\myprocessor|my_regfile|regs:11:reg_array|r|bits:1:r~q ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|my_regfile|valA[1]~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[1]~26 .lut_mask = 16'hCFA0;
defparam \myprocessor|my_regfile|valA[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N27
dffeas \myprocessor|my_regfile|regs:12:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[1]~12_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:12:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N19
dffeas \myprocessor|my_regfile|regs:14:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[1]~12_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:14:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[1]~42 (
// Equation(s):
// \myprocessor|my_regfile|valA[1]~42_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:1:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (\myprocessor|my_regfile|regs:12:reg_array|r|bits:1:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:12:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|my_regfile|regs:14:reg_array|r|bits:1:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[1]~42 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N9
dffeas \myprocessor|my_regfile|regs:15:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[1]~12_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:15:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N1
dffeas \myprocessor|my_regfile|regs:13:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[1]~12_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:13:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[1]~43 (
// Equation(s):
// \myprocessor|my_regfile|valA[1]~43_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[1]~42_combout  & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:1:r~q )) # 
// (!\myprocessor|my_regfile|valA[1]~42_combout  & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:1:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|valA[1]~42_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|valA[1]~42_combout ),
	.datac(\myprocessor|my_regfile|regs:15:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|my_regfile|regs:13:reg_array|r|bits:1:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[1]~43 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N21
dffeas \myprocessor|my_regfile|regs:29:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[1]~12_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:29:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N21
dffeas \myprocessor|my_regfile|regs:21:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[1]~12_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:21:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N21
dffeas \myprocessor|my_regfile|regs:17:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[1]~12_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:17:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N11
dffeas \myprocessor|my_regfile|regs:25:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[1]~12_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:25:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[1]~27 (
// Equation(s):
// \myprocessor|my_regfile|valA[1]~27_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:1:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (\myprocessor|my_regfile|regs:17:reg_array|r|bits:1:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|my_regfile|regs:25:reg_array|r|bits:1:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[1]~27 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[1]~28 (
// Equation(s):
// \myprocessor|my_regfile|valA[1]~28_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[1]~27_combout  & (\myprocessor|my_regfile|regs:29:reg_array|r|bits:1:r~q )) # 
// (!\myprocessor|my_regfile|valA[1]~27_combout  & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:1:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|valA[1]~27_combout ))))

	.dataa(\myprocessor|my_regfile|regs:29:reg_array|r|bits:1:r~q ),
	.datab(\myprocessor|my_regfile|regs:21:reg_array|r|bits:1:r~q ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\myprocessor|my_regfile|valA[1]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[1]~28 .lut_mask = 16'hAFC0;
defparam \myprocessor|my_regfile|valA[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N2
cycloneive_lcell_comb \myprocessor|my_regfile|regs:20:reg_array|r|bits:1:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:20:reg_array|r|bits:1:r~feeder_combout  = \myprocessor|keyIn_mux|F[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F[1]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:20:reg_array|r|bits:1:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:1:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:1:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N3
dffeas \myprocessor|my_regfile|regs:20:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:20:reg_array|r|bits:1:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:20:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N25
dffeas \myprocessor|my_regfile|regs:28:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[1]~12_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:28:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y39_N17
dffeas \myprocessor|my_regfile|regs:24:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[1]~12_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:24:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N17
dffeas \myprocessor|my_regfile|regs:16:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[1]~12_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:16:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[1]~31 (
// Equation(s):
// \myprocessor|my_regfile|valA[1]~31_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [19] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|regs:24:reg_array|r|bits:1:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:1:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:24:reg_array|r|bits:1:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[1]~31 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valA[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[1]~32 (
// Equation(s):
// \myprocessor|my_regfile|valA[1]~32_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[1]~31_combout  & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:1:r~q ))) # 
// (!\myprocessor|my_regfile|valA[1]~31_combout  & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:1:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|valA[1]~31_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:20:reg_array|r|bits:1:r~q ),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|my_regfile|valA[1]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[1]~32 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N9
dffeas \myprocessor|my_regfile|regs:26:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[1]~12_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:26:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y40_N31
dffeas \myprocessor|my_regfile|regs:30:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[1]~12_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:30:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N23
dffeas \myprocessor|my_regfile|regs:22:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[1]~12_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:22:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N15
dffeas \myprocessor|my_regfile|regs:18:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[1]~12_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:18:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[1]~29 (
// Equation(s):
// \myprocessor|my_regfile|valA[1]~29_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:1:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|regs:18:reg_array|r|bits:1:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|my_regfile|regs:22:reg_array|r|bits:1:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[1]~29 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valA[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[1]~30 (
// Equation(s):
// \myprocessor|my_regfile|valA[1]~30_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[1]~29_combout  & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:1:r~q ))) # 
// (!\myprocessor|my_regfile|valA[1]~29_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:1:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|valA[1]~29_combout ))))

	.dataa(\myprocessor|my_regfile|regs:26:reg_array|r|bits:1:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|my_regfile|valA[1]~29_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[1]~30 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valA[1]~33 (
// Equation(s):
// \myprocessor|my_regfile|valA[1]~33_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[1]~30_combout ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|valA[1]~32_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|valA[1]~32_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|my_regfile|valA[1]~30_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[1]~33 .lut_mask = 16'hF4A4;
defparam \myprocessor|my_regfile|valA[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N9
dffeas \myprocessor|my_regfile|regs:19:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[1]~12_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:19:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N7
dffeas \myprocessor|my_regfile|regs:23:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[1]~12_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:23:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[1]~34 (
// Equation(s):
// \myprocessor|my_regfile|valA[1]~34_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [20] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:1:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (\myprocessor|my_regfile|regs:19:reg_array|r|bits:1:r~q ))))

	.dataa(\myprocessor|my_regfile|regs:19:reg_array|r|bits:1:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:23:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[1]~34 .lut_mask = 16'hFC22;
defparam \myprocessor|my_regfile|valA[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N6
cycloneive_lcell_comb \myprocessor|my_regfile|regs:27:reg_array|r|bits:1:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:27:reg_array|r|bits:1:r~feeder_combout  = \myprocessor|keyIn_mux|F[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F[1]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:27:reg_array|r|bits:1:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:1:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:1:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N7
dffeas \myprocessor|my_regfile|regs:27:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:27:reg_array|r|bits:1:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:27:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N5
dffeas \myprocessor|my_regfile|regs:31:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[1]~12_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:31:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valA[1]~35 (
// Equation(s):
// \myprocessor|my_regfile|valA[1]~35_combout  = (\myprocessor|my_regfile|valA[1]~34_combout  & (((\myprocessor|my_regfile|regs:31:reg_array|r|bits:1:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|my_regfile|valA[1]~34_combout  & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:1:r~q  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|my_regfile|valA[1]~34_combout ),
	.datab(\myprocessor|my_regfile|regs:27:reg_array|r|bits:1:r~q ),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[1]~35 .lut_mask = 16'hE4AA;
defparam \myprocessor|my_regfile|valA[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[1]~36 (
// Equation(s):
// \myprocessor|my_regfile|valA[1]~36_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[1]~33_combout  & ((\myprocessor|my_regfile|valA[1]~35_combout ))) # 
// (!\myprocessor|my_regfile|valA[1]~33_combout  & (\myprocessor|my_regfile|valA[1]~28_combout )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_regfile|valA[1]~33_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|valA[1]~28_combout ),
	.datac(\myprocessor|my_regfile|valA[1]~33_combout ),
	.datad(\myprocessor|my_regfile|valA[1]~35_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[1]~36 .lut_mask = 16'hF858;
defparam \myprocessor|my_regfile|valA[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N1
dffeas \myprocessor|my_regfile|regs:2:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[1]~12_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:2:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y43_N1
dffeas \myprocessor|my_regfile|regs:3:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[1]~12_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:3:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y43_N11
dffeas \myprocessor|my_regfile|regs:1:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[1]~12_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:1:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N3
dffeas \myprocessor|my_regfile|regs:5:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[1]~12_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:5:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N21
dffeas \myprocessor|my_regfile|regs:4:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[1]~12_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:4:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N22
cycloneive_lcell_comb \myprocessor|my_regfile|regs:6:reg_array|r|bits:1:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:6:reg_array|r|bits:1:r~feeder_combout  = \myprocessor|keyIn_mux|F[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F[1]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:6:reg_array|r|bits:1:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:1:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:1:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N23
dffeas \myprocessor|my_regfile|regs:6:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:6:reg_array|r|bits:1:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:6:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[1]~37 (
// Equation(s):
// \myprocessor|my_regfile|valA[1]~37_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:1:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:1:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:4:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|my_regfile|regs:6:reg_array|r|bits:1:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[1]~37 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N11
dffeas \myprocessor|my_regfile|regs:7:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[1]~12_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:7:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[1]~38 (
// Equation(s):
// \myprocessor|my_regfile|valA[1]~38_combout  = (\myprocessor|my_regfile|valA[1]~37_combout  & (((\myprocessor|my_regfile|regs:7:reg_array|r|bits:1:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|my_regfile|valA[1]~37_combout  & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:1:r~q  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\myprocessor|my_regfile|regs:5:reg_array|r|bits:1:r~q ),
	.datab(\myprocessor|my_regfile|valA[1]~37_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|my_regfile|regs:7:reg_array|r|bits:1:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[1]~38 .lut_mask = 16'hEC2C;
defparam \myprocessor|my_regfile|valA[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[1]~39 (
// Equation(s):
// \myprocessor|my_regfile|valA[1]~39_combout  = (\myprocessor|my_regfile|valA[8]~18_combout  & (((\myprocessor|my_regfile|valA[1]~38_combout ) # (!\myprocessor|my_regfile|valA[8]~17_combout )))) # (!\myprocessor|my_regfile|valA[8]~18_combout  & 
// (\myprocessor|my_regfile|regs:1:reg_array|r|bits:1:r~q  & ((\myprocessor|my_regfile|valA[8]~17_combout ))))

	.dataa(\myprocessor|my_regfile|regs:1:reg_array|r|bits:1:r~q ),
	.datab(\myprocessor|my_regfile|valA[8]~18_combout ),
	.datac(\myprocessor|my_regfile|valA[1]~38_combout ),
	.datad(\myprocessor|my_regfile|valA[8]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[1]~39 .lut_mask = 16'hE2CC;
defparam \myprocessor|my_regfile|valA[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[1]~40 (
// Equation(s):
// \myprocessor|my_regfile|valA[1]~40_combout  = (\myprocessor|my_regfile|valA[8]~14_combout  & ((\myprocessor|my_regfile|valA[1]~39_combout  & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:1:r~q ))) # (!\myprocessor|my_regfile|valA[1]~39_combout  & 
// (\myprocessor|my_regfile|regs:2:reg_array|r|bits:1:r~q )))) # (!\myprocessor|my_regfile|valA[8]~14_combout  & (((\myprocessor|my_regfile|valA[1]~39_combout ))))

	.dataa(\myprocessor|my_regfile|valA[8]~14_combout ),
	.datab(\myprocessor|my_regfile|regs:2:reg_array|r|bits:1:r~q ),
	.datac(\myprocessor|my_regfile|regs:3:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|my_regfile|valA[1]~39_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[1]~40 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[1]~41 (
// Equation(s):
// \myprocessor|my_regfile|valA[1]~41_combout  = (\myprocessor|my_regfile|valA[8]~13_combout  & (((\myprocessor|my_regfile|valA[8]~10_combout )))) # (!\myprocessor|my_regfile|valA[8]~13_combout  & ((\myprocessor|my_regfile|valA[8]~10_combout  & 
// (\myprocessor|my_regfile|valA[1]~36_combout )) # (!\myprocessor|my_regfile|valA[8]~10_combout  & ((\myprocessor|my_regfile|valA[1]~40_combout )))))

	.dataa(\myprocessor|my_regfile|valA[1]~36_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datad(\myprocessor|my_regfile|valA[1]~40_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[1]~41 .lut_mask = 16'hE3E0;
defparam \myprocessor|my_regfile|valA[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[1]~44 (
// Equation(s):
// \myprocessor|my_regfile|valA[1]~44_combout  = (\myprocessor|my_regfile|valA[8]~13_combout  & ((\myprocessor|my_regfile|valA[1]~41_combout  & ((\myprocessor|my_regfile|valA[1]~43_combout ))) # (!\myprocessor|my_regfile|valA[1]~41_combout  & 
// (\myprocessor|my_regfile|valA[1]~26_combout )))) # (!\myprocessor|my_regfile|valA[8]~13_combout  & (((\myprocessor|my_regfile|valA[1]~41_combout ))))

	.dataa(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datab(\myprocessor|my_regfile|valA[1]~26_combout ),
	.datac(\myprocessor|my_regfile|valA[1]~43_combout ),
	.datad(\myprocessor|my_regfile|valA[1]~41_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[1]~44_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[1]~44 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[1]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N10
cycloneive_lcell_comb \myprocessor|my_control|MemWrite~0 (
// Equation(s):
// \myprocessor|my_control|MemWrite~0_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27] & 
// !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myprocessor|my_control|MemWrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_control|MemWrite~0 .lut_mask = 16'h0002;
defparam \myprocessor|my_control|MemWrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N14
cycloneive_lcell_comb \myprocessor|my_alu|R[0]~8 (
// Equation(s):
// \myprocessor|my_alu|R[0]~8_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] & (((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] & 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27] & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[0]~8 .lut_mask = 16'h10CC;
defparam \myprocessor|my_alu|R[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N16
cycloneive_lcell_comb \myprocessor|my_control|func[1]~1 (
// Equation(s):
// \myprocessor|my_control|func[1]~1_combout  = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(gnd),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myprocessor|my_control|func[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_control|func[1]~1 .lut_mask = 16'h1100;
defparam \myprocessor|my_control|func[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N13
dffeas \myprocessor|my_regfile|regs:3:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[0]~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:3:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N17
dffeas \myprocessor|my_regfile|regs:2:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[0]~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:2:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N5
dffeas \myprocessor|my_regfile|regs:4:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[0]~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:4:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N9
dffeas \myprocessor|my_regfile|regs:5:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[0]~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:5:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valA[0]~15 (
// Equation(s):
// \myprocessor|my_regfile|valA[0]~15_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:0:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:0:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:4:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|my_regfile|regs:5:reg_array|r|bits:0:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[0]~15 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N3
dffeas \myprocessor|my_regfile|regs:6:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[0]~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:6:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y41_N31
dffeas \myprocessor|my_regfile|regs:7:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[0]~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:7:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[0]~16 (
// Equation(s):
// \myprocessor|my_regfile|valA[0]~16_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[0]~15_combout  & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:0:r~q ))) # 
// (!\myprocessor|my_regfile|valA[0]~15_combout  & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:0:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|valA[0]~15_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|valA[0]~15_combout ),
	.datac(\myprocessor|my_regfile|regs:6:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|my_regfile|regs:7:reg_array|r|bits:0:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[0]~16 .lut_mask = 16'hEC64;
defparam \myprocessor|my_regfile|valA[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N3
dffeas \myprocessor|my_regfile|regs:1:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[0]~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:1:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[0]~19 (
// Equation(s):
// \myprocessor|my_regfile|valA[0]~19_combout  = (\myprocessor|my_regfile|valA[8]~18_combout  & ((\myprocessor|my_regfile|valA[0]~16_combout ) # ((!\myprocessor|my_regfile|valA[8]~17_combout )))) # (!\myprocessor|my_regfile|valA[8]~18_combout  & 
// (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:0:r~q  & \myprocessor|my_regfile|valA[8]~17_combout ))))

	.dataa(\myprocessor|my_regfile|valA[0]~16_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~18_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|my_regfile|valA[8]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[0]~19 .lut_mask = 16'hB8CC;
defparam \myprocessor|my_regfile|valA[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[0]~20 (
// Equation(s):
// \myprocessor|my_regfile|valA[0]~20_combout  = (\myprocessor|my_regfile|valA[8]~14_combout  & ((\myprocessor|my_regfile|valA[0]~19_combout  & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:0:r~q )) # (!\myprocessor|my_regfile|valA[0]~19_combout  & 
// ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:0:r~q ))))) # (!\myprocessor|my_regfile|valA[8]~14_combout  & (((\myprocessor|my_regfile|valA[0]~19_combout ))))

	.dataa(\myprocessor|my_regfile|valA[8]~14_combout ),
	.datab(\myprocessor|my_regfile|regs:3:reg_array|r|bits:0:r~q ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|my_regfile|valA[0]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[0]~20 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valA[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N27
dffeas \myprocessor|my_regfile|regs:10:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[0]~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:10:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N25
dffeas \myprocessor|my_regfile|regs:8:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[0]~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:8:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[0]~11 (
// Equation(s):
// \myprocessor|my_regfile|valA[0]~11_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:0:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:0:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|regs:10:reg_array|r|bits:0:r~q ),
	.datac(\myprocessor|my_regfile|regs:8:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[0]~11 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valA[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N23
dffeas \myprocessor|my_regfile|regs:11:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[0]~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:11:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N9
dffeas \myprocessor|my_regfile|regs:9:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[0]~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:9:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[0]~12 (
// Equation(s):
// \myprocessor|my_regfile|valA[0]~12_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[0]~11_combout  & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:0:r~q )) # 
// (!\myprocessor|my_regfile|valA[0]~11_combout  & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:0:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|valA[0]~11_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|valA[0]~11_combout ),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|my_regfile|regs:9:reg_array|r|bits:0:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[0]~12 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[0]~21 (
// Equation(s):
// \myprocessor|my_regfile|valA[0]~21_combout  = (\myprocessor|my_regfile|valA[8]~13_combout  & (((\myprocessor|my_regfile|valA[8]~10_combout ) # (\myprocessor|my_regfile|valA[0]~12_combout )))) # (!\myprocessor|my_regfile|valA[8]~13_combout  & 
// (\myprocessor|my_regfile|valA[0]~20_combout  & (!\myprocessor|my_regfile|valA[8]~10_combout )))

	.dataa(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datab(\myprocessor|my_regfile|valA[0]~20_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datad(\myprocessor|my_regfile|valA[0]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[0]~21 .lut_mask = 16'hAEA4;
defparam \myprocessor|my_regfile|valA[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N9
dffeas \myprocessor|my_regfile|regs:12:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[0]~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:12:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N21
dffeas \myprocessor|my_regfile|regs:13:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[0]~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:13:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[0]~22 (
// Equation(s):
// \myprocessor|my_regfile|valA[0]~22_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:0:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:0:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:12:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|my_regfile|regs:13:reg_array|r|bits:0:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[0]~22 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N25
dffeas \myprocessor|my_regfile|regs:15:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|keyIn_mux|F[0]~8_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:15:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N11
dffeas \myprocessor|my_regfile|regs:14:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[0]~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:14:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[0]~23 (
// Equation(s):
// \myprocessor|my_regfile|valA[0]~23_combout  = (\myprocessor|my_regfile|valA[0]~22_combout  & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:0:r~q ) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|my_regfile|valA[0]~22_combout  & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & \myprocessor|my_regfile|regs:14:reg_array|r|bits:0:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[0]~22_combout ),
	.datab(\myprocessor|my_regfile|regs:15:reg_array|r|bits:0:r~q ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|my_regfile|regs:14:reg_array|r|bits:0:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[0]~23 .lut_mask = 16'hDA8A;
defparam \myprocessor|my_regfile|valA[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N29
dffeas \myprocessor|my_regfile|regs:27:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[0]~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:27:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N27
dffeas \myprocessor|my_regfile|regs:31:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[0]~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:31:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N5
dffeas \myprocessor|my_regfile|regs:19:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[0]~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:19:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N25
dffeas \myprocessor|my_regfile|regs:23:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[0]~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:23:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[0]~7 (
// Equation(s):
// \myprocessor|my_regfile|valA[0]~7_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [20] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:0:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (\myprocessor|my_regfile|regs:19:reg_array|r|bits:0:r~q ))))

	.dataa(\myprocessor|my_regfile|regs:19:reg_array|r|bits:0:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:23:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[0]~7 .lut_mask = 16'hFC22;
defparam \myprocessor|my_regfile|valA[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[0]~8 (
// Equation(s):
// \myprocessor|my_regfile|valA[0]~8_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[0]~7_combout  & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:0:r~q ))) # 
// (!\myprocessor|my_regfile|valA[0]~7_combout  & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:0:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|valA[0]~7_combout ))))

	.dataa(\myprocessor|my_regfile|regs:27:reg_array|r|bits:0:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|my_regfile|valA[0]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[0]~8 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N4
cycloneive_lcell_comb \myprocessor|my_regfile|regs:20:reg_array|r|bits:0:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:20:reg_array|r|bits:0:r~feeder_combout  = \myprocessor|keyIn_mux|F[0]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F[0]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:20:reg_array|r|bits:0:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:0:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:0:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N5
dffeas \myprocessor|my_regfile|regs:20:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:20:reg_array|r|bits:0:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:20:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N3
dffeas \myprocessor|my_regfile|regs:16:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[0]~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:16:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[0]~4 (
// Equation(s):
// \myprocessor|my_regfile|valA[0]~4_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [20] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:0:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:0:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:20:reg_array|r|bits:0:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[0]~4 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valA[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N11
dffeas \myprocessor|my_regfile|regs:24:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[0]~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:24:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[0]~5 (
// Equation(s):
// \myprocessor|my_regfile|valA[0]~5_combout  = (\myprocessor|my_regfile|valA[0]~4_combout  & (((\myprocessor|my_regfile|regs:28:reg_array|r|bits:0:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))) # 
// (!\myprocessor|my_regfile|valA[0]~4_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:0:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[0]~4_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|my_regfile|regs:24:reg_array|r|bits:0:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[0]~5 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N1
dffeas \myprocessor|my_regfile|regs:17:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[0]~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:17:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N24
cycloneive_lcell_comb \myprocessor|my_regfile|regs:25:reg_array|r|bits:0:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:25:reg_array|r|bits:0:r~feeder_combout  = \myprocessor|keyIn_mux|F[0]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F[0]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:25:reg_array|r|bits:0:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:0:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:0:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N25
dffeas \myprocessor|my_regfile|regs:25:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:25:reg_array|r|bits:0:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:25:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[0]~2 (
// Equation(s):
// \myprocessor|my_regfile|valA[0]~2_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:0:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (\myprocessor|my_regfile|regs:17:reg_array|r|bits:0:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|my_regfile|regs:25:reg_array|r|bits:0:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[0]~2 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N3
dffeas \myprocessor|my_regfile|regs:29:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[0]~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:29:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N19
dffeas \myprocessor|my_regfile|regs:21:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[0]~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:21:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valA[0]~3 (
// Equation(s):
// \myprocessor|my_regfile|valA[0]~3_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[0]~2_combout  & (\myprocessor|my_regfile|regs:29:reg_array|r|bits:0:r~q )) # 
// (!\myprocessor|my_regfile|valA[0]~2_combout  & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:0:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|valA[0]~2_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|valA[0]~2_combout ),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|my_regfile|regs:21:reg_array|r|bits:0:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[0]~3 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[0]~6 (
// Equation(s):
// \myprocessor|my_regfile|valA[0]~6_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_regfile|valA[0]~3_combout ) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|valA[0]~5_combout  & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|valA[0]~5_combout ),
	.datac(\myprocessor|my_regfile|valA[0]~3_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[0]~6 .lut_mask = 16'hAAE4;
defparam \myprocessor|my_regfile|valA[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N11
dffeas \myprocessor|my_regfile|regs:26:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[0]~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:26:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y40_N25
dffeas \myprocessor|my_regfile|regs:30:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[0]~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:30:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y40_N17
dffeas \myprocessor|my_regfile|regs:18:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[0]~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:18:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y40_N7
dffeas \myprocessor|my_regfile|regs:22:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[0]~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:22:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[0]~0 (
// Equation(s):
// \myprocessor|my_regfile|valA[0]~0_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]) # (\myprocessor|my_regfile|regs:22:reg_array|r|bits:0:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:0:r~q  & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:18:reg_array|r|bits:0:r~q ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\myprocessor|my_regfile|regs:22:reg_array|r|bits:0:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[0]~0 .lut_mask = 16'hAEA4;
defparam \myprocessor|my_regfile|valA[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[0]~1 (
// Equation(s):
// \myprocessor|my_regfile|valA[0]~1_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[0]~0_combout  & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:0:r~q ))) # 
// (!\myprocessor|my_regfile|valA[0]~0_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:0:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|valA[0]~0_combout ))))

	.dataa(\myprocessor|my_regfile|regs:26:reg_array|r|bits:0:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|my_regfile|valA[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[0]~1 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[0]~9 (
// Equation(s):
// \myprocessor|my_regfile|valA[0]~9_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[0]~6_combout  & (\myprocessor|my_regfile|valA[0]~8_combout )) # (!\myprocessor|my_regfile|valA[0]~6_combout  & 
// ((\myprocessor|my_regfile|valA[0]~1_combout ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[0]~6_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|valA[0]~8_combout ),
	.datac(\myprocessor|my_regfile|valA[0]~6_combout ),
	.datad(\myprocessor|my_regfile|valA[0]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[0]~9 .lut_mask = 16'hDAD0;
defparam \myprocessor|my_regfile|valA[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[0]~24 (
// Equation(s):
// \myprocessor|my_regfile|valA[0]~24_combout  = (\myprocessor|my_regfile|valA[0]~21_combout  & ((\myprocessor|my_regfile|valA[0]~23_combout ) # ((!\myprocessor|my_regfile|valA[8]~10_combout )))) # (!\myprocessor|my_regfile|valA[0]~21_combout  & 
// (((\myprocessor|my_regfile|valA[8]~10_combout  & \myprocessor|my_regfile|valA[0]~9_combout ))))

	.dataa(\myprocessor|my_regfile|valA[0]~21_combout ),
	.datab(\myprocessor|my_regfile|valA[0]~23_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datad(\myprocessor|my_regfile|valA[0]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[0]~24 .lut_mask = 16'hDA8A;
defparam \myprocessor|my_regfile|valA[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N6
cycloneive_lcell_comb \myprocessor|my_alu|R[0]~20 (
// Equation(s):
// \myprocessor|my_alu|R[0]~20_combout  = (\myprocessor|my_alu|R[0]~8_combout  & (\myprocessor|my_control|func[1]~1_combout )) # (!\myprocessor|my_alu|R[0]~8_combout  & ((\myprocessor|my_control|func[1]~1_combout  & (\myprocessor|ALUSrc_mux|F[0]~1_combout  & 
// \myprocessor|my_regfile|valA[0]~24_combout )) # (!\myprocessor|my_control|func[1]~1_combout  & (\myprocessor|ALUSrc_mux|F[0]~1_combout  $ (\myprocessor|my_regfile|valA[0]~24_combout )))))

	.dataa(\myprocessor|my_alu|R[0]~8_combout ),
	.datab(\myprocessor|my_control|func[1]~1_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datad(\myprocessor|my_regfile|valA[0]~24_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[0]~20 .lut_mask = 16'hC998;
defparam \myprocessor|my_alu|R[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N19
dffeas \myprocessor|my_regfile|regs:11:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~65_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:11:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~28 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~28_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] $ (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [27])

	.dataa(gnd),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~28 .lut_mask = 16'hF33F;
defparam \myprocessor|my_regfile|valB[18]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~29 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~29_combout  = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22] & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23])

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(gnd),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~29 .lut_mask = 16'h5050;
defparam \myprocessor|my_regfile|valB[18]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~30 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~30_combout  = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [24] & (\myprocessor|my_regfile|valB[18]~28_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & 
// !\myprocessor|my_regfile|valB[18]~29_combout )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\myprocessor|my_regfile|valB[18]~28_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\myprocessor|my_regfile|valB[18]~29_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~30 .lut_mask = 16'h0040;
defparam \myprocessor|my_regfile|valB[18]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~31 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~31_combout  = (\myprocessor|my_regfile|valB[18]~30_combout ) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & 
// !\myprocessor|my_regfile|valB[18]~10_combout )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\myprocessor|my_regfile|valB[18]~30_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~31 .lut_mask = 16'hF0F1;
defparam \myprocessor|my_regfile|valB[18]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N25
dffeas \myprocessor|my_regfile|regs:10:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~65_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:10:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N13
dffeas \myprocessor|my_regfile|regs:9:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~65_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:9:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[21]~461 (
// Equation(s):
// \myprocessor|my_regfile|valB[21]~461_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & (\myprocessor|my_regfile|valB[18]~31_combout )) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout  & 
// ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:21:r~q ))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:21:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|my_regfile|regs:9:reg_array|r|bits:21:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[21]~461_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[21]~461 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[21]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~20 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~20_combout  = (\myprocessor|my_regfile|valB[18]~6_combout ) # ((\myprocessor|my_regfile|valB[18]~8_combout  & \myprocessor|my_regfile|valB[18]~7_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~8_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_regfile|valB[18]~7_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~20 .lut_mask = 16'hFFA0;
defparam \myprocessor|my_regfile|valB[18]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~21 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~21_combout  = (\myprocessor|jrJal_mux|F [1] & (((\myprocessor|my_regfile|valB[18]~18_combout  & !\myprocessor|my_regfile|valB[18]~20_combout )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14]))) # 
// (!\myprocessor|jrJal_mux|F [1] & (((\myprocessor|my_regfile|valB[18]~18_combout  & !\myprocessor|my_regfile|valB[18]~20_combout ))))

	.dataa(\myprocessor|jrJal_mux|F [1]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datac(\myprocessor|my_regfile|valB[18]~18_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~21 .lut_mask = 16'h22F2;
defparam \myprocessor|my_regfile|valB[18]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N27
dffeas \myprocessor|my_regfile|regs:13:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~65_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:13:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y43_N17
dffeas \myprocessor|my_regfile|regs:15:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~65_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:15:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[21]~459 (
// Equation(s):
// \myprocessor|my_regfile|valB[21]~459_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout ) # ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:21:r~q )))) # 
// (!\myprocessor|my_regfile|valB[18]~21_combout  & (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:21:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|my_regfile|regs:15:reg_array|r|bits:21:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[21]~459_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[21]~459 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[21]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N27
dffeas \myprocessor|my_regfile|regs:14:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~65_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:14:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[21]~460 (
// Equation(s):
// \myprocessor|my_regfile|valB[21]~460_combout  = (\myprocessor|my_regfile|valB[21]~459_combout  & (((\myprocessor|my_regfile|regs:14:reg_array|r|bits:21:r~q ) # (!\myprocessor|my_regfile|valB[18]~19_combout )))) # 
// (!\myprocessor|my_regfile|valB[21]~459_combout  & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:21:r~q  & ((\myprocessor|my_regfile|valB[18]~19_combout ))))

	.dataa(\myprocessor|my_regfile|valB[21]~459_combout ),
	.datab(\myprocessor|my_regfile|regs:12:reg_array|r|bits:21:r~q ),
	.datac(\myprocessor|my_regfile|regs:14:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[21]~460_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[21]~460 .lut_mask = 16'hE4AA;
defparam \myprocessor|my_regfile|valB[21]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[21]~462 (
// Equation(s):
// \myprocessor|my_regfile|valB[21]~462_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[21]~461_combout  & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:21:r~q )) # (!\myprocessor|my_regfile|valB[21]~461_combout  
// & ((\myprocessor|my_regfile|valB[21]~460_combout ))))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[21]~461_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|regs:11:reg_array|r|bits:21:r~q ),
	.datac(\myprocessor|my_regfile|valB[21]~461_combout ),
	.datad(\myprocessor|my_regfile|valB[21]~460_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[21]~462_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[21]~462 .lut_mask = 16'hDAD0;
defparam \myprocessor|my_regfile|valB[21]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N31
dffeas \myprocessor|my_regfile|regs:8:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|keyIn_mux|F~65_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:8:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N27
dffeas \myprocessor|my_regfile|regs:30:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~65_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:30:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N25
dffeas \myprocessor|my_regfile|regs:31:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~65_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:31:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N5
dffeas \myprocessor|my_regfile|regs:28:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~65_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:28:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N15
dffeas \myprocessor|my_regfile|regs:29:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~65_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:29:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[21]~463 (
// Equation(s):
// \myprocessor|my_regfile|valB[21]~463_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:21:r~q ) # ((\myprocessor|my_regfile|valB[18]~21_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:21:r~q  & !\myprocessor|my_regfile|valB[18]~21_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|regs:28:reg_array|r|bits:21:r~q ),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[21]~463_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[21]~463 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valB[21]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[21]~464 (
// Equation(s):
// \myprocessor|my_regfile|valB[21]~464_combout  = (\myprocessor|my_regfile|valB[21]~463_combout  & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:21:r~q ) # ((!\myprocessor|my_regfile|valB[18]~21_combout )))) # 
// (!\myprocessor|my_regfile|valB[21]~463_combout  & (((\myprocessor|my_regfile|regs:31:reg_array|r|bits:21:r~q  & \myprocessor|my_regfile|valB[18]~21_combout ))))

	.dataa(\myprocessor|my_regfile|regs:30:reg_array|r|bits:21:r~q ),
	.datab(\myprocessor|my_regfile|regs:31:reg_array|r|bits:21:r~q ),
	.datac(\myprocessor|my_regfile|valB[21]~463_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[21]~464_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[21]~464 .lut_mask = 16'hACF0;
defparam \myprocessor|my_regfile|valB[21]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N7
dffeas \myprocessor|my_regfile|regs:26:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~65_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:26:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valB[21]~465 (
// Equation(s):
// \myprocessor|my_regfile|valB[21]~465_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[21]~464_combout ) # ((\myprocessor|my_regfile|valB[18]~31_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & 
// (((\myprocessor|my_regfile|regs:26:reg_array|r|bits:21:r~q  & !\myprocessor|my_regfile|valB[18]~31_combout ))))

	.dataa(\myprocessor|my_regfile|valB[21]~464_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[21]~465_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[21]~465 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valB[21]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N27
dffeas \myprocessor|my_regfile|regs:27:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~65_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:27:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N16
cycloneive_lcell_comb \myprocessor|my_regfile|regs:25:reg_array|r|bits:21:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:25:reg_array|r|bits:21:r~feeder_combout  = \myprocessor|keyIn_mux|F~65_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~65_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:25:reg_array|r|bits:21:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:21:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:21:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N17
dffeas \myprocessor|my_regfile|regs:25:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:25:reg_array|r|bits:21:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:25:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[21]~466 (
// Equation(s):
// \myprocessor|my_regfile|valB[21]~466_combout  = (\myprocessor|my_regfile|valB[21]~465_combout  & (((\myprocessor|my_regfile|regs:27:reg_array|r|bits:21:r~q )) # (!\myprocessor|my_regfile|valB[18]~31_combout ))) # 
// (!\myprocessor|my_regfile|valB[21]~465_combout  & (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:21:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[21]~465_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:27:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|my_regfile|regs:25:reg_array|r|bits:21:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[21]~466_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[21]~466 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[21]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N31
dffeas \myprocessor|my_regfile|regs:17:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~65_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:17:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N19
dffeas \myprocessor|my_regfile|regs:18:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~65_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:18:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[21]~469 (
// Equation(s):
// \myprocessor|my_regfile|valB[21]~469_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & (\myprocessor|my_regfile|valB[18]~31_combout )) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout  & 
// (\myprocessor|my_regfile|regs:17:reg_array|r|bits:21:r~q )) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|regs:18:reg_array|r|bits:21:r~q )))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|my_regfile|regs:18:reg_array|r|bits:21:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[21]~469_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[21]~469 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valB[21]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N19
dffeas \myprocessor|my_regfile|regs:19:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~65_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:19:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N26
cycloneive_lcell_comb \myprocessor|my_regfile|regs:20:reg_array|r|bits:21:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:20:reg_array|r|bits:21:r~feeder_combout  = \myprocessor|keyIn_mux|F~65_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|keyIn_mux|F~65_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:20:reg_array|r|bits:21:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:21:r~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:21:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N27
dffeas \myprocessor|my_regfile|regs:20:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:20:reg_array|r|bits:21:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:20:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y40_N27
dffeas \myprocessor|my_regfile|regs:22:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~65_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:22:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N17
dffeas \myprocessor|my_regfile|regs:21:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~65_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:21:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y40_N1
dffeas \myprocessor|my_regfile|regs:23:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~65_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:23:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[21]~467 (
// Equation(s):
// \myprocessor|my_regfile|valB[21]~467_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[18]~21_combout )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[18]~21_combout  & 
// ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:21:r~q ))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:21:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|regs:21:reg_array|r|bits:21:r~q ),
	.datac(\myprocessor|my_regfile|regs:23:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[21]~467_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[21]~467 .lut_mask = 16'hFA44;
defparam \myprocessor|my_regfile|valB[21]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[21]~468 (
// Equation(s):
// \myprocessor|my_regfile|valB[21]~468_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[21]~467_combout  & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:21:r~q ))) # 
// (!\myprocessor|my_regfile|valB[21]~467_combout  & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:21:r~q )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[21]~467_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|regs:20:reg_array|r|bits:21:r~q ),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|my_regfile|valB[21]~467_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[21]~468_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[21]~468 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[21]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[21]~470 (
// Equation(s):
// \myprocessor|my_regfile|valB[21]~470_combout  = (\myprocessor|my_regfile|valB[21]~469_combout  & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:21:r~q ) # ((!\myprocessor|my_regfile|valB[18]~27_combout )))) # 
// (!\myprocessor|my_regfile|valB[21]~469_combout  & (((\myprocessor|my_regfile|valB[21]~468_combout  & \myprocessor|my_regfile|valB[18]~27_combout ))))

	.dataa(\myprocessor|my_regfile|valB[21]~469_combout ),
	.datab(\myprocessor|my_regfile|regs:19:reg_array|r|bits:21:r~q ),
	.datac(\myprocessor|my_regfile|valB[21]~468_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[21]~470_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[21]~470 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valB[21]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[21]~471 (
// Equation(s):
// \myprocessor|my_regfile|valB[21]~471_combout  = (\myprocessor|my_regfile|valB[18]~35_combout  & (\myprocessor|RegTar_mux|F[3]~0_combout )) # (!\myprocessor|my_regfile|valB[18]~35_combout  & ((\myprocessor|RegTar_mux|F[3]~0_combout  & 
// (\myprocessor|my_regfile|valB[21]~466_combout )) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[21]~470_combout )))))

	.dataa(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datab(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datac(\myprocessor|my_regfile|valB[21]~466_combout ),
	.datad(\myprocessor|my_regfile|valB[21]~470_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[21]~471_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[21]~471 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valB[21]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N3
dffeas \myprocessor|my_regfile|regs:24:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~65_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:24:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N19
dffeas \myprocessor|my_regfile|regs:16:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~65_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:16:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[21]~472 (
// Equation(s):
// \myprocessor|my_regfile|valB[21]~472_combout  = (\myprocessor|my_regfile|valB[18]~35_combout  & ((\myprocessor|my_regfile|valB[21]~471_combout  & (\myprocessor|my_regfile|regs:24:reg_array|r|bits:21:r~q )) # (!\myprocessor|my_regfile|valB[21]~471_combout  
// & ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:21:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~35_combout  & (\myprocessor|my_regfile|valB[21]~471_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datab(\myprocessor|my_regfile|valB[21]~471_combout ),
	.datac(\myprocessor|my_regfile|regs:24:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|my_regfile|regs:16:reg_array|r|bits:21:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[21]~472_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[21]~472 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valB[21]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~47 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~47_combout  = (\myprocessor|RegTar_mux|F[3]~0_combout  & !\myprocessor|RegTar_mux|F[4]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datad(\myprocessor|RegTar_mux|F[4]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~47_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~47 .lut_mask = 16'h00F0;
defparam \myprocessor|my_regfile|valB[18]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~51 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~51_combout  = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [24] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22] & 
// \myprocessor|my_regfile|valB[18]~28_combout )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\myprocessor|my_regfile|valB[18]~28_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~51_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~51 .lut_mask = 16'h4000;
defparam \myprocessor|my_regfile|valB[18]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~52 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~52_combout  = (\myprocessor|my_regfile|valB[18]~51_combout ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [12] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & 
// !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\myprocessor|my_regfile|valB[18]~51_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~52_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~52 .lut_mask = 16'hF0F2;
defparam \myprocessor|my_regfile|valB[18]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N3
dffeas \myprocessor|my_regfile|regs:1:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~65_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:1:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y42_N9
dffeas \myprocessor|my_regfile|regs:3:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~65_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:3:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N17
dffeas \myprocessor|my_regfile|regs:2:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~65_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:2:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~60 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~60_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [24] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [13] & 
// !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30])))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~60_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~60 .lut_mask = 16'h0002;
defparam \myprocessor|my_regfile|valB[18]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~61 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~61_combout  = (!\myprocessor|jrJal_mux|F [1] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14] & 
// !\myprocessor|my_regfile|valB[18]~5_combout )))

	.dataa(\myprocessor|jrJal_mux|F [1]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datad(\myprocessor|my_regfile|valB[18]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~61_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~61 .lut_mask = 16'h0004;
defparam \myprocessor|my_regfile|valB[18]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~62 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~62_combout  = (\myprocessor|my_regfile|valB[18]~60_combout ) # ((\myprocessor|my_regfile|valB[18]~61_combout ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14] & 
// \myprocessor|my_regfile|valB[18]~17_combout )))

	.dataa(\myprocessor|my_regfile|valB[18]~60_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~61_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datad(\myprocessor|my_regfile|valB[18]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~62_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~62 .lut_mask = 16'hFEEE;
defparam \myprocessor|my_regfile|valB[18]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~53 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~53_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [24] & (\myprocessor|my_regfile|valB[18]~7_combout  & !\myprocessor|comb~0_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(gnd),
	.datac(\myprocessor|my_regfile|valB[18]~7_combout ),
	.datad(\myprocessor|comb~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~53_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~53 .lut_mask = 16'h00A0;
defparam \myprocessor|my_regfile|valB[18]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~54 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~54_combout  = (\myprocessor|my_regfile|valB[18]~53_combout ) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [12] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14] & 
// \myprocessor|my_regfile|valB[18]~14_combout )))

	.dataa(\myprocessor|my_regfile|valB[18]~53_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datad(\myprocessor|my_regfile|valB[18]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~54_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~54 .lut_mask = 16'hBAAA;
defparam \myprocessor|my_regfile|valB[18]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~66 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~66_combout  = (\myprocessor|my_regfile|valB[18]~62_combout ) # (\myprocessor|my_regfile|valB[18]~54_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_regfile|valB[18]~62_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~54_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~66_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~66 .lut_mask = 16'hFFF0;
defparam \myprocessor|my_regfile|valB[18]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N7
dffeas \myprocessor|my_regfile|regs:4:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~65_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:4:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N9
dffeas \myprocessor|my_regfile|regs:5:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~65_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:5:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~57 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~57_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] $ (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28])) 
// # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27])))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~57_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~57 .lut_mask = 16'hB070;
defparam \myprocessor|my_regfile|valB[18]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~58 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~58_combout  = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~58_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~58 .lut_mask = 16'h0F00;
defparam \myprocessor|my_regfile|valB[18]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~59 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~59_combout  = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14] & (\myprocessor|my_regfile|valB[18]~29_combout  & ((\myprocessor|my_regfile|valB[18]~57_combout ) # 
// (\myprocessor|my_regfile|valB[18]~58_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~57_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~58_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datad(\myprocessor|my_regfile|valB[18]~29_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~59_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~59 .lut_mask = 16'h0E00;
defparam \myprocessor|my_regfile|valB[18]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~55 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~55_combout  = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [24] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [12]))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(gnd),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~55_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~55 .lut_mask = 16'h0005;
defparam \myprocessor|my_regfile|valB[18]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~56 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~56_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14] & ((\myprocessor|my_regfile|valB[18]~55_combout ) # ((\myprocessor|my_regfile|valB[18]~699_combout ) # 
// (\myprocessor|my_regfile|valB[18]~11_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~55_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~699_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datad(\myprocessor|my_regfile|valB[18]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~56_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~56 .lut_mask = 16'hF0E0;
defparam \myprocessor|my_regfile|valB[18]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~63 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~63_combout  = (\myprocessor|my_regfile|valB[18]~54_combout ) # ((!\myprocessor|my_regfile|valB[18]~62_combout  & ((\myprocessor|my_regfile|valB[18]~59_combout ) # (\myprocessor|my_regfile|valB[18]~56_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~59_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~54_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~62_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~56_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~63_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~63 .lut_mask = 16'hCFCE;
defparam \myprocessor|my_regfile|valB[18]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[21]~473 (
// Equation(s):
// \myprocessor|my_regfile|valB[21]~473_combout  = (\myprocessor|my_regfile|valB[18]~66_combout  & ((\myprocessor|my_regfile|valB[18]~63_combout  & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:21:r~q )) # (!\myprocessor|my_regfile|valB[18]~63_combout  & 
// ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:21:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~66_combout  & (((\myprocessor|my_regfile|valB[18]~63_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~66_combout ),
	.datab(\myprocessor|my_regfile|regs:4:reg_array|r|bits:21:r~q ),
	.datac(\myprocessor|my_regfile|regs:5:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~63_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[21]~473_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[21]~473 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valB[21]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~65 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~65_combout  = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14] & (!\myprocessor|my_regfile|valB[18]~14_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]) # 
// (\myprocessor|comb~0_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\myprocessor|comb~0_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datad(\myprocessor|my_regfile|valB[18]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~65_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~65 .lut_mask = 16'h000E;
defparam \myprocessor|my_regfile|valB[18]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~64 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~64_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [24]) # ((\myprocessor|comb~0_combout ) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datad(\myprocessor|comb~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~64_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~64 .lut_mask = 16'hF0B0;
defparam \myprocessor|my_regfile|valB[18]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~67 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~67_combout  = (!\myprocessor|my_regfile|valB[18]~66_combout  & ((\myprocessor|my_regfile|valB[18]~65_combout ) # ((\myprocessor|my_regfile|valB[18]~63_combout ) # (\myprocessor|my_regfile|valB[18]~64_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~65_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~63_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~66_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~64_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~67_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~67 .lut_mask = 16'h0F0E;
defparam \myprocessor|my_regfile|valB[18]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N29
dffeas \myprocessor|my_regfile|regs:6:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~65_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:6:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N7
dffeas \myprocessor|my_regfile|regs:7:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~65_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:7:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[21]~474 (
// Equation(s):
// \myprocessor|my_regfile|valB[21]~474_combout  = (\myprocessor|my_regfile|valB[21]~473_combout  & (((\myprocessor|my_regfile|regs:6:reg_array|r|bits:21:r~q )) # (!\myprocessor|my_regfile|valB[18]~67_combout ))) # 
// (!\myprocessor|my_regfile|valB[21]~473_combout  & (\myprocessor|my_regfile|valB[18]~67_combout  & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:21:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[21]~473_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~67_combout ),
	.datac(\myprocessor|my_regfile|regs:6:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|my_regfile|regs:7:reg_array|r|bits:21:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[21]~474_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[21]~474 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[21]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[21]~475 (
// Equation(s):
// \myprocessor|my_regfile|valB[21]~475_combout  = (\myprocessor|my_regfile|valB[18]~52_combout  & (((\myprocessor|my_regfile|valB[18]~50_combout )))) # (!\myprocessor|my_regfile|valB[18]~52_combout  & ((\myprocessor|my_regfile|valB[18]~50_combout  & 
// (\myprocessor|my_regfile|regs:2:reg_array|r|bits:21:r~q )) # (!\myprocessor|my_regfile|valB[18]~50_combout  & ((\myprocessor|my_regfile|valB[21]~474_combout )))))

	.dataa(\myprocessor|my_regfile|regs:2:reg_array|r|bits:21:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datad(\myprocessor|my_regfile|valB[21]~474_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[21]~475_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[21]~475 .lut_mask = 16'hE3E0;
defparam \myprocessor|my_regfile|valB[21]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[21]~476 (
// Equation(s):
// \myprocessor|my_regfile|valB[21]~476_combout  = (\myprocessor|my_regfile|valB[18]~52_combout  & ((\myprocessor|my_regfile|valB[21]~475_combout  & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:21:r~q )) # (!\myprocessor|my_regfile|valB[21]~475_combout  
// & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:21:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~52_combout  & (((\myprocessor|my_regfile|valB[21]~475_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datab(\myprocessor|my_regfile|regs:1:reg_array|r|bits:21:r~q ),
	.datac(\myprocessor|my_regfile|regs:3:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|my_regfile|valB[21]~475_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[21]~476_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[21]~476 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valB[21]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[21]~477 (
// Equation(s):
// \myprocessor|my_regfile|valB[21]~477_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & (((\myprocessor|my_regfile|valB[18]~42_combout )))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & ((\myprocessor|my_regfile|valB[18]~42_combout  & 
// (\myprocessor|my_regfile|valB[21]~472_combout )) # (!\myprocessor|my_regfile|valB[18]~42_combout  & ((\myprocessor|my_regfile|valB[21]~476_combout )))))

	.dataa(\myprocessor|my_regfile|valB[21]~472_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datad(\myprocessor|my_regfile|valB[21]~476_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[21]~477_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[21]~477 .lut_mask = 16'hE3E0;
defparam \myprocessor|my_regfile|valB[21]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[21]~478 (
// Equation(s):
// \myprocessor|my_regfile|valB[21]~478_combout  = (\myprocessor|my_regfile|valB[21]~477_combout  & (((\myprocessor|my_regfile|regs:8:reg_array|r|bits:21:r~q ) # (!\myprocessor|my_regfile|valB[18]~47_combout )))) # 
// (!\myprocessor|my_regfile|valB[21]~477_combout  & (\myprocessor|my_regfile|valB[21]~462_combout  & ((\myprocessor|my_regfile|valB[18]~47_combout ))))

	.dataa(\myprocessor|my_regfile|valB[21]~462_combout ),
	.datab(\myprocessor|my_regfile|regs:8:reg_array|r|bits:21:r~q ),
	.datac(\myprocessor|my_regfile|valB[21]~477_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~47_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[21]~478_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[21]~478 .lut_mask = 16'hCAF0;
defparam \myprocessor|my_regfile|valB[21]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N10
cycloneive_lcell_comb \myprocessor|ALUSrc_mux|F[21]~19 (
// Equation(s):
// \myprocessor|ALUSrc_mux|F[21]~19_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_regfile|valB[21]~478_combout 
// )))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\myprocessor|my_regfile|valB[21]~478_combout ),
	.cin(gnd),
	.combout(\myprocessor|ALUSrc_mux|F[21]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|ALUSrc_mux|F[21]~19 .lut_mask = 16'hF5A0;
defparam \myprocessor|ALUSrc_mux|F[21]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N10
cycloneive_lcell_comb \myprocessor|my_control|func[0]~0 (
// Equation(s):
// \myprocessor|my_control|func[0]~0_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27] & 
// !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27]))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myprocessor|my_control|func[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_control|func[0]~0 .lut_mask = 16'hF2AA;
defparam \myprocessor|my_control|func[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~61 (
// Equation(s):
// \myprocessor|keyIn_mux|F~61_combout  = (\myprocessor|my_alu|R[4]~28_combout  & ((\myprocessor|my_regfile|valA[21]~444_combout ) # ((\myprocessor|ALUSrc_mux|F[21]~19_combout )))) # (!\myprocessor|my_alu|R[4]~28_combout  & 
// (\myprocessor|my_regfile|valA[21]~444_combout  $ (\myprocessor|ALUSrc_mux|F[21]~19_combout  $ (\myprocessor|my_control|func[0]~0_combout ))))

	.dataa(\myprocessor|my_regfile|valA[21]~444_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[21]~19_combout ),
	.datac(\myprocessor|my_control|func[0]~0_combout ),
	.datad(\myprocessor|my_alu|R[4]~28_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~61_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~61 .lut_mask = 16'hEE96;
defparam \myprocessor|keyIn_mux|F~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[28]~12 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[28]~12_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] & 
// ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[28]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[28]~12 .lut_mask = 16'hD9D9;
defparam \myprocessor|MemtoReg_mux|F[28]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N12
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[19]~8 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[19]~8_combout  = (\myprocessor|my_control|func[0]~0_combout ) # ((\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4])) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// ((\myprocessor|my_regfile|valB[4]~238_combout ))))

	.dataa(\myprocessor|my_control|func[0]~0_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\myprocessor|my_control|ALUSrc~0_combout ),
	.datad(\myprocessor|my_regfile|valB[4]~238_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[19]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[19]~8 .lut_mask = 16'hEFEA;
defparam \myprocessor|MemtoReg_mux|F[19]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N28
cycloneive_lcell_comb \myprocessor|ALUSrc_mux|F[1]~0 (
// Equation(s):
// \myprocessor|ALUSrc_mux|F[1]~0_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [1])) # (!\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_regfile|valB[1]~95_combout )))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datad(\myprocessor|my_regfile|valB[1]~95_combout ),
	.cin(gnd),
	.combout(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|ALUSrc_mux|F[1]~0 .lut_mask = 16'hF5A0;
defparam \myprocessor|ALUSrc_mux|F[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N31
dffeas \myprocessor|my_regfile|regs:1:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~45_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:1:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N13
dffeas \myprocessor|my_regfile|regs:6:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~45_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:6:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N29
dffeas \myprocessor|my_regfile|regs:4:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~45_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:4:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[11]~277 (
// Equation(s):
// \myprocessor|my_regfile|valA[11]~277_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:11:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:11:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|regs:6:reg_array|r|bits:11:r~q ),
	.datac(\myprocessor|my_regfile|regs:4:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[11]~277_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[11]~277 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valA[11]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N5
dffeas \myprocessor|my_regfile|regs:5:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~45_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:5:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[11]~278 (
// Equation(s):
// \myprocessor|my_regfile|valA[11]~278_combout  = (\myprocessor|my_regfile|valA[11]~277_combout  & (((\myprocessor|my_regfile|regs:7:reg_array|r|bits:11:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|my_regfile|valA[11]~277_combout  & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:11:r~q  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|my_regfile|valA[11]~277_combout ),
	.datab(\myprocessor|my_regfile|regs:5:reg_array|r|bits:11:r~q ),
	.datac(\myprocessor|my_regfile|regs:7:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[11]~278_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[11]~278 .lut_mask = 16'hE4AA;
defparam \myprocessor|my_regfile|valA[11]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valA[11]~279 (
// Equation(s):
// \myprocessor|my_regfile|valA[11]~279_combout  = (\myprocessor|my_regfile|valA[8]~17_combout  & ((\myprocessor|my_regfile|valA[8]~18_combout  & ((\myprocessor|my_regfile|valA[11]~278_combout ))) # (!\myprocessor|my_regfile|valA[8]~18_combout  & 
// (\myprocessor|my_regfile|regs:1:reg_array|r|bits:11:r~q )))) # (!\myprocessor|my_regfile|valA[8]~17_combout  & (\myprocessor|my_regfile|valA[8]~18_combout ))

	.dataa(\myprocessor|my_regfile|valA[8]~17_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~18_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|my_regfile|valA[11]~278_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[11]~279_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[11]~279 .lut_mask = 16'hEC64;
defparam \myprocessor|my_regfile|valA[11]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N31
dffeas \myprocessor|my_regfile|regs:3:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~45_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:3:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N5
dffeas \myprocessor|my_regfile|regs:2:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~45_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:2:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valA[11]~280 (
// Equation(s):
// \myprocessor|my_regfile|valA[11]~280_combout  = (\myprocessor|my_regfile|valA[11]~279_combout  & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:11:r~q ) # ((!\myprocessor|my_regfile|valA[8]~14_combout )))) # 
// (!\myprocessor|my_regfile|valA[11]~279_combout  & (((\myprocessor|my_regfile|regs:2:reg_array|r|bits:11:r~q  & \myprocessor|my_regfile|valA[8]~14_combout ))))

	.dataa(\myprocessor|my_regfile|valA[11]~279_combout ),
	.datab(\myprocessor|my_regfile|regs:3:reg_array|r|bits:11:r~q ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|my_regfile|valA[8]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[11]~280_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[11]~280 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valA[11]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N0
cycloneive_lcell_comb \myprocessor|my_regfile|regs:25:reg_array|r|bits:11:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:25:reg_array|r|bits:11:r~feeder_combout  = \myprocessor|keyIn_mux|F~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:25:reg_array|r|bits:11:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:11:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:11:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N1
dffeas \myprocessor|my_regfile|regs:25:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:25:reg_array|r|bits:11:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:25:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N9
dffeas \myprocessor|my_regfile|regs:17:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~45_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:17:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[11]~267 (
// Equation(s):
// \myprocessor|my_regfile|valA[11]~267_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:11:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|regs:17:reg_array|r|bits:11:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|my_regfile|regs:25:reg_array|r|bits:11:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[11]~267_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[11]~267 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valA[11]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y43_N25
dffeas \myprocessor|my_regfile|regs:21:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~45_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:21:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y40_N23
dffeas \myprocessor|my_regfile|regs:29:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~45_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:29:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[11]~268 (
// Equation(s):
// \myprocessor|my_regfile|valA[11]~268_combout  = (\myprocessor|my_regfile|valA[11]~267_combout  & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:11:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]))) # 
// (!\myprocessor|my_regfile|valA[11]~267_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:11:r~q )))

	.dataa(\myprocessor|my_regfile|valA[11]~267_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|my_regfile|regs:29:reg_array|r|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[11]~268_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[11]~268 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valA[11]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N19
dffeas \myprocessor|my_regfile|regs:27:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~45_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:27:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y40_N21
dffeas \myprocessor|my_regfile|regs:31:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~45_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:31:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y40_N7
dffeas \myprocessor|my_regfile|regs:19:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~45_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:19:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y40_N11
dffeas \myprocessor|my_regfile|regs:23:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~45_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:23:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[11]~274 (
// Equation(s):
// \myprocessor|my_regfile|valA[11]~274_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:11:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (\myprocessor|my_regfile|regs:19:reg_array|r|bits:11:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|my_regfile|regs:23:reg_array|r|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[11]~274_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[11]~274 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[11]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[11]~275 (
// Equation(s):
// \myprocessor|my_regfile|valA[11]~275_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[11]~274_combout  & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:11:r~q ))) # 
// (!\myprocessor|my_regfile|valA[11]~274_combout  & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:11:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|valA[11]~274_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|regs:27:reg_array|r|bits:11:r~q ),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|my_regfile|valA[11]~274_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[11]~275_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[11]~275 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[11]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N28
cycloneive_lcell_comb \myprocessor|my_regfile|regs:20:reg_array|r|bits:11:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:20:reg_array|r|bits:11:r~feeder_combout  = \myprocessor|keyIn_mux|F~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:20:reg_array|r|bits:11:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:11:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:11:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N29
dffeas \myprocessor|my_regfile|regs:20:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:20:reg_array|r|bits:11:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:20:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y40_N21
dffeas \myprocessor|my_regfile|regs:28:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~45_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:28:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y39_N7
dffeas \myprocessor|my_regfile|regs:24:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~45_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:24:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y39_N11
dffeas \myprocessor|my_regfile|regs:16:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~45_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:16:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[11]~271 (
// Equation(s):
// \myprocessor|my_regfile|valA[11]~271_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [19] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|regs:24:reg_array|r|bits:11:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:11:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:24:reg_array|r|bits:11:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[11]~271_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[11]~271 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valA[11]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[11]~272 (
// Equation(s):
// \myprocessor|my_regfile|valA[11]~272_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[11]~271_combout  & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:11:r~q ))) # 
// (!\myprocessor|my_regfile|valA[11]~271_combout  & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:11:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|valA[11]~271_combout ))))

	.dataa(\myprocessor|my_regfile|regs:20:reg_array|r|bits:11:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|my_regfile|valA[11]~271_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[11]~272_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[11]~272 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[11]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N3
dffeas \myprocessor|my_regfile|regs:26:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~45_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:26:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N25
dffeas \myprocessor|my_regfile|regs:30:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~45_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:30:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y40_N29
dffeas \myprocessor|my_regfile|regs:22:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~45_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:22:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N19
dffeas \myprocessor|my_regfile|regs:18:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~45_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:18:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[11]~269 (
// Equation(s):
// \myprocessor|my_regfile|valA[11]~269_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [20] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:22:reg_array|r|bits:11:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|my_regfile|regs:18:reg_array|r|bits:11:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:22:reg_array|r|bits:11:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[11]~269_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[11]~269 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valA[11]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[11]~270 (
// Equation(s):
// \myprocessor|my_regfile|valA[11]~270_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[11]~269_combout  & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:11:r~q ))) # 
// (!\myprocessor|my_regfile|valA[11]~269_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:11:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|valA[11]~269_combout ))))

	.dataa(\myprocessor|my_regfile|regs:26:reg_array|r|bits:11:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|my_regfile|valA[11]~269_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[11]~270_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[11]~270 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[11]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[11]~273 (
// Equation(s):
// \myprocessor|my_regfile|valA[11]~273_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\myprocessor|my_regfile|valA[11]~270_combout )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|valA[11]~272_combout )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|valA[11]~272_combout ),
	.datad(\myprocessor|my_regfile|valA[11]~270_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[11]~273_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[11]~273 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[11]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[11]~276 (
// Equation(s):
// \myprocessor|my_regfile|valA[11]~276_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[11]~273_combout  & ((\myprocessor|my_regfile|valA[11]~275_combout ))) # 
// (!\myprocessor|my_regfile|valA[11]~273_combout  & (\myprocessor|my_regfile|valA[11]~268_combout )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_regfile|valA[11]~273_combout ))))

	.dataa(\myprocessor|my_regfile|valA[11]~268_combout ),
	.datab(\myprocessor|my_regfile|valA[11]~275_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|my_regfile|valA[11]~273_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[11]~276_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[11]~276 .lut_mask = 16'hCFA0;
defparam \myprocessor|my_regfile|valA[11]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[11]~281 (
// Equation(s):
// \myprocessor|my_regfile|valA[11]~281_combout  = (\myprocessor|my_regfile|valA[8]~13_combout  & (((\myprocessor|my_regfile|valA[8]~10_combout )))) # (!\myprocessor|my_regfile|valA[8]~13_combout  & ((\myprocessor|my_regfile|valA[8]~10_combout  & 
// ((\myprocessor|my_regfile|valA[11]~276_combout ))) # (!\myprocessor|my_regfile|valA[8]~10_combout  & (\myprocessor|my_regfile|valA[11]~280_combout ))))

	.dataa(\myprocessor|my_regfile|valA[11]~280_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datad(\myprocessor|my_regfile|valA[11]~276_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[11]~281_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[11]~281 .lut_mask = 16'hF2C2;
defparam \myprocessor|my_regfile|valA[11]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N23
dffeas \myprocessor|my_regfile|regs:13:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~45_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:13:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N5
dffeas \myprocessor|my_regfile|regs:12:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~45_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:12:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N19
dffeas \myprocessor|my_regfile|regs:14:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~45_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:14:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valA[11]~282 (
// Equation(s):
// \myprocessor|my_regfile|valA[11]~282_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:11:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:11:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:12:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|my_regfile|regs:14:reg_array|r|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[11]~282_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[11]~282 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[11]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N5
dffeas \myprocessor|my_regfile|regs:15:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~45_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:15:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valA[11]~283 (
// Equation(s):
// \myprocessor|my_regfile|valA[11]~283_combout  = (\myprocessor|my_regfile|valA[11]~282_combout  & (((\myprocessor|my_regfile|regs:15:reg_array|r|bits:11:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|my_regfile|valA[11]~282_combout  & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:11:r~q  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|my_regfile|regs:13:reg_array|r|bits:11:r~q ),
	.datab(\myprocessor|my_regfile|valA[11]~282_combout ),
	.datac(\myprocessor|my_regfile|regs:15:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[11]~283_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[11]~283 .lut_mask = 16'hE2CC;
defparam \myprocessor|my_regfile|valA[11]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N1
dffeas \myprocessor|my_regfile|regs:9:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~45_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:9:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N11
dffeas \myprocessor|my_regfile|regs:8:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|keyIn_mux|F~45_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:8:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[11]~265 (
// Equation(s):
// \myprocessor|my_regfile|valA[11]~265_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:11:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:11:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|my_regfile|regs:8:reg_array|r|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[11]~265_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[11]~265 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valA[11]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N7
dffeas \myprocessor|my_regfile|regs:10:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~45_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:10:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N19
dffeas \myprocessor|my_regfile|regs:11:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~45_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:11:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[11]~266 (
// Equation(s):
// \myprocessor|my_regfile|valA[11]~266_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[11]~265_combout  & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:11:r~q ))) # 
// (!\myprocessor|my_regfile|valA[11]~265_combout  & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:11:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|valA[11]~265_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|valA[11]~265_combout ),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|my_regfile|regs:11:reg_array|r|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[11]~266_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[11]~266 .lut_mask = 16'hEC64;
defparam \myprocessor|my_regfile|valA[11]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[11]~284 (
// Equation(s):
// \myprocessor|my_regfile|valA[11]~284_combout  = (\myprocessor|my_regfile|valA[11]~281_combout  & (((\myprocessor|my_regfile|valA[11]~283_combout )) # (!\myprocessor|my_regfile|valA[8]~13_combout ))) # (!\myprocessor|my_regfile|valA[11]~281_combout  & 
// (\myprocessor|my_regfile|valA[8]~13_combout  & ((\myprocessor|my_regfile|valA[11]~266_combout ))))

	.dataa(\myprocessor|my_regfile|valA[11]~281_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datac(\myprocessor|my_regfile|valA[11]~283_combout ),
	.datad(\myprocessor|my_regfile|valA[11]~266_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[11]~284_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[11]~284 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[11]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N14
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~19 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~19_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[10]~264_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[11]~284_combout )))

	.dataa(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_regfile|valA[10]~264_combout ),
	.datad(\myprocessor|my_regfile|valA[11]~284_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~19 .lut_mask = 16'hF5A0;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N0
cycloneive_lcell_comb \myprocessor|my_alu|R[0]~5 (
// Equation(s):
// \myprocessor|my_alu|R[0]~5_combout  = ((\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4])) # (!\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_regfile|valB[4]~238_combout )))) # 
// (!\myprocessor|my_control|func[0]~0_combout )

	.dataa(\myprocessor|my_control|func[0]~0_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\myprocessor|my_control|ALUSrc~0_combout ),
	.datad(\myprocessor|my_regfile|valB[4]~238_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[0]~5 .lut_mask = 16'hDFD5;
defparam \myprocessor|my_alu|R[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N17
dffeas \myprocessor|my_regfile|regs:13:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[5]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:13:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N9
dffeas \myprocessor|my_regfile|regs:15:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[5]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:15:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N9
dffeas \myprocessor|my_regfile|regs:12:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[5]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:12:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N11
dffeas \myprocessor|my_regfile|regs:14:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[5]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:14:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[5]~162 (
// Equation(s):
// \myprocessor|my_regfile|valA[5]~162_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|regs:14:reg_array|r|bits:5:r~q ) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:5:r~q  & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|my_regfile|regs:12:reg_array|r|bits:5:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:14:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[5]~162_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[5]~162 .lut_mask = 16'hCCE2;
defparam \myprocessor|my_regfile|valA[5]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[5]~163 (
// Equation(s):
// \myprocessor|my_regfile|valA[5]~163_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[5]~162_combout  & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:5:r~q ))) # 
// (!\myprocessor|my_regfile|valA[5]~162_combout  & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:5:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_regfile|valA[5]~162_combout ))))

	.dataa(\myprocessor|my_regfile|regs:13:reg_array|r|bits:5:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:15:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|my_regfile|valA[5]~162_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[5]~163_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[5]~163 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[5]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N31
dffeas \myprocessor|my_regfile|regs:11:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[5]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:11:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N5
dffeas \myprocessor|my_regfile|regs:10:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[5]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:10:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N25
dffeas \myprocessor|my_regfile|regs:9:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[5]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:9:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[5]~145 (
// Equation(s):
// \myprocessor|my_regfile|valA[5]~145_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:5:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:5:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|my_regfile|regs:8:reg_array|r|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[5]~145_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[5]~145 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valA[5]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[5]~146 (
// Equation(s):
// \myprocessor|my_regfile|valA[5]~146_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[5]~145_combout  & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:5:r~q )) # 
// (!\myprocessor|my_regfile|valA[5]~145_combout  & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:5:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[5]~145_combout ))))

	.dataa(\myprocessor|my_regfile|regs:11:reg_array|r|bits:5:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|my_regfile|valA[5]~145_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[5]~146_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[5]~146 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valA[5]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N27
dffeas \myprocessor|my_regfile|regs:7:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[5]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:7:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N16
cycloneive_lcell_comb \myprocessor|my_regfile|regs:6:reg_array|r|bits:5:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:6:reg_array|r|bits:5:r~feeder_combout  = \myprocessor|keyIn_mux|F[5]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|keyIn_mux|F[5]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:6:reg_array|r|bits:5:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:5:r~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:5:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N17
dffeas \myprocessor|my_regfile|regs:6:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:6:reg_array|r|bits:5:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:6:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N5
dffeas \myprocessor|my_regfile|regs:4:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[5]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:4:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valA[5]~157 (
// Equation(s):
// \myprocessor|my_regfile|valA[5]~157_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:5:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:5:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:6:reg_array|r|bits:5:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:4:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[5]~157_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[5]~157 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valA[5]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N21
dffeas \myprocessor|my_regfile|regs:5:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[5]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:5:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valA[5]~158 (
// Equation(s):
// \myprocessor|my_regfile|valA[5]~158_combout  = (\myprocessor|my_regfile|valA[5]~157_combout  & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:5:r~q ) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|my_regfile|valA[5]~157_combout  & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & \myprocessor|my_regfile|regs:5:reg_array|r|bits:5:r~q ))))

	.dataa(\myprocessor|my_regfile|regs:7:reg_array|r|bits:5:r~q ),
	.datab(\myprocessor|my_regfile|valA[5]~157_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|my_regfile|regs:5:reg_array|r|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[5]~158_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[5]~158 .lut_mask = 16'hBC8C;
defparam \myprocessor|my_regfile|valA[5]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N29
dffeas \myprocessor|my_regfile|regs:1:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[5]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:1:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[5]~159 (
// Equation(s):
// \myprocessor|my_regfile|valA[5]~159_combout  = (\myprocessor|my_regfile|valA[8]~18_combout  & ((\myprocessor|my_regfile|valA[5]~158_combout ) # ((!\myprocessor|my_regfile|valA[8]~17_combout )))) # (!\myprocessor|my_regfile|valA[8]~18_combout  & 
// (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:5:r~q  & \myprocessor|my_regfile|valA[8]~17_combout ))))

	.dataa(\myprocessor|my_regfile|valA[8]~18_combout ),
	.datab(\myprocessor|my_regfile|valA[5]~158_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|my_regfile|valA[8]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[5]~159_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[5]~159 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valA[5]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N21
dffeas \myprocessor|my_regfile|regs:2:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[5]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:2:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N11
dffeas \myprocessor|my_regfile|regs:3:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[5]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:3:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valA[5]~160 (
// Equation(s):
// \myprocessor|my_regfile|valA[5]~160_combout  = (\myprocessor|my_regfile|valA[5]~159_combout  & (((\myprocessor|my_regfile|regs:3:reg_array|r|bits:5:r~q ) # (!\myprocessor|my_regfile|valA[8]~14_combout )))) # (!\myprocessor|my_regfile|valA[5]~159_combout  
// & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:5:r~q  & (\myprocessor|my_regfile|valA[8]~14_combout )))

	.dataa(\myprocessor|my_regfile|valA[5]~159_combout ),
	.datab(\myprocessor|my_regfile|regs:2:reg_array|r|bits:5:r~q ),
	.datac(\myprocessor|my_regfile|valA[8]~14_combout ),
	.datad(\myprocessor|my_regfile|regs:3:reg_array|r|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[5]~160_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[5]~160 .lut_mask = 16'hEA4A;
defparam \myprocessor|my_regfile|valA[5]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N27
dffeas \myprocessor|my_regfile|regs:26:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[5]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:26:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N15
dffeas \myprocessor|my_regfile|regs:22:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[5]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:22:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N31
dffeas \myprocessor|my_regfile|regs:18:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[5]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:18:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[5]~149 (
// Equation(s):
// \myprocessor|my_regfile|valA[5]~149_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:5:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|regs:18:reg_array|r|bits:5:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|my_regfile|regs:22:reg_array|r|bits:5:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[5]~149_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[5]~149 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valA[5]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N15
dffeas \myprocessor|my_regfile|regs:30:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[5]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:30:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[5]~150 (
// Equation(s):
// \myprocessor|my_regfile|valA[5]~150_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[5]~149_combout  & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:5:r~q ))) # 
// (!\myprocessor|my_regfile|valA[5]~149_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:5:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|valA[5]~149_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|regs:26:reg_array|r|bits:5:r~q ),
	.datac(\myprocessor|my_regfile|valA[5]~149_combout ),
	.datad(\myprocessor|my_regfile|regs:30:reg_array|r|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[5]~150_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[5]~150 .lut_mask = 16'hF858;
defparam \myprocessor|my_regfile|valA[5]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N25
dffeas \myprocessor|my_regfile|regs:16:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[5]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:16:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N31
dffeas \myprocessor|my_regfile|regs:24:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[5]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:24:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[5]~151 (
// Equation(s):
// \myprocessor|my_regfile|valA[5]~151_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:5:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (\myprocessor|my_regfile|regs:16:reg_array|r|bits:5:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|my_regfile|regs:24:reg_array|r|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[5]~151_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[5]~151 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[5]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N5
dffeas \myprocessor|my_regfile|regs:28:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[5]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:28:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N10
cycloneive_lcell_comb \myprocessor|my_regfile|regs:20:reg_array|r|bits:5:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:20:reg_array|r|bits:5:r~feeder_combout  = \myprocessor|keyIn_mux|F[5]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|keyIn_mux|F[5]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:20:reg_array|r|bits:5:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:5:r~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:5:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N11
dffeas \myprocessor|my_regfile|regs:20:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:20:reg_array|r|bits:5:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:20:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valA[5]~152 (
// Equation(s):
// \myprocessor|my_regfile|valA[5]~152_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[5]~151_combout  & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:5:r~q )) # 
// (!\myprocessor|my_regfile|valA[5]~151_combout  & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:5:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|valA[5]~151_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|valA[5]~151_combout ),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|my_regfile|regs:20:reg_array|r|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[5]~152_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[5]~152 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[5]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[5]~153 (
// Equation(s):
// \myprocessor|my_regfile|valA[5]~153_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[5]~150_combout ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & \myprocessor|my_regfile|valA[5]~152_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|valA[5]~150_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|my_regfile|valA[5]~152_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[5]~153_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[5]~153 .lut_mask = 16'hADA8;
defparam \myprocessor|my_regfile|valA[5]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N27
dffeas \myprocessor|my_regfile|regs:27:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[5]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:27:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N13
dffeas \myprocessor|my_regfile|regs:31:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[5]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:31:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N1
dffeas \myprocessor|my_regfile|regs:19:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[5]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:19:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N29
dffeas \myprocessor|my_regfile|regs:23:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[5]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:23:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[5]~154 (
// Equation(s):
// \myprocessor|my_regfile|valA[5]~154_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|regs:23:reg_array|r|bits:5:r~q ) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:19:reg_array|r|bits:5:r~q  & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|my_regfile|regs:19:reg_array|r|bits:5:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:23:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[5]~154_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[5]~154 .lut_mask = 16'hCCE2;
defparam \myprocessor|my_regfile|valA[5]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[5]~155 (
// Equation(s):
// \myprocessor|my_regfile|valA[5]~155_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[5]~154_combout  & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:5:r~q ))) # 
// (!\myprocessor|my_regfile|valA[5]~154_combout  & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:5:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|valA[5]~154_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|regs:27:reg_array|r|bits:5:r~q ),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|my_regfile|valA[5]~154_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[5]~155_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[5]~155 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[5]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N19
dffeas \myprocessor|my_regfile|regs:17:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[5]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:17:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N16
cycloneive_lcell_comb \myprocessor|my_regfile|regs:25:reg_array|r|bits:5:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:25:reg_array|r|bits:5:r~feeder_combout  = \myprocessor|keyIn_mux|F[5]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F[5]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:25:reg_array|r|bits:5:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:5:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:5:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N17
dffeas \myprocessor|my_regfile|regs:25:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:25:reg_array|r|bits:5:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:25:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[5]~147 (
// Equation(s):
// \myprocessor|my_regfile|valA[5]~147_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:5:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (\myprocessor|my_regfile|regs:17:reg_array|r|bits:5:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|my_regfile|regs:25:reg_array|r|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[5]~147_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[5]~147 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[5]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N23
dffeas \myprocessor|my_regfile|regs:29:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[5]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:29:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N29
dffeas \myprocessor|my_regfile|regs:21:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[5]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:21:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[5]~148 (
// Equation(s):
// \myprocessor|my_regfile|valA[5]~148_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[5]~147_combout  & (\myprocessor|my_regfile|regs:29:reg_array|r|bits:5:r~q )) # 
// (!\myprocessor|my_regfile|valA[5]~147_combout  & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:5:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|valA[5]~147_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|valA[5]~147_combout ),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|my_regfile|regs:21:reg_array|r|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[5]~148_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[5]~148 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[5]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[5]~156 (
// Equation(s):
// \myprocessor|my_regfile|valA[5]~156_combout  = (\myprocessor|my_regfile|valA[5]~153_combout  & ((\myprocessor|my_regfile|valA[5]~155_combout ) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|my_regfile|valA[5]~153_combout  & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & \myprocessor|my_regfile|valA[5]~148_combout ))))

	.dataa(\myprocessor|my_regfile|valA[5]~153_combout ),
	.datab(\myprocessor|my_regfile|valA[5]~155_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|my_regfile|valA[5]~148_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[5]~156_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[5]~156 .lut_mask = 16'hDA8A;
defparam \myprocessor|my_regfile|valA[5]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[5]~161 (
// Equation(s):
// \myprocessor|my_regfile|valA[5]~161_combout  = (\myprocessor|my_regfile|valA[8]~10_combout  & ((\myprocessor|my_regfile|valA[8]~13_combout ) # ((\myprocessor|my_regfile|valA[5]~156_combout )))) # (!\myprocessor|my_regfile|valA[8]~10_combout  & 
// (!\myprocessor|my_regfile|valA[8]~13_combout  & (\myprocessor|my_regfile|valA[5]~160_combout )))

	.dataa(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datac(\myprocessor|my_regfile|valA[5]~160_combout ),
	.datad(\myprocessor|my_regfile|valA[5]~156_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[5]~161_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[5]~161 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[5]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[5]~164 (
// Equation(s):
// \myprocessor|my_regfile|valA[5]~164_combout  = (\myprocessor|my_regfile|valA[8]~13_combout  & ((\myprocessor|my_regfile|valA[5]~161_combout  & (\myprocessor|my_regfile|valA[5]~163_combout )) # (!\myprocessor|my_regfile|valA[5]~161_combout  & 
// ((\myprocessor|my_regfile|valA[5]~146_combout ))))) # (!\myprocessor|my_regfile|valA[8]~13_combout  & (((\myprocessor|my_regfile|valA[5]~161_combout ))))

	.dataa(\myprocessor|my_regfile|valA[5]~163_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datac(\myprocessor|my_regfile|valA[5]~146_combout ),
	.datad(\myprocessor|my_regfile|valA[5]~161_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[5]~164_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[5]~164 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valA[5]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N5
dffeas \myprocessor|my_regfile|regs:16:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[2]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:16:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N31
dffeas \myprocessor|my_regfile|regs:17:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[2]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:17:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N27
dffeas \myprocessor|my_regfile|regs:19:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[2]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:19:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N3
dffeas \myprocessor|my_regfile|regs:23:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[2]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:23:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N1
dffeas \myprocessor|my_regfile|regs:22:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[2]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:22:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N31
dffeas \myprocessor|my_regfile|regs:21:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[2]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:21:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N9
dffeas \myprocessor|my_regfile|regs:20:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[2]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:20:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[2]~183 (
// Equation(s):
// \myprocessor|my_regfile|valB[2]~183_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|valB[18]~19_combout )) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout  & 
// ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:2:r~q ))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:2:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|my_regfile|regs:20:reg_array|r|bits:2:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[2]~183_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[2]~183 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[2]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[2]~184 (
// Equation(s):
// \myprocessor|my_regfile|valB[2]~184_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[2]~183_combout  & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:2:r~q ))) # (!\myprocessor|my_regfile|valB[2]~183_combout  & 
// (\myprocessor|my_regfile|regs:23:reg_array|r|bits:2:r~q )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[2]~183_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|regs:23:reg_array|r|bits:2:r~q ),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|my_regfile|valB[2]~183_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[2]~184_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[2]~184 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[2]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N25
dffeas \myprocessor|my_regfile|regs:18:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[2]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:18:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[2]~185 (
// Equation(s):
// \myprocessor|my_regfile|valB[2]~185_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[2]~184_combout ) # ((\myprocessor|my_regfile|valB[18]~31_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & 
// (((\myprocessor|my_regfile|regs:18:reg_array|r|bits:2:r~q  & !\myprocessor|my_regfile|valB[18]~31_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[2]~184_combout ),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[2]~185_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[2]~185 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valB[2]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[2]~186 (
// Equation(s):
// \myprocessor|my_regfile|valB[2]~186_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[2]~185_combout  & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:2:r~q ))) # (!\myprocessor|my_regfile|valB[2]~185_combout  & 
// (\myprocessor|my_regfile|regs:17:reg_array|r|bits:2:r~q )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[2]~185_combout ))))

	.dataa(\myprocessor|my_regfile|regs:17:reg_array|r|bits:2:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|my_regfile|valB[2]~185_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[2]~186_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[2]~186 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[2]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[2]~187 (
// Equation(s):
// \myprocessor|my_regfile|valB[2]~187_combout  = (\myprocessor|my_regfile|valB[18]~35_combout  & ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:2:r~q ) # ((\myprocessor|RegTar_mux|F[3]~0_combout )))) # (!\myprocessor|my_regfile|valB[18]~35_combout  & 
// (((\myprocessor|my_regfile|valB[2]~186_combout  & !\myprocessor|RegTar_mux|F[3]~0_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datab(\myprocessor|my_regfile|regs:16:reg_array|r|bits:2:r~q ),
	.datac(\myprocessor|my_regfile|valB[2]~186_combout ),
	.datad(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[2]~187_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[2]~187 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valB[2]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N11
dffeas \myprocessor|my_regfile|regs:24:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[2]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:24:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N20
cycloneive_lcell_comb \myprocessor|my_regfile|regs:25:reg_array|r|bits:2:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:25:reg_array|r|bits:2:r~feeder_combout  = \myprocessor|keyIn_mux|F[2]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F[2]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:25:reg_array|r|bits:2:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:2:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:2:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N21
dffeas \myprocessor|my_regfile|regs:25:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:25:reg_array|r|bits:2:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:25:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y38_N23
dffeas \myprocessor|my_regfile|regs:26:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[2]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:26:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[2]~181 (
// Equation(s):
// \myprocessor|my_regfile|valB[2]~181_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[18]~31_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout  & 
// (\myprocessor|my_regfile|regs:25:reg_array|r|bits:2:r~q )) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:2:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:25:reg_array|r|bits:2:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[2]~181_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[2]~181 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valB[2]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N3
dffeas \myprocessor|my_regfile|regs:30:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[2]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:30:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N1
dffeas \myprocessor|my_regfile|regs:31:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[2]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:31:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N19
dffeas \myprocessor|my_regfile|regs:29:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[2]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:29:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[2]~179 (
// Equation(s):
// \myprocessor|my_regfile|valB[2]~179_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:2:r~q ) # ((\myprocessor|my_regfile|valB[18]~19_combout )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  
// & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:2:r~q  & !\myprocessor|my_regfile|valB[18]~19_combout ))))

	.dataa(\myprocessor|my_regfile|regs:31:reg_array|r|bits:2:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[2]~179_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[2]~179 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valB[2]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N17
dffeas \myprocessor|my_regfile|regs:28:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[2]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:28:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[2]~180 (
// Equation(s):
// \myprocessor|my_regfile|valB[2]~180_combout  = (\myprocessor|my_regfile|valB[2]~179_combout  & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:2:r~q ) # ((!\myprocessor|my_regfile|valB[18]~19_combout )))) # (!\myprocessor|my_regfile|valB[2]~179_combout 
//  & (((\myprocessor|my_regfile|regs:28:reg_array|r|bits:2:r~q  & \myprocessor|my_regfile|valB[18]~19_combout ))))

	.dataa(\myprocessor|my_regfile|regs:30:reg_array|r|bits:2:r~q ),
	.datab(\myprocessor|my_regfile|valB[2]~179_combout ),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[2]~180_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[2]~180 .lut_mask = 16'hB8CC;
defparam \myprocessor|my_regfile|valB[2]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[2]~182 (
// Equation(s):
// \myprocessor|my_regfile|valB[2]~182_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[2]~181_combout  & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:2:r~q )) # (!\myprocessor|my_regfile|valB[2]~181_combout  & 
// ((\myprocessor|my_regfile|valB[2]~180_combout ))))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (\myprocessor|my_regfile|valB[2]~181_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[2]~181_combout ),
	.datac(\myprocessor|my_regfile|regs:27:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|my_regfile|valB[2]~180_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[2]~182_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[2]~182 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valB[2]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[2]~188 (
// Equation(s):
// \myprocessor|my_regfile|valB[2]~188_combout  = (\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[2]~187_combout  & (\myprocessor|my_regfile|regs:24:reg_array|r|bits:2:r~q )) # (!\myprocessor|my_regfile|valB[2]~187_combout  & 
// ((\myprocessor|my_regfile|valB[2]~182_combout ))))) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & (\myprocessor|my_regfile|valB[2]~187_combout ))

	.dataa(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datab(\myprocessor|my_regfile|valB[2]~187_combout ),
	.datac(\myprocessor|my_regfile|regs:24:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|my_regfile|valB[2]~182_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[2]~188_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[2]~188 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valB[2]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N31
dffeas \myprocessor|my_regfile|regs:8:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|keyIn_mux|F[2]~23_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:8:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y42_N7
dffeas \myprocessor|my_regfile|regs:1:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[2]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:1:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y42_N5
dffeas \myprocessor|my_regfile|regs:2:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[2]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:2:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y42_N19
dffeas \myprocessor|my_regfile|regs:3:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[2]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:3:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N11
dffeas \myprocessor|my_regfile|regs:6:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[2]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:6:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N1
dffeas \myprocessor|my_regfile|regs:7:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[2]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:7:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N21
dffeas \myprocessor|my_regfile|regs:4:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[2]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:4:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N11
dffeas \myprocessor|my_regfile|regs:5:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[2]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:5:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[2]~193 (
// Equation(s):
// \myprocessor|my_regfile|valB[2]~193_combout  = (\myprocessor|my_regfile|valB[18]~63_combout  & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:2:r~q ) # ((!\myprocessor|my_regfile|valB[18]~66_combout )))) # (!\myprocessor|my_regfile|valB[18]~63_combout  
// & (((\myprocessor|my_regfile|regs:5:reg_array|r|bits:2:r~q  & \myprocessor|my_regfile|valB[18]~66_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~63_combout ),
	.datab(\myprocessor|my_regfile|regs:4:reg_array|r|bits:2:r~q ),
	.datac(\myprocessor|my_regfile|regs:5:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~66_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[2]~193_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[2]~193 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valB[2]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[2]~194 (
// Equation(s):
// \myprocessor|my_regfile|valB[2]~194_combout  = (\myprocessor|my_regfile|valB[18]~67_combout  & ((\myprocessor|my_regfile|valB[2]~193_combout  & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:2:r~q )) # (!\myprocessor|my_regfile|valB[2]~193_combout  & 
// ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:2:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~67_combout  & (((\myprocessor|my_regfile|valB[2]~193_combout ))))

	.dataa(\myprocessor|my_regfile|regs:6:reg_array|r|bits:2:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~67_combout ),
	.datac(\myprocessor|my_regfile|regs:7:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|my_regfile|valB[2]~193_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[2]~194_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[2]~194 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valB[2]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[2]~195 (
// Equation(s):
// \myprocessor|my_regfile|valB[2]~195_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & (\myprocessor|my_regfile|valB[18]~52_combout )) # (!\myprocessor|my_regfile|valB[18]~50_combout  & ((\myprocessor|my_regfile|valB[18]~52_combout  & 
// (\myprocessor|my_regfile|regs:3:reg_array|r|bits:2:r~q )) # (!\myprocessor|my_regfile|valB[18]~52_combout  & ((\myprocessor|my_regfile|valB[2]~194_combout )))))

	.dataa(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datac(\myprocessor|my_regfile|regs:3:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|my_regfile|valB[2]~194_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[2]~195_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[2]~195 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valB[2]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[2]~196 (
// Equation(s):
// \myprocessor|my_regfile|valB[2]~196_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & ((\myprocessor|my_regfile|valB[2]~195_combout  & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:2:r~q )) # (!\myprocessor|my_regfile|valB[2]~195_combout  & 
// ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:2:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~50_combout  & (((\myprocessor|my_regfile|valB[2]~195_combout ))))

	.dataa(\myprocessor|my_regfile|regs:1:reg_array|r|bits:2:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|my_regfile|valB[2]~195_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[2]~196_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[2]~196 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valB[2]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N21
dffeas \myprocessor|my_regfile|regs:15:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[2]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:15:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N15
dffeas \myprocessor|my_regfile|regs:14:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[2]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:14:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N29
dffeas \myprocessor|my_regfile|regs:13:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[2]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:13:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N15
dffeas \myprocessor|my_regfile|regs:12:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[2]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:12:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[2]~189 (
// Equation(s):
// \myprocessor|my_regfile|valB[2]~189_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[18]~21_combout ) # ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:2:r~q )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  
// & (!\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:2:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|my_regfile|regs:12:reg_array|r|bits:2:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[2]~189_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[2]~189 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[2]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[2]~190 (
// Equation(s):
// \myprocessor|my_regfile|valB[2]~190_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[2]~189_combout  & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:2:r~q ))) # (!\myprocessor|my_regfile|valB[2]~189_combout  & 
// (\myprocessor|my_regfile|regs:15:reg_array|r|bits:2:r~q )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[2]~189_combout ))))

	.dataa(\myprocessor|my_regfile|regs:15:reg_array|r|bits:2:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:14:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|my_regfile|valB[2]~189_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[2]~190_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[2]~190 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[2]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N9
dffeas \myprocessor|my_regfile|regs:10:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[2]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:10:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[2]~191 (
// Equation(s):
// \myprocessor|my_regfile|valB[2]~191_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[18]~27_combout )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout  & 
// (\myprocessor|my_regfile|valB[2]~190_combout )) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:2:r~q )))))

	.dataa(\myprocessor|my_regfile|valB[2]~190_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[2]~191_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[2]~191 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valB[2]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N19
dffeas \myprocessor|my_regfile|regs:11:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[2]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:11:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N17
dffeas \myprocessor|my_regfile|regs:9:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[2]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:9:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[2]~192 (
// Equation(s):
// \myprocessor|my_regfile|valB[2]~192_combout  = (\myprocessor|my_regfile|valB[2]~191_combout  & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:2:r~q )) # (!\myprocessor|my_regfile|valB[18]~31_combout ))) # (!\myprocessor|my_regfile|valB[2]~191_combout 
//  & (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:2:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[2]~191_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|my_regfile|regs:9:reg_array|r|bits:2:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[2]~192_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[2]~192 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[2]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[2]~197 (
// Equation(s):
// \myprocessor|my_regfile|valB[2]~197_combout  = (\myprocessor|my_regfile|valB[18]~42_combout  & (((\myprocessor|my_regfile|valB[18]~47_combout )))) # (!\myprocessor|my_regfile|valB[18]~42_combout  & ((\myprocessor|my_regfile|valB[18]~47_combout  & 
// ((\myprocessor|my_regfile|valB[2]~192_combout ))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & (\myprocessor|my_regfile|valB[2]~196_combout ))))

	.dataa(\myprocessor|my_regfile|valB[2]~196_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datad(\myprocessor|my_regfile|valB[2]~192_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[2]~197_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[2]~197 .lut_mask = 16'hF2C2;
defparam \myprocessor|my_regfile|valB[2]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[2]~198 (
// Equation(s):
// \myprocessor|my_regfile|valB[2]~198_combout  = (\myprocessor|my_regfile|valB[18]~42_combout  & ((\myprocessor|my_regfile|valB[2]~197_combout  & ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:2:r~q ))) # (!\myprocessor|my_regfile|valB[2]~197_combout  & 
// (\myprocessor|my_regfile|valB[2]~188_combout )))) # (!\myprocessor|my_regfile|valB[18]~42_combout  & (((\myprocessor|my_regfile|valB[2]~197_combout ))))

	.dataa(\myprocessor|my_regfile|valB[2]~188_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datac(\myprocessor|my_regfile|regs:8:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|my_regfile|valB[2]~197_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[2]~198_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[2]~198 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[2]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N28
cycloneive_lcell_comb \myprocessor|my_control|func[2]~2 (
// Equation(s):
// \myprocessor|my_control|func[2]~2_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myprocessor|my_control|func[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_control|func[2]~2 .lut_mask = 16'h00F0;
defparam \myprocessor|my_control|func[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N23
dffeas \myprocessor|my_regfile|regs:16:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~39_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:16:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N11
dffeas \myprocessor|my_regfile|regs:31:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~39_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:31:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y40_N13
dffeas \myprocessor|my_regfile|regs:28:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~39_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:28:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y40_N15
dffeas \myprocessor|my_regfile|regs:29:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~39_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:29:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[9]~283 (
// Equation(s):
// \myprocessor|my_regfile|valB[9]~283_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:9:r~q ) # ((\myprocessor|my_regfile|valB[18]~21_combout )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  
// & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:9:r~q  & !\myprocessor|my_regfile|valB[18]~21_combout ))))

	.dataa(\myprocessor|my_regfile|regs:28:reg_array|r|bits:9:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[9]~283_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[9]~283 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valB[9]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N21
dffeas \myprocessor|my_regfile|regs:30:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~39_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:30:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[9]~284 (
// Equation(s):
// \myprocessor|my_regfile|valB[9]~284_combout  = (\myprocessor|my_regfile|valB[9]~283_combout  & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:9:r~q ) # (!\myprocessor|my_regfile|valB[18]~21_combout )))) # (!\myprocessor|my_regfile|valB[9]~283_combout 
//  & (\myprocessor|my_regfile|regs:31:reg_array|r|bits:9:r~q  & ((\myprocessor|my_regfile|valB[18]~21_combout ))))

	.dataa(\myprocessor|my_regfile|regs:31:reg_array|r|bits:9:r~q ),
	.datab(\myprocessor|my_regfile|valB[9]~283_combout ),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[9]~284_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[9]~284 .lut_mask = 16'hE2CC;
defparam \myprocessor|my_regfile|valB[9]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N25
dffeas \myprocessor|my_regfile|regs:26:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~39_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:26:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[9]~285 (
// Equation(s):
// \myprocessor|my_regfile|valB[9]~285_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[18]~27_combout )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout  & 
// (\myprocessor|my_regfile|valB[9]~284_combout )) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:9:r~q )))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|valB[9]~284_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datad(\myprocessor|my_regfile|regs:26:reg_array|r|bits:9:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[9]~285_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[9]~285 .lut_mask = 16'hE5E0;
defparam \myprocessor|my_regfile|valB[9]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N29
dffeas \myprocessor|my_regfile|regs:27:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~39_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:27:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N2
cycloneive_lcell_comb \myprocessor|my_regfile|regs:25:reg_array|r|bits:9:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:25:reg_array|r|bits:9:r~feeder_combout  = \myprocessor|keyIn_mux|F~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:25:reg_array|r|bits:9:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:9:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:9:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N3
dffeas \myprocessor|my_regfile|regs:25:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:25:reg_array|r|bits:9:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:25:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[9]~286 (
// Equation(s):
// \myprocessor|my_regfile|valB[9]~286_combout  = (\myprocessor|my_regfile|valB[9]~285_combout  & (((\myprocessor|my_regfile|regs:27:reg_array|r|bits:9:r~q )) # (!\myprocessor|my_regfile|valB[18]~31_combout ))) # (!\myprocessor|my_regfile|valB[9]~285_combout 
//  & (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:9:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[9]~285_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:27:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|my_regfile|regs:25:reg_array|r|bits:9:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[9]~286_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[9]~286 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[9]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N27
dffeas \myprocessor|my_regfile|regs:19:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~39_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:19:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N18
cycloneive_lcell_comb \myprocessor|my_regfile|regs:20:reg_array|r|bits:9:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:20:reg_array|r|bits:9:r~feeder_combout  = \myprocessor|keyIn_mux|F~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:20:reg_array|r|bits:9:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:9:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:9:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N19
dffeas \myprocessor|my_regfile|regs:20:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:20:reg_array|r|bits:9:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:20:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N30
cycloneive_lcell_comb \myprocessor|my_regfile|regs:23:reg_array|r|bits:9:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:23:reg_array|r|bits:9:r~feeder_combout  = \myprocessor|keyIn_mux|F~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|keyIn_mux|F~39_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:23:reg_array|r|bits:9:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:9:r~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:9:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N31
dffeas \myprocessor|my_regfile|regs:23:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:23:reg_array|r|bits:9:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:23:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y37_N1
dffeas \myprocessor|my_regfile|regs:21:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~39_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:21:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[9]~287 (
// Equation(s):
// \myprocessor|my_regfile|valB[9]~287_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:9:r~q ) # ((\myprocessor|my_regfile|valB[18]~19_combout )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  
// & (((\myprocessor|my_regfile|regs:21:reg_array|r|bits:9:r~q  & !\myprocessor|my_regfile|valB[18]~19_combout ))))

	.dataa(\myprocessor|my_regfile|regs:23:reg_array|r|bits:9:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[9]~287_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[9]~287 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valB[9]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N19
dffeas \myprocessor|my_regfile|regs:22:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~39_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:22:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[9]~288 (
// Equation(s):
// \myprocessor|my_regfile|valB[9]~288_combout  = (\myprocessor|my_regfile|valB[9]~287_combout  & (((\myprocessor|my_regfile|regs:22:reg_array|r|bits:9:r~q ) # (!\myprocessor|my_regfile|valB[18]~19_combout )))) # (!\myprocessor|my_regfile|valB[9]~287_combout 
//  & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:9:r~q  & ((\myprocessor|my_regfile|valB[18]~19_combout ))))

	.dataa(\myprocessor|my_regfile|regs:20:reg_array|r|bits:9:r~q ),
	.datab(\myprocessor|my_regfile|valB[9]~287_combout ),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[9]~288_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[9]~288 .lut_mask = 16'hE2CC;
defparam \myprocessor|my_regfile|valB[9]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N7
dffeas \myprocessor|my_regfile|regs:18:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~39_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:18:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N27
dffeas \myprocessor|my_regfile|regs:17:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~39_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:17:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[9]~289 (
// Equation(s):
// \myprocessor|my_regfile|valB[9]~289_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|regs:17:reg_array|r|bits:9:r~q ) # (\myprocessor|my_regfile|valB[18]~27_combout )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  
// & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:9:r~q  & ((!\myprocessor|my_regfile|valB[18]~27_combout ))))

	.dataa(\myprocessor|my_regfile|regs:18:reg_array|r|bits:9:r~q ),
	.datab(\myprocessor|my_regfile|regs:17:reg_array|r|bits:9:r~q ),
	.datac(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[9]~289_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[9]~289 .lut_mask = 16'hF0CA;
defparam \myprocessor|my_regfile|valB[9]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[9]~290 (
// Equation(s):
// \myprocessor|my_regfile|valB[9]~290_combout  = (\myprocessor|my_regfile|valB[9]~289_combout  & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:9:r~q ) # ((!\myprocessor|my_regfile|valB[18]~27_combout )))) # (!\myprocessor|my_regfile|valB[9]~289_combout 
//  & (((\myprocessor|my_regfile|valB[9]~288_combout  & \myprocessor|my_regfile|valB[18]~27_combout ))))

	.dataa(\myprocessor|my_regfile|regs:19:reg_array|r|bits:9:r~q ),
	.datab(\myprocessor|my_regfile|valB[9]~288_combout ),
	.datac(\myprocessor|my_regfile|valB[9]~289_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[9]~290_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[9]~290 .lut_mask = 16'hACF0;
defparam \myprocessor|my_regfile|valB[9]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[9]~291 (
// Equation(s):
// \myprocessor|my_regfile|valB[9]~291_combout  = (\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[9]~286_combout ) # ((\myprocessor|my_regfile|valB[18]~35_combout )))) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & 
// (((!\myprocessor|my_regfile|valB[18]~35_combout  & \myprocessor|my_regfile|valB[9]~290_combout ))))

	.dataa(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datab(\myprocessor|my_regfile|valB[9]~286_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datad(\myprocessor|my_regfile|valB[9]~290_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[9]~291_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[9]~291 .lut_mask = 16'hADA8;
defparam \myprocessor|my_regfile|valB[9]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N17
dffeas \myprocessor|my_regfile|regs:24:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~39_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:24:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[9]~292 (
// Equation(s):
// \myprocessor|my_regfile|valB[9]~292_combout  = (\myprocessor|my_regfile|valB[9]~291_combout  & (((\myprocessor|my_regfile|regs:24:reg_array|r|bits:9:r~q ) # (!\myprocessor|my_regfile|valB[18]~35_combout )))) # (!\myprocessor|my_regfile|valB[9]~291_combout 
//  & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:9:r~q  & ((\myprocessor|my_regfile|valB[18]~35_combout ))))

	.dataa(\myprocessor|my_regfile|regs:16:reg_array|r|bits:9:r~q ),
	.datab(\myprocessor|my_regfile|valB[9]~291_combout ),
	.datac(\myprocessor|my_regfile|regs:24:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~35_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[9]~292_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[9]~292 .lut_mask = 16'hE2CC;
defparam \myprocessor|my_regfile|valB[9]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N17
dffeas \myprocessor|my_regfile|regs:7:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~39_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:7:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N11
dffeas \myprocessor|my_regfile|regs:6:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~39_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:6:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N3
dffeas \myprocessor|my_regfile|regs:4:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~39_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:4:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N9
dffeas \myprocessor|my_regfile|regs:5:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~39_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:5:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[9]~293 (
// Equation(s):
// \myprocessor|my_regfile|valB[9]~293_combout  = (\myprocessor|my_regfile|valB[18]~63_combout  & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:9:r~q ) # ((!\myprocessor|my_regfile|valB[18]~66_combout )))) # (!\myprocessor|my_regfile|valB[18]~63_combout  
// & (((\myprocessor|my_regfile|regs:5:reg_array|r|bits:9:r~q  & \myprocessor|my_regfile|valB[18]~66_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~63_combout ),
	.datab(\myprocessor|my_regfile|regs:4:reg_array|r|bits:9:r~q ),
	.datac(\myprocessor|my_regfile|regs:5:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~66_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[9]~293_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[9]~293 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valB[9]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[9]~294 (
// Equation(s):
// \myprocessor|my_regfile|valB[9]~294_combout  = (\myprocessor|my_regfile|valB[18]~67_combout  & ((\myprocessor|my_regfile|valB[9]~293_combout  & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:9:r~q ))) # (!\myprocessor|my_regfile|valB[9]~293_combout  & 
// (\myprocessor|my_regfile|regs:7:reg_array|r|bits:9:r~q )))) # (!\myprocessor|my_regfile|valB[18]~67_combout  & (((\myprocessor|my_regfile|valB[9]~293_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~67_combout ),
	.datab(\myprocessor|my_regfile|regs:7:reg_array|r|bits:9:r~q ),
	.datac(\myprocessor|my_regfile|regs:6:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|my_regfile|valB[9]~293_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[9]~294_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[9]~294 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[9]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N27
dffeas \myprocessor|my_regfile|regs:2:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~39_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:2:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[9]~295 (
// Equation(s):
// \myprocessor|my_regfile|valB[9]~295_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & (((\myprocessor|my_regfile|valB[18]~52_combout ) # (\myprocessor|my_regfile|regs:2:reg_array|r|bits:9:r~q )))) # (!\myprocessor|my_regfile|valB[18]~50_combout  
// & (\myprocessor|my_regfile|valB[9]~294_combout  & (!\myprocessor|my_regfile|valB[18]~52_combout )))

	.dataa(\myprocessor|my_regfile|valB[9]~294_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datad(\myprocessor|my_regfile|regs:2:reg_array|r|bits:9:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[9]~295_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[9]~295 .lut_mask = 16'hCEC2;
defparam \myprocessor|my_regfile|valB[9]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N5
dffeas \myprocessor|my_regfile|regs:3:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~39_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:3:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y42_N13
dffeas \myprocessor|my_regfile|regs:1:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~39_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:1:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[9]~296 (
// Equation(s):
// \myprocessor|my_regfile|valB[9]~296_combout  = (\myprocessor|my_regfile|valB[9]~295_combout  & (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:9:r~q )) # (!\myprocessor|my_regfile|valB[18]~52_combout ))) # (!\myprocessor|my_regfile|valB[9]~295_combout  
// & (\myprocessor|my_regfile|valB[18]~52_combout  & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:9:r~q )))

	.dataa(\myprocessor|my_regfile|valB[9]~295_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datac(\myprocessor|my_regfile|regs:3:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|my_regfile|regs:1:reg_array|r|bits:9:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[9]~296_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[9]~296 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valB[9]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[9]~297 (
// Equation(s):
// \myprocessor|my_regfile|valB[9]~297_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & (\myprocessor|my_regfile|valB[18]~42_combout )) # (!\myprocessor|my_regfile|valB[18]~47_combout  & ((\myprocessor|my_regfile|valB[18]~42_combout  & 
// (\myprocessor|my_regfile|valB[9]~292_combout )) # (!\myprocessor|my_regfile|valB[18]~42_combout  & ((\myprocessor|my_regfile|valB[9]~296_combout )))))

	.dataa(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datac(\myprocessor|my_regfile|valB[9]~292_combout ),
	.datad(\myprocessor|my_regfile|valB[9]~296_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[9]~297_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[9]~297 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valB[9]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N23
dffeas \myprocessor|my_regfile|regs:8:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|keyIn_mux|F~39_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:8:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N13
dffeas \myprocessor|my_regfile|regs:12:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~39_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:12:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N31
dffeas \myprocessor|my_regfile|regs:14:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~39_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:14:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N15
dffeas \myprocessor|my_regfile|regs:13:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~39_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:13:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N29
dffeas \myprocessor|my_regfile|regs:15:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~39_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:15:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[9]~279 (
// Equation(s):
// \myprocessor|my_regfile|valB[9]~279_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout ) # ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:9:r~q )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  
// & (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:9:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|my_regfile|regs:15:reg_array|r|bits:9:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[9]~279_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[9]~279 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[9]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[9]~280 (
// Equation(s):
// \myprocessor|my_regfile|valB[9]~280_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[9]~279_combout  & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:9:r~q ))) # (!\myprocessor|my_regfile|valB[9]~279_combout  & 
// (\myprocessor|my_regfile|regs:12:reg_array|r|bits:9:r~q )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[9]~279_combout ))))

	.dataa(\myprocessor|my_regfile|regs:12:reg_array|r|bits:9:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:14:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|my_regfile|valB[9]~279_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[9]~280_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[9]~280 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[9]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N15
dffeas \myprocessor|my_regfile|regs:9:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~39_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:9:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N13
dffeas \myprocessor|my_regfile|regs:10:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~39_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:10:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valB[9]~281 (
// Equation(s):
// \myprocessor|my_regfile|valB[9]~281_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[18]~31_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout  & 
// (\myprocessor|my_regfile|regs:9:reg_array|r|bits:9:r~q )) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:9:r~q )))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|regs:9:reg_array|r|bits:9:r~q ),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[9]~281_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[9]~281 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valB[9]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[9]~282 (
// Equation(s):
// \myprocessor|my_regfile|valB[9]~282_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[9]~281_combout  & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:9:r~q ))) # (!\myprocessor|my_regfile|valB[9]~281_combout  & 
// (\myprocessor|my_regfile|valB[9]~280_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[9]~281_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[9]~280_combout ),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|my_regfile|valB[9]~281_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[9]~282_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[9]~282 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[9]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[9]~298 (
// Equation(s):
// \myprocessor|my_regfile|valB[9]~298_combout  = (\myprocessor|my_regfile|valB[9]~297_combout  & ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:9:r~q ) # ((!\myprocessor|my_regfile|valB[18]~47_combout )))) # (!\myprocessor|my_regfile|valB[9]~297_combout  
// & (((\myprocessor|my_regfile|valB[18]~47_combout  & \myprocessor|my_regfile|valB[9]~282_combout ))))

	.dataa(\myprocessor|my_regfile|valB[9]~297_combout ),
	.datab(\myprocessor|my_regfile|regs:8:reg_array|r|bits:9:r~q ),
	.datac(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datad(\myprocessor|my_regfile|valB[9]~282_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[9]~298_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[9]~298 .lut_mask = 16'hDA8A;
defparam \myprocessor|my_regfile|valB[9]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N18
cycloneive_lcell_comb \myprocessor|Jr_mux|F[9]~31 (
// Equation(s):
// \myprocessor|Jr_mux|F[9]~31_combout  = (\myprocessor|my_control|Jr~0_combout  & (\myprocessor|my_regfile|valB[9]~298_combout )) # (!\myprocessor|my_control|Jr~0_combout  & ((\myprocessor|Jr_mux|F[9]~30_combout )))

	.dataa(\myprocessor|my_regfile|valB[9]~298_combout ),
	.datab(gnd),
	.datac(\myprocessor|Jr_mux|F[9]~30_combout ),
	.datad(\myprocessor|my_control|Jr~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[9]~31 .lut_mask = 16'hAAF0;
defparam \myprocessor|Jr_mux|F[9]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N19
dffeas \myprocessor|my_PC|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|Jr_mux|F[9]~31_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_PC|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_PC|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|my_PC|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N10
cycloneive_lcell_comb \myps2|size[0]~6 (
// Equation(s):
// \myps2|size[0]~6_combout  = \myps2|size [0] $ (VCC)
// \myps2|size[0]~7  = CARRY(\myps2|size [0])

	.dataa(\myps2|size [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myps2|size[0]~6_combout ),
	.cout(\myps2|size[0]~7 ));
// synopsys translate_off
defparam \myps2|size[0]~6 .lut_mask = 16'h55AA;
defparam \myps2|size[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N22
cycloneive_io_ibuf \ps2_data~input (
	.i(ps2_data),
	.ibar(gnd),
	.o(\ps2_data~input_o ));
// synopsys translate_off
defparam \ps2_data~input .bus_hold = "false";
defparam \ps2_data~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y67_N15
cycloneive_io_ibuf \ps2_clock~input (
	.i(ps2_clock),
	.ibar(gnd),
	.o(\ps2_clock~input_o ));
// synopsys translate_off
defparam \ps2_clock~input .bus_hold = "false";
defparam \ps2_clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N0
cycloneive_lcell_comb \myps2|fcount[0]~5 (
// Equation(s):
// \myps2|fcount[0]~5_combout  = \myps2|fcount [0] $ (VCC)
// \myps2|fcount[0]~6  = CARRY(\myps2|fcount [0])

	.dataa(gnd),
	.datab(\myps2|fcount [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myps2|fcount[0]~5_combout ),
	.cout(\myps2|fcount[0]~6 ));
// synopsys translate_off
defparam \myps2|fcount[0]~5 .lut_mask = 16'h33CC;
defparam \myps2|fcount[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N26
cycloneive_lcell_comb \myps2|last_value~feeder (
// Equation(s):
// \myps2|last_value~feeder_combout  = \ps2_clock~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ps2_clock~input_o ),
	.cin(gnd),
	.combout(\myps2|last_value~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_value~feeder .lut_mask = 16'hFF00;
defparam \myps2|last_value~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y39_N27
dffeas \myps2|last_value (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|last_value~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_value~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_value .is_wysiwyg = "true";
defparam \myps2|last_value .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N24
cycloneive_lcell_comb \myps2|process_0~0 (
// Equation(s):
// \myps2|process_0~0_combout  = \ps2_clock~input_o  $ (\myps2|last_value~q )

	.dataa(gnd),
	.datab(\ps2_clock~input_o ),
	.datac(\myps2|last_value~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|process_0~0 .lut_mask = 16'h3C3C;
defparam \myps2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y39_N1
dffeas \myps2|fcount[0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|fcount[0]~5_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\myps2|process_0~0_combout ),
	.sload(gnd),
	.ena(\myps2|ps2_clock_filtered~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fcount[0] .is_wysiwyg = "true";
defparam \myps2|fcount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N2
cycloneive_lcell_comb \myps2|fcount[1]~7 (
// Equation(s):
// \myps2|fcount[1]~7_combout  = (\myps2|fcount [1] & (!\myps2|fcount[0]~6 )) # (!\myps2|fcount [1] & ((\myps2|fcount[0]~6 ) # (GND)))
// \myps2|fcount[1]~8  = CARRY((!\myps2|fcount[0]~6 ) # (!\myps2|fcount [1]))

	.dataa(gnd),
	.datab(\myps2|fcount [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myps2|fcount[0]~6 ),
	.combout(\myps2|fcount[1]~7_combout ),
	.cout(\myps2|fcount[1]~8 ));
// synopsys translate_off
defparam \myps2|fcount[1]~7 .lut_mask = 16'h3C3F;
defparam \myps2|fcount[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y39_N3
dffeas \myps2|fcount[1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|fcount[1]~7_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\myps2|process_0~0_combout ),
	.sload(gnd),
	.ena(\myps2|ps2_clock_filtered~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fcount[1] .is_wysiwyg = "true";
defparam \myps2|fcount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N12
cycloneive_lcell_comb \myps2|ps2_clock_filtered~0 (
// Equation(s):
// \myps2|ps2_clock_filtered~0_combout  = (\myps2|fcount [0] & (\myps2|fcount [1] & (\ps2_clock~input_o  $ (!\myps2|last_value~q ))))

	.dataa(\ps2_clock~input_o ),
	.datab(\myps2|fcount [0]),
	.datac(\myps2|last_value~q ),
	.datad(\myps2|fcount [1]),
	.cin(gnd),
	.combout(\myps2|ps2_clock_filtered~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|ps2_clock_filtered~0 .lut_mask = 16'h8400;
defparam \myps2|ps2_clock_filtered~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N4
cycloneive_lcell_comb \myps2|fcount[2]~9 (
// Equation(s):
// \myps2|fcount[2]~9_combout  = (\myps2|fcount [2] & (\myps2|fcount[1]~8  $ (GND))) # (!\myps2|fcount [2] & (!\myps2|fcount[1]~8  & VCC))
// \myps2|fcount[2]~10  = CARRY((\myps2|fcount [2] & !\myps2|fcount[1]~8 ))

	.dataa(gnd),
	.datab(\myps2|fcount [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myps2|fcount[1]~8 ),
	.combout(\myps2|fcount[2]~9_combout ),
	.cout(\myps2|fcount[2]~10 ));
// synopsys translate_off
defparam \myps2|fcount[2]~9 .lut_mask = 16'hC30C;
defparam \myps2|fcount[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y39_N5
dffeas \myps2|fcount[2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|fcount[2]~9_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\myps2|process_0~0_combout ),
	.sload(gnd),
	.ena(\myps2|ps2_clock_filtered~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fcount[2] .is_wysiwyg = "true";
defparam \myps2|fcount[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N6
cycloneive_lcell_comb \myps2|fcount[3]~11 (
// Equation(s):
// \myps2|fcount[3]~11_combout  = (\myps2|fcount [3] & (!\myps2|fcount[2]~10 )) # (!\myps2|fcount [3] & ((\myps2|fcount[2]~10 ) # (GND)))
// \myps2|fcount[3]~12  = CARRY((!\myps2|fcount[2]~10 ) # (!\myps2|fcount [3]))

	.dataa(\myps2|fcount [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myps2|fcount[2]~10 ),
	.combout(\myps2|fcount[3]~11_combout ),
	.cout(\myps2|fcount[3]~12 ));
// synopsys translate_off
defparam \myps2|fcount[3]~11 .lut_mask = 16'h5A5F;
defparam \myps2|fcount[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y39_N7
dffeas \myps2|fcount[3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|fcount[3]~11_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\myps2|process_0~0_combout ),
	.sload(gnd),
	.ena(\myps2|ps2_clock_filtered~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fcount[3] .is_wysiwyg = "true";
defparam \myps2|fcount[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N8
cycloneive_lcell_comb \myps2|fcount[4]~13 (
// Equation(s):
// \myps2|fcount[4]~13_combout  = \myps2|fcount [4] $ (!\myps2|fcount[3]~12 )

	.dataa(gnd),
	.datab(\myps2|fcount [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\myps2|fcount[3]~12 ),
	.combout(\myps2|fcount[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|fcount[4]~13 .lut_mask = 16'hC3C3;
defparam \myps2|fcount[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y39_N9
dffeas \myps2|fcount[4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|fcount[4]~13_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\myps2|process_0~0_combout ),
	.sload(gnd),
	.ena(\myps2|ps2_clock_filtered~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fcount[4] .is_wysiwyg = "true";
defparam \myps2|fcount[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N30
cycloneive_lcell_comb \myps2|ps2_clock_filtered~1 (
// Equation(s):
// \myps2|ps2_clock_filtered~1_combout  = (((!\myps2|fcount [3]) # (!\myps2|fcount [2])) # (!\myps2|fcount [4])) # (!\myps2|ps2_clock_filtered~0_combout )

	.dataa(\myps2|ps2_clock_filtered~0_combout ),
	.datab(\myps2|fcount [4]),
	.datac(\myps2|fcount [2]),
	.datad(\myps2|fcount [3]),
	.cin(gnd),
	.combout(\myps2|ps2_clock_filtered~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|ps2_clock_filtered~1 .lut_mask = 16'h7FFF;
defparam \myps2|ps2_clock_filtered~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N4
cycloneive_lcell_comb \myps2|ps2_clock_filtered~2 (
// Equation(s):
// \myps2|ps2_clock_filtered~2_combout  = (\myps2|ps2_clock_filtered~1_combout  & ((\myps2|ps2_clock_filtered~q ))) # (!\myps2|ps2_clock_filtered~1_combout  & (!\myps2|last_value~q ))

	.dataa(\myps2|ps2_clock_filtered~1_combout ),
	.datab(\myps2|last_value~q ),
	.datac(\myps2|ps2_clock_filtered~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|ps2_clock_filtered~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|ps2_clock_filtered~2 .lut_mask = 16'hB1B1;
defparam \myps2|ps2_clock_filtered~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y38_N5
dffeas \myps2|ps2_clock_filtered (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|ps2_clock_filtered~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|ps2_clock_filtered~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|ps2_clock_filtered .is_wysiwyg = "true";
defparam \myps2|ps2_clock_filtered .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y38_N31
dffeas \myps2|prev_clock (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|ps2_clock_filtered~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|prev_clock~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|prev_clock .is_wysiwyg = "true";
defparam \myps2|prev_clock .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N26
cycloneive_lcell_comb \myps2|reading_key~2 (
// Equation(s):
// \myps2|reading_key~2_combout  = (\myps2|prev_clock~q  & (((\myps2|reading_key~q )))) # (!\myps2|prev_clock~q  & ((\myps2|ps2_clock_filtered~q  & ((!\myps2|Equal1~0_combout ) # (!\myps2|reading_key~q ))) # (!\myps2|ps2_clock_filtered~q  & 
// (\myps2|reading_key~q ))))

	.dataa(\myps2|prev_clock~q ),
	.datab(\myps2|ps2_clock_filtered~q ),
	.datac(\myps2|reading_key~q ),
	.datad(\myps2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\myps2|reading_key~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|reading_key~2 .lut_mask = 16'hB4F4;
defparam \myps2|reading_key~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y38_N27
dffeas \myps2|reading_key (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|reading_key~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|reading_key~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|reading_key .is_wysiwyg = "true";
defparam \myps2|reading_key .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N28
cycloneive_lcell_comb \myps2|bcount[3]~6 (
// Equation(s):
// \myps2|bcount[3]~6_combout  = (\myps2|reading_key~q  & ((\myps2|Equal1~0_combout ) # ((\myps2|prev_clock~q ) # (!\myps2|ps2_clock_filtered~q ))))

	.dataa(\myps2|reading_key~q ),
	.datab(\myps2|Equal1~0_combout ),
	.datac(\myps2|ps2_clock_filtered~q ),
	.datad(\myps2|prev_clock~q ),
	.cin(gnd),
	.combout(\myps2|bcount[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|bcount[3]~6 .lut_mask = 16'hAA8A;
defparam \myps2|bcount[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N24
cycloneive_lcell_comb \myps2|process_1~0 (
// Equation(s):
// \myps2|process_1~0_combout  = (\myps2|ps2_clock_filtered~q  & !\myps2|prev_clock~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|ps2_clock_filtered~q ),
	.datad(\myps2|prev_clock~q ),
	.cin(gnd),
	.combout(\myps2|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|process_1~0 .lut_mask = 16'h00F0;
defparam \myps2|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N12
cycloneive_lcell_comb \myps2|bcount[0]~3 (
// Equation(s):
// \myps2|bcount[0]~3_combout  = (\myps2|reading_key~q  & (\myps2|bcount [0] $ (((\myps2|process_1~0_combout  & !\myps2|Equal1~0_combout )))))

	.dataa(\myps2|reading_key~q ),
	.datab(\myps2|process_1~0_combout ),
	.datac(\myps2|bcount [0]),
	.datad(\myps2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\myps2|bcount[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|bcount[0]~3 .lut_mask = 16'hA028;
defparam \myps2|bcount[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y38_N13
dffeas \myps2|bcount[0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|bcount[0]~3_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|bcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|bcount[0] .is_wysiwyg = "true";
defparam \myps2|bcount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N0
cycloneive_lcell_comb \myps2|bcount[1]~5 (
// Equation(s):
// \myps2|bcount[1]~5_combout  = (\myps2|bcount[3]~6_combout  & (((\myps2|bcount [1])))) # (!\myps2|bcount[3]~6_combout  & (\myps2|reading_key~q  & (\myps2|bcount [1] $ (\myps2|bcount [0]))))

	.dataa(\myps2|reading_key~q ),
	.datab(\myps2|bcount[3]~6_combout ),
	.datac(\myps2|bcount [1]),
	.datad(\myps2|bcount [0]),
	.cin(gnd),
	.combout(\myps2|bcount[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|bcount[1]~5 .lut_mask = 16'hC2E0;
defparam \myps2|bcount[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y38_N1
dffeas \myps2|bcount[1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|bcount[1]~5_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|bcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|bcount[1] .is_wysiwyg = "true";
defparam \myps2|bcount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N22
cycloneive_lcell_comb \myps2|Add1~1 (
// Equation(s):
// \myps2|Add1~1_combout  = \myps2|bcount [2] $ (((\myps2|bcount [1] & \myps2|bcount [0])))

	.dataa(gnd),
	.datab(\myps2|bcount [1]),
	.datac(\myps2|bcount [2]),
	.datad(\myps2|bcount [0]),
	.cin(gnd),
	.combout(\myps2|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Add1~1 .lut_mask = 16'h3CF0;
defparam \myps2|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N14
cycloneive_lcell_comb \myps2|bcount[2]~4 (
// Equation(s):
// \myps2|bcount[2]~4_combout  = (\myps2|bcount[3]~6_combout  & (((\myps2|bcount [2])))) # (!\myps2|bcount[3]~6_combout  & (\myps2|Add1~1_combout  & ((\myps2|reading_key~q ))))

	.dataa(\myps2|Add1~1_combout ),
	.datab(\myps2|bcount[3]~6_combout ),
	.datac(\myps2|bcount [2]),
	.datad(\myps2|reading_key~q ),
	.cin(gnd),
	.combout(\myps2|bcount[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|bcount[2]~4 .lut_mask = 16'hE2C0;
defparam \myps2|bcount[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y38_N15
dffeas \myps2|bcount[2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|bcount[2]~4_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|bcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|bcount[2] .is_wysiwyg = "true";
defparam \myps2|bcount[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N20
cycloneive_lcell_comb \myps2|Add1~0 (
// Equation(s):
// \myps2|Add1~0_combout  = \myps2|bcount [3] $ (((\myps2|bcount [1] & (\myps2|bcount [2] & \myps2|bcount [0]))))

	.dataa(\myps2|bcount [3]),
	.datab(\myps2|bcount [1]),
	.datac(\myps2|bcount [2]),
	.datad(\myps2|bcount [0]),
	.cin(gnd),
	.combout(\myps2|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Add1~0 .lut_mask = 16'h6AAA;
defparam \myps2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N10
cycloneive_lcell_comb \myps2|bcount[3]~2 (
// Equation(s):
// \myps2|bcount[3]~2_combout  = (\myps2|bcount[3]~6_combout  & (((\myps2|bcount [3])))) # (!\myps2|bcount[3]~6_combout  & (\myps2|reading_key~q  & (\myps2|Add1~0_combout )))

	.dataa(\myps2|reading_key~q ),
	.datab(\myps2|Add1~0_combout ),
	.datac(\myps2|bcount [3]),
	.datad(\myps2|bcount[3]~6_combout ),
	.cin(gnd),
	.combout(\myps2|bcount[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|bcount[3]~2 .lut_mask = 16'hF088;
defparam \myps2|bcount[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y38_N11
dffeas \myps2|bcount[3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|bcount[3]~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|bcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|bcount[3] .is_wysiwyg = "true";
defparam \myps2|bcount[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N18
cycloneive_lcell_comb \myps2|Equal1~0 (
// Equation(s):
// \myps2|Equal1~0_combout  = (\myps2|bcount [3] & (!\myps2|bcount [1] & (!\myps2|bcount [2] & \myps2|bcount [0])))

	.dataa(\myps2|bcount [3]),
	.datab(\myps2|bcount [1]),
	.datac(\myps2|bcount [2]),
	.datad(\myps2|bcount [0]),
	.cin(gnd),
	.combout(\myps2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Equal1~0 .lut_mask = 16'h0200;
defparam \myps2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N16
cycloneive_lcell_comb \myps2|shift_reg[7]~2 (
// Equation(s):
// \myps2|shift_reg[7]~2_combout  = (!\myps2|prev_clock~q  & (!\myps2|Equal1~0_combout  & (\myps2|ps2_clock_filtered~q  & \myps2|reading_key~q )))

	.dataa(\myps2|prev_clock~q ),
	.datab(\myps2|Equal1~0_combout ),
	.datac(\myps2|ps2_clock_filtered~q ),
	.datad(\myps2|reading_key~q ),
	.cin(gnd),
	.combout(\myps2|shift_reg[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|shift_reg[7]~2 .lut_mask = 16'h1000;
defparam \myps2|shift_reg[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y37_N23
dffeas \myps2|shift_reg[8] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ps2_data~input_o ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|shift_reg[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|shift_reg[8] .is_wysiwyg = "true";
defparam \myps2|shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y37_N19
dffeas \myps2|shift_reg[7] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|shift_reg [8]),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|shift_reg[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|shift_reg[7] .is_wysiwyg = "true";
defparam \myps2|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y37_N15
dffeas \myps2|shift_reg[6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|shift_reg [7]),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|shift_reg[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|shift_reg[6] .is_wysiwyg = "true";
defparam \myps2|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y36_N21
dffeas \myps2|shift_reg[5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|shift_reg [6]),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|shift_reg[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|shift_reg[5] .is_wysiwyg = "true";
defparam \myps2|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y36_N15
dffeas \myps2|shift_reg[4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|shift_reg [5]),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|shift_reg[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|shift_reg[4] .is_wysiwyg = "true";
defparam \myps2|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y37_N17
dffeas \myps2|shift_reg[3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|shift_reg [4]),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|shift_reg[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|shift_reg[3] .is_wysiwyg = "true";
defparam \myps2|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y36_N27
dffeas \myps2|shift_reg[2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|shift_reg [3]),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|shift_reg[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|shift_reg[2] .is_wysiwyg = "true";
defparam \myps2|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y36_N31
dffeas \myps2|shift_reg[1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|shift_reg [2]),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|shift_reg[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|shift_reg[1] .is_wysiwyg = "true";
defparam \myps2|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y37_N31
dffeas \myps2|shift_reg[0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|shift_reg [1]),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|shift_reg[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|shift_reg[0] .is_wysiwyg = "true";
defparam \myps2|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N12
cycloneive_lcell_comb \myps2|Mux4~6 (
// Equation(s):
// \myps2|Mux4~6_combout  = (!\myps2|shift_reg [5] & ((\myps2|shift_reg [0] & (\myps2|shift_reg [4] $ (!\myps2|shift_reg [2]))) # (!\myps2|shift_reg [0] & (!\myps2|shift_reg [4] & \myps2|shift_reg [2]))))

	.dataa(\myps2|shift_reg [0]),
	.datab(\myps2|shift_reg [4]),
	.datac(\myps2|shift_reg [5]),
	.datad(\myps2|shift_reg [2]),
	.cin(gnd),
	.combout(\myps2|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux4~6 .lut_mask = 16'h0902;
defparam \myps2|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N20
cycloneive_lcell_comb \myps2|Mux4~10 (
// Equation(s):
// \myps2|Mux4~10_combout  = (\myps2|shift_reg [2] & ((\myps2|shift_reg [4] & ((!\myps2|shift_reg [0]))) # (!\myps2|shift_reg [4] & (!\myps2|shift_reg [1])))) # (!\myps2|shift_reg [2] & (\myps2|shift_reg [0] & (\myps2|shift_reg [1] $ (\myps2|shift_reg 
// [4]))))

	.dataa(\myps2|shift_reg [1]),
	.datab(\myps2|shift_reg [2]),
	.datac(\myps2|shift_reg [4]),
	.datad(\myps2|shift_reg [0]),
	.cin(gnd),
	.combout(\myps2|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux4~10 .lut_mask = 16'h16C4;
defparam \myps2|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N14
cycloneive_lcell_comb \myps2|Mux4~11 (
// Equation(s):
// \myps2|Mux4~11_combout  = (\myps2|shift_reg [6] & (\myps2|shift_reg [1])) # (!\myps2|shift_reg [6] & (((\myps2|Mux4~10_combout  & \myps2|shift_reg [5]))))

	.dataa(\myps2|shift_reg [1]),
	.datab(\myps2|Mux4~10_combout ),
	.datac(\myps2|shift_reg [5]),
	.datad(\myps2|shift_reg [6]),
	.cin(gnd),
	.combout(\myps2|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux4~11 .lut_mask = 16'hAAC0;
defparam \myps2|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N6
cycloneive_lcell_comb \myps2|Mux4~7 (
// Equation(s):
// \myps2|Mux4~7_combout  = (!\myps2|shift_reg [0] & (\myps2|shift_reg [4] & (!\myps2|shift_reg [5] & !\myps2|shift_reg [2])))

	.dataa(\myps2|shift_reg [0]),
	.datab(\myps2|shift_reg [4]),
	.datac(\myps2|shift_reg [5]),
	.datad(\myps2|shift_reg [2]),
	.cin(gnd),
	.combout(\myps2|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux4~7 .lut_mask = 16'h0004;
defparam \myps2|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N0
cycloneive_lcell_comb \myps2|Mux4~8 (
// Equation(s):
// \myps2|Mux4~8_combout  = (\myps2|shift_reg [6] & ((\myps2|Mux4~11_combout  & ((\myps2|Mux4~7_combout ))) # (!\myps2|Mux4~11_combout  & (\myps2|Mux4~6_combout )))) # (!\myps2|shift_reg [6] & (((\myps2|Mux4~11_combout ))))

	.dataa(\myps2|Mux4~6_combout ),
	.datab(\myps2|shift_reg [6]),
	.datac(\myps2|Mux4~11_combout ),
	.datad(\myps2|Mux4~7_combout ),
	.cin(gnd),
	.combout(\myps2|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux4~8 .lut_mask = 16'hF838;
defparam \myps2|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N28
cycloneive_lcell_comb \myps2|Mux4~2 (
// Equation(s):
// \myps2|Mux4~2_combout  = (\myps2|shift_reg [0] & (!\myps2|shift_reg [2] & (!\myps2|shift_reg [5] & \myps2|shift_reg [6]))) # (!\myps2|shift_reg [0] & (\myps2|shift_reg [2] & (\myps2|shift_reg [5] & !\myps2|shift_reg [6])))

	.dataa(\myps2|shift_reg [0]),
	.datab(\myps2|shift_reg [2]),
	.datac(\myps2|shift_reg [5]),
	.datad(\myps2|shift_reg [6]),
	.cin(gnd),
	.combout(\myps2|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux4~2 .lut_mask = 16'h0240;
defparam \myps2|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N18
cycloneive_lcell_comb \myps2|Mux4~1 (
// Equation(s):
// \myps2|Mux4~1_combout  = (\myps2|shift_reg [0] & (!\myps2|shift_reg [2] & (\myps2|shift_reg [5] $ (\myps2|shift_reg [6])))) # (!\myps2|shift_reg [0] & ((\myps2|shift_reg [5] $ (\myps2|shift_reg [6]))))

	.dataa(\myps2|shift_reg [0]),
	.datab(\myps2|shift_reg [2]),
	.datac(\myps2|shift_reg [5]),
	.datad(\myps2|shift_reg [6]),
	.cin(gnd),
	.combout(\myps2|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux4~1 .lut_mask = 16'h0770;
defparam \myps2|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N22
cycloneive_lcell_comb \myps2|Mux4~3 (
// Equation(s):
// \myps2|Mux4~3_combout  = (\myps2|shift_reg [1] & (((\myps2|shift_reg [4]) # (\myps2|Mux4~1_combout )))) # (!\myps2|shift_reg [1] & (\myps2|Mux4~2_combout  & (!\myps2|shift_reg [4])))

	.dataa(\myps2|shift_reg [1]),
	.datab(\myps2|Mux4~2_combout ),
	.datac(\myps2|shift_reg [4]),
	.datad(\myps2|Mux4~1_combout ),
	.cin(gnd),
	.combout(\myps2|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux4~3 .lut_mask = 16'hAEA4;
defparam \myps2|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N8
cycloneive_lcell_comb \myps2|Mux4~4 (
// Equation(s):
// \myps2|Mux4~4_combout  = (!\myps2|shift_reg [2] & ((\myps2|shift_reg [5] & (!\myps2|shift_reg [0] & !\myps2|shift_reg [6])) # (!\myps2|shift_reg [5] & ((\myps2|shift_reg [6])))))

	.dataa(\myps2|shift_reg [0]),
	.datab(\myps2|shift_reg [2]),
	.datac(\myps2|shift_reg [5]),
	.datad(\myps2|shift_reg [6]),
	.cin(gnd),
	.combout(\myps2|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux4~4 .lut_mask = 16'h0310;
defparam \myps2|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N24
cycloneive_lcell_comb \myps2|Mux4~0 (
// Equation(s):
// \myps2|Mux4~0_combout  = (\myps2|shift_reg [2] & ((\myps2|shift_reg [5] & ((!\myps2|shift_reg [6]))) # (!\myps2|shift_reg [5] & (\myps2|shift_reg [0]))))

	.dataa(\myps2|shift_reg [0]),
	.datab(\myps2|shift_reg [2]),
	.datac(\myps2|shift_reg [5]),
	.datad(\myps2|shift_reg [6]),
	.cin(gnd),
	.combout(\myps2|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux4~0 .lut_mask = 16'h08C8;
defparam \myps2|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N26
cycloneive_lcell_comb \myps2|Mux4~5 (
// Equation(s):
// \myps2|Mux4~5_combout  = (\myps2|Mux4~3_combout  & ((\myps2|Mux4~4_combout ) # ((!\myps2|shift_reg [4])))) # (!\myps2|Mux4~3_combout  & (((\myps2|shift_reg [4] & \myps2|Mux4~0_combout ))))

	.dataa(\myps2|Mux4~3_combout ),
	.datab(\myps2|Mux4~4_combout ),
	.datac(\myps2|shift_reg [4]),
	.datad(\myps2|Mux4~0_combout ),
	.cin(gnd),
	.combout(\myps2|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux4~5 .lut_mask = 16'hDA8A;
defparam \myps2|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N18
cycloneive_lcell_comb \myps2|Mux4~9 (
// Equation(s):
// \myps2|Mux4~9_combout  = (!\myps2|shift_reg [7] & ((\myps2|shift_reg [3] & ((\myps2|Mux4~5_combout ))) # (!\myps2|shift_reg [3] & (\myps2|Mux4~8_combout ))))

	.dataa(\myps2|shift_reg [7]),
	.datab(\myps2|Mux4~8_combout ),
	.datac(\myps2|Mux4~5_combout ),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux4~9 .lut_mask = 16'h5044;
defparam \myps2|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N10
cycloneive_lcell_comb \myps2|Mux7~14 (
// Equation(s):
// \myps2|Mux7~14_combout  = (\myps2|shift_reg [1] & (!\myps2|shift_reg [0] & ((\myps2|shift_reg [3]) # (\myps2|shift_reg [2])))) # (!\myps2|shift_reg [1] & (\myps2|shift_reg [0] $ (((\myps2|shift_reg [3] & \myps2|shift_reg [2])))))

	.dataa(\myps2|shift_reg [3]),
	.datab(\myps2|shift_reg [2]),
	.datac(\myps2|shift_reg [1]),
	.datad(\myps2|shift_reg [0]),
	.cin(gnd),
	.combout(\myps2|Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~14 .lut_mask = 16'h07E8;
defparam \myps2|Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N24
cycloneive_lcell_comb \myps2|Mux7~13 (
// Equation(s):
// \myps2|Mux7~13_combout  = (!\myps2|shift_reg [3] & ((\myps2|shift_reg [2] & (!\myps2|shift_reg [1] & \myps2|shift_reg [0])) # (!\myps2|shift_reg [2] & (\myps2|shift_reg [1] & !\myps2|shift_reg [0]))))

	.dataa(\myps2|shift_reg [3]),
	.datab(\myps2|shift_reg [2]),
	.datac(\myps2|shift_reg [1]),
	.datad(\myps2|shift_reg [0]),
	.cin(gnd),
	.combout(\myps2|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~13 .lut_mask = 16'h0410;
defparam \myps2|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N16
cycloneive_lcell_comb \myps2|Mux7~15 (
// Equation(s):
// \myps2|Mux7~15_combout  = (!\myps2|shift_reg [5] & ((\myps2|shift_reg [4] & ((\myps2|Mux7~13_combout ))) # (!\myps2|shift_reg [4] & (\myps2|Mux7~14_combout ))))

	.dataa(\myps2|shift_reg [5]),
	.datab(\myps2|Mux7~14_combout ),
	.datac(\myps2|shift_reg [4]),
	.datad(\myps2|Mux7~13_combout ),
	.cin(gnd),
	.combout(\myps2|Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~15 .lut_mask = 16'h5404;
defparam \myps2|Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N20
cycloneive_lcell_comb \myps2|Mux7~1 (
// Equation(s):
// \myps2|Mux7~1_combout  = (\myps2|shift_reg [4] & ((\myps2|shift_reg [1]) # (!\myps2|shift_reg [3]))) # (!\myps2|shift_reg [4] & ((\myps2|shift_reg [3])))

	.dataa(\myps2|shift_reg [4]),
	.datab(gnd),
	.datac(\myps2|shift_reg [1]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~1 .lut_mask = 16'hF5AA;
defparam \myps2|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N30
cycloneive_lcell_comb \myps2|Mux7~2 (
// Equation(s):
// \myps2|Mux7~2_combout  = (\myps2|Mux7~1_combout  & (((\myps2|shift_reg [1] & !\myps2|shift_reg [0])))) # (!\myps2|Mux7~1_combout  & (\myps2|shift_reg [5] & (\myps2|shift_reg [1] $ (\myps2|shift_reg [0]))))

	.dataa(\myps2|Mux7~1_combout ),
	.datab(\myps2|shift_reg [5]),
	.datac(\myps2|shift_reg [1]),
	.datad(\myps2|shift_reg [0]),
	.cin(gnd),
	.combout(\myps2|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~2 .lut_mask = 16'h04E0;
defparam \myps2|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N6
cycloneive_lcell_comb \myps2|Mux7~0 (
// Equation(s):
// \myps2|Mux7~0_combout  = (\myps2|shift_reg [0] & (!\myps2|shift_reg [1] & (\myps2|shift_reg [3] & !\myps2|shift_reg [4])))

	.dataa(\myps2|shift_reg [0]),
	.datab(\myps2|shift_reg [1]),
	.datac(\myps2|shift_reg [3]),
	.datad(\myps2|shift_reg [4]),
	.cin(gnd),
	.combout(\myps2|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~0 .lut_mask = 16'h0020;
defparam \myps2|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N24
cycloneive_lcell_comb \myps2|Mux7~3 (
// Equation(s):
// \myps2|Mux7~3_combout  = (\myps2|shift_reg [2] & (\myps2|Mux7~2_combout )) # (!\myps2|shift_reg [2] & (((\myps2|shift_reg [5] & \myps2|Mux7~0_combout ))))

	.dataa(\myps2|Mux7~2_combout ),
	.datab(\myps2|shift_reg [5]),
	.datac(\myps2|shift_reg [2]),
	.datad(\myps2|Mux7~0_combout ),
	.cin(gnd),
	.combout(\myps2|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~3 .lut_mask = 16'hACA0;
defparam \myps2|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N6
cycloneive_lcell_comb \myps2|Mux7~6 (
// Equation(s):
// \myps2|Mux7~6_combout  = (\myps2|shift_reg [0] & (\myps2|shift_reg [2] & \myps2|shift_reg [1])) # (!\myps2|shift_reg [0] & (!\myps2|shift_reg [2] & !\myps2|shift_reg [1]))

	.dataa(gnd),
	.datab(\myps2|shift_reg [0]),
	.datac(\myps2|shift_reg [2]),
	.datad(\myps2|shift_reg [1]),
	.cin(gnd),
	.combout(\myps2|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~6 .lut_mask = 16'hC003;
defparam \myps2|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N30
cycloneive_lcell_comb \myps2|Mux7~10 (
// Equation(s):
// \myps2|Mux7~10_combout  = (\myps2|shift_reg [2] & (((!\myps2|shift_reg [1])) # (!\myps2|shift_reg [0]))) # (!\myps2|shift_reg [2] & ((\myps2|shift_reg [1]) # ((\myps2|shift_reg [0] & !\myps2|shift_reg [3]))))

	.dataa(\myps2|shift_reg [2]),
	.datab(\myps2|shift_reg [0]),
	.datac(\myps2|shift_reg [1]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~10 .lut_mask = 16'h7A7E;
defparam \myps2|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N26
cycloneive_lcell_comb \myps2|Mux7~7 (
// Equation(s):
// \myps2|Mux7~7_combout  = (\myps2|shift_reg [2] & ((\myps2|shift_reg [0] & ((!\myps2|shift_reg [1]))) # (!\myps2|shift_reg [0] & ((\myps2|shift_reg [3]) # (\myps2|shift_reg [1]))))) # (!\myps2|shift_reg [2] & (\myps2|shift_reg [3] & ((\myps2|shift_reg 
// [1]))))

	.dataa(\myps2|shift_reg [3]),
	.datab(\myps2|shift_reg [0]),
	.datac(\myps2|shift_reg [2]),
	.datad(\myps2|shift_reg [1]),
	.cin(gnd),
	.combout(\myps2|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~7 .lut_mask = 16'h3AE0;
defparam \myps2|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N28
cycloneive_lcell_comb \myps2|Mux7~8 (
// Equation(s):
// \myps2|Mux7~8_combout  = (\myps2|shift_reg [3] & (!\myps2|shift_reg [0] & (\myps2|shift_reg [2] & \myps2|shift_reg [1])))

	.dataa(\myps2|shift_reg [3]),
	.datab(\myps2|shift_reg [0]),
	.datac(\myps2|shift_reg [2]),
	.datad(\myps2|shift_reg [1]),
	.cin(gnd),
	.combout(\myps2|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~8 .lut_mask = 16'h2000;
defparam \myps2|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N16
cycloneive_lcell_comb \myps2|Mux7~9 (
// Equation(s):
// \myps2|Mux7~9_combout  = (\myps2|shift_reg [4] & ((\myps2|shift_reg [5]) # ((\myps2|Mux7~7_combout )))) # (!\myps2|shift_reg [4] & (!\myps2|shift_reg [5] & ((\myps2|Mux7~8_combout ))))

	.dataa(\myps2|shift_reg [4]),
	.datab(\myps2|shift_reg [5]),
	.datac(\myps2|Mux7~7_combout ),
	.datad(\myps2|Mux7~8_combout ),
	.cin(gnd),
	.combout(\myps2|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~9 .lut_mask = 16'hB9A8;
defparam \myps2|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N22
cycloneive_lcell_comb \myps2|Mux7~11 (
// Equation(s):
// \myps2|Mux7~11_combout  = (\myps2|shift_reg [5] & ((\myps2|Mux7~9_combout  & ((\myps2|Mux7~10_combout ))) # (!\myps2|Mux7~9_combout  & (!\myps2|Mux7~6_combout )))) # (!\myps2|shift_reg [5] & (((\myps2|Mux7~9_combout ))))

	.dataa(\myps2|Mux7~6_combout ),
	.datab(\myps2|shift_reg [5]),
	.datac(\myps2|Mux7~10_combout ),
	.datad(\myps2|Mux7~9_combout ),
	.cin(gnd),
	.combout(\myps2|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~11 .lut_mask = 16'hF344;
defparam \myps2|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N30
cycloneive_lcell_comb \myps2|Mux7~4 (
// Equation(s):
// \myps2|Mux7~4_combout  = (\myps2|shift_reg [0] & ((\myps2|shift_reg [2] & (!\myps2|shift_reg [1])) # (!\myps2|shift_reg [2] & ((!\myps2|shift_reg [4]))))) # (!\myps2|shift_reg [0] & ((\myps2|shift_reg [2] & ((!\myps2|shift_reg [4]))) # (!\myps2|shift_reg 
// [2] & (\myps2|shift_reg [1]))))

	.dataa(\myps2|shift_reg [1]),
	.datab(\myps2|shift_reg [4]),
	.datac(\myps2|shift_reg [0]),
	.datad(\myps2|shift_reg [2]),
	.cin(gnd),
	.combout(\myps2|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~4 .lut_mask = 16'h533A;
defparam \myps2|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N26
cycloneive_lcell_comb \myps2|Mux7~5 (
// Equation(s):
// \myps2|Mux7~5_combout  = (\myps2|Mux7~4_combout  & (!\myps2|shift_reg [5] & ((!\myps2|shift_reg [3]) # (!\myps2|shift_reg [4]))))

	.dataa(\myps2|Mux7~4_combout ),
	.datab(\myps2|shift_reg [4]),
	.datac(\myps2|shift_reg [5]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~5 .lut_mask = 16'h020A;
defparam \myps2|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N12
cycloneive_lcell_comb \myps2|Equal2~0 (
// Equation(s):
// \myps2|Equal2~0_combout  = (!\myps2|shift_reg [2] & !\myps2|shift_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|shift_reg [2]),
	.datad(\myps2|shift_reg [0]),
	.cin(gnd),
	.combout(\myps2|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Equal2~0 .lut_mask = 16'h000F;
defparam \myps2|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N18
cycloneive_lcell_comb \myps2|Equal3~0 (
// Equation(s):
// \myps2|Equal3~0_combout  = (\myps2|shift_reg [1] & (!\myps2|shift_reg [6] & (!\myps2|shift_reg [7] & !\myps2|shift_reg [5])))

	.dataa(\myps2|shift_reg [1]),
	.datab(\myps2|shift_reg [6]),
	.datac(\myps2|shift_reg [7]),
	.datad(\myps2|shift_reg [5]),
	.cin(gnd),
	.combout(\myps2|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Equal3~0 .lut_mask = 16'h0002;
defparam \myps2|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N4
cycloneive_lcell_comb \myps2|Equal3~1 (
// Equation(s):
// \myps2|Equal3~1_combout  = (\myps2|Equal2~0_combout  & (\myps2|Equal3~0_combout  & (\myps2|shift_reg [4] & !\myps2|shift_reg [3])))

	.dataa(\myps2|Equal2~0_combout ),
	.datab(\myps2|Equal3~0_combout ),
	.datac(\myps2|shift_reg [4]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Equal3~1 .lut_mask = 16'h0080;
defparam \myps2|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N12
cycloneive_lcell_comb \myps2|Equal2~1 (
// Equation(s):
// \myps2|Equal2~1_combout  = (\myps2|shift_reg [7] & (\myps2|shift_reg [6] & (!\myps2|shift_reg [1] & \myps2|shift_reg [5])))

	.dataa(\myps2|shift_reg [7]),
	.datab(\myps2|shift_reg [6]),
	.datac(\myps2|shift_reg [1]),
	.datad(\myps2|shift_reg [5]),
	.cin(gnd),
	.combout(\myps2|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Equal2~1 .lut_mask = 16'h0800;
defparam \myps2|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N28
cycloneive_lcell_comb \myps2|Equal2~2 (
// Equation(s):
// \myps2|Equal2~2_combout  = (\myps2|Equal2~0_combout  & (\myps2|Equal2~1_combout  & (\myps2|shift_reg [4] & !\myps2|shift_reg [3])))

	.dataa(\myps2|Equal2~0_combout ),
	.datab(\myps2|Equal2~1_combout ),
	.datac(\myps2|shift_reg [4]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Equal2~2 .lut_mask = 16'h0080;
defparam \myps2|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N2
cycloneive_lcell_comb \myps2|shift~3 (
// Equation(s):
// \myps2|shift~3_combout  = (\myps2|reading_key~q  & (\myps2|Equal1~0_combout  & (\myps2|ps2_clock_filtered~q  & !\myps2|prev_clock~q )))

	.dataa(\myps2|reading_key~q ),
	.datab(\myps2|Equal1~0_combout ),
	.datac(\myps2|ps2_clock_filtered~q ),
	.datad(\myps2|prev_clock~q ),
	.cin(gnd),
	.combout(\myps2|shift~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|shift~3 .lut_mask = 16'h0080;
defparam \myps2|shift~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N0
cycloneive_lcell_comb \myps2|break_code~0 (
// Equation(s):
// \myps2|break_code~0_combout  = (\myps2|shift~3_combout  & (\myps2|Equal2~2_combout )) # (!\myps2|shift~3_combout  & ((\myps2|break_code~q )))

	.dataa(gnd),
	.datab(\myps2|Equal2~2_combout ),
	.datac(\myps2|break_code~q ),
	.datad(\myps2|shift~3_combout ),
	.cin(gnd),
	.combout(\myps2|break_code~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|break_code~0 .lut_mask = 16'hCCF0;
defparam \myps2|break_code~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y37_N1
dffeas \myps2|break_code (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|break_code~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|break_code~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|break_code .is_wysiwyg = "true";
defparam \myps2|break_code .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N8
cycloneive_lcell_comb \myps2|shift~2 (
// Equation(s):
// \myps2|shift~2_combout  = (\myps2|Equal3~1_combout  & ((\myps2|shift~3_combout  & (!\myps2|break_code~q )) # (!\myps2|shift~3_combout  & ((\myps2|shift~q ))))) # (!\myps2|Equal3~1_combout  & (((\myps2|shift~q ))))

	.dataa(\myps2|Equal3~1_combout ),
	.datab(\myps2|break_code~q ),
	.datac(\myps2|shift~q ),
	.datad(\myps2|shift~3_combout ),
	.cin(gnd),
	.combout(\myps2|shift~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|shift~2 .lut_mask = 16'h72F0;
defparam \myps2|shift~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y37_N9
dffeas \myps2|shift (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|shift~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|shift~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|shift .is_wysiwyg = "true";
defparam \myps2|shift .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N6
cycloneive_lcell_comb \myps2|Mux7~12 (
// Equation(s):
// \myps2|Mux7~12_combout  = (\myps2|shift_reg [6] & (((\myps2|Mux7~5_combout ) # (\myps2|shift~q )))) # (!\myps2|shift_reg [6] & (\myps2|Mux7~11_combout  & ((!\myps2|shift~q ))))

	.dataa(\myps2|Mux7~11_combout ),
	.datab(\myps2|Mux7~5_combout ),
	.datac(\myps2|shift_reg [6]),
	.datad(\myps2|shift~q ),
	.cin(gnd),
	.combout(\myps2|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~12 .lut_mask = 16'hF0CA;
defparam \myps2|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N20
cycloneive_lcell_comb \myps2|Mux7~16 (
// Equation(s):
// \myps2|Mux7~16_combout  = (\myps2|Mux7~12_combout  & ((\myps2|Mux7~15_combout ) # ((!\myps2|shift~q )))) # (!\myps2|Mux7~12_combout  & (((\myps2|Mux7~3_combout  & \myps2|shift~q ))))

	.dataa(\myps2|Mux7~15_combout ),
	.datab(\myps2|Mux7~3_combout ),
	.datac(\myps2|Mux7~12_combout ),
	.datad(\myps2|shift~q ),
	.cin(gnd),
	.combout(\myps2|Mux7~16_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~16 .lut_mask = 16'hACF0;
defparam \myps2|Mux7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N20
cycloneive_lcell_comb \myps2|Mux7~17 (
// Equation(s):
// \myps2|Mux7~17_combout  = (!\myps2|shift_reg [7] & \myps2|Mux7~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|shift_reg [7]),
	.datad(\myps2|Mux7~16_combout ),
	.cin(gnd),
	.combout(\myps2|Mux7~17_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~17 .lut_mask = 16'h0F00;
defparam \myps2|Mux7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N10
cycloneive_lcell_comb \myps2|Mux2~1 (
// Equation(s):
// \myps2|Mux2~1_combout  = (!\myps2|shift_reg [5] & ((\myps2|shift_reg [0]) # (\myps2|shift_reg [4] $ (\myps2|shift_reg [3]))))

	.dataa(\myps2|shift_reg [4]),
	.datab(\myps2|shift_reg [5]),
	.datac(\myps2|shift_reg [0]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux2~1 .lut_mask = 16'h3132;
defparam \myps2|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N18
cycloneive_lcell_comb \myps2|Mux2~5 (
// Equation(s):
// \myps2|Mux2~5_combout  = (!\myps2|shift_reg [4] & (!\myps2|shift_reg [5] & (!\myps2|shift_reg [0] & !\myps2|shift_reg [3])))

	.dataa(\myps2|shift_reg [4]),
	.datab(\myps2|shift_reg [5]),
	.datac(\myps2|shift_reg [0]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux2~5 .lut_mask = 16'h0001;
defparam \myps2|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N20
cycloneive_lcell_comb \myps2|Mux2~3 (
// Equation(s):
// \myps2|Mux2~3_combout  = (\myps2|shift_reg [0] & ((\myps2|shift_reg [4]) # ((\myps2|shift_reg [5])))) # (!\myps2|shift_reg [0] & (((\myps2|shift_reg [5] & \myps2|shift_reg [3]))))

	.dataa(\myps2|shift_reg [4]),
	.datab(\myps2|shift_reg [0]),
	.datac(\myps2|shift_reg [5]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux2~3 .lut_mask = 16'hF8C8;
defparam \myps2|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N14
cycloneive_lcell_comb \myps2|Mux2~2 (
// Equation(s):
// \myps2|Mux2~2_combout  = (\myps2|shift_reg [0]) # ((!\myps2|shift_reg [4] & !\myps2|shift_reg [5]))

	.dataa(gnd),
	.datab(\myps2|shift_reg [0]),
	.datac(\myps2|shift_reg [4]),
	.datad(\myps2|shift_reg [5]),
	.cin(gnd),
	.combout(\myps2|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux2~2 .lut_mask = 16'hCCCF;
defparam \myps2|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N4
cycloneive_lcell_comb \myps2|Mux2~4 (
// Equation(s):
// \myps2|Mux2~4_combout  = (\myps2|shift_reg [6] & (((\myps2|shift_reg [1])))) # (!\myps2|shift_reg [6] & ((\myps2|shift_reg [1] & ((!\myps2|Mux2~2_combout ))) # (!\myps2|shift_reg [1] & (\myps2|Mux2~3_combout ))))

	.dataa(\myps2|Mux2~3_combout ),
	.datab(\myps2|Mux2~2_combout ),
	.datac(\myps2|shift_reg [6]),
	.datad(\myps2|shift_reg [1]),
	.cin(gnd),
	.combout(\myps2|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux2~4 .lut_mask = 16'hF30A;
defparam \myps2|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N12
cycloneive_lcell_comb \myps2|Mux2~6 (
// Equation(s):
// \myps2|Mux2~6_combout  = (\myps2|Mux2~4_combout  & (((\myps2|Mux2~5_combout ) # (!\myps2|shift_reg [6])))) # (!\myps2|Mux2~4_combout  & (\myps2|Mux2~1_combout  & ((\myps2|shift_reg [6]))))

	.dataa(\myps2|Mux2~1_combout ),
	.datab(\myps2|Mux2~5_combout ),
	.datac(\myps2|Mux2~4_combout ),
	.datad(\myps2|shift_reg [6]),
	.cin(gnd),
	.combout(\myps2|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux2~6 .lut_mask = 16'hCAF0;
defparam \myps2|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N0
cycloneive_lcell_comb \myps2|Mux2~7 (
// Equation(s):
// \myps2|Mux2~7_combout  = (!\myps2|shift_reg [4] & (!\myps2|shift_reg [0] & !\myps2|shift_reg [3]))

	.dataa(\myps2|shift_reg [4]),
	.datab(\myps2|shift_reg [0]),
	.datac(gnd),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux2~7 .lut_mask = 16'h0011;
defparam \myps2|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N14
cycloneive_lcell_comb \myps2|Mux2~0 (
// Equation(s):
// \myps2|Mux2~0_combout  = (\myps2|shift_reg [5] & !\myps2|shift_reg [6])

	.dataa(\myps2|shift_reg [5]),
	.datab(gnd),
	.datac(\myps2|shift_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux2~0 .lut_mask = 16'h0A0A;
defparam \myps2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N24
cycloneive_lcell_comb \myps2|Mux2~8 (
// Equation(s):
// \myps2|Mux2~8_combout  = (\myps2|shift_reg [0] & (\myps2|shift_reg [4] & (!\myps2|shift_reg [5]))) # (!\myps2|shift_reg [0] & (!\myps2|shift_reg [6] & (\myps2|shift_reg [4] $ (\myps2|shift_reg [5]))))

	.dataa(\myps2|shift_reg [4]),
	.datab(\myps2|shift_reg [5]),
	.datac(\myps2|shift_reg [0]),
	.datad(\myps2|shift_reg [6]),
	.cin(gnd),
	.combout(\myps2|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux2~8 .lut_mask = 16'h2026;
defparam \myps2|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N8
cycloneive_lcell_comb \myps2|Mux2~9 (
// Equation(s):
// \myps2|Mux2~9_combout  = (\myps2|Mux2~7_combout  & ((\myps2|Mux2~0_combout ) # ((\myps2|shift_reg [3] & \myps2|Mux2~8_combout )))) # (!\myps2|Mux2~7_combout  & (((\myps2|shift_reg [3] & \myps2|Mux2~8_combout ))))

	.dataa(\myps2|Mux2~7_combout ),
	.datab(\myps2|Mux2~0_combout ),
	.datac(\myps2|shift_reg [3]),
	.datad(\myps2|Mux2~8_combout ),
	.cin(gnd),
	.combout(\myps2|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux2~9 .lut_mask = 16'hF888;
defparam \myps2|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N2
cycloneive_lcell_comb \myps2|Mux2~10 (
// Equation(s):
// \myps2|Mux2~10_combout  = (\myps2|shift_reg [2] & (\myps2|Mux2~6_combout )) # (!\myps2|shift_reg [2] & (((\myps2|Mux2~9_combout  & \myps2|shift_reg [1]))))

	.dataa(\myps2|shift_reg [2]),
	.datab(\myps2|Mux2~6_combout ),
	.datac(\myps2|Mux2~9_combout ),
	.datad(\myps2|shift_reg [1]),
	.cin(gnd),
	.combout(\myps2|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux2~10 .lut_mask = 16'hD888;
defparam \myps2|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N22
cycloneive_lcell_comb \myps2|Mux2~11 (
// Equation(s):
// \myps2|Mux2~11_combout  = (\myps2|Mux2~10_combout  & !\myps2|shift_reg [7])

	.dataa(\myps2|Mux2~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|shift_reg [7]),
	.cin(gnd),
	.combout(\myps2|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux2~11 .lut_mask = 16'h00AA;
defparam \myps2|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N2
cycloneive_lcell_comb \myps2|Mux0~5 (
// Equation(s):
// \myps2|Mux0~5_combout  = (\myps2|shift_reg [2] & (!\myps2|shift_reg [1] & (\myps2|shift_reg [0] $ (!\myps2|shift_reg [3])))) # (!\myps2|shift_reg [2] & (\myps2|shift_reg [0] & (\myps2|shift_reg [1] & \myps2|shift_reg [3])))

	.dataa(\myps2|shift_reg [2]),
	.datab(\myps2|shift_reg [0]),
	.datac(\myps2|shift_reg [1]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux0~5 .lut_mask = 16'h4802;
defparam \myps2|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N28
cycloneive_lcell_comb \myps2|Mux0~6 (
// Equation(s):
// \myps2|Mux0~6_combout  = (\myps2|shift_reg [2] & (!\myps2|shift_reg [1] & (\myps2|shift_reg [0] $ (!\myps2|shift_reg [3])))) # (!\myps2|shift_reg [2] & (\myps2|shift_reg [1] & ((\myps2|shift_reg [0]) # (!\myps2|shift_reg [3]))))

	.dataa(\myps2|shift_reg [2]),
	.datab(\myps2|shift_reg [0]),
	.datac(\myps2|shift_reg [1]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux0~6 .lut_mask = 16'h4852;
defparam \myps2|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N22
cycloneive_lcell_comb \myps2|Mux0~7 (
// Equation(s):
// \myps2|Mux0~7_combout  = (!\myps2|shift_reg [5] & ((\myps2|shift_reg [4] & (\myps2|Mux0~5_combout )) # (!\myps2|shift_reg [4] & ((\myps2|Mux0~6_combout )))))

	.dataa(\myps2|shift_reg [4]),
	.datab(\myps2|Mux0~5_combout ),
	.datac(\myps2|shift_reg [5]),
	.datad(\myps2|Mux0~6_combout ),
	.cin(gnd),
	.combout(\myps2|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux0~7 .lut_mask = 16'h0D08;
defparam \myps2|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N4
cycloneive_lcell_comb \myps2|Mux0~1 (
// Equation(s):
// \myps2|Mux0~1_combout  = (\myps2|shift_reg [2] & (!\myps2|shift_reg [1] & ((\myps2|shift_reg [0]) # (\myps2|shift_reg [3])))) # (!\myps2|shift_reg [2] & (((\myps2|shift_reg [1] & \myps2|shift_reg [3]))))

	.dataa(\myps2|shift_reg [0]),
	.datab(\myps2|shift_reg [2]),
	.datac(\myps2|shift_reg [1]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux0~1 .lut_mask = 16'h3C08;
defparam \myps2|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N30
cycloneive_lcell_comb \myps2|Mux0~2 (
// Equation(s):
// \myps2|Mux0~2_combout  = (\myps2|shift_reg [5] & (((\myps2|shift_reg [4])))) # (!\myps2|shift_reg [5] & ((\myps2|shift_reg [4] & (\myps2|Mux0~1_combout )) # (!\myps2|shift_reg [4] & ((\myps2|Mux7~8_combout )))))

	.dataa(\myps2|shift_reg [5]),
	.datab(\myps2|Mux0~1_combout ),
	.datac(\myps2|shift_reg [4]),
	.datad(\myps2|Mux7~8_combout ),
	.cin(gnd),
	.combout(\myps2|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux0~2 .lut_mask = 16'hE5E0;
defparam \myps2|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N16
cycloneive_lcell_comb \myps2|Mux0~3 (
// Equation(s):
// \myps2|Mux0~3_combout  = (\myps2|shift_reg [1] & (((!\myps2|shift_reg [2])))) # (!\myps2|shift_reg [1] & ((\myps2|shift_reg [0] & ((!\myps2|shift_reg [3]))) # (!\myps2|shift_reg [0] & (\myps2|shift_reg [2]))))

	.dataa(\myps2|shift_reg [0]),
	.datab(\myps2|shift_reg [2]),
	.datac(\myps2|shift_reg [1]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux0~3 .lut_mask = 16'h343E;
defparam \myps2|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N10
cycloneive_lcell_comb \myps2|Mux0~0 (
// Equation(s):
// \myps2|Mux0~0_combout  = \myps2|shift_reg [2] $ (((\myps2|shift_reg [1]) # ((\myps2|shift_reg [0] & !\myps2|shift_reg [3]))))

	.dataa(\myps2|shift_reg [0]),
	.datab(\myps2|shift_reg [2]),
	.datac(\myps2|shift_reg [1]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux0~0 .lut_mask = 16'h3C36;
defparam \myps2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N2
cycloneive_lcell_comb \myps2|Mux0~4 (
// Equation(s):
// \myps2|Mux0~4_combout  = (\myps2|Mux0~2_combout  & ((\myps2|Mux0~3_combout ) # ((!\myps2|shift_reg [5])))) # (!\myps2|Mux0~2_combout  & (((\myps2|shift_reg [5] & \myps2|Mux0~0_combout ))))

	.dataa(\myps2|Mux0~2_combout ),
	.datab(\myps2|Mux0~3_combout ),
	.datac(\myps2|shift_reg [5]),
	.datad(\myps2|Mux0~0_combout ),
	.cin(gnd),
	.combout(\myps2|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux0~4 .lut_mask = 16'hDA8A;
defparam \myps2|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N24
cycloneive_lcell_comb \myps2|Mux0~8 (
// Equation(s):
// \myps2|Mux0~8_combout  = (!\myps2|shift_reg [7] & ((\myps2|shift_reg [6] & (\myps2|Mux0~7_combout )) # (!\myps2|shift_reg [6] & ((\myps2|Mux0~4_combout )))))

	.dataa(\myps2|shift_reg [6]),
	.datab(\myps2|Mux0~7_combout ),
	.datac(\myps2|shift_reg [7]),
	.datad(\myps2|Mux0~4_combout ),
	.cin(gnd),
	.combout(\myps2|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux0~8 .lut_mask = 16'h0D08;
defparam \myps2|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N18
cycloneive_lcell_comb \myps2|Mux6~1 (
// Equation(s):
// \myps2|Mux6~1_combout  = (\myps2|shift_reg [4] & (((\myps2|shift_reg [1])))) # (!\myps2|shift_reg [4] & ((\myps2|shift_reg [0]) # ((!\myps2|shift_reg [1] & \myps2|shift_reg [3]))))

	.dataa(\myps2|shift_reg [4]),
	.datab(\myps2|shift_reg [0]),
	.datac(\myps2|shift_reg [1]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux6~1 .lut_mask = 16'hE5E4;
defparam \myps2|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N8
cycloneive_lcell_comb \myps2|Mux6~0 (
// Equation(s):
// \myps2|Mux6~0_combout  = (\myps2|shift_reg [4] & (!\myps2|shift_reg [0] & (\myps2|shift_reg [1] & \myps2|shift_reg [3]))) # (!\myps2|shift_reg [4] & (\myps2|shift_reg [0] & (!\myps2|shift_reg [1] & !\myps2|shift_reg [3])))

	.dataa(\myps2|shift_reg [4]),
	.datab(\myps2|shift_reg [0]),
	.datac(\myps2|shift_reg [1]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux6~0 .lut_mask = 16'h2004;
defparam \myps2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N4
cycloneive_lcell_comb \myps2|Mux6~2 (
// Equation(s):
// \myps2|Mux6~2_combout  = (\myps2|Mux2~0_combout  & ((\myps2|shift_reg [2] & (!\myps2|Mux6~1_combout )) # (!\myps2|shift_reg [2] & ((\myps2|Mux6~0_combout )))))

	.dataa(\myps2|shift_reg [2]),
	.datab(\myps2|Mux6~1_combout ),
	.datac(\myps2|Mux2~0_combout ),
	.datad(\myps2|Mux6~0_combout ),
	.cin(gnd),
	.combout(\myps2|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux6~2 .lut_mask = 16'h7020;
defparam \myps2|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N16
cycloneive_lcell_comb \myps2|Mux6~7 (
// Equation(s):
// \myps2|Mux6~7_combout  = (\myps2|shift_reg [4] & (((\myps2|shift_reg [1]) # (\myps2|shift_reg [3])))) # (!\myps2|shift_reg [4] & (\myps2|shift_reg [0]))

	.dataa(\myps2|shift_reg [0]),
	.datab(\myps2|shift_reg [1]),
	.datac(\myps2|shift_reg [3]),
	.datad(\myps2|shift_reg [4]),
	.cin(gnd),
	.combout(\myps2|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux6~7 .lut_mask = 16'hFCAA;
defparam \myps2|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N8
cycloneive_lcell_comb \myps2|Mux6~3 (
// Equation(s):
// \myps2|Mux6~3_combout  = (\myps2|shift_reg [1] & ((\myps2|shift_reg [3] $ (!\myps2|shift_reg [4])) # (!\myps2|shift_reg [0])))

	.dataa(\myps2|shift_reg [0]),
	.datab(\myps2|shift_reg [1]),
	.datac(\myps2|shift_reg [3]),
	.datad(\myps2|shift_reg [4]),
	.cin(gnd),
	.combout(\myps2|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux6~3 .lut_mask = 16'hC44C;
defparam \myps2|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N26
cycloneive_lcell_comb \myps2|Mux6~4 (
// Equation(s):
// \myps2|Mux6~4_combout  = (\myps2|shift_reg [0] & (!\myps2|shift_reg [1] & ((\myps2|shift_reg [3]) # (\myps2|shift_reg [4])))) # (!\myps2|shift_reg [0] & (\myps2|shift_reg [4] & (\myps2|shift_reg [1] $ (\myps2|shift_reg [3]))))

	.dataa(\myps2|shift_reg [0]),
	.datab(\myps2|shift_reg [1]),
	.datac(\myps2|shift_reg [3]),
	.datad(\myps2|shift_reg [4]),
	.cin(gnd),
	.combout(\myps2|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux6~4 .lut_mask = 16'h3620;
defparam \myps2|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N28
cycloneive_lcell_comb \myps2|Mux6~5 (
// Equation(s):
// \myps2|Mux6~5_combout  = (\myps2|shift_reg [0] & (\myps2|shift_reg [1] & (\myps2|shift_reg [3] & \myps2|shift_reg [4])))

	.dataa(\myps2|shift_reg [0]),
	.datab(\myps2|shift_reg [1]),
	.datac(\myps2|shift_reg [3]),
	.datad(\myps2|shift_reg [4]),
	.cin(gnd),
	.combout(\myps2|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux6~5 .lut_mask = 16'h8000;
defparam \myps2|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N14
cycloneive_lcell_comb \myps2|Mux6~6 (
// Equation(s):
// \myps2|Mux6~6_combout  = (\myps2|shift_reg [2] & ((\myps2|Mux6~4_combout ) # ((\myps2|shift_reg [6])))) # (!\myps2|shift_reg [2] & (((\myps2|Mux6~5_combout  & !\myps2|shift_reg [6]))))

	.dataa(\myps2|Mux6~4_combout ),
	.datab(\myps2|shift_reg [2]),
	.datac(\myps2|Mux6~5_combout ),
	.datad(\myps2|shift_reg [6]),
	.cin(gnd),
	.combout(\myps2|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux6~6 .lut_mask = 16'hCCB8;
defparam \myps2|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N18
cycloneive_lcell_comb \myps2|Mux6~8 (
// Equation(s):
// \myps2|Mux6~8_combout  = (\myps2|Mux6~6_combout  & (((!\myps2|shift_reg [6])) # (!\myps2|Mux6~7_combout ))) # (!\myps2|Mux6~6_combout  & (((\myps2|Mux6~3_combout  & \myps2|shift_reg [6]))))

	.dataa(\myps2|Mux6~7_combout ),
	.datab(\myps2|Mux6~3_combout ),
	.datac(\myps2|Mux6~6_combout ),
	.datad(\myps2|shift_reg [6]),
	.cin(gnd),
	.combout(\myps2|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux6~8 .lut_mask = 16'h5CF0;
defparam \myps2|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N30
cycloneive_lcell_comb \myps2|Mux6~9 (
// Equation(s):
// \myps2|Mux6~9_combout  = (!\myps2|shift_reg [7] & ((\myps2|Mux6~2_combout ) # ((!\myps2|shift_reg [5] & \myps2|Mux6~8_combout ))))

	.dataa(\myps2|Mux6~2_combout ),
	.datab(\myps2|shift_reg [5]),
	.datac(\myps2|shift_reg [7]),
	.datad(\myps2|Mux6~8_combout ),
	.cin(gnd),
	.combout(\myps2|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux6~9 .lut_mask = 16'h0B0A;
defparam \myps2|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N16
cycloneive_lcell_comb \myps2|Mux3~1 (
// Equation(s):
// \myps2|Mux3~1_combout  = (\myps2|shift_reg [0] & ((\myps2|shift_reg [1] & (!\myps2|shift_reg [2])) # (!\myps2|shift_reg [1] & ((!\myps2|shift_reg [3]))))) # (!\myps2|shift_reg [0] & (((\myps2|shift_reg [1] & \myps2|shift_reg [3]))))

	.dataa(\myps2|shift_reg [2]),
	.datab(\myps2|shift_reg [0]),
	.datac(\myps2|shift_reg [1]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux3~1 .lut_mask = 16'h704C;
defparam \myps2|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N14
cycloneive_lcell_comb \myps2|Mux3~0 (
// Equation(s):
// \myps2|Mux3~0_combout  = (!\myps2|shift_reg [4] & (\myps2|Equal2~0_combout  & (\myps2|shift_reg [1] & !\myps2|shift_reg [3])))

	.dataa(\myps2|shift_reg [4]),
	.datab(\myps2|Equal2~0_combout ),
	.datac(\myps2|shift_reg [1]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux3~0 .lut_mask = 16'h0040;
defparam \myps2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N10
cycloneive_lcell_comb \myps2|Mux3~2 (
// Equation(s):
// \myps2|Mux3~2_combout  = (\myps2|Mux2~0_combout  & ((\myps2|Mux3~0_combout ) # ((\myps2|shift_reg [4] & \myps2|Mux3~1_combout ))))

	.dataa(\myps2|shift_reg [4]),
	.datab(\myps2|Mux3~1_combout ),
	.datac(\myps2|Mux2~0_combout ),
	.datad(\myps2|Mux3~0_combout ),
	.cin(gnd),
	.combout(\myps2|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux3~2 .lut_mask = 16'hF080;
defparam \myps2|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N22
cycloneive_lcell_comb \myps2|Mux3~3 (
// Equation(s):
// \myps2|Mux3~3_combout  = (\myps2|shift_reg [0] & (\myps2|shift_reg [2])) # (!\myps2|shift_reg [0] & (!\myps2|shift_reg [2] & !\myps2|shift_reg [1]))

	.dataa(\myps2|shift_reg [0]),
	.datab(\myps2|shift_reg [2]),
	.datac(\myps2|shift_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux3~3 .lut_mask = 16'h8989;
defparam \myps2|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N24
cycloneive_lcell_comb \myps2|Mux3~4 (
// Equation(s):
// \myps2|Mux3~4_combout  = (\myps2|shift_reg [1] & (((\myps2|shift_reg [3] & !\myps2|shift_reg [2])))) # (!\myps2|shift_reg [1] & (\myps2|shift_reg [2] & ((\myps2|shift_reg [0]) # (!\myps2|shift_reg [3]))))

	.dataa(\myps2|shift_reg [0]),
	.datab(\myps2|shift_reg [1]),
	.datac(\myps2|shift_reg [3]),
	.datad(\myps2|shift_reg [2]),
	.cin(gnd),
	.combout(\myps2|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux3~4 .lut_mask = 16'h23C0;
defparam \myps2|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N4
cycloneive_lcell_comb \myps2|Mux3~7 (
// Equation(s):
// \myps2|Mux3~7_combout  = (\myps2|shift_reg [3] & ((\myps2|shift_reg [0] & (!\myps2|shift_reg [1] & \myps2|shift_reg [2])) # (!\myps2|shift_reg [0] & (\myps2|shift_reg [1] & !\myps2|shift_reg [2]))))

	.dataa(\myps2|shift_reg [0]),
	.datab(\myps2|shift_reg [1]),
	.datac(\myps2|shift_reg [3]),
	.datad(\myps2|shift_reg [2]),
	.cin(gnd),
	.combout(\myps2|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux3~7 .lut_mask = 16'h2040;
defparam \myps2|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N30
cycloneive_lcell_comb \myps2|Mux3~8 (
// Equation(s):
// \myps2|Mux3~8_combout  = (\myps2|shift_reg [6] & (((\myps2|shift_reg [4])))) # (!\myps2|shift_reg [6] & (\myps2|Mux3~7_combout  & (\myps2|shift_reg [2] $ (\myps2|shift_reg [4]))))

	.dataa(\myps2|shift_reg [2]),
	.datab(\myps2|shift_reg [4]),
	.datac(\myps2|Mux3~7_combout ),
	.datad(\myps2|shift_reg [6]),
	.cin(gnd),
	.combout(\myps2|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux3~8 .lut_mask = 16'hCC60;
defparam \myps2|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N2
cycloneive_lcell_comb \myps2|Mux3~5 (
// Equation(s):
// \myps2|Mux3~5_combout  = (\myps2|Mux3~8_combout  & (((\myps2|Mux3~4_combout ) # (!\myps2|shift_reg [6])))) # (!\myps2|Mux3~8_combout  & (!\myps2|Mux3~3_combout  & ((\myps2|shift_reg [6]))))

	.dataa(\myps2|Mux3~3_combout ),
	.datab(\myps2|Mux3~4_combout ),
	.datac(\myps2|Mux3~8_combout ),
	.datad(\myps2|shift_reg [6]),
	.cin(gnd),
	.combout(\myps2|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux3~5 .lut_mask = 16'hC5F0;
defparam \myps2|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N12
cycloneive_lcell_comb \myps2|Mux3~6 (
// Equation(s):
// \myps2|Mux3~6_combout  = (!\myps2|shift_reg [7] & ((\myps2|Mux3~2_combout ) # ((\myps2|Mux3~5_combout  & !\myps2|shift_reg [5]))))

	.dataa(\myps2|Mux3~2_combout ),
	.datab(\myps2|Mux3~5_combout ),
	.datac(\myps2|shift_reg [5]),
	.datad(\myps2|shift_reg [7]),
	.cin(gnd),
	.combout(\myps2|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux3~6 .lut_mask = 16'h00AE;
defparam \myps2|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N24
cycloneive_lcell_comb \myps2|Equal4~0 (
// Equation(s):
// \myps2|Equal4~0_combout  = (!\myps2|Mux2~11_combout  & (!\myps2|Mux0~8_combout  & (!\myps2|Mux6~9_combout  & !\myps2|Mux3~6_combout )))

	.dataa(\myps2|Mux2~11_combout ),
	.datab(\myps2|Mux0~8_combout ),
	.datac(\myps2|Mux6~9_combout ),
	.datad(\myps2|Mux3~6_combout ),
	.cin(gnd),
	.combout(\myps2|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Equal4~0 .lut_mask = 16'h0001;
defparam \myps2|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N10
cycloneive_lcell_comb \myps2|Mux5~5 (
// Equation(s):
// \myps2|Mux5~5_combout  = (\myps2|shift_reg [3] & (\myps2|shift_reg [1] $ (((\myps2|shift_reg [0] & \myps2|shift_reg [2])))))

	.dataa(\myps2|shift_reg [0]),
	.datab(\myps2|shift_reg [1]),
	.datac(\myps2|shift_reg [3]),
	.datad(\myps2|shift_reg [2]),
	.cin(gnd),
	.combout(\myps2|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux5~5 .lut_mask = 16'h60C0;
defparam \myps2|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N20
cycloneive_lcell_comb \myps2|Mux5~3 (
// Equation(s):
// \myps2|Mux5~3_combout  = (\myps2|shift_reg [3] & (!\myps2|shift_reg [4] & (\myps2|shift_reg [1] $ (\myps2|shift_reg [2])))) # (!\myps2|shift_reg [3] & ((\myps2|shift_reg [1] $ (\myps2|shift_reg [2]))))

	.dataa(\myps2|shift_reg [3]),
	.datab(\myps2|shift_reg [4]),
	.datac(\myps2|shift_reg [1]),
	.datad(\myps2|shift_reg [2]),
	.cin(gnd),
	.combout(\myps2|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux5~3 .lut_mask = 16'h0770;
defparam \myps2|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N0
cycloneive_lcell_comb \myps2|Mux5~4 (
// Equation(s):
// \myps2|Mux5~4_combout  = (\myps2|Mux7~0_combout  & (((!\myps2|shift_reg [0] & \myps2|Mux5~3_combout )) # (!\myps2|shift_reg [2]))) # (!\myps2|Mux7~0_combout  & (((!\myps2|shift_reg [0] & \myps2|Mux5~3_combout ))))

	.dataa(\myps2|Mux7~0_combout ),
	.datab(\myps2|shift_reg [2]),
	.datac(\myps2|shift_reg [0]),
	.datad(\myps2|Mux5~3_combout ),
	.cin(gnd),
	.combout(\myps2|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux5~4 .lut_mask = 16'h2F22;
defparam \myps2|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N12
cycloneive_lcell_comb \myps2|Mux5~6 (
// Equation(s):
// \myps2|Mux5~6_combout  = (\myps2|shift_reg [6] & (((\myps2|Mux5~4_combout )))) # (!\myps2|shift_reg [6] & (\myps2|Mux5~5_combout  & ((\myps2|shift_reg [4]))))

	.dataa(\myps2|Mux5~5_combout ),
	.datab(\myps2|shift_reg [6]),
	.datac(\myps2|Mux5~4_combout ),
	.datad(\myps2|shift_reg [4]),
	.cin(gnd),
	.combout(\myps2|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux5~6 .lut_mask = 16'hE2C0;
defparam \myps2|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N0
cycloneive_lcell_comb \myps2|Mux5~1 (
// Equation(s):
// \myps2|Mux5~1_combout  = (\myps2|shift_reg [1] & ((\myps2|shift_reg [2] & (!\myps2|shift_reg [0] & !\myps2|shift_reg [3])) # (!\myps2|shift_reg [2] & ((\myps2|shift_reg [3]))))) # (!\myps2|shift_reg [1] & (\myps2|shift_reg [0] & (\myps2|shift_reg [2] $ 
// (!\myps2|shift_reg [3]))))

	.dataa(\myps2|shift_reg [2]),
	.datab(\myps2|shift_reg [0]),
	.datac(\myps2|shift_reg [1]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux5~1 .lut_mask = 16'h5824;
defparam \myps2|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N6
cycloneive_lcell_comb \myps2|Mux5~0 (
// Equation(s):
// \myps2|Mux5~0_combout  = (\myps2|shift_reg [3] & (\myps2|shift_reg [0] & (\myps2|shift_reg [2] $ (\myps2|shift_reg [1])))) # (!\myps2|shift_reg [3] & (\myps2|shift_reg [0] $ (((\myps2|shift_reg [2]) # (\myps2|shift_reg [1])))))

	.dataa(\myps2|shift_reg [2]),
	.datab(\myps2|shift_reg [0]),
	.datac(\myps2|shift_reg [1]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux5~0 .lut_mask = 16'h4836;
defparam \myps2|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N26
cycloneive_lcell_comb \myps2|Mux5~2 (
// Equation(s):
// \myps2|Mux5~2_combout  = (\myps2|Mux2~0_combout  & ((\myps2|shift_reg [4] & ((\myps2|Mux5~0_combout ))) # (!\myps2|shift_reg [4] & (\myps2|Mux5~1_combout ))))

	.dataa(\myps2|shift_reg [4]),
	.datab(\myps2|Mux5~1_combout ),
	.datac(\myps2|Mux2~0_combout ),
	.datad(\myps2|Mux5~0_combout ),
	.cin(gnd),
	.combout(\myps2|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux5~2 .lut_mask = 16'hE040;
defparam \myps2|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N0
cycloneive_lcell_comb \myps2|Mux5~7 (
// Equation(s):
// \myps2|Mux5~7_combout  = (!\myps2|shift_reg [7] & ((\myps2|Mux5~2_combout ) # ((\myps2|Mux5~6_combout  & !\myps2|shift_reg [5]))))

	.dataa(\myps2|shift_reg [7]),
	.datab(\myps2|Mux5~6_combout ),
	.datac(\myps2|shift_reg [5]),
	.datad(\myps2|Mux5~2_combout ),
	.cin(gnd),
	.combout(\myps2|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux5~7 .lut_mask = 16'h5504;
defparam \myps2|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N14
cycloneive_lcell_comb \myps2|Equal4~1 (
// Equation(s):
// \myps2|Equal4~1_combout  = (!\myps2|Mux4~9_combout  & (!\myps2|Mux7~17_combout  & (\myps2|Equal4~0_combout  & !\myps2|Mux5~7_combout )))

	.dataa(\myps2|Mux4~9_combout ),
	.datab(\myps2|Mux7~17_combout ),
	.datac(\myps2|Equal4~0_combout ),
	.datad(\myps2|Mux5~7_combout ),
	.cin(gnd),
	.combout(\myps2|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Equal4~1 .lut_mask = 16'h0010;
defparam \myps2|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N30
cycloneive_lcell_comb \myps2|fifo_write~0 (
// Equation(s):
// \myps2|fifo_write~0_combout  = (\myps2|ps2_clock_filtered~q  & (!\myps2|prev_clock~q  & !\myps2|break_code~q ))

	.dataa(gnd),
	.datab(\myps2|ps2_clock_filtered~q ),
	.datac(\myps2|prev_clock~q ),
	.datad(\myps2|break_code~q ),
	.cin(gnd),
	.combout(\myps2|fifo_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|fifo_write~0 .lut_mask = 16'h000C;
defparam \myps2|fifo_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N2
cycloneive_lcell_comb \myps2|fifo_write~1 (
// Equation(s):
// \myps2|fifo_write~1_combout  = (\myps2|Equal1~0_combout  & (!\myps2|Equal3~1_combout  & (\myps2|fifo_write~0_combout  & !\myps2|Equal2~2_combout )))

	.dataa(\myps2|Equal1~0_combout ),
	.datab(\myps2|Equal3~1_combout ),
	.datac(\myps2|fifo_write~0_combout ),
	.datad(\myps2|Equal2~2_combout ),
	.cin(gnd),
	.combout(\myps2|fifo_write~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|fifo_write~1 .lut_mask = 16'h0020;
defparam \myps2|fifo_write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N8
cycloneive_lcell_comb \myps2|fifo_write~2 (
// Equation(s):
// \myps2|fifo_write~2_combout  = (\myps2|reading_key~q  & ((\myps2|fifo_write~q ) # ((!\myps2|Equal4~1_combout  & \myps2|fifo_write~1_combout ))))

	.dataa(\myps2|Equal4~1_combout ),
	.datab(\myps2|fifo_write~1_combout ),
	.datac(\myps2|fifo_write~q ),
	.datad(\myps2|reading_key~q ),
	.cin(gnd),
	.combout(\myps2|fifo_write~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|fifo_write~2 .lut_mask = 16'hF400;
defparam \myps2|fifo_write~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y38_N9
dffeas \myps2|fifo_write (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|fifo_write~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_write .is_wysiwyg = "true";
defparam \myps2|fifo_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N12
cycloneive_lcell_comb \myps2|size[1]~9 (
// Equation(s):
// \myps2|size[1]~9_combout  = (\myps2|fifo~24_combout  & ((\myps2|size [1] & (!\myps2|size[0]~7 )) # (!\myps2|size [1] & ((\myps2|size[0]~7 ) # (GND))))) # (!\myps2|fifo~24_combout  & ((\myps2|size [1] & (\myps2|size[0]~7  & VCC)) # (!\myps2|size [1] & 
// (!\myps2|size[0]~7 ))))
// \myps2|size[1]~10  = CARRY((\myps2|fifo~24_combout  & ((!\myps2|size[0]~7 ) # (!\myps2|size [1]))) # (!\myps2|fifo~24_combout  & (!\myps2|size [1] & !\myps2|size[0]~7 )))

	.dataa(\myps2|fifo~24_combout ),
	.datab(\myps2|size [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myps2|size[0]~7 ),
	.combout(\myps2|size[1]~9_combout ),
	.cout(\myps2|size[1]~10 ));
// synopsys translate_off
defparam \myps2|size[1]~9 .lut_mask = 16'h692B;
defparam \myps2|size[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y34_N13
dffeas \myps2|size[1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|size[1]~9_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|size[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|size [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|size[1] .is_wysiwyg = "true";
defparam \myps2|size[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N14
cycloneive_lcell_comb \myps2|size[2]~11 (
// Equation(s):
// \myps2|size[2]~11_combout  = ((\myps2|fifo~24_combout  $ (\myps2|size [2] $ (\myps2|size[1]~10 )))) # (GND)
// \myps2|size[2]~12  = CARRY((\myps2|fifo~24_combout  & (\myps2|size [2] & !\myps2|size[1]~10 )) # (!\myps2|fifo~24_combout  & ((\myps2|size [2]) # (!\myps2|size[1]~10 ))))

	.dataa(\myps2|fifo~24_combout ),
	.datab(\myps2|size [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myps2|size[1]~10 ),
	.combout(\myps2|size[2]~11_combout ),
	.cout(\myps2|size[2]~12 ));
// synopsys translate_off
defparam \myps2|size[2]~11 .lut_mask = 16'h964D;
defparam \myps2|size[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y34_N15
dffeas \myps2|size[2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|size[2]~11_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|size[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|size [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|size[2] .is_wysiwyg = "true";
defparam \myps2|size[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N16
cycloneive_lcell_comb \myps2|size[3]~13 (
// Equation(s):
// \myps2|size[3]~13_combout  = (\myps2|fifo~24_combout  & ((\myps2|size [3] & (!\myps2|size[2]~12 )) # (!\myps2|size [3] & ((\myps2|size[2]~12 ) # (GND))))) # (!\myps2|fifo~24_combout  & ((\myps2|size [3] & (\myps2|size[2]~12  & VCC)) # (!\myps2|size [3] & 
// (!\myps2|size[2]~12 ))))
// \myps2|size[3]~14  = CARRY((\myps2|fifo~24_combout  & ((!\myps2|size[2]~12 ) # (!\myps2|size [3]))) # (!\myps2|fifo~24_combout  & (!\myps2|size [3] & !\myps2|size[2]~12 )))

	.dataa(\myps2|fifo~24_combout ),
	.datab(\myps2|size [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myps2|size[2]~12 ),
	.combout(\myps2|size[3]~13_combout ),
	.cout(\myps2|size[3]~14 ));
// synopsys translate_off
defparam \myps2|size[3]~13 .lut_mask = 16'h692B;
defparam \myps2|size[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y34_N17
dffeas \myps2|size[3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|size[3]~13_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|size[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|size [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|size[3] .is_wysiwyg = "true";
defparam \myps2|size[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N18
cycloneive_lcell_comb \myps2|size[4]~15 (
// Equation(s):
// \myps2|size[4]~15_combout  = ((\myps2|fifo~24_combout  $ (\myps2|size [4] $ (\myps2|size[3]~14 )))) # (GND)
// \myps2|size[4]~16  = CARRY((\myps2|fifo~24_combout  & (\myps2|size [4] & !\myps2|size[3]~14 )) # (!\myps2|fifo~24_combout  & ((\myps2|size [4]) # (!\myps2|size[3]~14 ))))

	.dataa(\myps2|fifo~24_combout ),
	.datab(\myps2|size [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myps2|size[3]~14 ),
	.combout(\myps2|size[4]~15_combout ),
	.cout(\myps2|size[4]~16 ));
// synopsys translate_off
defparam \myps2|size[4]~15 .lut_mask = 16'h964D;
defparam \myps2|size[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y34_N19
dffeas \myps2|size[4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|size[4]~15_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|size[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|size [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|size[4] .is_wysiwyg = "true";
defparam \myps2|size[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N20
cycloneive_lcell_comb \myps2|size[5]~17 (
// Equation(s):
// \myps2|size[5]~17_combout  = \myps2|size [5] $ (\myps2|size[4]~16  $ (!\myps2|fifo~24_combout ))

	.dataa(gnd),
	.datab(\myps2|size [5]),
	.datac(gnd),
	.datad(\myps2|fifo~24_combout ),
	.cin(\myps2|size[4]~16 ),
	.combout(\myps2|size[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|size[5]~17 .lut_mask = 16'h3CC3;
defparam \myps2|size[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y34_N21
dffeas \myps2|size[5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|size[5]~17_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|size[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|size [5]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|size[5] .is_wysiwyg = "true";
defparam \myps2|size[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N4
cycloneive_lcell_comb \myps2|fifo~24 (
// Equation(s):
// \myps2|fifo~24_combout  = (\myps2|fifo_write~q  & ((\myps2|size [4]) # ((!\myps2|size [5]) # (!\myps2|Equal6~0_combout ))))

	.dataa(\myps2|fifo_write~q ),
	.datab(\myps2|size [4]),
	.datac(\myps2|Equal6~0_combout ),
	.datad(\myps2|size [5]),
	.cin(gnd),
	.combout(\myps2|fifo~24_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|fifo~24 .lut_mask = 16'h8AAA;
defparam \myps2|fifo~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N22
cycloneive_lcell_comb \myps2|process_2~0 (
// Equation(s):
// \myps2|process_2~0_combout  = (\myps2|head~0_combout  & (((\myps2|size [4]) # (\myps2|size [5])) # (!\myps2|Equal6~0_combout )))

	.dataa(\myps2|Equal6~0_combout ),
	.datab(\myps2|size [4]),
	.datac(\myps2|head~0_combout ),
	.datad(\myps2|size [5]),
	.cin(gnd),
	.combout(\myps2|process_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|process_2~0 .lut_mask = 16'hF0D0;
defparam \myps2|process_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N8
cycloneive_lcell_comb \myps2|size[1]~8 (
// Equation(s):
// \myps2|size[1]~8_combout  = \myps2|fifo~24_combout  $ (\myps2|process_2~0_combout )

	.dataa(\myps2|fifo~24_combout ),
	.datab(gnd),
	.datac(\myps2|process_2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|size[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|size[1]~8 .lut_mask = 16'h5A5A;
defparam \myps2|size[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N11
dffeas \myps2|size[0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|size[0]~6_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|size[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|size [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|size[0] .is_wysiwyg = "true";
defparam \myps2|size[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N24
cycloneive_lcell_comb \myps2|Equal6~0 (
// Equation(s):
// \myps2|Equal6~0_combout  = (!\myps2|size [0] & (!\myps2|size [1] & (!\myps2|size [2] & !\myps2|size [3])))

	.dataa(\myps2|size [0]),
	.datab(\myps2|size [1]),
	.datac(\myps2|size [2]),
	.datad(\myps2|size [3]),
	.cin(gnd),
	.combout(\myps2|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Equal6~0 .lut_mask = 16'h0001;
defparam \myps2|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N26
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[8]~40 (
// Equation(s):
// \myprocessor|keyIn_mux|F[8]~40_combout  = (\myps2|Equal6~0_combout  & (!\myps2|size [4] & (\myps2|head~0_combout  & !\myps2|size [5])))

	.dataa(\myps2|Equal6~0_combout ),
	.datab(\myps2|size [4]),
	.datac(\myps2|head~0_combout ),
	.datad(\myps2|size [5]),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[8]~40_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[8]~40 .lut_mask = 16'h0020;
defparam \myprocessor|keyIn_mux|F[8]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N12
cycloneive_lcell_comb \myprocessor|Jr_mux|F[7]~49 (
// Equation(s):
// \myprocessor|Jr_mux|F[7]~49_combout  = (\myprocessor|my_control|Jr~0_combout  & ((\myprocessor|my_regfile|valB[7]~258_combout ))) # (!\myprocessor|my_control|Jr~0_combout  & (\myprocessor|Jr_mux|F[7]~48_combout ))

	.dataa(gnd),
	.datab(\myprocessor|Jr_mux|F[7]~48_combout ),
	.datac(\myprocessor|my_regfile|valB[7]~258_combout ),
	.datad(\myprocessor|my_control|Jr~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[7]~49 .lut_mask = 16'hF0CC;
defparam \myprocessor|Jr_mux|F[7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N13
dffeas \myprocessor|my_PC|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|Jr_mux|F[7]~49_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_PC|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_PC|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|my_PC|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N11
dffeas \myprocessor|my_PC|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|Jr_mux|F[6]~42_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_PC|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_PC|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|my_PC|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N17
dffeas \myprocessor|my_PC|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|Jr_mux|F[5]~44_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_PC|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_PC|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|my_PC|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N27
dffeas \myprocessor|my_PC|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|Jr_mux|F[4]~46_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_PC|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_PC|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|my_PC|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y34_N27
dffeas \myprocessor|my_PC|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|Jr_mux|F[3]~57_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_PC|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_PC|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|my_PC|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y34_N1
dffeas \myprocessor|my_PC|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|Jr_mux|F[2]~51_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_PC|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_PC|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|my_PC|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N17
dffeas \myprocessor|my_PC|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|Jr_mux|F[1]~53_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_PC|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_PC|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|my_PC|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N6
cycloneive_lcell_comb \myprocessor|PCNew[1]~2 (
// Equation(s):
// \myprocessor|PCNew[1]~2_combout  = (\myprocessor|my_PC|bits:1:r~q  & (!\myprocessor|PCNew[0]~1 )) # (!\myprocessor|my_PC|bits:1:r~q  & ((\myprocessor|PCNew[0]~1 ) # (GND)))
// \myprocessor|PCNew[1]~3  = CARRY((!\myprocessor|PCNew[0]~1 ) # (!\myprocessor|my_PC|bits:1:r~q ))

	.dataa(gnd),
	.datab(\myprocessor|my_PC|bits:1:r~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|PCNew[0]~1 ),
	.combout(\myprocessor|PCNew[1]~2_combout ),
	.cout(\myprocessor|PCNew[1]~3 ));
// synopsys translate_off
defparam \myprocessor|PCNew[1]~2 .lut_mask = 16'h3C3F;
defparam \myprocessor|PCNew[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N8
cycloneive_lcell_comb \myprocessor|PCNew[2]~4 (
// Equation(s):
// \myprocessor|PCNew[2]~4_combout  = (\myprocessor|my_PC|bits:2:r~q  & (\myprocessor|PCNew[1]~3  $ (GND))) # (!\myprocessor|my_PC|bits:2:r~q  & (!\myprocessor|PCNew[1]~3  & VCC))
// \myprocessor|PCNew[2]~5  = CARRY((\myprocessor|my_PC|bits:2:r~q  & !\myprocessor|PCNew[1]~3 ))

	.dataa(gnd),
	.datab(\myprocessor|my_PC|bits:2:r~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|PCNew[1]~3 ),
	.combout(\myprocessor|PCNew[2]~4_combout ),
	.cout(\myprocessor|PCNew[2]~5 ));
// synopsys translate_off
defparam \myprocessor|PCNew[2]~4 .lut_mask = 16'hC30C;
defparam \myprocessor|PCNew[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N10
cycloneive_lcell_comb \myprocessor|PCNew[3]~6 (
// Equation(s):
// \myprocessor|PCNew[3]~6_combout  = (\myprocessor|my_PC|bits:3:r~q  & (!\myprocessor|PCNew[2]~5 )) # (!\myprocessor|my_PC|bits:3:r~q  & ((\myprocessor|PCNew[2]~5 ) # (GND)))
// \myprocessor|PCNew[3]~7  = CARRY((!\myprocessor|PCNew[2]~5 ) # (!\myprocessor|my_PC|bits:3:r~q ))

	.dataa(\myprocessor|my_PC|bits:3:r~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|PCNew[2]~5 ),
	.combout(\myprocessor|PCNew[3]~6_combout ),
	.cout(\myprocessor|PCNew[3]~7 ));
// synopsys translate_off
defparam \myprocessor|PCNew[3]~6 .lut_mask = 16'h5A5F;
defparam \myprocessor|PCNew[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N12
cycloneive_lcell_comb \myprocessor|PCNew[4]~8 (
// Equation(s):
// \myprocessor|PCNew[4]~8_combout  = (\myprocessor|my_PC|bits:4:r~q  & (\myprocessor|PCNew[3]~7  $ (GND))) # (!\myprocessor|my_PC|bits:4:r~q  & (!\myprocessor|PCNew[3]~7  & VCC))
// \myprocessor|PCNew[4]~9  = CARRY((\myprocessor|my_PC|bits:4:r~q  & !\myprocessor|PCNew[3]~7 ))

	.dataa(gnd),
	.datab(\myprocessor|my_PC|bits:4:r~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|PCNew[3]~7 ),
	.combout(\myprocessor|PCNew[4]~8_combout ),
	.cout(\myprocessor|PCNew[4]~9 ));
// synopsys translate_off
defparam \myprocessor|PCNew[4]~8 .lut_mask = 16'hC30C;
defparam \myprocessor|PCNew[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N14
cycloneive_lcell_comb \myprocessor|PCNew[5]~10 (
// Equation(s):
// \myprocessor|PCNew[5]~10_combout  = (\myprocessor|my_PC|bits:5:r~q  & (!\myprocessor|PCNew[4]~9 )) # (!\myprocessor|my_PC|bits:5:r~q  & ((\myprocessor|PCNew[4]~9 ) # (GND)))
// \myprocessor|PCNew[5]~11  = CARRY((!\myprocessor|PCNew[4]~9 ) # (!\myprocessor|my_PC|bits:5:r~q ))

	.dataa(\myprocessor|my_PC|bits:5:r~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|PCNew[4]~9 ),
	.combout(\myprocessor|PCNew[5]~10_combout ),
	.cout(\myprocessor|PCNew[5]~11 ));
// synopsys translate_off
defparam \myprocessor|PCNew[5]~10 .lut_mask = 16'h5A5F;
defparam \myprocessor|PCNew[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N16
cycloneive_lcell_comb \myprocessor|PCNew[6]~12 (
// Equation(s):
// \myprocessor|PCNew[6]~12_combout  = (\myprocessor|my_PC|bits:6:r~q  & (\myprocessor|PCNew[5]~11  $ (GND))) # (!\myprocessor|my_PC|bits:6:r~q  & (!\myprocessor|PCNew[5]~11  & VCC))
// \myprocessor|PCNew[6]~13  = CARRY((\myprocessor|my_PC|bits:6:r~q  & !\myprocessor|PCNew[5]~11 ))

	.dataa(gnd),
	.datab(\myprocessor|my_PC|bits:6:r~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|PCNew[5]~11 ),
	.combout(\myprocessor|PCNew[6]~12_combout ),
	.cout(\myprocessor|PCNew[6]~13 ));
// synopsys translate_off
defparam \myprocessor|PCNew[6]~12 .lut_mask = 16'hC30C;
defparam \myprocessor|PCNew[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N18
cycloneive_lcell_comb \myprocessor|PCNew[7]~14 (
// Equation(s):
// \myprocessor|PCNew[7]~14_combout  = (\myprocessor|my_PC|bits:7:r~q  & (!\myprocessor|PCNew[6]~13 )) # (!\myprocessor|my_PC|bits:7:r~q  & ((\myprocessor|PCNew[6]~13 ) # (GND)))
// \myprocessor|PCNew[7]~15  = CARRY((!\myprocessor|PCNew[6]~13 ) # (!\myprocessor|my_PC|bits:7:r~q ))

	.dataa(\myprocessor|my_PC|bits:7:r~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|PCNew[6]~13 ),
	.combout(\myprocessor|PCNew[7]~14_combout ),
	.cout(\myprocessor|PCNew[7]~15 ));
// synopsys translate_off
defparam \myprocessor|PCNew[7]~14 .lut_mask = 16'h5A5F;
defparam \myprocessor|PCNew[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N20
cycloneive_lcell_comb \myprocessor|PCNew[8]~16 (
// Equation(s):
// \myprocessor|PCNew[8]~16_combout  = (\myprocessor|my_PC|bits:8:r~q  & (\myprocessor|PCNew[7]~15  $ (GND))) # (!\myprocessor|my_PC|bits:8:r~q  & (!\myprocessor|PCNew[7]~15  & VCC))
// \myprocessor|PCNew[8]~17  = CARRY((\myprocessor|my_PC|bits:8:r~q  & !\myprocessor|PCNew[7]~15 ))

	.dataa(gnd),
	.datab(\myprocessor|my_PC|bits:8:r~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|PCNew[7]~15 ),
	.combout(\myprocessor|PCNew[8]~16_combout ),
	.cout(\myprocessor|PCNew[8]~17 ));
// synopsys translate_off
defparam \myprocessor|PCNew[8]~16 .lut_mask = 16'hC30C;
defparam \myprocessor|PCNew[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N10
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~5 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~5_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[5]~164_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[6]~184_combout )))

	.dataa(\myprocessor|my_regfile|valA[5]~164_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datad(\myprocessor|my_regfile|valA[6]~184_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~5 .lut_mask = 16'hAFA0;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N20
cycloneive_lcell_comb \myprocessor|ALUSrc_mux|F[7]~7 (
// Equation(s):
// \myprocessor|ALUSrc_mux|F[7]~7_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [7])) # (!\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_regfile|valB[7]~258_combout )))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\myprocessor|my_regfile|valB[7]~258_combout ),
	.cin(gnd),
	.combout(\myprocessor|ALUSrc_mux|F[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|ALUSrc_mux|F[7]~7 .lut_mask = 16'hF5A0;
defparam \myprocessor|ALUSrc_mux|F[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N8
cycloneive_lcell_comb \myprocessor|ALUSrc_mux|F[2]~4 (
// Equation(s):
// \myprocessor|ALUSrc_mux|F[2]~4_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [2])) # (!\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_regfile|valB[2]~198_combout )))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\myprocessor|my_regfile|valB[2]~198_combout ),
	.cin(gnd),
	.combout(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|ALUSrc_mux|F[2]~4 .lut_mask = 16'hF5A0;
defparam \myprocessor|ALUSrc_mux|F[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N12
cycloneive_lcell_comb \myprocessor|my_regfile|regs:23:reg_array|r|bits:18:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:23:reg_array|r|bits:18:r~feeder_combout  = \myprocessor|keyIn_mux|F~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~60_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:23:reg_array|r|bits:18:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:18:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:18:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y40_N13
dffeas \myprocessor|my_regfile|regs:23:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:23:reg_array|r|bits:18:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:23:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y40_N19
dffeas \myprocessor|my_regfile|regs:19:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~60_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:19:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[18]~372 (
// Equation(s):
// \myprocessor|my_regfile|valA[18]~372_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:18:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:18:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|my_regfile|regs:23:reg_array|r|bits:18:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[18]~372_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[18]~372 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valA[18]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N1
dffeas \myprocessor|my_regfile|regs:31:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~60_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:31:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N7
dffeas \myprocessor|my_regfile|regs:27:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~60_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:27:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[18]~373 (
// Equation(s):
// \myprocessor|my_regfile|valA[18]~373_combout  = (\myprocessor|my_regfile|valA[18]~372_combout  & (((\myprocessor|my_regfile|regs:31:reg_array|r|bits:18:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))) # 
// (!\myprocessor|my_regfile|valA[18]~372_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:18:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[18]~372_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|my_regfile|regs:27:reg_array|r|bits:18:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[18]~373_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[18]~373 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[18]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N5
dffeas \myprocessor|my_regfile|regs:30:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~60_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:30:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y41_N9
dffeas \myprocessor|my_regfile|regs:18:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~60_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:18:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y40_N7
dffeas \myprocessor|my_regfile|regs:22:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~60_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:22:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[18]~365 (
// Equation(s):
// \myprocessor|my_regfile|valA[18]~365_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:18:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:18:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|my_regfile|regs:22:reg_array|r|bits:18:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[18]~365_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[18]~365 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[18]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[18]~366 (
// Equation(s):
// \myprocessor|my_regfile|valA[18]~366_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[18]~365_combout  & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:18:r~q ))) # 
// (!\myprocessor|my_regfile|valA[18]~365_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:18:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|valA[18]~365_combout ))))

	.dataa(\myprocessor|my_regfile|regs:26:reg_array|r|bits:18:r~q ),
	.datab(\myprocessor|my_regfile|regs:30:reg_array|r|bits:18:r~q ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\myprocessor|my_regfile|valA[18]~365_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[18]~366_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[18]~366 .lut_mask = 16'hCFA0;
defparam \myprocessor|my_regfile|valA[18]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N5
dffeas \myprocessor|my_regfile|regs:24:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~60_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:24:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y39_N9
dffeas \myprocessor|my_regfile|regs:16:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~60_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:16:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[18]~369 (
// Equation(s):
// \myprocessor|my_regfile|valA[18]~369_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [19] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|regs:24:reg_array|r|bits:18:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:18:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:24:reg_array|r|bits:18:r~q ),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[18]~369_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[18]~369 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valA[18]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N14
cycloneive_lcell_comb \myprocessor|my_regfile|regs:20:reg_array|r|bits:18:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:20:reg_array|r|bits:18:r~feeder_combout  = \myprocessor|keyIn_mux|F~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~60_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:20:reg_array|r|bits:18:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:18:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:18:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N15
dffeas \myprocessor|my_regfile|regs:20:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:20:reg_array|r|bits:18:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:20:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N21
dffeas \myprocessor|my_regfile|regs:28:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~60_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:28:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[18]~370 (
// Equation(s):
// \myprocessor|my_regfile|valA[18]~370_combout  = (\myprocessor|my_regfile|valA[18]~369_combout  & (((\myprocessor|my_regfile|regs:28:reg_array|r|bits:18:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|my_regfile|valA[18]~369_combout  & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:18:r~q  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|my_regfile|valA[18]~369_combout ),
	.datab(\myprocessor|my_regfile|regs:20:reg_array|r|bits:18:r~q ),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[18]~370_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[18]~370 .lut_mask = 16'hE4AA;
defparam \myprocessor|my_regfile|valA[18]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N5
dffeas \myprocessor|my_regfile|regs:21:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~60_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:21:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N20
cycloneive_lcell_comb \myprocessor|my_regfile|regs:25:reg_array|r|bits:18:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:25:reg_array|r|bits:18:r~feeder_combout  = \myprocessor|keyIn_mux|F~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~60_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:25:reg_array|r|bits:18:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:18:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:18:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N21
dffeas \myprocessor|my_regfile|regs:25:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:25:reg_array|r|bits:18:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:25:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N29
dffeas \myprocessor|my_regfile|regs:17:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~60_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:17:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[18]~367 (
// Equation(s):
// \myprocessor|my_regfile|valA[18]~367_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [19] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:18:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:18:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:25:reg_array|r|bits:18:r~q ),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[18]~367_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[18]~367 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valA[18]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N27
dffeas \myprocessor|my_regfile|regs:29:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~60_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:29:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[18]~368 (
// Equation(s):
// \myprocessor|my_regfile|valA[18]~368_combout  = (\myprocessor|my_regfile|valA[18]~367_combout  & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:18:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|my_regfile|valA[18]~367_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:18:r~q  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|my_regfile|regs:21:reg_array|r|bits:18:r~q ),
	.datab(\myprocessor|my_regfile|valA[18]~367_combout ),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[18]~368_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[18]~368 .lut_mask = 16'hE2CC;
defparam \myprocessor|my_regfile|valA[18]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[18]~371 (
// Equation(s):
// \myprocessor|my_regfile|valA[18]~371_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[18]~368_combout ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|valA[18]~370_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|valA[18]~370_combout ),
	.datad(\myprocessor|my_regfile|valA[18]~368_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[18]~371_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[18]~371 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[18]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valA[18]~374 (
// Equation(s):
// \myprocessor|my_regfile|valA[18]~374_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[18]~371_combout  & (\myprocessor|my_regfile|valA[18]~373_combout )) # 
// (!\myprocessor|my_regfile|valA[18]~371_combout  & ((\myprocessor|my_regfile|valA[18]~366_combout ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[18]~371_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|valA[18]~373_combout ),
	.datac(\myprocessor|my_regfile|valA[18]~366_combout ),
	.datad(\myprocessor|my_regfile|valA[18]~371_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[18]~374_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[18]~374 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valA[18]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N27
dffeas \myprocessor|my_regfile|regs:14:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~60_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:14:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N1
dffeas \myprocessor|my_regfile|regs:15:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~60_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:15:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y43_N7
dffeas \myprocessor|my_regfile|regs:12:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~60_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:12:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N17
dffeas \myprocessor|my_regfile|regs:13:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~60_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:13:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[18]~382 (
// Equation(s):
// \myprocessor|my_regfile|valA[18]~382_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:18:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (\myprocessor|my_regfile|regs:12:reg_array|r|bits:18:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:12:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|my_regfile|regs:13:reg_array|r|bits:18:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[18]~382_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[18]~382 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[18]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[18]~383 (
// Equation(s):
// \myprocessor|my_regfile|valA[18]~383_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[18]~382_combout  & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:18:r~q ))) # 
// (!\myprocessor|my_regfile|valA[18]~382_combout  & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:18:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[18]~382_combout ))))

	.dataa(\myprocessor|my_regfile|regs:14:reg_array|r|bits:18:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:15:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|my_regfile|valA[18]~382_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[18]~383_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[18]~383 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[18]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N3
dffeas \myprocessor|my_regfile|regs:11:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~60_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:11:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N9
dffeas \myprocessor|my_regfile|regs:9:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~60_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:9:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N25
dffeas \myprocessor|my_regfile|regs:10:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~60_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:10:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N18
cycloneive_lcell_comb \myprocessor|my_regfile|regs:8:reg_array|r|bits:18:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:8:reg_array|r|bits:18:r~feeder_combout  = \myprocessor|keyIn_mux|F~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~60_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:8:reg_array|r|bits:18:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:18:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:18:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N19
dffeas \myprocessor|my_regfile|regs:8:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:8:reg_array|r|bits:18:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:8:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[18]~375 (
// Equation(s):
// \myprocessor|my_regfile|valA[18]~375_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:18:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:18:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|my_regfile|regs:8:reg_array|r|bits:18:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[18]~375_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[18]~375 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_regfile|valA[18]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[18]~376 (
// Equation(s):
// \myprocessor|my_regfile|valA[18]~376_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[18]~375_combout  & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:18:r~q )) # 
// (!\myprocessor|my_regfile|valA[18]~375_combout  & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:18:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_regfile|valA[18]~375_combout ))))

	.dataa(\myprocessor|my_regfile|regs:11:reg_array|r|bits:18:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|my_regfile|valA[18]~375_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[18]~376_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[18]~376 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valA[18]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N31
dffeas \myprocessor|my_regfile|regs:6:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~60_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:6:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N5
dffeas \myprocessor|my_regfile|regs:7:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~60_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:7:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N27
dffeas \myprocessor|my_regfile|regs:4:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~60_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:4:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N29
dffeas \myprocessor|my_regfile|regs:5:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~60_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:5:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[18]~377 (
// Equation(s):
// \myprocessor|my_regfile|valA[18]~377_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:18:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:18:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:4:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|my_regfile|regs:5:reg_array|r|bits:18:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[18]~377_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[18]~377 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[18]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valA[18]~378 (
// Equation(s):
// \myprocessor|my_regfile|valA[18]~378_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[18]~377_combout  & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:18:r~q ))) # 
// (!\myprocessor|my_regfile|valA[18]~377_combout  & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:18:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[18]~377_combout ))))

	.dataa(\myprocessor|my_regfile|regs:6:reg_array|r|bits:18:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:7:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|my_regfile|valA[18]~377_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[18]~378_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[18]~378 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[18]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N23
dffeas \myprocessor|my_regfile|regs:1:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~60_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:1:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[18]~379 (
// Equation(s):
// \myprocessor|my_regfile|valA[18]~379_combout  = (\myprocessor|my_regfile|valA[8]~18_combout  & ((\myprocessor|my_regfile|valA[18]~378_combout ) # ((!\myprocessor|my_regfile|valA[8]~17_combout )))) # (!\myprocessor|my_regfile|valA[8]~18_combout  & 
// (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:18:r~q  & \myprocessor|my_regfile|valA[8]~17_combout ))))

	.dataa(\myprocessor|my_regfile|valA[8]~18_combout ),
	.datab(\myprocessor|my_regfile|valA[18]~378_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|my_regfile|valA[8]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[18]~379_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[18]~379 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valA[18]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N29
dffeas \myprocessor|my_regfile|regs:2:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~60_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:2:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y42_N17
dffeas \myprocessor|my_regfile|regs:3:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~60_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:3:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[18]~380 (
// Equation(s):
// \myprocessor|my_regfile|valA[18]~380_combout  = (\myprocessor|my_regfile|valA[18]~379_combout  & (((\myprocessor|my_regfile|regs:3:reg_array|r|bits:18:r~q ) # (!\myprocessor|my_regfile|valA[8]~14_combout )))) # 
// (!\myprocessor|my_regfile|valA[18]~379_combout  & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:18:r~q  & (\myprocessor|my_regfile|valA[8]~14_combout )))

	.dataa(\myprocessor|my_regfile|valA[18]~379_combout ),
	.datab(\myprocessor|my_regfile|regs:2:reg_array|r|bits:18:r~q ),
	.datac(\myprocessor|my_regfile|valA[8]~14_combout ),
	.datad(\myprocessor|my_regfile|regs:3:reg_array|r|bits:18:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[18]~380_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[18]~380 .lut_mask = 16'hEA4A;
defparam \myprocessor|my_regfile|valA[18]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[18]~381 (
// Equation(s):
// \myprocessor|my_regfile|valA[18]~381_combout  = (\myprocessor|my_regfile|valA[8]~10_combout  & (((\myprocessor|my_regfile|valA[8]~13_combout )))) # (!\myprocessor|my_regfile|valA[8]~10_combout  & ((\myprocessor|my_regfile|valA[8]~13_combout  & 
// (\myprocessor|my_regfile|valA[18]~376_combout )) # (!\myprocessor|my_regfile|valA[8]~13_combout  & ((\myprocessor|my_regfile|valA[18]~380_combout )))))

	.dataa(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datab(\myprocessor|my_regfile|valA[18]~376_combout ),
	.datac(\myprocessor|my_regfile|valA[18]~380_combout ),
	.datad(\myprocessor|my_regfile|valA[8]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[18]~381_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[18]~381 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valA[18]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[18]~384 (
// Equation(s):
// \myprocessor|my_regfile|valA[18]~384_combout  = (\myprocessor|my_regfile|valA[8]~10_combout  & ((\myprocessor|my_regfile|valA[18]~381_combout  & ((\myprocessor|my_regfile|valA[18]~383_combout ))) # (!\myprocessor|my_regfile|valA[18]~381_combout  & 
// (\myprocessor|my_regfile|valA[18]~374_combout )))) # (!\myprocessor|my_regfile|valA[8]~10_combout  & (((\myprocessor|my_regfile|valA[18]~381_combout ))))

	.dataa(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datab(\myprocessor|my_regfile|valA[18]~374_combout ),
	.datac(\myprocessor|my_regfile|valA[18]~383_combout ),
	.datad(\myprocessor|my_regfile|valA[18]~381_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[18]~384_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[18]~384 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[18]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N21
dffeas \myprocessor|my_regfile|regs:12:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~14_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:12:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N23
dffeas \myprocessor|my_regfile|regs:14:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~14_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:14:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N13
dffeas \myprocessor|my_regfile|regs:13:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~14_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:13:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N21
dffeas \myprocessor|my_regfile|regs:15:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~14_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:15:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[17]~116 (
// Equation(s):
// \myprocessor|my_regfile|valB[17]~116_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|valB[18]~21_combout )) # (!\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[18]~21_combout  & 
// ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:17:r~q ))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:17:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|my_regfile|regs:15:reg_array|r|bits:17:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[17]~116_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[17]~116 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[17]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[17]~117 (
// Equation(s):
// \myprocessor|my_regfile|valB[17]~117_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[17]~116_combout  & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:17:r~q ))) # 
// (!\myprocessor|my_regfile|valB[17]~116_combout  & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:17:r~q )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[17]~116_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|regs:12:reg_array|r|bits:17:r~q ),
	.datac(\myprocessor|my_regfile|regs:14:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|my_regfile|valB[17]~116_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[17]~117_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[17]~117 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[17]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N15
dffeas \myprocessor|my_regfile|regs:11:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~14_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:11:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N29
dffeas \myprocessor|my_regfile|regs:10:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~14_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:10:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[17]~118 (
// Equation(s):
// \myprocessor|my_regfile|valB[17]~118_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & (\myprocessor|my_regfile|valB[18]~31_combout )) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout  & 
// ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:17:r~q ))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:17:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|my_regfile|regs:9:reg_array|r|bits:17:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[17]~118_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[17]~118 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[17]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[17]~119 (
// Equation(s):
// \myprocessor|my_regfile|valB[17]~119_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[17]~118_combout  & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:17:r~q ))) # 
// (!\myprocessor|my_regfile|valB[17]~118_combout  & (\myprocessor|my_regfile|valB[17]~117_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[17]~118_combout ))))

	.dataa(\myprocessor|my_regfile|valB[17]~117_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|my_regfile|valB[17]~118_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[17]~119_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[17]~119 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[17]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N29
dffeas \myprocessor|my_regfile|regs:16:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~14_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:16:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N31
dffeas \myprocessor|my_regfile|regs:24:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~14_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:24:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y42_N11
dffeas \myprocessor|my_regfile|regs:25:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~14_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:25:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y40_N21
dffeas \myprocessor|my_regfile|regs:27:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~14_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:27:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y40_N3
dffeas \myprocessor|my_regfile|regs:26:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~14_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:26:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y40_N27
dffeas \myprocessor|my_regfile|regs:31:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~14_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:31:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y40_N19
dffeas \myprocessor|my_regfile|regs:30:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~14_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:30:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N13
dffeas \myprocessor|my_regfile|regs:28:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~14_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:28:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y40_N1
dffeas \myprocessor|my_regfile|regs:29:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~14_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:29:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[17]~120 (
// Equation(s):
// \myprocessor|my_regfile|valB[17]~120_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[18]~19_combout )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout  & 
// (\myprocessor|my_regfile|regs:28:reg_array|r|bits:17:r~q )) # (!\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:17:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:28:reg_array|r|bits:17:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[17]~120_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[17]~120 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valB[17]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[17]~121 (
// Equation(s):
// \myprocessor|my_regfile|valB[17]~121_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[17]~120_combout  & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:17:r~q ))) # 
// (!\myprocessor|my_regfile|valB[17]~120_combout  & (\myprocessor|my_regfile|regs:31:reg_array|r|bits:17:r~q )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[17]~120_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|regs:31:reg_array|r|bits:17:r~q ),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|my_regfile|valB[17]~120_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[17]~121_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[17]~121 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[17]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[17]~122 (
// Equation(s):
// \myprocessor|my_regfile|valB[17]~122_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout ) # ((\myprocessor|my_regfile|valB[17]~121_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & 
// (!\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:17:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|my_regfile|valB[17]~121_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[17]~122_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[17]~122 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[17]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[17]~123 (
// Equation(s):
// \myprocessor|my_regfile|valB[17]~123_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[17]~122_combout  & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:17:r~q ))) # 
// (!\myprocessor|my_regfile|valB[17]~122_combout  & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:17:r~q )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[17]~122_combout ))))

	.dataa(\myprocessor|my_regfile|regs:25:reg_array|r|bits:17:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:27:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|my_regfile|valB[17]~122_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[17]~123_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[17]~123 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[17]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N5
dffeas \myprocessor|my_regfile|regs:19:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~14_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:19:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N16
cycloneive_lcell_comb \myprocessor|my_regfile|regs:23:reg_array|r|bits:17:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:23:reg_array|r|bits:17:r~feeder_combout  = \myprocessor|keyIn_mux|F~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:23:reg_array|r|bits:17:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:17:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:17:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N17
dffeas \myprocessor|my_regfile|regs:23:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:23:reg_array|r|bits:17:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:23:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N25
dffeas \myprocessor|my_regfile|regs:21:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~14_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:21:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[17]~124 (
// Equation(s):
// \myprocessor|my_regfile|valB[17]~124_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:17:r~q ) # ((\myprocessor|my_regfile|valB[18]~19_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|regs:21:reg_array|r|bits:17:r~q  & !\myprocessor|my_regfile|valB[18]~19_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|regs:23:reg_array|r|bits:17:r~q ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[17]~124_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[17]~124 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valB[17]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N27
dffeas \myprocessor|my_regfile|regs:22:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~14_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:22:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N6
cycloneive_lcell_comb \myprocessor|my_regfile|regs:20:reg_array|r|bits:17:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:20:reg_array|r|bits:17:r~feeder_combout  = \myprocessor|keyIn_mux|F~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:20:reg_array|r|bits:17:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:17:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:17:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N7
dffeas \myprocessor|my_regfile|regs:20:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:20:reg_array|r|bits:17:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:20:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[17]~125 (
// Equation(s):
// \myprocessor|my_regfile|valB[17]~125_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[17]~124_combout  & (\myprocessor|my_regfile|regs:22:reg_array|r|bits:17:r~q )) # (!\myprocessor|my_regfile|valB[17]~124_combout  
// & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:17:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|valB[17]~124_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|valB[17]~124_combout ),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|my_regfile|regs:20:reg_array|r|bits:17:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[17]~125_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[17]~125 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valB[17]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N3
dffeas \myprocessor|my_regfile|regs:18:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~14_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:18:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N25
dffeas \myprocessor|my_regfile|regs:17:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~14_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:17:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[17]~126 (
// Equation(s):
// \myprocessor|my_regfile|valB[17]~126_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|regs:17:reg_array|r|bits:17:r~q ) # (\myprocessor|my_regfile|valB[18]~27_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:17:r~q  & ((!\myprocessor|my_regfile|valB[18]~27_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|regs:18:reg_array|r|bits:17:r~q ),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[17]~126_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[17]~126 .lut_mask = 16'hAAE4;
defparam \myprocessor|my_regfile|valB[17]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[17]~127 (
// Equation(s):
// \myprocessor|my_regfile|valB[17]~127_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[17]~126_combout  & (\myprocessor|my_regfile|regs:19:reg_array|r|bits:17:r~q )) # (!\myprocessor|my_regfile|valB[17]~126_combout  
// & ((\myprocessor|my_regfile|valB[17]~125_combout ))))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[17]~126_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|regs:19:reg_array|r|bits:17:r~q ),
	.datac(\myprocessor|my_regfile|valB[17]~125_combout ),
	.datad(\myprocessor|my_regfile|valB[17]~126_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[17]~127_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[17]~127 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valB[17]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[17]~128 (
// Equation(s):
// \myprocessor|my_regfile|valB[17]~128_combout  = (\myprocessor|my_regfile|valB[18]~35_combout  & (((\myprocessor|RegTar_mux|F[3]~0_combout )))) # (!\myprocessor|my_regfile|valB[18]~35_combout  & ((\myprocessor|RegTar_mux|F[3]~0_combout  & 
// (\myprocessor|my_regfile|valB[17]~123_combout )) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[17]~127_combout )))))

	.dataa(\myprocessor|my_regfile|valB[17]~123_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datac(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datad(\myprocessor|my_regfile|valB[17]~127_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[17]~128_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[17]~128 .lut_mask = 16'hE3E0;
defparam \myprocessor|my_regfile|valB[17]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[17]~129 (
// Equation(s):
// \myprocessor|my_regfile|valB[17]~129_combout  = (\myprocessor|my_regfile|valB[18]~35_combout  & ((\myprocessor|my_regfile|valB[17]~128_combout  & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:17:r~q ))) # 
// (!\myprocessor|my_regfile|valB[17]~128_combout  & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:17:r~q )))) # (!\myprocessor|my_regfile|valB[18]~35_combout  & (((\myprocessor|my_regfile|valB[17]~128_combout ))))

	.dataa(\myprocessor|my_regfile|regs:16:reg_array|r|bits:17:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datac(\myprocessor|my_regfile|regs:24:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|my_regfile|valB[17]~128_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[17]~129_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[17]~129 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[17]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N19
dffeas \myprocessor|my_regfile|regs:4:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~14_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:4:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N13
dffeas \myprocessor|my_regfile|regs:5:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~14_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:5:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[17]~130 (
// Equation(s):
// \myprocessor|my_regfile|valB[17]~130_combout  = (\myprocessor|my_regfile|valB[18]~63_combout  & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:17:r~q ) # ((!\myprocessor|my_regfile|valB[18]~66_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~63_combout  & (((\myprocessor|my_regfile|regs:5:reg_array|r|bits:17:r~q  & \myprocessor|my_regfile|valB[18]~66_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~63_combout ),
	.datab(\myprocessor|my_regfile|regs:4:reg_array|r|bits:17:r~q ),
	.datac(\myprocessor|my_regfile|regs:5:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~66_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[17]~130_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[17]~130 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valB[17]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N9
dffeas \myprocessor|my_regfile|regs:6:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~14_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:6:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N9
dffeas \myprocessor|my_regfile|regs:7:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~14_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:7:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[17]~131 (
// Equation(s):
// \myprocessor|my_regfile|valB[17]~131_combout  = (\myprocessor|my_regfile|valB[17]~130_combout  & (((\myprocessor|my_regfile|regs:6:reg_array|r|bits:17:r~q )) # (!\myprocessor|my_regfile|valB[18]~67_combout ))) # 
// (!\myprocessor|my_regfile|valB[17]~130_combout  & (\myprocessor|my_regfile|valB[18]~67_combout  & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:17:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[17]~130_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~67_combout ),
	.datac(\myprocessor|my_regfile|regs:6:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|my_regfile|regs:7:reg_array|r|bits:17:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[17]~131_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[17]~131 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[17]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N23
dffeas \myprocessor|my_regfile|regs:2:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~14_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:2:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[17]~132 (
// Equation(s):
// \myprocessor|my_regfile|valB[17]~132_combout  = (\myprocessor|my_regfile|valB[18]~52_combout  & (((\myprocessor|my_regfile|valB[18]~50_combout )))) # (!\myprocessor|my_regfile|valB[18]~52_combout  & ((\myprocessor|my_regfile|valB[18]~50_combout  & 
// ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:17:r~q ))) # (!\myprocessor|my_regfile|valB[18]~50_combout  & (\myprocessor|my_regfile|valB[17]~131_combout ))))

	.dataa(\myprocessor|my_regfile|valB[17]~131_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~50_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[17]~132_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[17]~132 .lut_mask = 16'hFC22;
defparam \myprocessor|my_regfile|valB[17]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N29
dffeas \myprocessor|my_regfile|regs:3:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~14_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:3:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y43_N25
dffeas \myprocessor|my_regfile|regs:1:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~14_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:1:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[17]~133 (
// Equation(s):
// \myprocessor|my_regfile|valB[17]~133_combout  = (\myprocessor|my_regfile|valB[18]~52_combout  & ((\myprocessor|my_regfile|valB[17]~132_combout  & ((\myprocessor|my_regfile|regs:1:reg_array|r|bits:17:r~q ))) # (!\myprocessor|my_regfile|valB[17]~132_combout 
//  & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:17:r~q )))) # (!\myprocessor|my_regfile|valB[18]~52_combout  & (\myprocessor|my_regfile|valB[17]~132_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datab(\myprocessor|my_regfile|valB[17]~132_combout ),
	.datac(\myprocessor|my_regfile|regs:3:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|my_regfile|regs:1:reg_array|r|bits:17:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[17]~133_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[17]~133 .lut_mask = 16'hEC64;
defparam \myprocessor|my_regfile|valB[17]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[17]~134 (
// Equation(s):
// \myprocessor|my_regfile|valB[17]~134_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & (\myprocessor|my_regfile|valB[18]~42_combout )) # (!\myprocessor|my_regfile|valB[18]~47_combout  & ((\myprocessor|my_regfile|valB[18]~42_combout  & 
// (\myprocessor|my_regfile|valB[17]~129_combout )) # (!\myprocessor|my_regfile|valB[18]~42_combout  & ((\myprocessor|my_regfile|valB[17]~133_combout )))))

	.dataa(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datac(\myprocessor|my_regfile|valB[17]~129_combout ),
	.datad(\myprocessor|my_regfile|valB[17]~133_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[17]~134_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[17]~134 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valB[17]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N9
dffeas \myprocessor|my_regfile|regs:8:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|keyIn_mux|F~14_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:8:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[17]~135 (
// Equation(s):
// \myprocessor|my_regfile|valB[17]~135_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & ((\myprocessor|my_regfile|valB[17]~134_combout  & ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:17:r~q ))) # (!\myprocessor|my_regfile|valB[17]~134_combout 
//  & (\myprocessor|my_regfile|valB[17]~119_combout )))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & (((\myprocessor|my_regfile|valB[17]~134_combout ))))

	.dataa(\myprocessor|my_regfile|valB[17]~119_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datac(\myprocessor|my_regfile|valB[17]~134_combout ),
	.datad(\myprocessor|my_regfile|regs:8:reg_array|r|bits:17:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[17]~135_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[17]~135 .lut_mask = 16'hF838;
defparam \myprocessor|my_regfile|valB[17]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
cycloneive_lcell_comb \myprocessor|ALUSrc_mux|F[17]~2 (
// Equation(s):
// \myprocessor|ALUSrc_mux|F[17]~2_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_regfile|valB[17]~135_combout ))

	.dataa(\myprocessor|my_regfile|valB[17]~135_combout ),
	.datab(\myprocessor|my_control|ALUSrc~0_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|ALUSrc_mux|F[17]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|ALUSrc_mux|F[17]~2 .lut_mask = 16'hE2E2;
defparam \myprocessor|ALUSrc_mux|F[17]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \myprocessor|my_alu|B_prime[17] (
// Equation(s):
// \myprocessor|my_alu|B_prime [17] = \myprocessor|my_control|func[0]~0_combout  $ (((\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// (\myprocessor|my_regfile|valB[17]~135_combout ))))

	.dataa(\myprocessor|my_regfile|valB[17]~135_combout ),
	.datab(\myprocessor|my_control|ALUSrc~0_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\myprocessor|my_control|func[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|B_prime [17]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|B_prime[17] .lut_mask = 16'h1DE2;
defparam \myprocessor|my_alu|B_prime[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \myprocessor|my_alu|R_and[17] (
// Equation(s):
// \myprocessor|my_alu|R_and [17] = (\myprocessor|my_regfile|valA[17]~64_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// (\myprocessor|my_regfile|valB[17]~135_combout ))))

	.dataa(\myprocessor|my_regfile|valB[17]~135_combout ),
	.datab(\myprocessor|my_control|ALUSrc~0_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\myprocessor|my_regfile|valA[17]~64_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R_and [17]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R_and[17] .lut_mask = 16'hE200;
defparam \myprocessor|my_alu|R_and[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[17]~13 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[17]~13_combout  = (\myprocessor|MemtoReg_mux|F[28]~12_combout  & (\myprocessor|my_alu|B_prime [17] $ (((\myprocessor|my_regfile|valA[17]~64_combout ))))) # (!\myprocessor|MemtoReg_mux|F[28]~12_combout  & 
// (((\myprocessor|my_alu|R_and [17]))))

	.dataa(\myprocessor|my_alu|B_prime [17]),
	.datab(\myprocessor|my_alu|R_and [17]),
	.datac(\myprocessor|MemtoReg_mux|F[28]~12_combout ),
	.datad(\myprocessor|my_regfile|valA[17]~64_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[17]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[17]~13 .lut_mask = 16'h5CAC;
defparam \myprocessor|MemtoReg_mux|F[17]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N1
dffeas \myprocessor|my_regfile|regs:26:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:26:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N26
cycloneive_lcell_comb \myprocessor|my_regfile|regs:25:reg_array|r|bits:20:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:25:reg_array|r|bits:20:r~feeder_combout  = \myprocessor|keyIn_mux|F~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:25:reg_array|r|bits:20:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:20:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:20:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N27
dffeas \myprocessor|my_regfile|regs:25:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:25:reg_array|r|bits:20:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:25:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[20]~481 (
// Equation(s):
// \myprocessor|my_regfile|valB[20]~481_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout ) # ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:20:r~q )))) # 
// (!\myprocessor|my_regfile|valB[18]~31_combout  & (!\myprocessor|my_regfile|valB[18]~27_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:20:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|my_regfile|regs:25:reg_array|r|bits:20:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[20]~481_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[20]~481 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[20]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N29
dffeas \myprocessor|my_regfile|regs:27:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:27:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N17
dffeas \myprocessor|my_regfile|regs:28:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:28:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N27
dffeas \myprocessor|my_regfile|regs:30:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:30:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N29
dffeas \myprocessor|my_regfile|regs:31:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:31:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N19
dffeas \myprocessor|my_regfile|regs:29:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:29:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[20]~479 (
// Equation(s):
// \myprocessor|my_regfile|valB[20]~479_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|valB[18]~21_combout )) # (!\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[18]~21_combout  & 
// (\myprocessor|my_regfile|regs:31:reg_array|r|bits:20:r~q )) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:20:r~q )))))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|my_regfile|regs:29:reg_array|r|bits:20:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[20]~479_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[20]~479 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valB[20]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[20]~480 (
// Equation(s):
// \myprocessor|my_regfile|valB[20]~480_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[20]~479_combout  & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:20:r~q ))) # 
// (!\myprocessor|my_regfile|valB[20]~479_combout  & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:20:r~q )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[20]~479_combout ))))

	.dataa(\myprocessor|my_regfile|regs:28:reg_array|r|bits:20:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|my_regfile|valB[20]~479_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[20]~480_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[20]~480 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[20]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[20]~482 (
// Equation(s):
// \myprocessor|my_regfile|valB[20]~482_combout  = (\myprocessor|my_regfile|valB[20]~481_combout  & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:20:r~q ) # ((!\myprocessor|my_regfile|valB[18]~27_combout )))) # 
// (!\myprocessor|my_regfile|valB[20]~481_combout  & (((\myprocessor|my_regfile|valB[18]~27_combout  & \myprocessor|my_regfile|valB[20]~480_combout ))))

	.dataa(\myprocessor|my_regfile|valB[20]~481_combout ),
	.datab(\myprocessor|my_regfile|regs:27:reg_array|r|bits:20:r~q ),
	.datac(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datad(\myprocessor|my_regfile|valB[20]~480_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[20]~482_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[20]~482 .lut_mask = 16'hDA8A;
defparam \myprocessor|my_regfile|valB[20]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N27
dffeas \myprocessor|my_regfile|regs:24:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:24:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N31
dffeas \myprocessor|my_regfile|regs:16:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:16:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N21
dffeas \myprocessor|my_regfile|regs:21:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:21:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N10
cycloneive_lcell_comb \myprocessor|my_regfile|regs:20:reg_array|r|bits:20:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:20:reg_array|r|bits:20:r~feeder_combout  = \myprocessor|keyIn_mux|F~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:20:reg_array|r|bits:20:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:20:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:20:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N11
dffeas \myprocessor|my_regfile|regs:20:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:20:reg_array|r|bits:20:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:20:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[20]~483 (
// Equation(s):
// \myprocessor|my_regfile|valB[20]~483_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[18]~21_combout ) # ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:20:r~q )))) # 
// (!\myprocessor|my_regfile|valB[18]~19_combout  & (!\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:20:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|my_regfile|regs:20:reg_array|r|bits:20:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[20]~483_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[20]~483 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[20]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N17
dffeas \myprocessor|my_regfile|regs:22:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:22:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[20]~484 (
// Equation(s):
// \myprocessor|my_regfile|valB[20]~484_combout  = (\myprocessor|my_regfile|valB[20]~483_combout  & (((\myprocessor|my_regfile|regs:22:reg_array|r|bits:20:r~q ) # (!\myprocessor|my_regfile|valB[18]~21_combout )))) # 
// (!\myprocessor|my_regfile|valB[20]~483_combout  & (\myprocessor|my_regfile|regs:23:reg_array|r|bits:20:r~q  & ((\myprocessor|my_regfile|valB[18]~21_combout ))))

	.dataa(\myprocessor|my_regfile|regs:23:reg_array|r|bits:20:r~q ),
	.datab(\myprocessor|my_regfile|valB[20]~483_combout ),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[20]~484_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[20]~484 .lut_mask = 16'hE2CC;
defparam \myprocessor|my_regfile|valB[20]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N15
dffeas \myprocessor|my_regfile|regs:18:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:18:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[20]~485 (
// Equation(s):
// \myprocessor|my_regfile|valB[20]~485_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|valB[18]~27_combout )) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout  & 
// (\myprocessor|my_regfile|valB[20]~484_combout )) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|regs:18:reg_array|r|bits:20:r~q )))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|valB[20]~484_combout ),
	.datad(\myprocessor|my_regfile|regs:18:reg_array|r|bits:20:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[20]~485_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[20]~485 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valB[20]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N9
dffeas \myprocessor|my_regfile|regs:17:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:17:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N31
dffeas \myprocessor|my_regfile|regs:19:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:19:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[20]~486 (
// Equation(s):
// \myprocessor|my_regfile|valB[20]~486_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[20]~485_combout  & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:20:r~q ))) # 
// (!\myprocessor|my_regfile|valB[20]~485_combout  & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:20:r~q )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|valB[20]~485_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|valB[20]~485_combout ),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|my_regfile|regs:19:reg_array|r|bits:20:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[20]~486_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[20]~486 .lut_mask = 16'hEC64;
defparam \myprocessor|my_regfile|valB[20]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[20]~487 (
// Equation(s):
// \myprocessor|my_regfile|valB[20]~487_combout  = (\myprocessor|my_regfile|valB[18]~35_combout  & ((\myprocessor|RegTar_mux|F[3]~0_combout ) # ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:20:r~q )))) # (!\myprocessor|my_regfile|valB[18]~35_combout  & 
// (!\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[20]~486_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datab(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|my_regfile|valB[20]~486_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[20]~487_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[20]~487 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_regfile|valB[20]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[20]~488 (
// Equation(s):
// \myprocessor|my_regfile|valB[20]~488_combout  = (\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[20]~487_combout  & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:20:r~q ))) # (!\myprocessor|my_regfile|valB[20]~487_combout  & 
// (\myprocessor|my_regfile|valB[20]~482_combout )))) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & (((\myprocessor|my_regfile|valB[20]~487_combout ))))

	.dataa(\myprocessor|my_regfile|valB[20]~482_combout ),
	.datab(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datac(\myprocessor|my_regfile|regs:24:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|my_regfile|valB[20]~487_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[20]~488_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[20]~488 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[20]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N27
dffeas \myprocessor|my_regfile|regs:8:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|keyIn_mux|F~70_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:8:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y42_N19
dffeas \myprocessor|my_regfile|regs:2:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:2:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y42_N21
dffeas \myprocessor|my_regfile|regs:3:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:3:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N25
dffeas \myprocessor|my_regfile|regs:7:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:7:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N27
dffeas \myprocessor|my_regfile|regs:6:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:6:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N19
dffeas \myprocessor|my_regfile|regs:4:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:4:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N17
dffeas \myprocessor|my_regfile|regs:5:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:5:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[20]~493 (
// Equation(s):
// \myprocessor|my_regfile|valB[20]~493_combout  = (\myprocessor|my_regfile|valB[18]~63_combout  & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:20:r~q ) # ((!\myprocessor|my_regfile|valB[18]~66_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~63_combout  & (((\myprocessor|my_regfile|regs:5:reg_array|r|bits:20:r~q  & \myprocessor|my_regfile|valB[18]~66_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~63_combout ),
	.datab(\myprocessor|my_regfile|regs:4:reg_array|r|bits:20:r~q ),
	.datac(\myprocessor|my_regfile|regs:5:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~66_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[20]~493_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[20]~493 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valB[20]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[20]~494 (
// Equation(s):
// \myprocessor|my_regfile|valB[20]~494_combout  = (\myprocessor|my_regfile|valB[18]~67_combout  & ((\myprocessor|my_regfile|valB[20]~493_combout  & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:20:r~q ))) # (!\myprocessor|my_regfile|valB[20]~493_combout 
//  & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:20:r~q )))) # (!\myprocessor|my_regfile|valB[18]~67_combout  & (((\myprocessor|my_regfile|valB[20]~493_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~67_combout ),
	.datab(\myprocessor|my_regfile|regs:7:reg_array|r|bits:20:r~q ),
	.datac(\myprocessor|my_regfile|regs:6:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|my_regfile|valB[20]~493_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[20]~494_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[20]~494 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[20]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[20]~495 (
// Equation(s):
// \myprocessor|my_regfile|valB[20]~495_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & (\myprocessor|my_regfile|valB[18]~52_combout )) # (!\myprocessor|my_regfile|valB[18]~50_combout  & ((\myprocessor|my_regfile|valB[18]~52_combout  & 
// (\myprocessor|my_regfile|regs:3:reg_array|r|bits:20:r~q )) # (!\myprocessor|my_regfile|valB[18]~52_combout  & ((\myprocessor|my_regfile|valB[20]~494_combout )))))

	.dataa(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datac(\myprocessor|my_regfile|regs:3:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|my_regfile|valB[20]~494_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[20]~495_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[20]~495 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valB[20]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N5
dffeas \myprocessor|my_regfile|regs:1:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:1:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[20]~496 (
// Equation(s):
// \myprocessor|my_regfile|valB[20]~496_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & ((\myprocessor|my_regfile|valB[20]~495_combout  & ((\myprocessor|my_regfile|regs:1:reg_array|r|bits:20:r~q ))) # (!\myprocessor|my_regfile|valB[20]~495_combout 
//  & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:20:r~q )))) # (!\myprocessor|my_regfile|valB[18]~50_combout  & (((\myprocessor|my_regfile|valB[20]~495_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datab(\myprocessor|my_regfile|regs:2:reg_array|r|bits:20:r~q ),
	.datac(\myprocessor|my_regfile|valB[20]~495_combout ),
	.datad(\myprocessor|my_regfile|regs:1:reg_array|r|bits:20:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[20]~496_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[20]~496 .lut_mask = 16'hF858;
defparam \myprocessor|my_regfile|valB[20]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N3
dffeas \myprocessor|my_regfile|regs:11:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:11:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N1
dffeas \myprocessor|my_regfile|regs:9:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:9:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N29
dffeas \myprocessor|my_regfile|regs:15:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:15:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N7
dffeas \myprocessor|my_regfile|regs:14:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:14:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y43_N25
dffeas \myprocessor|my_regfile|regs:12:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:12:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N13
dffeas \myprocessor|my_regfile|regs:13:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:13:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[20]~489 (
// Equation(s):
// \myprocessor|my_regfile|valB[20]~489_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[18]~19_combout )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout  & 
// (\myprocessor|my_regfile|regs:12:reg_array|r|bits:20:r~q )) # (!\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:20:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:12:reg_array|r|bits:20:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[20]~489_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[20]~489 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valB[20]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valB[20]~490 (
// Equation(s):
// \myprocessor|my_regfile|valB[20]~490_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[20]~489_combout  & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:20:r~q ))) # 
// (!\myprocessor|my_regfile|valB[20]~489_combout  & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:20:r~q )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[20]~489_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|regs:15:reg_array|r|bits:20:r~q ),
	.datac(\myprocessor|my_regfile|regs:14:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|my_regfile|valB[20]~489_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[20]~490_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[20]~490 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[20]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y43_N19
dffeas \myprocessor|my_regfile|regs:10:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:10:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[20]~491 (
// Equation(s):
// \myprocessor|my_regfile|valB[20]~491_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[18]~27_combout )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout  & 
// (\myprocessor|my_regfile|valB[20]~490_combout )) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:20:r~q )))))

	.dataa(\myprocessor|my_regfile|valB[20]~490_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datad(\myprocessor|my_regfile|regs:10:reg_array|r|bits:20:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[20]~491_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[20]~491 .lut_mask = 16'hE3E0;
defparam \myprocessor|my_regfile|valB[20]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[20]~492 (
// Equation(s):
// \myprocessor|my_regfile|valB[20]~492_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[20]~491_combout  & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:20:r~q )) # (!\myprocessor|my_regfile|valB[20]~491_combout  
// & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:20:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[20]~491_combout ))))

	.dataa(\myprocessor|my_regfile|regs:11:reg_array|r|bits:20:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|my_regfile|valB[20]~491_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[20]~492_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[20]~492 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valB[20]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[20]~497 (
// Equation(s):
// \myprocessor|my_regfile|valB[20]~497_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & (((\myprocessor|my_regfile|valB[18]~42_combout ) # (\myprocessor|my_regfile|valB[20]~492_combout )))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & 
// (\myprocessor|my_regfile|valB[20]~496_combout  & (!\myprocessor|my_regfile|valB[18]~42_combout )))

	.dataa(\myprocessor|my_regfile|valB[20]~496_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datad(\myprocessor|my_regfile|valB[20]~492_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[20]~497_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[20]~497 .lut_mask = 16'hCEC2;
defparam \myprocessor|my_regfile|valB[20]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valB[20]~498 (
// Equation(s):
// \myprocessor|my_regfile|valB[20]~498_combout  = (\myprocessor|my_regfile|valB[18]~42_combout  & ((\myprocessor|my_regfile|valB[20]~497_combout  & ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:20:r~q ))) # (!\myprocessor|my_regfile|valB[20]~497_combout 
//  & (\myprocessor|my_regfile|valB[20]~488_combout )))) # (!\myprocessor|my_regfile|valB[18]~42_combout  & (((\myprocessor|my_regfile|valB[20]~497_combout ))))

	.dataa(\myprocessor|my_regfile|valB[20]~488_combout ),
	.datab(\myprocessor|my_regfile|regs:8:reg_array|r|bits:20:r~q ),
	.datac(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datad(\myprocessor|my_regfile|valB[20]~497_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[20]~498_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[20]~498 .lut_mask = 16'hCFA0;
defparam \myprocessor|my_regfile|valB[20]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|reset_mux|F~11_combout ,\myprocessor|reset_mux|F~10_combout ,\myprocessor|reset_mux|F~9_combout ,\myprocessor|reset_mux|F~8_combout ,\myprocessor|reset_mux|F~7_combout ,\myprocessor|reset_mux|F~6_combout ,\myprocessor|reset_mux|F~5_combout ,
\myprocessor|reset_mux|F~4_combout ,\myprocessor|reset_mux|F~3_combout ,\myprocessor|reset_mux|F~2_combout ,\myprocessor|reset_mux|F~1_combout ,\myprocessor|reset_mux|F~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "test-fibonacci-imem.hex";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004004C040D0F1010001000404000000C0C030000000000000011110004C;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N14
cycloneive_lcell_comb \myprocessor|ALUSrc_mux|F[6]~8 (
// Equation(s):
// \myprocessor|ALUSrc_mux|F[6]~8_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [6]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_regfile|valB[6]~278_combout ))

	.dataa(\myprocessor|my_regfile|valB[6]~278_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_control|ALUSrc~0_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\myprocessor|ALUSrc_mux|F[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|ALUSrc_mux|F[6]~8 .lut_mask = 16'hFA0A;
defparam \myprocessor|ALUSrc_mux|F[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N14
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LNxxxx|F~14 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout  = (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [3])) # 
// (!\myprocessor|my_control|ALUSrc~0_combout  & ((!\myprocessor|my_regfile|valB[3]~178_combout )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\myprocessor|my_control|ALUSrc~0_combout ),
	.datac(\myprocessor|my_regfile|valB[3]~178_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~14 .lut_mask = 16'h0047;
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|reset_mux|F~11_combout ,\myprocessor|reset_mux|F~10_combout ,\myprocessor|reset_mux|F~9_combout ,\myprocessor|reset_mux|F~8_combout ,\myprocessor|reset_mux|F~7_combout ,\myprocessor|reset_mux|F~6_combout ,\myprocessor|reset_mux|F~5_combout ,
\myprocessor|reset_mux|F~4_combout ,\myprocessor|reset_mux|F~3_combout ,\myprocessor|reset_mux|F~2_combout ,\myprocessor|reset_mux|F~1_combout ,\myprocessor|reset_mux|F~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "test-fibonacci-imem.hex";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004045D090E4E2061121538C0D138382D29298003252624380C6226C9488;
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N16
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~49 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~49_combout  = (\myprocessor|my_regfile|valA[31]~624_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [0])) # 
// (!\myprocessor|my_control|ALUSrc~0_combout  & ((!\myprocessor|my_regfile|valB[0]~115_combout )))))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datac(\myprocessor|my_regfile|valA[31]~624_combout ),
	.datad(\myprocessor|my_regfile|valB[0]~115_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~49_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~49 .lut_mask = 16'h2070;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N6
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxNxxx|F~17 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxNxxx|F~17_combout  = (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout  & \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~49_combout ))

	.dataa(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~49_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxNxxx|F~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F~17 .lut_mask = 16'h4400;
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N1
dffeas \myprocessor|my_regfile|regs:8:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|keyIn_mux|F~90_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:8:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y42_N27
dffeas \myprocessor|my_regfile|regs:2:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~90_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:2:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y42_N15
dffeas \myprocessor|my_regfile|regs:1:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~90_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:1:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y42_N29
dffeas \myprocessor|my_regfile|regs:3:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~90_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:3:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y42_N5
dffeas \myprocessor|my_regfile|regs:7:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~90_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:7:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N5
dffeas \myprocessor|my_regfile|regs:4:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~90_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:4:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N11
dffeas \myprocessor|my_regfile|regs:5:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~90_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:5:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[30]~673 (
// Equation(s):
// \myprocessor|my_regfile|valB[30]~673_combout  = (\myprocessor|my_regfile|valB[18]~63_combout  & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:30:r~q ) # ((!\myprocessor|my_regfile|valB[18]~66_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~63_combout  & (((\myprocessor|my_regfile|regs:5:reg_array|r|bits:30:r~q  & \myprocessor|my_regfile|valB[18]~66_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~63_combout ),
	.datab(\myprocessor|my_regfile|regs:4:reg_array|r|bits:30:r~q ),
	.datac(\myprocessor|my_regfile|regs:5:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~66_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[30]~673_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[30]~673 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valB[30]~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N27
dffeas \myprocessor|my_regfile|regs:6:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~90_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:6:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[30]~674 (
// Equation(s):
// \myprocessor|my_regfile|valB[30]~674_combout  = (\myprocessor|my_regfile|valB[30]~673_combout  & (((\myprocessor|my_regfile|regs:6:reg_array|r|bits:30:r~q ) # (!\myprocessor|my_regfile|valB[18]~67_combout )))) # 
// (!\myprocessor|my_regfile|valB[30]~673_combout  & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:30:r~q  & ((\myprocessor|my_regfile|valB[18]~67_combout ))))

	.dataa(\myprocessor|my_regfile|regs:7:reg_array|r|bits:30:r~q ),
	.datab(\myprocessor|my_regfile|valB[30]~673_combout ),
	.datac(\myprocessor|my_regfile|regs:6:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~67_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[30]~674_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[30]~674 .lut_mask = 16'hE2CC;
defparam \myprocessor|my_regfile|valB[30]~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[30]~675 (
// Equation(s):
// \myprocessor|my_regfile|valB[30]~675_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & (\myprocessor|my_regfile|valB[18]~52_combout )) # (!\myprocessor|my_regfile|valB[18]~50_combout  & ((\myprocessor|my_regfile|valB[18]~52_combout  & 
// (\myprocessor|my_regfile|regs:3:reg_array|r|bits:30:r~q )) # (!\myprocessor|my_regfile|valB[18]~52_combout  & ((\myprocessor|my_regfile|valB[30]~674_combout )))))

	.dataa(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datac(\myprocessor|my_regfile|regs:3:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|my_regfile|valB[30]~674_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[30]~675_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[30]~675 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valB[30]~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[30]~676 (
// Equation(s):
// \myprocessor|my_regfile|valB[30]~676_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & ((\myprocessor|my_regfile|valB[30]~675_combout  & ((\myprocessor|my_regfile|regs:1:reg_array|r|bits:30:r~q ))) # (!\myprocessor|my_regfile|valB[30]~675_combout 
//  & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:30:r~q )))) # (!\myprocessor|my_regfile|valB[18]~50_combout  & (((\myprocessor|my_regfile|valB[30]~675_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datab(\myprocessor|my_regfile|regs:2:reg_array|r|bits:30:r~q ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|my_regfile|valB[30]~675_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[30]~676_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[30]~676 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[30]~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N21
dffeas \myprocessor|my_regfile|regs:11:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~90_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:11:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y41_N13
dffeas \myprocessor|my_regfile|regs:9:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~90_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:9:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y43_N19
dffeas \myprocessor|my_regfile|regs:15:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~90_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:15:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y43_N15
dffeas \myprocessor|my_regfile|regs:14:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~90_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:14:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y42_N17
dffeas \myprocessor|my_regfile|regs:12:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~90_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:12:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y42_N19
dffeas \myprocessor|my_regfile|regs:13:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~90_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:13:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[30]~669 (
// Equation(s):
// \myprocessor|my_regfile|valB[30]~669_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:30:r~q ) # ((\myprocessor|my_regfile|valB[18]~21_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|regs:13:reg_array|r|bits:30:r~q  & !\myprocessor|my_regfile|valB[18]~21_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|regs:12:reg_array|r|bits:30:r~q ),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[30]~669_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[30]~669 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valB[30]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[30]~670 (
// Equation(s):
// \myprocessor|my_regfile|valB[30]~670_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[30]~669_combout  & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:30:r~q ))) # 
// (!\myprocessor|my_regfile|valB[30]~669_combout  & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:30:r~q )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[30]~669_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|regs:15:reg_array|r|bits:30:r~q ),
	.datac(\myprocessor|my_regfile|regs:14:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|my_regfile|valB[30]~669_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[30]~670_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[30]~670 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[30]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N27
dffeas \myprocessor|my_regfile|regs:10:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~90_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:10:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valB[30]~671 (
// Equation(s):
// \myprocessor|my_regfile|valB[30]~671_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[18]~27_combout )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout  & 
// (\myprocessor|my_regfile|valB[30]~670_combout )) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:30:r~q )))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|valB[30]~670_combout ),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[30]~671_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[30]~671 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valB[30]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[30]~672 (
// Equation(s):
// \myprocessor|my_regfile|valB[30]~672_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[30]~671_combout  & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:30:r~q )) # (!\myprocessor|my_regfile|valB[30]~671_combout  
// & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:30:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[30]~671_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|regs:11:reg_array|r|bits:30:r~q ),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|my_regfile|valB[30]~671_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[30]~672_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[30]~672 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valB[30]~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[30]~677 (
// Equation(s):
// \myprocessor|my_regfile|valB[30]~677_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & ((\myprocessor|my_regfile|valB[18]~42_combout ) # ((\myprocessor|my_regfile|valB[30]~672_combout )))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & 
// (!\myprocessor|my_regfile|valB[18]~42_combout  & (\myprocessor|my_regfile|valB[30]~676_combout )))

	.dataa(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datac(\myprocessor|my_regfile|valB[30]~676_combout ),
	.datad(\myprocessor|my_regfile|valB[30]~672_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[30]~677_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[30]~677 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[30]~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y42_N25
dffeas \myprocessor|my_regfile|regs:19:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~90_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:19:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y43_N19
dffeas \myprocessor|my_regfile|regs:17:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~90_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:17:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y43_N29
dffeas \myprocessor|my_regfile|regs:21:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~90_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:21:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N12
cycloneive_lcell_comb \myprocessor|my_regfile|regs:20:reg_array|r|bits:30:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:20:reg_array|r|bits:30:r~feeder_combout  = \myprocessor|keyIn_mux|F~90_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|keyIn_mux|F~90_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:20:reg_array|r|bits:30:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:30:r~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:30:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N13
dffeas \myprocessor|my_regfile|regs:20:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:20:reg_array|r|bits:30:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:20:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[30]~663 (
// Equation(s):
// \myprocessor|my_regfile|valB[30]~663_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|valB[18]~19_combout )) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout  & 
// ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:30:r~q ))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:30:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|my_regfile|regs:20:reg_array|r|bits:30:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[30]~663_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[30]~663 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[30]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N11
dffeas \myprocessor|my_regfile|regs:22:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~90_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:22:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[30]~664 (
// Equation(s):
// \myprocessor|my_regfile|valB[30]~664_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[30]~663_combout  & (\myprocessor|my_regfile|regs:22:reg_array|r|bits:30:r~q )) # (!\myprocessor|my_regfile|valB[30]~663_combout  
// & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:30:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|valB[30]~663_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|valB[30]~663_combout ),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|my_regfile|regs:23:reg_array|r|bits:30:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[30]~664_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[30]~664 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valB[30]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N21
dffeas \myprocessor|my_regfile|regs:18:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~90_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:18:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[30]~665 (
// Equation(s):
// \myprocessor|my_regfile|valB[30]~665_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout ) # ((\myprocessor|my_regfile|valB[30]~664_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & 
// (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|regs:18:reg_array|r|bits:30:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|valB[30]~664_combout ),
	.datad(\myprocessor|my_regfile|regs:18:reg_array|r|bits:30:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[30]~665_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[30]~665 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_regfile|valB[30]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[30]~666 (
// Equation(s):
// \myprocessor|my_regfile|valB[30]~666_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[30]~665_combout  & (\myprocessor|my_regfile|regs:19:reg_array|r|bits:30:r~q )) # (!\myprocessor|my_regfile|valB[30]~665_combout  
// & ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:30:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[30]~665_combout ))))

	.dataa(\myprocessor|my_regfile|regs:19:reg_array|r|bits:30:r~q ),
	.datab(\myprocessor|my_regfile|regs:17:reg_array|r|bits:30:r~q ),
	.datac(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datad(\myprocessor|my_regfile|valB[30]~665_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[30]~666_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[30]~666 .lut_mask = 16'hAFC0;
defparam \myprocessor|my_regfile|valB[30]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y42_N15
dffeas \myprocessor|my_regfile|regs:16:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~90_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:16:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valB[30]~667 (
// Equation(s):
// \myprocessor|my_regfile|valB[30]~667_combout  = (\myprocessor|RegTar_mux|F[3]~0_combout  & (((\myprocessor|my_regfile|valB[18]~35_combout )))) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[18]~35_combout  & 
// ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:30:r~q ))) # (!\myprocessor|my_regfile|valB[18]~35_combout  & (\myprocessor|my_regfile|valB[30]~666_combout ))))

	.dataa(\myprocessor|my_regfile|valB[30]~666_combout ),
	.datab(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~35_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[30]~667_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[30]~667 .lut_mask = 16'hFC22;
defparam \myprocessor|my_regfile|valB[30]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N9
dffeas \myprocessor|my_regfile|regs:24:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~90_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:24:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y41_N23
dffeas \myprocessor|my_regfile|regs:30:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~90_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:30:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y42_N21
dffeas \myprocessor|my_regfile|regs:28:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~90_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:28:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y43_N31
dffeas \myprocessor|my_regfile|regs:29:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~90_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:29:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y42_N11
dffeas \myprocessor|my_regfile|regs:31:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~90_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:31:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[30]~659 (
// Equation(s):
// \myprocessor|my_regfile|valB[30]~659_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|regs:31:reg_array|r|bits:30:r~q ) # (\myprocessor|my_regfile|valB[18]~19_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|regs:29:reg_array|r|bits:30:r~q  & ((!\myprocessor|my_regfile|valB[18]~19_combout ))))

	.dataa(\myprocessor|my_regfile|regs:29:reg_array|r|bits:30:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[30]~659_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[30]~659 .lut_mask = 16'hCCE2;
defparam \myprocessor|my_regfile|valB[30]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[30]~660 (
// Equation(s):
// \myprocessor|my_regfile|valB[30]~660_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[30]~659_combout  & (\myprocessor|my_regfile|regs:30:reg_array|r|bits:30:r~q )) # (!\myprocessor|my_regfile|valB[30]~659_combout  
// & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:30:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[30]~659_combout ))))

	.dataa(\myprocessor|my_regfile|regs:30:reg_array|r|bits:30:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|my_regfile|valB[30]~659_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[30]~660_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[30]~660 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valB[30]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N11
dffeas \myprocessor|my_regfile|regs:27:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~90_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:27:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y40_N23
dffeas \myprocessor|my_regfile|regs:26:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~90_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:26:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N16
cycloneive_lcell_comb \myprocessor|my_regfile|regs:25:reg_array|r|bits:30:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:25:reg_array|r|bits:30:r~feeder_combout  = \myprocessor|keyIn_mux|F~90_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~90_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:25:reg_array|r|bits:30:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:30:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:30:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N17
dffeas \myprocessor|my_regfile|regs:25:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:25:reg_array|r|bits:30:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:25:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[30]~661 (
// Equation(s):
// \myprocessor|my_regfile|valB[30]~661_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & (\myprocessor|my_regfile|valB[18]~31_combout )) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout  & 
// ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:30:r~q ))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:30:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|my_regfile|regs:25:reg_array|r|bits:30:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[30]~661_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[30]~661 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[30]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[30]~662 (
// Equation(s):
// \myprocessor|my_regfile|valB[30]~662_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[30]~661_combout  & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:30:r~q ))) # 
// (!\myprocessor|my_regfile|valB[30]~661_combout  & (\myprocessor|my_regfile|valB[30]~660_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[30]~661_combout ))))

	.dataa(\myprocessor|my_regfile|valB[30]~660_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:27:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|my_regfile|valB[30]~661_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[30]~662_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[30]~662 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[30]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[30]~668 (
// Equation(s):
// \myprocessor|my_regfile|valB[30]~668_combout  = (\myprocessor|my_regfile|valB[30]~667_combout  & (((\myprocessor|my_regfile|regs:24:reg_array|r|bits:30:r~q )) # (!\myprocessor|RegTar_mux|F[3]~0_combout ))) # (!\myprocessor|my_regfile|valB[30]~667_combout  
// & (\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[30]~662_combout ))))

	.dataa(\myprocessor|my_regfile|valB[30]~667_combout ),
	.datab(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datac(\myprocessor|my_regfile|regs:24:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|my_regfile|valB[30]~662_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[30]~668_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[30]~668 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[30]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[30]~678 (
// Equation(s):
// \myprocessor|my_regfile|valB[30]~678_combout  = (\myprocessor|my_regfile|valB[18]~42_combout  & ((\myprocessor|my_regfile|valB[30]~677_combout  & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:30:r~q )) # (!\myprocessor|my_regfile|valB[30]~677_combout  
// & ((\myprocessor|my_regfile|valB[30]~668_combout ))))) # (!\myprocessor|my_regfile|valB[18]~42_combout  & (((\myprocessor|my_regfile|valB[30]~677_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datab(\myprocessor|my_regfile|regs:8:reg_array|r|bits:30:r~q ),
	.datac(\myprocessor|my_regfile|valB[30]~677_combout ),
	.datad(\myprocessor|my_regfile|valB[30]~668_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[30]~678_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[30]~678 .lut_mask = 16'hDAD0;
defparam \myprocessor|my_regfile|valB[30]~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|reset_mux|F~11_combout ,\myprocessor|reset_mux|F~10_combout ,\myprocessor|reset_mux|F~9_combout ,\myprocessor|reset_mux|F~8_combout ,\myprocessor|reset_mux|F~7_combout ,\myprocessor|reset_mux|F~6_combout ,\myprocessor|reset_mux|F~5_combout ,
\myprocessor|reset_mux|F~4_combout ,\myprocessor|reset_mux|F~3_combout ,\myprocessor|reset_mux|F~2_combout ,\myprocessor|reset_mux|F~1_combout ,\myprocessor|reset_mux|F~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8 .init_file = "test-fibonacci-imem.hex";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000C0F0000000000000000000C0C030000000000000000000000C;
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N2
cycloneive_lcell_comb \myprocessor|my_alu|R[9]~77 (
// Equation(s):
// \myprocessor|my_alu|R[9]~77_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [9])) # (!\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_regfile|valB[9]~298_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\myprocessor|my_control|ALUSrc~0_combout ),
	.datad(\myprocessor|my_regfile|valB[9]~298_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[9]~77_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[9]~77 .lut_mask = 16'hCFC0;
defparam \myprocessor|my_alu|R[9]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N12
cycloneive_lcell_comb \myprocessor|my_alu|R[9]~78 (
// Equation(s):
// \myprocessor|my_alu|R[9]~78_combout  = (\myprocessor|my_regfile|valA[9]~244_combout  & ((\myprocessor|my_alu|R[0]~8_combout ) # (\myprocessor|my_alu|R[9]~77_combout ))) # (!\myprocessor|my_regfile|valA[9]~244_combout  & (\myprocessor|my_alu|R[0]~8_combout 
//  & \myprocessor|my_alu|R[9]~77_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valA[9]~244_combout ),
	.datac(\myprocessor|my_alu|R[0]~8_combout ),
	.datad(\myprocessor|my_alu|R[9]~77_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[9]~78_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[9]~78 .lut_mask = 16'hFCC0;
defparam \myprocessor|my_alu|R[9]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N8
cycloneive_lcell_comb \myprocessor|ALUSrc_mux|F[8]~10 (
// Equation(s):
// \myprocessor|ALUSrc_mux|F[8]~10_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [8])) # (!\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_regfile|valB[8]~318_combout )))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|valB[8]~318_combout ),
	.cin(gnd),
	.combout(\myprocessor|ALUSrc_mux|F[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|ALUSrc_mux|F[8]~10 .lut_mask = 16'hDD88;
defparam \myprocessor|ALUSrc_mux|F[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N1
dffeas \myprocessor|my_regfile|regs:12:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[8]~43_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:12:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N19
dffeas \myprocessor|my_regfile|regs:13:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[8]~43_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:13:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[8]~222 (
// Equation(s):
// \myprocessor|my_regfile|valA[8]~222_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:8:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (\myprocessor|my_regfile|regs:12:reg_array|r|bits:8:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:12:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|my_regfile|regs:13:reg_array|r|bits:8:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[8]~222_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[8]~222 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[8]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N17
dffeas \myprocessor|my_regfile|regs:15:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[8]~43_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:15:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N11
dffeas \myprocessor|my_regfile|regs:14:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[8]~43_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:14:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[8]~223 (
// Equation(s):
// \myprocessor|my_regfile|valA[8]~223_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[8]~222_combout  & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:8:r~q )) # 
// (!\myprocessor|my_regfile|valA[8]~222_combout  & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:8:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|valA[8]~222_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|valA[8]~222_combout ),
	.datac(\myprocessor|my_regfile|regs:15:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|my_regfile|regs:14:reg_array|r|bits:8:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[8]~223_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[8]~223 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[8]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N16
cycloneive_lcell_comb \myprocessor|my_regfile|regs:23:reg_array|r|bits:8:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:23:reg_array|r|bits:8:r~feeder_combout  = \myprocessor|keyIn_mux|F[8]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|keyIn_mux|F[8]~43_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:23:reg_array|r|bits:8:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:8:r~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:8:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y40_N17
dffeas \myprocessor|my_regfile|regs:23:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:23:reg_array|r|bits:8:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:23:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y40_N11
dffeas \myprocessor|my_regfile|regs:19:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[8]~43_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:19:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[8]~212 (
// Equation(s):
// \myprocessor|my_regfile|valA[8]~212_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:8:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:8:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|my_regfile|regs:23:reg_array|r|bits:8:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[8]~212_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[8]~212 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valA[8]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N21
dffeas \myprocessor|my_regfile|regs:31:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[8]~43_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:31:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N1
dffeas \myprocessor|my_regfile|regs:27:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[8]~43_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:27:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[8]~213 (
// Equation(s):
// \myprocessor|my_regfile|valA[8]~213_combout  = (\myprocessor|my_regfile|valA[8]~212_combout  & (((\myprocessor|my_regfile|regs:31:reg_array|r|bits:8:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))) # 
// (!\myprocessor|my_regfile|valA[8]~212_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:8:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[8]~212_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|my_regfile|regs:27:reg_array|r|bits:8:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[8]~213_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[8]~213 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[8]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N23
dffeas \myprocessor|my_regfile|regs:30:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[8]~43_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:30:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y37_N23
dffeas \myprocessor|my_regfile|regs:22:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[8]~43_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:22:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N29
dffeas \myprocessor|my_regfile|regs:18:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[8]~43_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:18:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valA[8]~205 (
// Equation(s):
// \myprocessor|my_regfile|valA[8]~205_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [20] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:22:reg_array|r|bits:8:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|my_regfile|regs:18:reg_array|r|bits:8:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:22:reg_array|r|bits:8:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\myprocessor|my_regfile|regs:18:reg_array|r|bits:8:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[8]~205_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[8]~205 .lut_mask = 16'hE3E0;
defparam \myprocessor|my_regfile|valA[8]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N19
dffeas \myprocessor|my_regfile|regs:26:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[8]~43_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:26:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valA[8]~206 (
// Equation(s):
// \myprocessor|my_regfile|valA[8]~206_combout  = (\myprocessor|my_regfile|valA[8]~205_combout  & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:8:r~q ) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|my_regfile|valA[8]~205_combout  & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & \myprocessor|my_regfile|regs:26:reg_array|r|bits:8:r~q ))))

	.dataa(\myprocessor|my_regfile|regs:30:reg_array|r|bits:8:r~q ),
	.datab(\myprocessor|my_regfile|valA[8]~205_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\myprocessor|my_regfile|regs:26:reg_array|r|bits:8:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[8]~206_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[8]~206 .lut_mask = 16'hBC8C;
defparam \myprocessor|my_regfile|valA[8]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N28
cycloneive_lcell_comb \myprocessor|my_regfile|regs:20:reg_array|r|bits:8:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:20:reg_array|r|bits:8:r~feeder_combout  = \myprocessor|keyIn_mux|F[8]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F[8]~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:20:reg_array|r|bits:8:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:8:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:8:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N29
dffeas \myprocessor|my_regfile|regs:20:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:20:reg_array|r|bits:8:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:20:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y40_N9
dffeas \myprocessor|my_regfile|regs:28:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[8]~43_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:28:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N7
dffeas \myprocessor|my_regfile|regs:24:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[8]~43_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:24:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[8]~209 (
// Equation(s):
// \myprocessor|my_regfile|valA[8]~209_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:8:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:8:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|my_regfile|regs:24:reg_array|r|bits:8:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[8]~209_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[8]~209 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[8]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[8]~210 (
// Equation(s):
// \myprocessor|my_regfile|valA[8]~210_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[8]~209_combout  & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:8:r~q ))) # 
// (!\myprocessor|my_regfile|valA[8]~209_combout  & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:8:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|valA[8]~209_combout ))))

	.dataa(\myprocessor|my_regfile|regs:20:reg_array|r|bits:8:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|my_regfile|valA[8]~209_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[8]~210_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[8]~210 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[8]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N24
cycloneive_lcell_comb \myprocessor|my_regfile|regs:25:reg_array|r|bits:8:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:25:reg_array|r|bits:8:r~feeder_combout  = \myprocessor|keyIn_mux|F[8]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F[8]~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:25:reg_array|r|bits:8:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:8:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:8:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N25
dffeas \myprocessor|my_regfile|regs:25:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:25:reg_array|r|bits:8:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:25:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N11
dffeas \myprocessor|my_regfile|regs:17:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[8]~43_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:17:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[8]~207 (
// Equation(s):
// \myprocessor|my_regfile|valA[8]~207_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:8:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|regs:17:reg_array|r|bits:8:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|my_regfile|regs:25:reg_array|r|bits:8:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[8]~207_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[8]~207 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valA[8]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N27
dffeas \myprocessor|my_regfile|regs:29:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[8]~43_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:29:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y37_N21
dffeas \myprocessor|my_regfile|regs:21:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[8]~43_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:21:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[8]~208 (
// Equation(s):
// \myprocessor|my_regfile|valA[8]~208_combout  = (\myprocessor|my_regfile|valA[8]~207_combout  & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:8:r~q ) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|my_regfile|valA[8]~207_combout  & (((\myprocessor|my_regfile|regs:21:reg_array|r|bits:8:r~q  & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|my_regfile|valA[8]~207_combout ),
	.datab(\myprocessor|my_regfile|regs:29:reg_array|r|bits:8:r~q ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[8]~208_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[8]~208 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valA[8]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[8]~211 (
// Equation(s):
// \myprocessor|my_regfile|valA[8]~211_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|my_regfile|valA[8]~208_combout )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|valA[8]~210_combout )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|valA[8]~210_combout ),
	.datad(\myprocessor|my_regfile|valA[8]~208_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[8]~211_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[8]~211 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[8]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[8]~214 (
// Equation(s):
// \myprocessor|my_regfile|valA[8]~214_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[8]~211_combout  & (\myprocessor|my_regfile|valA[8]~213_combout )) # 
// (!\myprocessor|my_regfile|valA[8]~211_combout  & ((\myprocessor|my_regfile|valA[8]~206_combout ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[8]~211_combout ))))

	.dataa(\myprocessor|my_regfile|valA[8]~213_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~206_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|my_regfile|valA[8]~211_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[8]~214_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[8]~214 .lut_mask = 16'hAFC0;
defparam \myprocessor|my_regfile|valA[8]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N19
dffeas \myprocessor|my_regfile|regs:9:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[8]~43_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:9:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N17
dffeas \myprocessor|my_regfile|regs:10:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[8]~43_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:10:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N9
dffeas \myprocessor|my_regfile|regs:8:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|keyIn_mux|F[8]~43_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:8:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[8]~215 (
// Equation(s):
// \myprocessor|my_regfile|valA[8]~215_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:8:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:8:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|my_regfile|regs:8:reg_array|r|bits:8:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[8]~215_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[8]~215 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valA[8]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N27
dffeas \myprocessor|my_regfile|regs:11:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[8]~43_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:11:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[8]~216 (
// Equation(s):
// \myprocessor|my_regfile|valA[8]~216_combout  = (\myprocessor|my_regfile|valA[8]~215_combout  & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:8:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|my_regfile|valA[8]~215_combout  & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:8:r~q  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|my_regfile|regs:9:reg_array|r|bits:8:r~q ),
	.datab(\myprocessor|my_regfile|valA[8]~215_combout ),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[8]~216_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[8]~216 .lut_mask = 16'hE2CC;
defparam \myprocessor|my_regfile|valA[8]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N7
dffeas \myprocessor|my_regfile|regs:3:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[8]~43_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:3:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N29
dffeas \myprocessor|my_regfile|regs:2:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[8]~43_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:2:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N9
dffeas \myprocessor|my_regfile|regs:6:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[8]~43_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:6:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N23
dffeas \myprocessor|my_regfile|regs:7:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[8]~43_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:7:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N19
dffeas \myprocessor|my_regfile|regs:4:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[8]~43_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:4:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N11
dffeas \myprocessor|my_regfile|regs:5:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[8]~43_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:5:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[8]~217 (
// Equation(s):
// \myprocessor|my_regfile|valA[8]~217_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:8:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:8:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:4:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|my_regfile|regs:5:reg_array|r|bits:8:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[8]~217_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[8]~217 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[8]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[8]~218 (
// Equation(s):
// \myprocessor|my_regfile|valA[8]~218_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[8]~217_combout  & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:8:r~q ))) # 
// (!\myprocessor|my_regfile|valA[8]~217_combout  & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:8:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[8]~217_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|regs:6:reg_array|r|bits:8:r~q ),
	.datac(\myprocessor|my_regfile|regs:7:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|my_regfile|valA[8]~217_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[8]~218_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[8]~218 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[8]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N7
dffeas \myprocessor|my_regfile|regs:1:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[8]~43_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:1:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[8]~219 (
// Equation(s):
// \myprocessor|my_regfile|valA[8]~219_combout  = (\myprocessor|my_regfile|valA[8]~18_combout  & ((\myprocessor|my_regfile|valA[8]~218_combout ) # ((!\myprocessor|my_regfile|valA[8]~17_combout )))) # (!\myprocessor|my_regfile|valA[8]~18_combout  & 
// (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:8:r~q  & \myprocessor|my_regfile|valA[8]~17_combout ))))

	.dataa(\myprocessor|my_regfile|valA[8]~218_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~18_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|my_regfile|valA[8]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[8]~219_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[8]~219 .lut_mask = 16'hB8CC;
defparam \myprocessor|my_regfile|valA[8]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[8]~220 (
// Equation(s):
// \myprocessor|my_regfile|valA[8]~220_combout  = (\myprocessor|my_regfile|valA[8]~14_combout  & ((\myprocessor|my_regfile|valA[8]~219_combout  & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:8:r~q )) # (!\myprocessor|my_regfile|valA[8]~219_combout  & 
// ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:8:r~q ))))) # (!\myprocessor|my_regfile|valA[8]~14_combout  & (((\myprocessor|my_regfile|valA[8]~219_combout ))))

	.dataa(\myprocessor|my_regfile|valA[8]~14_combout ),
	.datab(\myprocessor|my_regfile|regs:3:reg_array|r|bits:8:r~q ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|my_regfile|valA[8]~219_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[8]~220_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[8]~220 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valA[8]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[8]~221 (
// Equation(s):
// \myprocessor|my_regfile|valA[8]~221_combout  = (\myprocessor|my_regfile|valA[8]~10_combout  & (((\myprocessor|my_regfile|valA[8]~13_combout )))) # (!\myprocessor|my_regfile|valA[8]~10_combout  & ((\myprocessor|my_regfile|valA[8]~13_combout  & 
// (\myprocessor|my_regfile|valA[8]~216_combout )) # (!\myprocessor|my_regfile|valA[8]~13_combout  & ((\myprocessor|my_regfile|valA[8]~220_combout )))))

	.dataa(\myprocessor|my_regfile|valA[8]~216_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~220_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datad(\myprocessor|my_regfile|valA[8]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[8]~221_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[8]~221 .lut_mask = 16'hFA0C;
defparam \myprocessor|my_regfile|valA[8]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[8]~224 (
// Equation(s):
// \myprocessor|my_regfile|valA[8]~224_combout  = (\myprocessor|my_regfile|valA[8]~10_combout  & ((\myprocessor|my_regfile|valA[8]~221_combout  & (\myprocessor|my_regfile|valA[8]~223_combout )) # (!\myprocessor|my_regfile|valA[8]~221_combout  & 
// ((\myprocessor|my_regfile|valA[8]~214_combout ))))) # (!\myprocessor|my_regfile|valA[8]~10_combout  & (((\myprocessor|my_regfile|valA[8]~221_combout ))))

	.dataa(\myprocessor|my_regfile|valA[8]~223_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~214_combout ),
	.datad(\myprocessor|my_regfile|valA[8]~221_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[8]~224_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[8]~224 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valA[8]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N16
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|lower|carry~0 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|lower|carry~0_combout  = (\myprocessor|my_control|func[0]~0_combout ) # ((\myprocessor|my_control|ALUSrc~0_combout  & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datad(\myprocessor|my_control|func[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|lower|carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|lower|carry~0 .lut_mask = 16'hFFA0;
defparam \myprocessor|my_alu|adder_inst|lower|carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N26
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|lower|carry~1 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|lower|carry~1_combout  = (\myprocessor|my_regfile|valA[0]~24_combout  & ((\myprocessor|my_alu|adder_inst|lower|carry~0_combout ) # ((!\myprocessor|my_control|ALUSrc~0_combout  & \myprocessor|my_regfile|valB[0]~115_combout 
// ))))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(\myprocessor|my_regfile|valA[0]~24_combout ),
	.datac(\myprocessor|my_regfile|valB[0]~115_combout ),
	.datad(\myprocessor|my_alu|adder_inst|lower|carry~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|lower|carry~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|lower|carry~1 .lut_mask = 16'hCC40;
defparam \myprocessor|my_alu|adder_inst|lower|carry~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N30
cycloneive_lcell_comb \myprocessor|my_alu|B_prime[1] (
// Equation(s):
// \myprocessor|my_alu|B_prime [1] = \myprocessor|my_control|func[0]~0_combout  $ (((\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [1]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// (\myprocessor|my_regfile|valB[1]~95_combout ))))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(\myprocessor|my_regfile|valB[1]~95_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datad(\myprocessor|my_control|func[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|B_prime [1]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|B_prime[1] .lut_mask = 16'h1BE4;
defparam \myprocessor|my_alu|B_prime[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N28
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|lower|carry~2 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|lower|carry~2_combout  = (\myprocessor|my_control|func[0]~0_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [0])) # 
// (!\myprocessor|my_control|ALUSrc~0_combout  & ((!\myprocessor|my_regfile|valB[0]~115_combout )))))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datac(\myprocessor|my_regfile|valB[0]~115_combout ),
	.datad(\myprocessor|my_control|func[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|lower|carry~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|lower|carry~2 .lut_mask = 16'h2700;
defparam \myprocessor|my_alu|adder_inst|lower|carry~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N8
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|lower|carry[2]~3 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|lower|carry[2]~3_combout  = (\myprocessor|my_regfile|valA[1]~44_combout  & ((\myprocessor|my_alu|adder_inst|lower|carry~1_combout ) # ((\myprocessor|my_alu|B_prime [1]) # (\myprocessor|my_alu|adder_inst|lower|carry~2_combout 
// )))) # (!\myprocessor|my_regfile|valA[1]~44_combout  & (\myprocessor|my_alu|B_prime [1] & ((\myprocessor|my_alu|adder_inst|lower|carry~1_combout ) # (\myprocessor|my_alu|adder_inst|lower|carry~2_combout ))))

	.dataa(\myprocessor|my_alu|adder_inst|lower|carry~1_combout ),
	.datab(\myprocessor|my_regfile|valA[1]~44_combout ),
	.datac(\myprocessor|my_alu|B_prime [1]),
	.datad(\myprocessor|my_alu|adder_inst|lower|carry~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|lower|carry[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|lower|carry[2]~3 .lut_mask = 16'hFCE8;
defparam \myprocessor|my_alu|adder_inst|lower|carry[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N18
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|lower|carry[3]~4 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|lower|carry[3]~4_combout  = (\myprocessor|my_alu|adder_inst|lower|carry[2]~3_combout  & ((\myprocessor|my_regfile|valA[2]~104_combout ) # (\myprocessor|ALUSrc_mux|F[2]~4_combout  $ (\myprocessor|my_control|func[0]~0_combout 
// )))) # (!\myprocessor|my_alu|adder_inst|lower|carry[2]~3_combout  & (\myprocessor|my_regfile|valA[2]~104_combout  & (\myprocessor|ALUSrc_mux|F[2]~4_combout  $ (\myprocessor|my_control|func[0]~0_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.datab(\myprocessor|my_control|func[0]~0_combout ),
	.datac(\myprocessor|my_alu|adder_inst|lower|carry[2]~3_combout ),
	.datad(\myprocessor|my_regfile|valA[2]~104_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|lower|carry[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|lower|carry[3]~4 .lut_mask = 16'hF660;
defparam \myprocessor|my_alu|adder_inst|lower|carry[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N15
dffeas \myprocessor|my_regfile|regs:30:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[3]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:30:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y40_N13
dffeas \myprocessor|my_regfile|regs:26:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[3]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:26:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N22
cycloneive_lcell_comb \myprocessor|my_regfile|regs:22:reg_array|r|bits:3:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:22:reg_array|r|bits:3:r~feeder_combout  = \myprocessor|keyIn_mux|F[3]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F[3]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:22:reg_array|r|bits:3:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:3:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:3:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N23
dffeas \myprocessor|my_regfile|regs:22:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:22:reg_array|r|bits:3:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:22:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N17
dffeas \myprocessor|my_regfile|regs:18:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[3]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:18:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[3]~109 (
// Equation(s):
// \myprocessor|my_regfile|valA[3]~109_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [20] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:22:reg_array|r|bits:3:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|my_regfile|regs:18:reg_array|r|bits:3:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:22:reg_array|r|bits:3:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[3]~109_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[3]~109 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valA[3]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[3]~110 (
// Equation(s):
// \myprocessor|my_regfile|valA[3]~110_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[3]~109_combout  & (\myprocessor|my_regfile|regs:30:reg_array|r|bits:3:r~q )) # 
// (!\myprocessor|my_regfile|valA[3]~109_combout  & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:3:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|valA[3]~109_combout ))))

	.dataa(\myprocessor|my_regfile|regs:30:reg_array|r|bits:3:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|my_regfile|valA[3]~109_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[3]~110_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[3]~110 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valA[3]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N27
dffeas \myprocessor|my_regfile|regs:16:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[3]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:16:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N2
cycloneive_lcell_comb \myprocessor|my_regfile|regs:24:reg_array|r|bits:3:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:24:reg_array|r|bits:3:r~feeder_combout  = \myprocessor|keyIn_mux|F[3]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F[3]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:24:reg_array|r|bits:3:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:3:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:3:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N3
dffeas \myprocessor|my_regfile|regs:24:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:24:reg_array|r|bits:3:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:24:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[3]~111 (
// Equation(s):
// \myprocessor|my_regfile|valA[3]~111_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:3:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (\myprocessor|my_regfile|regs:16:reg_array|r|bits:3:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|my_regfile|regs:24:reg_array|r|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[3]~111_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[3]~111 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[3]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N21
dffeas \myprocessor|my_regfile|regs:20:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[3]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:20:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N31
dffeas \myprocessor|my_regfile|regs:28:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[3]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:28:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valA[3]~112 (
// Equation(s):
// \myprocessor|my_regfile|valA[3]~112_combout  = (\myprocessor|my_regfile|valA[3]~111_combout  & (((\myprocessor|my_regfile|regs:28:reg_array|r|bits:3:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|my_regfile|valA[3]~111_combout  & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:3:r~q  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|my_regfile|valA[3]~111_combout ),
	.datab(\myprocessor|my_regfile|regs:20:reg_array|r|bits:3:r~q ),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[3]~112_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[3]~112 .lut_mask = 16'hE4AA;
defparam \myprocessor|my_regfile|valA[3]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[3]~113 (
// Equation(s):
// \myprocessor|my_regfile|valA[3]~113_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[3]~110_combout ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[3]~112_combout  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|my_regfile|valA[3]~110_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|valA[3]~112_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[3]~113_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[3]~113 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valA[3]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N28
cycloneive_lcell_comb \myprocessor|my_regfile|regs:23:reg_array|r|bits:3:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:23:reg_array|r|bits:3:r~feeder_combout  = \myprocessor|keyIn_mux|F[3]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F[3]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:23:reg_array|r|bits:3:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:3:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:3:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N29
dffeas \myprocessor|my_regfile|regs:23:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:23:reg_array|r|bits:3:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:23:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y40_N23
dffeas \myprocessor|my_regfile|regs:19:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[3]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:19:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[3]~114 (
// Equation(s):
// \myprocessor|my_regfile|valA[3]~114_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [20] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:23:reg_array|r|bits:3:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:3:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|regs:23:reg_array|r|bits:3:r~q ),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[3]~114_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[3]~114 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valA[3]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N23
dffeas \myprocessor|my_regfile|regs:27:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[3]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:27:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y40_N25
dffeas \myprocessor|my_regfile|regs:31:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[3]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:31:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[3]~115 (
// Equation(s):
// \myprocessor|my_regfile|valA[3]~115_combout  = (\myprocessor|my_regfile|valA[3]~114_combout  & (((\myprocessor|my_regfile|regs:31:reg_array|r|bits:3:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|my_regfile|valA[3]~114_combout  & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:3:r~q  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|my_regfile|valA[3]~114_combout ),
	.datab(\myprocessor|my_regfile|regs:27:reg_array|r|bits:3:r~q ),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[3]~115_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[3]~115 .lut_mask = 16'hE4AA;
defparam \myprocessor|my_regfile|valA[3]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N13
dffeas \myprocessor|my_regfile|regs:21:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[3]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:21:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y39_N19
dffeas \myprocessor|my_regfile|regs:25:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[3]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:25:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N23
dffeas \myprocessor|my_regfile|regs:17:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[3]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:17:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[3]~107 (
// Equation(s):
// \myprocessor|my_regfile|valA[3]~107_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:3:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & \myprocessor|my_regfile|regs:17:reg_array|r|bits:3:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|regs:25:reg_array|r|bits:3:r~q ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\myprocessor|my_regfile|regs:17:reg_array|r|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[3]~107_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[3]~107 .lut_mask = 16'hADA8;
defparam \myprocessor|my_regfile|valA[3]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N13
dffeas \myprocessor|my_regfile|regs:29:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[3]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:29:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[3]~108 (
// Equation(s):
// \myprocessor|my_regfile|valA[3]~108_combout  = (\myprocessor|my_regfile|valA[3]~107_combout  & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:3:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|my_regfile|valA[3]~107_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:3:r~q  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))

	.dataa(\myprocessor|my_regfile|regs:21:reg_array|r|bits:3:r~q ),
	.datab(\myprocessor|my_regfile|valA[3]~107_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\myprocessor|my_regfile|regs:29:reg_array|r|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[3]~108_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[3]~108 .lut_mask = 16'hEC2C;
defparam \myprocessor|my_regfile|valA[3]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[3]~116 (
// Equation(s):
// \myprocessor|my_regfile|valA[3]~116_combout  = (\myprocessor|my_regfile|valA[3]~113_combout  & (((\myprocessor|my_regfile|valA[3]~115_combout )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))) # 
// (!\myprocessor|my_regfile|valA[3]~113_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[3]~108_combout ))))

	.dataa(\myprocessor|my_regfile|valA[3]~113_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|valA[3]~115_combout ),
	.datad(\myprocessor|my_regfile|valA[3]~108_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[3]~116_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[3]~116 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[3]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N17
dffeas \myprocessor|my_regfile|regs:3:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[3]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:3:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N17
dffeas \myprocessor|my_regfile|regs:5:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[3]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:5:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N29
dffeas \myprocessor|my_regfile|regs:7:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[3]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:7:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N7
dffeas \myprocessor|my_regfile|regs:4:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[3]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:4:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N4
cycloneive_lcell_comb \myprocessor|my_regfile|regs:6:reg_array|r|bits:3:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:6:reg_array|r|bits:3:r~feeder_combout  = \myprocessor|keyIn_mux|F[3]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F[3]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:6:reg_array|r|bits:3:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:3:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:3:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N5
dffeas \myprocessor|my_regfile|regs:6:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:6:reg_array|r|bits:3:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:6:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[3]~117 (
// Equation(s):
// \myprocessor|my_regfile|valA[3]~117_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:3:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:3:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:4:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|my_regfile|regs:6:reg_array|r|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[3]~117_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[3]~117 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[3]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[3]~118 (
// Equation(s):
// \myprocessor|my_regfile|valA[3]~118_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[3]~117_combout  & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:3:r~q ))) # 
// (!\myprocessor|my_regfile|valA[3]~117_combout  & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:3:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_regfile|valA[3]~117_combout ))))

	.dataa(\myprocessor|my_regfile|regs:5:reg_array|r|bits:3:r~q ),
	.datab(\myprocessor|my_regfile|regs:7:reg_array|r|bits:3:r~q ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|my_regfile|valA[3]~117_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[3]~118_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[3]~118 .lut_mask = 16'hCFA0;
defparam \myprocessor|my_regfile|valA[3]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N15
dffeas \myprocessor|my_regfile|regs:1:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[3]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:1:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[3]~119 (
// Equation(s):
// \myprocessor|my_regfile|valA[3]~119_combout  = (\myprocessor|my_regfile|valA[8]~18_combout  & ((\myprocessor|my_regfile|valA[3]~118_combout ) # ((!\myprocessor|my_regfile|valA[8]~17_combout )))) # (!\myprocessor|my_regfile|valA[8]~18_combout  & 
// (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:3:r~q  & \myprocessor|my_regfile|valA[8]~17_combout ))))

	.dataa(\myprocessor|my_regfile|valA[3]~118_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~18_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|my_regfile|valA[8]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[3]~119_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[3]~119 .lut_mask = 16'hB8CC;
defparam \myprocessor|my_regfile|valA[3]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N13
dffeas \myprocessor|my_regfile|regs:2:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[3]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:2:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[3]~120 (
// Equation(s):
// \myprocessor|my_regfile|valA[3]~120_combout  = (\myprocessor|my_regfile|valA[3]~119_combout  & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:3:r~q ) # ((!\myprocessor|my_regfile|valA[8]~14_combout )))) # (!\myprocessor|my_regfile|valA[3]~119_combout  
// & (((\myprocessor|my_regfile|valA[8]~14_combout  & \myprocessor|my_regfile|regs:2:reg_array|r|bits:3:r~q ))))

	.dataa(\myprocessor|my_regfile|regs:3:reg_array|r|bits:3:r~q ),
	.datab(\myprocessor|my_regfile|valA[3]~119_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~14_combout ),
	.datad(\myprocessor|my_regfile|regs:2:reg_array|r|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[3]~120_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[3]~120 .lut_mask = 16'hBC8C;
defparam \myprocessor|my_regfile|valA[3]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[3]~121 (
// Equation(s):
// \myprocessor|my_regfile|valA[3]~121_combout  = (\myprocessor|my_regfile|valA[8]~10_combout  & ((\myprocessor|my_regfile|valA[8]~13_combout ) # ((\myprocessor|my_regfile|valA[3]~116_combout )))) # (!\myprocessor|my_regfile|valA[8]~10_combout  & 
// (!\myprocessor|my_regfile|valA[8]~13_combout  & ((\myprocessor|my_regfile|valA[3]~120_combout ))))

	.dataa(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datac(\myprocessor|my_regfile|valA[3]~116_combout ),
	.datad(\myprocessor|my_regfile|valA[3]~120_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[3]~121_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[3]~121 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_regfile|valA[3]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N11
dffeas \myprocessor|my_regfile|regs:10:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[3]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:10:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N25
dffeas \myprocessor|my_regfile|regs:9:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[3]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:9:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[3]~105 (
// Equation(s):
// \myprocessor|my_regfile|valA[3]~105_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:3:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:3:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|my_regfile|regs:8:reg_array|r|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[3]~105_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[3]~105 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_regfile|valA[3]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N29
dffeas \myprocessor|my_regfile|regs:11:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[3]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:11:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valA[3]~106 (
// Equation(s):
// \myprocessor|my_regfile|valA[3]~106_combout  = (\myprocessor|my_regfile|valA[3]~105_combout  & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:3:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|my_regfile|valA[3]~105_combout  & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:3:r~q  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\myprocessor|my_regfile|regs:10:reg_array|r|bits:3:r~q ),
	.datab(\myprocessor|my_regfile|valA[3]~105_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|my_regfile|regs:11:reg_array|r|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[3]~106_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[3]~106 .lut_mask = 16'hEC2C;
defparam \myprocessor|my_regfile|valA[3]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N19
dffeas \myprocessor|my_regfile|regs:12:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[3]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:12:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N5
dffeas \myprocessor|my_regfile|regs:14:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[3]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:14:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valA[3]~122 (
// Equation(s):
// \myprocessor|my_regfile|valA[3]~122_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|regs:14:reg_array|r|bits:3:r~q ) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:3:r~q  & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|regs:12:reg_array|r|bits:3:r~q ),
	.datac(\myprocessor|my_regfile|regs:14:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[3]~122_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[3]~122 .lut_mask = 16'hAAE4;
defparam \myprocessor|my_regfile|valA[3]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N19
dffeas \myprocessor|my_regfile|regs:15:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[3]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:15:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N27
dffeas \myprocessor|my_regfile|regs:13:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[3]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:13:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[3]~123 (
// Equation(s):
// \myprocessor|my_regfile|valA[3]~123_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[3]~122_combout  & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:3:r~q )) # 
// (!\myprocessor|my_regfile|valA[3]~122_combout  & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:3:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|valA[3]~122_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|valA[3]~122_combout ),
	.datac(\myprocessor|my_regfile|regs:15:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|my_regfile|regs:13:reg_array|r|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[3]~123_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[3]~123 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[3]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valA[3]~124 (
// Equation(s):
// \myprocessor|my_regfile|valA[3]~124_combout  = (\myprocessor|my_regfile|valA[8]~13_combout  & ((\myprocessor|my_regfile|valA[3]~121_combout  & ((\myprocessor|my_regfile|valA[3]~123_combout ))) # (!\myprocessor|my_regfile|valA[3]~121_combout  & 
// (\myprocessor|my_regfile|valA[3]~106_combout )))) # (!\myprocessor|my_regfile|valA[8]~13_combout  & (\myprocessor|my_regfile|valA[3]~121_combout ))

	.dataa(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datab(\myprocessor|my_regfile|valA[3]~121_combout ),
	.datac(\myprocessor|my_regfile|valA[3]~106_combout ),
	.datad(\myprocessor|my_regfile|valA[3]~123_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[3]~124_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[3]~124 .lut_mask = 16'hEC64;
defparam \myprocessor|my_regfile|valA[3]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N26
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|lower|carry[4]~5 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|lower|carry[4]~5_combout  = (\myprocessor|my_alu|adder_inst|lower|carry[3]~4_combout  & ((\myprocessor|my_regfile|valA[3]~124_combout ) # (\myprocessor|ALUSrc_mux|F[3]~3_combout  $ (\myprocessor|my_control|func[0]~0_combout 
// )))) # (!\myprocessor|my_alu|adder_inst|lower|carry[3]~4_combout  & (\myprocessor|my_regfile|valA[3]~124_combout  & (\myprocessor|ALUSrc_mux|F[3]~3_combout  $ (\myprocessor|my_control|func[0]~0_combout ))))

	.dataa(\myprocessor|my_alu|adder_inst|lower|carry[3]~4_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datac(\myprocessor|my_regfile|valA[3]~124_combout ),
	.datad(\myprocessor|my_control|func[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|lower|carry[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|lower|carry[4]~5 .lut_mask = 16'hB2E8;
defparam \myprocessor|my_alu|adder_inst|lower|carry[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N12
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|lower|carry[5]~6 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|lower|carry[5]~6_combout  = (\myprocessor|my_alu|adder_inst|lower|carry[4]~5_combout  & ((\myprocessor|my_regfile|valA[4]~144_combout ) # (\myprocessor|ALUSrc_mux|F[4]~6_combout  $ (\myprocessor|my_control|func[0]~0_combout 
// )))) # (!\myprocessor|my_alu|adder_inst|lower|carry[4]~5_combout  & (\myprocessor|my_regfile|valA[4]~144_combout  & (\myprocessor|ALUSrc_mux|F[4]~6_combout  $ (\myprocessor|my_control|func[0]~0_combout ))))

	.dataa(\myprocessor|my_alu|adder_inst|lower|carry[4]~5_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.datac(\myprocessor|my_regfile|valA[4]~144_combout ),
	.datad(\myprocessor|my_control|func[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|lower|carry[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|lower|carry[5]~6 .lut_mask = 16'hB2E8;
defparam \myprocessor|my_alu|adder_inst|lower|carry[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|reset_mux|F~11_combout ,\myprocessor|reset_mux|F~10_combout ,\myprocessor|reset_mux|F~9_combout ,\myprocessor|reset_mux|F~8_combout ,\myprocessor|reset_mux|F~7_combout ,\myprocessor|reset_mux|F~6_combout ,\myprocessor|reset_mux|F~5_combout ,
\myprocessor|reset_mux|F~4_combout ,\myprocessor|reset_mux|F~3_combout ,\myprocessor|reset_mux|F~2_combout ,\myprocessor|reset_mux|F~1_combout ,\myprocessor|reset_mux|F~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "test-fibonacci-imem.hex";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800CC380C0F0000001010000000002C2C034000202010003410500810C;
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N2
cycloneive_lcell_comb \myprocessor|ALUSrc_mux|F[5]~5 (
// Equation(s):
// \myprocessor|ALUSrc_mux|F[5]~5_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [5]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_regfile|valB[5]~218_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valB[5]~218_combout ),
	.datac(\myprocessor|my_control|ALUSrc~0_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\myprocessor|ALUSrc_mux|F[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|ALUSrc_mux|F[5]~5 .lut_mask = 16'hFC0C;
defparam \myprocessor|ALUSrc_mux|F[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N30
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|lower|carry[6]~7 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|lower|carry[6]~7_combout  = (\myprocessor|my_alu|adder_inst|lower|carry[5]~6_combout  & ((\myprocessor|my_regfile|valA[5]~164_combout ) # (\myprocessor|ALUSrc_mux|F[5]~5_combout  $ (\myprocessor|my_control|func[0]~0_combout 
// )))) # (!\myprocessor|my_alu|adder_inst|lower|carry[5]~6_combout  & (\myprocessor|my_regfile|valA[5]~164_combout  & (\myprocessor|ALUSrc_mux|F[5]~5_combout  $ (\myprocessor|my_control|func[0]~0_combout ))))

	.dataa(\myprocessor|my_alu|adder_inst|lower|carry[5]~6_combout ),
	.datab(\myprocessor|my_regfile|valA[5]~164_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[5]~5_combout ),
	.datad(\myprocessor|my_control|func[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|lower|carry[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|lower|carry[6]~7 .lut_mask = 16'h8EE8;
defparam \myprocessor|my_alu|adder_inst|lower|carry[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N24
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|lower|carry[7]~8 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|lower|carry[7]~8_combout  = (\myprocessor|my_regfile|valA[6]~184_combout  & ((\myprocessor|my_alu|adder_inst|lower|carry[6]~7_combout ) # (\myprocessor|ALUSrc_mux|F[6]~8_combout  $ (\myprocessor|my_control|func[0]~0_combout 
// )))) # (!\myprocessor|my_regfile|valA[6]~184_combout  & (\myprocessor|my_alu|adder_inst|lower|carry[6]~7_combout  & (\myprocessor|ALUSrc_mux|F[6]~8_combout  $ (\myprocessor|my_control|func[0]~0_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[6]~8_combout ),
	.datab(\myprocessor|my_regfile|valA[6]~184_combout ),
	.datac(\myprocessor|my_alu|adder_inst|lower|carry[6]~7_combout ),
	.datad(\myprocessor|my_control|func[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|lower|carry[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|lower|carry[7]~8 .lut_mask = 16'hD4E8;
defparam \myprocessor|my_alu|adder_inst|lower|carry[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N18
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|lower|carry[8]~9 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|lower|carry[8]~9_combout  = (\myprocessor|my_alu|adder_inst|lower|carry[7]~8_combout  & ((\myprocessor|my_regfile|valA[7]~204_combout ) # (\myprocessor|ALUSrc_mux|F[7]~7_combout  $ (\myprocessor|my_control|func[0]~0_combout 
// )))) # (!\myprocessor|my_alu|adder_inst|lower|carry[7]~8_combout  & (\myprocessor|my_regfile|valA[7]~204_combout  & (\myprocessor|ALUSrc_mux|F[7]~7_combout  $ (\myprocessor|my_control|func[0]~0_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[7]~7_combout ),
	.datab(\myprocessor|my_alu|adder_inst|lower|carry[7]~8_combout ),
	.datac(\myprocessor|my_regfile|valA[7]~204_combout ),
	.datad(\myprocessor|my_control|func[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|lower|carry[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|lower|carry[8]~9 .lut_mask = 16'hD4E8;
defparam \myprocessor|my_alu|adder_inst|lower|carry[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N10
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|lower|carry[9]~10 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|lower|carry[9]~10_combout  = (\myprocessor|my_regfile|valA[8]~224_combout  & ((\myprocessor|my_alu|adder_inst|lower|carry[8]~9_combout ) # (\myprocessor|ALUSrc_mux|F[8]~10_combout  $ 
// (\myprocessor|my_control|func[0]~0_combout )))) # (!\myprocessor|my_regfile|valA[8]~224_combout  & (\myprocessor|my_alu|adder_inst|lower|carry[8]~9_combout  & (\myprocessor|ALUSrc_mux|F[8]~10_combout  $ (\myprocessor|my_control|func[0]~0_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[8]~10_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~224_combout ),
	.datac(\myprocessor|my_control|func[0]~0_combout ),
	.datad(\myprocessor|my_alu|adder_inst|lower|carry[8]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|lower|carry[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|lower|carry[9]~10 .lut_mask = 16'hDE48;
defparam \myprocessor|my_alu|adder_inst|lower|carry[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N30
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F~55 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F~55_combout  = (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[0]~24_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & 
// ((\myprocessor|my_regfile|valA[1]~44_combout )))))

	.dataa(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datab(\myprocessor|my_regfile|valA[0]~24_combout ),
	.datac(\myprocessor|my_regfile|valA[1]~44_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F~55_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F~55 .lut_mask = 16'h4450;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N28
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~13 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~13_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[2]~104_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[3]~124_combout )))

	.dataa(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datab(\myprocessor|my_regfile|valA[2]~104_combout ),
	.datac(\myprocessor|my_regfile|valA[3]~124_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~13 .lut_mask = 16'hD8D8;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N24
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~14 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~14_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[4]~144_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[5]~164_combout )))

	.dataa(\myprocessor|my_regfile|valA[4]~144_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datad(\myprocessor|my_regfile|valA[5]~164_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~14 .lut_mask = 16'hAFA0;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N18
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~15 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~15_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~13_combout )) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~14_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~13_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~15 .lut_mask = 16'hCFC0;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N0
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~17 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~17_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[8]~224_combout ))) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[9]~244_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valA[9]~244_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datad(\myprocessor|my_regfile|valA[8]~224_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~17 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N18
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~16 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~16_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[6]~184_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[7]~204_combout )))

	.dataa(\myprocessor|my_regfile|valA[6]~184_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|valA[7]~204_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~16 .lut_mask = 16'hBB88;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N8
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~18 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~18_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~16_combout ))) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~17_combout ))

	.dataa(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~17_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~18 .lut_mask = 16'hEE44;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxNxx|F[9]~1 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxNxx|F[9]~1_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~15_combout )) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~18_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~15_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~18_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxNxx|F[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxNxx|F[9]~1 .lut_mask = 16'hCCF0;
defparam \myprocessor|my_alu|shifter_inst|LxxNxx|F[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N26
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~7 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~7_combout  = (\myprocessor|ALUSrc_mux|F[3]~3_combout  & (\myprocessor|my_alu|shifter_inst|LxxxNx|F~55_combout  & ((!\myprocessor|ALUSrc_mux|F[2]~4_combout )))) # (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & 
// (((\myprocessor|my_alu|shifter_inst|LxxNxx|F[9]~1_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxxNx|F~55_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxNxx|F[9]~1_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~7 .lut_mask = 16'h0CAC;
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N22
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LNxxxx|F~28 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LNxxxx|F~28_combout  = (\myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~7_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4]))) # 
// (!\myprocessor|my_control|ALUSrc~0_combout  & (!\myprocessor|my_regfile|valB[4]~238_combout ))))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(\myprocessor|my_regfile|valB[4]~238_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datad(\myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LNxxxx|F~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~28 .lut_mask = 16'h1B00;
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N9
dffeas \myprocessor|my_regfile|regs:2:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~50_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:2:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N27
dffeas \myprocessor|my_regfile|regs:1:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~50_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:1:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y42_N7
dffeas \myprocessor|my_regfile|regs:3:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~50_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:3:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N9
dffeas \myprocessor|my_regfile|regs:7:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~50_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:7:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N19
dffeas \myprocessor|my_regfile|regs:6:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~50_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:6:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N13
dffeas \myprocessor|my_regfile|regs:4:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~50_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:4:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N1
dffeas \myprocessor|my_regfile|regs:5:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~50_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:5:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[14]~413 (
// Equation(s):
// \myprocessor|my_regfile|valB[14]~413_combout  = (\myprocessor|my_regfile|valB[18]~66_combout  & ((\myprocessor|my_regfile|valB[18]~63_combout  & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:14:r~q )) # (!\myprocessor|my_regfile|valB[18]~63_combout  & 
// ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:14:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~66_combout  & (((\myprocessor|my_regfile|valB[18]~63_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~66_combout ),
	.datab(\myprocessor|my_regfile|regs:4:reg_array|r|bits:14:r~q ),
	.datac(\myprocessor|my_regfile|regs:5:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~63_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[14]~413_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[14]~413 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valB[14]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[14]~414 (
// Equation(s):
// \myprocessor|my_regfile|valB[14]~414_combout  = (\myprocessor|my_regfile|valB[18]~67_combout  & ((\myprocessor|my_regfile|valB[14]~413_combout  & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:14:r~q ))) # (!\myprocessor|my_regfile|valB[14]~413_combout 
//  & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:14:r~q )))) # (!\myprocessor|my_regfile|valB[18]~67_combout  & (((\myprocessor|my_regfile|valB[14]~413_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~67_combout ),
	.datab(\myprocessor|my_regfile|regs:7:reg_array|r|bits:14:r~q ),
	.datac(\myprocessor|my_regfile|regs:6:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|my_regfile|valB[14]~413_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[14]~414_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[14]~414 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[14]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valB[14]~415 (
// Equation(s):
// \myprocessor|my_regfile|valB[14]~415_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & (\myprocessor|my_regfile|valB[18]~52_combout )) # (!\myprocessor|my_regfile|valB[18]~50_combout  & ((\myprocessor|my_regfile|valB[18]~52_combout  & 
// (\myprocessor|my_regfile|regs:3:reg_array|r|bits:14:r~q )) # (!\myprocessor|my_regfile|valB[18]~52_combout  & ((\myprocessor|my_regfile|valB[14]~414_combout )))))

	.dataa(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datac(\myprocessor|my_regfile|regs:3:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|my_regfile|valB[14]~414_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[14]~415_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[14]~415 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valB[14]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[14]~416 (
// Equation(s):
// \myprocessor|my_regfile|valB[14]~416_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & ((\myprocessor|my_regfile|valB[14]~415_combout  & ((\myprocessor|my_regfile|regs:1:reg_array|r|bits:14:r~q ))) # (!\myprocessor|my_regfile|valB[14]~415_combout 
//  & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:14:r~q )))) # (!\myprocessor|my_regfile|valB[18]~50_combout  & (((\myprocessor|my_regfile|valB[14]~415_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datab(\myprocessor|my_regfile|regs:2:reg_array|r|bits:14:r~q ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|my_regfile|valB[14]~415_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[14]~416_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[14]~416 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[14]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N3
dffeas \myprocessor|my_regfile|regs:11:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~50_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:11:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N15
dffeas \myprocessor|my_regfile|regs:9:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~50_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:9:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N25
dffeas \myprocessor|my_regfile|regs:10:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~50_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:10:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N23
dffeas \myprocessor|my_regfile|regs:15:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~50_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:15:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N3
dffeas \myprocessor|my_regfile|regs:13:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~50_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:13:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N1
dffeas \myprocessor|my_regfile|regs:12:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~50_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:12:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[14]~409 (
// Equation(s):
// \myprocessor|my_regfile|valB[14]~409_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[18]~21_combout ) # ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:14:r~q )))) # 
// (!\myprocessor|my_regfile|valB[18]~19_combout  & (!\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:14:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|my_regfile|regs:12:reg_array|r|bits:14:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[14]~409_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[14]~409 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[14]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[14]~410 (
// Equation(s):
// \myprocessor|my_regfile|valB[14]~410_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[14]~409_combout  & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:14:r~q ))) # 
// (!\myprocessor|my_regfile|valB[14]~409_combout  & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:14:r~q )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[14]~409_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|regs:15:reg_array|r|bits:14:r~q ),
	.datac(\myprocessor|my_regfile|regs:14:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|my_regfile|valB[14]~409_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[14]~410_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[14]~410 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[14]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[14]~411 (
// Equation(s):
// \myprocessor|my_regfile|valB[14]~411_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[18]~31_combout ) # (\myprocessor|my_regfile|valB[14]~410_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & 
// (\myprocessor|my_regfile|regs:10:reg_array|r|bits:14:r~q  & (!\myprocessor|my_regfile|valB[18]~31_combout )))

	.dataa(\myprocessor|my_regfile|regs:10:reg_array|r|bits:14:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datad(\myprocessor|my_regfile|valB[14]~410_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[14]~411_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[14]~411 .lut_mask = 16'hCEC2;
defparam \myprocessor|my_regfile|valB[14]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[14]~412 (
// Equation(s):
// \myprocessor|my_regfile|valB[14]~412_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[14]~411_combout  & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:14:r~q )) # (!\myprocessor|my_regfile|valB[14]~411_combout  
// & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:14:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[14]~411_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|regs:11:reg_array|r|bits:14:r~q ),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|my_regfile|valB[14]~411_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[14]~412_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[14]~412 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valB[14]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[14]~417 (
// Equation(s):
// \myprocessor|my_regfile|valB[14]~417_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & (((\myprocessor|my_regfile|valB[18]~42_combout ) # (\myprocessor|my_regfile|valB[14]~412_combout )))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & 
// (\myprocessor|my_regfile|valB[14]~416_combout  & (!\myprocessor|my_regfile|valB[18]~42_combout )))

	.dataa(\myprocessor|my_regfile|valB[14]~416_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datad(\myprocessor|my_regfile|valB[14]~412_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[14]~417_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[14]~417 .lut_mask = 16'hCEC2;
defparam \myprocessor|my_regfile|valB[14]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N26
cycloneive_lcell_comb \myprocessor|my_regfile|regs:8:reg_array|r|bits:14:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:8:reg_array|r|bits:14:r~feeder_combout  = \myprocessor|keyIn_mux|F~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|keyIn_mux|F~50_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:8:reg_array|r|bits:14:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:14:r~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:14:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N27
dffeas \myprocessor|my_regfile|regs:8:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:8:reg_array|r|bits:14:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:8:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y39_N29
dffeas \myprocessor|my_regfile|regs:16:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~50_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:16:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N11
dffeas \myprocessor|my_regfile|regs:19:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~50_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:19:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N25
dffeas \myprocessor|my_regfile|regs:17:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~50_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:17:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y37_N5
dffeas \myprocessor|my_regfile|regs:21:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~50_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:21:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N26
cycloneive_lcell_comb \myprocessor|my_regfile|regs:20:reg_array|r|bits:14:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:20:reg_array|r|bits:14:r~feeder_combout  = \myprocessor|keyIn_mux|F~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:20:reg_array|r|bits:14:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:14:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:14:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N27
dffeas \myprocessor|my_regfile|regs:20:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:20:reg_array|r|bits:14:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:20:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[14]~403 (
// Equation(s):
// \myprocessor|my_regfile|valB[14]~403_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|valB[18]~19_combout )) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout  & 
// ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:14:r~q ))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:14:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|my_regfile|regs:20:reg_array|r|bits:14:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[14]~403_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[14]~403 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[14]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N7
dffeas \myprocessor|my_regfile|regs:22:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~50_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:22:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N12
cycloneive_lcell_comb \myprocessor|my_regfile|regs:23:reg_array|r|bits:14:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:23:reg_array|r|bits:14:r~feeder_combout  = \myprocessor|keyIn_mux|F~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:23:reg_array|r|bits:14:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:14:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:14:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N13
dffeas \myprocessor|my_regfile|regs:23:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:23:reg_array|r|bits:14:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:23:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valB[14]~404 (
// Equation(s):
// \myprocessor|my_regfile|valB[14]~404_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[14]~403_combout  & (\myprocessor|my_regfile|regs:22:reg_array|r|bits:14:r~q )) # (!\myprocessor|my_regfile|valB[14]~403_combout  
// & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:14:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|valB[14]~403_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|valB[14]~403_combout ),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|my_regfile|regs:23:reg_array|r|bits:14:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[14]~404_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[14]~404 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valB[14]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N5
dffeas \myprocessor|my_regfile|regs:18:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~50_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:18:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[14]~405 (
// Equation(s):
// \myprocessor|my_regfile|valB[14]~405_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|valB[18]~27_combout )) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout  & 
// (\myprocessor|my_regfile|valB[14]~404_combout )) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|regs:18:reg_array|r|bits:14:r~q )))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|valB[14]~404_combout ),
	.datad(\myprocessor|my_regfile|regs:18:reg_array|r|bits:14:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[14]~405_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[14]~405 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valB[14]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[14]~406 (
// Equation(s):
// \myprocessor|my_regfile|valB[14]~406_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[14]~405_combout  & (\myprocessor|my_regfile|regs:19:reg_array|r|bits:14:r~q )) # (!\myprocessor|my_regfile|valB[14]~405_combout  
// & ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:14:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[14]~405_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|regs:19:reg_array|r|bits:14:r~q ),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|my_regfile|valB[14]~405_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[14]~406_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[14]~406 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valB[14]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[14]~407 (
// Equation(s):
// \myprocessor|my_regfile|valB[14]~407_combout  = (\myprocessor|my_regfile|valB[18]~35_combout  & ((\myprocessor|RegTar_mux|F[3]~0_combout ) # ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:14:r~q )))) # (!\myprocessor|my_regfile|valB[18]~35_combout  & 
// (!\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[14]~406_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datab(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|my_regfile|valB[14]~406_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[14]~407_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[14]~407 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_regfile|valB[14]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N31
dffeas \myprocessor|my_regfile|regs:24:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~50_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:24:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N29
dffeas \myprocessor|my_regfile|regs:26:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~50_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:26:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y37_N7
dffeas \myprocessor|my_regfile|regs:25:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~50_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:25:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valB[14]~401 (
// Equation(s):
// \myprocessor|my_regfile|valB[14]~401_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|regs:25:reg_array|r|bits:14:r~q ) # (\myprocessor|my_regfile|valB[18]~27_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:14:r~q  & ((!\myprocessor|my_regfile|valB[18]~27_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|regs:26:reg_array|r|bits:14:r~q ),
	.datac(\myprocessor|my_regfile|regs:25:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[14]~401_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[14]~401 .lut_mask = 16'hAAE4;
defparam \myprocessor|my_regfile|valB[14]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N17
dffeas \myprocessor|my_regfile|regs:27:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~50_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:27:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N1
dffeas \myprocessor|my_regfile|regs:28:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~50_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:28:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N3
dffeas \myprocessor|my_regfile|regs:30:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~50_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:30:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N17
dffeas \myprocessor|my_regfile|regs:31:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~50_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:31:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y41_N23
dffeas \myprocessor|my_regfile|regs:29:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~50_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:29:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[14]~399 (
// Equation(s):
// \myprocessor|my_regfile|valB[14]~399_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|valB[18]~21_combout )) # (!\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[18]~21_combout  & 
// (\myprocessor|my_regfile|regs:31:reg_array|r|bits:14:r~q )) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:14:r~q )))))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|my_regfile|regs:29:reg_array|r|bits:14:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[14]~399_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[14]~399 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valB[14]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[14]~400 (
// Equation(s):
// \myprocessor|my_regfile|valB[14]~400_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[14]~399_combout  & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:14:r~q ))) # 
// (!\myprocessor|my_regfile|valB[14]~399_combout  & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:14:r~q )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[14]~399_combout ))))

	.dataa(\myprocessor|my_regfile|regs:28:reg_array|r|bits:14:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|my_regfile|valB[14]~399_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[14]~400_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[14]~400 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[14]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[14]~402 (
// Equation(s):
// \myprocessor|my_regfile|valB[14]~402_combout  = (\myprocessor|my_regfile|valB[14]~401_combout  & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:14:r~q ) # ((!\myprocessor|my_regfile|valB[18]~27_combout )))) # 
// (!\myprocessor|my_regfile|valB[14]~401_combout  & (((\myprocessor|my_regfile|valB[14]~400_combout  & \myprocessor|my_regfile|valB[18]~27_combout ))))

	.dataa(\myprocessor|my_regfile|valB[14]~401_combout ),
	.datab(\myprocessor|my_regfile|regs:27:reg_array|r|bits:14:r~q ),
	.datac(\myprocessor|my_regfile|valB[14]~400_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[14]~402_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[14]~402 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valB[14]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[14]~408 (
// Equation(s):
// \myprocessor|my_regfile|valB[14]~408_combout  = (\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[14]~407_combout  & (\myprocessor|my_regfile|regs:24:reg_array|r|bits:14:r~q )) # (!\myprocessor|my_regfile|valB[14]~407_combout  & 
// ((\myprocessor|my_regfile|valB[14]~402_combout ))))) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & (\myprocessor|my_regfile|valB[14]~407_combout ))

	.dataa(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datab(\myprocessor|my_regfile|valB[14]~407_combout ),
	.datac(\myprocessor|my_regfile|regs:24:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|my_regfile|valB[14]~402_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[14]~408_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[14]~408 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valB[14]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[14]~418 (
// Equation(s):
// \myprocessor|my_regfile|valB[14]~418_combout  = (\myprocessor|my_regfile|valB[14]~417_combout  & (((\myprocessor|my_regfile|regs:8:reg_array|r|bits:14:r~q )) # (!\myprocessor|my_regfile|valB[18]~42_combout ))) # 
// (!\myprocessor|my_regfile|valB[14]~417_combout  & (\myprocessor|my_regfile|valB[18]~42_combout  & ((\myprocessor|my_regfile|valB[14]~408_combout ))))

	.dataa(\myprocessor|my_regfile|valB[14]~417_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datac(\myprocessor|my_regfile|regs:8:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|my_regfile|valB[14]~408_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[14]~418_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[14]~418 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[14]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N26
cycloneive_lcell_comb \myprocessor|ALUSrc_mux|F[10]~12 (
// Equation(s):
// \myprocessor|ALUSrc_mux|F[10]~12_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [10]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_regfile|valB[10]~73_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_control|ALUSrc~0_combout ),
	.datac(\myprocessor|my_regfile|valB[10]~73_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\myprocessor|ALUSrc_mux|F[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|ALUSrc_mux|F[10]~12 .lut_mask = 16'hFC30;
defparam \myprocessor|ALUSrc_mux|F[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N6
cycloneive_lcell_comb \myprocessor|ALUSrc_mux|F[9]~9 (
// Equation(s):
// \myprocessor|ALUSrc_mux|F[9]~9_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [9])) # (!\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_regfile|valB[9]~298_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\myprocessor|my_control|ALUSrc~0_combout ),
	.datad(\myprocessor|my_regfile|valB[9]~298_combout ),
	.cin(gnd),
	.combout(\myprocessor|ALUSrc_mux|F[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|ALUSrc_mux|F[9]~9 .lut_mask = 16'hCFC0;
defparam \myprocessor|ALUSrc_mux|F[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|lower|carry[10]~11 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|lower|carry[10]~11_combout  = (\myprocessor|my_regfile|valA[9]~244_combout  & ((\myprocessor|my_alu|adder_inst|lower|carry[9]~10_combout ) # (\myprocessor|ALUSrc_mux|F[9]~9_combout  $ 
// (\myprocessor|my_control|func[0]~0_combout )))) # (!\myprocessor|my_regfile|valA[9]~244_combout  & (\myprocessor|my_alu|adder_inst|lower|carry[9]~10_combout  & (\myprocessor|ALUSrc_mux|F[9]~9_combout  $ (\myprocessor|my_control|func[0]~0_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[9]~9_combout ),
	.datab(\myprocessor|my_regfile|valA[9]~244_combout ),
	.datac(\myprocessor|my_control|func[0]~0_combout ),
	.datad(\myprocessor|my_alu|adder_inst|lower|carry[9]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|lower|carry[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|lower|carry[10]~11 .lut_mask = 16'hDE48;
defparam \myprocessor|my_alu|adder_inst|lower|carry[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N4
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|lower|carry[11]~12 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|lower|carry[11]~12_combout  = (\myprocessor|my_regfile|valA[10]~264_combout  & ((\myprocessor|my_alu|adder_inst|lower|carry[10]~11_combout ) # (\myprocessor|my_control|func[0]~0_combout  $ 
// (\myprocessor|ALUSrc_mux|F[10]~12_combout )))) # (!\myprocessor|my_regfile|valA[10]~264_combout  & (\myprocessor|my_alu|adder_inst|lower|carry[10]~11_combout  & (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|ALUSrc_mux|F[10]~12_combout ))))

	.dataa(\myprocessor|my_control|func[0]~0_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[10]~12_combout ),
	.datac(\myprocessor|my_regfile|valA[10]~264_combout ),
	.datad(\myprocessor|my_alu|adder_inst|lower|carry[10]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|lower|carry[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|lower|carry[11]~12 .lut_mask = 16'hF660;
defparam \myprocessor|my_alu|adder_inst|lower|carry[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N0
cycloneive_lcell_comb \myprocessor|ALUSrc_mux|F[11]~11 (
// Equation(s):
// \myprocessor|ALUSrc_mux|F[11]~11_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [11]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_regfile|valB[11]~338_combout 
// ))

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valB[11]~338_combout ),
	.datac(\myprocessor|my_control|ALUSrc~0_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\myprocessor|ALUSrc_mux|F[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|ALUSrc_mux|F[11]~11 .lut_mask = 16'hFC0C;
defparam \myprocessor|ALUSrc_mux|F[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N2
cycloneive_lcell_comb \myprocessor|my_alu|R[11]~97 (
// Equation(s):
// \myprocessor|my_alu|R[11]~97_combout  = \myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|my_alu|adder_inst|lower|carry[11]~12_combout  $ (\myprocessor|ALUSrc_mux|F[11]~11_combout ))

	.dataa(\myprocessor|my_control|func[0]~0_combout ),
	.datab(\myprocessor|my_alu|adder_inst|lower|carry[11]~12_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[11]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[11]~97_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[11]~97 .lut_mask = 16'h9696;
defparam \myprocessor|my_alu|R[11]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N20
cycloneive_lcell_comb \myprocessor|my_alu|R[11]~98 (
// Equation(s):
// \myprocessor|my_alu|R[11]~98_combout  = \myprocessor|my_regfile|valA[11]~284_combout  $ (((!\myprocessor|my_control|func[1]~1_combout  & \myprocessor|my_alu|R[11]~97_combout )))

	.dataa(\myprocessor|my_regfile|valA[11]~284_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_control|func[1]~1_combout ),
	.datad(\myprocessor|my_alu|R[11]~97_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[11]~98_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[11]~98 .lut_mask = 16'hA5AA;
defparam \myprocessor|my_alu|R[11]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N28
cycloneive_lcell_comb \myprocessor|my_alu|R[11]~95 (
// Equation(s):
// \myprocessor|my_alu|R[11]~95_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [11]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_regfile|valB[11]~338_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valB[11]~338_combout ),
	.datac(\myprocessor|my_control|ALUSrc~0_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[11]~95_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[11]~95 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_alu|R[11]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N15
dffeas \myprocessor|my_regfile|regs:22:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~48_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:22:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N27
dffeas \myprocessor|my_regfile|regs:18:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~48_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:18:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[12]~285 (
// Equation(s):
// \myprocessor|my_regfile|valA[12]~285_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [20] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:22:reg_array|r|bits:12:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|my_regfile|regs:18:reg_array|r|bits:12:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:22:reg_array|r|bits:12:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[12]~285_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[12]~285 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valA[12]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N29
dffeas \myprocessor|my_regfile|regs:30:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~48_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:30:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N31
dffeas \myprocessor|my_regfile|regs:26:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~48_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:26:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[12]~286 (
// Equation(s):
// \myprocessor|my_regfile|valA[12]~286_combout  = (\myprocessor|my_regfile|valA[12]~285_combout  & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:12:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))) # 
// (!\myprocessor|my_regfile|valA[12]~285_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:12:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[12]~285_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|my_regfile|regs:26:reg_array|r|bits:12:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[12]~286_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[12]~286 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[12]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N15
dffeas \myprocessor|my_regfile|regs:27:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~48_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:27:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y40_N3
dffeas \myprocessor|my_regfile|regs:31:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~48_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:31:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N22
cycloneive_lcell_comb \myprocessor|my_regfile|regs:23:reg_array|r|bits:12:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:23:reg_array|r|bits:12:r~feeder_combout  = \myprocessor|keyIn_mux|F~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:23:reg_array|r|bits:12:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:12:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:12:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y40_N23
dffeas \myprocessor|my_regfile|regs:23:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:23:reg_array|r|bits:12:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:23:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y40_N29
dffeas \myprocessor|my_regfile|regs:19:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~48_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:19:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[12]~292 (
// Equation(s):
// \myprocessor|my_regfile|valA[12]~292_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:12:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:12:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|my_regfile|regs:23:reg_array|r|bits:12:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[12]~292_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[12]~292 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valA[12]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[12]~293 (
// Equation(s):
// \myprocessor|my_regfile|valA[12]~293_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[12]~292_combout  & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:12:r~q ))) # 
// (!\myprocessor|my_regfile|valA[12]~292_combout  & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:12:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|valA[12]~292_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|regs:27:reg_array|r|bits:12:r~q ),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|my_regfile|valA[12]~292_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[12]~293_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[12]~293 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[12]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N13
dffeas \myprocessor|my_regfile|regs:21:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~48_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:21:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y41_N29
dffeas \myprocessor|my_regfile|regs:29:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~48_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:29:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N4
cycloneive_lcell_comb \myprocessor|my_regfile|regs:25:reg_array|r|bits:12:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:25:reg_array|r|bits:12:r~feeder_combout  = \myprocessor|keyIn_mux|F~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:25:reg_array|r|bits:12:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:12:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:12:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N5
dffeas \myprocessor|my_regfile|regs:25:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:25:reg_array|r|bits:12:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:25:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N1
dffeas \myprocessor|my_regfile|regs:17:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~48_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:17:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[12]~287 (
// Equation(s):
// \myprocessor|my_regfile|valA[12]~287_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:12:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|regs:17:reg_array|r|bits:12:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|my_regfile|regs:25:reg_array|r|bits:12:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[12]~287_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[12]~287 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valA[12]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[12]~288 (
// Equation(s):
// \myprocessor|my_regfile|valA[12]~288_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[12]~287_combout  & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:12:r~q ))) # 
// (!\myprocessor|my_regfile|valA[12]~287_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:12:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|valA[12]~287_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:21:reg_array|r|bits:12:r~q ),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|my_regfile|valA[12]~287_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[12]~288_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[12]~288 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[12]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N6
cycloneive_lcell_comb \myprocessor|my_regfile|regs:20:reg_array|r|bits:12:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:20:reg_array|r|bits:12:r~feeder_combout  = \myprocessor|keyIn_mux|F~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:20:reg_array|r|bits:12:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:12:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:12:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N7
dffeas \myprocessor|my_regfile|regs:20:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:20:reg_array|r|bits:12:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:20:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N29
dffeas \myprocessor|my_regfile|regs:28:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~48_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:28:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N27
dffeas \myprocessor|my_regfile|regs:16:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~48_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:16:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y38_N9
dffeas \myprocessor|my_regfile|regs:24:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~48_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:24:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[12]~289 (
// Equation(s):
// \myprocessor|my_regfile|valA[12]~289_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:12:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:12:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|my_regfile|regs:24:reg_array|r|bits:12:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[12]~289_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[12]~289 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[12]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[12]~290 (
// Equation(s):
// \myprocessor|my_regfile|valA[12]~290_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[12]~289_combout  & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:12:r~q ))) # 
// (!\myprocessor|my_regfile|valA[12]~289_combout  & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:12:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|valA[12]~289_combout ))))

	.dataa(\myprocessor|my_regfile|regs:20:reg_array|r|bits:12:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|my_regfile|valA[12]~289_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[12]~290_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[12]~290 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[12]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[12]~291 (
// Equation(s):
// \myprocessor|my_regfile|valA[12]~291_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|my_regfile|valA[12]~288_combout )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[12]~290_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|valA[12]~288_combout ),
	.datad(\myprocessor|my_regfile|valA[12]~290_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[12]~291_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[12]~291 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_regfile|valA[12]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[12]~294 (
// Equation(s):
// \myprocessor|my_regfile|valA[12]~294_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[12]~291_combout  & ((\myprocessor|my_regfile|valA[12]~293_combout ))) # 
// (!\myprocessor|my_regfile|valA[12]~291_combout  & (\myprocessor|my_regfile|valA[12]~286_combout )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[12]~291_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|valA[12]~286_combout ),
	.datac(\myprocessor|my_regfile|valA[12]~293_combout ),
	.datad(\myprocessor|my_regfile|valA[12]~291_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[12]~294_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[12]~294 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[12]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N25
dffeas \myprocessor|my_regfile|regs:13:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~48_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:13:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y43_N9
dffeas \myprocessor|my_regfile|regs:12:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~48_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:12:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[12]~302 (
// Equation(s):
// \myprocessor|my_regfile|valA[12]~302_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:12:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_regfile|regs:12:reg_array|r|bits:12:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|my_regfile|regs:13:reg_array|r|bits:12:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:12:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[12]~302_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[12]~302 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valA[12]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N17
dffeas \myprocessor|my_regfile|regs:15:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~48_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:15:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y43_N11
dffeas \myprocessor|my_regfile|regs:14:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~48_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:14:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[12]~303 (
// Equation(s):
// \myprocessor|my_regfile|valA[12]~303_combout  = (\myprocessor|my_regfile|valA[12]~302_combout  & (((\myprocessor|my_regfile|regs:15:reg_array|r|bits:12:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]))) # 
// (!\myprocessor|my_regfile|valA[12]~302_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:12:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[12]~302_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:15:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|my_regfile|regs:14:reg_array|r|bits:12:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[12]~303_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[12]~303 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[12]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N21
dffeas \myprocessor|my_regfile|regs:4:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~48_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:4:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N19
dffeas \myprocessor|my_regfile|regs:5:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~48_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:5:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[12]~297 (
// Equation(s):
// \myprocessor|my_regfile|valA[12]~297_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:12:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:12:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:4:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|my_regfile|regs:5:reg_array|r|bits:12:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[12]~297_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[12]~297 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[12]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N15
dffeas \myprocessor|my_regfile|regs:7:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~48_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:7:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N11
dffeas \myprocessor|my_regfile|regs:6:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~48_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:6:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[12]~298 (
// Equation(s):
// \myprocessor|my_regfile|valA[12]~298_combout  = (\myprocessor|my_regfile|valA[12]~297_combout  & (((\myprocessor|my_regfile|regs:7:reg_array|r|bits:12:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]))) # 
// (!\myprocessor|my_regfile|valA[12]~297_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:12:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[12]~297_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:7:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|my_regfile|regs:6:reg_array|r|bits:12:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[12]~298_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[12]~298 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[12]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N5
dffeas \myprocessor|my_regfile|regs:1:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~48_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:1:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valA[12]~299 (
// Equation(s):
// \myprocessor|my_regfile|valA[12]~299_combout  = (\myprocessor|my_regfile|valA[8]~17_combout  & ((\myprocessor|my_regfile|valA[8]~18_combout  & (\myprocessor|my_regfile|valA[12]~298_combout )) # (!\myprocessor|my_regfile|valA[8]~18_combout  & 
// ((\myprocessor|my_regfile|regs:1:reg_array|r|bits:12:r~q ))))) # (!\myprocessor|my_regfile|valA[8]~17_combout  & (((\myprocessor|my_regfile|valA[8]~18_combout ))))

	.dataa(\myprocessor|my_regfile|valA[12]~298_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~17_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|my_regfile|valA[8]~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[12]~299_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[12]~299 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valA[12]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N19
dffeas \myprocessor|my_regfile|regs:2:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~48_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:2:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[12]~300 (
// Equation(s):
// \myprocessor|my_regfile|valA[12]~300_combout  = (\myprocessor|my_regfile|valA[12]~299_combout  & (((\myprocessor|my_regfile|regs:3:reg_array|r|bits:12:r~q )) # (!\myprocessor|my_regfile|valA[8]~14_combout ))) # 
// (!\myprocessor|my_regfile|valA[12]~299_combout  & (\myprocessor|my_regfile|valA[8]~14_combout  & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:12:r~q )))

	.dataa(\myprocessor|my_regfile|valA[12]~299_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~14_combout ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|my_regfile|regs:3:reg_array|r|bits:12:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[12]~300_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[12]~300 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valA[12]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N29
dffeas \myprocessor|my_regfile|regs:9:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~48_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:9:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N19
dffeas \myprocessor|my_regfile|regs:11:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~48_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:11:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N7
dffeas \myprocessor|my_regfile|regs:10:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~48_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:10:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N21
dffeas \myprocessor|my_regfile|regs:8:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~48_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:8:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[12]~295 (
// Equation(s):
// \myprocessor|my_regfile|valA[12]~295_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:12:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:12:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|my_regfile|regs:8:reg_array|r|bits:12:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[12]~295_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[12]~295 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valA[12]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[12]~296 (
// Equation(s):
// \myprocessor|my_regfile|valA[12]~296_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[12]~295_combout  & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:12:r~q ))) # 
// (!\myprocessor|my_regfile|valA[12]~295_combout  & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:12:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_regfile|valA[12]~295_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|regs:9:reg_array|r|bits:12:r~q ),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|my_regfile|valA[12]~295_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[12]~296_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[12]~296 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[12]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[12]~301 (
// Equation(s):
// \myprocessor|my_regfile|valA[12]~301_combout  = (\myprocessor|my_regfile|valA[8]~13_combout  & (((\myprocessor|my_regfile|valA[8]~10_combout ) # (\myprocessor|my_regfile|valA[12]~296_combout )))) # (!\myprocessor|my_regfile|valA[8]~13_combout  & 
// (\myprocessor|my_regfile|valA[12]~300_combout  & (!\myprocessor|my_regfile|valA[8]~10_combout )))

	.dataa(\myprocessor|my_regfile|valA[12]~300_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datad(\myprocessor|my_regfile|valA[12]~296_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[12]~301_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[12]~301 .lut_mask = 16'hCEC2;
defparam \myprocessor|my_regfile|valA[12]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[12]~304 (
// Equation(s):
// \myprocessor|my_regfile|valA[12]~304_combout  = (\myprocessor|my_regfile|valA[8]~10_combout  & ((\myprocessor|my_regfile|valA[12]~301_combout  & ((\myprocessor|my_regfile|valA[12]~303_combout ))) # (!\myprocessor|my_regfile|valA[12]~301_combout  & 
// (\myprocessor|my_regfile|valA[12]~294_combout )))) # (!\myprocessor|my_regfile|valA[8]~10_combout  & (((\myprocessor|my_regfile|valA[12]~301_combout ))))

	.dataa(\myprocessor|my_regfile|valA[12]~294_combout ),
	.datab(\myprocessor|my_regfile|valA[12]~303_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datad(\myprocessor|my_regfile|valA[12]~301_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[12]~304_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[12]~304 .lut_mask = 16'hCFA0;
defparam \myprocessor|my_regfile|valA[12]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N12
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~29 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~29_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[12]~304_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[11]~284_combout )))

	.dataa(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_regfile|valA[12]~304_combout ),
	.datad(\myprocessor|my_regfile|valA[11]~284_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~29 .lut_mask = 16'hF5A0;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~47 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~47_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~27_combout )) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~29_combout )))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~27_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~29_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~47_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~47 .lut_mask = 16'hAFA0;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N2
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxNxx|F[11]~6 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxNxx|F[11]~6_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~46_combout )) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~47_combout )))

	.dataa(gnd),
	.datab(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~46_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~47_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxNxx|F[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxNxx|F[11]~6 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_alu|shifter_inst|RxxNxx|F[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N6
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~46 (
// Equation(s):
// \myprocessor|keyIn_mux|F~46_combout  = ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27] & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28])) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29])

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~46_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~46 .lut_mask = 16'h377F;
defparam \myprocessor|keyIn_mux|F~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N26
cycloneive_lcell_comb \myprocessor|ALUSrc_mux|F[14]~16 (
// Equation(s):
// \myprocessor|ALUSrc_mux|F[14]~16_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_regfile|valB[14]~418_combout 
// ))

	.dataa(\myprocessor|my_regfile|valB[14]~418_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datac(\myprocessor|my_control|ALUSrc~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|ALUSrc_mux|F[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|ALUSrc_mux|F[14]~16 .lut_mask = 16'hCACA;
defparam \myprocessor|ALUSrc_mux|F[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N22
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|lower|carry[12]~13 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|lower|carry[12]~13_combout  = (\myprocessor|my_regfile|valA[11]~284_combout  & ((\myprocessor|my_alu|adder_inst|lower|carry[11]~12_combout ) # (\myprocessor|my_control|func[0]~0_combout  $ 
// (\myprocessor|ALUSrc_mux|F[11]~11_combout )))) # (!\myprocessor|my_regfile|valA[11]~284_combout  & (\myprocessor|my_alu|adder_inst|lower|carry[11]~12_combout  & (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|ALUSrc_mux|F[11]~11_combout ))))

	.dataa(\myprocessor|my_regfile|valA[11]~284_combout ),
	.datab(\myprocessor|my_control|func[0]~0_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[11]~11_combout ),
	.datad(\myprocessor|my_alu|adder_inst|lower|carry[11]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|lower|carry[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|lower|carry[12]~13 .lut_mask = 16'hBE28;
defparam \myprocessor|my_alu|adder_inst|lower|carry[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N6
cycloneive_lcell_comb \myprocessor|ALUSrc_mux|F[12]~14 (
// Equation(s):
// \myprocessor|ALUSrc_mux|F[12]~14_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [12]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_regfile|valB[12]~378_combout 
// ))

	.dataa(\myprocessor|my_regfile|valB[12]~378_combout ),
	.datab(\myprocessor|my_control|ALUSrc~0_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\myprocessor|ALUSrc_mux|F[12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|ALUSrc_mux|F[12]~14 .lut_mask = 16'hEE22;
defparam \myprocessor|ALUSrc_mux|F[12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N8
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|lower|carry[13]~14 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|lower|carry[13]~14_combout  = (\myprocessor|my_regfile|valA[12]~304_combout  & ((\myprocessor|my_alu|adder_inst|lower|carry[12]~13_combout ) # (\myprocessor|my_control|func[0]~0_combout  $ 
// (\myprocessor|ALUSrc_mux|F[12]~14_combout )))) # (!\myprocessor|my_regfile|valA[12]~304_combout  & (\myprocessor|my_alu|adder_inst|lower|carry[12]~13_combout  & (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|ALUSrc_mux|F[12]~14_combout ))))

	.dataa(\myprocessor|my_regfile|valA[12]~304_combout ),
	.datab(\myprocessor|my_control|func[0]~0_combout ),
	.datac(\myprocessor|my_alu|adder_inst|lower|carry[12]~13_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[12]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|lower|carry[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|lower|carry[13]~14 .lut_mask = 16'hB2E8;
defparam \myprocessor|my_alu|adder_inst|lower|carry[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N19
dffeas \myprocessor|my_regfile|regs:9:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~47_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:9:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N5
dffeas \myprocessor|my_regfile|regs:10:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~47_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:10:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[13]~341 (
// Equation(s):
// \myprocessor|my_regfile|valB[13]~341_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:13:r~q ) # ((\myprocessor|my_regfile|valB[18]~27_combout )))) # (!\myprocessor|my_regfile|valB[18]~31_combout 
//  & (((\myprocessor|my_regfile|regs:10:reg_array|r|bits:13:r~q  & !\myprocessor|my_regfile|valB[18]~27_combout ))))

	.dataa(\myprocessor|my_regfile|regs:9:reg_array|r|bits:13:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[13]~341_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[13]~341 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valB[13]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N25
dffeas \myprocessor|my_regfile|regs:15:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~47_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:15:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[13]~339 (
// Equation(s):
// \myprocessor|my_regfile|valB[13]~339_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout ) # ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:13:r~q )))) # 
// (!\myprocessor|my_regfile|valB[18]~21_combout  & (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:13:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|my_regfile|regs:15:reg_array|r|bits:13:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[13]~339_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[13]~339 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[13]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N13
dffeas \myprocessor|my_regfile|regs:14:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~47_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:14:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N17
dffeas \myprocessor|my_regfile|regs:12:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~47_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:12:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[13]~340 (
// Equation(s):
// \myprocessor|my_regfile|valB[13]~340_combout  = (\myprocessor|my_regfile|valB[13]~339_combout  & (((\myprocessor|my_regfile|regs:14:reg_array|r|bits:13:r~q )) # (!\myprocessor|my_regfile|valB[18]~19_combout ))) # 
// (!\myprocessor|my_regfile|valB[13]~339_combout  & (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:13:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[13]~339_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:14:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|my_regfile|regs:12:reg_array|r|bits:13:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[13]~340_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[13]~340 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[13]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N3
dffeas \myprocessor|my_regfile|regs:11:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~47_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:11:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[13]~342 (
// Equation(s):
// \myprocessor|my_regfile|valB[13]~342_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[13]~341_combout  & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:13:r~q ))) # 
// (!\myprocessor|my_regfile|valB[13]~341_combout  & (\myprocessor|my_regfile|valB[13]~340_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (\myprocessor|my_regfile|valB[13]~341_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[13]~341_combout ),
	.datac(\myprocessor|my_regfile|valB[13]~340_combout ),
	.datad(\myprocessor|my_regfile|regs:11:reg_array|r|bits:13:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[13]~342_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[13]~342 .lut_mask = 16'hEC64;
defparam \myprocessor|my_regfile|valB[13]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N1
dffeas \myprocessor|my_regfile|regs:16:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~47_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:16:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y38_N11
dffeas \myprocessor|my_regfile|regs:24:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~47_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:24:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y40_N9
dffeas \myprocessor|my_regfile|regs:19:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~47_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:19:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N23
dffeas \myprocessor|my_regfile|regs:18:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~47_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:18:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N5
dffeas \myprocessor|my_regfile|regs:17:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~47_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:17:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[13]~349 (
// Equation(s):
// \myprocessor|my_regfile|valB[13]~349_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|regs:17:reg_array|r|bits:13:r~q ) # (\myprocessor|my_regfile|valB[18]~27_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:13:r~q  & ((!\myprocessor|my_regfile|valB[18]~27_combout ))))

	.dataa(\myprocessor|my_regfile|regs:18:reg_array|r|bits:13:r~q ),
	.datab(\myprocessor|my_regfile|regs:17:reg_array|r|bits:13:r~q ),
	.datac(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[13]~349_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[13]~349 .lut_mask = 16'hF0CA;
defparam \myprocessor|my_regfile|valB[13]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N8
cycloneive_lcell_comb \myprocessor|my_regfile|regs:23:reg_array|r|bits:13:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:23:reg_array|r|bits:13:r~feeder_combout  = \myprocessor|keyIn_mux|F~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:23:reg_array|r|bits:13:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:13:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:13:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N9
dffeas \myprocessor|my_regfile|regs:23:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:23:reg_array|r|bits:13:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:23:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y37_N9
dffeas \myprocessor|my_regfile|regs:21:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~47_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:21:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[13]~347 (
// Equation(s):
// \myprocessor|my_regfile|valB[13]~347_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:13:r~q ) # ((\myprocessor|my_regfile|valB[18]~19_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|regs:21:reg_array|r|bits:13:r~q  & !\myprocessor|my_regfile|valB[18]~19_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|regs:23:reg_array|r|bits:13:r~q ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[13]~347_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[13]~347 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valB[13]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N11
dffeas \myprocessor|my_regfile|regs:22:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~47_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:22:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N2
cycloneive_lcell_comb \myprocessor|my_regfile|regs:20:reg_array|r|bits:13:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:20:reg_array|r|bits:13:r~feeder_combout  = \myprocessor|keyIn_mux|F~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:20:reg_array|r|bits:13:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:13:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:13:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N3
dffeas \myprocessor|my_regfile|regs:20:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:20:reg_array|r|bits:13:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:20:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[13]~348 (
// Equation(s):
// \myprocessor|my_regfile|valB[13]~348_combout  = (\myprocessor|my_regfile|valB[13]~347_combout  & (((\myprocessor|my_regfile|regs:22:reg_array|r|bits:13:r~q )) # (!\myprocessor|my_regfile|valB[18]~19_combout ))) # 
// (!\myprocessor|my_regfile|valB[13]~347_combout  & (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:13:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[13]~347_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|my_regfile|regs:20:reg_array|r|bits:13:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[13]~348_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[13]~348 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[13]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[13]~350 (
// Equation(s):
// \myprocessor|my_regfile|valB[13]~350_combout  = (\myprocessor|my_regfile|valB[13]~349_combout  & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:13:r~q ) # ((!\myprocessor|my_regfile|valB[18]~27_combout )))) # 
// (!\myprocessor|my_regfile|valB[13]~349_combout  & (((\myprocessor|my_regfile|valB[13]~348_combout  & \myprocessor|my_regfile|valB[18]~27_combout ))))

	.dataa(\myprocessor|my_regfile|regs:19:reg_array|r|bits:13:r~q ),
	.datab(\myprocessor|my_regfile|valB[13]~349_combout ),
	.datac(\myprocessor|my_regfile|valB[13]~348_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[13]~350_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[13]~350 .lut_mask = 16'hB8CC;
defparam \myprocessor|my_regfile|valB[13]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N11
dffeas \myprocessor|my_regfile|regs:26:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~47_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:26:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N25
dffeas \myprocessor|my_regfile|regs:31:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~47_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:31:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N15
dffeas \myprocessor|my_regfile|regs:30:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~47_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:30:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N9
dffeas \myprocessor|my_regfile|regs:28:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~47_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:28:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y40_N17
dffeas \myprocessor|my_regfile|regs:29:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~47_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:29:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[13]~343 (
// Equation(s):
// \myprocessor|my_regfile|valB[13]~343_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:13:r~q ) # ((\myprocessor|my_regfile|valB[18]~21_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:13:r~q  & !\myprocessor|my_regfile|valB[18]~21_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|regs:28:reg_array|r|bits:13:r~q ),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[13]~343_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[13]~343 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valB[13]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[13]~344 (
// Equation(s):
// \myprocessor|my_regfile|valB[13]~344_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[13]~343_combout  & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:13:r~q ))) # 
// (!\myprocessor|my_regfile|valB[13]~343_combout  & (\myprocessor|my_regfile|regs:31:reg_array|r|bits:13:r~q )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[13]~343_combout ))))

	.dataa(\myprocessor|my_regfile|regs:31:reg_array|r|bits:13:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|my_regfile|valB[13]~343_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[13]~344_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[13]~344 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[13]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[13]~345 (
// Equation(s):
// \myprocessor|my_regfile|valB[13]~345_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|valB[18]~27_combout )) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout  & 
// ((\myprocessor|my_regfile|valB[13]~344_combout ))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:13:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|my_regfile|valB[13]~344_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[13]~345_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[13]~345 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[13]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N21
dffeas \myprocessor|my_regfile|regs:27:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~47_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:27:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N30
cycloneive_lcell_comb \myprocessor|my_regfile|regs:25:reg_array|r|bits:13:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:25:reg_array|r|bits:13:r~feeder_combout  = \myprocessor|keyIn_mux|F~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:25:reg_array|r|bits:13:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:13:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:13:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N31
dffeas \myprocessor|my_regfile|regs:25:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:25:reg_array|r|bits:13:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:25:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[13]~346 (
// Equation(s):
// \myprocessor|my_regfile|valB[13]~346_combout  = (\myprocessor|my_regfile|valB[13]~345_combout  & (((\myprocessor|my_regfile|regs:27:reg_array|r|bits:13:r~q )) # (!\myprocessor|my_regfile|valB[18]~31_combout ))) # 
// (!\myprocessor|my_regfile|valB[13]~345_combout  & (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:13:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[13]~345_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:27:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|my_regfile|regs:25:reg_array|r|bits:13:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[13]~346_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[13]~346 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[13]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[13]~351 (
// Equation(s):
// \myprocessor|my_regfile|valB[13]~351_combout  = (\myprocessor|RegTar_mux|F[3]~0_combout  & (((\myprocessor|my_regfile|valB[18]~35_combout ) # (\myprocessor|my_regfile|valB[13]~346_combout )))) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & 
// (\myprocessor|my_regfile|valB[13]~350_combout  & (!\myprocessor|my_regfile|valB[18]~35_combout )))

	.dataa(\myprocessor|my_regfile|valB[13]~350_combout ),
	.datab(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datad(\myprocessor|my_regfile|valB[13]~346_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[13]~351_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[13]~351 .lut_mask = 16'hCEC2;
defparam \myprocessor|my_regfile|valB[13]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[13]~352 (
// Equation(s):
// \myprocessor|my_regfile|valB[13]~352_combout  = (\myprocessor|my_regfile|valB[18]~35_combout  & ((\myprocessor|my_regfile|valB[13]~351_combout  & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:13:r~q ))) # 
// (!\myprocessor|my_regfile|valB[13]~351_combout  & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:13:r~q )))) # (!\myprocessor|my_regfile|valB[18]~35_combout  & (((\myprocessor|my_regfile|valB[13]~351_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datab(\myprocessor|my_regfile|regs:16:reg_array|r|bits:13:r~q ),
	.datac(\myprocessor|my_regfile|regs:24:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|my_regfile|valB[13]~351_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[13]~352_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[13]~352 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[13]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y42_N25
dffeas \myprocessor|my_regfile|regs:2:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~47_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:2:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N31
dffeas \myprocessor|my_regfile|regs:7:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~47_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:7:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N31
dffeas \myprocessor|my_regfile|regs:6:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~47_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:6:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N25
dffeas \myprocessor|my_regfile|regs:4:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~47_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:4:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N25
dffeas \myprocessor|my_regfile|regs:5:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~47_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:5:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[13]~353 (
// Equation(s):
// \myprocessor|my_regfile|valB[13]~353_combout  = (\myprocessor|my_regfile|valB[18]~66_combout  & ((\myprocessor|my_regfile|valB[18]~63_combout  & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:13:r~q )) # (!\myprocessor|my_regfile|valB[18]~63_combout  & 
// ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:13:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~66_combout  & (((\myprocessor|my_regfile|valB[18]~63_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~66_combout ),
	.datab(\myprocessor|my_regfile|regs:4:reg_array|r|bits:13:r~q ),
	.datac(\myprocessor|my_regfile|regs:5:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~63_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[13]~353_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[13]~353 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valB[13]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[13]~354 (
// Equation(s):
// \myprocessor|my_regfile|valB[13]~354_combout  = (\myprocessor|my_regfile|valB[18]~67_combout  & ((\myprocessor|my_regfile|valB[13]~353_combout  & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:13:r~q ))) # (!\myprocessor|my_regfile|valB[13]~353_combout 
//  & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:13:r~q )))) # (!\myprocessor|my_regfile|valB[18]~67_combout  & (((\myprocessor|my_regfile|valB[13]~353_combout ))))

	.dataa(\myprocessor|my_regfile|regs:7:reg_array|r|bits:13:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~67_combout ),
	.datac(\myprocessor|my_regfile|regs:6:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|my_regfile|valB[13]~353_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[13]~354_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[13]~354 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[13]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[13]~355 (
// Equation(s):
// \myprocessor|my_regfile|valB[13]~355_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:13:r~q ) # ((\myprocessor|my_regfile|valB[18]~52_combout )))) # (!\myprocessor|my_regfile|valB[18]~50_combout 
//  & (((\myprocessor|my_regfile|valB[13]~354_combout  & !\myprocessor|my_regfile|valB[18]~52_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datab(\myprocessor|my_regfile|regs:2:reg_array|r|bits:13:r~q ),
	.datac(\myprocessor|my_regfile|valB[13]~354_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~52_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[13]~355_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[13]~355 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valB[13]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N1
dffeas \myprocessor|my_regfile|regs:3:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~47_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:3:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N19
dffeas \myprocessor|my_regfile|regs:1:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~47_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:1:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[13]~356 (
// Equation(s):
// \myprocessor|my_regfile|valB[13]~356_combout  = (\myprocessor|my_regfile|valB[13]~355_combout  & (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:13:r~q )) # (!\myprocessor|my_regfile|valB[18]~52_combout ))) # 
// (!\myprocessor|my_regfile|valB[13]~355_combout  & (\myprocessor|my_regfile|valB[18]~52_combout  & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:13:r~q )))

	.dataa(\myprocessor|my_regfile|valB[13]~355_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datac(\myprocessor|my_regfile|regs:3:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|my_regfile|regs:1:reg_array|r|bits:13:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[13]~356_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[13]~356 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valB[13]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[13]~357 (
// Equation(s):
// \myprocessor|my_regfile|valB[13]~357_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & (((\myprocessor|my_regfile|valB[18]~42_combout )))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & ((\myprocessor|my_regfile|valB[18]~42_combout  & 
// (\myprocessor|my_regfile|valB[13]~352_combout )) # (!\myprocessor|my_regfile|valB[18]~42_combout  & ((\myprocessor|my_regfile|valB[13]~356_combout )))))

	.dataa(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datab(\myprocessor|my_regfile|valB[13]~352_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datad(\myprocessor|my_regfile|valB[13]~356_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[13]~357_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[13]~357 .lut_mask = 16'hE5E0;
defparam \myprocessor|my_regfile|valB[13]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneive_lcell_comb \myprocessor|my_regfile|regs:8:reg_array|r|bits:13:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:8:reg_array|r|bits:13:r~feeder_combout  = \myprocessor|keyIn_mux|F~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:8:reg_array|r|bits:13:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:13:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:13:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N1
dffeas \myprocessor|my_regfile|regs:8:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:8:reg_array|r|bits:13:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:8:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[13]~358 (
// Equation(s):
// \myprocessor|my_regfile|valB[13]~358_combout  = (\myprocessor|my_regfile|valB[13]~357_combout  & (((\myprocessor|my_regfile|regs:8:reg_array|r|bits:13:r~q ) # (!\myprocessor|my_regfile|valB[18]~47_combout )))) # 
// (!\myprocessor|my_regfile|valB[13]~357_combout  & (\myprocessor|my_regfile|valB[13]~342_combout  & (\myprocessor|my_regfile|valB[18]~47_combout )))

	.dataa(\myprocessor|my_regfile|valB[13]~342_combout ),
	.datab(\myprocessor|my_regfile|valB[13]~357_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datad(\myprocessor|my_regfile|regs:8:reg_array|r|bits:13:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[13]~358_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[13]~358 .lut_mask = 16'hEC2C;
defparam \myprocessor|my_regfile|valB[13]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N20
cycloneive_lcell_comb \myprocessor|ALUSrc_mux|F[13]~13 (
// Equation(s):
// \myprocessor|ALUSrc_mux|F[13]~13_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [13])) # (!\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_regfile|valB[13]~358_combout 
// )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datab(\myprocessor|my_control|ALUSrc~0_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|valB[13]~358_combout ),
	.cin(gnd),
	.combout(\myprocessor|ALUSrc_mux|F[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|ALUSrc_mux|F[13]~13 .lut_mask = 16'hBB88;
defparam \myprocessor|ALUSrc_mux|F[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N4
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|lower|carry[14]~15 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|lower|carry[14]~15_combout  = (\myprocessor|my_alu|adder_inst|lower|carry[13]~14_combout  & ((\myprocessor|my_regfile|valA[13]~324_combout ) # (\myprocessor|my_control|func[0]~0_combout  $ 
// (\myprocessor|ALUSrc_mux|F[13]~13_combout )))) # (!\myprocessor|my_alu|adder_inst|lower|carry[13]~14_combout  & (\myprocessor|my_regfile|valA[13]~324_combout  & (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|ALUSrc_mux|F[13]~13_combout ))))

	.dataa(\myprocessor|my_alu|adder_inst|lower|carry[13]~14_combout ),
	.datab(\myprocessor|my_regfile|valA[13]~324_combout ),
	.datac(\myprocessor|my_control|func[0]~0_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[13]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|lower|carry[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|lower|carry[14]~15 .lut_mask = 16'h8EE8;
defparam \myprocessor|my_alu|adder_inst|lower|carry[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N24
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|lower|carry[15]~16 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|lower|carry[15]~16_combout  = (\myprocessor|my_regfile|valA[14]~344_combout  & ((\myprocessor|my_alu|adder_inst|lower|carry[14]~15_combout ) # (\myprocessor|my_control|func[0]~0_combout  $ 
// (\myprocessor|ALUSrc_mux|F[14]~16_combout )))) # (!\myprocessor|my_regfile|valA[14]~344_combout  & (\myprocessor|my_alu|adder_inst|lower|carry[14]~15_combout  & (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|ALUSrc_mux|F[14]~16_combout ))))

	.dataa(\myprocessor|my_regfile|valA[14]~344_combout ),
	.datab(\myprocessor|my_control|func[0]~0_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[14]~16_combout ),
	.datad(\myprocessor|my_alu|adder_inst|lower|carry[14]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|lower|carry[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|lower|carry[15]~16 .lut_mask = 16'hBE28;
defparam \myprocessor|my_alu|adder_inst|lower|carry[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N19
dffeas \myprocessor|my_regfile|regs:4:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:4:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N15
dffeas \myprocessor|my_regfile|regs:5:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:5:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[15]~393 (
// Equation(s):
// \myprocessor|my_regfile|valB[15]~393_combout  = (\myprocessor|my_regfile|valB[18]~66_combout  & ((\myprocessor|my_regfile|valB[18]~63_combout  & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:15:r~q )) # (!\myprocessor|my_regfile|valB[18]~63_combout  & 
// ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:15:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~66_combout  & (((\myprocessor|my_regfile|valB[18]~63_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~66_combout ),
	.datab(\myprocessor|my_regfile|regs:4:reg_array|r|bits:15:r~q ),
	.datac(\myprocessor|my_regfile|regs:5:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~63_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[15]~393_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[15]~393 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valB[15]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N1
dffeas \myprocessor|my_regfile|regs:6:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:6:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N13
dffeas \myprocessor|my_regfile|regs:7:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:7:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[15]~394 (
// Equation(s):
// \myprocessor|my_regfile|valB[15]~394_combout  = (\myprocessor|my_regfile|valB[15]~393_combout  & (((\myprocessor|my_regfile|regs:6:reg_array|r|bits:15:r~q )) # (!\myprocessor|my_regfile|valB[18]~67_combout ))) # 
// (!\myprocessor|my_regfile|valB[15]~393_combout  & (\myprocessor|my_regfile|valB[18]~67_combout  & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:15:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[15]~393_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~67_combout ),
	.datac(\myprocessor|my_regfile|regs:6:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|my_regfile|regs:7:reg_array|r|bits:15:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[15]~394_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[15]~394 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[15]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N3
dffeas \myprocessor|my_regfile|regs:2:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:2:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[15]~395 (
// Equation(s):
// \myprocessor|my_regfile|valB[15]~395_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & (((\myprocessor|my_regfile|valB[18]~52_combout ) # (\myprocessor|my_regfile|regs:2:reg_array|r|bits:15:r~q )))) # (!\myprocessor|my_regfile|valB[18]~50_combout 
//  & (\myprocessor|my_regfile|valB[15]~394_combout  & (!\myprocessor|my_regfile|valB[18]~52_combout )))

	.dataa(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datab(\myprocessor|my_regfile|valB[15]~394_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datad(\myprocessor|my_regfile|regs:2:reg_array|r|bits:15:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[15]~395_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[15]~395 .lut_mask = 16'hAEA4;
defparam \myprocessor|my_regfile|valB[15]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N1
dffeas \myprocessor|my_regfile|regs:3:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:3:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[15]~396 (
// Equation(s):
// \myprocessor|my_regfile|valB[15]~396_combout  = (\myprocessor|my_regfile|valB[15]~395_combout  & (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:15:r~q )) # (!\myprocessor|my_regfile|valB[18]~52_combout ))) # 
// (!\myprocessor|my_regfile|valB[15]~395_combout  & (\myprocessor|my_regfile|valB[18]~52_combout  & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:15:r~q )))

	.dataa(\myprocessor|my_regfile|valB[15]~395_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datac(\myprocessor|my_regfile|regs:3:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|my_regfile|regs:1:reg_array|r|bits:15:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[15]~396_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[15]~396 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valB[15]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N4
cycloneive_lcell_comb \myprocessor|my_regfile|regs:25:reg_array|r|bits:15:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:25:reg_array|r|bits:15:r~feeder_combout  = \myprocessor|keyIn_mux|F~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:25:reg_array|r|bits:15:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:15:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:15:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N5
dffeas \myprocessor|my_regfile|regs:25:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:25:reg_array|r|bits:15:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:25:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N11
dffeas \myprocessor|my_regfile|regs:27:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:27:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N19
dffeas \myprocessor|my_regfile|regs:26:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:26:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y40_N11
dffeas \myprocessor|my_regfile|regs:28:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:28:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y40_N29
dffeas \myprocessor|my_regfile|regs:29:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:29:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[15]~383 (
// Equation(s):
// \myprocessor|my_regfile|valB[15]~383_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:15:r~q ) # ((\myprocessor|my_regfile|valB[18]~21_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~19_combout  & (((!\myprocessor|my_regfile|valB[18]~21_combout  & \myprocessor|my_regfile|regs:29:reg_array|r|bits:15:r~q ))))

	.dataa(\myprocessor|my_regfile|regs:28:reg_array|r|bits:15:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datad(\myprocessor|my_regfile|regs:29:reg_array|r|bits:15:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[15]~383_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[15]~383 .lut_mask = 16'hCBC8;
defparam \myprocessor|my_regfile|valB[15]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N15
dffeas \myprocessor|my_regfile|regs:31:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:31:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N1
dffeas \myprocessor|my_regfile|regs:30:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:30:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[15]~384 (
// Equation(s):
// \myprocessor|my_regfile|valB[15]~384_combout  = (\myprocessor|my_regfile|valB[15]~383_combout  & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:15:r~q ) # (!\myprocessor|my_regfile|valB[18]~21_combout )))) # 
// (!\myprocessor|my_regfile|valB[15]~383_combout  & (\myprocessor|my_regfile|regs:31:reg_array|r|bits:15:r~q  & ((\myprocessor|my_regfile|valB[18]~21_combout ))))

	.dataa(\myprocessor|my_regfile|valB[15]~383_combout ),
	.datab(\myprocessor|my_regfile|regs:31:reg_array|r|bits:15:r~q ),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[15]~384_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[15]~384 .lut_mask = 16'hE4AA;
defparam \myprocessor|my_regfile|valB[15]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[15]~385 (
// Equation(s):
// \myprocessor|my_regfile|valB[15]~385_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|valB[18]~27_combout )) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout  & 
// ((\myprocessor|my_regfile|valB[15]~384_combout ))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:15:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|my_regfile|valB[15]~384_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[15]~385_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[15]~385 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[15]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[15]~386 (
// Equation(s):
// \myprocessor|my_regfile|valB[15]~386_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[15]~385_combout  & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:15:r~q ))) # 
// (!\myprocessor|my_regfile|valB[15]~385_combout  & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:15:r~q )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[15]~385_combout ))))

	.dataa(\myprocessor|my_regfile|regs:25:reg_array|r|bits:15:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:27:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|my_regfile|valB[15]~385_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[15]~386_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[15]~386 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[15]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N30
cycloneive_lcell_comb \myprocessor|my_regfile|regs:20:reg_array|r|bits:15:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:20:reg_array|r|bits:15:r~feeder_combout  = \myprocessor|keyIn_mux|F~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:20:reg_array|r|bits:15:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:15:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:15:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N31
dffeas \myprocessor|my_regfile|regs:20:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:20:reg_array|r|bits:15:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:20:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y37_N27
dffeas \myprocessor|my_regfile|regs:22:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:22:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N4
cycloneive_lcell_comb \myprocessor|my_regfile|regs:23:reg_array|r|bits:15:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:23:reg_array|r|bits:15:r~feeder_combout  = \myprocessor|keyIn_mux|F~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:23:reg_array|r|bits:15:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:15:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:15:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N5
dffeas \myprocessor|my_regfile|regs:23:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:23:reg_array|r|bits:15:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:23:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y37_N17
dffeas \myprocessor|my_regfile|regs:21:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:21:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[15]~387 (
// Equation(s):
// \myprocessor|my_regfile|valB[15]~387_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[18]~21_combout )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[18]~21_combout  & 
// (\myprocessor|my_regfile|regs:23:reg_array|r|bits:15:r~q )) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:15:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:23:reg_array|r|bits:15:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[15]~387_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[15]~387 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valB[15]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[15]~388 (
// Equation(s):
// \myprocessor|my_regfile|valB[15]~388_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[15]~387_combout  & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:15:r~q ))) # 
// (!\myprocessor|my_regfile|valB[15]~387_combout  & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:15:r~q )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[15]~387_combout ))))

	.dataa(\myprocessor|my_regfile|regs:20:reg_array|r|bits:15:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|my_regfile|valB[15]~387_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[15]~388_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[15]~388 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[15]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N1
dffeas \myprocessor|my_regfile|regs:19:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:19:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N9
dffeas \myprocessor|my_regfile|regs:18:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:18:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N7
dffeas \myprocessor|my_regfile|regs:17:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:17:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[15]~389 (
// Equation(s):
// \myprocessor|my_regfile|valB[15]~389_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[18]~27_combout ) # (\myprocessor|my_regfile|regs:17:reg_array|r|bits:15:r~q )))) # 
// (!\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:15:r~q  & (!\myprocessor|my_regfile|valB[18]~27_combout )))

	.dataa(\myprocessor|my_regfile|regs:18:reg_array|r|bits:15:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datad(\myprocessor|my_regfile|regs:17:reg_array|r|bits:15:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[15]~389_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[15]~389 .lut_mask = 16'hCEC2;
defparam \myprocessor|my_regfile|valB[15]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[15]~390 (
// Equation(s):
// \myprocessor|my_regfile|valB[15]~390_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[15]~389_combout  & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:15:r~q ))) # 
// (!\myprocessor|my_regfile|valB[15]~389_combout  & (\myprocessor|my_regfile|valB[15]~388_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[15]~389_combout ))))

	.dataa(\myprocessor|my_regfile|valB[15]~388_combout ),
	.datab(\myprocessor|my_regfile|regs:19:reg_array|r|bits:15:r~q ),
	.datac(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datad(\myprocessor|my_regfile|valB[15]~389_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[15]~390_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[15]~390 .lut_mask = 16'hCFA0;
defparam \myprocessor|my_regfile|valB[15]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[15]~391 (
// Equation(s):
// \myprocessor|my_regfile|valB[15]~391_combout  = (\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[15]~386_combout ) # ((\myprocessor|my_regfile|valB[18]~35_combout )))) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & 
// (((\myprocessor|my_regfile|valB[15]~390_combout  & !\myprocessor|my_regfile|valB[18]~35_combout ))))

	.dataa(\myprocessor|my_regfile|valB[15]~386_combout ),
	.datab(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datac(\myprocessor|my_regfile|valB[15]~390_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~35_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[15]~391_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[15]~391 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valB[15]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N27
dffeas \myprocessor|my_regfile|regs:24:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:24:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y39_N25
dffeas \myprocessor|my_regfile|regs:16:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:16:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[15]~392 (
// Equation(s):
// \myprocessor|my_regfile|valB[15]~392_combout  = (\myprocessor|my_regfile|valB[18]~35_combout  & ((\myprocessor|my_regfile|valB[15]~391_combout  & (\myprocessor|my_regfile|regs:24:reg_array|r|bits:15:r~q )) # (!\myprocessor|my_regfile|valB[15]~391_combout  
// & ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:15:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~35_combout  & (\myprocessor|my_regfile|valB[15]~391_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datab(\myprocessor|my_regfile|valB[15]~391_combout ),
	.datac(\myprocessor|my_regfile|regs:24:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|my_regfile|regs:16:reg_array|r|bits:15:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[15]~392_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[15]~392 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valB[15]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[15]~397 (
// Equation(s):
// \myprocessor|my_regfile|valB[15]~397_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & (((\myprocessor|my_regfile|valB[18]~42_combout )))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & ((\myprocessor|my_regfile|valB[18]~42_combout  & 
// ((\myprocessor|my_regfile|valB[15]~392_combout ))) # (!\myprocessor|my_regfile|valB[18]~42_combout  & (\myprocessor|my_regfile|valB[15]~396_combout ))))

	.dataa(\myprocessor|my_regfile|valB[15]~396_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datad(\myprocessor|my_regfile|valB[15]~392_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[15]~397_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[15]~397 .lut_mask = 16'hF2C2;
defparam \myprocessor|my_regfile|valB[15]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N21
dffeas \myprocessor|my_regfile|regs:10:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:10:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N27
dffeas \myprocessor|my_regfile|regs:9:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:9:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[15]~381 (
// Equation(s):
// \myprocessor|my_regfile|valB[15]~381_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & (\myprocessor|my_regfile|valB[18]~31_combout )) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout  & 
// ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:15:r~q ))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:15:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|my_regfile|regs:9:reg_array|r|bits:15:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[15]~381_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[15]~381 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[15]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N11
dffeas \myprocessor|my_regfile|regs:12:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:12:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N9
dffeas \myprocessor|my_regfile|regs:14:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:14:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N29
dffeas \myprocessor|my_regfile|regs:13:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:13:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N21
dffeas \myprocessor|my_regfile|regs:15:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:15:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[15]~379 (
// Equation(s):
// \myprocessor|my_regfile|valB[15]~379_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout ) # ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:15:r~q )))) # 
// (!\myprocessor|my_regfile|valB[18]~21_combout  & (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:15:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|my_regfile|regs:15:reg_array|r|bits:15:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[15]~379_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[15]~379 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[15]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[15]~380 (
// Equation(s):
// \myprocessor|my_regfile|valB[15]~380_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[15]~379_combout  & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:15:r~q ))) # 
// (!\myprocessor|my_regfile|valB[15]~379_combout  & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:15:r~q )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[15]~379_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|regs:12:reg_array|r|bits:15:r~q ),
	.datac(\myprocessor|my_regfile|regs:14:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|my_regfile|valB[15]~379_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[15]~380_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[15]~380 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[15]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N23
dffeas \myprocessor|my_regfile|regs:11:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:11:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[15]~382 (
// Equation(s):
// \myprocessor|my_regfile|valB[15]~382_combout  = (\myprocessor|my_regfile|valB[15]~381_combout  & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:15:r~q ) # (!\myprocessor|my_regfile|valB[18]~27_combout )))) # 
// (!\myprocessor|my_regfile|valB[15]~381_combout  & (\myprocessor|my_regfile|valB[15]~380_combout  & (\myprocessor|my_regfile|valB[18]~27_combout )))

	.dataa(\myprocessor|my_regfile|valB[15]~381_combout ),
	.datab(\myprocessor|my_regfile|valB[15]~380_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datad(\myprocessor|my_regfile|regs:11:reg_array|r|bits:15:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[15]~382_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[15]~382 .lut_mask = 16'hEA4A;
defparam \myprocessor|my_regfile|valB[15]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N24
cycloneive_lcell_comb \myprocessor|my_regfile|regs:8:reg_array|r|bits:15:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:8:reg_array|r|bits:15:r~feeder_combout  = \myprocessor|keyIn_mux|F~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|keyIn_mux|F~49_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:8:reg_array|r|bits:15:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:15:r~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:15:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N25
dffeas \myprocessor|my_regfile|regs:8:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:8:reg_array|r|bits:15:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:8:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valB[15]~398 (
// Equation(s):
// \myprocessor|my_regfile|valB[15]~398_combout  = (\myprocessor|my_regfile|valB[15]~397_combout  & (((\myprocessor|my_regfile|regs:8:reg_array|r|bits:15:r~q ) # (!\myprocessor|my_regfile|valB[18]~47_combout )))) # 
// (!\myprocessor|my_regfile|valB[15]~397_combout  & (\myprocessor|my_regfile|valB[15]~382_combout  & (\myprocessor|my_regfile|valB[18]~47_combout )))

	.dataa(\myprocessor|my_regfile|valB[15]~397_combout ),
	.datab(\myprocessor|my_regfile|valB[15]~382_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datad(\myprocessor|my_regfile|regs:8:reg_array|r|bits:15:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[15]~398_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[15]~398 .lut_mask = 16'hEA4A;
defparam \myprocessor|my_regfile|valB[15]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N16
cycloneive_lcell_comb \myprocessor|ALUSrc_mux|F[15]~15 (
// Equation(s):
// \myprocessor|ALUSrc_mux|F[15]~15_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [15])) # (!\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_regfile|valB[15]~398_combout 
// )))

	.dataa(gnd),
	.datab(\myprocessor|my_control|ALUSrc~0_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(\myprocessor|my_regfile|valB[15]~398_combout ),
	.cin(gnd),
	.combout(\myprocessor|ALUSrc_mux|F[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|ALUSrc_mux|F[15]~15 .lut_mask = 16'hF3C0;
defparam \myprocessor|ALUSrc_mux|F[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N12
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|lower|sum[15] (
// Equation(s):
// \myprocessor|my_alu|adder_inst|lower|sum [15] = \myprocessor|my_regfile|valA[15]~364_combout  $ (\myprocessor|my_alu|adder_inst|lower|carry[15]~16_combout  $ (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|ALUSrc_mux|F[15]~15_combout )))

	.dataa(\myprocessor|my_regfile|valA[15]~364_combout ),
	.datab(\myprocessor|my_alu|adder_inst|lower|carry[15]~16_combout ),
	.datac(\myprocessor|my_control|func[0]~0_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[15]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|lower|sum [15]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|lower|sum[15] .lut_mask = 16'h6996;
defparam \myprocessor|my_alu|adder_inst|lower|sum[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N23
dffeas \myprocessor|my_regfile|regs:26:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:26:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N3
dffeas \myprocessor|my_regfile|regs:25:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:25:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[24]~561 (
// Equation(s):
// \myprocessor|my_regfile|valB[24]~561_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[18]~31_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout  & 
// ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:24:r~q ))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:24:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|regs:26:reg_array|r|bits:24:r~q ),
	.datac(\myprocessor|my_regfile|regs:25:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[24]~561_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[24]~561 .lut_mask = 16'hFA44;
defparam \myprocessor|my_regfile|valB[24]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N21
dffeas \myprocessor|my_regfile|regs:28:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:28:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y41_N19
dffeas \myprocessor|my_regfile|regs:30:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:30:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N13
dffeas \myprocessor|my_regfile|regs:31:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:31:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N11
dffeas \myprocessor|my_regfile|regs:29:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:29:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[24]~559 (
// Equation(s):
// \myprocessor|my_regfile|valB[24]~559_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout ) # ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:24:r~q )))) # 
// (!\myprocessor|my_regfile|valB[18]~21_combout  & (!\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:24:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|my_regfile|regs:29:reg_array|r|bits:24:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[24]~559_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[24]~559 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_regfile|valB[24]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[24]~560 (
// Equation(s):
// \myprocessor|my_regfile|valB[24]~560_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[24]~559_combout  & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:24:r~q ))) # 
// (!\myprocessor|my_regfile|valB[24]~559_combout  & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:24:r~q )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[24]~559_combout ))))

	.dataa(\myprocessor|my_regfile|regs:28:reg_array|r|bits:24:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|my_regfile|valB[24]~559_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[24]~560_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[24]~560 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[24]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[24]~562 (
// Equation(s):
// \myprocessor|my_regfile|valB[24]~562_combout  = (\myprocessor|my_regfile|valB[24]~561_combout  & (((\myprocessor|my_regfile|regs:27:reg_array|r|bits:24:r~q )) # (!\myprocessor|my_regfile|valB[18]~27_combout ))) # 
// (!\myprocessor|my_regfile|valB[24]~561_combout  & (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[24]~560_combout ))))

	.dataa(\myprocessor|my_regfile|valB[24]~561_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:27:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|my_regfile|valB[24]~560_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[24]~562_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[24]~562 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[24]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N17
dffeas \myprocessor|my_regfile|regs:24:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:24:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N24
cycloneive_lcell_comb \myprocessor|my_regfile|regs:23:reg_array|r|bits:24:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:23:reg_array|r|bits:24:r~feeder_combout  = \myprocessor|keyIn_mux|F~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~82_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:23:reg_array|r|bits:24:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:24:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:24:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N25
dffeas \myprocessor|my_regfile|regs:23:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:23:reg_array|r|bits:24:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:23:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y41_N29
dffeas \myprocessor|my_regfile|regs:22:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:22:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N13
dffeas \myprocessor|my_regfile|regs:21:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:21:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N8
cycloneive_lcell_comb \myprocessor|my_regfile|regs:20:reg_array|r|bits:24:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:20:reg_array|r|bits:24:r~feeder_combout  = \myprocessor|keyIn_mux|F~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~82_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:20:reg_array|r|bits:24:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:24:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:24:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N9
dffeas \myprocessor|my_regfile|regs:20:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:20:reg_array|r|bits:24:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:20:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[24]~563 (
// Equation(s):
// \myprocessor|my_regfile|valB[24]~563_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[18]~21_combout ) # ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:24:r~q )))) # 
// (!\myprocessor|my_regfile|valB[18]~19_combout  & (!\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:24:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|my_regfile|regs:20:reg_array|r|bits:24:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[24]~563_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[24]~563 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[24]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[24]~564 (
// Equation(s):
// \myprocessor|my_regfile|valB[24]~564_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[24]~563_combout  & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:24:r~q ))) # 
// (!\myprocessor|my_regfile|valB[24]~563_combout  & (\myprocessor|my_regfile|regs:23:reg_array|r|bits:24:r~q )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[24]~563_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|regs:23:reg_array|r|bits:24:r~q ),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|my_regfile|valB[24]~563_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[24]~564_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[24]~564 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[24]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N7
dffeas \myprocessor|my_regfile|regs:18:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:18:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[24]~565 (
// Equation(s):
// \myprocessor|my_regfile|valB[24]~565_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout ) # ((\myprocessor|my_regfile|valB[24]~564_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & 
// (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|regs:18:reg_array|r|bits:24:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|valB[24]~564_combout ),
	.datad(\myprocessor|my_regfile|regs:18:reg_array|r|bits:24:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[24]~565_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[24]~565 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_regfile|valB[24]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N15
dffeas \myprocessor|my_regfile|regs:19:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:19:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N13
dffeas \myprocessor|my_regfile|regs:17:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:17:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[24]~566 (
// Equation(s):
// \myprocessor|my_regfile|valB[24]~566_combout  = (\myprocessor|my_regfile|valB[24]~565_combout  & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:24:r~q )) # (!\myprocessor|my_regfile|valB[18]~31_combout ))) # 
// (!\myprocessor|my_regfile|valB[24]~565_combout  & (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:24:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[24]~565_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|my_regfile|regs:17:reg_array|r|bits:24:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[24]~566_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[24]~566 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[24]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N31
dffeas \myprocessor|my_regfile|regs:16:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:16:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[24]~567 (
// Equation(s):
// \myprocessor|my_regfile|valB[24]~567_combout  = (\myprocessor|RegTar_mux|F[3]~0_combout  & (((\myprocessor|my_regfile|valB[18]~35_combout )))) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[18]~35_combout  & 
// ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:24:r~q ))) # (!\myprocessor|my_regfile|valB[18]~35_combout  & (\myprocessor|my_regfile|valB[24]~566_combout ))))

	.dataa(\myprocessor|my_regfile|valB[24]~566_combout ),
	.datab(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~35_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[24]~567_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[24]~567 .lut_mask = 16'hFC22;
defparam \myprocessor|my_regfile|valB[24]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[24]~568 (
// Equation(s):
// \myprocessor|my_regfile|valB[24]~568_combout  = (\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[24]~567_combout  & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:24:r~q ))) # (!\myprocessor|my_regfile|valB[24]~567_combout  & 
// (\myprocessor|my_regfile|valB[24]~562_combout )))) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & (((\myprocessor|my_regfile|valB[24]~567_combout ))))

	.dataa(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datab(\myprocessor|my_regfile|valB[24]~562_combout ),
	.datac(\myprocessor|my_regfile|regs:24:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|my_regfile|valB[24]~567_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[24]~568_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[24]~568 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[24]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N28
cycloneive_lcell_comb \myprocessor|my_regfile|regs:8:reg_array|r|bits:24:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:8:reg_array|r|bits:24:r~feeder_combout  = \myprocessor|keyIn_mux|F~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~82_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:8:reg_array|r|bits:24:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:24:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:24:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N29
dffeas \myprocessor|my_regfile|regs:8:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:8:reg_array|r|bits:24:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:8:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N23
dffeas \myprocessor|my_regfile|regs:11:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:11:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y41_N17
dffeas \myprocessor|my_regfile|regs:9:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:9:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N31
dffeas \myprocessor|my_regfile|regs:15:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:15:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y42_N9
dffeas \myprocessor|my_regfile|regs:13:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:13:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y42_N13
dffeas \myprocessor|my_regfile|regs:12:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:12:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[24]~569 (
// Equation(s):
// \myprocessor|my_regfile|valB[24]~569_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[18]~21_combout ) # ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:24:r~q )))) # 
// (!\myprocessor|my_regfile|valB[18]~19_combout  & (!\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:24:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|my_regfile|regs:12:reg_array|r|bits:24:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[24]~569_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[24]~569 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[24]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N9
dffeas \myprocessor|my_regfile|regs:14:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:14:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[24]~570 (
// Equation(s):
// \myprocessor|my_regfile|valB[24]~570_combout  = (\myprocessor|my_regfile|valB[24]~569_combout  & (((\myprocessor|my_regfile|regs:14:reg_array|r|bits:24:r~q ) # (!\myprocessor|my_regfile|valB[18]~21_combout )))) # 
// (!\myprocessor|my_regfile|valB[24]~569_combout  & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:24:r~q  & ((\myprocessor|my_regfile|valB[18]~21_combout ))))

	.dataa(\myprocessor|my_regfile|regs:15:reg_array|r|bits:24:r~q ),
	.datab(\myprocessor|my_regfile|valB[24]~569_combout ),
	.datac(\myprocessor|my_regfile|regs:14:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[24]~570_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[24]~570 .lut_mask = 16'hE2CC;
defparam \myprocessor|my_regfile|valB[24]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N15
dffeas \myprocessor|my_regfile|regs:10:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:10:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[24]~571 (
// Equation(s):
// \myprocessor|my_regfile|valB[24]~571_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[18]~27_combout )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout  & 
// (\myprocessor|my_regfile|valB[24]~570_combout )) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:24:r~q )))))

	.dataa(\myprocessor|my_regfile|valB[24]~570_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[24]~571_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[24]~571 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valB[24]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[24]~572 (
// Equation(s):
// \myprocessor|my_regfile|valB[24]~572_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[24]~571_combout  & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:24:r~q )) # (!\myprocessor|my_regfile|valB[24]~571_combout  
// & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:24:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[24]~571_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|regs:11:reg_array|r|bits:24:r~q ),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|my_regfile|valB[24]~571_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[24]~572_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[24]~572 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valB[24]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N11
dffeas \myprocessor|my_regfile|regs:1:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:1:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y42_N29
dffeas \myprocessor|my_regfile|regs:3:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:3:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N13
dffeas \myprocessor|my_regfile|regs:5:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:5:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N7
dffeas \myprocessor|my_regfile|regs:4:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:4:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[24]~573 (
// Equation(s):
// \myprocessor|my_regfile|valB[24]~573_combout  = (\myprocessor|my_regfile|valB[18]~63_combout  & (((\myprocessor|my_regfile|regs:4:reg_array|r|bits:24:r~q )) # (!\myprocessor|my_regfile|valB[18]~66_combout ))) # 
// (!\myprocessor|my_regfile|valB[18]~63_combout  & (\myprocessor|my_regfile|valB[18]~66_combout  & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:24:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~63_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~66_combout ),
	.datac(\myprocessor|my_regfile|regs:5:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|my_regfile|regs:4:reg_array|r|bits:24:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[24]~573_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[24]~573 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valB[24]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N7
dffeas \myprocessor|my_regfile|regs:6:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:6:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N13
dffeas \myprocessor|my_regfile|regs:7:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:7:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valB[24]~574 (
// Equation(s):
// \myprocessor|my_regfile|valB[24]~574_combout  = (\myprocessor|my_regfile|valB[18]~67_combout  & ((\myprocessor|my_regfile|valB[24]~573_combout  & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:24:r~q )) # (!\myprocessor|my_regfile|valB[24]~573_combout  
// & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:24:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~67_combout  & (\myprocessor|my_regfile|valB[24]~573_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~67_combout ),
	.datab(\myprocessor|my_regfile|valB[24]~573_combout ),
	.datac(\myprocessor|my_regfile|regs:6:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|my_regfile|regs:7:reg_array|r|bits:24:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[24]~574_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[24]~574 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valB[24]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[24]~575 (
// Equation(s):
// \myprocessor|my_regfile|valB[24]~575_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & (\myprocessor|my_regfile|valB[18]~52_combout )) # (!\myprocessor|my_regfile|valB[18]~50_combout  & ((\myprocessor|my_regfile|valB[18]~52_combout  & 
// (\myprocessor|my_regfile|regs:3:reg_array|r|bits:24:r~q )) # (!\myprocessor|my_regfile|valB[18]~52_combout  & ((\myprocessor|my_regfile|valB[24]~574_combout )))))

	.dataa(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datac(\myprocessor|my_regfile|regs:3:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|my_regfile|valB[24]~574_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[24]~575_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[24]~575 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valB[24]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N17
dffeas \myprocessor|my_regfile|regs:2:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:2:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[24]~576 (
// Equation(s):
// \myprocessor|my_regfile|valB[24]~576_combout  = (\myprocessor|my_regfile|valB[24]~575_combout  & ((\myprocessor|my_regfile|regs:1:reg_array|r|bits:24:r~q ) # ((!\myprocessor|my_regfile|valB[18]~50_combout )))) # 
// (!\myprocessor|my_regfile|valB[24]~575_combout  & (((\myprocessor|my_regfile|valB[18]~50_combout  & \myprocessor|my_regfile|regs:2:reg_array|r|bits:24:r~q ))))

	.dataa(\myprocessor|my_regfile|regs:1:reg_array|r|bits:24:r~q ),
	.datab(\myprocessor|my_regfile|valB[24]~575_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datad(\myprocessor|my_regfile|regs:2:reg_array|r|bits:24:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[24]~576_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[24]~576 .lut_mask = 16'hBC8C;
defparam \myprocessor|my_regfile|valB[24]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[24]~577 (
// Equation(s):
// \myprocessor|my_regfile|valB[24]~577_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & ((\myprocessor|my_regfile|valB[24]~572_combout ) # ((\myprocessor|my_regfile|valB[18]~42_combout )))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & 
// (((!\myprocessor|my_regfile|valB[18]~42_combout  & \myprocessor|my_regfile|valB[24]~576_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datab(\myprocessor|my_regfile|valB[24]~572_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datad(\myprocessor|my_regfile|valB[24]~576_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[24]~577_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[24]~577 .lut_mask = 16'hADA8;
defparam \myprocessor|my_regfile|valB[24]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[24]~578 (
// Equation(s):
// \myprocessor|my_regfile|valB[24]~578_combout  = (\myprocessor|my_regfile|valB[24]~577_combout  & (((\myprocessor|my_regfile|regs:8:reg_array|r|bits:24:r~q ) # (!\myprocessor|my_regfile|valB[18]~42_combout )))) # 
// (!\myprocessor|my_regfile|valB[24]~577_combout  & (\myprocessor|my_regfile|valB[24]~568_combout  & ((\myprocessor|my_regfile|valB[18]~42_combout ))))

	.dataa(\myprocessor|my_regfile|valB[24]~568_combout ),
	.datab(\myprocessor|my_regfile|regs:8:reg_array|r|bits:24:r~q ),
	.datac(\myprocessor|my_regfile|valB[24]~577_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~42_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[24]~578_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[24]~578 .lut_mask = 16'hCAF0;
defparam \myprocessor|my_regfile|valB[24]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N16
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[24]~48 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[24]~48_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[24]~48_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[24]~48 .lut_mask = 16'hD000;
defparam \myprocessor|MemtoReg_mux|F[24]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N29
dffeas \myprocessor|my_regfile|regs:9:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~81_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:9:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[25]~505 (
// Equation(s):
// \myprocessor|my_regfile|valA[25]~505_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:25:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:25:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|my_regfile|regs:8:reg_array|r|bits:25:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[25]~505_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[25]~505 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valA[25]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N15
dffeas \myprocessor|my_regfile|regs:11:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~81_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:11:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N29
dffeas \myprocessor|my_regfile|regs:10:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~81_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:10:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[25]~506 (
// Equation(s):
// \myprocessor|my_regfile|valA[25]~506_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[25]~505_combout  & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:25:r~q )) # 
// (!\myprocessor|my_regfile|valA[25]~505_combout  & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:25:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|valA[25]~505_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|valA[25]~505_combout ),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|my_regfile|regs:10:reg_array|r|bits:25:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[25]~506_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[25]~506 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[25]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N11
dffeas \myprocessor|my_regfile|regs:13:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~81_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:13:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y43_N25
dffeas \myprocessor|my_regfile|regs:15:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~81_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:15:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y43_N15
dffeas \myprocessor|my_regfile|regs:14:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~81_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:14:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y42_N11
dffeas \myprocessor|my_regfile|regs:12:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~81_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:12:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[25]~522 (
// Equation(s):
// \myprocessor|my_regfile|valA[25]~522_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:25:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:25:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|regs:14:reg_array|r|bits:25:r~q ),
	.datac(\myprocessor|my_regfile|regs:12:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[25]~522_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[25]~522 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valA[25]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[25]~523 (
// Equation(s):
// \myprocessor|my_regfile|valA[25]~523_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[25]~522_combout  & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:25:r~q ))) # 
// (!\myprocessor|my_regfile|valA[25]~522_combout  & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:25:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_regfile|valA[25]~522_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|regs:13:reg_array|r|bits:25:r~q ),
	.datac(\myprocessor|my_regfile|regs:15:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|my_regfile|valA[25]~522_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[25]~523_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[25]~523 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[25]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N9
dffeas \myprocessor|my_regfile|regs:3:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~81_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:3:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N21
dffeas \myprocessor|my_regfile|regs:2:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~81_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:2:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N1
dffeas \myprocessor|my_regfile|regs:5:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~81_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:5:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N17
dffeas \myprocessor|my_regfile|regs:7:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~81_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:7:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N3
dffeas \myprocessor|my_regfile|regs:6:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~81_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:6:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N27
dffeas \myprocessor|my_regfile|regs:4:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~81_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:4:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[25]~517 (
// Equation(s):
// \myprocessor|my_regfile|valA[25]~517_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:25:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|regs:4:reg_array|r|bits:25:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|my_regfile|regs:6:reg_array|r|bits:25:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:4:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[25]~517_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[25]~517 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valA[25]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[25]~518 (
// Equation(s):
// \myprocessor|my_regfile|valA[25]~518_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[25]~517_combout  & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:25:r~q ))) # 
// (!\myprocessor|my_regfile|valA[25]~517_combout  & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:25:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_regfile|valA[25]~517_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|regs:5:reg_array|r|bits:25:r~q ),
	.datac(\myprocessor|my_regfile|regs:7:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|my_regfile|valA[25]~517_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[25]~518_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[25]~518 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[25]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N9
dffeas \myprocessor|my_regfile|regs:1:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~81_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:1:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[25]~519 (
// Equation(s):
// \myprocessor|my_regfile|valA[25]~519_combout  = (\myprocessor|my_regfile|valA[8]~18_combout  & ((\myprocessor|my_regfile|valA[25]~518_combout ) # ((!\myprocessor|my_regfile|valA[8]~17_combout )))) # (!\myprocessor|my_regfile|valA[8]~18_combout  & 
// (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:25:r~q  & \myprocessor|my_regfile|valA[8]~17_combout ))))

	.dataa(\myprocessor|my_regfile|valA[25]~518_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~18_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|my_regfile|valA[8]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[25]~519_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[25]~519 .lut_mask = 16'hB8CC;
defparam \myprocessor|my_regfile|valA[25]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[25]~520 (
// Equation(s):
// \myprocessor|my_regfile|valA[25]~520_combout  = (\myprocessor|my_regfile|valA[8]~14_combout  & ((\myprocessor|my_regfile|valA[25]~519_combout  & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:25:r~q )) # (!\myprocessor|my_regfile|valA[25]~519_combout  & 
// ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:25:r~q ))))) # (!\myprocessor|my_regfile|valA[8]~14_combout  & (((\myprocessor|my_regfile|valA[25]~519_combout ))))

	.dataa(\myprocessor|my_regfile|regs:3:reg_array|r|bits:25:r~q ),
	.datab(\myprocessor|my_regfile|valA[8]~14_combout ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|my_regfile|valA[25]~519_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[25]~520_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[25]~520 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valA[25]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N30
cycloneive_lcell_comb \myprocessor|my_regfile|regs:20:reg_array|r|bits:25:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:20:reg_array|r|bits:25:r~feeder_combout  = \myprocessor|keyIn_mux|F~81_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~81_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:20:reg_array|r|bits:25:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:25:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:25:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N31
dffeas \myprocessor|my_regfile|regs:20:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:20:reg_array|r|bits:25:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:20:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N5
dffeas \myprocessor|my_regfile|regs:28:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~81_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:28:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y39_N5
dffeas \myprocessor|my_regfile|regs:24:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~81_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:24:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N3
dffeas \myprocessor|my_regfile|regs:16:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~81_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:16:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[25]~511 (
// Equation(s):
// \myprocessor|my_regfile|valA[25]~511_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:25:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|regs:16:reg_array|r|bits:25:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|regs:24:reg_array|r|bits:25:r~q ),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[25]~511_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[25]~511 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valA[25]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valA[25]~512 (
// Equation(s):
// \myprocessor|my_regfile|valA[25]~512_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[25]~511_combout  & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:25:r~q ))) # 
// (!\myprocessor|my_regfile|valA[25]~511_combout  & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:25:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|valA[25]~511_combout ))))

	.dataa(\myprocessor|my_regfile|regs:20:reg_array|r|bits:25:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|my_regfile|valA[25]~511_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[25]~512_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[25]~512 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[25]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N13
dffeas \myprocessor|my_regfile|regs:26:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~81_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:26:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N31
dffeas \myprocessor|my_regfile|regs:30:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~81_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:30:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N17
dffeas \myprocessor|my_regfile|regs:18:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~81_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:18:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y39_N19
dffeas \myprocessor|my_regfile|regs:22:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~81_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:22:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[25]~509 (
// Equation(s):
// \myprocessor|my_regfile|valA[25]~509_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:25:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:25:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|my_regfile|regs:22:reg_array|r|bits:25:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[25]~509_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[25]~509 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[25]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valA[25]~510 (
// Equation(s):
// \myprocessor|my_regfile|valA[25]~510_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[25]~509_combout  & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:25:r~q ))) # 
// (!\myprocessor|my_regfile|valA[25]~509_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:25:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|valA[25]~509_combout ))))

	.dataa(\myprocessor|my_regfile|regs:26:reg_array|r|bits:25:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|my_regfile|valA[25]~509_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[25]~510_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[25]~510 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[25]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[25]~513 (
// Equation(s):
// \myprocessor|my_regfile|valA[25]~513_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[25]~510_combout ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|valA[25]~512_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|valA[25]~512_combout ),
	.datad(\myprocessor|my_regfile|valA[25]~510_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[25]~513_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[25]~513 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[25]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N27
dffeas \myprocessor|my_regfile|regs:19:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~81_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:19:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N28
cycloneive_lcell_comb \myprocessor|my_regfile|regs:23:reg_array|r|bits:25:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:23:reg_array|r|bits:25:r~feeder_combout  = \myprocessor|keyIn_mux|F~81_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~81_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:23:reg_array|r|bits:25:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:25:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:25:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N29
dffeas \myprocessor|my_regfile|regs:23:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:23:reg_array|r|bits:25:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:23:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[25]~514 (
// Equation(s):
// \myprocessor|my_regfile|valA[25]~514_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:25:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (\myprocessor|my_regfile|regs:19:reg_array|r|bits:25:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|my_regfile|regs:23:reg_array|r|bits:25:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[25]~514_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[25]~514 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[25]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N19
dffeas \myprocessor|my_regfile|regs:27:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~81_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:27:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N1
dffeas \myprocessor|my_regfile|regs:31:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~81_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:31:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[25]~515 (
// Equation(s):
// \myprocessor|my_regfile|valA[25]~515_combout  = (\myprocessor|my_regfile|valA[25]~514_combout  & (((\myprocessor|my_regfile|regs:31:reg_array|r|bits:25:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|my_regfile|valA[25]~514_combout  & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:25:r~q  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|my_regfile|valA[25]~514_combout ),
	.datab(\myprocessor|my_regfile|regs:27:reg_array|r|bits:25:r~q ),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[25]~515_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[25]~515 .lut_mask = 16'hE4AA;
defparam \myprocessor|my_regfile|valA[25]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N1
dffeas \myprocessor|my_regfile|regs:21:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~81_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:21:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N7
dffeas \myprocessor|my_regfile|regs:29:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~81_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:29:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N14
cycloneive_lcell_comb \myprocessor|my_regfile|regs:25:reg_array|r|bits:25:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:25:reg_array|r|bits:25:r~feeder_combout  = \myprocessor|keyIn_mux|F~81_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~81_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:25:reg_array|r|bits:25:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:25:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:25:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N15
dffeas \myprocessor|my_regfile|regs:25:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:25:reg_array|r|bits:25:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:25:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N1
dffeas \myprocessor|my_regfile|regs:17:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~81_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:17:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[25]~507 (
// Equation(s):
// \myprocessor|my_regfile|valA[25]~507_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [19] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:25:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:25:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:25:reg_array|r|bits:25:r~q ),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[25]~507_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[25]~507 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valA[25]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[25]~508 (
// Equation(s):
// \myprocessor|my_regfile|valA[25]~508_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[25]~507_combout  & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:25:r~q ))) # 
// (!\myprocessor|my_regfile|valA[25]~507_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:25:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|valA[25]~507_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:21:reg_array|r|bits:25:r~q ),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|my_regfile|valA[25]~507_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[25]~508_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[25]~508 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[25]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[25]~516 (
// Equation(s):
// \myprocessor|my_regfile|valA[25]~516_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[25]~513_combout  & (\myprocessor|my_regfile|valA[25]~515_combout )) # 
// (!\myprocessor|my_regfile|valA[25]~513_combout  & ((\myprocessor|my_regfile|valA[25]~508_combout ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|valA[25]~513_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|valA[25]~513_combout ),
	.datac(\myprocessor|my_regfile|valA[25]~515_combout ),
	.datad(\myprocessor|my_regfile|valA[25]~508_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[25]~516_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[25]~516 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[25]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[25]~521 (
// Equation(s):
// \myprocessor|my_regfile|valA[25]~521_combout  = (\myprocessor|my_regfile|valA[8]~13_combout  & (((\myprocessor|my_regfile|valA[8]~10_combout )))) # (!\myprocessor|my_regfile|valA[8]~13_combout  & ((\myprocessor|my_regfile|valA[8]~10_combout  & 
// ((\myprocessor|my_regfile|valA[25]~516_combout ))) # (!\myprocessor|my_regfile|valA[8]~10_combout  & (\myprocessor|my_regfile|valA[25]~520_combout ))))

	.dataa(\myprocessor|my_regfile|valA[25]~520_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datad(\myprocessor|my_regfile|valA[25]~516_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[25]~521_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[25]~521 .lut_mask = 16'hF2C2;
defparam \myprocessor|my_regfile|valA[25]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[25]~524 (
// Equation(s):
// \myprocessor|my_regfile|valA[25]~524_combout  = (\myprocessor|my_regfile|valA[8]~13_combout  & ((\myprocessor|my_regfile|valA[25]~521_combout  & ((\myprocessor|my_regfile|valA[25]~523_combout ))) # (!\myprocessor|my_regfile|valA[25]~521_combout  & 
// (\myprocessor|my_regfile|valA[25]~506_combout )))) # (!\myprocessor|my_regfile|valA[8]~13_combout  & (((\myprocessor|my_regfile|valA[25]~521_combout ))))

	.dataa(\myprocessor|my_regfile|valA[25]~506_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datac(\myprocessor|my_regfile|valA[25]~523_combout ),
	.datad(\myprocessor|my_regfile|valA[25]~521_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[25]~524_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[25]~524 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[25]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N16
cycloneive_lcell_comb \myprocessor|my_alu|R_and[25] (
// Equation(s):
// \myprocessor|my_alu|R_and [25] = (\myprocessor|my_regfile|valA[25]~524_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// ((\myprocessor|my_regfile|valB[25]~558_combout )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\myprocessor|my_control|ALUSrc~0_combout ),
	.datac(\myprocessor|my_regfile|valA[25]~524_combout ),
	.datad(\myprocessor|my_regfile|valB[25]~558_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R_and [25]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R_and[25] .lut_mask = 16'hB080;
defparam \myprocessor|my_alu|R_and[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N24
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~41 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~41_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[20]~424_combout ))) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[21]~444_combout ))

	.dataa(\myprocessor|my_regfile|valA[21]~444_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|valA[20]~424_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~41_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~41 .lut_mask = 16'hEE22;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N2
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~37 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~37_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[18]~384_combout ))) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[19]~404_combout ))

	.dataa(\myprocessor|my_regfile|valA[19]~404_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datac(\myprocessor|my_regfile|valA[18]~384_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~37_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~37 .lut_mask = 16'hE2E2;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~42 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~42_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~37_combout ))) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~41_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~41_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~37_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~42 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N28
cycloneive_lcell_comb \myprocessor|my_alu|R[4]~50 (
// Equation(s):
// \myprocessor|my_alu|R[4]~50_combout  = (\myprocessor|ALUSrc_mux|F[4]~6_combout ) # ((!\myprocessor|ALUSrc_mux|F[3]~3_combout  & \myprocessor|ALUSrc_mux|F[2]~4_combout ))

	.dataa(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[4]~50_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[4]~50 .lut_mask = 16'hAFAA;
defparam \myprocessor|my_alu|R[4]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
cycloneive_lcell_comb \myprocessor|my_alu|R[4]~51 (
// Equation(s):
// \myprocessor|my_alu|R[4]~51_combout  = (\myprocessor|ALUSrc_mux|F[4]~6_combout ) # ((\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [3])) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// ((\myprocessor|my_regfile|valB[3]~178_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\myprocessor|my_control|ALUSrc~0_combout ),
	.datac(\myprocessor|my_regfile|valB[3]~178_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[4]~51_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[4]~51 .lut_mask = 16'hFFB8;
defparam \myprocessor|my_alu|R[4]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N30
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~49 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~49_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[24]~504_combout ))) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[25]~524_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valA[25]~524_combout ),
	.datac(\myprocessor|my_regfile|valA[24]~504_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~49_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~49 .lut_mask = 16'hF0CC;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N29
dffeas \myprocessor|my_regfile|regs:21:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~80_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:21:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N3
dffeas \myprocessor|my_regfile|regs:29:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~80_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:29:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y37_N21
dffeas \myprocessor|my_regfile|regs:25:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~80_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:25:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N21
dffeas \myprocessor|my_regfile|regs:17:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~80_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:17:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[22]~447 (
// Equation(s):
// \myprocessor|my_regfile|valA[22]~447_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [19] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:22:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:22:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:25:reg_array|r|bits:22:r~q ),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[22]~447_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[22]~447 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valA[22]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[22]~448 (
// Equation(s):
// \myprocessor|my_regfile|valA[22]~448_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[22]~447_combout  & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:22:r~q ))) # 
// (!\myprocessor|my_regfile|valA[22]~447_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:22:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|valA[22]~447_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:21:reg_array|r|bits:22:r~q ),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_regfile|valA[22]~447_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[22]~448_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[22]~448 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[22]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N9
dffeas \myprocessor|my_regfile|regs:24:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~80_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:24:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N9
dffeas \myprocessor|my_regfile|regs:16:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~80_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:16:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[22]~449 (
// Equation(s):
// \myprocessor|my_regfile|valA[22]~449_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [19] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|regs:24:reg_array|r|bits:22:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:22:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:24:reg_array|r|bits:22:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[22]~449_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[22]~449 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valA[22]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N25
dffeas \myprocessor|my_regfile|regs:28:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~80_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:28:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N2
cycloneive_lcell_comb \myprocessor|my_regfile|regs:20:reg_array|r|bits:22:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:20:reg_array|r|bits:22:r~feeder_combout  = \myprocessor|keyIn_mux|F~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~80_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:20:reg_array|r|bits:22:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:22:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:22:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N3
dffeas \myprocessor|my_regfile|regs:20:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:20:reg_array|r|bits:22:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:20:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[22]~450 (
// Equation(s):
// \myprocessor|my_regfile|valA[22]~450_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[22]~449_combout  & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:22:r~q )) # 
// (!\myprocessor|my_regfile|valA[22]~449_combout  & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:22:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|valA[22]~449_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|valA[22]~449_combout ),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_regfile|regs:20:reg_array|r|bits:22:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[22]~450_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[22]~450 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[22]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[22]~451 (
// Equation(s):
// \myprocessor|my_regfile|valA[22]~451_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [18] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|valA[22]~448_combout )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[22]~450_combout )))))

	.dataa(\myprocessor|my_regfile|valA[22]~448_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|my_regfile|valA[22]~450_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[22]~451_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[22]~451 .lut_mask = 16'hE3E0;
defparam \myprocessor|my_regfile|valA[22]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N15
dffeas \myprocessor|my_regfile|regs:27:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~80_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:27:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N5
dffeas \myprocessor|my_regfile|regs:31:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~80_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:31:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N26
cycloneive_lcell_comb \myprocessor|my_regfile|regs:23:reg_array|r|bits:22:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:23:reg_array|r|bits:22:r~feeder_combout  = \myprocessor|keyIn_mux|F~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~80_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:23:reg_array|r|bits:22:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:22:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:22:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N27
dffeas \myprocessor|my_regfile|regs:23:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:23:reg_array|r|bits:22:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:23:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N7
dffeas \myprocessor|my_regfile|regs:19:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~80_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:19:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[22]~452 (
// Equation(s):
// \myprocessor|my_regfile|valA[22]~452_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:22:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:22:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|my_regfile|regs:23:reg_array|r|bits:22:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[22]~452_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[22]~452 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valA[22]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valA[22]~453 (
// Equation(s):
// \myprocessor|my_regfile|valA[22]~453_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[22]~452_combout  & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:22:r~q ))) # 
// (!\myprocessor|my_regfile|valA[22]~452_combout  & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:22:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|valA[22]~452_combout ))))

	.dataa(\myprocessor|my_regfile|regs:27:reg_array|r|bits:22:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_regfile|valA[22]~452_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[22]~453_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[22]~453 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[22]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N17
dffeas \myprocessor|my_regfile|regs:30:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~80_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:30:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N19
dffeas \myprocessor|my_regfile|regs:18:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~80_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:18:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y39_N23
dffeas \myprocessor|my_regfile|regs:22:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~80_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:22:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[22]~445 (
// Equation(s):
// \myprocessor|my_regfile|valA[22]~445_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:22:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (\myprocessor|my_regfile|regs:18:reg_array|r|bits:22:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_regfile|regs:22:reg_array|r|bits:22:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[22]~445_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[22]~445 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[22]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[22]~446 (
// Equation(s):
// \myprocessor|my_regfile|valA[22]~446_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[22]~445_combout  & (\myprocessor|my_regfile|regs:30:reg_array|r|bits:22:r~q )) # 
// (!\myprocessor|my_regfile|valA[22]~445_combout  & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:22:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|valA[22]~445_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|regs:30:reg_array|r|bits:22:r~q ),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_regfile|valA[22]~445_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[22]~446_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[22]~446 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valA[22]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[22]~454 (
// Equation(s):
// \myprocessor|my_regfile|valA[22]~454_combout  = (\myprocessor|my_regfile|valA[22]~451_combout  & ((\myprocessor|my_regfile|valA[22]~453_combout ) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|my_regfile|valA[22]~451_combout  & (((\myprocessor|my_regfile|valA[22]~446_combout  & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|my_regfile|valA[22]~451_combout ),
	.datab(\myprocessor|my_regfile|valA[22]~453_combout ),
	.datac(\myprocessor|my_regfile|valA[22]~446_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[22]~454_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[22]~454 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valA[22]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N17
dffeas \myprocessor|my_regfile|regs:9:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~80_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:9:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N11
dffeas \myprocessor|my_regfile|regs:8:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|keyIn_mux|F~80_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:8:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y43_N29
dffeas \myprocessor|my_regfile|regs:10:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~80_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:10:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[22]~455 (
// Equation(s):
// \myprocessor|my_regfile|valA[22]~455_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|regs:10:reg_array|r|bits:22:r~q ) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:22:r~q  & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|my_regfile|regs:8:reg_array|r|bits:22:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[22]~455_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[22]~455 .lut_mask = 16'hCCE2;
defparam \myprocessor|my_regfile|valA[22]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N15
dffeas \myprocessor|my_regfile|regs:11:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~80_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:11:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[22]~456 (
// Equation(s):
// \myprocessor|my_regfile|valA[22]~456_combout  = (\myprocessor|my_regfile|valA[22]~455_combout  & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:22:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|my_regfile|valA[22]~455_combout  & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:22:r~q  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|my_regfile|regs:9:reg_array|r|bits:22:r~q ),
	.datab(\myprocessor|my_regfile|valA[22]~455_combout ),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[22]~456_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[22]~456 .lut_mask = 16'hE2CC;
defparam \myprocessor|my_regfile|valA[22]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N25
dffeas \myprocessor|my_regfile|regs:3:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~80_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:3:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N13
dffeas \myprocessor|my_regfile|regs:2:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~80_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:2:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N7
dffeas \myprocessor|my_regfile|regs:1:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~80_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:1:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N23
dffeas \myprocessor|my_regfile|regs:6:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~80_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:6:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N21
dffeas \myprocessor|my_regfile|regs:7:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~80_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:7:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N23
dffeas \myprocessor|my_regfile|regs:4:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~80_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:4:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N29
dffeas \myprocessor|my_regfile|regs:5:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~80_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:5:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[22]~457 (
// Equation(s):
// \myprocessor|my_regfile|valA[22]~457_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:22:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (\myprocessor|my_regfile|regs:4:reg_array|r|bits:22:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:4:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_regfile|regs:5:reg_array|r|bits:22:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[22]~457_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[22]~457 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[22]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[22]~458 (
// Equation(s):
// \myprocessor|my_regfile|valA[22]~458_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[22]~457_combout  & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:22:r~q ))) # 
// (!\myprocessor|my_regfile|valA[22]~457_combout  & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:22:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[22]~457_combout ))))

	.dataa(\myprocessor|my_regfile|regs:6:reg_array|r|bits:22:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:7:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_regfile|valA[22]~457_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[22]~458_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[22]~458 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[22]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[22]~459 (
// Equation(s):
// \myprocessor|my_regfile|valA[22]~459_combout  = (\myprocessor|my_regfile|valA[8]~18_combout  & (((\myprocessor|my_regfile|valA[22]~458_combout )) # (!\myprocessor|my_regfile|valA[8]~17_combout ))) # (!\myprocessor|my_regfile|valA[8]~18_combout  & 
// (\myprocessor|my_regfile|valA[8]~17_combout  & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:22:r~q )))

	.dataa(\myprocessor|my_regfile|valA[8]~18_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~17_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_regfile|valA[22]~458_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[22]~459_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[22]~459 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valA[22]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[22]~460 (
// Equation(s):
// \myprocessor|my_regfile|valA[22]~460_combout  = (\myprocessor|my_regfile|valA[8]~14_combout  & ((\myprocessor|my_regfile|valA[22]~459_combout  & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:22:r~q )) # (!\myprocessor|my_regfile|valA[22]~459_combout  & 
// ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:22:r~q ))))) # (!\myprocessor|my_regfile|valA[8]~14_combout  & (((\myprocessor|my_regfile|valA[22]~459_combout ))))

	.dataa(\myprocessor|my_regfile|valA[8]~14_combout ),
	.datab(\myprocessor|my_regfile|regs:3:reg_array|r|bits:22:r~q ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_regfile|valA[22]~459_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[22]~460_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[22]~460 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valA[22]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[22]~461 (
// Equation(s):
// \myprocessor|my_regfile|valA[22]~461_combout  = (\myprocessor|my_regfile|valA[8]~10_combout  & (((\myprocessor|my_regfile|valA[8]~13_combout )))) # (!\myprocessor|my_regfile|valA[8]~10_combout  & ((\myprocessor|my_regfile|valA[8]~13_combout  & 
// (\myprocessor|my_regfile|valA[22]~456_combout )) # (!\myprocessor|my_regfile|valA[8]~13_combout  & ((\myprocessor|my_regfile|valA[22]~460_combout )))))

	.dataa(\myprocessor|my_regfile|valA[22]~456_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datad(\myprocessor|my_regfile|valA[22]~460_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[22]~461_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[22]~461 .lut_mask = 16'hE3E0;
defparam \myprocessor|my_regfile|valA[22]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N3
dffeas \myprocessor|my_regfile|regs:14:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~80_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:14:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y43_N25
dffeas \myprocessor|my_regfile|regs:15:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~80_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:15:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N9
dffeas \myprocessor|my_regfile|regs:13:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~80_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:13:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N25
dffeas \myprocessor|my_regfile|regs:12:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~80_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:12:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[22]~462 (
// Equation(s):
// \myprocessor|my_regfile|valA[22]~462_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [18] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:22:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:22:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:13:reg_array|r|bits:22:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:12:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[22]~462_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[22]~462 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valA[22]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[22]~463 (
// Equation(s):
// \myprocessor|my_regfile|valA[22]~463_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[22]~462_combout  & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:22:r~q ))) # 
// (!\myprocessor|my_regfile|valA[22]~462_combout  & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:22:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[22]~462_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|regs:14:reg_array|r|bits:22:r~q ),
	.datac(\myprocessor|my_regfile|regs:15:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_regfile|valA[22]~462_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[22]~463_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[22]~463 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[22]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[22]~464 (
// Equation(s):
// \myprocessor|my_regfile|valA[22]~464_combout  = (\myprocessor|my_regfile|valA[22]~461_combout  & (((\myprocessor|my_regfile|valA[22]~463_combout ) # (!\myprocessor|my_regfile|valA[8]~10_combout )))) # (!\myprocessor|my_regfile|valA[22]~461_combout  & 
// (\myprocessor|my_regfile|valA[22]~454_combout  & (\myprocessor|my_regfile|valA[8]~10_combout )))

	.dataa(\myprocessor|my_regfile|valA[22]~454_combout ),
	.datab(\myprocessor|my_regfile|valA[22]~461_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datad(\myprocessor|my_regfile|valA[22]~463_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[22]~464_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[22]~464 .lut_mask = 16'hEC2C;
defparam \myprocessor|my_regfile|valA[22]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N28
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~45 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~45_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[22]~464_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[23]~484_combout )))

	.dataa(gnd),
	.datab(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datac(\myprocessor|my_regfile|valA[22]~464_combout ),
	.datad(\myprocessor|my_regfile|valA[23]~484_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~45_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~45 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N24
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~50 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~50_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~45_combout ))) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~49_combout ))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~49_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~45_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~50_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~50 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N30
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~22 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~22_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[14]~344_combout ))) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[15]~364_combout ))

	.dataa(\myprocessor|my_regfile|valA[15]~364_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datad(\myprocessor|my_regfile|valA[14]~344_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~22 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N9
dffeas \myprocessor|my_regfile|regs:13:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:13:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N31
dffeas \myprocessor|my_regfile|regs:12:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:12:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valA[16]~82 (
// Equation(s):
// \myprocessor|my_regfile|valA[16]~82_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:16:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_regfile|regs:12:reg_array|r|bits:16:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|regs:13:reg_array|r|bits:16:r~q ),
	.datac(\myprocessor|my_regfile|regs:12:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[16]~82_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[16]~82 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valA[16]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N15
dffeas \myprocessor|my_regfile|regs:14:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:14:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N5
dffeas \myprocessor|my_regfile|regs:15:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:15:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valA[16]~83 (
// Equation(s):
// \myprocessor|my_regfile|valA[16]~83_combout  = (\myprocessor|my_regfile|valA[16]~82_combout  & (((\myprocessor|my_regfile|regs:15:reg_array|r|bits:16:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|my_regfile|valA[16]~82_combout  & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:16:r~q  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|my_regfile|valA[16]~82_combout ),
	.datab(\myprocessor|my_regfile|regs:14:reg_array|r|bits:16:r~q ),
	.datac(\myprocessor|my_regfile|regs:15:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[16]~83_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[16]~83 .lut_mask = 16'hE4AA;
defparam \myprocessor|my_regfile|valA[16]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N31
dffeas \myprocessor|my_regfile|regs:5:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:5:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N1
dffeas \myprocessor|my_regfile|regs:4:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:4:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[16]~77 (
// Equation(s):
// \myprocessor|my_regfile|valA[16]~77_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [18] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:16:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:16:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:5:reg_array|r|bits:16:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:4:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[16]~77_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[16]~77 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valA[16]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N21
dffeas \myprocessor|my_regfile|regs:7:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:7:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N7
dffeas \myprocessor|my_regfile|regs:6:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:6:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[16]~78 (
// Equation(s):
// \myprocessor|my_regfile|valA[16]~78_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[16]~77_combout  & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:16:r~q )) # 
// (!\myprocessor|my_regfile|valA[16]~77_combout  & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:16:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|valA[16]~77_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|valA[16]~77_combout ),
	.datac(\myprocessor|my_regfile|regs:7:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|my_regfile|regs:6:reg_array|r|bits:16:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[16]~78_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[16]~78 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[16]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N19
dffeas \myprocessor|my_regfile|regs:1:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:1:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[16]~79 (
// Equation(s):
// \myprocessor|my_regfile|valA[16]~79_combout  = (\myprocessor|my_regfile|valA[8]~18_combout  & ((\myprocessor|my_regfile|valA[16]~78_combout ) # ((!\myprocessor|my_regfile|valA[8]~17_combout )))) # (!\myprocessor|my_regfile|valA[8]~18_combout  & 
// (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:16:r~q  & \myprocessor|my_regfile|valA[8]~17_combout ))))

	.dataa(\myprocessor|my_regfile|valA[8]~18_combout ),
	.datab(\myprocessor|my_regfile|valA[16]~78_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|my_regfile|valA[8]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[16]~79_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[16]~79 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valA[16]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N1
dffeas \myprocessor|my_regfile|regs:2:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:2:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y42_N17
dffeas \myprocessor|my_regfile|regs:3:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:3:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[16]~80 (
// Equation(s):
// \myprocessor|my_regfile|valA[16]~80_combout  = (\myprocessor|my_regfile|valA[16]~79_combout  & (((\myprocessor|my_regfile|regs:3:reg_array|r|bits:16:r~q ) # (!\myprocessor|my_regfile|valA[8]~14_combout )))) # (!\myprocessor|my_regfile|valA[16]~79_combout  
// & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:16:r~q  & (\myprocessor|my_regfile|valA[8]~14_combout )))

	.dataa(\myprocessor|my_regfile|valA[16]~79_combout ),
	.datab(\myprocessor|my_regfile|regs:2:reg_array|r|bits:16:r~q ),
	.datac(\myprocessor|my_regfile|valA[8]~14_combout ),
	.datad(\myprocessor|my_regfile|regs:3:reg_array|r|bits:16:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[16]~80_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[16]~80 .lut_mask = 16'hEA4A;
defparam \myprocessor|my_regfile|valA[16]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N27
dffeas \myprocessor|my_regfile|regs:8:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|keyIn_mux|F~15_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:8:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[16]~75 (
// Equation(s):
// \myprocessor|my_regfile|valA[16]~75_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:16:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:16:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|regs:10:reg_array|r|bits:16:r~q ),
	.datac(\myprocessor|my_regfile|regs:8:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[16]~75_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[16]~75 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valA[16]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N3
dffeas \myprocessor|my_regfile|regs:9:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:9:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N17
dffeas \myprocessor|my_regfile|regs:11:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:11:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[16]~76 (
// Equation(s):
// \myprocessor|my_regfile|valA[16]~76_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[16]~75_combout  & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:16:r~q ))) # 
// (!\myprocessor|my_regfile|valA[16]~75_combout  & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:16:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|valA[16]~75_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|valA[16]~75_combout ),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|my_regfile|regs:11:reg_array|r|bits:16:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[16]~76_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[16]~76 .lut_mask = 16'hEC64;
defparam \myprocessor|my_regfile|valA[16]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[16]~81 (
// Equation(s):
// \myprocessor|my_regfile|valA[16]~81_combout  = (\myprocessor|my_regfile|valA[8]~13_combout  & ((\myprocessor|my_regfile|valA[8]~10_combout ) # ((\myprocessor|my_regfile|valA[16]~76_combout )))) # (!\myprocessor|my_regfile|valA[8]~13_combout  & 
// (!\myprocessor|my_regfile|valA[8]~10_combout  & (\myprocessor|my_regfile|valA[16]~80_combout )))

	.dataa(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datac(\myprocessor|my_regfile|valA[16]~80_combout ),
	.datad(\myprocessor|my_regfile|valA[16]~76_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[16]~81_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[16]~81 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[16]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N19
dffeas \myprocessor|my_regfile|regs:21:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:21:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y41_N3
dffeas \myprocessor|my_regfile|regs:29:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:29:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N9
dffeas \myprocessor|my_regfile|regs:17:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:17:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N8
cycloneive_lcell_comb \myprocessor|my_regfile|regs:25:reg_array|r|bits:16:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:25:reg_array|r|bits:16:r~feeder_combout  = \myprocessor|keyIn_mux|F~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|keyIn_mux|F~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:25:reg_array|r|bits:16:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:16:r~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:16:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N9
dffeas \myprocessor|my_regfile|regs:25:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:25:reg_array|r|bits:16:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:25:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[16]~67 (
// Equation(s):
// \myprocessor|my_regfile|valA[16]~67_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:16:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (\myprocessor|my_regfile|regs:17:reg_array|r|bits:16:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|my_regfile|regs:25:reg_array|r|bits:16:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[16]~67_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[16]~67 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[16]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[16]~68 (
// Equation(s):
// \myprocessor|my_regfile|valA[16]~68_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[16]~67_combout  & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:16:r~q ))) # 
// (!\myprocessor|my_regfile|valA[16]~67_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:16:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|valA[16]~67_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:21:reg_array|r|bits:16:r~q ),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|my_regfile|valA[16]~67_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[16]~68_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[16]~68 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[16]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N18
cycloneive_lcell_comb \myprocessor|my_regfile|regs:20:reg_array|r|bits:16:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:20:reg_array|r|bits:16:r~feeder_combout  = \myprocessor|keyIn_mux|F~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:20:reg_array|r|bits:16:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:16:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:16:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N19
dffeas \myprocessor|my_regfile|regs:20:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:20:reg_array|r|bits:16:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:20:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N17
dffeas \myprocessor|my_regfile|regs:28:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:28:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N7
dffeas \myprocessor|my_regfile|regs:16:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:16:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N17
dffeas \myprocessor|my_regfile|regs:24:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:24:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[16]~69 (
// Equation(s):
// \myprocessor|my_regfile|valA[16]~69_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:16:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (\myprocessor|my_regfile|regs:16:reg_array|r|bits:16:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|my_regfile|regs:24:reg_array|r|bits:16:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[16]~69_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[16]~69 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[16]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[16]~70 (
// Equation(s):
// \myprocessor|my_regfile|valA[16]~70_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[16]~69_combout  & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:16:r~q ))) # 
// (!\myprocessor|my_regfile|valA[16]~69_combout  & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:16:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|valA[16]~69_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:20:reg_array|r|bits:16:r~q ),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|my_regfile|valA[16]~69_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[16]~70_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[16]~70 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[16]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[16]~71 (
// Equation(s):
// \myprocessor|my_regfile|valA[16]~71_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [18] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|valA[16]~68_combout )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[16]~70_combout )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|valA[16]~68_combout ),
	.datac(\myprocessor|my_regfile|valA[16]~70_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[16]~71_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[16]~71 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valA[16]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N2
cycloneive_lcell_comb \myprocessor|my_regfile|regs:23:reg_array|r|bits:16:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:23:reg_array|r|bits:16:r~feeder_combout  = \myprocessor|keyIn_mux|F~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:23:reg_array|r|bits:16:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:16:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:16:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N3
dffeas \myprocessor|my_regfile|regs:23:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:23:reg_array|r|bits:16:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:23:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N3
dffeas \myprocessor|my_regfile|regs:19:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:19:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[16]~72 (
// Equation(s):
// \myprocessor|my_regfile|valA[16]~72_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:16:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:16:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|my_regfile|regs:23:reg_array|r|bits:16:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[16]~72_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[16]~72 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valA[16]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N1
dffeas \myprocessor|my_regfile|regs:31:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:31:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y40_N1
dffeas \myprocessor|my_regfile|regs:27:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:27:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[16]~73 (
// Equation(s):
// \myprocessor|my_regfile|valA[16]~73_combout  = (\myprocessor|my_regfile|valA[16]~72_combout  & (((\myprocessor|my_regfile|regs:31:reg_array|r|bits:16:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))) # 
// (!\myprocessor|my_regfile|valA[16]~72_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:16:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[16]~72_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|my_regfile|regs:27:reg_array|r|bits:16:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[16]~73_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[16]~73 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[16]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N31
dffeas \myprocessor|my_regfile|regs:26:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:26:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y40_N9
dffeas \myprocessor|my_regfile|regs:30:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:30:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N21
dffeas \myprocessor|my_regfile|regs:22:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:22:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N25
dffeas \myprocessor|my_regfile|regs:18:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:18:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[16]~65 (
// Equation(s):
// \myprocessor|my_regfile|valA[16]~65_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:16:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|regs:18:reg_array|r|bits:16:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|my_regfile|regs:22:reg_array|r|bits:16:r~q ),
	.datab(\myprocessor|my_regfile|regs:18:reg_array|r|bits:16:r~q ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[16]~65_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[16]~65 .lut_mask = 16'hF0AC;
defparam \myprocessor|my_regfile|valA[16]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[16]~66 (
// Equation(s):
// \myprocessor|my_regfile|valA[16]~66_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[16]~65_combout  & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:16:r~q ))) # 
// (!\myprocessor|my_regfile|valA[16]~65_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:16:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|valA[16]~65_combout ))))

	.dataa(\myprocessor|my_regfile|regs:26:reg_array|r|bits:16:r~q ),
	.datab(\myprocessor|my_regfile|regs:30:reg_array|r|bits:16:r~q ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\myprocessor|my_regfile|valA[16]~65_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[16]~66_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[16]~66 .lut_mask = 16'hCFA0;
defparam \myprocessor|my_regfile|valA[16]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valA[16]~74 (
// Equation(s):
// \myprocessor|my_regfile|valA[16]~74_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[16]~71_combout  & (\myprocessor|my_regfile|valA[16]~73_combout )) # 
// (!\myprocessor|my_regfile|valA[16]~71_combout  & ((\myprocessor|my_regfile|valA[16]~66_combout ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|valA[16]~71_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|valA[16]~71_combout ),
	.datac(\myprocessor|my_regfile|valA[16]~73_combout ),
	.datad(\myprocessor|my_regfile|valA[16]~66_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[16]~74_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[16]~74 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[16]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[16]~84 (
// Equation(s):
// \myprocessor|my_regfile|valA[16]~84_combout  = (\myprocessor|my_regfile|valA[16]~81_combout  & ((\myprocessor|my_regfile|valA[16]~83_combout ) # ((!\myprocessor|my_regfile|valA[8]~10_combout )))) # (!\myprocessor|my_regfile|valA[16]~81_combout  & 
// (((\myprocessor|my_regfile|valA[8]~10_combout  & \myprocessor|my_regfile|valA[16]~74_combout ))))

	.dataa(\myprocessor|my_regfile|valA[16]~83_combout ),
	.datab(\myprocessor|my_regfile|valA[16]~81_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datad(\myprocessor|my_regfile|valA[16]~74_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[16]~84_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[16]~84 .lut_mask = 16'hBC8C;
defparam \myprocessor|my_regfile|valA[16]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~23 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~23_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[16]~84_combout ))) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[17]~64_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valA[17]~64_combout ),
	.datac(\myprocessor|my_regfile|valA[16]~84_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~23 .lut_mask = 16'hF0CC;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N0
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~24 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~24_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~22_combout )) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~23_combout )))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~22_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~24 .lut_mask = 16'hB8B8;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxNxx|F[17]~2 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxNxx|F[17]~2_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~21_combout )) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~24_combout )))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~21_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~24_combout ),
	.datac(gnd),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxNxx|F[17]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxNxx|F[17]~2 .lut_mask = 16'hAACC;
defparam \myprocessor|my_alu|shifter_inst|LxxNxx|F[17]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[25]~49 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[25]~49_combout  = (\myprocessor|my_alu|R[4]~51_combout  & (((\myprocessor|my_alu|R[4]~50_combout ) # (\myprocessor|my_alu|shifter_inst|LxxNxx|F[17]~2_combout )))) # (!\myprocessor|my_alu|R[4]~51_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~50_combout  & (!\myprocessor|my_alu|R[4]~50_combout )))

	.dataa(\myprocessor|my_alu|R[4]~51_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~50_combout ),
	.datac(\myprocessor|my_alu|R[4]~50_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxNxx|F[17]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[25]~49_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[25]~49 .lut_mask = 16'hAEA4;
defparam \myprocessor|MemtoReg_mux|F[25]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N28
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[25]~50 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[25]~50_combout  = (\myprocessor|my_alu|R[4]~50_combout  & ((\myprocessor|MemtoReg_mux|F[25]~49_combout  & (\myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~7_combout )) # (!\myprocessor|MemtoReg_mux|F[25]~49_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~42_combout ))))) # (!\myprocessor|my_alu|R[4]~50_combout  & (((\myprocessor|MemtoReg_mux|F[25]~49_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~7_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~42_combout ),
	.datac(\myprocessor|my_alu|R[4]~50_combout ),
	.datad(\myprocessor|MemtoReg_mux|F[25]~49_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[25]~50_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[25]~50 .lut_mask = 16'hAFC0;
defparam \myprocessor|MemtoReg_mux|F[25]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[24]~87 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[24]~87_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28] & (((\myprocessor|my_alu|adder_inst|lower|cout~0_combout )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28] & 
// ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] & (\myprocessor|my_control|func[0]~0_combout )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] & ((\myprocessor|my_alu|adder_inst|lower|cout~0_combout )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\myprocessor|my_control|func[0]~0_combout ),
	.datac(\myprocessor|my_alu|adder_inst|lower|cout~0_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[24]~87_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[24]~87 .lut_mask = 16'hE4F0;
defparam \myprocessor|MemtoReg_mux|F[24]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper0|carry[2]~0 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper0|carry[2]~0_combout  = (\myprocessor|my_regfile|valA[17]~64_combout  & ((\myprocessor|my_alu|B_prime [17]) # ((\myprocessor|my_alu|B_prime [16] & \myprocessor|my_regfile|valA[16]~84_combout )))) # 
// (!\myprocessor|my_regfile|valA[17]~64_combout  & (\myprocessor|my_alu|B_prime [16] & (\myprocessor|my_regfile|valA[16]~84_combout  & \myprocessor|my_alu|B_prime [17])))

	.dataa(\myprocessor|my_alu|B_prime [16]),
	.datab(\myprocessor|my_regfile|valA[17]~64_combout ),
	.datac(\myprocessor|my_regfile|valA[16]~84_combout ),
	.datad(\myprocessor|my_alu|B_prime [17]),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper0|carry[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper0|carry[2]~0 .lut_mask = 16'hEC80;
defparam \myprocessor|my_alu|adder_inst|upper0|carry[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N16
cycloneive_lcell_comb \myprocessor|ALUSrc_mux|F[18]~18 (
// Equation(s):
// \myprocessor|ALUSrc_mux|F[18]~18_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_regfile|valB[18]~458_combout 
// )))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\myprocessor|my_regfile|valB[18]~458_combout ),
	.cin(gnd),
	.combout(\myprocessor|ALUSrc_mux|F[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|ALUSrc_mux|F[18]~18 .lut_mask = 16'hF5A0;
defparam \myprocessor|ALUSrc_mux|F[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N2
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper0|carry[3]~1 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper0|carry[3]~1_combout  = (\myprocessor|my_alu|adder_inst|upper0|carry[2]~0_combout  & ((\myprocessor|my_regfile|valA[18]~384_combout ) # (\myprocessor|ALUSrc_mux|F[18]~18_combout  $ 
// (\myprocessor|my_control|func[0]~0_combout )))) # (!\myprocessor|my_alu|adder_inst|upper0|carry[2]~0_combout  & (\myprocessor|my_regfile|valA[18]~384_combout  & (\myprocessor|ALUSrc_mux|F[18]~18_combout  $ (\myprocessor|my_control|func[0]~0_combout ))))

	.dataa(\myprocessor|my_alu|adder_inst|upper0|carry[2]~0_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[18]~18_combout ),
	.datac(\myprocessor|my_regfile|valA[18]~384_combout ),
	.datad(\myprocessor|my_control|func[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper0|carry[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper0|carry[3]~1 .lut_mask = 16'hB2E8;
defparam \myprocessor|my_alu|adder_inst|upper0|carry[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N15
dffeas \myprocessor|my_regfile|regs:8:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|keyIn_mux|F~55_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:8:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N17
dffeas \myprocessor|my_regfile|regs:16:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:16:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N9
dffeas \myprocessor|my_regfile|regs:24:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:24:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y37_N13
dffeas \myprocessor|my_regfile|regs:27:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:27:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N31
dffeas \myprocessor|my_regfile|regs:26:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:26:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y40_N5
dffeas \myprocessor|my_regfile|regs:29:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:29:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y40_N19
dffeas \myprocessor|my_regfile|regs:28:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:28:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[19]~423 (
// Equation(s):
// \myprocessor|my_regfile|valB[19]~423_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|valB[18]~19_combout )) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout  & 
// ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:19:r~q ))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|regs:29:reg_array|r|bits:19:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|my_regfile|regs:28:reg_array|r|bits:19:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[19]~423_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[19]~423 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[19]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N31
dffeas \myprocessor|my_regfile|regs:30:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:30:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[19]~424 (
// Equation(s):
// \myprocessor|my_regfile|valB[19]~424_combout  = (\myprocessor|my_regfile|valB[19]~423_combout  & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:19:r~q )) # (!\myprocessor|my_regfile|valB[18]~21_combout ))) # 
// (!\myprocessor|my_regfile|valB[19]~423_combout  & (\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|regs:31:reg_array|r|bits:19:r~q )))

	.dataa(\myprocessor|my_regfile|valB[19]~423_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|my_regfile|regs:30:reg_array|r|bits:19:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[19]~424_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[19]~424 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valB[19]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[19]~425 (
// Equation(s):
// \myprocessor|my_regfile|valB[19]~425_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|valB[18]~27_combout )) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout  & 
// ((\myprocessor|my_regfile|valB[19]~424_combout ))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:19:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|my_regfile|valB[19]~424_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[19]~425_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[19]~425 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[19]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N7
dffeas \myprocessor|my_regfile|regs:25:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:25:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valB[19]~426 (
// Equation(s):
// \myprocessor|my_regfile|valB[19]~426_combout  = (\myprocessor|my_regfile|valB[19]~425_combout  & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:19:r~q ) # ((!\myprocessor|my_regfile|valB[18]~31_combout )))) # 
// (!\myprocessor|my_regfile|valB[19]~425_combout  & (((\myprocessor|my_regfile|regs:25:reg_array|r|bits:19:r~q  & \myprocessor|my_regfile|valB[18]~31_combout ))))

	.dataa(\myprocessor|my_regfile|regs:27:reg_array|r|bits:19:r~q ),
	.datab(\myprocessor|my_regfile|valB[19]~425_combout ),
	.datac(\myprocessor|my_regfile|regs:25:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[19]~426_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[19]~426 .lut_mask = 16'hB8CC;
defparam \myprocessor|my_regfile|valB[19]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N16
cycloneive_lcell_comb \myprocessor|my_regfile|regs:20:reg_array|r|bits:19:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:20:reg_array|r|bits:19:r~feeder_combout  = \myprocessor|keyIn_mux|F~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|keyIn_mux|F~55_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:20:reg_array|r|bits:19:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:19:r~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:19:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N17
dffeas \myprocessor|my_regfile|regs:20:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:20:reg_array|r|bits:19:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:20:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y40_N3
dffeas \myprocessor|my_regfile|regs:22:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:22:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N25
dffeas \myprocessor|my_regfile|regs:21:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:21:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N8
cycloneive_lcell_comb \myprocessor|my_regfile|regs:23:reg_array|r|bits:19:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:23:reg_array|r|bits:19:r~feeder_combout  = \myprocessor|keyIn_mux|F~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:23:reg_array|r|bits:19:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:19:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:19:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y40_N9
dffeas \myprocessor|my_regfile|regs:23:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:23:reg_array|r|bits:19:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:23:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[19]~427 (
// Equation(s):
// \myprocessor|my_regfile|valB[19]~427_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|valB[18]~21_combout )) # (!\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[18]~21_combout  & 
// ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:19:r~q ))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:19:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|my_regfile|regs:23:reg_array|r|bits:19:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[19]~427_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[19]~427 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[19]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[19]~428 (
// Equation(s):
// \myprocessor|my_regfile|valB[19]~428_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[19]~427_combout  & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:19:r~q ))) # 
// (!\myprocessor|my_regfile|valB[19]~427_combout  & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:19:r~q )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[19]~427_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|regs:20:reg_array|r|bits:19:r~q ),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|my_regfile|valB[19]~427_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[19]~428_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[19]~428 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[19]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N23
dffeas \myprocessor|my_regfile|regs:19:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:19:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N19
dffeas \myprocessor|my_regfile|regs:17:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:17:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N1
dffeas \myprocessor|my_regfile|regs:18:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:18:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[19]~429 (
// Equation(s):
// \myprocessor|my_regfile|valB[19]~429_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[18]~31_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout  & 
// (\myprocessor|my_regfile|regs:17:reg_array|r|bits:19:r~q )) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|regs:18:reg_array|r|bits:19:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:17:reg_array|r|bits:19:r~q ),
	.datab(\myprocessor|my_regfile|regs:18:reg_array|r|bits:19:r~q ),
	.datac(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[19]~429_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[19]~429 .lut_mask = 16'hFA0C;
defparam \myprocessor|my_regfile|valB[19]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[19]~430 (
// Equation(s):
// \myprocessor|my_regfile|valB[19]~430_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[19]~429_combout  & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:19:r~q ))) # 
// (!\myprocessor|my_regfile|valB[19]~429_combout  & (\myprocessor|my_regfile|valB[19]~428_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[19]~429_combout ))))

	.dataa(\myprocessor|my_regfile|valB[19]~428_combout ),
	.datab(\myprocessor|my_regfile|regs:19:reg_array|r|bits:19:r~q ),
	.datac(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datad(\myprocessor|my_regfile|valB[19]~429_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[19]~430_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[19]~430 .lut_mask = 16'hCFA0;
defparam \myprocessor|my_regfile|valB[19]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[19]~431 (
// Equation(s):
// \myprocessor|my_regfile|valB[19]~431_combout  = (\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[19]~426_combout ) # ((\myprocessor|my_regfile|valB[18]~35_combout )))) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & 
// (((\myprocessor|my_regfile|valB[19]~430_combout  & !\myprocessor|my_regfile|valB[18]~35_combout ))))

	.dataa(\myprocessor|my_regfile|valB[19]~426_combout ),
	.datab(\myprocessor|my_regfile|valB[19]~430_combout ),
	.datac(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~35_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[19]~431_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[19]~431 .lut_mask = 16'hF0AC;
defparam \myprocessor|my_regfile|valB[19]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[19]~432 (
// Equation(s):
// \myprocessor|my_regfile|valB[19]~432_combout  = (\myprocessor|my_regfile|valB[18]~35_combout  & ((\myprocessor|my_regfile|valB[19]~431_combout  & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:19:r~q ))) # 
// (!\myprocessor|my_regfile|valB[19]~431_combout  & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:19:r~q )))) # (!\myprocessor|my_regfile|valB[18]~35_combout  & (((\myprocessor|my_regfile|valB[19]~431_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datab(\myprocessor|my_regfile|regs:16:reg_array|r|bits:19:r~q ),
	.datac(\myprocessor|my_regfile|regs:24:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|my_regfile|valB[19]~431_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[19]~432_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[19]~432 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[19]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N31
dffeas \myprocessor|my_regfile|regs:3:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:3:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N17
dffeas \myprocessor|my_regfile|regs:1:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:1:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y43_N5
dffeas \myprocessor|my_regfile|regs:2:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:2:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N27
dffeas \myprocessor|my_regfile|regs:7:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:7:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N23
dffeas \myprocessor|my_regfile|regs:6:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:6:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N25
dffeas \myprocessor|my_regfile|regs:4:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:4:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N29
dffeas \myprocessor|my_regfile|regs:5:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:5:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[19]~433 (
// Equation(s):
// \myprocessor|my_regfile|valB[19]~433_combout  = (\myprocessor|my_regfile|valB[18]~66_combout  & ((\myprocessor|my_regfile|valB[18]~63_combout  & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:19:r~q )) # (!\myprocessor|my_regfile|valB[18]~63_combout  & 
// ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:19:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~66_combout  & (((\myprocessor|my_regfile|valB[18]~63_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~66_combout ),
	.datab(\myprocessor|my_regfile|regs:4:reg_array|r|bits:19:r~q ),
	.datac(\myprocessor|my_regfile|regs:5:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~63_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[19]~433_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[19]~433 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valB[19]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[19]~434 (
// Equation(s):
// \myprocessor|my_regfile|valB[19]~434_combout  = (\myprocessor|my_regfile|valB[18]~67_combout  & ((\myprocessor|my_regfile|valB[19]~433_combout  & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:19:r~q ))) # (!\myprocessor|my_regfile|valB[19]~433_combout 
//  & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:19:r~q )))) # (!\myprocessor|my_regfile|valB[18]~67_combout  & (((\myprocessor|my_regfile|valB[19]~433_combout ))))

	.dataa(\myprocessor|my_regfile|regs:7:reg_array|r|bits:19:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~67_combout ),
	.datac(\myprocessor|my_regfile|regs:6:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|my_regfile|valB[19]~433_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[19]~434_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[19]~434 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[19]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[19]~435 (
// Equation(s):
// \myprocessor|my_regfile|valB[19]~435_combout  = (\myprocessor|my_regfile|valB[18]~52_combout  & (\myprocessor|my_regfile|valB[18]~50_combout )) # (!\myprocessor|my_regfile|valB[18]~52_combout  & ((\myprocessor|my_regfile|valB[18]~50_combout  & 
// (\myprocessor|my_regfile|regs:2:reg_array|r|bits:19:r~q )) # (!\myprocessor|my_regfile|valB[18]~50_combout  & ((\myprocessor|my_regfile|valB[19]~434_combout )))))

	.dataa(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|my_regfile|valB[19]~434_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[19]~435_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[19]~435 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valB[19]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[19]~436 (
// Equation(s):
// \myprocessor|my_regfile|valB[19]~436_combout  = (\myprocessor|my_regfile|valB[18]~52_combout  & ((\myprocessor|my_regfile|valB[19]~435_combout  & ((\myprocessor|my_regfile|regs:1:reg_array|r|bits:19:r~q ))) # (!\myprocessor|my_regfile|valB[19]~435_combout 
//  & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:19:r~q )))) # (!\myprocessor|my_regfile|valB[18]~52_combout  & (((\myprocessor|my_regfile|valB[19]~435_combout ))))

	.dataa(\myprocessor|my_regfile|regs:3:reg_array|r|bits:19:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|my_regfile|valB[19]~435_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[19]~436_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[19]~436 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[19]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[19]~437 (
// Equation(s):
// \myprocessor|my_regfile|valB[19]~437_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & (((\myprocessor|my_regfile|valB[18]~42_combout )))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & ((\myprocessor|my_regfile|valB[18]~42_combout  & 
// (\myprocessor|my_regfile|valB[19]~432_combout )) # (!\myprocessor|my_regfile|valB[18]~42_combout  & ((\myprocessor|my_regfile|valB[19]~436_combout )))))

	.dataa(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datab(\myprocessor|my_regfile|valB[19]~432_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datad(\myprocessor|my_regfile|valB[19]~436_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[19]~437_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[19]~437 .lut_mask = 16'hE5E0;
defparam \myprocessor|my_regfile|valB[19]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N13
dffeas \myprocessor|my_regfile|regs:15:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:15:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N7
dffeas \myprocessor|my_regfile|regs:13:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:13:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valB[19]~419 (
// Equation(s):
// \myprocessor|my_regfile|valB[19]~419_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:19:r~q ) # ((\myprocessor|my_regfile|valB[18]~19_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|regs:13:reg_array|r|bits:19:r~q  & !\myprocessor|my_regfile|valB[18]~19_combout ))))

	.dataa(\myprocessor|my_regfile|regs:15:reg_array|r|bits:19:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[19]~419_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[19]~419 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valB[19]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N23
dffeas \myprocessor|my_regfile|regs:14:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:14:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y43_N27
dffeas \myprocessor|my_regfile|regs:12:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:12:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[19]~420 (
// Equation(s):
// \myprocessor|my_regfile|valB[19]~420_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[19]~419_combout  & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:19:r~q )) # (!\myprocessor|my_regfile|valB[19]~419_combout  
// & ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:19:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|valB[19]~419_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|valB[19]~419_combout ),
	.datac(\myprocessor|my_regfile|regs:14:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|my_regfile|regs:12:reg_array|r|bits:19:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[19]~420_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[19]~420 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valB[19]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N23
dffeas \myprocessor|my_regfile|regs:11:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:11:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N21
dffeas \myprocessor|my_regfile|regs:10:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:10:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N13
dffeas \myprocessor|my_regfile|regs:9:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:9:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[19]~421 (
// Equation(s):
// \myprocessor|my_regfile|valB[19]~421_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout ) # ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:19:r~q )))) # (!\myprocessor|my_regfile|valB[18]~31_combout 
//  & (!\myprocessor|my_regfile|valB[18]~27_combout  & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:19:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|my_regfile|regs:9:reg_array|r|bits:19:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[19]~421_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[19]~421 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[19]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[19]~422 (
// Equation(s):
// \myprocessor|my_regfile|valB[19]~422_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[19]~421_combout  & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:19:r~q ))) # 
// (!\myprocessor|my_regfile|valB[19]~421_combout  & (\myprocessor|my_regfile|valB[19]~420_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[19]~421_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[19]~420_combout ),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|my_regfile|valB[19]~421_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[19]~422_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[19]~422 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[19]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[19]~438 (
// Equation(s):
// \myprocessor|my_regfile|valB[19]~438_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & ((\myprocessor|my_regfile|valB[19]~437_combout  & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:19:r~q )) # (!\myprocessor|my_regfile|valB[19]~437_combout  
// & ((\myprocessor|my_regfile|valB[19]~422_combout ))))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & (((\myprocessor|my_regfile|valB[19]~437_combout ))))

	.dataa(\myprocessor|my_regfile|regs:8:reg_array|r|bits:19:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datac(\myprocessor|my_regfile|valB[19]~437_combout ),
	.datad(\myprocessor|my_regfile|valB[19]~422_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[19]~438_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[19]~438 .lut_mask = 16'hBCB0;
defparam \myprocessor|my_regfile|valB[19]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N26
cycloneive_lcell_comb \myprocessor|ALUSrc_mux|F[19]~17 (
// Equation(s):
// \myprocessor|ALUSrc_mux|F[19]~17_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_regfile|valB[19]~438_combout 
// ))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_regfile|valB[19]~438_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\myprocessor|ALUSrc_mux|F[19]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|ALUSrc_mux|F[19]~17 .lut_mask = 16'hFA50;
defparam \myprocessor|ALUSrc_mux|F[19]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N12
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper0|carry[4]~2 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper0|carry[4]~2_combout  = (\myprocessor|my_regfile|valA[19]~404_combout  & ((\myprocessor|my_alu|adder_inst|upper0|carry[3]~1_combout ) # (\myprocessor|ALUSrc_mux|F[19]~17_combout  $ 
// (\myprocessor|my_control|func[0]~0_combout )))) # (!\myprocessor|my_regfile|valA[19]~404_combout  & (\myprocessor|my_alu|adder_inst|upper0|carry[3]~1_combout  & (\myprocessor|ALUSrc_mux|F[19]~17_combout  $ (\myprocessor|my_control|func[0]~0_combout ))))

	.dataa(\myprocessor|my_regfile|valA[19]~404_combout ),
	.datab(\myprocessor|my_alu|adder_inst|upper0|carry[3]~1_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[19]~17_combout ),
	.datad(\myprocessor|my_control|func[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper0|carry[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper0|carry[4]~2 .lut_mask = 16'h8EE8;
defparam \myprocessor|my_alu|adder_inst|upper0|carry[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N0
cycloneive_lcell_comb \myprocessor|ALUSrc_mux|F[20]~20 (
// Equation(s):
// \myprocessor|ALUSrc_mux|F[20]~20_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_regfile|valB[20]~498_combout 
// )))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|valB[20]~498_combout ),
	.cin(gnd),
	.combout(\myprocessor|ALUSrc_mux|F[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|ALUSrc_mux|F[20]~20 .lut_mask = 16'hDD88;
defparam \myprocessor|ALUSrc_mux|F[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N2
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper0|carry[5]~3 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper0|carry[5]~3_combout  = (\myprocessor|my_alu|adder_inst|upper0|carry[4]~2_combout  & ((\myprocessor|my_regfile|valA[20]~424_combout ) # (\myprocessor|my_control|func[0]~0_combout  $ 
// (\myprocessor|ALUSrc_mux|F[20]~20_combout )))) # (!\myprocessor|my_alu|adder_inst|upper0|carry[4]~2_combout  & (\myprocessor|my_regfile|valA[20]~424_combout  & (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|ALUSrc_mux|F[20]~20_combout ))))

	.dataa(\myprocessor|my_alu|adder_inst|upper0|carry[4]~2_combout ),
	.datab(\myprocessor|my_control|func[0]~0_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[20]~20_combout ),
	.datad(\myprocessor|my_regfile|valA[20]~424_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper0|carry[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper0|carry[5]~3 .lut_mask = 16'hBE28;
defparam \myprocessor|my_alu|adder_inst|upper0|carry[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N12
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper0|carry[6]~4 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper0|carry[6]~4_combout  = (\myprocessor|my_regfile|valA[21]~444_combout  & ((\myprocessor|my_alu|adder_inst|upper0|carry[5]~3_combout ) # (\myprocessor|ALUSrc_mux|F[21]~19_combout  $ 
// (\myprocessor|my_control|func[0]~0_combout )))) # (!\myprocessor|my_regfile|valA[21]~444_combout  & (\myprocessor|my_alu|adder_inst|upper0|carry[5]~3_combout  & (\myprocessor|ALUSrc_mux|F[21]~19_combout  $ (\myprocessor|my_control|func[0]~0_combout ))))

	.dataa(\myprocessor|my_regfile|valA[21]~444_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[21]~19_combout ),
	.datac(\myprocessor|my_control|func[0]~0_combout ),
	.datad(\myprocessor|my_alu|adder_inst|upper0|carry[5]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper0|carry[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper0|carry[6]~4 .lut_mask = 16'hBE28;
defparam \myprocessor|my_alu|adder_inst|upper0|carry[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N22
cycloneive_lcell_comb \myprocessor|ALUSrc_mux|F[22]~22 (
// Equation(s):
// \myprocessor|ALUSrc_mux|F[22]~22_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_regfile|valB[22]~538_combout 
// )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(gnd),
	.datac(\myprocessor|my_control|ALUSrc~0_combout ),
	.datad(\myprocessor|my_regfile|valB[22]~538_combout ),
	.cin(gnd),
	.combout(\myprocessor|ALUSrc_mux|F[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|ALUSrc_mux|F[22]~22 .lut_mask = 16'hAFA0;
defparam \myprocessor|ALUSrc_mux|F[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N30
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper0|carry[7]~5 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper0|carry[7]~5_combout  = (\myprocessor|my_alu|adder_inst|upper0|carry[6]~4_combout  & ((\myprocessor|my_regfile|valA[22]~464_combout ) # (\myprocessor|my_control|func[0]~0_combout  $ 
// (\myprocessor|ALUSrc_mux|F[22]~22_combout )))) # (!\myprocessor|my_alu|adder_inst|upper0|carry[6]~4_combout  & (\myprocessor|my_regfile|valA[22]~464_combout  & (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|ALUSrc_mux|F[22]~22_combout ))))

	.dataa(\myprocessor|my_alu|adder_inst|upper0|carry[6]~4_combout ),
	.datab(\myprocessor|my_control|func[0]~0_combout ),
	.datac(\myprocessor|my_regfile|valA[22]~464_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[22]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper0|carry[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper0|carry[7]~5 .lut_mask = 16'hB2E8;
defparam \myprocessor|my_alu|adder_inst|upper0|carry[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N21
dffeas \myprocessor|my_regfile|regs:9:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~75_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:9:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N25
dffeas \myprocessor|my_regfile|regs:10:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~75_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:10:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[23]~501 (
// Equation(s):
// \myprocessor|my_regfile|valB[23]~501_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[18]~31_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout  & 
// (\myprocessor|my_regfile|regs:9:reg_array|r|bits:23:r~q )) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:23:r~q )))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|regs:9:reg_array|r|bits:23:r~q ),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[23]~501_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[23]~501 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valB[23]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N11
dffeas \myprocessor|my_regfile|regs:11:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~75_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:11:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N23
dffeas \myprocessor|my_regfile|regs:13:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~75_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:13:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y43_N29
dffeas \myprocessor|my_regfile|regs:15:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~75_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:15:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[23]~499 (
// Equation(s):
// \myprocessor|my_regfile|valB[23]~499_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout ) # ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:23:r~q )))) # 
// (!\myprocessor|my_regfile|valB[18]~21_combout  & (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:23:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|my_regfile|regs:15:reg_array|r|bits:23:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[23]~499_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[23]~499 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[23]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N23
dffeas \myprocessor|my_regfile|regs:14:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~75_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:14:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[23]~500 (
// Equation(s):
// \myprocessor|my_regfile|valB[23]~500_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[23]~499_combout  & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:23:r~q )) # (!\myprocessor|my_regfile|valB[23]~499_combout  
// & ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:23:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|valB[23]~499_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|valB[23]~499_combout ),
	.datac(\myprocessor|my_regfile|regs:14:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|my_regfile|regs:12:reg_array|r|bits:23:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[23]~500_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[23]~500 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valB[23]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valB[23]~502 (
// Equation(s):
// \myprocessor|my_regfile|valB[23]~502_combout  = (\myprocessor|my_regfile|valB[23]~501_combout  & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:23:r~q )) # (!\myprocessor|my_regfile|valB[18]~27_combout ))) # 
// (!\myprocessor|my_regfile|valB[23]~501_combout  & (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[23]~500_combout ))))

	.dataa(\myprocessor|my_regfile|valB[23]~501_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|my_regfile|valB[23]~500_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[23]~502_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[23]~502 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[23]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N7
dffeas \myprocessor|my_regfile|regs:16:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~75_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:16:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y39_N29
dffeas \myprocessor|my_regfile|regs:24:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~75_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:24:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N8
cycloneive_lcell_comb \myprocessor|my_regfile|regs:23:reg_array|r|bits:23:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:23:reg_array|r|bits:23:r~feeder_combout  = \myprocessor|keyIn_mux|F~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|keyIn_mux|F~75_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:23:reg_array|r|bits:23:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:23:r~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:23:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N9
dffeas \myprocessor|my_regfile|regs:23:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:23:reg_array|r|bits:23:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:23:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N9
dffeas \myprocessor|my_regfile|regs:21:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~75_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:21:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[23]~507 (
// Equation(s):
// \myprocessor|my_regfile|valB[23]~507_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:23:r~q ) # ((\myprocessor|my_regfile|valB[18]~19_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|regs:21:reg_array|r|bits:23:r~q  & !\myprocessor|my_regfile|valB[18]~19_combout ))))

	.dataa(\myprocessor|my_regfile|regs:23:reg_array|r|bits:23:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[23]~507_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[23]~507 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valB[23]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N27
dffeas \myprocessor|my_regfile|regs:22:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~75_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:22:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N14
cycloneive_lcell_comb \myprocessor|my_regfile|regs:20:reg_array|r|bits:23:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:20:reg_array|r|bits:23:r~feeder_combout  = \myprocessor|keyIn_mux|F~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~75_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:20:reg_array|r|bits:23:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:23:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:23:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N15
dffeas \myprocessor|my_regfile|regs:20:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:20:reg_array|r|bits:23:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:20:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[23]~508 (
// Equation(s):
// \myprocessor|my_regfile|valB[23]~508_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[23]~507_combout  & (\myprocessor|my_regfile|regs:22:reg_array|r|bits:23:r~q )) # (!\myprocessor|my_regfile|valB[23]~507_combout  
// & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:23:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|valB[23]~507_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|valB[23]~507_combout ),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|my_regfile|regs:20:reg_array|r|bits:23:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[23]~508_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[23]~508 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valB[23]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N3
dffeas \myprocessor|my_regfile|regs:19:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~75_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:19:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N11
dffeas \myprocessor|my_regfile|regs:17:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~75_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:17:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N11
dffeas \myprocessor|my_regfile|regs:18:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~75_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:18:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[23]~509 (
// Equation(s):
// \myprocessor|my_regfile|valB[23]~509_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:23:r~q ) # ((\myprocessor|my_regfile|valB[18]~27_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|regs:18:reg_array|r|bits:23:r~q  & !\myprocessor|my_regfile|valB[18]~27_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|regs:17:reg_array|r|bits:23:r~q ),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[23]~509_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[23]~509 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valB[23]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[23]~510 (
// Equation(s):
// \myprocessor|my_regfile|valB[23]~510_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[23]~509_combout  & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:23:r~q ))) # 
// (!\myprocessor|my_regfile|valB[23]~509_combout  & (\myprocessor|my_regfile|valB[23]~508_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[23]~509_combout ))))

	.dataa(\myprocessor|my_regfile|valB[23]~508_combout ),
	.datab(\myprocessor|my_regfile|regs:19:reg_array|r|bits:23:r~q ),
	.datac(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datad(\myprocessor|my_regfile|valB[23]~509_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[23]~510_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[23]~510 .lut_mask = 16'hCFA0;
defparam \myprocessor|my_regfile|valB[23]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N14
cycloneive_lcell_comb \myprocessor|my_regfile|regs:25:reg_array|r|bits:23:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:25:reg_array|r|bits:23:r~feeder_combout  = \myprocessor|keyIn_mux|F~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~75_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:25:reg_array|r|bits:23:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:23:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:23:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N15
dffeas \myprocessor|my_regfile|regs:25:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:25:reg_array|r|bits:23:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:25:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y38_N1
dffeas \myprocessor|my_regfile|regs:27:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~75_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:27:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N5
dffeas \myprocessor|my_regfile|regs:26:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~75_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:26:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N1
dffeas \myprocessor|my_regfile|regs:28:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~75_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:28:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N31
dffeas \myprocessor|my_regfile|regs:29:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~75_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:29:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[23]~503 (
// Equation(s):
// \myprocessor|my_regfile|valB[23]~503_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:23:r~q ) # ((\myprocessor|my_regfile|valB[18]~21_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~19_combout  & (((!\myprocessor|my_regfile|valB[18]~21_combout  & \myprocessor|my_regfile|regs:29:reg_array|r|bits:23:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|regs:28:reg_array|r|bits:23:r~q ),
	.datac(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datad(\myprocessor|my_regfile|regs:29:reg_array|r|bits:23:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[23]~503_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[23]~503 .lut_mask = 16'hADA8;
defparam \myprocessor|my_regfile|valB[23]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N9
dffeas \myprocessor|my_regfile|regs:31:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~75_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:31:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N9
dffeas \myprocessor|my_regfile|regs:30:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~75_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:30:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[23]~504 (
// Equation(s):
// \myprocessor|my_regfile|valB[23]~504_combout  = (\myprocessor|my_regfile|valB[23]~503_combout  & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:23:r~q ) # (!\myprocessor|my_regfile|valB[18]~21_combout )))) # 
// (!\myprocessor|my_regfile|valB[23]~503_combout  & (\myprocessor|my_regfile|regs:31:reg_array|r|bits:23:r~q  & ((\myprocessor|my_regfile|valB[18]~21_combout ))))

	.dataa(\myprocessor|my_regfile|valB[23]~503_combout ),
	.datab(\myprocessor|my_regfile|regs:31:reg_array|r|bits:23:r~q ),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[23]~504_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[23]~504 .lut_mask = 16'hE4AA;
defparam \myprocessor|my_regfile|valB[23]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[23]~505 (
// Equation(s):
// \myprocessor|my_regfile|valB[23]~505_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|valB[18]~27_combout )) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout  & 
// ((\myprocessor|my_regfile|valB[23]~504_combout ))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:23:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|my_regfile|valB[23]~504_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[23]~505_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[23]~505 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[23]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[23]~506 (
// Equation(s):
// \myprocessor|my_regfile|valB[23]~506_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[23]~505_combout  & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:23:r~q ))) # 
// (!\myprocessor|my_regfile|valB[23]~505_combout  & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:23:r~q )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[23]~505_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|regs:25:reg_array|r|bits:23:r~q ),
	.datac(\myprocessor|my_regfile|regs:27:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|my_regfile|valB[23]~505_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[23]~506_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[23]~506 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[23]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[23]~511 (
// Equation(s):
// \myprocessor|my_regfile|valB[23]~511_combout  = (\myprocessor|RegTar_mux|F[3]~0_combout  & (((\myprocessor|my_regfile|valB[23]~506_combout ) # (\myprocessor|my_regfile|valB[18]~35_combout )))) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & 
// (\myprocessor|my_regfile|valB[23]~510_combout  & ((!\myprocessor|my_regfile|valB[18]~35_combout ))))

	.dataa(\myprocessor|my_regfile|valB[23]~510_combout ),
	.datab(\myprocessor|my_regfile|valB[23]~506_combout ),
	.datac(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~35_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[23]~511_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[23]~511 .lut_mask = 16'hF0CA;
defparam \myprocessor|my_regfile|valB[23]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[23]~512 (
// Equation(s):
// \myprocessor|my_regfile|valB[23]~512_combout  = (\myprocessor|my_regfile|valB[18]~35_combout  & ((\myprocessor|my_regfile|valB[23]~511_combout  & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:23:r~q ))) # 
// (!\myprocessor|my_regfile|valB[23]~511_combout  & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:23:r~q )))) # (!\myprocessor|my_regfile|valB[18]~35_combout  & (((\myprocessor|my_regfile|valB[23]~511_combout ))))

	.dataa(\myprocessor|my_regfile|regs:16:reg_array|r|bits:23:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datac(\myprocessor|my_regfile|regs:24:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|my_regfile|valB[23]~511_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[23]~512_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[23]~512 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[23]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N27
dffeas \myprocessor|my_regfile|regs:1:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~75_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:1:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N25
dffeas \myprocessor|my_regfile|regs:3:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~75_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:3:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N3
dffeas \myprocessor|my_regfile|regs:7:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~75_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:7:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N17
dffeas \myprocessor|my_regfile|regs:6:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~75_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:6:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N21
dffeas \myprocessor|my_regfile|regs:5:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~75_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:5:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N3
dffeas \myprocessor|my_regfile|regs:4:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~75_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:4:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[23]~513 (
// Equation(s):
// \myprocessor|my_regfile|valB[23]~513_combout  = (\myprocessor|my_regfile|valB[18]~66_combout  & ((\myprocessor|my_regfile|valB[18]~63_combout  & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:23:r~q ))) # (!\myprocessor|my_regfile|valB[18]~63_combout  
// & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:23:r~q )))) # (!\myprocessor|my_regfile|valB[18]~66_combout  & (\myprocessor|my_regfile|valB[18]~63_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~66_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~63_combout ),
	.datac(\myprocessor|my_regfile|regs:5:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|my_regfile|regs:4:reg_array|r|bits:23:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[23]~513_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[23]~513 .lut_mask = 16'hEC64;
defparam \myprocessor|my_regfile|valB[23]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[23]~514 (
// Equation(s):
// \myprocessor|my_regfile|valB[23]~514_combout  = (\myprocessor|my_regfile|valB[18]~67_combout  & ((\myprocessor|my_regfile|valB[23]~513_combout  & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:23:r~q ))) # (!\myprocessor|my_regfile|valB[23]~513_combout 
//  & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:23:r~q )))) # (!\myprocessor|my_regfile|valB[18]~67_combout  & (((\myprocessor|my_regfile|valB[23]~513_combout ))))

	.dataa(\myprocessor|my_regfile|regs:7:reg_array|r|bits:23:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~67_combout ),
	.datac(\myprocessor|my_regfile|regs:6:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|my_regfile|valB[23]~513_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[23]~514_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[23]~514 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[23]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N15
dffeas \myprocessor|my_regfile|regs:2:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~75_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:2:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[23]~515 (
// Equation(s):
// \myprocessor|my_regfile|valB[23]~515_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & (((\myprocessor|my_regfile|regs:2:reg_array|r|bits:23:r~q ) # (\myprocessor|my_regfile|valB[18]~52_combout )))) # (!\myprocessor|my_regfile|valB[18]~50_combout 
//  & (\myprocessor|my_regfile|valB[23]~514_combout  & ((!\myprocessor|my_regfile|valB[18]~52_combout ))))

	.dataa(\myprocessor|my_regfile|valB[23]~514_combout ),
	.datab(\myprocessor|my_regfile|regs:2:reg_array|r|bits:23:r~q ),
	.datac(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~52_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[23]~515_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[23]~515 .lut_mask = 16'hF0CA;
defparam \myprocessor|my_regfile|valB[23]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[23]~516 (
// Equation(s):
// \myprocessor|my_regfile|valB[23]~516_combout  = (\myprocessor|my_regfile|valB[18]~52_combout  & ((\myprocessor|my_regfile|valB[23]~515_combout  & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:23:r~q )) # (!\myprocessor|my_regfile|valB[23]~515_combout  
// & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:23:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~52_combout  & (((\myprocessor|my_regfile|valB[23]~515_combout ))))

	.dataa(\myprocessor|my_regfile|regs:1:reg_array|r|bits:23:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datac(\myprocessor|my_regfile|regs:3:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|my_regfile|valB[23]~515_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[23]~516_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[23]~516 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valB[23]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[23]~517 (
// Equation(s):
// \myprocessor|my_regfile|valB[23]~517_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & (((\myprocessor|my_regfile|valB[18]~42_combout )))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & ((\myprocessor|my_regfile|valB[18]~42_combout  & 
// (\myprocessor|my_regfile|valB[23]~512_combout )) # (!\myprocessor|my_regfile|valB[18]~42_combout  & ((\myprocessor|my_regfile|valB[23]~516_combout )))))

	.dataa(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datab(\myprocessor|my_regfile|valB[23]~512_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datad(\myprocessor|my_regfile|valB[23]~516_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[23]~517_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[23]~517 .lut_mask = 16'hE5E0;
defparam \myprocessor|my_regfile|valB[23]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N7
dffeas \myprocessor|my_regfile|regs:8:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|keyIn_mux|F~75_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:8:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[23]~518 (
// Equation(s):
// \myprocessor|my_regfile|valB[23]~518_combout  = (\myprocessor|my_regfile|valB[23]~517_combout  & (((\myprocessor|my_regfile|regs:8:reg_array|r|bits:23:r~q ) # (!\myprocessor|my_regfile|valB[18]~47_combout )))) # 
// (!\myprocessor|my_regfile|valB[23]~517_combout  & (\myprocessor|my_regfile|valB[23]~502_combout  & (\myprocessor|my_regfile|valB[18]~47_combout )))

	.dataa(\myprocessor|my_regfile|valB[23]~502_combout ),
	.datab(\myprocessor|my_regfile|valB[23]~517_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datad(\myprocessor|my_regfile|regs:8:reg_array|r|bits:23:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[23]~518_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[23]~518 .lut_mask = 16'hEC2C;
defparam \myprocessor|my_regfile|valB[23]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N8
cycloneive_lcell_comb \myprocessor|ALUSrc_mux|F[23]~21 (
// Equation(s):
// \myprocessor|ALUSrc_mux|F[23]~21_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_regfile|valB[23]~518_combout 
// ))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_regfile|valB[23]~518_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\myprocessor|ALUSrc_mux|F[23]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|ALUSrc_mux|F[23]~21 .lut_mask = 16'hFA50;
defparam \myprocessor|ALUSrc_mux|F[23]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N14
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper0|carry[8]~6 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper0|carry[8]~6_combout  = (\myprocessor|my_alu|adder_inst|upper0|carry[7]~5_combout  & ((\myprocessor|my_regfile|valA[23]~484_combout ) # (\myprocessor|my_control|func[0]~0_combout  $ 
// (\myprocessor|ALUSrc_mux|F[23]~21_combout )))) # (!\myprocessor|my_alu|adder_inst|upper0|carry[7]~5_combout  & (\myprocessor|my_regfile|valA[23]~484_combout  & (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|ALUSrc_mux|F[23]~21_combout ))))

	.dataa(\myprocessor|my_alu|adder_inst|upper0|carry[7]~5_combout ),
	.datab(\myprocessor|my_regfile|valA[23]~484_combout ),
	.datac(\myprocessor|my_control|func[0]~0_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[23]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper0|carry[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper0|carry[8]~6 .lut_mask = 16'h8EE8;
defparam \myprocessor|my_alu|adder_inst|upper0|carry[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N16
cycloneive_lcell_comb \myprocessor|ALUSrc_mux|F[24]~24 (
// Equation(s):
// \myprocessor|ALUSrc_mux|F[24]~24_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_regfile|valB[24]~578_combout 
// )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\myprocessor|my_control|ALUSrc~0_combout ),
	.datac(\myprocessor|my_regfile|valB[24]~578_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|ALUSrc_mux|F[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|ALUSrc_mux|F[24]~24 .lut_mask = 16'hB8B8;
defparam \myprocessor|ALUSrc_mux|F[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N0
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper0|carry[9]~7 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper0|carry[9]~7_combout  = (\myprocessor|my_regfile|valA[24]~504_combout  & ((\myprocessor|my_alu|adder_inst|upper0|carry[8]~6_combout ) # (\myprocessor|my_control|func[0]~0_combout  $ 
// (\myprocessor|ALUSrc_mux|F[24]~24_combout )))) # (!\myprocessor|my_regfile|valA[24]~504_combout  & (\myprocessor|my_alu|adder_inst|upper0|carry[8]~6_combout  & (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|ALUSrc_mux|F[24]~24_combout ))))

	.dataa(\myprocessor|my_regfile|valA[24]~504_combout ),
	.datab(\myprocessor|my_alu|adder_inst|upper0|carry[8]~6_combout ),
	.datac(\myprocessor|my_control|func[0]~0_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[24]~24_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper0|carry[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper0|carry[9]~7 .lut_mask = 16'h8EE8;
defparam \myprocessor|my_alu|adder_inst|upper0|carry[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N0
cycloneive_lcell_comb \myprocessor|ALUSrc_mux|F[25]~23 (
// Equation(s):
// \myprocessor|ALUSrc_mux|F[25]~23_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_regfile|valB[25]~558_combout 
// )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\myprocessor|my_control|ALUSrc~0_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|valB[25]~558_combout ),
	.cin(gnd),
	.combout(\myprocessor|ALUSrc_mux|F[25]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|ALUSrc_mux|F[25]~23 .lut_mask = 16'hBB88;
defparam \myprocessor|ALUSrc_mux|F[25]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N20
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper0|sum[9] (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper0|sum [9] = \myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|my_alu|adder_inst|upper0|carry[9]~7_combout  $ (\myprocessor|my_regfile|valA[25]~524_combout  $ (\myprocessor|ALUSrc_mux|F[25]~23_combout )))

	.dataa(\myprocessor|my_control|func[0]~0_combout ),
	.datab(\myprocessor|my_alu|adder_inst|upper0|carry[9]~7_combout ),
	.datac(\myprocessor|my_regfile|valA[25]~524_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[25]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper0|sum [9]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper0|sum[9] .lut_mask = 16'h6996;
defparam \myprocessor|my_alu|adder_inst|upper0|sum[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N6
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[25]~51 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[25]~51_combout  = (\myprocessor|MemtoReg_mux|F[24]~87_combout  & (((\myprocessor|my_control|func[2]~2_combout )))) # (!\myprocessor|MemtoReg_mux|F[24]~87_combout  & ((\myprocessor|my_control|func[2]~2_combout  & 
// (\myprocessor|MemtoReg_mux|F[25]~50_combout )) # (!\myprocessor|my_control|func[2]~2_combout  & ((\myprocessor|my_alu|adder_inst|upper0|sum [9])))))

	.dataa(\myprocessor|MemtoReg_mux|F[25]~50_combout ),
	.datab(\myprocessor|MemtoReg_mux|F[24]~87_combout ),
	.datac(\myprocessor|my_control|func[2]~2_combout ),
	.datad(\myprocessor|my_alu|adder_inst|upper0|sum [9]),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[25]~51_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[25]~51 .lut_mask = 16'hE3E0;
defparam \myprocessor|MemtoReg_mux|F[25]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N19
dffeas \myprocessor|my_regfile|regs:8:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|keyIn_mux|F~86_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:8:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N25
dffeas \myprocessor|my_regfile|regs:4:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:4:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N31
dffeas \myprocessor|my_regfile|regs:5:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:5:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[28]~653 (
// Equation(s):
// \myprocessor|my_regfile|valB[28]~653_combout  = (\myprocessor|my_regfile|valB[18]~63_combout  & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:28:r~q ) # ((!\myprocessor|my_regfile|valB[18]~66_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~63_combout  & (((\myprocessor|my_regfile|regs:5:reg_array|r|bits:28:r~q  & \myprocessor|my_regfile|valB[18]~66_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~63_combout ),
	.datab(\myprocessor|my_regfile|regs:4:reg_array|r|bits:28:r~q ),
	.datac(\myprocessor|my_regfile|regs:5:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~66_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[28]~653_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[28]~653 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valB[28]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N15
dffeas \myprocessor|my_regfile|regs:6:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:6:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y42_N1
dffeas \myprocessor|my_regfile|regs:7:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:7:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[28]~654 (
// Equation(s):
// \myprocessor|my_regfile|valB[28]~654_combout  = (\myprocessor|my_regfile|valB[28]~653_combout  & (((\myprocessor|my_regfile|regs:6:reg_array|r|bits:28:r~q )) # (!\myprocessor|my_regfile|valB[18]~67_combout ))) # 
// (!\myprocessor|my_regfile|valB[28]~653_combout  & (\myprocessor|my_regfile|valB[18]~67_combout  & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:28:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[28]~653_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~67_combout ),
	.datac(\myprocessor|my_regfile|regs:6:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|my_regfile|regs:7:reg_array|r|bits:28:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[28]~654_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[28]~654 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[28]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N23
dffeas \myprocessor|my_regfile|regs:3:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:3:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[28]~655 (
// Equation(s):
// \myprocessor|my_regfile|valB[28]~655_combout  = (\myprocessor|my_regfile|valB[18]~52_combout  & (((\myprocessor|my_regfile|regs:3:reg_array|r|bits:28:r~q ) # (\myprocessor|my_regfile|valB[18]~50_combout )))) # (!\myprocessor|my_regfile|valB[18]~52_combout 
//  & (\myprocessor|my_regfile|valB[28]~654_combout  & ((!\myprocessor|my_regfile|valB[18]~50_combout ))))

	.dataa(\myprocessor|my_regfile|valB[28]~654_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datac(\myprocessor|my_regfile|regs:3:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~50_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[28]~655_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[28]~655 .lut_mask = 16'hCCE2;
defparam \myprocessor|my_regfile|valB[28]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N3
dffeas \myprocessor|my_regfile|regs:2:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:2:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y42_N29
dffeas \myprocessor|my_regfile|regs:1:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:1:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[28]~656 (
// Equation(s):
// \myprocessor|my_regfile|valB[28]~656_combout  = (\myprocessor|my_regfile|valB[28]~655_combout  & (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:28:r~q ) # (!\myprocessor|my_regfile|valB[18]~50_combout )))) # 
// (!\myprocessor|my_regfile|valB[28]~655_combout  & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:28:r~q  & (\myprocessor|my_regfile|valB[18]~50_combout )))

	.dataa(\myprocessor|my_regfile|valB[28]~655_combout ),
	.datab(\myprocessor|my_regfile|regs:2:reg_array|r|bits:28:r~q ),
	.datac(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datad(\myprocessor|my_regfile|regs:1:reg_array|r|bits:28:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[28]~656_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[28]~656 .lut_mask = 16'hEA4A;
defparam \myprocessor|my_regfile|valB[28]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N31
dffeas \myprocessor|my_regfile|regs:10:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:10:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y41_N25
dffeas \myprocessor|my_regfile|regs:15:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:15:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y43_N11
dffeas \myprocessor|my_regfile|regs:14:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:14:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y42_N31
dffeas \myprocessor|my_regfile|regs:12:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:12:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y42_N23
dffeas \myprocessor|my_regfile|regs:13:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:13:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[28]~649 (
// Equation(s):
// \myprocessor|my_regfile|valB[28]~649_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:28:r~q ) # ((\myprocessor|my_regfile|valB[18]~21_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|regs:13:reg_array|r|bits:28:r~q  & !\myprocessor|my_regfile|valB[18]~21_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|regs:12:reg_array|r|bits:28:r~q ),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[28]~649_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[28]~649 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valB[28]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[28]~650 (
// Equation(s):
// \myprocessor|my_regfile|valB[28]~650_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[28]~649_combout  & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:28:r~q ))) # 
// (!\myprocessor|my_regfile|valB[28]~649_combout  & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:28:r~q )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[28]~649_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|regs:15:reg_array|r|bits:28:r~q ),
	.datac(\myprocessor|my_regfile|regs:14:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|my_regfile|valB[28]~649_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[28]~650_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[28]~650 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[28]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[28]~651 (
// Equation(s):
// \myprocessor|my_regfile|valB[28]~651_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[18]~27_combout )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout  & 
// ((\myprocessor|my_regfile|valB[28]~650_combout ))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:28:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|regs:10:reg_array|r|bits:28:r~q ),
	.datac(\myprocessor|my_regfile|valB[28]~650_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[28]~651_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[28]~651 .lut_mask = 16'hFA44;
defparam \myprocessor|my_regfile|valB[28]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N23
dffeas \myprocessor|my_regfile|regs:9:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:9:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y41_N19
dffeas \myprocessor|my_regfile|regs:11:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:11:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[28]~652 (
// Equation(s):
// \myprocessor|my_regfile|valB[28]~652_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[28]~651_combout  & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:28:r~q ))) # 
// (!\myprocessor|my_regfile|valB[28]~651_combout  & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:28:r~q )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|valB[28]~651_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|valB[28]~651_combout ),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|my_regfile|regs:11:reg_array|r|bits:28:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[28]~652_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[28]~652 .lut_mask = 16'hEC64;
defparam \myprocessor|my_regfile|valB[28]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[28]~657 (
// Equation(s):
// \myprocessor|my_regfile|valB[28]~657_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & (((\myprocessor|my_regfile|valB[18]~42_combout ) # (\myprocessor|my_regfile|valB[28]~652_combout )))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & 
// (\myprocessor|my_regfile|valB[28]~656_combout  & (!\myprocessor|my_regfile|valB[18]~42_combout )))

	.dataa(\myprocessor|my_regfile|valB[28]~656_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datad(\myprocessor|my_regfile|valB[28]~652_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[28]~657_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[28]~657 .lut_mask = 16'hCEC2;
defparam \myprocessor|my_regfile|valB[28]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N25
dffeas \myprocessor|my_regfile|regs:16:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:16:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y42_N27
dffeas \myprocessor|my_regfile|regs:19:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:19:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N15
dffeas \myprocessor|my_regfile|regs:18:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:18:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y43_N1
dffeas \myprocessor|my_regfile|regs:21:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:21:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N2
cycloneive_lcell_comb \myprocessor|my_regfile|regs:20:reg_array|r|bits:28:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:20:reg_array|r|bits:28:r~feeder_combout  = \myprocessor|keyIn_mux|F~86_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~86_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:20:reg_array|r|bits:28:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:28:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:28:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N3
dffeas \myprocessor|my_regfile|regs:20:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:20:reg_array|r|bits:28:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:20:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[28]~643 (
// Equation(s):
// \myprocessor|my_regfile|valB[28]~643_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|valB[18]~19_combout )) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout  & 
// ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:28:r~q ))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:28:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|my_regfile|regs:20:reg_array|r|bits:28:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[28]~643_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[28]~643 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[28]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y40_N19
dffeas \myprocessor|my_regfile|regs:22:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:22:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N0
cycloneive_lcell_comb \myprocessor|my_regfile|regs:23:reg_array|r|bits:28:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:23:reg_array|r|bits:28:r~feeder_combout  = \myprocessor|keyIn_mux|F~86_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~86_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:23:reg_array|r|bits:28:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:28:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:28:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N1
dffeas \myprocessor|my_regfile|regs:23:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:23:reg_array|r|bits:28:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:23:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[28]~644 (
// Equation(s):
// \myprocessor|my_regfile|valB[28]~644_combout  = (\myprocessor|my_regfile|valB[28]~643_combout  & (((\myprocessor|my_regfile|regs:22:reg_array|r|bits:28:r~q )) # (!\myprocessor|my_regfile|valB[18]~21_combout ))) # 
// (!\myprocessor|my_regfile|valB[28]~643_combout  & (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:28:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[28]~643_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|my_regfile|regs:23:reg_array|r|bits:28:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[28]~644_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[28]~644 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[28]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[28]~645 (
// Equation(s):
// \myprocessor|my_regfile|valB[28]~645_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[18]~31_combout ) # (\myprocessor|my_regfile|valB[28]~644_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & 
// (\myprocessor|my_regfile|regs:18:reg_array|r|bits:28:r~q  & (!\myprocessor|my_regfile|valB[18]~31_combout )))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|regs:18:reg_array|r|bits:28:r~q ),
	.datac(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datad(\myprocessor|my_regfile|valB[28]~644_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[28]~645_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[28]~645 .lut_mask = 16'hAEA4;
defparam \myprocessor|my_regfile|valB[28]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[28]~646 (
// Equation(s):
// \myprocessor|my_regfile|valB[28]~646_combout  = (\myprocessor|my_regfile|valB[28]~645_combout  & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:28:r~q ) # ((!\myprocessor|my_regfile|valB[18]~31_combout )))) # 
// (!\myprocessor|my_regfile|valB[28]~645_combout  & (((\myprocessor|my_regfile|regs:17:reg_array|r|bits:28:r~q  & \myprocessor|my_regfile|valB[18]~31_combout ))))

	.dataa(\myprocessor|my_regfile|regs:19:reg_array|r|bits:28:r~q ),
	.datab(\myprocessor|my_regfile|regs:17:reg_array|r|bits:28:r~q ),
	.datac(\myprocessor|my_regfile|valB[28]~645_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[28]~646_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[28]~646 .lut_mask = 16'hACF0;
defparam \myprocessor|my_regfile|valB[28]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[28]~647 (
// Equation(s):
// \myprocessor|my_regfile|valB[28]~647_combout  = (\myprocessor|my_regfile|valB[18]~35_combout  & ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:28:r~q ) # ((\myprocessor|RegTar_mux|F[3]~0_combout )))) # (!\myprocessor|my_regfile|valB[18]~35_combout  & 
// (((!\myprocessor|RegTar_mux|F[3]~0_combout  & \myprocessor|my_regfile|valB[28]~646_combout ))))

	.dataa(\myprocessor|my_regfile|regs:16:reg_array|r|bits:28:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datac(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datad(\myprocessor|my_regfile|valB[28]~646_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[28]~647_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[28]~647 .lut_mask = 16'hCBC8;
defparam \myprocessor|my_regfile|valB[28]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N1
dffeas \myprocessor|my_regfile|regs:24:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:24:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y42_N31
dffeas \myprocessor|my_regfile|regs:31:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:31:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y41_N17
dffeas \myprocessor|my_regfile|regs:29:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:29:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[28]~639 (
// Equation(s):
// \myprocessor|my_regfile|valB[28]~639_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout ) # ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:28:r~q )))) # 
// (!\myprocessor|my_regfile|valB[18]~21_combout  & (!\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:28:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|my_regfile|regs:29:reg_array|r|bits:28:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[28]~639_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[28]~639 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_regfile|valB[28]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N5
dffeas \myprocessor|my_regfile|regs:30:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:30:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y41_N15
dffeas \myprocessor|my_regfile|regs:28:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:28:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[28]~640 (
// Equation(s):
// \myprocessor|my_regfile|valB[28]~640_combout  = (\myprocessor|my_regfile|valB[28]~639_combout  & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:28:r~q )) # (!\myprocessor|my_regfile|valB[18]~19_combout ))) # 
// (!\myprocessor|my_regfile|valB[28]~639_combout  & (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:28:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[28]~639_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|my_regfile|regs:28:reg_array|r|bits:28:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[28]~640_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[28]~640 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[28]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N7
dffeas \myprocessor|my_regfile|regs:27:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:27:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N28
cycloneive_lcell_comb \myprocessor|my_regfile|regs:25:reg_array|r|bits:28:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:25:reg_array|r|bits:28:r~feeder_combout  = \myprocessor|keyIn_mux|F~86_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~86_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:25:reg_array|r|bits:28:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:28:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:28:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N29
dffeas \myprocessor|my_regfile|regs:25:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:25:reg_array|r|bits:28:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:25:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y40_N25
dffeas \myprocessor|my_regfile|regs:26:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:26:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[28]~641 (
// Equation(s):
// \myprocessor|my_regfile|valB[28]~641_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:28:r~q ) # ((\myprocessor|my_regfile|valB[18]~27_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|regs:26:reg_array|r|bits:28:r~q  & !\myprocessor|my_regfile|valB[18]~27_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|regs:25:reg_array|r|bits:28:r~q ),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[28]~641_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[28]~641 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valB[28]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valB[28]~642 (
// Equation(s):
// \myprocessor|my_regfile|valB[28]~642_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[28]~641_combout  & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:28:r~q ))) # 
// (!\myprocessor|my_regfile|valB[28]~641_combout  & (\myprocessor|my_regfile|valB[28]~640_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[28]~641_combout ))))

	.dataa(\myprocessor|my_regfile|valB[28]~640_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:27:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|my_regfile|valB[28]~641_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[28]~642_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[28]~642 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[28]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[28]~648 (
// Equation(s):
// \myprocessor|my_regfile|valB[28]~648_combout  = (\myprocessor|my_regfile|valB[28]~647_combout  & (((\myprocessor|my_regfile|regs:24:reg_array|r|bits:28:r~q )) # (!\myprocessor|RegTar_mux|F[3]~0_combout ))) # (!\myprocessor|my_regfile|valB[28]~647_combout  
// & (\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[28]~642_combout ))))

	.dataa(\myprocessor|my_regfile|valB[28]~647_combout ),
	.datab(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datac(\myprocessor|my_regfile|regs:24:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|my_regfile|valB[28]~642_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[28]~648_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[28]~648 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[28]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[28]~658 (
// Equation(s):
// \myprocessor|my_regfile|valB[28]~658_combout  = (\myprocessor|my_regfile|valB[18]~42_combout  & ((\myprocessor|my_regfile|valB[28]~657_combout  & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:28:r~q )) # (!\myprocessor|my_regfile|valB[28]~657_combout  
// & ((\myprocessor|my_regfile|valB[28]~648_combout ))))) # (!\myprocessor|my_regfile|valB[18]~42_combout  & (((\myprocessor|my_regfile|valB[28]~657_combout ))))

	.dataa(\myprocessor|my_regfile|regs:8:reg_array|r|bits:28:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datac(\myprocessor|my_regfile|valB[28]~657_combout ),
	.datad(\myprocessor|my_regfile|valB[28]~648_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[28]~658_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[28]~658 .lut_mask = 16'hBCB0;
defparam \myprocessor|my_regfile|valB[28]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N11
dffeas \myprocessor|my_regfile|regs:1:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:1:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y42_N31
dffeas \myprocessor|my_regfile|regs:3:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:3:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y42_N29
dffeas \myprocessor|my_regfile|regs:2:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:2:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y42_N29
dffeas \myprocessor|my_regfile|regs:7:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:7:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y42_N19
dffeas \myprocessor|my_regfile|regs:6:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:6:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N21
dffeas \myprocessor|my_regfile|regs:4:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:4:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N21
dffeas \myprocessor|my_regfile|regs:5:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:5:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[29]~633 (
// Equation(s):
// \myprocessor|my_regfile|valB[29]~633_combout  = (\myprocessor|my_regfile|valB[18]~63_combout  & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:29:r~q ) # ((!\myprocessor|my_regfile|valB[18]~66_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~63_combout  & (((\myprocessor|my_regfile|regs:5:reg_array|r|bits:29:r~q  & \myprocessor|my_regfile|valB[18]~66_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~63_combout ),
	.datab(\myprocessor|my_regfile|regs:4:reg_array|r|bits:29:r~q ),
	.datac(\myprocessor|my_regfile|regs:5:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~66_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[29]~633_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[29]~633 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valB[29]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[29]~634 (
// Equation(s):
// \myprocessor|my_regfile|valB[29]~634_combout  = (\myprocessor|my_regfile|valB[18]~67_combout  & ((\myprocessor|my_regfile|valB[29]~633_combout  & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:29:r~q ))) # (!\myprocessor|my_regfile|valB[29]~633_combout 
//  & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:29:r~q )))) # (!\myprocessor|my_regfile|valB[18]~67_combout  & (((\myprocessor|my_regfile|valB[29]~633_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~67_combout ),
	.datab(\myprocessor|my_regfile|regs:7:reg_array|r|bits:29:r~q ),
	.datac(\myprocessor|my_regfile|regs:6:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|my_regfile|valB[29]~633_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[29]~634_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[29]~634 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[29]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[29]~635 (
// Equation(s):
// \myprocessor|my_regfile|valB[29]~635_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:29:r~q ) # ((\myprocessor|my_regfile|valB[18]~52_combout )))) # (!\myprocessor|my_regfile|valB[18]~50_combout 
//  & (((!\myprocessor|my_regfile|valB[18]~52_combout  & \myprocessor|my_regfile|valB[29]~634_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datab(\myprocessor|my_regfile|regs:2:reg_array|r|bits:29:r~q ),
	.datac(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datad(\myprocessor|my_regfile|valB[29]~634_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[29]~635_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[29]~635 .lut_mask = 16'hADA8;
defparam \myprocessor|my_regfile|valB[29]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[29]~636 (
// Equation(s):
// \myprocessor|my_regfile|valB[29]~636_combout  = (\myprocessor|my_regfile|valB[18]~52_combout  & ((\myprocessor|my_regfile|valB[29]~635_combout  & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:29:r~q )) # (!\myprocessor|my_regfile|valB[29]~635_combout  
// & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:29:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~52_combout  & (((\myprocessor|my_regfile|valB[29]~635_combout ))))

	.dataa(\myprocessor|my_regfile|regs:1:reg_array|r|bits:29:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datac(\myprocessor|my_regfile|regs:3:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|my_regfile|valB[29]~635_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[29]~636_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[29]~636 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valB[29]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y42_N25
dffeas \myprocessor|my_regfile|regs:16:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:16:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y39_N23
dffeas \myprocessor|my_regfile|regs:24:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:24:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y42_N27
dffeas \myprocessor|my_regfile|regs:28:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:28:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y41_N13
dffeas \myprocessor|my_regfile|regs:29:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:29:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[29]~623 (
// Equation(s):
// \myprocessor|my_regfile|valB[29]~623_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:29:r~q ) # ((\myprocessor|my_regfile|valB[18]~21_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~19_combout  & (((!\myprocessor|my_regfile|valB[18]~21_combout  & \myprocessor|my_regfile|regs:29:reg_array|r|bits:29:r~q ))))

	.dataa(\myprocessor|my_regfile|regs:28:reg_array|r|bits:29:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datad(\myprocessor|my_regfile|regs:29:reg_array|r|bits:29:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[29]~623_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[29]~623 .lut_mask = 16'hCBC8;
defparam \myprocessor|my_regfile|valB[29]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N23
dffeas \myprocessor|my_regfile|regs:30:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:30:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y42_N27
dffeas \myprocessor|my_regfile|regs:31:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:31:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[29]~624 (
// Equation(s):
// \myprocessor|my_regfile|valB[29]~624_combout  = (\myprocessor|my_regfile|valB[29]~623_combout  & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:29:r~q )) # (!\myprocessor|my_regfile|valB[18]~21_combout ))) # 
// (!\myprocessor|my_regfile|valB[29]~623_combout  & (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:29:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[29]~623_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|my_regfile|regs:31:reg_array|r|bits:29:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[29]~624_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[29]~624 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[29]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N15
dffeas \myprocessor|my_regfile|regs:26:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:26:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[29]~625 (
// Equation(s):
// \myprocessor|my_regfile|valB[29]~625_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[29]~624_combout ) # ((\myprocessor|my_regfile|valB[18]~31_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & 
// (((\myprocessor|my_regfile|regs:26:reg_array|r|bits:29:r~q  & !\myprocessor|my_regfile|valB[18]~31_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[29]~624_combout ),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[29]~625_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[29]~625 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valB[29]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N8
cycloneive_lcell_comb \myprocessor|my_regfile|regs:25:reg_array|r|bits:29:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:25:reg_array|r|bits:29:r~feeder_combout  = \myprocessor|keyIn_mux|F~85_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~85_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:25:reg_array|r|bits:29:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:29:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:29:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N9
dffeas \myprocessor|my_regfile|regs:25:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:25:reg_array|r|bits:29:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:25:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y41_N17
dffeas \myprocessor|my_regfile|regs:27:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:27:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[29]~626 (
// Equation(s):
// \myprocessor|my_regfile|valB[29]~626_combout  = (\myprocessor|my_regfile|valB[29]~625_combout  & (((\myprocessor|my_regfile|regs:27:reg_array|r|bits:29:r~q ) # (!\myprocessor|my_regfile|valB[18]~31_combout )))) # 
// (!\myprocessor|my_regfile|valB[29]~625_combout  & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:29:r~q  & ((\myprocessor|my_regfile|valB[18]~31_combout ))))

	.dataa(\myprocessor|my_regfile|valB[29]~625_combout ),
	.datab(\myprocessor|my_regfile|regs:25:reg_array|r|bits:29:r~q ),
	.datac(\myprocessor|my_regfile|regs:27:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[29]~626_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[29]~626 .lut_mask = 16'hE4AA;
defparam \myprocessor|my_regfile|valB[29]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N31
dffeas \myprocessor|my_regfile|regs:19:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:19:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y43_N31
dffeas \myprocessor|my_regfile|regs:21:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:21:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N2
cycloneive_lcell_comb \myprocessor|my_regfile|regs:23:reg_array|r|bits:29:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:23:reg_array|r|bits:29:r~feeder_combout  = \myprocessor|keyIn_mux|F~85_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~85_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:23:reg_array|r|bits:29:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:29:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:29:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N3
dffeas \myprocessor|my_regfile|regs:23:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:23:reg_array|r|bits:29:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:23:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[29]~627 (
// Equation(s):
// \myprocessor|my_regfile|valB[29]~627_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout ) # ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:29:r~q )))) # 
// (!\myprocessor|my_regfile|valB[18]~21_combout  & (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:29:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|my_regfile|regs:23:reg_array|r|bits:29:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[29]~627_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[29]~627 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[29]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N20
cycloneive_lcell_comb \myprocessor|my_regfile|regs:20:reg_array|r|bits:29:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:20:reg_array|r|bits:29:r~feeder_combout  = \myprocessor|keyIn_mux|F~85_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~85_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:20:reg_array|r|bits:29:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:29:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:29:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N21
dffeas \myprocessor|my_regfile|regs:20:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:20:reg_array|r|bits:29:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:20:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y41_N5
dffeas \myprocessor|my_regfile|regs:22:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:22:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[29]~628 (
// Equation(s):
// \myprocessor|my_regfile|valB[29]~628_combout  = (\myprocessor|my_regfile|valB[29]~627_combout  & (((\myprocessor|my_regfile|regs:22:reg_array|r|bits:29:r~q ) # (!\myprocessor|my_regfile|valB[18]~19_combout )))) # 
// (!\myprocessor|my_regfile|valB[29]~627_combout  & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:29:r~q  & ((\myprocessor|my_regfile|valB[18]~19_combout ))))

	.dataa(\myprocessor|my_regfile|valB[29]~627_combout ),
	.datab(\myprocessor|my_regfile|regs:20:reg_array|r|bits:29:r~q ),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[29]~628_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[29]~628 .lut_mask = 16'hE4AA;
defparam \myprocessor|my_regfile|valB[29]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N19
dffeas \myprocessor|my_regfile|regs:18:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:18:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[29]~629 (
// Equation(s):
// \myprocessor|my_regfile|valB[29]~629_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout ) # ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:29:r~q )))) # 
// (!\myprocessor|my_regfile|valB[18]~31_combout  & (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|regs:18:reg_array|r|bits:29:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|my_regfile|regs:18:reg_array|r|bits:29:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[29]~629_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[29]~629 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_regfile|valB[29]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[29]~630 (
// Equation(s):
// \myprocessor|my_regfile|valB[29]~630_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[29]~629_combout  & (\myprocessor|my_regfile|regs:19:reg_array|r|bits:29:r~q )) # (!\myprocessor|my_regfile|valB[29]~629_combout  
// & ((\myprocessor|my_regfile|valB[29]~628_combout ))))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[29]~629_combout ))))

	.dataa(\myprocessor|my_regfile|regs:19:reg_array|r|bits:29:r~q ),
	.datab(\myprocessor|my_regfile|valB[29]~628_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datad(\myprocessor|my_regfile|valB[29]~629_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[29]~630_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[29]~630 .lut_mask = 16'hAFC0;
defparam \myprocessor|my_regfile|valB[29]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[29]~631 (
// Equation(s):
// \myprocessor|my_regfile|valB[29]~631_combout  = (\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[18]~35_combout ) # ((\myprocessor|my_regfile|valB[29]~626_combout )))) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & 
// (!\myprocessor|my_regfile|valB[18]~35_combout  & ((\myprocessor|my_regfile|valB[29]~630_combout ))))

	.dataa(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datac(\myprocessor|my_regfile|valB[29]~626_combout ),
	.datad(\myprocessor|my_regfile|valB[29]~630_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[29]~631_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[29]~631 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_regfile|valB[29]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[29]~632 (
// Equation(s):
// \myprocessor|my_regfile|valB[29]~632_combout  = (\myprocessor|my_regfile|valB[18]~35_combout  & ((\myprocessor|my_regfile|valB[29]~631_combout  & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:29:r~q ))) # 
// (!\myprocessor|my_regfile|valB[29]~631_combout  & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:29:r~q )))) # (!\myprocessor|my_regfile|valB[18]~35_combout  & (((\myprocessor|my_regfile|valB[29]~631_combout ))))

	.dataa(\myprocessor|my_regfile|regs:16:reg_array|r|bits:29:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datac(\myprocessor|my_regfile|regs:24:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|my_regfile|valB[29]~631_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[29]~632_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[29]~632 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[29]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[29]~637 (
// Equation(s):
// \myprocessor|my_regfile|valB[29]~637_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & (\myprocessor|my_regfile|valB[18]~42_combout )) # (!\myprocessor|my_regfile|valB[18]~47_combout  & ((\myprocessor|my_regfile|valB[18]~42_combout  & 
// ((\myprocessor|my_regfile|valB[29]~632_combout ))) # (!\myprocessor|my_regfile|valB[18]~42_combout  & (\myprocessor|my_regfile|valB[29]~636_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datac(\myprocessor|my_regfile|valB[29]~636_combout ),
	.datad(\myprocessor|my_regfile|valB[29]~632_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[29]~637_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[29]~637 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[29]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N15
dffeas \myprocessor|my_regfile|regs:8:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|keyIn_mux|F~85_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:8:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N9
dffeas \myprocessor|my_regfile|regs:11:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:11:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N31
dffeas \myprocessor|my_regfile|regs:10:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:10:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N5
dffeas \myprocessor|my_regfile|regs:9:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:9:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[29]~621 (
// Equation(s):
// \myprocessor|my_regfile|valB[29]~621_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout ) # ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:29:r~q )))) # (!\myprocessor|my_regfile|valB[18]~31_combout 
//  & (!\myprocessor|my_regfile|valB[18]~27_combout  & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:29:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|my_regfile|regs:9:reg_array|r|bits:29:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[29]~621_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[29]~621 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[29]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N25
dffeas \myprocessor|my_regfile|regs:15:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:15:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y42_N1
dffeas \myprocessor|my_regfile|regs:13:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:13:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[29]~619 (
// Equation(s):
// \myprocessor|my_regfile|valB[29]~619_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[18]~21_combout )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[18]~21_combout  & 
// (\myprocessor|my_regfile|regs:15:reg_array|r|bits:29:r~q )) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:29:r~q )))))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|regs:15:reg_array|r|bits:29:r~q ),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[29]~619_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[29]~619 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valB[29]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N21
dffeas \myprocessor|my_regfile|regs:14:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:14:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y42_N19
dffeas \myprocessor|my_regfile|regs:12:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:12:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[29]~620 (
// Equation(s):
// \myprocessor|my_regfile|valB[29]~620_combout  = (\myprocessor|my_regfile|valB[29]~619_combout  & (((\myprocessor|my_regfile|regs:14:reg_array|r|bits:29:r~q )) # (!\myprocessor|my_regfile|valB[18]~19_combout ))) # 
// (!\myprocessor|my_regfile|valB[29]~619_combout  & (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:29:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[29]~619_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:14:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|my_regfile|regs:12:reg_array|r|bits:29:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[29]~620_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[29]~620 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[29]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[29]~622 (
// Equation(s):
// \myprocessor|my_regfile|valB[29]~622_combout  = (\myprocessor|my_regfile|valB[29]~621_combout  & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:29:r~q ) # ((!\myprocessor|my_regfile|valB[18]~27_combout )))) # 
// (!\myprocessor|my_regfile|valB[29]~621_combout  & (((\myprocessor|my_regfile|valB[18]~27_combout  & \myprocessor|my_regfile|valB[29]~620_combout ))))

	.dataa(\myprocessor|my_regfile|regs:11:reg_array|r|bits:29:r~q ),
	.datab(\myprocessor|my_regfile|valB[29]~621_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datad(\myprocessor|my_regfile|valB[29]~620_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[29]~622_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[29]~622 .lut_mask = 16'hBC8C;
defparam \myprocessor|my_regfile|valB[29]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[29]~638 (
// Equation(s):
// \myprocessor|my_regfile|valB[29]~638_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & ((\myprocessor|my_regfile|valB[29]~637_combout  & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:29:r~q )) # (!\myprocessor|my_regfile|valB[29]~637_combout  
// & ((\myprocessor|my_regfile|valB[29]~622_combout ))))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & (\myprocessor|my_regfile|valB[29]~637_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datab(\myprocessor|my_regfile|valB[29]~637_combout ),
	.datac(\myprocessor|my_regfile|regs:8:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|my_regfile|valB[29]~622_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[29]~638_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[29]~638 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valB[29]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\myprocessor|my_control|MemWrite~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|my_regfile|valB[29]~638_combout ,\myprocessor|my_regfile|valB[28]~658_combout }),
	.portaaddr({\myprocessor|my_alu|R[11]~99_combout ,\myprocessor|my_alu|R[10]~13_combout ,\myprocessor|my_alu|R[9]~83_combout ,\myprocessor|my_alu|R[8]~91_combout ,\myprocessor|my_alu|R[7]~69_combout ,\myprocessor|my_alu|R[6]~76_combout ,\myprocessor|my_alu|R[5]~57_combout ,
\myprocessor|my_alu|R[4]~62_combout ,\myprocessor|my_alu|R[3]~43_combout ,\myprocessor|my_alu|R[2]~49_combout ,\myprocessor|my_alu|R[1]~27_combout ,\myprocessor|my_alu|R[0]~21_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28 .init_file = "test-fibonacci-dmem.hex";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N24
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[28]~74 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[28]~74_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27]) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [29]))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(gnd),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[28]~74_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[28]~74 .lut_mask = 16'hFFAF;
defparam \myprocessor|MemtoReg_mux|F[28]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N20
cycloneive_lcell_comb \myprocessor|ALUSrc_mux|F[28]~28 (
// Equation(s):
// \myprocessor|ALUSrc_mux|F[28]~28_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_regfile|valB[28]~658_combout 
// )))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|valB[28]~658_combout ),
	.cin(gnd),
	.combout(\myprocessor|ALUSrc_mux|F[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|ALUSrc_mux|F[28]~28 .lut_mask = 16'hDD88;
defparam \myprocessor|ALUSrc_mux|F[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N31
dffeas \myprocessor|my_regfile|regs:13:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~83_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:13:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N31
dffeas \myprocessor|my_regfile|regs:14:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~83_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:14:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y42_N15
dffeas \myprocessor|my_regfile|regs:12:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~83_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:12:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[27]~562 (
// Equation(s):
// \myprocessor|my_regfile|valA[27]~562_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:27:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:27:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|regs:14:reg_array|r|bits:27:r~q ),
	.datac(\myprocessor|my_regfile|regs:12:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[27]~562_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[27]~562 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valA[27]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N29
dffeas \myprocessor|my_regfile|regs:15:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~83_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:15:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[27]~563 (
// Equation(s):
// \myprocessor|my_regfile|valA[27]~563_combout  = (\myprocessor|my_regfile|valA[27]~562_combout  & (((\myprocessor|my_regfile|regs:15:reg_array|r|bits:27:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|my_regfile|valA[27]~562_combout  & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:27:r~q  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|my_regfile|regs:13:reg_array|r|bits:27:r~q ),
	.datab(\myprocessor|my_regfile|valA[27]~562_combout ),
	.datac(\myprocessor|my_regfile|regs:15:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[27]~563_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[27]~563 .lut_mask = 16'hE2CC;
defparam \myprocessor|my_regfile|valA[27]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N27
dffeas \myprocessor|my_regfile|regs:26:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~83_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:26:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N3
dffeas \myprocessor|my_regfile|regs:30:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~83_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:30:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N13
dffeas \myprocessor|my_regfile|regs:18:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~83_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:18:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y40_N21
dffeas \myprocessor|my_regfile|regs:22:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~83_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:22:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[27]~549 (
// Equation(s):
// \myprocessor|my_regfile|valA[27]~549_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:27:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:27:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|my_regfile|regs:22:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[27]~549_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[27]~549 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[27]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[27]~550 (
// Equation(s):
// \myprocessor|my_regfile|valA[27]~550_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[27]~549_combout  & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:27:r~q ))) # 
// (!\myprocessor|my_regfile|valA[27]~549_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:27:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|valA[27]~549_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|regs:26:reg_array|r|bits:27:r~q ),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|my_regfile|valA[27]~549_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[27]~550_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[27]~550 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[27]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N4
cycloneive_lcell_comb \myprocessor|my_regfile|regs:20:reg_array|r|bits:27:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:20:reg_array|r|bits:27:r~feeder_combout  = \myprocessor|keyIn_mux|F~83_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~83_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:20:reg_array|r|bits:27:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:27:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:27:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N5
dffeas \myprocessor|my_regfile|regs:20:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:20:reg_array|r|bits:27:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:20:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y41_N11
dffeas \myprocessor|my_regfile|regs:28:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~83_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:28:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y41_N17
dffeas \myprocessor|my_regfile|regs:16:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~83_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:16:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y39_N21
dffeas \myprocessor|my_regfile|regs:24:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~83_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:24:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[27]~551 (
// Equation(s):
// \myprocessor|my_regfile|valA[27]~551_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:27:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:27:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|my_regfile|regs:24:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[27]~551_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[27]~551 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[27]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[27]~552 (
// Equation(s):
// \myprocessor|my_regfile|valA[27]~552_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[27]~551_combout  & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:27:r~q ))) # 
// (!\myprocessor|my_regfile|valA[27]~551_combout  & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:27:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|valA[27]~551_combout ))))

	.dataa(\myprocessor|my_regfile|regs:20:reg_array|r|bits:27:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|my_regfile|valA[27]~551_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[27]~552_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[27]~552 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[27]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[27]~553 (
// Equation(s):
// \myprocessor|my_regfile|valA[27]~553_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\myprocessor|my_regfile|valA[27]~550_combout )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[27]~552_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|valA[27]~550_combout ),
	.datad(\myprocessor|my_regfile|valA[27]~552_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[27]~553_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[27]~553 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_regfile|valA[27]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N23
dffeas \myprocessor|my_regfile|regs:17:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~83_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:17:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N10
cycloneive_lcell_comb \myprocessor|my_regfile|regs:25:reg_array|r|bits:27:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:25:reg_array|r|bits:27:r~feeder_combout  = \myprocessor|keyIn_mux|F~83_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~83_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:25:reg_array|r|bits:27:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:27:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:27:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N11
dffeas \myprocessor|my_regfile|regs:25:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:25:reg_array|r|bits:27:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:25:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[27]~547 (
// Equation(s):
// \myprocessor|my_regfile|valA[27]~547_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:27:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:27:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|my_regfile|regs:25:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[27]~547_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[27]~547 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[27]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N21
dffeas \myprocessor|my_regfile|regs:29:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~83_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:29:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N23
dffeas \myprocessor|my_regfile|regs:21:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~83_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:21:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[27]~548 (
// Equation(s):
// \myprocessor|my_regfile|valA[27]~548_combout  = (\myprocessor|my_regfile|valA[27]~547_combout  & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:27:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]))) # 
// (!\myprocessor|my_regfile|valA[27]~547_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:27:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[27]~547_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|my_regfile|regs:21:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[27]~548_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[27]~548 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[27]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N13
dffeas \myprocessor|my_regfile|regs:19:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~83_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:19:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N4
cycloneive_lcell_comb \myprocessor|my_regfile|regs:23:reg_array|r|bits:27:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:23:reg_array|r|bits:27:r~feeder_combout  = \myprocessor|keyIn_mux|F~83_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~83_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:23:reg_array|r|bits:27:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:27:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:27:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N5
dffeas \myprocessor|my_regfile|regs:23:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:23:reg_array|r|bits:27:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:23:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[27]~554 (
// Equation(s):
// \myprocessor|my_regfile|valA[27]~554_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:27:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (\myprocessor|my_regfile|regs:19:reg_array|r|bits:27:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|my_regfile|regs:23:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[27]~554_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[27]~554 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[27]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N27
dffeas \myprocessor|my_regfile|regs:31:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~83_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:31:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y41_N27
dffeas \myprocessor|my_regfile|regs:27:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~83_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:27:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[27]~555 (
// Equation(s):
// \myprocessor|my_regfile|valA[27]~555_combout  = (\myprocessor|my_regfile|valA[27]~554_combout  & (((\myprocessor|my_regfile|regs:31:reg_array|r|bits:27:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))) # 
// (!\myprocessor|my_regfile|valA[27]~554_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:27:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[27]~554_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|my_regfile|regs:27:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[27]~555_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[27]~555 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[27]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[27]~556 (
// Equation(s):
// \myprocessor|my_regfile|valA[27]~556_combout  = (\myprocessor|my_regfile|valA[27]~553_combout  & (((\myprocessor|my_regfile|valA[27]~555_combout )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))) # 
// (!\myprocessor|my_regfile|valA[27]~553_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|valA[27]~548_combout )))

	.dataa(\myprocessor|my_regfile|valA[27]~553_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|valA[27]~548_combout ),
	.datad(\myprocessor|my_regfile|valA[27]~555_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[27]~556_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[27]~556 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valA[27]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N7
dffeas \myprocessor|my_regfile|regs:1:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~83_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:1:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N15
dffeas \myprocessor|my_regfile|regs:4:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~83_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:4:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N11
dffeas \myprocessor|my_regfile|regs:6:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~83_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:6:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[27]~557 (
// Equation(s):
// \myprocessor|my_regfile|valA[27]~557_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:27:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (\myprocessor|my_regfile|regs:4:reg_array|r|bits:27:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:4:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|my_regfile|regs:6:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[27]~557_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[27]~557 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[27]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N23
dffeas \myprocessor|my_regfile|regs:5:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~83_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:5:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[27]~558 (
// Equation(s):
// \myprocessor|my_regfile|valA[27]~558_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[27]~557_combout  & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:27:r~q )) # 
// (!\myprocessor|my_regfile|valA[27]~557_combout  & ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:27:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|valA[27]~557_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|valA[27]~557_combout ),
	.datac(\myprocessor|my_regfile|regs:7:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|my_regfile|regs:5:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[27]~558_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[27]~558 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[27]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[27]~559 (
// Equation(s):
// \myprocessor|my_regfile|valA[27]~559_combout  = (\myprocessor|my_regfile|valA[8]~18_combout  & (((\myprocessor|my_regfile|valA[27]~558_combout )) # (!\myprocessor|my_regfile|valA[8]~17_combout ))) # (!\myprocessor|my_regfile|valA[8]~18_combout  & 
// (\myprocessor|my_regfile|valA[8]~17_combout  & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:27:r~q )))

	.dataa(\myprocessor|my_regfile|valA[8]~18_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~17_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|my_regfile|valA[27]~558_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[27]~559_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[27]~559 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valA[27]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N3
dffeas \myprocessor|my_regfile|regs:2:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~83_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:2:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y44_N29
dffeas \myprocessor|my_regfile|regs:3:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~83_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:3:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[27]~560 (
// Equation(s):
// \myprocessor|my_regfile|valA[27]~560_combout  = (\myprocessor|my_regfile|valA[27]~559_combout  & (((\myprocessor|my_regfile|regs:3:reg_array|r|bits:27:r~q )) # (!\myprocessor|my_regfile|valA[8]~14_combout ))) # 
// (!\myprocessor|my_regfile|valA[27]~559_combout  & (\myprocessor|my_regfile|valA[8]~14_combout  & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:27:r~q )))

	.dataa(\myprocessor|my_regfile|valA[27]~559_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~14_combout ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|my_regfile|regs:3:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[27]~560_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[27]~560 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valA[27]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[27]~561 (
// Equation(s):
// \myprocessor|my_regfile|valA[27]~561_combout  = (\myprocessor|my_regfile|valA[8]~10_combout  & ((\myprocessor|my_regfile|valA[27]~556_combout ) # ((\myprocessor|my_regfile|valA[8]~13_combout )))) # (!\myprocessor|my_regfile|valA[8]~10_combout  & 
// (((\myprocessor|my_regfile|valA[27]~560_combout  & !\myprocessor|my_regfile|valA[8]~13_combout ))))

	.dataa(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datab(\myprocessor|my_regfile|valA[27]~556_combout ),
	.datac(\myprocessor|my_regfile|valA[27]~560_combout ),
	.datad(\myprocessor|my_regfile|valA[8]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[27]~561_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[27]~561 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valA[27]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N25
dffeas \myprocessor|my_regfile|regs:9:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~83_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:9:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N3
dffeas \myprocessor|my_regfile|regs:8:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|keyIn_mux|F~83_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:8:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[27]~545 (
// Equation(s):
// \myprocessor|my_regfile|valA[27]~545_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:27:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:27:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|my_regfile|regs:8:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[27]~545_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[27]~545 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valA[27]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N19
dffeas \myprocessor|my_regfile|regs:11:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~83_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:11:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N1
dffeas \myprocessor|my_regfile|regs:10:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~83_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:10:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[27]~546 (
// Equation(s):
// \myprocessor|my_regfile|valA[27]~546_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[27]~545_combout  & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:27:r~q )) # 
// (!\myprocessor|my_regfile|valA[27]~545_combout  & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:27:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|valA[27]~545_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|valA[27]~545_combout ),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|my_regfile|regs:10:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[27]~546_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[27]~546 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[27]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[27]~564 (
// Equation(s):
// \myprocessor|my_regfile|valA[27]~564_combout  = (\myprocessor|my_regfile|valA[8]~13_combout  & ((\myprocessor|my_regfile|valA[27]~561_combout  & (\myprocessor|my_regfile|valA[27]~563_combout )) # (!\myprocessor|my_regfile|valA[27]~561_combout  & 
// ((\myprocessor|my_regfile|valA[27]~546_combout ))))) # (!\myprocessor|my_regfile|valA[8]~13_combout  & (((\myprocessor|my_regfile|valA[27]~561_combout ))))

	.dataa(\myprocessor|my_regfile|valA[27]~563_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datac(\myprocessor|my_regfile|valA[27]~561_combout ),
	.datad(\myprocessor|my_regfile|valA[27]~546_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[27]~564_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[27]~564 .lut_mask = 16'hBCB0;
defparam \myprocessor|my_regfile|valA[27]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N12
cycloneive_lcell_comb \myprocessor|my_alu|R_or[27] (
// Equation(s):
// \myprocessor|my_alu|R_or [27] = (\myprocessor|my_regfile|valA[27]~564_combout ) # ((\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// (\myprocessor|my_regfile|valB[27]~598_combout )))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(\myprocessor|my_regfile|valB[27]~598_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\myprocessor|my_regfile|valA[27]~564_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R_or [27]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R_or[27] .lut_mask = 16'hFFE4;
defparam \myprocessor|my_alu|R_or[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\myprocessor|my_control|MemWrite~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|my_regfile|valB[27]~598_combout ,\myprocessor|my_regfile|valB[26]~618_combout }),
	.portaaddr({\myprocessor|my_alu|R[11]~99_combout ,\myprocessor|my_alu|R[10]~13_combout ,\myprocessor|my_alu|R[9]~83_combout ,\myprocessor|my_alu|R[8]~91_combout ,\myprocessor|my_alu|R[7]~69_combout ,\myprocessor|my_alu|R[6]~76_combout ,\myprocessor|my_alu|R[5]~57_combout ,
\myprocessor|my_alu|R[4]~62_combout ,\myprocessor|my_alu|R[3]~43_combout ,\myprocessor|my_alu|R[2]~49_combout ,\myprocessor|my_alu|R[1]~27_combout ,\myprocessor|my_alu|R[0]~21_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26 .init_file = "test-fibonacci-dmem.hex";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N6
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper1|carry[3]~1 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper1|carry[3]~1_combout  = (\myprocessor|my_alu|adder_inst|upper1|carry[2]~0_combout  & ((\myprocessor|my_regfile|valA[18]~384_combout ) # (\myprocessor|ALUSrc_mux|F[18]~18_combout  $ 
// (\myprocessor|my_control|func[0]~0_combout )))) # (!\myprocessor|my_alu|adder_inst|upper1|carry[2]~0_combout  & (\myprocessor|my_regfile|valA[18]~384_combout  & (\myprocessor|ALUSrc_mux|F[18]~18_combout  $ (\myprocessor|my_control|func[0]~0_combout ))))

	.dataa(\myprocessor|my_alu|adder_inst|upper1|carry[2]~0_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[18]~18_combout ),
	.datac(\myprocessor|my_regfile|valA[18]~384_combout ),
	.datad(\myprocessor|my_control|func[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper1|carry[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper1|carry[3]~1 .lut_mask = 16'hB2E8;
defparam \myprocessor|my_alu|adder_inst|upper1|carry[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N0
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper1|carry[4]~2 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper1|carry[4]~2_combout  = (\myprocessor|my_alu|adder_inst|upper1|carry[3]~1_combout  & ((\myprocessor|my_regfile|valA[19]~404_combout ) # (\myprocessor|my_control|func[0]~0_combout  $ 
// (\myprocessor|ALUSrc_mux|F[19]~17_combout )))) # (!\myprocessor|my_alu|adder_inst|upper1|carry[3]~1_combout  & (\myprocessor|my_regfile|valA[19]~404_combout  & (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|ALUSrc_mux|F[19]~17_combout ))))

	.dataa(\myprocessor|my_alu|adder_inst|upper1|carry[3]~1_combout ),
	.datab(\myprocessor|my_control|func[0]~0_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[19]~17_combout ),
	.datad(\myprocessor|my_regfile|valA[19]~404_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper1|carry[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper1|carry[4]~2 .lut_mask = 16'hBE28;
defparam \myprocessor|my_alu|adder_inst|upper1|carry[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N0
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper1|carry[5]~3 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper1|carry[5]~3_combout  = (\myprocessor|my_regfile|valA[20]~424_combout  & ((\myprocessor|my_alu|adder_inst|upper1|carry[4]~2_combout ) # (\myprocessor|ALUSrc_mux|F[20]~20_combout  $ 
// (\myprocessor|my_control|func[0]~0_combout )))) # (!\myprocessor|my_regfile|valA[20]~424_combout  & (\myprocessor|my_alu|adder_inst|upper1|carry[4]~2_combout  & (\myprocessor|ALUSrc_mux|F[20]~20_combout  $ (\myprocessor|my_control|func[0]~0_combout ))))

	.dataa(\myprocessor|my_regfile|valA[20]~424_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[20]~20_combout ),
	.datac(\myprocessor|my_alu|adder_inst|upper1|carry[4]~2_combout ),
	.datad(\myprocessor|my_control|func[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper1|carry[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper1|carry[5]~3 .lut_mask = 16'hB2E8;
defparam \myprocessor|my_alu|adder_inst|upper1|carry[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper1|carry[6]~4 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper1|carry[6]~4_combout  = (\myprocessor|my_regfile|valA[21]~444_combout  & ((\myprocessor|my_alu|adder_inst|upper1|carry[5]~3_combout ) # (\myprocessor|ALUSrc_mux|F[21]~19_combout  $ 
// (\myprocessor|my_control|func[0]~0_combout )))) # (!\myprocessor|my_regfile|valA[21]~444_combout  & (\myprocessor|my_alu|adder_inst|upper1|carry[5]~3_combout  & (\myprocessor|ALUSrc_mux|F[21]~19_combout  $ (\myprocessor|my_control|func[0]~0_combout ))))

	.dataa(\myprocessor|my_regfile|valA[21]~444_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[21]~19_combout ),
	.datac(\myprocessor|my_control|func[0]~0_combout ),
	.datad(\myprocessor|my_alu|adder_inst|upper1|carry[5]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper1|carry[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper1|carry[6]~4 .lut_mask = 16'hBE28;
defparam \myprocessor|my_alu|adder_inst|upper1|carry[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N28
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper1|carry[7]~5 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper1|carry[7]~5_combout  = (\myprocessor|my_alu|adder_inst|upper1|carry[6]~4_combout  & ((\myprocessor|my_regfile|valA[22]~464_combout ) # (\myprocessor|my_control|func[0]~0_combout  $ 
// (\myprocessor|ALUSrc_mux|F[22]~22_combout )))) # (!\myprocessor|my_alu|adder_inst|upper1|carry[6]~4_combout  & (\myprocessor|my_regfile|valA[22]~464_combout  & (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|ALUSrc_mux|F[22]~22_combout ))))

	.dataa(\myprocessor|my_alu|adder_inst|upper1|carry[6]~4_combout ),
	.datab(\myprocessor|my_control|func[0]~0_combout ),
	.datac(\myprocessor|my_regfile|valA[22]~464_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[22]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper1|carry[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper1|carry[7]~5 .lut_mask = 16'hB2E8;
defparam \myprocessor|my_alu|adder_inst|upper1|carry[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N10
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper1|carry[8]~6 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper1|carry[8]~6_combout  = (\myprocessor|my_regfile|valA[23]~484_combout  & ((\myprocessor|my_alu|adder_inst|upper1|carry[7]~5_combout ) # (\myprocessor|my_control|func[0]~0_combout  $ 
// (\myprocessor|ALUSrc_mux|F[23]~21_combout )))) # (!\myprocessor|my_regfile|valA[23]~484_combout  & (\myprocessor|my_alu|adder_inst|upper1|carry[7]~5_combout  & (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|ALUSrc_mux|F[23]~21_combout ))))

	.dataa(\myprocessor|my_control|func[0]~0_combout ),
	.datab(\myprocessor|my_regfile|valA[23]~484_combout ),
	.datac(\myprocessor|my_alu|adder_inst|upper1|carry[7]~5_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[23]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper1|carry[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper1|carry[8]~6 .lut_mask = 16'hD4E8;
defparam \myprocessor|my_alu|adder_inst|upper1|carry[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N28
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper1|carry[9]~7 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper1|carry[9]~7_combout  = (\myprocessor|my_regfile|valA[24]~504_combout  & ((\myprocessor|my_alu|adder_inst|upper1|carry[8]~6_combout ) # (\myprocessor|ALUSrc_mux|F[24]~24_combout  $ 
// (\myprocessor|my_control|func[0]~0_combout )))) # (!\myprocessor|my_regfile|valA[24]~504_combout  & (\myprocessor|my_alu|adder_inst|upper1|carry[8]~6_combout  & (\myprocessor|ALUSrc_mux|F[24]~24_combout  $ (\myprocessor|my_control|func[0]~0_combout ))))

	.dataa(\myprocessor|my_regfile|valA[24]~504_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[24]~24_combout ),
	.datac(\myprocessor|my_control|func[0]~0_combout ),
	.datad(\myprocessor|my_alu|adder_inst|upper1|carry[8]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper1|carry[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper1|carry[9]~7 .lut_mask = 16'hBE28;
defparam \myprocessor|my_alu|adder_inst|upper1|carry[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N28
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper1|carry[10]~8 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper1|carry[10]~8_combout  = (\myprocessor|my_regfile|valA[25]~524_combout  & ((\myprocessor|my_alu|adder_inst|upper1|carry[9]~7_combout ) # (\myprocessor|my_control|func[0]~0_combout  $ 
// (\myprocessor|ALUSrc_mux|F[25]~23_combout )))) # (!\myprocessor|my_regfile|valA[25]~524_combout  & (\myprocessor|my_alu|adder_inst|upper1|carry[9]~7_combout  & (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|ALUSrc_mux|F[25]~23_combout ))))

	.dataa(\myprocessor|my_control|func[0]~0_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[25]~23_combout ),
	.datac(\myprocessor|my_regfile|valA[25]~524_combout ),
	.datad(\myprocessor|my_alu|adder_inst|upper1|carry[9]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper1|carry[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper1|carry[10]~8 .lut_mask = 16'hF660;
defparam \myprocessor|my_alu|adder_inst|upper1|carry[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N19
dffeas \myprocessor|my_regfile|regs:14:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~84_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:14:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y41_N9
dffeas \myprocessor|my_regfile|regs:15:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~84_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:15:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y42_N31
dffeas \myprocessor|my_regfile|regs:13:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~84_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:13:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y42_N9
dffeas \myprocessor|my_regfile|regs:12:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~84_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:12:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[26]~542 (
// Equation(s):
// \myprocessor|my_regfile|valA[26]~542_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:26:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_regfile|regs:12:reg_array|r|bits:26:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|regs:13:reg_array|r|bits:26:r~q ),
	.datac(\myprocessor|my_regfile|regs:12:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[26]~542_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[26]~542 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valA[26]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[26]~543 (
// Equation(s):
// \myprocessor|my_regfile|valA[26]~543_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[26]~542_combout  & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:26:r~q ))) # 
// (!\myprocessor|my_regfile|valA[26]~542_combout  & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:26:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[26]~542_combout ))))

	.dataa(\myprocessor|my_regfile|regs:14:reg_array|r|bits:26:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:15:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|my_regfile|valA[26]~542_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[26]~543_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[26]~543 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[26]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N15
dffeas \myprocessor|my_regfile|regs:6:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~84_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:6:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N29
dffeas \myprocessor|my_regfile|regs:7:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~84_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:7:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N9
dffeas \myprocessor|my_regfile|regs:5:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~84_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:5:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N3
dffeas \myprocessor|my_regfile|regs:4:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~84_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:4:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[26]~537 (
// Equation(s):
// \myprocessor|my_regfile|valA[26]~537_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [18] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:26:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:26:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|regs:5:reg_array|r|bits:26:r~q ),
	.datac(\myprocessor|my_regfile|regs:4:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[26]~537_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[26]~537 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valA[26]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[26]~538 (
// Equation(s):
// \myprocessor|my_regfile|valA[26]~538_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[26]~537_combout  & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:26:r~q ))) # 
// (!\myprocessor|my_regfile|valA[26]~537_combout  & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:26:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[26]~537_combout ))))

	.dataa(\myprocessor|my_regfile|regs:6:reg_array|r|bits:26:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:7:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|my_regfile|valA[26]~537_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[26]~538_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[26]~538 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[26]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N9
dffeas \myprocessor|my_regfile|regs:1:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~84_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:1:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[26]~539 (
// Equation(s):
// \myprocessor|my_regfile|valA[26]~539_combout  = (\myprocessor|my_regfile|valA[8]~17_combout  & ((\myprocessor|my_regfile|valA[8]~18_combout  & (\myprocessor|my_regfile|valA[26]~538_combout )) # (!\myprocessor|my_regfile|valA[8]~18_combout  & 
// ((\myprocessor|my_regfile|regs:1:reg_array|r|bits:26:r~q ))))) # (!\myprocessor|my_regfile|valA[8]~17_combout  & (((\myprocessor|my_regfile|valA[8]~18_combout ))))

	.dataa(\myprocessor|my_regfile|valA[26]~538_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~17_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|my_regfile|valA[8]~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[26]~539_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[26]~539 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valA[26]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N23
dffeas \myprocessor|my_regfile|regs:2:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~84_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:2:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y42_N3
dffeas \myprocessor|my_regfile|regs:3:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~84_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:3:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[26]~540 (
// Equation(s):
// \myprocessor|my_regfile|valA[26]~540_combout  = (\myprocessor|my_regfile|valA[8]~14_combout  & ((\myprocessor|my_regfile|valA[26]~539_combout  & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:26:r~q ))) # (!\myprocessor|my_regfile|valA[26]~539_combout  
// & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:26:r~q )))) # (!\myprocessor|my_regfile|valA[8]~14_combout  & (\myprocessor|my_regfile|valA[26]~539_combout ))

	.dataa(\myprocessor|my_regfile|valA[8]~14_combout ),
	.datab(\myprocessor|my_regfile|valA[26]~539_combout ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|my_regfile|regs:3:reg_array|r|bits:26:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[26]~540_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[26]~540 .lut_mask = 16'hEC64;
defparam \myprocessor|my_regfile|valA[26]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N31
dffeas \myprocessor|my_regfile|regs:9:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~84_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:9:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N21
dffeas \myprocessor|my_regfile|regs:11:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~84_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:11:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N11
dffeas \myprocessor|my_regfile|regs:10:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~84_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:10:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[26]~535 (
// Equation(s):
// \myprocessor|my_regfile|valA[26]~535_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:26:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:26:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|my_regfile|regs:8:reg_array|r|bits:26:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[26]~535_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[26]~535 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valA[26]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[26]~536 (
// Equation(s):
// \myprocessor|my_regfile|valA[26]~536_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[26]~535_combout  & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:26:r~q ))) # 
// (!\myprocessor|my_regfile|valA[26]~535_combout  & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:26:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_regfile|valA[26]~535_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|regs:9:reg_array|r|bits:26:r~q ),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|my_regfile|valA[26]~535_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[26]~536_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[26]~536 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[26]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[26]~541 (
// Equation(s):
// \myprocessor|my_regfile|valA[26]~541_combout  = (\myprocessor|my_regfile|valA[8]~10_combout  & (((\myprocessor|my_regfile|valA[8]~13_combout )))) # (!\myprocessor|my_regfile|valA[8]~10_combout  & ((\myprocessor|my_regfile|valA[8]~13_combout  & 
// ((\myprocessor|my_regfile|valA[26]~536_combout ))) # (!\myprocessor|my_regfile|valA[8]~13_combout  & (\myprocessor|my_regfile|valA[26]~540_combout ))))

	.dataa(\myprocessor|my_regfile|valA[26]~540_combout ),
	.datab(\myprocessor|my_regfile|valA[26]~536_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datad(\myprocessor|my_regfile|valA[8]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[26]~541_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[26]~541 .lut_mask = 16'hFC0A;
defparam \myprocessor|my_regfile|valA[26]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N29
dffeas \myprocessor|my_regfile|regs:30:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~84_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:30:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N21
dffeas \myprocessor|my_regfile|regs:26:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~84_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:26:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N23
dffeas \myprocessor|my_regfile|regs:18:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~84_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:18:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y40_N25
dffeas \myprocessor|my_regfile|regs:22:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~84_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:22:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[26]~525 (
// Equation(s):
// \myprocessor|my_regfile|valA[26]~525_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:26:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (\myprocessor|my_regfile|regs:18:reg_array|r|bits:26:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|my_regfile|regs:22:reg_array|r|bits:26:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[26]~525_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[26]~525 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[26]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[26]~526 (
// Equation(s):
// \myprocessor|my_regfile|valA[26]~526_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[26]~525_combout  & (\myprocessor|my_regfile|regs:30:reg_array|r|bits:26:r~q )) # 
// (!\myprocessor|my_regfile|valA[26]~525_combout  & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:26:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|valA[26]~525_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|regs:30:reg_array|r|bits:26:r~q ),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|my_regfile|valA[26]~525_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[26]~526_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[26]~526 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valA[26]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N0
cycloneive_lcell_comb \myprocessor|my_regfile|regs:23:reg_array|r|bits:26:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:23:reg_array|r|bits:26:r~feeder_combout  = \myprocessor|keyIn_mux|F~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|keyIn_mux|F~84_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:23:reg_array|r|bits:26:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:26:r~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:26:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N1
dffeas \myprocessor|my_regfile|regs:23:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:23:reg_array|r|bits:26:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:23:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y42_N3
dffeas \myprocessor|my_regfile|regs:19:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~84_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:19:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[26]~532 (
// Equation(s):
// \myprocessor|my_regfile|valA[26]~532_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:26:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:26:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:23:reg_array|r|bits:26:r~q ),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[26]~532_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[26]~532 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valA[26]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N25
dffeas \myprocessor|my_regfile|regs:31:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~84_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:31:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y41_N23
dffeas \myprocessor|my_regfile|regs:27:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~84_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:27:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[26]~533 (
// Equation(s):
// \myprocessor|my_regfile|valA[26]~533_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[26]~532_combout  & (\myprocessor|my_regfile|regs:31:reg_array|r|bits:26:r~q )) # 
// (!\myprocessor|my_regfile|valA[26]~532_combout  & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:26:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|valA[26]~532_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|valA[26]~532_combout ),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|my_regfile|regs:27:reg_array|r|bits:26:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[26]~533_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[26]~533 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[26]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N25
dffeas \myprocessor|my_regfile|regs:17:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~84_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:17:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y44_N31
dffeas \myprocessor|my_regfile|regs:25:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~84_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:25:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[26]~527 (
// Equation(s):
// \myprocessor|my_regfile|valA[26]~527_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:26:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:26:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|my_regfile|regs:25:reg_array|r|bits:26:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[26]~527_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[26]~527 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[26]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N17
dffeas \myprocessor|my_regfile|regs:21:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~84_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:21:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y41_N19
dffeas \myprocessor|my_regfile|regs:29:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~84_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:29:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[26]~528 (
// Equation(s):
// \myprocessor|my_regfile|valA[26]~528_combout  = (\myprocessor|my_regfile|valA[26]~527_combout  & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:26:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|my_regfile|valA[26]~527_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:26:r~q  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|my_regfile|valA[26]~527_combout ),
	.datab(\myprocessor|my_regfile|regs:21:reg_array|r|bits:26:r~q ),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[26]~528_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[26]~528 .lut_mask = 16'hE4AA;
defparam \myprocessor|my_regfile|valA[26]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N7
dffeas \myprocessor|my_regfile|regs:16:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~84_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:16:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y39_N29
dffeas \myprocessor|my_regfile|regs:24:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~84_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:24:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[26]~529 (
// Equation(s):
// \myprocessor|my_regfile|valA[26]~529_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:26:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:26:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|my_regfile|regs:24:reg_array|r|bits:26:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[26]~529_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[26]~529 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[26]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N13
dffeas \myprocessor|my_regfile|regs:28:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~84_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:28:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N10
cycloneive_lcell_comb \myprocessor|my_regfile|regs:20:reg_array|r|bits:26:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:20:reg_array|r|bits:26:r~feeder_combout  = \myprocessor|keyIn_mux|F~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~84_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:20:reg_array|r|bits:26:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:26:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:26:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N11
dffeas \myprocessor|my_regfile|regs:20:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:20:reg_array|r|bits:26:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:20:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[26]~530 (
// Equation(s):
// \myprocessor|my_regfile|valA[26]~530_combout  = (\myprocessor|my_regfile|valA[26]~529_combout  & (((\myprocessor|my_regfile|regs:28:reg_array|r|bits:26:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]))) # 
// (!\myprocessor|my_regfile|valA[26]~529_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:26:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[26]~529_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|my_regfile|regs:20:reg_array|r|bits:26:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[26]~530_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[26]~530 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[26]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[26]~531 (
// Equation(s):
// \myprocessor|my_regfile|valA[26]~531_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|valA[26]~528_combout )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[26]~530_combout )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|valA[26]~528_combout ),
	.datad(\myprocessor|my_regfile|valA[26]~530_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[26]~531_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[26]~531 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valA[26]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[26]~534 (
// Equation(s):
// \myprocessor|my_regfile|valA[26]~534_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[26]~531_combout  & ((\myprocessor|my_regfile|valA[26]~533_combout ))) # 
// (!\myprocessor|my_regfile|valA[26]~531_combout  & (\myprocessor|my_regfile|valA[26]~526_combout )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[26]~531_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|valA[26]~526_combout ),
	.datac(\myprocessor|my_regfile|valA[26]~533_combout ),
	.datad(\myprocessor|my_regfile|valA[26]~531_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[26]~534_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[26]~534 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[26]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[26]~544 (
// Equation(s):
// \myprocessor|my_regfile|valA[26]~544_combout  = (\myprocessor|my_regfile|valA[26]~541_combout  & ((\myprocessor|my_regfile|valA[26]~543_combout ) # ((!\myprocessor|my_regfile|valA[8]~10_combout )))) # (!\myprocessor|my_regfile|valA[26]~541_combout  & 
// (((\myprocessor|my_regfile|valA[8]~10_combout  & \myprocessor|my_regfile|valA[26]~534_combout ))))

	.dataa(\myprocessor|my_regfile|valA[26]~543_combout ),
	.datab(\myprocessor|my_regfile|valA[26]~541_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datad(\myprocessor|my_regfile|valA[26]~534_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[26]~544_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[26]~544 .lut_mask = 16'hBC8C;
defparam \myprocessor|my_regfile|valA[26]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N22
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper1|carry[11]~9 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper1|carry[11]~9_combout  = (\myprocessor|my_alu|adder_inst|upper1|carry[10]~8_combout  & ((\myprocessor|my_regfile|valA[26]~544_combout ) # (\myprocessor|ALUSrc_mux|F[26]~26_combout  $ 
// (\myprocessor|my_control|func[0]~0_combout )))) # (!\myprocessor|my_alu|adder_inst|upper1|carry[10]~8_combout  & (\myprocessor|my_regfile|valA[26]~544_combout  & (\myprocessor|ALUSrc_mux|F[26]~26_combout  $ (\myprocessor|my_control|func[0]~0_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[26]~26_combout ),
	.datab(\myprocessor|my_alu|adder_inst|upper1|carry[10]~8_combout ),
	.datac(\myprocessor|my_regfile|valA[26]~544_combout ),
	.datad(\myprocessor|my_control|func[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper1|carry[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper1|carry[11]~9 .lut_mask = 16'hD4E8;
defparam \myprocessor|my_alu|adder_inst|upper1|carry[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N16
cycloneive_lcell_comb \myprocessor|ALUSrc_mux|F[27]~25 (
// Equation(s):
// \myprocessor|ALUSrc_mux|F[27]~25_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_regfile|valB[27]~598_combout 
// ))

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valB[27]~598_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\myprocessor|my_control|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|ALUSrc_mux|F[27]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|ALUSrc_mux|F[27]~25 .lut_mask = 16'hF0CC;
defparam \myprocessor|ALUSrc_mux|F[27]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N30
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper1|sum[11] (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper1|sum [11] = \myprocessor|my_alu|adder_inst|upper1|carry[11]~9_combout  $ (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|my_regfile|valA[27]~564_combout  $ (\myprocessor|ALUSrc_mux|F[27]~25_combout )))

	.dataa(\myprocessor|my_alu|adder_inst|upper1|carry[11]~9_combout ),
	.datab(\myprocessor|my_control|func[0]~0_combout ),
	.datac(\myprocessor|my_regfile|valA[27]~564_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[27]~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper1|sum [11]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper1|sum[11] .lut_mask = 16'h6996;
defparam \myprocessor|my_alu|adder_inst|upper1|sum[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N14
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RNxxxx|F~14 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RNxxxx|F~14_combout  = (!\myprocessor|ALUSrc_mux|F[4]~6_combout  & (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & \myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~5_combout ))

	.dataa(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RNxxxx|F~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RNxxxx|F~14 .lut_mask = 16'h0500;
defparam \myprocessor|my_alu|shifter_inst|RNxxxx|F~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N18
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F~12 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F~12_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[0]~24_combout ))) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[1]~44_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valA[1]~44_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datad(\myprocessor|my_regfile|valA[0]~24_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F~12 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N24
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~32 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~32_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F~12_combout ))) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~13_combout ))

	.dataa(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~13_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxxNx|F~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~32 .lut_mask = 16'hFA50;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N0
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~33 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~33_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~14_combout )) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~16_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~14_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~33 .lut_mask = 16'hCFC0;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N4
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~34 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~34_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~17_combout ))) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~19_combout ))

	.dataa(gnd),
	.datab(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~19_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~34 .lut_mask = 16'hFC30;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N6
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxNxx|F[11]~4 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxNxx|F[11]~4_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~33_combout )) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~34_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~33_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~34_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxNxx|F[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxNxx|F[11]~4 .lut_mask = 16'hCCF0;
defparam \myprocessor|my_alu|shifter_inst|LxxNxx|F[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N2
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxNxxx|F[11]~9 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxNxxx|F[11]~9_combout  = (\myprocessor|ALUSrc_mux|F[3]~3_combout  & (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~32_combout ))) # (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & 
// (((\myprocessor|my_alu|shifter_inst|LxxNxx|F[11]~4_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~32_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxNxx|F[11]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxNxxx|F[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F[11]~9 .lut_mask = 16'h7340;
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N4
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxxN|F[27]~0 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxxN|F[27]~0_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[26]~544_combout ))) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[27]~564_combout ))

	.dataa(\myprocessor|my_regfile|valA[27]~564_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datad(\myprocessor|my_regfile|valA[26]~544_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxxN|F[27]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxxN|F[27]~0 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_alu|shifter_inst|LxxxxN|F[27]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N14
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~53 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~53_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~49_combout )) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxxxN|F[27]~0_combout )))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~49_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxxN|F[27]~0_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~53_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~53 .lut_mask = 16'hACAC;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N12
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~38 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~38_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~23_combout )) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~37_combout )))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~23_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~37_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~38_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~38 .lut_mask = 16'hAFA0;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N8
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~35 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~35_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~20_combout ))) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~22_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~22_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~35_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~35 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N22
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxNxx|F[19]~9 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxNxx|F[19]~9_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~35_combout ))) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~38_combout ))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~38_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~35_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxNxx|F[19]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxNxx|F[19]~9 .lut_mask = 16'hF0AA;
defparam \myprocessor|my_alu|shifter_inst|LxxNxx|F[19]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N28
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[27]~61 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[27]~61_combout  = (\myprocessor|my_alu|R[4]~51_combout  & (((\myprocessor|my_alu|R[4]~50_combout ) # (\myprocessor|my_alu|shifter_inst|LxxNxx|F[19]~9_combout )))) # (!\myprocessor|my_alu|R[4]~51_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~53_combout  & (!\myprocessor|my_alu|R[4]~50_combout )))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~53_combout ),
	.datab(\myprocessor|my_alu|R[4]~51_combout ),
	.datac(\myprocessor|my_alu|R[4]~50_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxNxx|F[19]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[27]~61_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[27]~61 .lut_mask = 16'hCEC2;
defparam \myprocessor|MemtoReg_mux|F[27]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N2
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~46 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~46_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~41_combout )) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~45_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~41_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~45_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~46_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~46 .lut_mask = 16'hCFC0;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N30
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[27]~62 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[27]~62_combout  = (\myprocessor|MemtoReg_mux|F[27]~61_combout  & ((\myprocessor|my_alu|shifter_inst|LxNxxx|F[11]~9_combout ) # ((!\myprocessor|my_alu|R[4]~50_combout )))) # (!\myprocessor|MemtoReg_mux|F[27]~61_combout  & 
// (((\myprocessor|my_alu|R[4]~50_combout  & \myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~46_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|LxNxxx|F[11]~9_combout ),
	.datab(\myprocessor|MemtoReg_mux|F[27]~61_combout ),
	.datac(\myprocessor|my_alu|R[4]~50_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~46_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[27]~62_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[27]~62 .lut_mask = 16'hBC8C;
defparam \myprocessor|MemtoReg_mux|F[27]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N0
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper0|sum[11] (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper0|sum [11] = \myprocessor|my_alu|adder_inst|upper0|carry[11]~9_combout  $ (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|my_regfile|valA[27]~564_combout  $ (\myprocessor|ALUSrc_mux|F[27]~25_combout )))

	.dataa(\myprocessor|my_alu|adder_inst|upper0|carry[11]~9_combout ),
	.datab(\myprocessor|my_control|func[0]~0_combout ),
	.datac(\myprocessor|my_regfile|valA[27]~564_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[27]~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper0|sum [11]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper0|sum[11] .lut_mask = 16'h6996;
defparam \myprocessor|my_alu|adder_inst|upper0|sum[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N2
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[27]~63 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[27]~63_combout  = (\myprocessor|MemtoReg_mux|F[24]~87_combout  & (((\myprocessor|my_control|func[2]~2_combout )))) # (!\myprocessor|MemtoReg_mux|F[24]~87_combout  & ((\myprocessor|my_control|func[2]~2_combout  & 
// (\myprocessor|MemtoReg_mux|F[27]~62_combout )) # (!\myprocessor|my_control|func[2]~2_combout  & ((\myprocessor|my_alu|adder_inst|upper0|sum [11])))))

	.dataa(\myprocessor|MemtoReg_mux|F[27]~62_combout ),
	.datab(\myprocessor|my_alu|adder_inst|upper0|sum [11]),
	.datac(\myprocessor|MemtoReg_mux|F[24]~87_combout ),
	.datad(\myprocessor|my_control|func[2]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[27]~63_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[27]~63 .lut_mask = 16'hFA0C;
defparam \myprocessor|MemtoReg_mux|F[27]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N28
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[27]~64 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[27]~64_combout  = (\myprocessor|MemtoReg_mux|F[24]~87_combout  & ((\myprocessor|MemtoReg_mux|F[27]~63_combout  & ((\myprocessor|my_alu|shifter_inst|RNxxxx|F~14_combout ))) # (!\myprocessor|MemtoReg_mux|F[27]~63_combout  & 
// (\myprocessor|my_alu|adder_inst|upper1|sum [11])))) # (!\myprocessor|MemtoReg_mux|F[24]~87_combout  & (((\myprocessor|MemtoReg_mux|F[27]~63_combout ))))

	.dataa(\myprocessor|my_alu|adder_inst|upper1|sum [11]),
	.datab(\myprocessor|MemtoReg_mux|F[24]~87_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RNxxxx|F~14_combout ),
	.datad(\myprocessor|MemtoReg_mux|F[27]~63_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[27]~64_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[27]~64 .lut_mask = 16'hF388;
defparam \myprocessor|MemtoReg_mux|F[27]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N16
cycloneive_lcell_comb \myprocessor|my_alu|R_and[27] (
// Equation(s):
// \myprocessor|my_alu|R_and [27] = (\myprocessor|my_regfile|valA[27]~564_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// (\myprocessor|my_regfile|valB[27]~598_combout ))))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(\myprocessor|my_regfile|valB[27]~598_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\myprocessor|my_regfile|valA[27]~564_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R_and [27]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R_and[27] .lut_mask = 16'hE400;
defparam \myprocessor|my_alu|R_and[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N2
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[27]~65 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[27]~65_combout  = (\myprocessor|my_control|func[1]~1_combout  & (((\myprocessor|MemtoReg_mux|F[24]~48_combout ) # (\myprocessor|my_alu|R_and [27])))) # (!\myprocessor|my_control|func[1]~1_combout  & 
// (\myprocessor|MemtoReg_mux|F[27]~64_combout  & (!\myprocessor|MemtoReg_mux|F[24]~48_combout )))

	.dataa(\myprocessor|MemtoReg_mux|F[27]~64_combout ),
	.datab(\myprocessor|my_control|func[1]~1_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[24]~48_combout ),
	.datad(\myprocessor|my_alu|R_and [27]),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[27]~65_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[27]~65 .lut_mask = 16'hCEC2;
defparam \myprocessor|MemtoReg_mux|F[27]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N14
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[27]~66 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[27]~66_combout  = (\myprocessor|MemtoReg_mux|F[24]~48_combout  & ((\myprocessor|MemtoReg_mux|F[27]~65_combout  & (\myprocessor|my_alu|R_or [27])) # (!\myprocessor|MemtoReg_mux|F[27]~65_combout  & 
// ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [27]))))) # (!\myprocessor|MemtoReg_mux|F[24]~48_combout  & (((\myprocessor|MemtoReg_mux|F[27]~65_combout ))))

	.dataa(\myprocessor|my_alu|R_or [27]),
	.datab(\myprocessor|MemtoReg_mux|F[24]~48_combout ),
	.datac(\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\myprocessor|MemtoReg_mux|F[27]~65_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[27]~66_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[27]~66 .lut_mask = 16'hBBC0;
defparam \myprocessor|MemtoReg_mux|F[27]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N2
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~83 (
// Equation(s):
// \myprocessor|keyIn_mux|F~83_combout  = (\myprocessor|keyIn_mux|F~2_combout  & \myprocessor|MemtoReg_mux|F[27]~66_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~2_combout ),
	.datad(\myprocessor|MemtoReg_mux|F[27]~66_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~83_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~83 .lut_mask = 16'hF000;
defparam \myprocessor|keyIn_mux|F~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N1
dffeas \myprocessor|my_regfile|regs:7:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~83_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:7:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[27]~593 (
// Equation(s):
// \myprocessor|my_regfile|valB[27]~593_combout  = (\myprocessor|my_regfile|valB[18]~66_combout  & ((\myprocessor|my_regfile|valB[18]~63_combout  & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:27:r~q ))) # (!\myprocessor|my_regfile|valB[18]~63_combout  
// & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:27:r~q )))) # (!\myprocessor|my_regfile|valB[18]~66_combout  & (\myprocessor|my_regfile|valB[18]~63_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~66_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~63_combout ),
	.datac(\myprocessor|my_regfile|regs:5:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|my_regfile|regs:4:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[27]~593_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[27]~593 .lut_mask = 16'hEC64;
defparam \myprocessor|my_regfile|valB[27]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[27]~594 (
// Equation(s):
// \myprocessor|my_regfile|valB[27]~594_combout  = (\myprocessor|my_regfile|valB[18]~67_combout  & ((\myprocessor|my_regfile|valB[27]~593_combout  & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:27:r~q ))) # (!\myprocessor|my_regfile|valB[27]~593_combout 
//  & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:27:r~q )))) # (!\myprocessor|my_regfile|valB[18]~67_combout  & (((\myprocessor|my_regfile|valB[27]~593_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~67_combout ),
	.datab(\myprocessor|my_regfile|regs:7:reg_array|r|bits:27:r~q ),
	.datac(\myprocessor|my_regfile|regs:6:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|my_regfile|valB[27]~593_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[27]~594_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[27]~594 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[27]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[27]~595 (
// Equation(s):
// \myprocessor|my_regfile|valB[27]~595_combout  = (\myprocessor|my_regfile|valB[18]~52_combout  & (((\myprocessor|my_regfile|valB[18]~50_combout )))) # (!\myprocessor|my_regfile|valB[18]~52_combout  & ((\myprocessor|my_regfile|valB[18]~50_combout  & 
// ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:27:r~q ))) # (!\myprocessor|my_regfile|valB[18]~50_combout  & (\myprocessor|my_regfile|valB[27]~594_combout ))))

	.dataa(\myprocessor|my_regfile|valB[27]~594_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datad(\myprocessor|my_regfile|regs:2:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[27]~595_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[27]~595 .lut_mask = 16'hF2C2;
defparam \myprocessor|my_regfile|valB[27]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[27]~596 (
// Equation(s):
// \myprocessor|my_regfile|valB[27]~596_combout  = (\myprocessor|my_regfile|valB[18]~52_combout  & ((\myprocessor|my_regfile|valB[27]~595_combout  & ((\myprocessor|my_regfile|regs:1:reg_array|r|bits:27:r~q ))) # (!\myprocessor|my_regfile|valB[27]~595_combout 
//  & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:27:r~q )))) # (!\myprocessor|my_regfile|valB[18]~52_combout  & (\myprocessor|my_regfile|valB[27]~595_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datab(\myprocessor|my_regfile|valB[27]~595_combout ),
	.datac(\myprocessor|my_regfile|regs:3:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|my_regfile|regs:1:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[27]~596_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[27]~596 .lut_mask = 16'hEC64;
defparam \myprocessor|my_regfile|valB[27]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valB[27]~583 (
// Equation(s):
// \myprocessor|my_regfile|valB[27]~583_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:27:r~q ) # ((\myprocessor|my_regfile|valB[18]~21_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~19_combout  & (((!\myprocessor|my_regfile|valB[18]~21_combout  & \myprocessor|my_regfile|regs:29:reg_array|r|bits:27:r~q ))))

	.dataa(\myprocessor|my_regfile|regs:28:reg_array|r|bits:27:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datad(\myprocessor|my_regfile|regs:29:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[27]~583_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[27]~583 .lut_mask = 16'hCBC8;
defparam \myprocessor|my_regfile|valB[27]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[27]~584 (
// Equation(s):
// \myprocessor|my_regfile|valB[27]~584_combout  = (\myprocessor|my_regfile|valB[27]~583_combout  & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:27:r~q )) # (!\myprocessor|my_regfile|valB[18]~21_combout ))) # 
// (!\myprocessor|my_regfile|valB[27]~583_combout  & (\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|regs:31:reg_array|r|bits:27:r~q )))

	.dataa(\myprocessor|my_regfile|valB[27]~583_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|my_regfile|regs:30:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[27]~584_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[27]~584 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valB[27]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[27]~585 (
// Equation(s):
// \myprocessor|my_regfile|valB[27]~585_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|valB[18]~27_combout )) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout  & 
// ((\myprocessor|my_regfile|valB[27]~584_combout ))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:27:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|my_regfile|valB[27]~584_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[27]~585_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[27]~585 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[27]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[27]~586 (
// Equation(s):
// \myprocessor|my_regfile|valB[27]~586_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[27]~585_combout  & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:27:r~q ))) # 
// (!\myprocessor|my_regfile|valB[27]~585_combout  & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:27:r~q )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[27]~585_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|regs:25:reg_array|r|bits:27:r~q ),
	.datac(\myprocessor|my_regfile|regs:27:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|my_regfile|valB[27]~585_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[27]~586_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[27]~586 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[27]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[27]~589 (
// Equation(s):
// \myprocessor|my_regfile|valB[27]~589_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:27:r~q ) # ((\myprocessor|my_regfile|valB[18]~27_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~31_combout  & (((!\myprocessor|my_regfile|valB[18]~27_combout  & \myprocessor|my_regfile|regs:18:reg_array|r|bits:27:r~q ))))

	.dataa(\myprocessor|my_regfile|regs:17:reg_array|r|bits:27:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datad(\myprocessor|my_regfile|regs:18:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[27]~589_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[27]~589 .lut_mask = 16'hCBC8;
defparam \myprocessor|my_regfile|valB[27]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[27]~587 (
// Equation(s):
// \myprocessor|my_regfile|valB[27]~587_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[18]~21_combout )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[18]~21_combout  & 
// (\myprocessor|my_regfile|regs:23:reg_array|r|bits:27:r~q )) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:27:r~q )))))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|regs:23:reg_array|r|bits:27:r~q ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[27]~587_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[27]~587 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valB[27]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[27]~588 (
// Equation(s):
// \myprocessor|my_regfile|valB[27]~588_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[27]~587_combout  & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:27:r~q ))) # 
// (!\myprocessor|my_regfile|valB[27]~587_combout  & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:27:r~q )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[27]~587_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|regs:20:reg_array|r|bits:27:r~q ),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|my_regfile|valB[27]~587_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[27]~588_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[27]~588 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[27]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[27]~590 (
// Equation(s):
// \myprocessor|my_regfile|valB[27]~590_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[27]~589_combout  & (\myprocessor|my_regfile|regs:19:reg_array|r|bits:27:r~q )) # (!\myprocessor|my_regfile|valB[27]~589_combout  
// & ((\myprocessor|my_regfile|valB[27]~588_combout ))))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (\myprocessor|my_regfile|valB[27]~589_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[27]~589_combout ),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|my_regfile|valB[27]~588_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[27]~590_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[27]~590 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valB[27]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[27]~591 (
// Equation(s):
// \myprocessor|my_regfile|valB[27]~591_combout  = (\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[27]~586_combout ) # ((\myprocessor|my_regfile|valB[18]~35_combout )))) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & 
// (((\myprocessor|my_regfile|valB[27]~590_combout  & !\myprocessor|my_regfile|valB[18]~35_combout ))))

	.dataa(\myprocessor|my_regfile|valB[27]~586_combout ),
	.datab(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datac(\myprocessor|my_regfile|valB[27]~590_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~35_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[27]~591_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[27]~591 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valB[27]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[27]~592 (
// Equation(s):
// \myprocessor|my_regfile|valB[27]~592_combout  = (\myprocessor|my_regfile|valB[18]~35_combout  & ((\myprocessor|my_regfile|valB[27]~591_combout  & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:27:r~q ))) # 
// (!\myprocessor|my_regfile|valB[27]~591_combout  & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:27:r~q )))) # (!\myprocessor|my_regfile|valB[18]~35_combout  & (((\myprocessor|my_regfile|valB[27]~591_combout ))))

	.dataa(\myprocessor|my_regfile|regs:16:reg_array|r|bits:27:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datac(\myprocessor|my_regfile|regs:24:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|my_regfile|valB[27]~591_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[27]~592_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[27]~592 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[27]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[27]~597 (
// Equation(s):
// \myprocessor|my_regfile|valB[27]~597_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & (\myprocessor|my_regfile|valB[18]~42_combout )) # (!\myprocessor|my_regfile|valB[18]~47_combout  & ((\myprocessor|my_regfile|valB[18]~42_combout  & 
// ((\myprocessor|my_regfile|valB[27]~592_combout ))) # (!\myprocessor|my_regfile|valB[18]~42_combout  & (\myprocessor|my_regfile|valB[27]~596_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datac(\myprocessor|my_regfile|valB[27]~596_combout ),
	.datad(\myprocessor|my_regfile|valB[27]~592_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[27]~597_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[27]~597 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[27]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[27]~579 (
// Equation(s):
// \myprocessor|my_regfile|valB[27]~579_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:27:r~q ) # ((\myprocessor|my_regfile|valB[18]~19_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|regs:13:reg_array|r|bits:27:r~q  & !\myprocessor|my_regfile|valB[18]~19_combout ))))

	.dataa(\myprocessor|my_regfile|regs:15:reg_array|r|bits:27:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[27]~579_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[27]~579 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valB[27]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[27]~580 (
// Equation(s):
// \myprocessor|my_regfile|valB[27]~580_combout  = (\myprocessor|my_regfile|valB[27]~579_combout  & (((\myprocessor|my_regfile|regs:14:reg_array|r|bits:27:r~q ) # (!\myprocessor|my_regfile|valB[18]~19_combout )))) # 
// (!\myprocessor|my_regfile|valB[27]~579_combout  & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:27:r~q  & ((\myprocessor|my_regfile|valB[18]~19_combout ))))

	.dataa(\myprocessor|my_regfile|regs:12:reg_array|r|bits:27:r~q ),
	.datab(\myprocessor|my_regfile|valB[27]~579_combout ),
	.datac(\myprocessor|my_regfile|regs:14:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[27]~580_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[27]~580 .lut_mask = 16'hE2CC;
defparam \myprocessor|my_regfile|valB[27]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[27]~581 (
// Equation(s):
// \myprocessor|my_regfile|valB[27]~581_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[18]~31_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout  & 
// (\myprocessor|my_regfile|regs:9:reg_array|r|bits:27:r~q )) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:27:r~q )))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|regs:9:reg_array|r|bits:27:r~q ),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[27]~581_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[27]~581 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valB[27]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[27]~582 (
// Equation(s):
// \myprocessor|my_regfile|valB[27]~582_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[27]~581_combout  & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:27:r~q )) # (!\myprocessor|my_regfile|valB[27]~581_combout  
// & ((\myprocessor|my_regfile|valB[27]~580_combout ))))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[27]~581_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|regs:11:reg_array|r|bits:27:r~q ),
	.datac(\myprocessor|my_regfile|valB[27]~580_combout ),
	.datad(\myprocessor|my_regfile|valB[27]~581_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[27]~582_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[27]~582 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valB[27]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[27]~598 (
// Equation(s):
// \myprocessor|my_regfile|valB[27]~598_combout  = (\myprocessor|my_regfile|valB[27]~597_combout  & ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:27:r~q ) # ((!\myprocessor|my_regfile|valB[18]~47_combout )))) # 
// (!\myprocessor|my_regfile|valB[27]~597_combout  & (((\myprocessor|my_regfile|valB[27]~582_combout  & \myprocessor|my_regfile|valB[18]~47_combout ))))

	.dataa(\myprocessor|my_regfile|valB[27]~597_combout ),
	.datab(\myprocessor|my_regfile|regs:8:reg_array|r|bits:27:r~q ),
	.datac(\myprocessor|my_regfile|valB[27]~582_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~47_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[27]~598_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[27]~598 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valB[27]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N4
cycloneive_lcell_comb \myprocessor|my_alu|R_or[26] (
// Equation(s):
// \myprocessor|my_alu|R_or [26] = (\myprocessor|my_regfile|valA[26]~544_combout ) # ((\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// ((\myprocessor|my_regfile|valB[26]~618_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\myprocessor|my_regfile|valB[26]~618_combout ),
	.datac(\myprocessor|my_control|ALUSrc~0_combout ),
	.datad(\myprocessor|my_regfile|valA[26]~544_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R_or [26]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R_or[26] .lut_mask = 16'hFFAC;
defparam \myprocessor|my_alu|R_or[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N0
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~13 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~13_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[29]~604_combout ))) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[28]~584_combout ))

	.dataa(gnd),
	.datab(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datac(\myprocessor|my_regfile|valA[28]~584_combout ),
	.datad(\myprocessor|my_regfile|valA[29]~604_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~13 .lut_mask = 16'hFC30;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N2
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~14 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~14_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[27]~564_combout ))) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[26]~544_combout ))

	.dataa(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datab(\myprocessor|my_regfile|valA[26]~544_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|valA[27]~564_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~14 .lut_mask = 16'hEE44;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N12
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~15 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~15_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~13_combout )) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~14_combout )))

	.dataa(gnd),
	.datab(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~13_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~15 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N20
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~21 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~21_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[31]~624_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[30]~644_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valA[31]~624_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datad(\myprocessor|my_regfile|valA[30]~644_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~21 .lut_mask = 16'hCFC0;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N10
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxNxxx|F[18]~7 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxNxxx|F[18]~7_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & (((\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~21_combout  & !\myprocessor|ALUSrc_mux|F[1]~0_combout )))) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~15_combout ))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~15_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~21_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxNxxx|F[18]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F[18]~7 .lut_mask = 16'h0CAA;
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F[18]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N4
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RNxxxx|F~15 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RNxxxx|F~15_combout  = (\myprocessor|my_alu|shifter_inst|RxNxxx|F[18]~7_combout  & (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & !\myprocessor|ALUSrc_mux|F[4]~6_combout ))

	.dataa(\myprocessor|my_alu|shifter_inst|RxNxxx|F[18]~7_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datac(gnd),
	.datad(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RNxxxx|F~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RNxxxx|F~15 .lut_mask = 16'h0022;
defparam \myprocessor|my_alu|shifter_inst|RNxxxx|F~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~11 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~11_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[0]~24_combout ))) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// (((\myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~10_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datab(\myprocessor|my_regfile|valA[0]~24_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~11 .lut_mask = 16'h4F40;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N8
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~4 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~4_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[3]~124_combout ))) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[4]~144_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valA[4]~144_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datad(\myprocessor|my_regfile|valA[3]~124_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~4 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N12
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~6 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~6_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~4_combout ))) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~5_combout ))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~5_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~4_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~6 .lut_mask = 16'hCACA;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N2
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~8 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~8_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[9]~244_combout ))) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[10]~264_combout ))

	.dataa(\myprocessor|my_regfile|valA[10]~264_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datad(\myprocessor|my_regfile|valA[9]~244_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~8 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N24
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~9 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~9_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~7_combout ))) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~8_combout ))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~8_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~9 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N0
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxNxx|F[10]~0 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxNxx|F[10]~0_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~6_combout )) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~9_combout )))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~6_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~9_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxNxx|F[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxNxx|F[10]~0 .lut_mask = 16'hACAC;
defparam \myprocessor|my_alu|shifter_inst|LxxNxx|F[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N8
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxNxxx|F[10]~16 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxNxxx|F[10]~16_combout  = (\myprocessor|ALUSrc_mux|F[3]~3_combout  & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~11_combout  & ((!\myprocessor|ALUSrc_mux|F[2]~4_combout )))) # (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & 
// (((\myprocessor|my_alu|shifter_inst|LxxNxx|F[10]~0_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~11_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxxNxx|F[10]~0_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxNxxx|F[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F[10]~16 .lut_mask = 16'h30B8;
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~29 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~29_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[13]~324_combout ))) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[14]~344_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valA[14]~344_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datad(\myprocessor|my_regfile|valA[13]~324_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~29 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N26
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~27 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~27_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[11]~284_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[12]~304_combout )))

	.dataa(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_regfile|valA[11]~284_combout ),
	.datad(\myprocessor|my_regfile|valA[12]~304_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~27 .lut_mask = 16'hF5A0;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~36 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~36_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~27_combout ))) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~29_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~29_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~36_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~36 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~39 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~39_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[17]~64_combout ))) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[18]~384_combout ))

	.dataa(\myprocessor|my_regfile|valA[18]~384_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datad(\myprocessor|my_regfile|valA[17]~64_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~39_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~39 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N14
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~30 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~30_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[15]~364_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[16]~84_combout )))

	.dataa(\myprocessor|my_regfile|valA[15]~364_combout ),
	.datab(\myprocessor|my_regfile|valA[16]~84_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~30 .lut_mask = 16'hACAC;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N28
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~40 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~40_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~30_combout ))) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~39_combout ))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~39_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~30_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~40_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~40 .lut_mask = 16'hEE22;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxNxx|F[18]~10 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxNxx|F[18]~10_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~36_combout )) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~40_combout )))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~36_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxNxx|F[18]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxNxx|F[18]~10 .lut_mask = 16'hB8B8;
defparam \myprocessor|my_alu|shifter_inst|LxxNxx|F[18]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N26
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~51 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~51_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[23]~484_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[24]~504_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valA[23]~484_combout ),
	.datac(\myprocessor|my_regfile|valA[24]~504_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~51_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~51 .lut_mask = 16'hCCF0;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N8
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxxN|F[26]~1 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxxN|F[26]~1_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[25]~524_combout ))) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[26]~544_combout ))

	.dataa(\myprocessor|my_regfile|valA[26]~544_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datad(\myprocessor|my_regfile|valA[25]~524_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxxN|F[26]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxxN|F[26]~1 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_alu|shifter_inst|LxxxxN|F[26]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N10
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~54 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~54_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~51_combout )) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxxxN|F[26]~1_combout )))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~51_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxxN|F[26]~1_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~54_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~54 .lut_mask = 16'hACAC;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N22
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~43 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~43_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[19]~404_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[20]~424_combout )))

	.dataa(gnd),
	.datab(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datac(\myprocessor|my_regfile|valA[19]~404_combout ),
	.datad(\myprocessor|my_regfile|valA[20]~424_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~43_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~43 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N22
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~47 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~47_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[21]~444_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[22]~464_combout )))

	.dataa(\myprocessor|my_regfile|valA[21]~444_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|valA[22]~464_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~47_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~47 .lut_mask = 16'hBB88;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N10
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~48 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~48_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~43_combout )) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~47_combout )))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~43_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~48_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~48 .lut_mask = 16'hB8B8;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N26
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[26]~67 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[26]~67_combout  = (\myprocessor|my_alu|R[4]~50_combout  & (((\myprocessor|my_alu|R[4]~51_combout ) # (\myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~48_combout )))) # (!\myprocessor|my_alu|R[4]~50_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~54_combout  & (!\myprocessor|my_alu|R[4]~51_combout )))

	.dataa(\myprocessor|my_alu|R[4]~50_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~54_combout ),
	.datac(\myprocessor|my_alu|R[4]~51_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~48_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[26]~67_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[26]~67 .lut_mask = 16'hAEA4;
defparam \myprocessor|MemtoReg_mux|F[26]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N18
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[26]~68 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[26]~68_combout  = (\myprocessor|MemtoReg_mux|F[26]~67_combout  & ((\myprocessor|my_alu|shifter_inst|LxNxxx|F[10]~16_combout ) # ((!\myprocessor|my_alu|R[4]~51_combout )))) # (!\myprocessor|MemtoReg_mux|F[26]~67_combout  & 
// (((\myprocessor|my_alu|shifter_inst|LxxNxx|F[18]~10_combout  & \myprocessor|my_alu|R[4]~51_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|LxNxxx|F[10]~16_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxNxx|F[18]~10_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[26]~67_combout ),
	.datad(\myprocessor|my_alu|R[4]~51_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[26]~68_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[26]~68 .lut_mask = 16'hACF0;
defparam \myprocessor|MemtoReg_mux|F[26]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N2
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper0|carry[10]~8 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper0|carry[10]~8_combout  = (\myprocessor|my_alu|adder_inst|upper0|carry[9]~7_combout  & ((\myprocessor|my_regfile|valA[25]~524_combout ) # (\myprocessor|my_control|func[0]~0_combout  $ 
// (\myprocessor|ALUSrc_mux|F[25]~23_combout )))) # (!\myprocessor|my_alu|adder_inst|upper0|carry[9]~7_combout  & (\myprocessor|my_regfile|valA[25]~524_combout  & (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|ALUSrc_mux|F[25]~23_combout ))))

	.dataa(\myprocessor|my_control|func[0]~0_combout ),
	.datab(\myprocessor|my_alu|adder_inst|upper0|carry[9]~7_combout ),
	.datac(\myprocessor|my_regfile|valA[25]~524_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[25]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper0|carry[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper0|carry[10]~8 .lut_mask = 16'hD4E8;
defparam \myprocessor|my_alu|adder_inst|upper0|carry[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N18
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper0|sum[10] (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper0|sum [10] = \myprocessor|ALUSrc_mux|F[26]~26_combout  $ (\myprocessor|my_alu|adder_inst|upper0|carry[10]~8_combout  $ (\myprocessor|my_regfile|valA[26]~544_combout  $ (\myprocessor|my_control|func[0]~0_combout )))

	.dataa(\myprocessor|ALUSrc_mux|F[26]~26_combout ),
	.datab(\myprocessor|my_alu|adder_inst|upper0|carry[10]~8_combout ),
	.datac(\myprocessor|my_regfile|valA[26]~544_combout ),
	.datad(\myprocessor|my_control|func[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper0|sum [10]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper0|sum[10] .lut_mask = 16'h6996;
defparam \myprocessor|my_alu|adder_inst|upper0|sum[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N4
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[26]~69 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[26]~69_combout  = (\myprocessor|MemtoReg_mux|F[24]~87_combout  & (((\myprocessor|my_control|func[2]~2_combout )))) # (!\myprocessor|MemtoReg_mux|F[24]~87_combout  & ((\myprocessor|my_control|func[2]~2_combout  & 
// (\myprocessor|MemtoReg_mux|F[26]~68_combout )) # (!\myprocessor|my_control|func[2]~2_combout  & ((\myprocessor|my_alu|adder_inst|upper0|sum [10])))))

	.dataa(\myprocessor|MemtoReg_mux|F[26]~68_combout ),
	.datab(\myprocessor|MemtoReg_mux|F[24]~87_combout ),
	.datac(\myprocessor|my_control|func[2]~2_combout ),
	.datad(\myprocessor|my_alu|adder_inst|upper0|sum [10]),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[26]~69_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[26]~69 .lut_mask = 16'hE3E0;
defparam \myprocessor|MemtoReg_mux|F[26]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N8
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper1|sum[10] (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper1|sum [10] = \myprocessor|ALUSrc_mux|F[26]~26_combout  $ (\myprocessor|my_alu|adder_inst|upper1|carry[10]~8_combout  $ (\myprocessor|my_regfile|valA[26]~544_combout  $ (\myprocessor|my_control|func[0]~0_combout )))

	.dataa(\myprocessor|ALUSrc_mux|F[26]~26_combout ),
	.datab(\myprocessor|my_alu|adder_inst|upper1|carry[10]~8_combout ),
	.datac(\myprocessor|my_regfile|valA[26]~544_combout ),
	.datad(\myprocessor|my_control|func[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper1|sum [10]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper1|sum[10] .lut_mask = 16'h6996;
defparam \myprocessor|my_alu|adder_inst|upper1|sum[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N30
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[26]~70 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[26]~70_combout  = (\myprocessor|MemtoReg_mux|F[24]~87_combout  & ((\myprocessor|MemtoReg_mux|F[26]~69_combout  & (\myprocessor|my_alu|shifter_inst|RNxxxx|F~15_combout )) # (!\myprocessor|MemtoReg_mux|F[26]~69_combout  & 
// ((\myprocessor|my_alu|adder_inst|upper1|sum [10]))))) # (!\myprocessor|MemtoReg_mux|F[24]~87_combout  & (((\myprocessor|MemtoReg_mux|F[26]~69_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|RNxxxx|F~15_combout ),
	.datab(\myprocessor|MemtoReg_mux|F[24]~87_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[26]~69_combout ),
	.datad(\myprocessor|my_alu|adder_inst|upper1|sum [10]),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[26]~70_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[26]~70 .lut_mask = 16'hBCB0;
defparam \myprocessor|MemtoReg_mux|F[26]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N24
cycloneive_lcell_comb \myprocessor|my_alu|R_and[26] (
// Equation(s):
// \myprocessor|my_alu|R_and [26] = (\myprocessor|my_regfile|valA[26]~544_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// ((\myprocessor|my_regfile|valB[26]~618_combout )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\myprocessor|my_regfile|valB[26]~618_combout ),
	.datac(\myprocessor|my_control|ALUSrc~0_combout ),
	.datad(\myprocessor|my_regfile|valA[26]~544_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R_and [26]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R_and[26] .lut_mask = 16'hAC00;
defparam \myprocessor|my_alu|R_and[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N10
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[26]~71 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[26]~71_combout  = (\myprocessor|MemtoReg_mux|F[24]~48_combout  & (((\myprocessor|my_control|func[1]~1_combout )))) # (!\myprocessor|MemtoReg_mux|F[24]~48_combout  & ((\myprocessor|my_control|func[1]~1_combout  & 
// ((\myprocessor|my_alu|R_and [26]))) # (!\myprocessor|my_control|func[1]~1_combout  & (\myprocessor|MemtoReg_mux|F[26]~70_combout ))))

	.dataa(\myprocessor|MemtoReg_mux|F[26]~70_combout ),
	.datab(\myprocessor|MemtoReg_mux|F[24]~48_combout ),
	.datac(\myprocessor|my_control|func[1]~1_combout ),
	.datad(\myprocessor|my_alu|R_and [26]),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[26]~71_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[26]~71 .lut_mask = 16'hF2C2;
defparam \myprocessor|MemtoReg_mux|F[26]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N6
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[26]~72 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[26]~72_combout  = (\myprocessor|MemtoReg_mux|F[24]~48_combout  & ((\myprocessor|MemtoReg_mux|F[26]~71_combout  & ((\myprocessor|my_alu|R_or [26]))) # (!\myprocessor|MemtoReg_mux|F[26]~71_combout  & 
// (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [26])))) # (!\myprocessor|MemtoReg_mux|F[24]~48_combout  & (((\myprocessor|MemtoReg_mux|F[26]~71_combout ))))

	.dataa(\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\myprocessor|my_alu|R_or [26]),
	.datac(\myprocessor|MemtoReg_mux|F[24]~48_combout ),
	.datad(\myprocessor|MemtoReg_mux|F[26]~71_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[26]~72_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[26]~72 .lut_mask = 16'hCFA0;
defparam \myprocessor|MemtoReg_mux|F[26]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N26
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~84 (
// Equation(s):
// \myprocessor|keyIn_mux|F~84_combout  = (\myprocessor|keyIn_mux|F~2_combout  & \myprocessor|MemtoReg_mux|F[26]~72_combout )

	.dataa(\myprocessor|keyIn_mux|F~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|MemtoReg_mux|F[26]~72_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~84_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~84 .lut_mask = 16'hAA00;
defparam \myprocessor|keyIn_mux|F~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N27
dffeas \myprocessor|my_regfile|regs:8:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|keyIn_mux|F~84_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:8:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[26]~609 (
// Equation(s):
// \myprocessor|my_regfile|valB[26]~609_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[18]~21_combout ) # ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:26:r~q )))) # 
// (!\myprocessor|my_regfile|valB[18]~19_combout  & (!\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:26:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|my_regfile|regs:12:reg_array|r|bits:26:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[26]~609_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[26]~609 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[26]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[26]~610 (
// Equation(s):
// \myprocessor|my_regfile|valB[26]~610_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[26]~609_combout  & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:26:r~q ))) # 
// (!\myprocessor|my_regfile|valB[26]~609_combout  & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:26:r~q )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[26]~609_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|regs:15:reg_array|r|bits:26:r~q ),
	.datac(\myprocessor|my_regfile|regs:14:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|my_regfile|valB[26]~609_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[26]~610_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[26]~610 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[26]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[26]~611 (
// Equation(s):
// \myprocessor|my_regfile|valB[26]~611_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[26]~610_combout ) # ((\myprocessor|my_regfile|valB[18]~31_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & 
// (((!\myprocessor|my_regfile|valB[18]~31_combout  & \myprocessor|my_regfile|regs:10:reg_array|r|bits:26:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[26]~610_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datad(\myprocessor|my_regfile|regs:10:reg_array|r|bits:26:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[26]~611_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[26]~611 .lut_mask = 16'hADA8;
defparam \myprocessor|my_regfile|valB[26]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[26]~612 (
// Equation(s):
// \myprocessor|my_regfile|valB[26]~612_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[26]~611_combout  & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:26:r~q )) # (!\myprocessor|my_regfile|valB[26]~611_combout  
// & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:26:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[26]~611_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|regs:11:reg_array|r|bits:26:r~q ),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|my_regfile|valB[26]~611_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[26]~612_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[26]~612 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valB[26]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[26]~613 (
// Equation(s):
// \myprocessor|my_regfile|valB[26]~613_combout  = (\myprocessor|my_regfile|valB[18]~63_combout  & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:26:r~q ) # ((!\myprocessor|my_regfile|valB[18]~66_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~63_combout  & (((\myprocessor|my_regfile|regs:5:reg_array|r|bits:26:r~q  & \myprocessor|my_regfile|valB[18]~66_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~63_combout ),
	.datab(\myprocessor|my_regfile|regs:4:reg_array|r|bits:26:r~q ),
	.datac(\myprocessor|my_regfile|regs:5:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~66_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[26]~613_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[26]~613 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valB[26]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[26]~614 (
// Equation(s):
// \myprocessor|my_regfile|valB[26]~614_combout  = (\myprocessor|my_regfile|valB[18]~67_combout  & ((\myprocessor|my_regfile|valB[26]~613_combout  & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:26:r~q )) # (!\myprocessor|my_regfile|valB[26]~613_combout  
// & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:26:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~67_combout  & (\myprocessor|my_regfile|valB[26]~613_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~67_combout ),
	.datab(\myprocessor|my_regfile|valB[26]~613_combout ),
	.datac(\myprocessor|my_regfile|regs:6:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|my_regfile|regs:7:reg_array|r|bits:26:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[26]~614_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[26]~614 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valB[26]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[26]~615 (
// Equation(s):
// \myprocessor|my_regfile|valB[26]~615_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & (\myprocessor|my_regfile|valB[18]~52_combout )) # (!\myprocessor|my_regfile|valB[18]~50_combout  & ((\myprocessor|my_regfile|valB[18]~52_combout  & 
// (\myprocessor|my_regfile|regs:3:reg_array|r|bits:26:r~q )) # (!\myprocessor|my_regfile|valB[18]~52_combout  & ((\myprocessor|my_regfile|valB[26]~614_combout )))))

	.dataa(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datac(\myprocessor|my_regfile|regs:3:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|my_regfile|valB[26]~614_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[26]~615_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[26]~615 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valB[26]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[26]~616 (
// Equation(s):
// \myprocessor|my_regfile|valB[26]~616_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & ((\myprocessor|my_regfile|valB[26]~615_combout  & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:26:r~q )) # (!\myprocessor|my_regfile|valB[26]~615_combout  
// & ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:26:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~50_combout  & (((\myprocessor|my_regfile|valB[26]~615_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datab(\myprocessor|my_regfile|regs:1:reg_array|r|bits:26:r~q ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|my_regfile|valB[26]~615_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[26]~616_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[26]~616 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valB[26]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[26]~617 (
// Equation(s):
// \myprocessor|my_regfile|valB[26]~617_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & ((\myprocessor|my_regfile|valB[18]~42_combout ) # ((\myprocessor|my_regfile|valB[26]~612_combout )))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & 
// (!\myprocessor|my_regfile|valB[18]~42_combout  & ((\myprocessor|my_regfile|valB[26]~616_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datac(\myprocessor|my_regfile|valB[26]~612_combout ),
	.datad(\myprocessor|my_regfile|valB[26]~616_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[26]~617_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[26]~617 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_regfile|valB[26]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[26]~601 (
// Equation(s):
// \myprocessor|my_regfile|valB[26]~601_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[18]~31_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout  & 
// ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:26:r~q ))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:26:r~q ))))

	.dataa(\myprocessor|my_regfile|regs:26:reg_array|r|bits:26:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:25:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[26]~601_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[26]~601 .lut_mask = 16'hFC22;
defparam \myprocessor|my_regfile|valB[26]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[26]~599 (
// Equation(s):
// \myprocessor|my_regfile|valB[26]~599_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:26:r~q ) # ((\myprocessor|my_regfile|valB[18]~19_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~21_combout  & (((!\myprocessor|my_regfile|valB[18]~19_combout  & \myprocessor|my_regfile|regs:29:reg_array|r|bits:26:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|regs:31:reg_array|r|bits:26:r~q ),
	.datac(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datad(\myprocessor|my_regfile|regs:29:reg_array|r|bits:26:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[26]~599_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[26]~599 .lut_mask = 16'hADA8;
defparam \myprocessor|my_regfile|valB[26]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[26]~600 (
// Equation(s):
// \myprocessor|my_regfile|valB[26]~600_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[26]~599_combout  & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:26:r~q ))) # 
// (!\myprocessor|my_regfile|valB[26]~599_combout  & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:26:r~q )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[26]~599_combout ))))

	.dataa(\myprocessor|my_regfile|regs:28:reg_array|r|bits:26:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|my_regfile|valB[26]~599_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[26]~600_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[26]~600 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[26]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[26]~602 (
// Equation(s):
// \myprocessor|my_regfile|valB[26]~602_combout  = (\myprocessor|my_regfile|valB[26]~601_combout  & (((\myprocessor|my_regfile|regs:27:reg_array|r|bits:26:r~q )) # (!\myprocessor|my_regfile|valB[18]~27_combout ))) # 
// (!\myprocessor|my_regfile|valB[26]~601_combout  & (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[26]~600_combout ))))

	.dataa(\myprocessor|my_regfile|valB[26]~601_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:27:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|my_regfile|valB[26]~600_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[26]~602_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[26]~602 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[26]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[26]~603 (
// Equation(s):
// \myprocessor|my_regfile|valB[26]~603_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|valB[18]~19_combout )) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout  & 
// ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:26:r~q ))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:26:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|my_regfile|regs:20:reg_array|r|bits:26:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[26]~603_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[26]~603 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[26]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[26]~604 (
// Equation(s):
// \myprocessor|my_regfile|valB[26]~604_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[26]~603_combout  & (\myprocessor|my_regfile|regs:22:reg_array|r|bits:26:r~q )) # (!\myprocessor|my_regfile|valB[26]~603_combout  
// & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:26:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|valB[26]~603_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|valB[26]~603_combout ),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|my_regfile|regs:23:reg_array|r|bits:26:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[26]~604_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[26]~604 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valB[26]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[26]~605 (
// Equation(s):
// \myprocessor|my_regfile|valB[26]~605_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[26]~604_combout ) # ((\myprocessor|my_regfile|valB[18]~31_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & 
// (((!\myprocessor|my_regfile|valB[18]~31_combout  & \myprocessor|my_regfile|regs:18:reg_array|r|bits:26:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[26]~604_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datad(\myprocessor|my_regfile|regs:18:reg_array|r|bits:26:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[26]~605_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[26]~605 .lut_mask = 16'hADA8;
defparam \myprocessor|my_regfile|valB[26]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[26]~606 (
// Equation(s):
// \myprocessor|my_regfile|valB[26]~606_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[26]~605_combout  & (\myprocessor|my_regfile|regs:19:reg_array|r|bits:26:r~q )) # (!\myprocessor|my_regfile|valB[26]~605_combout  
// & ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:26:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[26]~605_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|regs:19:reg_array|r|bits:26:r~q ),
	.datac(\myprocessor|my_regfile|valB[26]~605_combout ),
	.datad(\myprocessor|my_regfile|regs:17:reg_array|r|bits:26:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[26]~606_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[26]~606 .lut_mask = 16'hDAD0;
defparam \myprocessor|my_regfile|valB[26]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[26]~607 (
// Equation(s):
// \myprocessor|my_regfile|valB[26]~607_combout  = (\myprocessor|RegTar_mux|F[3]~0_combout  & (\myprocessor|my_regfile|valB[18]~35_combout )) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[18]~35_combout  & 
// (\myprocessor|my_regfile|regs:16:reg_array|r|bits:26:r~q )) # (!\myprocessor|my_regfile|valB[18]~35_combout  & ((\myprocessor|my_regfile|valB[26]~606_combout )))))

	.dataa(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|my_regfile|valB[26]~606_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[26]~607_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[26]~607 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valB[26]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[26]~608 (
// Equation(s):
// \myprocessor|my_regfile|valB[26]~608_combout  = (\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[26]~607_combout  & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:26:r~q ))) # (!\myprocessor|my_regfile|valB[26]~607_combout  & 
// (\myprocessor|my_regfile|valB[26]~602_combout )))) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & (((\myprocessor|my_regfile|valB[26]~607_combout ))))

	.dataa(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datab(\myprocessor|my_regfile|valB[26]~602_combout ),
	.datac(\myprocessor|my_regfile|regs:24:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|my_regfile|valB[26]~607_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[26]~608_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[26]~608 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[26]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[26]~618 (
// Equation(s):
// \myprocessor|my_regfile|valB[26]~618_combout  = (\myprocessor|my_regfile|valB[18]~42_combout  & ((\myprocessor|my_regfile|valB[26]~617_combout  & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:26:r~q )) # (!\myprocessor|my_regfile|valB[26]~617_combout  
// & ((\myprocessor|my_regfile|valB[26]~608_combout ))))) # (!\myprocessor|my_regfile|valB[18]~42_combout  & (((\myprocessor|my_regfile|valB[26]~617_combout ))))

	.dataa(\myprocessor|my_regfile|regs:8:reg_array|r|bits:26:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datac(\myprocessor|my_regfile|valB[26]~617_combout ),
	.datad(\myprocessor|my_regfile|valB[26]~608_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[26]~618_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[26]~618 .lut_mask = 16'hBCB0;
defparam \myprocessor|my_regfile|valB[26]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N20
cycloneive_lcell_comb \myprocessor|ALUSrc_mux|F[26]~26 (
// Equation(s):
// \myprocessor|ALUSrc_mux|F[26]~26_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_regfile|valB[26]~618_combout 
// )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\myprocessor|my_regfile|valB[26]~618_combout ),
	.datac(\myprocessor|my_control|ALUSrc~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|ALUSrc_mux|F[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|ALUSrc_mux|F[26]~26 .lut_mask = 16'hACAC;
defparam \myprocessor|ALUSrc_mux|F[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N10
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper0|carry[11]~9 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper0|carry[11]~9_combout  = (\myprocessor|my_regfile|valA[26]~544_combout  & ((\myprocessor|my_alu|adder_inst|upper0|carry[10]~8_combout ) # (\myprocessor|ALUSrc_mux|F[26]~26_combout  $ 
// (\myprocessor|my_control|func[0]~0_combout )))) # (!\myprocessor|my_regfile|valA[26]~544_combout  & (\myprocessor|my_alu|adder_inst|upper0|carry[10]~8_combout  & (\myprocessor|ALUSrc_mux|F[26]~26_combout  $ (\myprocessor|my_control|func[0]~0_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[26]~26_combout ),
	.datab(\myprocessor|my_regfile|valA[26]~544_combout ),
	.datac(\myprocessor|my_alu|adder_inst|upper0|carry[10]~8_combout ),
	.datad(\myprocessor|my_control|func[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper0|carry[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper0|carry[11]~9 .lut_mask = 16'hD4E8;
defparam \myprocessor|my_alu|adder_inst|upper0|carry[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N20
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper0|carry[12]~10 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper0|carry[12]~10_combout  = (\myprocessor|my_alu|adder_inst|upper0|carry[11]~9_combout  & ((\myprocessor|my_regfile|valA[27]~564_combout ) # (\myprocessor|my_control|func[0]~0_combout  $ 
// (\myprocessor|ALUSrc_mux|F[27]~25_combout )))) # (!\myprocessor|my_alu|adder_inst|upper0|carry[11]~9_combout  & (\myprocessor|my_regfile|valA[27]~564_combout  & (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|ALUSrc_mux|F[27]~25_combout ))))

	.dataa(\myprocessor|my_alu|adder_inst|upper0|carry[11]~9_combout ),
	.datab(\myprocessor|my_control|func[0]~0_combout ),
	.datac(\myprocessor|my_regfile|valA[27]~564_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[27]~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper0|carry[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper0|carry[12]~10 .lut_mask = 16'hB2E8;
defparam \myprocessor|my_alu|adder_inst|upper0|carry[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N6
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper0|carry[13]~11 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper0|carry[13]~11_combout  = (\myprocessor|my_regfile|valA[28]~584_combout  & ((\myprocessor|my_alu|adder_inst|upper0|carry[12]~10_combout ) # (\myprocessor|my_control|func[0]~0_combout  $ 
// (\myprocessor|ALUSrc_mux|F[28]~28_combout )))) # (!\myprocessor|my_regfile|valA[28]~584_combout  & (\myprocessor|my_alu|adder_inst|upper0|carry[12]~10_combout  & (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|ALUSrc_mux|F[28]~28_combout ))))

	.dataa(\myprocessor|my_control|func[0]~0_combout ),
	.datab(\myprocessor|my_regfile|valA[28]~584_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[28]~28_combout ),
	.datad(\myprocessor|my_alu|adder_inst|upper0|carry[12]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper0|carry[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper0|carry[13]~11 .lut_mask = 16'hDE48;
defparam \myprocessor|my_alu|adder_inst|upper0|carry[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N2
cycloneive_lcell_comb \myprocessor|ALUSrc_mux|F[29]~27 (
// Equation(s):
// \myprocessor|ALUSrc_mux|F[29]~27_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_regfile|valB[29]~638_combout 
// )))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|valB[29]~638_combout ),
	.cin(gnd),
	.combout(\myprocessor|ALUSrc_mux|F[29]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|ALUSrc_mux|F[29]~27 .lut_mask = 16'hDD88;
defparam \myprocessor|ALUSrc_mux|F[29]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N20
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper0|sum[13] (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper0|sum [13] = \myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|my_alu|adder_inst|upper0|carry[13]~11_combout  $ (\myprocessor|my_regfile|valA[29]~604_combout  $ (\myprocessor|ALUSrc_mux|F[29]~27_combout )))

	.dataa(\myprocessor|my_control|func[0]~0_combout ),
	.datab(\myprocessor|my_alu|adder_inst|upper0|carry[13]~11_combout ),
	.datac(\myprocessor|my_regfile|valA[29]~604_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[29]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper0|sum [13]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper0|sum[13] .lut_mask = 16'h6996;
defparam \myprocessor|my_alu|adder_inst|upper0|sum[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxNxxx|F~10 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxNxxx|F~10_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F~55_combout ))) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~15_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~15_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxxxNx|F~55_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxNxxx|F~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F~10 .lut_mask = 16'hF0CC;
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~17 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~17_combout  = (\myprocessor|ALUSrc_mux|F[3]~3_combout  & (\myprocessor|my_alu|shifter_inst|LxNxxx|F~10_combout )) # (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[13]~5_combout )))

	.dataa(\myprocessor|my_alu|shifter_inst|LxNxxx|F~10_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxNxx|F[13]~5_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~17 .lut_mask = 16'hACAC;
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[28]~88 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[28]~88_combout  = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] & ((\myprocessor|my_control|func[0]~0_combout ) # 
// (\myprocessor|ALUSrc_mux|F[4]~6_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\myprocessor|my_control|func[0]~0_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[28]~88_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[28]~88 .lut_mask = 16'h5040;
defparam \myprocessor|MemtoReg_mux|F[28]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N16
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxNxx|F[21]~11 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxNxx|F[21]~11_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~24_combout )) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~42_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~24_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~42_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxNxx|F[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxNxx|F[21]~11 .lut_mask = 16'hCCF0;
defparam \myprocessor|my_alu|shifter_inst|LxxNxx|F[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N6
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxxN|F[29]~2 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxxN|F[29]~2_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[28]~584_combout ))) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[29]~604_combout ))

	.dataa(\myprocessor|my_regfile|valA[29]~604_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|valA[28]~584_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxxN|F[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxxN|F[29]~2 .lut_mask = 16'hEE22;
defparam \myprocessor|my_alu|shifter_inst|LxxxxN|F[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N18
cycloneive_lcell_comb \myprocessor|my_alu|R[3]~37 (
// Equation(s):
// \myprocessor|my_alu|R[3]~37_combout  = (\myprocessor|ALUSrc_mux|F[3]~3_combout ) # ((\myprocessor|ALUSrc_mux|F[1]~0_combout  & !\myprocessor|ALUSrc_mux|F[2]~4_combout ))

	.dataa(gnd),
	.datab(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[3]~37 .lut_mask = 16'hCCFC;
defparam \myprocessor|my_alu|R[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N12
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[29]~75 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[29]~75_combout  = (\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout  & (((\myprocessor|my_alu|shifter_inst|LxxxxN|F[29]~2_combout  & !\myprocessor|my_alu|R[3]~37_combout )))) # 
// (!\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout  & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~50_combout ) # ((\myprocessor|my_alu|R[3]~37_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~50_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxxxxN|F[29]~2_combout ),
	.datad(\myprocessor|my_alu|R[3]~37_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[29]~75_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[29]~75 .lut_mask = 16'h55E4;
defparam \myprocessor|MemtoReg_mux|F[29]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[29]~76 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[29]~76_combout  = (\myprocessor|MemtoReg_mux|F[29]~75_combout  & (((\myprocessor|my_alu|shifter_inst|LxxNxx|F[21]~11_combout ) # (!\myprocessor|my_alu|R[3]~37_combout )))) # (!\myprocessor|MemtoReg_mux|F[29]~75_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxxxN|F[27]~0_combout  & ((\myprocessor|my_alu|R[3]~37_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxxxN|F[27]~0_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxNxx|F[21]~11_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[29]~75_combout ),
	.datad(\myprocessor|my_alu|R[3]~37_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[29]~76_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[29]~76 .lut_mask = 16'hCAF0;
defparam \myprocessor|MemtoReg_mux|F[29]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N20
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[29]~77 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[29]~77_combout  = (\myprocessor|MemtoReg_mux|F[28]~74_combout  & (((\myprocessor|MemtoReg_mux|F[28]~88_combout )))) # (!\myprocessor|MemtoReg_mux|F[28]~74_combout  & ((\myprocessor|MemtoReg_mux|F[28]~88_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~17_combout )) # (!\myprocessor|MemtoReg_mux|F[28]~88_combout  & ((\myprocessor|MemtoReg_mux|F[29]~76_combout )))))

	.dataa(\myprocessor|MemtoReg_mux|F[28]~74_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~17_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[28]~88_combout ),
	.datad(\myprocessor|MemtoReg_mux|F[29]~76_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[29]~77_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[29]~77 .lut_mask = 16'hE5E0;
defparam \myprocessor|MemtoReg_mux|F[29]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N4
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RNxxxx|F~16 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RNxxxx|F~16_combout  = (!\myprocessor|ALUSrc_mux|F[4]~6_combout  & (\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout  & \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~35_combout ))

	.dataa(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~35_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RNxxxx|F~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RNxxxx|F~16 .lut_mask = 16'h5000;
defparam \myprocessor|my_alu|shifter_inst|RNxxxx|F~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N16
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[29]~78 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[29]~78_combout  = (\myprocessor|MemtoReg_mux|F[28]~74_combout  & ((\myprocessor|MemtoReg_mux|F[29]~77_combout  & ((\myprocessor|my_alu|shifter_inst|RNxxxx|F~16_combout ))) # (!\myprocessor|MemtoReg_mux|F[29]~77_combout  & 
// (\myprocessor|my_alu|adder_inst|upper0|sum [13])))) # (!\myprocessor|MemtoReg_mux|F[28]~74_combout  & (((\myprocessor|MemtoReg_mux|F[29]~77_combout ))))

	.dataa(\myprocessor|MemtoReg_mux|F[28]~74_combout ),
	.datab(\myprocessor|my_alu|adder_inst|upper0|sum [13]),
	.datac(\myprocessor|MemtoReg_mux|F[29]~77_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RNxxxx|F~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[29]~78_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[29]~78 .lut_mask = 16'hF858;
defparam \myprocessor|MemtoReg_mux|F[29]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N2
cycloneive_lcell_comb \myprocessor|my_alu|R_and[29] (
// Equation(s):
// \myprocessor|my_alu|R_and [29] = (\myprocessor|my_regfile|valA[29]~604_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// (\myprocessor|my_regfile|valB[29]~638_combout ))))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(\myprocessor|my_regfile|valB[29]~638_combout ),
	.datac(\myprocessor|my_regfile|valA[29]~604_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R_and [29]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R_and[29] .lut_mask = 16'hE040;
defparam \myprocessor|my_alu|R_and[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N6
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[29]~79 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[29]~79_combout  = (\myprocessor|my_control|func[1]~1_combout  & (((\myprocessor|my_alu|R_and [29]) # (\myprocessor|MemtoReg_mux|F[28]~73_combout )))) # (!\myprocessor|my_control|func[1]~1_combout  & 
// (\myprocessor|MemtoReg_mux|F[29]~78_combout  & ((!\myprocessor|MemtoReg_mux|F[28]~73_combout ))))

	.dataa(\myprocessor|MemtoReg_mux|F[29]~78_combout ),
	.datab(\myprocessor|my_alu|R_and [29]),
	.datac(\myprocessor|my_control|func[1]~1_combout ),
	.datad(\myprocessor|MemtoReg_mux|F[28]~73_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[29]~79_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[29]~79 .lut_mask = 16'hF0CA;
defparam \myprocessor|MemtoReg_mux|F[29]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N16
cycloneive_lcell_comb \myprocessor|my_alu|R_or[29] (
// Equation(s):
// \myprocessor|my_alu|R_or [29] = (\myprocessor|my_regfile|valA[29]~604_combout ) # ((\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// (\myprocessor|my_regfile|valB[29]~638_combout )))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(\myprocessor|my_regfile|valB[29]~638_combout ),
	.datac(\myprocessor|my_regfile|valA[29]~604_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R_or [29]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R_or[29] .lut_mask = 16'hFEF4;
defparam \myprocessor|my_alu|R_or[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N8
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper1|carry[12]~10 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper1|carry[12]~10_combout  = (\myprocessor|my_alu|adder_inst|upper1|carry[11]~9_combout  & ((\myprocessor|my_regfile|valA[27]~564_combout ) # (\myprocessor|my_control|func[0]~0_combout  $ 
// (\myprocessor|ALUSrc_mux|F[27]~25_combout )))) # (!\myprocessor|my_alu|adder_inst|upper1|carry[11]~9_combout  & (\myprocessor|my_regfile|valA[27]~564_combout  & (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|ALUSrc_mux|F[27]~25_combout ))))

	.dataa(\myprocessor|my_alu|adder_inst|upper1|carry[11]~9_combout ),
	.datab(\myprocessor|my_control|func[0]~0_combout ),
	.datac(\myprocessor|my_regfile|valA[27]~564_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[27]~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper1|carry[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper1|carry[12]~10 .lut_mask = 16'hB2E8;
defparam \myprocessor|my_alu|adder_inst|upper1|carry[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N26
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper1|carry[13]~11 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper1|carry[13]~11_combout  = (\myprocessor|my_regfile|valA[28]~584_combout  & ((\myprocessor|my_alu|adder_inst|upper1|carry[12]~10_combout ) # (\myprocessor|ALUSrc_mux|F[28]~28_combout  $ 
// (\myprocessor|my_control|func[0]~0_combout )))) # (!\myprocessor|my_regfile|valA[28]~584_combout  & (\myprocessor|my_alu|adder_inst|upper1|carry[12]~10_combout  & (\myprocessor|ALUSrc_mux|F[28]~28_combout  $ (\myprocessor|my_control|func[0]~0_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[28]~28_combout ),
	.datab(\myprocessor|my_regfile|valA[28]~584_combout ),
	.datac(\myprocessor|my_alu|adder_inst|upper1|carry[12]~10_combout ),
	.datad(\myprocessor|my_control|func[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper1|carry[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper1|carry[13]~11 .lut_mask = 16'hD4E8;
defparam \myprocessor|my_alu|adder_inst|upper1|carry[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N22
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper1|sum[13] (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper1|sum [13] = \myprocessor|my_alu|adder_inst|upper1|carry[13]~11_combout  $ (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|my_regfile|valA[29]~604_combout  $ (\myprocessor|ALUSrc_mux|F[29]~27_combout )))

	.dataa(\myprocessor|my_alu|adder_inst|upper1|carry[13]~11_combout ),
	.datab(\myprocessor|my_control|func[0]~0_combout ),
	.datac(\myprocessor|my_regfile|valA[29]~604_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[29]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper1|sum [13]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper1|sum[13] .lut_mask = 16'h6996;
defparam \myprocessor|my_alu|adder_inst|upper1|sum[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N18
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[29]~80 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[29]~80_combout  = (\myprocessor|MemtoReg_mux|F[29]~79_combout  & ((\myprocessor|my_alu|R_or [29]) # ((!\myprocessor|MemtoReg_mux|F[28]~73_combout )))) # (!\myprocessor|MemtoReg_mux|F[29]~79_combout  & 
// (((\myprocessor|my_alu|adder_inst|upper1|sum [13] & \myprocessor|MemtoReg_mux|F[28]~73_combout ))))

	.dataa(\myprocessor|MemtoReg_mux|F[29]~79_combout ),
	.datab(\myprocessor|my_alu|R_or [29]),
	.datac(\myprocessor|my_alu|adder_inst|upper1|sum [13]),
	.datad(\myprocessor|MemtoReg_mux|F[28]~73_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[29]~80_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[29]~80 .lut_mask = 16'hD8AA;
defparam \myprocessor|MemtoReg_mux|F[29]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N14
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~85 (
// Equation(s):
// \myprocessor|keyIn_mux|F~85_combout  = (\myprocessor|Jal_mux|F[11]~0_combout  & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [29]) # ((\myprocessor|keyIn_mux|F~46_combout  & \myprocessor|MemtoReg_mux|F[29]~80_combout )))) # 
// (!\myprocessor|Jal_mux|F[11]~0_combout  & (((\myprocessor|keyIn_mux|F~46_combout  & \myprocessor|MemtoReg_mux|F[29]~80_combout ))))

	.dataa(\myprocessor|Jal_mux|F[11]~0_combout ),
	.datab(\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\myprocessor|keyIn_mux|F~46_combout ),
	.datad(\myprocessor|MemtoReg_mux|F[29]~80_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~85_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~85 .lut_mask = 16'hF888;
defparam \myprocessor|keyIn_mux|F~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N7
dffeas \myprocessor|my_regfile|regs:17:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:17:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[29]~587 (
// Equation(s):
// \myprocessor|my_regfile|valA[29]~587_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:29:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:29:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|my_regfile|regs:25:reg_array|r|bits:29:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[29]~587_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[29]~587 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[29]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[29]~588 (
// Equation(s):
// \myprocessor|my_regfile|valA[29]~588_combout  = (\myprocessor|my_regfile|valA[29]~587_combout  & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:29:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]))) # 
// (!\myprocessor|my_regfile|valA[29]~587_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:29:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[29]~587_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|my_regfile|regs:21:reg_array|r|bits:29:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[29]~588_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[29]~588 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[29]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[29]~589 (
// Equation(s):
// \myprocessor|my_regfile|valA[29]~589_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:29:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:29:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|my_regfile|regs:22:reg_array|r|bits:29:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[29]~589_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[29]~589 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[29]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[29]~590 (
// Equation(s):
// \myprocessor|my_regfile|valA[29]~590_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[29]~589_combout  & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:29:r~q ))) # 
// (!\myprocessor|my_regfile|valA[29]~589_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:29:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|valA[29]~589_combout ))))

	.dataa(\myprocessor|my_regfile|regs:26:reg_array|r|bits:29:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|my_regfile|valA[29]~589_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[29]~590_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[29]~590 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[29]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[29]~591 (
// Equation(s):
// \myprocessor|my_regfile|valA[29]~591_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:29:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (\myprocessor|my_regfile|regs:16:reg_array|r|bits:29:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|my_regfile|regs:24:reg_array|r|bits:29:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[29]~591_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[29]~591 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[29]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[29]~592 (
// Equation(s):
// \myprocessor|my_regfile|valA[29]~592_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[29]~591_combout  & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:29:r~q ))) # 
// (!\myprocessor|my_regfile|valA[29]~591_combout  & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:29:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|valA[29]~591_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:20:reg_array|r|bits:29:r~q ),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|my_regfile|valA[29]~591_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[29]~592_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[29]~592 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[29]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[29]~593 (
// Equation(s):
// \myprocessor|my_regfile|valA[29]~593_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|valA[29]~590_combout )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[29]~592_combout )))))

	.dataa(\myprocessor|my_regfile|valA[29]~590_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|my_regfile|valA[29]~592_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[29]~593_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[29]~593 .lut_mask = 16'hE3E0;
defparam \myprocessor|my_regfile|valA[29]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valA[29]~594 (
// Equation(s):
// \myprocessor|my_regfile|valA[29]~594_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:29:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (\myprocessor|my_regfile|regs:19:reg_array|r|bits:29:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|my_regfile|regs:23:reg_array|r|bits:29:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[29]~594_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[29]~594 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[29]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[29]~595 (
// Equation(s):
// \myprocessor|my_regfile|valA[29]~595_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[29]~594_combout  & (\myprocessor|my_regfile|regs:31:reg_array|r|bits:29:r~q )) # 
// (!\myprocessor|my_regfile|valA[29]~594_combout  & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:29:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|valA[29]~594_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|valA[29]~594_combout ),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|my_regfile|regs:27:reg_array|r|bits:29:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[29]~595_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[29]~595 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[29]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[29]~596 (
// Equation(s):
// \myprocessor|my_regfile|valA[29]~596_combout  = (\myprocessor|my_regfile|valA[29]~593_combout  & (((\myprocessor|my_regfile|valA[29]~595_combout ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|my_regfile|valA[29]~593_combout  & (\myprocessor|my_regfile|valA[29]~588_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\myprocessor|my_regfile|valA[29]~588_combout ),
	.datab(\myprocessor|my_regfile|valA[29]~593_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|my_regfile|valA[29]~595_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[29]~596_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[29]~596 .lut_mask = 16'hEC2C;
defparam \myprocessor|my_regfile|valA[29]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[29]~597 (
// Equation(s):
// \myprocessor|my_regfile|valA[29]~597_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:29:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:29:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|regs:6:reg_array|r|bits:29:r~q ),
	.datac(\myprocessor|my_regfile|regs:4:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[29]~597_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[29]~597 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valA[29]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[29]~598 (
// Equation(s):
// \myprocessor|my_regfile|valA[29]~598_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[29]~597_combout  & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:29:r~q ))) # 
// (!\myprocessor|my_regfile|valA[29]~597_combout  & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:29:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_regfile|valA[29]~597_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|regs:5:reg_array|r|bits:29:r~q ),
	.datac(\myprocessor|my_regfile|regs:7:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|my_regfile|valA[29]~597_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[29]~598_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[29]~598 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[29]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[29]~599 (
// Equation(s):
// \myprocessor|my_regfile|valA[29]~599_combout  = (\myprocessor|my_regfile|valA[8]~18_combout  & ((\myprocessor|my_regfile|valA[29]~598_combout ) # ((!\myprocessor|my_regfile|valA[8]~17_combout )))) # (!\myprocessor|my_regfile|valA[8]~18_combout  & 
// (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:29:r~q  & \myprocessor|my_regfile|valA[8]~17_combout ))))

	.dataa(\myprocessor|my_regfile|valA[29]~598_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~18_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|my_regfile|valA[8]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[29]~599_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[29]~599 .lut_mask = 16'hB8CC;
defparam \myprocessor|my_regfile|valA[29]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[29]~600 (
// Equation(s):
// \myprocessor|my_regfile|valA[29]~600_combout  = (\myprocessor|my_regfile|valA[29]~599_combout  & (((\myprocessor|my_regfile|regs:3:reg_array|r|bits:29:r~q )) # (!\myprocessor|my_regfile|valA[8]~14_combout ))) # 
// (!\myprocessor|my_regfile|valA[29]~599_combout  & (\myprocessor|my_regfile|valA[8]~14_combout  & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:29:r~q )))

	.dataa(\myprocessor|my_regfile|valA[29]~599_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~14_combout ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|my_regfile|regs:3:reg_array|r|bits:29:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[29]~600_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[29]~600 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valA[29]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[29]~601 (
// Equation(s):
// \myprocessor|my_regfile|valA[29]~601_combout  = (\myprocessor|my_regfile|valA[8]~10_combout  & ((\myprocessor|my_regfile|valA[29]~596_combout ) # ((\myprocessor|my_regfile|valA[8]~13_combout )))) # (!\myprocessor|my_regfile|valA[8]~10_combout  & 
// (((\myprocessor|my_regfile|valA[29]~600_combout  & !\myprocessor|my_regfile|valA[8]~13_combout ))))

	.dataa(\myprocessor|my_regfile|valA[29]~596_combout ),
	.datab(\myprocessor|my_regfile|valA[29]~600_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datad(\myprocessor|my_regfile|valA[8]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[29]~601_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[29]~601 .lut_mask = 16'hF0AC;
defparam \myprocessor|my_regfile|valA[29]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[29]~602 (
// Equation(s):
// \myprocessor|my_regfile|valA[29]~602_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:29:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:29:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|regs:14:reg_array|r|bits:29:r~q ),
	.datac(\myprocessor|my_regfile|regs:12:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[29]~602_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[29]~602 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valA[29]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[29]~603 (
// Equation(s):
// \myprocessor|my_regfile|valA[29]~603_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[29]~602_combout  & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:29:r~q ))) # 
// (!\myprocessor|my_regfile|valA[29]~602_combout  & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:29:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_regfile|valA[29]~602_combout ))))

	.dataa(\myprocessor|my_regfile|regs:13:reg_array|r|bits:29:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:15:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|my_regfile|valA[29]~602_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[29]~603_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[29]~603 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[29]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valA[29]~585 (
// Equation(s):
// \myprocessor|my_regfile|valA[29]~585_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_regfile|regs:9:reg_array|r|bits:29:r~q ) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:29:r~q  & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|regs:8:reg_array|r|bits:29:r~q ),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[29]~585_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[29]~585 .lut_mask = 16'hAAE4;
defparam \myprocessor|my_regfile|valA[29]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[29]~586 (
// Equation(s):
// \myprocessor|my_regfile|valA[29]~586_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[29]~585_combout  & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:29:r~q ))) # 
// (!\myprocessor|my_regfile|valA[29]~585_combout  & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:29:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[29]~585_combout ))))

	.dataa(\myprocessor|my_regfile|regs:10:reg_array|r|bits:29:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|my_regfile|valA[29]~585_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[29]~586_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[29]~586 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[29]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[29]~604 (
// Equation(s):
// \myprocessor|my_regfile|valA[29]~604_combout  = (\myprocessor|my_regfile|valA[29]~601_combout  & ((\myprocessor|my_regfile|valA[29]~603_combout ) # ((!\myprocessor|my_regfile|valA[8]~13_combout )))) # (!\myprocessor|my_regfile|valA[29]~601_combout  & 
// (((\myprocessor|my_regfile|valA[29]~586_combout  & \myprocessor|my_regfile|valA[8]~13_combout ))))

	.dataa(\myprocessor|my_regfile|valA[29]~601_combout ),
	.datab(\myprocessor|my_regfile|valA[29]~603_combout ),
	.datac(\myprocessor|my_regfile|valA[29]~586_combout ),
	.datad(\myprocessor|my_regfile|valA[8]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[29]~604_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[29]~604 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valA[29]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N30
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~34 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~34_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[30]~644_combout ))) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[29]~604_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valA[29]~604_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datad(\myprocessor|my_regfile|valA[30]~644_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~34_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~34 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N8
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~35 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~35_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & (((!\myprocessor|ALUSrc_mux|F[0]~1_combout  & \myprocessor|my_regfile|valA[31]~624_combout )))) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~34_combout ))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~34_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datac(\myprocessor|my_regfile|valA[31]~624_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~35_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~35 .lut_mask = 16'h30AA;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N12
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~37 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~37_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[26]~544_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[25]~524_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valA[26]~544_combout ),
	.datac(\myprocessor|my_regfile|valA[25]~524_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~37_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~37 .lut_mask = 16'hCCF0;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N24
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~38 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~38_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~36_combout )) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~37_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~36_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~37_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~38_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~38 .lut_mask = 16'hCFC0;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N20
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxNxxx|F[17]~3 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxNxxx|F[17]~3_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~35_combout )) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~38_combout )))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~35_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~38_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxNxxx|F[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F[17]~3 .lut_mask = 16'hAAF0;
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N14
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RNxxxx|F~13 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RNxxxx|F~13_combout  = (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & (!\myprocessor|ALUSrc_mux|F[4]~6_combout  & \myprocessor|my_alu|shifter_inst|RxNxxx|F[17]~3_combout ))

	.dataa(gnd),
	.datab(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxNxxx|F[17]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RNxxxx|F~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RNxxxx|F~13 .lut_mask = 16'h0300;
defparam \myprocessor|my_alu|shifter_inst|RNxxxx|F~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N10
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper1|sum[9] (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper1|sum [9] = \myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|ALUSrc_mux|F[25]~23_combout  $ (\myprocessor|my_regfile|valA[25]~524_combout  $ (\myprocessor|my_alu|adder_inst|upper1|carry[9]~7_combout )))

	.dataa(\myprocessor|my_control|func[0]~0_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[25]~23_combout ),
	.datac(\myprocessor|my_regfile|valA[25]~524_combout ),
	.datad(\myprocessor|my_alu|adder_inst|upper1|carry[9]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper1|sum [9]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper1|sum[9] .lut_mask = 16'h6996;
defparam \myprocessor|my_alu|adder_inst|upper1|sum[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N24
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[25]~52 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[25]~52_combout  = (\myprocessor|MemtoReg_mux|F[25]~51_combout  & ((\myprocessor|my_alu|shifter_inst|RNxxxx|F~13_combout ) # ((!\myprocessor|MemtoReg_mux|F[24]~87_combout )))) # (!\myprocessor|MemtoReg_mux|F[25]~51_combout  & 
// (((\myprocessor|MemtoReg_mux|F[24]~87_combout  & \myprocessor|my_alu|adder_inst|upper1|sum [9]))))

	.dataa(\myprocessor|MemtoReg_mux|F[25]~51_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|RNxxxx|F~13_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[24]~87_combout ),
	.datad(\myprocessor|my_alu|adder_inst|upper1|sum [9]),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[25]~52_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[25]~52 .lut_mask = 16'hDA8A;
defparam \myprocessor|MemtoReg_mux|F[25]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N26
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[25]~53 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[25]~53_combout  = (\myprocessor|MemtoReg_mux|F[24]~48_combout  & (((\myprocessor|my_control|func[1]~1_combout )))) # (!\myprocessor|MemtoReg_mux|F[24]~48_combout  & ((\myprocessor|my_control|func[1]~1_combout  & 
// (\myprocessor|my_alu|R_and [25])) # (!\myprocessor|my_control|func[1]~1_combout  & ((\myprocessor|MemtoReg_mux|F[25]~52_combout )))))

	.dataa(\myprocessor|MemtoReg_mux|F[24]~48_combout ),
	.datab(\myprocessor|my_alu|R_and [25]),
	.datac(\myprocessor|my_control|func[1]~1_combout ),
	.datad(\myprocessor|MemtoReg_mux|F[25]~52_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[25]~53_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[25]~53 .lut_mask = 16'hE5E0;
defparam \myprocessor|MemtoReg_mux|F[25]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\myprocessor|my_control|MemWrite~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|my_regfile|valB[25]~558_combout ,\myprocessor|my_regfile|valB[24]~578_combout }),
	.portaaddr({\myprocessor|my_alu|R[11]~99_combout ,\myprocessor|my_alu|R[10]~13_combout ,\myprocessor|my_alu|R[9]~83_combout ,\myprocessor|my_alu|R[8]~91_combout ,\myprocessor|my_alu|R[7]~69_combout ,\myprocessor|my_alu|R[6]~76_combout ,\myprocessor|my_alu|R[5]~57_combout ,
\myprocessor|my_alu|R[4]~62_combout ,\myprocessor|my_alu|R[3]~43_combout ,\myprocessor|my_alu|R[2]~49_combout ,\myprocessor|my_alu|R[1]~27_combout ,\myprocessor|my_alu|R[0]~21_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24 .init_file = "test-fibonacci-dmem.hex";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N12
cycloneive_lcell_comb \myprocessor|my_alu|R_or[25] (
// Equation(s):
// \myprocessor|my_alu|R_or [25] = (\myprocessor|my_regfile|valA[25]~524_combout ) # ((\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// ((\myprocessor|my_regfile|valB[25]~558_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\myprocessor|my_control|ALUSrc~0_combout ),
	.datac(\myprocessor|my_regfile|valA[25]~524_combout ),
	.datad(\myprocessor|my_regfile|valB[25]~558_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R_or [25]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R_or[25] .lut_mask = 16'hFBF8;
defparam \myprocessor|my_alu|R_or[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N14
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[25]~54 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[25]~54_combout  = (\myprocessor|MemtoReg_mux|F[25]~53_combout  & (((\myprocessor|my_alu|R_or [25]) # (!\myprocessor|MemtoReg_mux|F[24]~48_combout )))) # (!\myprocessor|MemtoReg_mux|F[25]~53_combout  & 
// (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [25] & (\myprocessor|MemtoReg_mux|F[24]~48_combout )))

	.dataa(\myprocessor|MemtoReg_mux|F[25]~53_combout ),
	.datab(\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\myprocessor|MemtoReg_mux|F[24]~48_combout ),
	.datad(\myprocessor|my_alu|R_or [25]),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[25]~54 .lut_mask = 16'hEA4A;
defparam \myprocessor|MemtoReg_mux|F[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N14
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~81 (
// Equation(s):
// \myprocessor|keyIn_mux|F~81_combout  = (\myprocessor|keyIn_mux|F~2_combout  & \myprocessor|MemtoReg_mux|F[25]~54_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~2_combout ),
	.datad(\myprocessor|MemtoReg_mux|F[25]~54_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~81_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~81 .lut_mask = 16'hF000;
defparam \myprocessor|keyIn_mux|F~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N15
dffeas \myprocessor|my_regfile|regs:8:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|keyIn_mux|F~81_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:8:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[25]~543 (
// Equation(s):
// \myprocessor|my_regfile|valB[25]~543_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[18]~21_combout ) # (\myprocessor|my_regfile|regs:28:reg_array|r|bits:25:r~q )))) # 
// (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|regs:29:reg_array|r|bits:25:r~q  & (!\myprocessor|my_regfile|valB[18]~21_combout )))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|regs:29:reg_array|r|bits:25:r~q ),
	.datac(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datad(\myprocessor|my_regfile|regs:28:reg_array|r|bits:25:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[25]~543_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[25]~543 .lut_mask = 16'hAEA4;
defparam \myprocessor|my_regfile|valB[25]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[25]~544 (
// Equation(s):
// \myprocessor|my_regfile|valB[25]~544_combout  = (\myprocessor|my_regfile|valB[25]~543_combout  & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:25:r~q ) # (!\myprocessor|my_regfile|valB[18]~21_combout )))) # 
// (!\myprocessor|my_regfile|valB[25]~543_combout  & (\myprocessor|my_regfile|regs:31:reg_array|r|bits:25:r~q  & (\myprocessor|my_regfile|valB[18]~21_combout )))

	.dataa(\myprocessor|my_regfile|regs:31:reg_array|r|bits:25:r~q ),
	.datab(\myprocessor|my_regfile|valB[25]~543_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datad(\myprocessor|my_regfile|regs:30:reg_array|r|bits:25:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[25]~544_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[25]~544 .lut_mask = 16'hEC2C;
defparam \myprocessor|my_regfile|valB[25]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[25]~545 (
// Equation(s):
// \myprocessor|my_regfile|valB[25]~545_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|valB[18]~27_combout )) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout  & 
// ((\myprocessor|my_regfile|valB[25]~544_combout ))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:25:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|my_regfile|valB[25]~544_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[25]~545_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[25]~545 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[25]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[25]~546 (
// Equation(s):
// \myprocessor|my_regfile|valB[25]~546_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[25]~545_combout  & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:25:r~q ))) # 
// (!\myprocessor|my_regfile|valB[25]~545_combout  & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:25:r~q )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[25]~545_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|regs:25:reg_array|r|bits:25:r~q ),
	.datac(\myprocessor|my_regfile|regs:27:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|my_regfile|valB[25]~545_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[25]~546_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[25]~546 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[25]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[25]~547 (
// Equation(s):
// \myprocessor|my_regfile|valB[25]~547_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|valB[18]~21_combout )) # (!\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[18]~21_combout  & 
// ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:25:r~q ))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:25:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|my_regfile|regs:23:reg_array|r|bits:25:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[25]~547_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[25]~547 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[25]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[25]~548 (
// Equation(s):
// \myprocessor|my_regfile|valB[25]~548_combout  = (\myprocessor|my_regfile|valB[25]~547_combout  & (((\myprocessor|my_regfile|regs:22:reg_array|r|bits:25:r~q )) # (!\myprocessor|my_regfile|valB[18]~19_combout ))) # 
// (!\myprocessor|my_regfile|valB[25]~547_combout  & (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:25:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[25]~547_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|my_regfile|regs:20:reg_array|r|bits:25:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[25]~548_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[25]~548 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[25]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[25]~549 (
// Equation(s):
// \myprocessor|my_regfile|valB[25]~549_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[18]~31_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout  & 
// ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:25:r~q ))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:25:r~q ))))

	.dataa(\myprocessor|my_regfile|regs:18:reg_array|r|bits:25:r~q ),
	.datab(\myprocessor|my_regfile|regs:17:reg_array|r|bits:25:r~q ),
	.datac(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[25]~549_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[25]~549 .lut_mask = 16'hFC0A;
defparam \myprocessor|my_regfile|valB[25]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[25]~550 (
// Equation(s):
// \myprocessor|my_regfile|valB[25]~550_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[25]~549_combout  & (\myprocessor|my_regfile|regs:19:reg_array|r|bits:25:r~q )) # (!\myprocessor|my_regfile|valB[25]~549_combout  
// & ((\myprocessor|my_regfile|valB[25]~548_combout ))))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[25]~549_combout ))))

	.dataa(\myprocessor|my_regfile|regs:19:reg_array|r|bits:25:r~q ),
	.datab(\myprocessor|my_regfile|valB[25]~548_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datad(\myprocessor|my_regfile|valB[25]~549_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[25]~550_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[25]~550 .lut_mask = 16'hAFC0;
defparam \myprocessor|my_regfile|valB[25]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[25]~551 (
// Equation(s):
// \myprocessor|my_regfile|valB[25]~551_combout  = (\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[25]~546_combout ) # ((\myprocessor|my_regfile|valB[18]~35_combout )))) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & 
// (((\myprocessor|my_regfile|valB[25]~550_combout  & !\myprocessor|my_regfile|valB[18]~35_combout ))))

	.dataa(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datab(\myprocessor|my_regfile|valB[25]~546_combout ),
	.datac(\myprocessor|my_regfile|valB[25]~550_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~35_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[25]~551_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[25]~551 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valB[25]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[25]~552 (
// Equation(s):
// \myprocessor|my_regfile|valB[25]~552_combout  = (\myprocessor|my_regfile|valB[18]~35_combout  & ((\myprocessor|my_regfile|valB[25]~551_combout  & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:25:r~q ))) # 
// (!\myprocessor|my_regfile|valB[25]~551_combout  & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:25:r~q )))) # (!\myprocessor|my_regfile|valB[18]~35_combout  & (((\myprocessor|my_regfile|valB[25]~551_combout ))))

	.dataa(\myprocessor|my_regfile|regs:16:reg_array|r|bits:25:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datac(\myprocessor|my_regfile|regs:24:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|my_regfile|valB[25]~551_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[25]~552_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[25]~552 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[25]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[25]~553 (
// Equation(s):
// \myprocessor|my_regfile|valB[25]~553_combout  = (\myprocessor|my_regfile|valB[18]~66_combout  & ((\myprocessor|my_regfile|valB[18]~63_combout  & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:25:r~q )) # (!\myprocessor|my_regfile|valB[18]~63_combout  & 
// ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:25:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~66_combout  & (((\myprocessor|my_regfile|valB[18]~63_combout ))))

	.dataa(\myprocessor|my_regfile|regs:4:reg_array|r|bits:25:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~66_combout ),
	.datac(\myprocessor|my_regfile|regs:5:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~63_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[25]~553_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[25]~553 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valB[25]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[25]~554 (
// Equation(s):
// \myprocessor|my_regfile|valB[25]~554_combout  = (\myprocessor|my_regfile|valB[25]~553_combout  & (((\myprocessor|my_regfile|regs:6:reg_array|r|bits:25:r~q ) # (!\myprocessor|my_regfile|valB[18]~67_combout )))) # 
// (!\myprocessor|my_regfile|valB[25]~553_combout  & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:25:r~q  & ((\myprocessor|my_regfile|valB[18]~67_combout ))))

	.dataa(\myprocessor|my_regfile|valB[25]~553_combout ),
	.datab(\myprocessor|my_regfile|regs:7:reg_array|r|bits:25:r~q ),
	.datac(\myprocessor|my_regfile|regs:6:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~67_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[25]~554_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[25]~554 .lut_mask = 16'hE4AA;
defparam \myprocessor|my_regfile|valB[25]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[25]~555 (
// Equation(s):
// \myprocessor|my_regfile|valB[25]~555_combout  = (\myprocessor|my_regfile|valB[18]~52_combout  & (((\myprocessor|my_regfile|valB[18]~50_combout )))) # (!\myprocessor|my_regfile|valB[18]~52_combout  & ((\myprocessor|my_regfile|valB[18]~50_combout  & 
// ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:25:r~q ))) # (!\myprocessor|my_regfile|valB[18]~50_combout  & (\myprocessor|my_regfile|valB[25]~554_combout ))))

	.dataa(\myprocessor|my_regfile|valB[25]~554_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~50_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[25]~555_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[25]~555 .lut_mask = 16'hFC22;
defparam \myprocessor|my_regfile|valB[25]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[25]~556 (
// Equation(s):
// \myprocessor|my_regfile|valB[25]~556_combout  = (\myprocessor|my_regfile|valB[18]~52_combout  & ((\myprocessor|my_regfile|valB[25]~555_combout  & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:25:r~q )) # (!\myprocessor|my_regfile|valB[25]~555_combout  
// & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:25:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~52_combout  & (((\myprocessor|my_regfile|valB[25]~555_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datab(\myprocessor|my_regfile|regs:1:reg_array|r|bits:25:r~q ),
	.datac(\myprocessor|my_regfile|regs:3:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|my_regfile|valB[25]~555_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[25]~556_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[25]~556 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valB[25]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[25]~557 (
// Equation(s):
// \myprocessor|my_regfile|valB[25]~557_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & (((\myprocessor|my_regfile|valB[18]~42_combout )))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & ((\myprocessor|my_regfile|valB[18]~42_combout  & 
// (\myprocessor|my_regfile|valB[25]~552_combout )) # (!\myprocessor|my_regfile|valB[18]~42_combout  & ((\myprocessor|my_regfile|valB[25]~556_combout )))))

	.dataa(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datab(\myprocessor|my_regfile|valB[25]~552_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datad(\myprocessor|my_regfile|valB[25]~556_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[25]~557_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[25]~557 .lut_mask = 16'hE5E0;
defparam \myprocessor|my_regfile|valB[25]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[25]~541 (
// Equation(s):
// \myprocessor|my_regfile|valB[25]~541_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[18]~31_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout  & 
// (\myprocessor|my_regfile|regs:9:reg_array|r|bits:25:r~q )) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:25:r~q )))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|regs:9:reg_array|r|bits:25:r~q ),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[25]~541_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[25]~541 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valB[25]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[25]~539 (
// Equation(s):
// \myprocessor|my_regfile|valB[25]~539_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout ) # ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:25:r~q )))) # 
// (!\myprocessor|my_regfile|valB[18]~21_combout  & (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:25:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|my_regfile|regs:15:reg_array|r|bits:25:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[25]~539_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[25]~539 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[25]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[25]~540 (
// Equation(s):
// \myprocessor|my_regfile|valB[25]~540_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[25]~539_combout  & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:25:r~q ))) # 
// (!\myprocessor|my_regfile|valB[25]~539_combout  & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:25:r~q )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[25]~539_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|regs:12:reg_array|r|bits:25:r~q ),
	.datac(\myprocessor|my_regfile|regs:14:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|my_regfile|valB[25]~539_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[25]~540_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[25]~540 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[25]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[25]~542 (
// Equation(s):
// \myprocessor|my_regfile|valB[25]~542_combout  = (\myprocessor|my_regfile|valB[25]~541_combout  & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:25:r~q ) # ((!\myprocessor|my_regfile|valB[18]~27_combout )))) # 
// (!\myprocessor|my_regfile|valB[25]~541_combout  & (((\myprocessor|my_regfile|valB[25]~540_combout  & \myprocessor|my_regfile|valB[18]~27_combout ))))

	.dataa(\myprocessor|my_regfile|valB[25]~541_combout ),
	.datab(\myprocessor|my_regfile|regs:11:reg_array|r|bits:25:r~q ),
	.datac(\myprocessor|my_regfile|valB[25]~540_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[25]~542_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[25]~542 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valB[25]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[25]~558 (
// Equation(s):
// \myprocessor|my_regfile|valB[25]~558_combout  = (\myprocessor|my_regfile|valB[25]~557_combout  & ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:25:r~q ) # ((!\myprocessor|my_regfile|valB[18]~47_combout )))) # 
// (!\myprocessor|my_regfile|valB[25]~557_combout  & (((\myprocessor|my_regfile|valB[18]~47_combout  & \myprocessor|my_regfile|valB[25]~542_combout ))))

	.dataa(\myprocessor|my_regfile|regs:8:reg_array|r|bits:25:r~q ),
	.datab(\myprocessor|my_regfile|valB[25]~557_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datad(\myprocessor|my_regfile|valB[25]~542_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[25]~558_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[25]~558 .lut_mask = 16'hBC8C;
defparam \myprocessor|my_regfile|valB[25]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N14
cycloneive_lcell_comb \myprocessor|my_alu|R_and[24] (
// Equation(s):
// \myprocessor|my_alu|R_and [24] = (\myprocessor|my_regfile|valA[24]~504_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// ((\myprocessor|my_regfile|valB[24]~578_combout )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\myprocessor|my_control|ALUSrc~0_combout ),
	.datac(\myprocessor|my_regfile|valB[24]~578_combout ),
	.datad(\myprocessor|my_regfile|valA[24]~504_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R_and [24]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R_and[24] .lut_mask = 16'hB800;
defparam \myprocessor|my_alu|R_and[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N12
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper1|sum[8] (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper1|sum [8] = \myprocessor|my_regfile|valA[24]~504_combout  $ (\myprocessor|ALUSrc_mux|F[24]~24_combout  $ (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|my_alu|adder_inst|upper1|carry[8]~6_combout )))

	.dataa(\myprocessor|my_regfile|valA[24]~504_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[24]~24_combout ),
	.datac(\myprocessor|my_control|func[0]~0_combout ),
	.datad(\myprocessor|my_alu|adder_inst|upper1|carry[8]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper1|sum [8]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper1|sum[8] .lut_mask = 16'h6996;
defparam \myprocessor|my_alu|adder_inst|upper1|sum[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N16
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~0 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~0_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[25]~524_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[24]~504_combout )))

	.dataa(\myprocessor|my_regfile|valA[25]~524_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datac(\myprocessor|my_regfile|valA[24]~504_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~0 .lut_mask = 16'hB8B8;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N26
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~23 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~23_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~14_combout ))) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~0_combout ))

	.dataa(gnd),
	.datab(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~23 .lut_mask = 16'hFC30;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~22 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~22_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~21_combout ))) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~13_combout ))

	.dataa(gnd),
	.datab(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~13_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~22 .lut_mask = 16'hFC30;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N16
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxNxxx|F~14 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxNxxx|F~14_combout  = (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & ((\myprocessor|ALUSrc_mux|F[2]~4_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~22_combout ))) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~23_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~23_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~22_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxNxxx|F~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F~14 .lut_mask = 16'h3022;
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N6
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RNxxxx|F~22 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RNxxxx|F~22_combout  = (\myprocessor|my_alu|shifter_inst|RxNxxx|F~14_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4]))) # 
// (!\myprocessor|my_control|ALUSrc~0_combout  & (!\myprocessor|my_regfile|valB[4]~238_combout ))))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(\myprocessor|my_regfile|valB[4]~238_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datad(\myprocessor|my_alu|shifter_inst|RxNxxx|F~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RNxxxx|F~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RNxxxx|F~22 .lut_mask = 16'h1B00;
defparam \myprocessor|my_alu|shifter_inst|RNxxxx|F~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N10
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~4 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~4_combout  = (\myprocessor|ALUSrc_mux|F[3]~3_combout  & (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & !\myprocessor|ALUSrc_mux|F[1]~0_combout )))

	.dataa(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~4 .lut_mask = 16'h0002;
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~8 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~8_combout  = (\myprocessor|my_alu|R[16]~31_combout  & (((\myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~4_combout  & \myprocessor|my_regfile|valA[0]~24_combout )) # (!\myprocessor|ALUSrc_mux|F[3]~3_combout ))) # 
// (!\myprocessor|my_alu|R[16]~31_combout  & (\myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~4_combout  & ((\myprocessor|my_regfile|valA[0]~24_combout ))))

	.dataa(\myprocessor|my_alu|R[16]~31_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~4_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datad(\myprocessor|my_regfile|valA[0]~24_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~8 .lut_mask = 16'hCE0A;
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N6
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~52 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~52_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~47_combout )) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~51_combout )))

	.dataa(gnd),
	.datab(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~47_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~51_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~52_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~52 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N0
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~44 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~44_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~39_combout )) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~43_combout )))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~39_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~44_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~44 .lut_mask = 16'hB8B8;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N16
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[24]~55 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[24]~55_combout  = (\myprocessor|my_alu|R[4]~51_combout  & (((\myprocessor|my_alu|R[4]~50_combout )))) # (!\myprocessor|my_alu|R[4]~51_combout  & ((\myprocessor|my_alu|R[4]~50_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~44_combout ))) # (!\myprocessor|my_alu|R[4]~50_combout  & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~52_combout ))))

	.dataa(\myprocessor|my_alu|R[4]~51_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~52_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~44_combout ),
	.datad(\myprocessor|my_alu|R[4]~50_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[24]~55_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[24]~55 .lut_mask = 16'hFA44;
defparam \myprocessor|MemtoReg_mux|F[24]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N24
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~31 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~31_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~29_combout ))) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~30_combout ))

	.dataa(gnd),
	.datab(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~30_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~29_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~31 .lut_mask = 16'hFC30;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~28 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~28_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~8_combout )) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~27_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~8_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~28 .lut_mask = 16'hCFC0;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxNxx|F[16]~3 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxNxx|F[16]~3_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~28_combout ))) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~31_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~31_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~28_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxNxx|F[16]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxNxx|F[16]~3 .lut_mask = 16'hF0CC;
defparam \myprocessor|my_alu|shifter_inst|LxxNxx|F[16]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N0
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[24]~56 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[24]~56_combout  = (\myprocessor|MemtoReg_mux|F[24]~55_combout  & ((\myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~8_combout ) # ((!\myprocessor|my_alu|R[4]~51_combout )))) # (!\myprocessor|MemtoReg_mux|F[24]~55_combout  & 
// (((\myprocessor|my_alu|R[4]~51_combout  & \myprocessor|my_alu|shifter_inst|LxxNxx|F[16]~3_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~8_combout ),
	.datab(\myprocessor|MemtoReg_mux|F[24]~55_combout ),
	.datac(\myprocessor|my_alu|R[4]~51_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxNxx|F[16]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[24]~56_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[24]~56 .lut_mask = 16'hBC8C;
defparam \myprocessor|MemtoReg_mux|F[24]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N22
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper0|sum[8] (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper0|sum [8] = \myprocessor|my_regfile|valA[24]~504_combout  $ (\myprocessor|my_alu|adder_inst|upper0|carry[8]~6_combout  $ (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|ALUSrc_mux|F[24]~24_combout )))

	.dataa(\myprocessor|my_regfile|valA[24]~504_combout ),
	.datab(\myprocessor|my_alu|adder_inst|upper0|carry[8]~6_combout ),
	.datac(\myprocessor|my_control|func[0]~0_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[24]~24_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper0|sum [8]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper0|sum[8] .lut_mask = 16'h6996;
defparam \myprocessor|my_alu|adder_inst|upper0|sum[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N8
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[24]~57 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[24]~57_combout  = (\myprocessor|my_control|func[2]~2_combout  & ((\myprocessor|MemtoReg_mux|F[24]~56_combout ) # ((\myprocessor|MemtoReg_mux|F[24]~87_combout )))) # (!\myprocessor|my_control|func[2]~2_combout  & 
// (((\myprocessor|my_alu|adder_inst|upper0|sum [8] & !\myprocessor|MemtoReg_mux|F[24]~87_combout ))))

	.dataa(\myprocessor|MemtoReg_mux|F[24]~56_combout ),
	.datab(\myprocessor|my_control|func[2]~2_combout ),
	.datac(\myprocessor|my_alu|adder_inst|upper0|sum [8]),
	.datad(\myprocessor|MemtoReg_mux|F[24]~87_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[24]~57_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[24]~57 .lut_mask = 16'hCCB8;
defparam \myprocessor|MemtoReg_mux|F[24]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N18
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[24]~58 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[24]~58_combout  = (\myprocessor|MemtoReg_mux|F[24]~57_combout  & (((\myprocessor|my_alu|shifter_inst|RNxxxx|F~22_combout ) # (!\myprocessor|MemtoReg_mux|F[24]~87_combout )))) # (!\myprocessor|MemtoReg_mux|F[24]~57_combout  & 
// (\myprocessor|my_alu|adder_inst|upper1|sum [8] & ((\myprocessor|MemtoReg_mux|F[24]~87_combout ))))

	.dataa(\myprocessor|my_alu|adder_inst|upper1|sum [8]),
	.datab(\myprocessor|my_alu|shifter_inst|RNxxxx|F~22_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[24]~57_combout ),
	.datad(\myprocessor|MemtoReg_mux|F[24]~87_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[24]~58_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[24]~58 .lut_mask = 16'hCAF0;
defparam \myprocessor|MemtoReg_mux|F[24]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N8
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[24]~59 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[24]~59_combout  = (\myprocessor|my_control|func[1]~1_combout  & ((\myprocessor|MemtoReg_mux|F[24]~48_combout ) # ((\myprocessor|my_alu|R_and [24])))) # (!\myprocessor|my_control|func[1]~1_combout  & 
// (!\myprocessor|MemtoReg_mux|F[24]~48_combout  & ((\myprocessor|MemtoReg_mux|F[24]~58_combout ))))

	.dataa(\myprocessor|my_control|func[1]~1_combout ),
	.datab(\myprocessor|MemtoReg_mux|F[24]~48_combout ),
	.datac(\myprocessor|my_alu|R_and [24]),
	.datad(\myprocessor|MemtoReg_mux|F[24]~58_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[24]~59_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[24]~59 .lut_mask = 16'hB9A8;
defparam \myprocessor|MemtoReg_mux|F[24]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N18
cycloneive_lcell_comb \myprocessor|my_alu|R_or[24] (
// Equation(s):
// \myprocessor|my_alu|R_or [24] = (\myprocessor|my_regfile|valA[24]~504_combout ) # ((\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// ((\myprocessor|my_regfile|valB[24]~578_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\myprocessor|my_control|ALUSrc~0_combout ),
	.datac(\myprocessor|my_regfile|valB[24]~578_combout ),
	.datad(\myprocessor|my_regfile|valA[24]~504_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R_or [24]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R_or[24] .lut_mask = 16'hFFB8;
defparam \myprocessor|my_alu|R_or[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N12
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[24]~60 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[24]~60_combout  = (\myprocessor|MemtoReg_mux|F[24]~48_combout  & ((\myprocessor|MemtoReg_mux|F[24]~59_combout  & ((\myprocessor|my_alu|R_or [24]))) # (!\myprocessor|MemtoReg_mux|F[24]~59_combout  & 
// (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [24])))) # (!\myprocessor|MemtoReg_mux|F[24]~48_combout  & (((\myprocessor|MemtoReg_mux|F[24]~59_combout ))))

	.dataa(\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\myprocessor|MemtoReg_mux|F[24]~48_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[24]~59_combout ),
	.datad(\myprocessor|my_alu|R_or [24]),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[24]~60_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[24]~60 .lut_mask = 16'hF838;
defparam \myprocessor|MemtoReg_mux|F[24]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N22
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~82 (
// Equation(s):
// \myprocessor|keyIn_mux|F~82_combout  = (\myprocessor|keyIn_mux|F~2_combout  & \myprocessor|MemtoReg_mux|F[24]~60_combout )

	.dataa(\myprocessor|keyIn_mux|F~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|MemtoReg_mux|F[24]~60_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~82_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~82 .lut_mask = 16'hAA00;
defparam \myprocessor|keyIn_mux|F~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N15
dffeas \myprocessor|my_regfile|regs:27:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:27:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[24]~492 (
// Equation(s):
// \myprocessor|my_regfile|valA[24]~492_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:24:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:24:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|my_regfile|regs:23:reg_array|r|bits:24:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[24]~492_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[24]~492 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valA[24]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[24]~493 (
// Equation(s):
// \myprocessor|my_regfile|valA[24]~493_combout  = (\myprocessor|my_regfile|valA[24]~492_combout  & (((\myprocessor|my_regfile|regs:31:reg_array|r|bits:24:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|my_regfile|valA[24]~492_combout  & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:24:r~q  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|my_regfile|regs:27:reg_array|r|bits:24:r~q ),
	.datab(\myprocessor|my_regfile|valA[24]~492_combout ),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[24]~493_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[24]~493 .lut_mask = 16'hE2CC;
defparam \myprocessor|my_regfile|valA[24]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valA[24]~489 (
// Equation(s):
// \myprocessor|my_regfile|valA[24]~489_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:24:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|regs:16:reg_array|r|bits:24:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|regs:24:reg_array|r|bits:24:r~q ),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[24]~489_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[24]~489 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valA[24]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[24]~490 (
// Equation(s):
// \myprocessor|my_regfile|valA[24]~490_combout  = (\myprocessor|my_regfile|valA[24]~489_combout  & (((\myprocessor|my_regfile|regs:28:reg_array|r|bits:24:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]))) # 
// (!\myprocessor|my_regfile|valA[24]~489_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:24:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[24]~489_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|my_regfile|regs:20:reg_array|r|bits:24:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[24]~490_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[24]~490 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[24]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[24]~487 (
// Equation(s):
// \myprocessor|my_regfile|valA[24]~487_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [19] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:24:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:24:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:25:reg_array|r|bits:24:r~q ),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[24]~487_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[24]~487 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valA[24]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[24]~488 (
// Equation(s):
// \myprocessor|my_regfile|valA[24]~488_combout  = (\myprocessor|my_regfile|valA[24]~487_combout  & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:24:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]))) # 
// (!\myprocessor|my_regfile|valA[24]~487_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:24:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[24]~487_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|my_regfile|regs:21:reg_array|r|bits:24:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[24]~488_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[24]~488 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[24]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[24]~491 (
// Equation(s):
// \myprocessor|my_regfile|valA[24]~491_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]) # (\myprocessor|my_regfile|valA[24]~488_combout )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|valA[24]~490_combout  & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|valA[24]~490_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|my_regfile|valA[24]~488_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[24]~491_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[24]~491 .lut_mask = 16'hAEA4;
defparam \myprocessor|my_regfile|valA[24]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[24]~485 (
// Equation(s):
// \myprocessor|my_regfile|valA[24]~485_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:24:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:24:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|my_regfile|regs:22:reg_array|r|bits:24:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[24]~485_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[24]~485 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[24]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[24]~486 (
// Equation(s):
// \myprocessor|my_regfile|valA[24]~486_combout  = (\myprocessor|my_regfile|valA[24]~485_combout  & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:24:r~q ) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|my_regfile|valA[24]~485_combout  & (((\myprocessor|my_regfile|regs:26:reg_array|r|bits:24:r~q  & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|my_regfile|valA[24]~485_combout ),
	.datab(\myprocessor|my_regfile|regs:30:reg_array|r|bits:24:r~q ),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[24]~486_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[24]~486 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valA[24]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[24]~494 (
// Equation(s):
// \myprocessor|my_regfile|valA[24]~494_combout  = (\myprocessor|my_regfile|valA[24]~491_combout  & ((\myprocessor|my_regfile|valA[24]~493_combout ) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|my_regfile|valA[24]~491_combout  & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & \myprocessor|my_regfile|valA[24]~486_combout ))))

	.dataa(\myprocessor|my_regfile|valA[24]~493_combout ),
	.datab(\myprocessor|my_regfile|valA[24]~491_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|my_regfile|valA[24]~486_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[24]~494_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[24]~494 .lut_mask = 16'hBC8C;
defparam \myprocessor|my_regfile|valA[24]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[24]~502 (
// Equation(s):
// \myprocessor|my_regfile|valA[24]~502_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:24:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_regfile|regs:12:reg_array|r|bits:24:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|regs:13:reg_array|r|bits:24:r~q ),
	.datac(\myprocessor|my_regfile|regs:12:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[24]~502_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[24]~502 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valA[24]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valA[24]~503 (
// Equation(s):
// \myprocessor|my_regfile|valA[24]~503_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[24]~502_combout  & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:24:r~q ))) # 
// (!\myprocessor|my_regfile|valA[24]~502_combout  & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:24:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[24]~502_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|regs:14:reg_array|r|bits:24:r~q ),
	.datac(\myprocessor|my_regfile|regs:15:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|my_regfile|valA[24]~502_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[24]~503_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[24]~503 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[24]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[24]~497 (
// Equation(s):
// \myprocessor|my_regfile|valA[24]~497_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [18] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:24:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:24:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:5:reg_array|r|bits:24:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:4:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[24]~497_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[24]~497 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valA[24]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[24]~498 (
// Equation(s):
// \myprocessor|my_regfile|valA[24]~498_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[24]~497_combout  & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:24:r~q ))) # 
// (!\myprocessor|my_regfile|valA[24]~497_combout  & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:24:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[24]~497_combout ))))

	.dataa(\myprocessor|my_regfile|regs:6:reg_array|r|bits:24:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:7:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|my_regfile|valA[24]~497_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[24]~498_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[24]~498 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[24]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[24]~499 (
// Equation(s):
// \myprocessor|my_regfile|valA[24]~499_combout  = (\myprocessor|my_regfile|valA[8]~18_combout  & ((\myprocessor|my_regfile|valA[24]~498_combout ) # ((!\myprocessor|my_regfile|valA[8]~17_combout )))) # (!\myprocessor|my_regfile|valA[8]~18_combout  & 
// (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:24:r~q  & \myprocessor|my_regfile|valA[8]~17_combout ))))

	.dataa(\myprocessor|my_regfile|valA[24]~498_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~18_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|my_regfile|valA[8]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[24]~499_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[24]~499 .lut_mask = 16'hB8CC;
defparam \myprocessor|my_regfile|valA[24]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[24]~500 (
// Equation(s):
// \myprocessor|my_regfile|valA[24]~500_combout  = (\myprocessor|my_regfile|valA[8]~14_combout  & ((\myprocessor|my_regfile|valA[24]~499_combout  & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:24:r~q )) # (!\myprocessor|my_regfile|valA[24]~499_combout  & 
// ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:24:r~q ))))) # (!\myprocessor|my_regfile|valA[8]~14_combout  & (((\myprocessor|my_regfile|valA[24]~499_combout ))))

	.dataa(\myprocessor|my_regfile|valA[8]~14_combout ),
	.datab(\myprocessor|my_regfile|regs:3:reg_array|r|bits:24:r~q ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|my_regfile|valA[24]~499_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[24]~500_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[24]~500 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valA[24]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[24]~495 (
// Equation(s):
// \myprocessor|my_regfile|valA[24]~495_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|regs:10:reg_array|r|bits:24:r~q ) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:24:r~q  & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|my_regfile|regs:8:reg_array|r|bits:24:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[24]~495_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[24]~495 .lut_mask = 16'hCCE2;
defparam \myprocessor|my_regfile|valA[24]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[24]~496 (
// Equation(s):
// \myprocessor|my_regfile|valA[24]~496_combout  = (\myprocessor|my_regfile|valA[24]~495_combout  & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:24:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))) # 
// (!\myprocessor|my_regfile|valA[24]~495_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:24:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[24]~495_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|my_regfile|regs:9:reg_array|r|bits:24:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[24]~496_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[24]~496 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[24]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[24]~501 (
// Equation(s):
// \myprocessor|my_regfile|valA[24]~501_combout  = (\myprocessor|my_regfile|valA[8]~10_combout  & (((\myprocessor|my_regfile|valA[8]~13_combout )))) # (!\myprocessor|my_regfile|valA[8]~10_combout  & ((\myprocessor|my_regfile|valA[8]~13_combout  & 
// ((\myprocessor|my_regfile|valA[24]~496_combout ))) # (!\myprocessor|my_regfile|valA[8]~13_combout  & (\myprocessor|my_regfile|valA[24]~500_combout ))))

	.dataa(\myprocessor|my_regfile|valA[24]~500_combout ),
	.datab(\myprocessor|my_regfile|valA[24]~496_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datad(\myprocessor|my_regfile|valA[8]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[24]~501_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[24]~501 .lut_mask = 16'hFC0A;
defparam \myprocessor|my_regfile|valA[24]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[24]~504 (
// Equation(s):
// \myprocessor|my_regfile|valA[24]~504_combout  = (\myprocessor|my_regfile|valA[8]~10_combout  & ((\myprocessor|my_regfile|valA[24]~501_combout  & ((\myprocessor|my_regfile|valA[24]~503_combout ))) # (!\myprocessor|my_regfile|valA[24]~501_combout  & 
// (\myprocessor|my_regfile|valA[24]~494_combout )))) # (!\myprocessor|my_regfile|valA[8]~10_combout  & (((\myprocessor|my_regfile|valA[24]~501_combout ))))

	.dataa(\myprocessor|my_regfile|valA[24]~494_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datac(\myprocessor|my_regfile|valA[24]~503_combout ),
	.datad(\myprocessor|my_regfile|valA[24]~501_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[24]~504_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[24]~504 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[24]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N10
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~39 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~39_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[24]~504_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[23]~484_combout )))

	.dataa(\myprocessor|my_regfile|valA[24]~504_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_regfile|valA[23]~484_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~39_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~39 .lut_mask = 16'hAAF0;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N0
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~50 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~50_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~37_combout ))) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~39_combout ))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~39_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~37_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~50_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~50 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N0
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxNxx|F[23]~13 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxNxx|F[23]~13_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~48_combout ))) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~50_combout ))

	.dataa(gnd),
	.datab(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~50_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~48_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxNxx|F[23]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxNxx|F[23]~13 .lut_mask = 16'hFC30;
defparam \myprocessor|my_alu|shifter_inst|RxxNxx|F[23]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N12
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[15]~26 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[15]~26_combout  = (\myprocessor|my_alu|R[0]~4_combout  & (((\myprocessor|my_alu|shifter_inst|RxxNxx|F[23]~13_combout ) # (\myprocessor|my_alu|R[0]~5_combout )))) # (!\myprocessor|my_alu|R[0]~4_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxNxx|F[15]~12_combout  & ((!\myprocessor|my_alu|R[0]~5_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxNxx|F[15]~12_combout ),
	.datab(\myprocessor|my_alu|R[0]~4_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RxxNxx|F[23]~13_combout ),
	.datad(\myprocessor|my_alu|R[0]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[15]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[15]~26 .lut_mask = 16'hCCE2;
defparam \myprocessor|MemtoReg_mux|F[15]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N12
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxNxxx|F~12 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxNxxx|F~12_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~32_combout ))) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~33_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~33_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~32_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxNxxx|F~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F~12 .lut_mask = 16'hF0CC;
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N10
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxNxx|F[15]~7 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxNxx|F[15]~7_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~34_combout )) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~35_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~34_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~35_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxNxx|F[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxNxx|F[15]~7 .lut_mask = 16'hCCF0;
defparam \myprocessor|my_alu|shifter_inst|LxxNxx|F[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N20
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LNxxxx|F~21 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LNxxxx|F~21_combout  = (!\myprocessor|ALUSrc_mux|F[4]~6_combout  & ((\myprocessor|ALUSrc_mux|F[3]~3_combout  & (\myprocessor|my_alu|shifter_inst|LxNxxx|F~12_combout )) # (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[15]~7_combout )))))

	.dataa(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxNxxx|F~12_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxNxx|F[15]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LNxxxx|F~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~21 .lut_mask = 16'h5140;
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N30
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[15]~27 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[15]~27_combout  = (\myprocessor|MemtoReg_mux|F[15]~26_combout  & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F~17_combout ) # ((!\myprocessor|my_alu|R[0]~5_combout )))) # (!\myprocessor|MemtoReg_mux|F[15]~26_combout  & 
// (((\myprocessor|my_alu|R[0]~5_combout  & \myprocessor|my_alu|shifter_inst|LNxxxx|F~21_combout ))))

	.dataa(\myprocessor|MemtoReg_mux|F[15]~26_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|RxNxxx|F~17_combout ),
	.datac(\myprocessor|my_alu|R[0]~5_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LNxxxx|F~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[15]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[15]~27 .lut_mask = 16'hDA8A;
defparam \myprocessor|MemtoReg_mux|F[15]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N22
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[15]~28 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[15]~28_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [15])) # (!\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_regfile|valB[15]~398_combout 
// )))

	.dataa(gnd),
	.datab(\myprocessor|my_control|ALUSrc~0_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(\myprocessor|my_regfile|valB[15]~398_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[15]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[15]~28 .lut_mask = 16'hF3C0;
defparam \myprocessor|MemtoReg_mux|F[15]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N0
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[15]~29 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[15]~29_combout  = (\myprocessor|my_alu|R[0]~8_combout  & (((\myprocessor|MemtoReg_mux|F[15]~28_combout ) # (\myprocessor|my_regfile|valA[15]~364_combout )) # (!\myprocessor|my_control|func[1]~1_combout ))) # 
// (!\myprocessor|my_alu|R[0]~8_combout  & (\myprocessor|my_control|func[1]~1_combout  & (\myprocessor|MemtoReg_mux|F[15]~28_combout  & \myprocessor|my_regfile|valA[15]~364_combout )))

	.dataa(\myprocessor|my_alu|R[0]~8_combout ),
	.datab(\myprocessor|my_control|func[1]~1_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[15]~28_combout ),
	.datad(\myprocessor|my_regfile|valA[15]~364_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[15]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[15]~29 .lut_mask = 16'hEAA2;
defparam \myprocessor|MemtoReg_mux|F[15]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N18
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[15]~30 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[15]~30_combout  = (\myprocessor|my_control|func[1]~1_combout  & (((\myprocessor|MemtoReg_mux|F[15]~29_combout )))) # (!\myprocessor|my_control|func[1]~1_combout  & ((\myprocessor|MemtoReg_mux|F[15]~29_combout  & 
// ((\myprocessor|MemtoReg_mux|F[15]~27_combout ))) # (!\myprocessor|MemtoReg_mux|F[15]~29_combout  & (\myprocessor|my_alu|adder_inst|lower|sum [15]))))

	.dataa(\myprocessor|my_alu|adder_inst|lower|sum [15]),
	.datab(\myprocessor|my_control|func[1]~1_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[15]~27_combout ),
	.datad(\myprocessor|MemtoReg_mux|F[15]~29_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[15]~30 .lut_mask = 16'hFC22;
defparam \myprocessor|MemtoReg_mux|F[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\myprocessor|my_control|MemWrite~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|my_regfile|valB[15]~398_combout ,\myprocessor|my_regfile|valB[14]~418_combout }),
	.portaaddr({\myprocessor|my_alu|R[11]~99_combout ,\myprocessor|my_alu|R[10]~13_combout ,\myprocessor|my_alu|R[9]~83_combout ,\myprocessor|my_alu|R[8]~91_combout ,\myprocessor|my_alu|R[7]~69_combout ,\myprocessor|my_alu|R[6]~76_combout ,\myprocessor|my_alu|R[5]~57_combout ,
\myprocessor|my_alu|R[4]~62_combout ,\myprocessor|my_alu|R[3]~43_combout ,\myprocessor|my_alu|R[2]~49_combout ,\myprocessor|my_alu|R[1]~27_combout ,\myprocessor|my_alu|R[0]~21_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14 .init_file = "test-fibonacci-dmem.hex";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N28
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~49 (
// Equation(s):
// \myprocessor|keyIn_mux|F~49_combout  = (\myprocessor|Jal_mux|F[11]~0_combout  & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [15]) # ((\myprocessor|keyIn_mux|F~46_combout  & \myprocessor|MemtoReg_mux|F[15]~30_combout )))) # 
// (!\myprocessor|Jal_mux|F[11]~0_combout  & (\myprocessor|keyIn_mux|F~46_combout  & (\myprocessor|MemtoReg_mux|F[15]~30_combout )))

	.dataa(\myprocessor|Jal_mux|F[11]~0_combout ),
	.datab(\myprocessor|keyIn_mux|F~46_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[15]~30_combout ),
	.datad(\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~49_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~49 .lut_mask = 16'hEAC0;
defparam \myprocessor|keyIn_mux|F~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N15
dffeas \myprocessor|my_regfile|regs:1:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:1:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[15]~357 (
// Equation(s):
// \myprocessor|my_regfile|valA[15]~357_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:15:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (\myprocessor|my_regfile|regs:4:reg_array|r|bits:15:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:4:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|my_regfile|regs:6:reg_array|r|bits:15:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[15]~357_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[15]~357 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[15]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[15]~358 (
// Equation(s):
// \myprocessor|my_regfile|valA[15]~358_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[15]~357_combout  & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:15:r~q ))) # 
// (!\myprocessor|my_regfile|valA[15]~357_combout  & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:15:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_regfile|valA[15]~357_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|regs:5:reg_array|r|bits:15:r~q ),
	.datac(\myprocessor|my_regfile|regs:7:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|my_regfile|valA[15]~357_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[15]~358_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[15]~358 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[15]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[15]~359 (
// Equation(s):
// \myprocessor|my_regfile|valA[15]~359_combout  = (\myprocessor|my_regfile|valA[8]~18_combout  & (((\myprocessor|my_regfile|valA[15]~358_combout )) # (!\myprocessor|my_regfile|valA[8]~17_combout ))) # (!\myprocessor|my_regfile|valA[8]~18_combout  & 
// (\myprocessor|my_regfile|valA[8]~17_combout  & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:15:r~q )))

	.dataa(\myprocessor|my_regfile|valA[8]~18_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~17_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|my_regfile|valA[15]~358_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[15]~359_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[15]~359 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valA[15]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[15]~360 (
// Equation(s):
// \myprocessor|my_regfile|valA[15]~360_combout  = (\myprocessor|my_regfile|valA[15]~359_combout  & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:15:r~q ) # ((!\myprocessor|my_regfile|valA[8]~14_combout )))) # 
// (!\myprocessor|my_regfile|valA[15]~359_combout  & (((\myprocessor|my_regfile|regs:2:reg_array|r|bits:15:r~q  & \myprocessor|my_regfile|valA[8]~14_combout ))))

	.dataa(\myprocessor|my_regfile|valA[15]~359_combout ),
	.datab(\myprocessor|my_regfile|regs:3:reg_array|r|bits:15:r~q ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|my_regfile|valA[8]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[15]~360_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[15]~360 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valA[15]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[15]~347 (
// Equation(s):
// \myprocessor|my_regfile|valA[15]~347_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [19] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:15:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:15:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:25:reg_array|r|bits:15:r~q ),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[15]~347_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[15]~347 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valA[15]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[15]~348 (
// Equation(s):
// \myprocessor|my_regfile|valA[15]~348_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[15]~347_combout  & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:15:r~q ))) # 
// (!\myprocessor|my_regfile|valA[15]~347_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:15:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|valA[15]~347_combout ))))

	.dataa(\myprocessor|my_regfile|regs:21:reg_array|r|bits:15:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|my_regfile|valA[15]~347_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[15]~348_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[15]~348 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[15]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[15]~354 (
// Equation(s):
// \myprocessor|my_regfile|valA[15]~354_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:15:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (\myprocessor|my_regfile|regs:19:reg_array|r|bits:15:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|my_regfile|regs:23:reg_array|r|bits:15:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[15]~354_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[15]~354 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[15]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[15]~355 (
// Equation(s):
// \myprocessor|my_regfile|valA[15]~355_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[15]~354_combout  & (\myprocessor|my_regfile|regs:31:reg_array|r|bits:15:r~q )) # 
// (!\myprocessor|my_regfile|valA[15]~354_combout  & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:15:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|valA[15]~354_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|valA[15]~354_combout ),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|my_regfile|regs:27:reg_array|r|bits:15:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[15]~355_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[15]~355 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[15]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[15]~349 (
// Equation(s):
// \myprocessor|my_regfile|valA[15]~349_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:15:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (\myprocessor|my_regfile|regs:18:reg_array|r|bits:15:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|my_regfile|regs:22:reg_array|r|bits:15:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[15]~349_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[15]~349 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[15]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[15]~350 (
// Equation(s):
// \myprocessor|my_regfile|valA[15]~350_combout  = (\myprocessor|my_regfile|valA[15]~349_combout  & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:15:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))) # 
// (!\myprocessor|my_regfile|valA[15]~349_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:15:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[15]~349_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|my_regfile|regs:26:reg_array|r|bits:15:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[15]~350_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[15]~350 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[15]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[15]~351 (
// Equation(s):
// \myprocessor|my_regfile|valA[15]~351_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [19] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|regs:24:reg_array|r|bits:15:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:15:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:24:reg_array|r|bits:15:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[15]~351_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[15]~351 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valA[15]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[15]~352 (
// Equation(s):
// \myprocessor|my_regfile|valA[15]~352_combout  = (\myprocessor|my_regfile|valA[15]~351_combout  & (((\myprocessor|my_regfile|regs:28:reg_array|r|bits:15:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]))) # 
// (!\myprocessor|my_regfile|valA[15]~351_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:15:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[15]~351_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|my_regfile|regs:20:reg_array|r|bits:15:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[15]~352_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[15]~352 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[15]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[15]~353 (
// Equation(s):
// \myprocessor|my_regfile|valA[15]~353_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|valA[15]~350_combout )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[15]~352_combout )))))

	.dataa(\myprocessor|my_regfile|valA[15]~350_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|my_regfile|valA[15]~352_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[15]~353_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[15]~353 .lut_mask = 16'hE3E0;
defparam \myprocessor|my_regfile|valA[15]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[15]~356 (
// Equation(s):
// \myprocessor|my_regfile|valA[15]~356_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[15]~353_combout  & ((\myprocessor|my_regfile|valA[15]~355_combout ))) # 
// (!\myprocessor|my_regfile|valA[15]~353_combout  & (\myprocessor|my_regfile|valA[15]~348_combout )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_regfile|valA[15]~353_combout ))))

	.dataa(\myprocessor|my_regfile|valA[15]~348_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|valA[15]~355_combout ),
	.datad(\myprocessor|my_regfile|valA[15]~353_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[15]~356_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[15]~356 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[15]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[15]~361 (
// Equation(s):
// \myprocessor|my_regfile|valA[15]~361_combout  = (\myprocessor|my_regfile|valA[8]~10_combout  & (((\myprocessor|my_regfile|valA[15]~356_combout ) # (\myprocessor|my_regfile|valA[8]~13_combout )))) # (!\myprocessor|my_regfile|valA[8]~10_combout  & 
// (\myprocessor|my_regfile|valA[15]~360_combout  & ((!\myprocessor|my_regfile|valA[8]~13_combout ))))

	.dataa(\myprocessor|my_regfile|valA[15]~360_combout ),
	.datab(\myprocessor|my_regfile|valA[15]~356_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datad(\myprocessor|my_regfile|valA[8]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[15]~361_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[15]~361 .lut_mask = 16'hF0CA;
defparam \myprocessor|my_regfile|valA[15]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[15]~345 (
// Equation(s):
// \myprocessor|my_regfile|valA[15]~345_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:15:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:15:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|my_regfile|regs:8:reg_array|r|bits:15:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[15]~345_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[15]~345 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valA[15]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[15]~346 (
// Equation(s):
// \myprocessor|my_regfile|valA[15]~346_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[15]~345_combout  & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:15:r~q )) # 
// (!\myprocessor|my_regfile|valA[15]~345_combout  & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:15:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|valA[15]~345_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|valA[15]~345_combout ),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|my_regfile|regs:10:reg_array|r|bits:15:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[15]~346_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[15]~346 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[15]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[15]~362 (
// Equation(s):
// \myprocessor|my_regfile|valA[15]~362_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:15:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:15:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:14:reg_array|r|bits:15:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:12:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[15]~362_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[15]~362 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valA[15]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[15]~363 (
// Equation(s):
// \myprocessor|my_regfile|valA[15]~363_combout  = (\myprocessor|my_regfile|valA[15]~362_combout  & (((\myprocessor|my_regfile|regs:15:reg_array|r|bits:15:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))) # 
// (!\myprocessor|my_regfile|valA[15]~362_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:15:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[15]~362_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:15:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|my_regfile|regs:13:reg_array|r|bits:15:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[15]~363_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[15]~363 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[15]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[15]~364 (
// Equation(s):
// \myprocessor|my_regfile|valA[15]~364_combout  = (\myprocessor|my_regfile|valA[15]~361_combout  & (((\myprocessor|my_regfile|valA[15]~363_combout )) # (!\myprocessor|my_regfile|valA[8]~13_combout ))) # (!\myprocessor|my_regfile|valA[15]~361_combout  & 
// (\myprocessor|my_regfile|valA[8]~13_combout  & (\myprocessor|my_regfile|valA[15]~346_combout )))

	.dataa(\myprocessor|my_regfile|valA[15]~361_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datac(\myprocessor|my_regfile|valA[15]~346_combout ),
	.datad(\myprocessor|my_regfile|valA[15]~363_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[15]~364_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[15]~364 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valA[15]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N2
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|lower|cout~0 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|lower|cout~0_combout  = (\myprocessor|my_regfile|valA[15]~364_combout  & ((\myprocessor|my_alu|adder_inst|lower|carry[15]~16_combout ) # (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|ALUSrc_mux|F[15]~15_combout 
// )))) # (!\myprocessor|my_regfile|valA[15]~364_combout  & (\myprocessor|my_alu|adder_inst|lower|carry[15]~16_combout  & (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|ALUSrc_mux|F[15]~15_combout ))))

	.dataa(\myprocessor|my_regfile|valA[15]~364_combout ),
	.datab(\myprocessor|my_alu|adder_inst|lower|carry[15]~16_combout ),
	.datac(\myprocessor|my_control|func[0]~0_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[15]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|lower|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|lower|cout~0 .lut_mask = 16'h8EE8;
defparam \myprocessor|my_alu|adder_inst|lower|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N0
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[28]~73 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[28]~73_combout  = (\myprocessor|my_control|func[1]~1_combout  & ((\myprocessor|my_control|func[0]~0_combout ) # ((\myprocessor|MemtoReg_mux|F[28]~12_combout  & \myprocessor|my_alu|adder_inst|lower|cout~0_combout )))) # 
// (!\myprocessor|my_control|func[1]~1_combout  & (\myprocessor|MemtoReg_mux|F[28]~12_combout  & ((\myprocessor|my_alu|adder_inst|lower|cout~0_combout ))))

	.dataa(\myprocessor|my_control|func[1]~1_combout ),
	.datab(\myprocessor|MemtoReg_mux|F[28]~12_combout ),
	.datac(\myprocessor|my_control|func[0]~0_combout ),
	.datad(\myprocessor|my_alu|adder_inst|lower|cout~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[28]~73_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[28]~73 .lut_mask = 16'hECA0;
defparam \myprocessor|MemtoReg_mux|F[28]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N14
cycloneive_lcell_comb \myprocessor|my_alu|R_and[28] (
// Equation(s):
// \myprocessor|my_alu|R_and [28] = (\myprocessor|my_regfile|valA[28]~584_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// (\myprocessor|my_regfile|valB[28]~658_combout ))))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(\myprocessor|my_regfile|valB[28]~658_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\myprocessor|my_regfile|valA[28]~584_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R_and [28]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R_and[28] .lut_mask = 16'hE400;
defparam \myprocessor|my_alu|R_and[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxNxx|F[12]~6 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxNxx|F[12]~6_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~26_combout ))) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~28_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~28_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~26_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxNxx|F[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxNxx|F[12]~6 .lut_mask = 16'hF0CC;
defparam \myprocessor|my_alu|shifter_inst|LxxNxx|F[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N14
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~2 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~2_combout  = (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[0]~24_combout  & (\myprocessor|ALUSrc_mux|F[2]~4_combout  & !\myprocessor|ALUSrc_mux|F[1]~0_combout )))

	.dataa(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datab(\myprocessor|my_regfile|valA[0]~24_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~2 .lut_mask = 16'h0040;
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N22
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxNxxx|F~11 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxNxxx|F~11_combout  = (\myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~2_combout ) # ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~25_combout  & !\myprocessor|ALUSrc_mux|F[2]~4_combout ))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~25_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxNxxx|F~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F~11 .lut_mask = 16'hFF22;
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N30
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~18 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~18_combout  = (\myprocessor|ALUSrc_mux|F[3]~3_combout  & ((\myprocessor|my_alu|shifter_inst|LxNxxx|F~11_combout ))) # (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxNxx|F[12]~6_combout ))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxNxx|F[12]~6_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxNxxx|F~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~18 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N22
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper0|sum[12] (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper0|sum [12] = \myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|my_regfile|valA[28]~584_combout  $ (\myprocessor|ALUSrc_mux|F[28]~28_combout  $ (\myprocessor|my_alu|adder_inst|upper0|carry[12]~10_combout )))

	.dataa(\myprocessor|my_control|func[0]~0_combout ),
	.datab(\myprocessor|my_regfile|valA[28]~584_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[28]~28_combout ),
	.datad(\myprocessor|my_alu|adder_inst|upper0|carry[12]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper0|sum [12]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper0|sum[12] .lut_mask = 16'h6996;
defparam \myprocessor|my_alu|adder_inst|upper0|sum[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxNxx|F[20]~12 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxNxx|F[20]~12_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~31_combout ))) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~44_combout ))

	.dataa(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~44_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxNxx|F[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxNxx|F[20]~12 .lut_mask = 16'hEE44;
defparam \myprocessor|my_alu|shifter_inst|LxxNxx|F[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N24
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxxN|F[28]~3 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxxN|F[28]~3_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[27]~564_combout ))) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[28]~584_combout ))

	.dataa(\myprocessor|my_regfile|valA[28]~584_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|valA[27]~564_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxxN|F[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxxN|F[28]~3 .lut_mask = 16'hEE22;
defparam \myprocessor|my_alu|shifter_inst|LxxxxN|F[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N6
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[28]~81 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[28]~81_combout  = (\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout  & ((\myprocessor|my_alu|R[3]~37_combout  & (\myprocessor|my_alu|shifter_inst|LxxxxN|F[26]~1_combout )) # (!\myprocessor|my_alu|R[3]~37_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxxxN|F[28]~3_combout ))))) # (!\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout  & (\myprocessor|my_alu|R[3]~37_combout ))

	.dataa(\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout ),
	.datab(\myprocessor|my_alu|R[3]~37_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxxxxN|F[26]~1_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxxxN|F[28]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[28]~81_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[28]~81 .lut_mask = 16'hE6C4;
defparam \myprocessor|MemtoReg_mux|F[28]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N0
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[28]~82 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[28]~82_combout  = (\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout  & (((\myprocessor|MemtoReg_mux|F[28]~81_combout )))) # (!\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout  & 
// ((\myprocessor|MemtoReg_mux|F[28]~81_combout  & (\myprocessor|my_alu|shifter_inst|LxxNxx|F[20]~12_combout )) # (!\myprocessor|MemtoReg_mux|F[28]~81_combout  & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~52_combout )))))

	.dataa(\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxNxx|F[20]~12_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~52_combout ),
	.datad(\myprocessor|MemtoReg_mux|F[28]~81_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[28]~82_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[28]~82 .lut_mask = 16'hEE50;
defparam \myprocessor|MemtoReg_mux|F[28]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N20
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[28]~83 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[28]~83_combout  = (\myprocessor|MemtoReg_mux|F[28]~74_combout  & ((\myprocessor|my_alu|adder_inst|upper0|sum [12]) # ((\myprocessor|MemtoReg_mux|F[28]~88_combout )))) # (!\myprocessor|MemtoReg_mux|F[28]~74_combout  & 
// (((!\myprocessor|MemtoReg_mux|F[28]~88_combout  & \myprocessor|MemtoReg_mux|F[28]~82_combout ))))

	.dataa(\myprocessor|MemtoReg_mux|F[28]~74_combout ),
	.datab(\myprocessor|my_alu|adder_inst|upper0|sum [12]),
	.datac(\myprocessor|MemtoReg_mux|F[28]~88_combout ),
	.datad(\myprocessor|MemtoReg_mux|F[28]~82_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[28]~83_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[28]~83 .lut_mask = 16'hADA8;
defparam \myprocessor|MemtoReg_mux|F[28]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N22
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RNxxxx|F~17 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RNxxxx|F~17_combout  = (!\myprocessor|ALUSrc_mux|F[4]~6_combout  & (\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout  & \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~22_combout ))

	.dataa(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RNxxxx|F~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RNxxxx|F~17 .lut_mask = 16'h4040;
defparam \myprocessor|my_alu|shifter_inst|RNxxxx|F~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N24
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[28]~84 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[28]~84_combout  = (\myprocessor|MemtoReg_mux|F[28]~83_combout  & (((\myprocessor|my_alu|shifter_inst|RNxxxx|F~17_combout ) # (!\myprocessor|MemtoReg_mux|F[28]~88_combout )))) # (!\myprocessor|MemtoReg_mux|F[28]~83_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~18_combout  & ((\myprocessor|MemtoReg_mux|F[28]~88_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~18_combout ),
	.datab(\myprocessor|MemtoReg_mux|F[28]~83_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RNxxxx|F~17_combout ),
	.datad(\myprocessor|MemtoReg_mux|F[28]~88_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[28]~84_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[28]~84 .lut_mask = 16'hE2CC;
defparam \myprocessor|MemtoReg_mux|F[28]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N10
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[28]~85 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[28]~85_combout  = (\myprocessor|my_control|func[1]~1_combout  & ((\myprocessor|MemtoReg_mux|F[28]~73_combout ) # ((\myprocessor|my_alu|R_and [28])))) # (!\myprocessor|my_control|func[1]~1_combout  & 
// (!\myprocessor|MemtoReg_mux|F[28]~73_combout  & ((\myprocessor|MemtoReg_mux|F[28]~84_combout ))))

	.dataa(\myprocessor|my_control|func[1]~1_combout ),
	.datab(\myprocessor|MemtoReg_mux|F[28]~73_combout ),
	.datac(\myprocessor|my_alu|R_and [28]),
	.datad(\myprocessor|MemtoReg_mux|F[28]~84_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[28]~85_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[28]~85 .lut_mask = 16'hB9A8;
defparam \myprocessor|MemtoReg_mux|F[28]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N4
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper1|sum[12] (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper1|sum [12] = \myprocessor|my_alu|adder_inst|upper1|carry[12]~10_combout  $ (\myprocessor|ALUSrc_mux|F[28]~28_combout  $ (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|my_regfile|valA[28]~584_combout )))

	.dataa(\myprocessor|my_alu|adder_inst|upper1|carry[12]~10_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[28]~28_combout ),
	.datac(\myprocessor|my_control|func[0]~0_combout ),
	.datad(\myprocessor|my_regfile|valA[28]~584_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper1|sum [12]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper1|sum[12] .lut_mask = 16'h6996;
defparam \myprocessor|my_alu|adder_inst|upper1|sum[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N12
cycloneive_lcell_comb \myprocessor|my_alu|R_or[28] (
// Equation(s):
// \myprocessor|my_alu|R_or [28] = (\myprocessor|my_regfile|valA[28]~584_combout ) # ((\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// (\myprocessor|my_regfile|valB[28]~658_combout )))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(\myprocessor|my_regfile|valB[28]~658_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\myprocessor|my_regfile|valA[28]~584_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R_or [28]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R_or[28] .lut_mask = 16'hFFE4;
defparam \myprocessor|my_alu|R_or[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N30
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[28]~86 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[28]~86_combout  = (\myprocessor|MemtoReg_mux|F[28]~85_combout  & (((\myprocessor|my_alu|R_or [28])) # (!\myprocessor|MemtoReg_mux|F[28]~73_combout ))) # (!\myprocessor|MemtoReg_mux|F[28]~85_combout  & 
// (\myprocessor|MemtoReg_mux|F[28]~73_combout  & (\myprocessor|my_alu|adder_inst|upper1|sum [12])))

	.dataa(\myprocessor|MemtoReg_mux|F[28]~85_combout ),
	.datab(\myprocessor|MemtoReg_mux|F[28]~73_combout ),
	.datac(\myprocessor|my_alu|adder_inst|upper1|sum [12]),
	.datad(\myprocessor|my_alu|R_or [28]),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[28]~86_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[28]~86 .lut_mask = 16'hEA62;
defparam \myprocessor|MemtoReg_mux|F[28]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N18
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~86 (
// Equation(s):
// \myprocessor|keyIn_mux|F~86_combout  = (\myprocessor|Jal_mux|F[11]~0_combout  & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [28]) # ((\myprocessor|keyIn_mux|F~46_combout  & \myprocessor|MemtoReg_mux|F[28]~86_combout )))) # 
// (!\myprocessor|Jal_mux|F[11]~0_combout  & (\myprocessor|keyIn_mux|F~46_combout  & (\myprocessor|MemtoReg_mux|F[28]~86_combout )))

	.dataa(\myprocessor|Jal_mux|F[11]~0_combout ),
	.datab(\myprocessor|keyIn_mux|F~46_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[28]~86_combout ),
	.datad(\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~86_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~86 .lut_mask = 16'hEAC0;
defparam \myprocessor|keyIn_mux|F~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N9
dffeas \myprocessor|my_regfile|regs:17:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:17:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[28]~567 (
// Equation(s):
// \myprocessor|my_regfile|valA[28]~567_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:28:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:28:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|my_regfile|regs:25:reg_array|r|bits:28:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[28]~567_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[28]~567 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[28]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[28]~568 (
// Equation(s):
// \myprocessor|my_regfile|valA[28]~568_combout  = (\myprocessor|my_regfile|valA[28]~567_combout  & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:28:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|my_regfile|valA[28]~567_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:28:r~q  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|my_regfile|valA[28]~567_combout ),
	.datab(\myprocessor|my_regfile|regs:21:reg_array|r|bits:28:r~q ),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[28]~568_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[28]~568 .lut_mask = 16'hE4AA;
defparam \myprocessor|my_regfile|valA[28]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[28]~569 (
// Equation(s):
// \myprocessor|my_regfile|valA[28]~569_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:28:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:28:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|my_regfile|regs:24:reg_array|r|bits:28:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[28]~569_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[28]~569 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[28]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[28]~570 (
// Equation(s):
// \myprocessor|my_regfile|valA[28]~570_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[28]~569_combout  & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:28:r~q ))) # 
// (!\myprocessor|my_regfile|valA[28]~569_combout  & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:28:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|valA[28]~569_combout ))))

	.dataa(\myprocessor|my_regfile|regs:20:reg_array|r|bits:28:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|my_regfile|valA[28]~569_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[28]~570_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[28]~570 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[28]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[28]~571 (
// Equation(s):
// \myprocessor|my_regfile|valA[28]~571_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[28]~568_combout ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & \myprocessor|my_regfile|valA[28]~570_combout ))))

	.dataa(\myprocessor|my_regfile|valA[28]~568_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|my_regfile|valA[28]~570_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[28]~571_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[28]~571 .lut_mask = 16'hCBC8;
defparam \myprocessor|my_regfile|valA[28]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[28]~572 (
// Equation(s):
// \myprocessor|my_regfile|valA[28]~572_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:28:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:28:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:23:reg_array|r|bits:28:r~q ),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[28]~572_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[28]~572 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valA[28]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valA[28]~573 (
// Equation(s):
// \myprocessor|my_regfile|valA[28]~573_combout  = (\myprocessor|my_regfile|valA[28]~572_combout  & (((\myprocessor|my_regfile|regs:31:reg_array|r|bits:28:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))) # 
// (!\myprocessor|my_regfile|valA[28]~572_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:28:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[28]~572_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|my_regfile|regs:27:reg_array|r|bits:28:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[28]~573_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[28]~573 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[28]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[28]~565 (
// Equation(s):
// \myprocessor|my_regfile|valA[28]~565_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:28:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:28:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|my_regfile|regs:22:reg_array|r|bits:28:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[28]~565_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[28]~565 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[28]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valA[28]~566 (
// Equation(s):
// \myprocessor|my_regfile|valA[28]~566_combout  = (\myprocessor|my_regfile|valA[28]~565_combout  & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:28:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|my_regfile|valA[28]~565_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:28:r~q  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|my_regfile|regs:26:reg_array|r|bits:28:r~q ),
	.datab(\myprocessor|my_regfile|valA[28]~565_combout ),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[28]~566_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[28]~566 .lut_mask = 16'hE2CC;
defparam \myprocessor|my_regfile|valA[28]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[28]~574 (
// Equation(s):
// \myprocessor|my_regfile|valA[28]~574_combout  = (\myprocessor|my_regfile|valA[28]~571_combout  & (((\myprocessor|my_regfile|valA[28]~573_combout )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]))) # 
// (!\myprocessor|my_regfile|valA[28]~571_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[28]~566_combout ))))

	.dataa(\myprocessor|my_regfile|valA[28]~571_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|valA[28]~573_combout ),
	.datad(\myprocessor|my_regfile|valA[28]~566_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[28]~574_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[28]~574 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[28]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valA[28]~575 (
// Equation(s):
// \myprocessor|my_regfile|valA[28]~575_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:28:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:28:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|my_regfile|regs:8:reg_array|r|bits:28:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[28]~575_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[28]~575 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valA[28]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[28]~576 (
// Equation(s):
// \myprocessor|my_regfile|valA[28]~576_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[28]~575_combout  & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:28:r~q )) # 
// (!\myprocessor|my_regfile|valA[28]~575_combout  & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:28:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|valA[28]~575_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|valA[28]~575_combout ),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|my_regfile|regs:9:reg_array|r|bits:28:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[28]~576_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[28]~576 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[28]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[28]~577 (
// Equation(s):
// \myprocessor|my_regfile|valA[28]~577_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [18] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:28:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:28:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:5:reg_array|r|bits:28:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:4:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[28]~577_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[28]~577 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valA[28]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[28]~578 (
// Equation(s):
// \myprocessor|my_regfile|valA[28]~578_combout  = (\myprocessor|my_regfile|valA[28]~577_combout  & (((\myprocessor|my_regfile|regs:7:reg_array|r|bits:28:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|my_regfile|valA[28]~577_combout  & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:28:r~q  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|my_regfile|regs:6:reg_array|r|bits:28:r~q ),
	.datab(\myprocessor|my_regfile|valA[28]~577_combout ),
	.datac(\myprocessor|my_regfile|regs:7:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[28]~578_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[28]~578 .lut_mask = 16'hE2CC;
defparam \myprocessor|my_regfile|valA[28]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[28]~579 (
// Equation(s):
// \myprocessor|my_regfile|valA[28]~579_combout  = (\myprocessor|my_regfile|valA[8]~18_combout  & ((\myprocessor|my_regfile|valA[28]~578_combout ) # ((!\myprocessor|my_regfile|valA[8]~17_combout )))) # (!\myprocessor|my_regfile|valA[8]~18_combout  & 
// (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:28:r~q  & \myprocessor|my_regfile|valA[8]~17_combout ))))

	.dataa(\myprocessor|my_regfile|valA[28]~578_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~18_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|my_regfile|valA[8]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[28]~579_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[28]~579 .lut_mask = 16'hB8CC;
defparam \myprocessor|my_regfile|valA[28]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[28]~580 (
// Equation(s):
// \myprocessor|my_regfile|valA[28]~580_combout  = (\myprocessor|my_regfile|valA[8]~14_combout  & ((\myprocessor|my_regfile|valA[28]~579_combout  & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:28:r~q )) # (!\myprocessor|my_regfile|valA[28]~579_combout  & 
// ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:28:r~q ))))) # (!\myprocessor|my_regfile|valA[8]~14_combout  & (((\myprocessor|my_regfile|valA[28]~579_combout ))))

	.dataa(\myprocessor|my_regfile|valA[8]~14_combout ),
	.datab(\myprocessor|my_regfile|regs:3:reg_array|r|bits:28:r~q ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|my_regfile|valA[28]~579_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[28]~580_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[28]~580 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valA[28]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[28]~581 (
// Equation(s):
// \myprocessor|my_regfile|valA[28]~581_combout  = (\myprocessor|my_regfile|valA[8]~10_combout  & (((\myprocessor|my_regfile|valA[8]~13_combout )))) # (!\myprocessor|my_regfile|valA[8]~10_combout  & ((\myprocessor|my_regfile|valA[8]~13_combout  & 
// (\myprocessor|my_regfile|valA[28]~576_combout )) # (!\myprocessor|my_regfile|valA[8]~13_combout  & ((\myprocessor|my_regfile|valA[28]~580_combout )))))

	.dataa(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datab(\myprocessor|my_regfile|valA[28]~576_combout ),
	.datac(\myprocessor|my_regfile|valA[28]~580_combout ),
	.datad(\myprocessor|my_regfile|valA[8]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[28]~581_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[28]~581 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valA[28]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valA[28]~582 (
// Equation(s):
// \myprocessor|my_regfile|valA[28]~582_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:28:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (\myprocessor|my_regfile|regs:12:reg_array|r|bits:28:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:12:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|my_regfile|regs:13:reg_array|r|bits:28:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[28]~582_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[28]~582 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[28]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[28]~583 (
// Equation(s):
// \myprocessor|my_regfile|valA[28]~583_combout  = (\myprocessor|my_regfile|valA[28]~582_combout  & (((\myprocessor|my_regfile|regs:15:reg_array|r|bits:28:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]))) # 
// (!\myprocessor|my_regfile|valA[28]~582_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:28:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[28]~582_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:15:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|my_regfile|regs:14:reg_array|r|bits:28:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[28]~583_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[28]~583 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[28]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[28]~584 (
// Equation(s):
// \myprocessor|my_regfile|valA[28]~584_combout  = (\myprocessor|my_regfile|valA[28]~581_combout  & (((\myprocessor|my_regfile|valA[28]~583_combout ) # (!\myprocessor|my_regfile|valA[8]~10_combout )))) # (!\myprocessor|my_regfile|valA[28]~581_combout  & 
// (\myprocessor|my_regfile|valA[28]~574_combout  & (\myprocessor|my_regfile|valA[8]~10_combout )))

	.dataa(\myprocessor|my_regfile|valA[28]~574_combout ),
	.datab(\myprocessor|my_regfile|valA[28]~581_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datad(\myprocessor|my_regfile|valA[28]~583_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[28]~584_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[28]~584 .lut_mask = 16'hEC2C;
defparam \myprocessor|my_regfile|valA[28]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N10
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~36 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~36_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[28]~584_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[27]~564_combout )))

	.dataa(gnd),
	.datab(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datac(\myprocessor|my_regfile|valA[28]~584_combout ),
	.datad(\myprocessor|my_regfile|valA[27]~564_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~36_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~36 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N26
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~48 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~48_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~34_combout ))) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~36_combout ))

	.dataa(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~36_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~34_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~48_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~48 .lut_mask = 16'hEE44;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N12
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~5 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~5_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~49_combout  & ((!\myprocessor|ALUSrc_mux|F[1]~0_combout )))) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// (((\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~48_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~49_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~48_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~5 .lut_mask = 16'h30B8;
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N22
cycloneive_lcell_comb \myprocessor|my_alu|R[11]~92 (
// Equation(s):
// \myprocessor|my_alu|R[11]~92_combout  = (\myprocessor|my_alu|R[0]~5_combout  & (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~5_combout )))) # (!\myprocessor|my_alu|R[0]~5_combout  & 
// (((\myprocessor|my_alu|shifter_inst|RxxNxx|F[11]~6_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|RxxNxx|F[11]~6_combout ),
	.datac(\myprocessor|my_alu|R[0]~5_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[11]~92_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[11]~92 .lut_mask = 16'h5C0C;
defparam \myprocessor|my_alu|R[11]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N16
cycloneive_lcell_comb \myprocessor|my_alu|R[11]~93 (
// Equation(s):
// \myprocessor|my_alu|R[11]~93_combout  = (\myprocessor|my_alu|R[0]~4_combout  & (((\myprocessor|my_alu|shifter_inst|RxxNxx|F[19]~7_combout )))) # (!\myprocessor|my_alu|R[0]~4_combout  & (!\myprocessor|ALUSrc_mux|F[4]~6_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxNxxx|F[11]~9_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|RxxNxx|F[19]~7_combout ),
	.datac(\myprocessor|my_alu|R[0]~4_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxNxxx|F[11]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[11]~93_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[11]~93 .lut_mask = 16'hC5C0;
defparam \myprocessor|my_alu|R[11]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N2
cycloneive_lcell_comb \myprocessor|my_alu|R[11]~94 (
// Equation(s):
// \myprocessor|my_alu|R[11]~94_combout  = (\myprocessor|my_alu|R[11]~92_combout  & ((\myprocessor|my_alu|R[11]~93_combout ) # (\myprocessor|my_alu|R[0]~4_combout  $ (!\myprocessor|my_alu|R[0]~5_combout )))) # (!\myprocessor|my_alu|R[11]~92_combout  & 
// (\myprocessor|my_alu|R[11]~93_combout  & (\myprocessor|my_alu|R[0]~4_combout  $ (\myprocessor|my_alu|R[0]~5_combout ))))

	.dataa(\myprocessor|my_alu|R[11]~92_combout ),
	.datab(\myprocessor|my_alu|R[0]~4_combout ),
	.datac(\myprocessor|my_alu|R[0]~5_combout ),
	.datad(\myprocessor|my_alu|R[11]~93_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[11]~94_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[11]~94 .lut_mask = 16'hBE82;
defparam \myprocessor|my_alu|R[11]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N16
cycloneive_lcell_comb \myprocessor|my_alu|R[11]~96 (
// Equation(s):
// \myprocessor|my_alu|R[11]~96_combout  = (\myprocessor|my_control|func[1]~1_combout  & (\myprocessor|my_alu|R[11]~95_combout )) # (!\myprocessor|my_control|func[1]~1_combout  & ((\myprocessor|my_alu|R[11]~94_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_control|func[1]~1_combout ),
	.datac(\myprocessor|my_alu|R[11]~95_combout ),
	.datad(\myprocessor|my_alu|R[11]~94_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[11]~96_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[11]~96 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_alu|R[11]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N30
cycloneive_lcell_comb \myprocessor|my_alu|R[11]~99 (
// Equation(s):
// \myprocessor|my_alu|R[11]~99_combout  = (\myprocessor|my_alu|R[11]~98_combout  & ((\myprocessor|my_alu|R[11]~96_combout ) # (\myprocessor|my_control|func[1]~1_combout  $ (!\myprocessor|my_alu|R[0]~8_combout )))) # (!\myprocessor|my_alu|R[11]~98_combout  & 
// (((\myprocessor|my_alu|R[0]~8_combout  & \myprocessor|my_alu|R[11]~96_combout ))))

	.dataa(\myprocessor|my_control|func[1]~1_combout ),
	.datab(\myprocessor|my_alu|R[11]~98_combout ),
	.datac(\myprocessor|my_alu|R[0]~8_combout ),
	.datad(\myprocessor|my_alu|R[11]~96_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[11]~99_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[11]~99 .lut_mask = 16'hFC84;
defparam \myprocessor|my_alu|R[11]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N20
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~2 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~2_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~0_combout ))) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~1_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~1_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~2 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N16
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxNxx|F[22]~15 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxNxx|F[22]~15_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~15_combout )) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~2_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~15_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~2_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxNxx|F[22]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxNxx|F[22]~15 .lut_mask = 16'hCCF0;
defparam \myprocessor|my_alu|shifter_inst|RxxNxx|F[22]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N20
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxNxxx|F~18 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxNxxx|F~18_combout  = (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout  & \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~21_combout ))

	.dataa(gnd),
	.datab(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxNxxx|F~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F~18 .lut_mask = 16'h3000;
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N6
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxNxxx|F~13 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxNxxx|F~13_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~11_combout ))) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~6_combout ))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~6_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~11_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxNxxx|F~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F~13 .lut_mask = 16'hCACA;
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N16
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxNxx|F[14]~8 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxNxx|F[14]~8_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~9_combout )) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~36_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~9_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~36_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxNxx|F[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxNxx|F[14]~8 .lut_mask = 16'hCCF0;
defparam \myprocessor|my_alu|shifter_inst|LxxNxx|F[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N22
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LNxxxx|F~22 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LNxxxx|F~22_combout  = (!\myprocessor|ALUSrc_mux|F[4]~6_combout  & ((\myprocessor|ALUSrc_mux|F[3]~3_combout  & (\myprocessor|my_alu|shifter_inst|LxNxxx|F~13_combout )) # (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[14]~8_combout )))))

	.dataa(\myprocessor|my_alu|shifter_inst|LxNxxx|F~13_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxNxx|F[14]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LNxxxx|F~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~22 .lut_mask = 16'h2320;
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N6
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~3 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~3_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[21]~444_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[20]~424_combout )))

	.dataa(\myprocessor|my_regfile|valA[21]~444_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|valA[20]~424_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~3 .lut_mask = 16'hBB88;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N8
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~5 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~5_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~3_combout ))) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~4_combout ))

	.dataa(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~4_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~5 .lut_mask = 16'hFA50;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~6 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~6_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[17]~64_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[16]~84_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valA[17]~64_combout ),
	.datac(\myprocessor|my_regfile|valA[16]~84_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~6 .lut_mask = 16'hCCF0;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N12
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~7 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~7_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[15]~364_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[14]~344_combout )))

	.dataa(\myprocessor|my_regfile|valA[15]~364_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datad(\myprocessor|my_regfile|valA[14]~344_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~7 .lut_mask = 16'hAFA0;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N8
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~8 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~8_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~6_combout )) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~7_combout )))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~6_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~8 .lut_mask = 16'hAFA0;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N6
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxNxx|F[14]~14 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxNxx|F[14]~14_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~5_combout )) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~8_combout )))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~5_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxNxx|F[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxNxx|F[14]~14 .lut_mask = 16'hBB88;
defparam \myprocessor|my_alu|shifter_inst|RxxNxx|F[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N24
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[14]~31 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[14]~31_combout  = (\myprocessor|my_alu|R[0]~4_combout  & (\myprocessor|my_alu|R[0]~5_combout )) # (!\myprocessor|my_alu|R[0]~4_combout  & ((\myprocessor|my_alu|R[0]~5_combout  & 
// (\myprocessor|my_alu|shifter_inst|LNxxxx|F~22_combout )) # (!\myprocessor|my_alu|R[0]~5_combout  & ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[14]~14_combout )))))

	.dataa(\myprocessor|my_alu|R[0]~4_combout ),
	.datab(\myprocessor|my_alu|R[0]~5_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LNxxxx|F~22_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxNxx|F[14]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[14]~31 .lut_mask = 16'hD9C8;
defparam \myprocessor|MemtoReg_mux|F[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N18
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[14]~32 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[14]~32_combout  = (\myprocessor|my_alu|R[0]~4_combout  & ((\myprocessor|MemtoReg_mux|F[14]~31_combout  & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F~18_combout ))) # (!\myprocessor|MemtoReg_mux|F[14]~31_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxNxx|F[22]~15_combout )))) # (!\myprocessor|my_alu|R[0]~4_combout  & (((\myprocessor|MemtoReg_mux|F[14]~31_combout ))))

	.dataa(\myprocessor|my_alu|R[0]~4_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|RxxNxx|F[22]~15_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RxNxxx|F~18_combout ),
	.datad(\myprocessor|MemtoReg_mux|F[14]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[14]~32_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[14]~32 .lut_mask = 16'hF588;
defparam \myprocessor|MemtoReg_mux|F[14]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N14
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[14]~33 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[14]~33_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_regfile|valB[14]~418_combout 
// ))

	.dataa(\myprocessor|my_regfile|valB[14]~418_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datac(\myprocessor|my_control|ALUSrc~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[14]~33_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[14]~33 .lut_mask = 16'hCACA;
defparam \myprocessor|MemtoReg_mux|F[14]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N8
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[14]~34 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[14]~34_combout  = (\myprocessor|my_regfile|valA[14]~344_combout  & ((\myprocessor|my_alu|R[0]~8_combout ) # ((\myprocessor|my_control|func[1]~1_combout  & \myprocessor|MemtoReg_mux|F[14]~33_combout )))) # 
// (!\myprocessor|my_regfile|valA[14]~344_combout  & (\myprocessor|my_alu|R[0]~8_combout  & ((\myprocessor|MemtoReg_mux|F[14]~33_combout ) # (!\myprocessor|my_control|func[1]~1_combout ))))

	.dataa(\myprocessor|my_regfile|valA[14]~344_combout ),
	.datab(\myprocessor|my_control|func[1]~1_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[14]~33_combout ),
	.datad(\myprocessor|my_alu|R[0]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[14]~34_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[14]~34 .lut_mask = 16'hFB80;
defparam \myprocessor|MemtoReg_mux|F[14]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N28
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|lower|sum[14] (
// Equation(s):
// \myprocessor|my_alu|adder_inst|lower|sum [14] = \myprocessor|my_regfile|valA[14]~344_combout  $ (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|ALUSrc_mux|F[14]~16_combout  $ (\myprocessor|my_alu|adder_inst|lower|carry[14]~15_combout )))

	.dataa(\myprocessor|my_regfile|valA[14]~344_combout ),
	.datab(\myprocessor|my_control|func[0]~0_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[14]~16_combout ),
	.datad(\myprocessor|my_alu|adder_inst|lower|carry[14]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|lower|sum [14]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|lower|sum[14] .lut_mask = 16'h6996;
defparam \myprocessor|my_alu|adder_inst|lower|sum[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N10
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[14]~35 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[14]~35_combout  = (\myprocessor|my_control|func[1]~1_combout  & (((\myprocessor|MemtoReg_mux|F[14]~34_combout )))) # (!\myprocessor|my_control|func[1]~1_combout  & ((\myprocessor|MemtoReg_mux|F[14]~34_combout  & 
// (\myprocessor|MemtoReg_mux|F[14]~32_combout )) # (!\myprocessor|MemtoReg_mux|F[14]~34_combout  & ((\myprocessor|my_alu|adder_inst|lower|sum [14])))))

	.dataa(\myprocessor|MemtoReg_mux|F[14]~32_combout ),
	.datab(\myprocessor|my_control|func[1]~1_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[14]~34_combout ),
	.datad(\myprocessor|my_alu|adder_inst|lower|sum [14]),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[14]~35_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[14]~35 .lut_mask = 16'hE3E0;
defparam \myprocessor|MemtoReg_mux|F[14]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N10
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~50 (
// Equation(s):
// \myprocessor|keyIn_mux|F~50_combout  = (\myprocessor|Jal_mux|F[11]~0_combout  & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [14]) # ((\myprocessor|keyIn_mux|F~46_combout  & \myprocessor|MemtoReg_mux|F[14]~35_combout )))) # 
// (!\myprocessor|Jal_mux|F[11]~0_combout  & (((\myprocessor|keyIn_mux|F~46_combout  & \myprocessor|MemtoReg_mux|F[14]~35_combout ))))

	.dataa(\myprocessor|Jal_mux|F[11]~0_combout ),
	.datab(\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [14]),
	.datac(\myprocessor|keyIn_mux|F~46_combout ),
	.datad(\myprocessor|MemtoReg_mux|F[14]~35_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~50_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~50 .lut_mask = 16'hF888;
defparam \myprocessor|keyIn_mux|F~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N27
dffeas \myprocessor|my_regfile|regs:14:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~50_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:14:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[14]~342 (
// Equation(s):
// \myprocessor|my_regfile|valA[14]~342_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:14:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (\myprocessor|my_regfile|regs:12:reg_array|r|bits:14:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:12:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|my_regfile|regs:13:reg_array|r|bits:14:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[14]~342_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[14]~342 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[14]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[14]~343 (
// Equation(s):
// \myprocessor|my_regfile|valA[14]~343_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[14]~342_combout  & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:14:r~q ))) # 
// (!\myprocessor|my_regfile|valA[14]~342_combout  & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:14:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[14]~342_combout ))))

	.dataa(\myprocessor|my_regfile|regs:14:reg_array|r|bits:14:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:15:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|my_regfile|valA[14]~342_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[14]~343_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[14]~343 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[14]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[14]~329 (
// Equation(s):
// \myprocessor|my_regfile|valA[14]~329_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [19] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|regs:24:reg_array|r|bits:14:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:14:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:24:reg_array|r|bits:14:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[14]~329_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[14]~329 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valA[14]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[14]~330 (
// Equation(s):
// \myprocessor|my_regfile|valA[14]~330_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[14]~329_combout  & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:14:r~q ))) # 
// (!\myprocessor|my_regfile|valA[14]~329_combout  & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:14:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|valA[14]~329_combout ))))

	.dataa(\myprocessor|my_regfile|regs:20:reg_array|r|bits:14:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|my_regfile|valA[14]~329_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[14]~330_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[14]~330 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[14]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[14]~327 (
// Equation(s):
// \myprocessor|my_regfile|valA[14]~327_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [19] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:14:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:14:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:25:reg_array|r|bits:14:r~q ),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[14]~327_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[14]~327 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valA[14]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[14]~328 (
// Equation(s):
// \myprocessor|my_regfile|valA[14]~328_combout  = (\myprocessor|my_regfile|valA[14]~327_combout  & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:14:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|my_regfile|valA[14]~327_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:14:r~q  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|my_regfile|valA[14]~327_combout ),
	.datab(\myprocessor|my_regfile|regs:21:reg_array|r|bits:14:r~q ),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[14]~328_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[14]~328 .lut_mask = 16'hE4AA;
defparam \myprocessor|my_regfile|valA[14]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[14]~331 (
// Equation(s):
// \myprocessor|my_regfile|valA[14]~331_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [18] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[14]~328_combout ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|valA[14]~330_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|valA[14]~330_combout ),
	.datac(\myprocessor|my_regfile|valA[14]~328_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[14]~331_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[14]~331 .lut_mask = 16'hFA44;
defparam \myprocessor|my_regfile|valA[14]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[14]~332 (
// Equation(s):
// \myprocessor|my_regfile|valA[14]~332_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:14:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:14:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|my_regfile|regs:23:reg_array|r|bits:14:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[14]~332_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[14]~332 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valA[14]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[14]~333 (
// Equation(s):
// \myprocessor|my_regfile|valA[14]~333_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[14]~332_combout  & (\myprocessor|my_regfile|regs:31:reg_array|r|bits:14:r~q )) # 
// (!\myprocessor|my_regfile|valA[14]~332_combout  & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:14:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|valA[14]~332_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|regs:31:reg_array|r|bits:14:r~q ),
	.datac(\myprocessor|my_regfile|regs:27:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|my_regfile|valA[14]~332_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[14]~333_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[14]~333 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valA[14]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valA[14]~325 (
// Equation(s):
// \myprocessor|my_regfile|valA[14]~325_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:14:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (\myprocessor|my_regfile|regs:18:reg_array|r|bits:14:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|my_regfile|regs:22:reg_array|r|bits:14:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[14]~325_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[14]~325 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[14]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[14]~326 (
// Equation(s):
// \myprocessor|my_regfile|valA[14]~326_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[14]~325_combout  & (\myprocessor|my_regfile|regs:30:reg_array|r|bits:14:r~q )) # 
// (!\myprocessor|my_regfile|valA[14]~325_combout  & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:14:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|valA[14]~325_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|regs:30:reg_array|r|bits:14:r~q ),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|my_regfile|valA[14]~325_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[14]~326_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[14]~326 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valA[14]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[14]~334 (
// Equation(s):
// \myprocessor|my_regfile|valA[14]~334_combout  = (\myprocessor|my_regfile|valA[14]~331_combout  & ((\myprocessor|my_regfile|valA[14]~333_combout ) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|my_regfile|valA[14]~331_combout  & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & \myprocessor|my_regfile|valA[14]~326_combout ))))

	.dataa(\myprocessor|my_regfile|valA[14]~331_combout ),
	.datab(\myprocessor|my_regfile|valA[14]~333_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|my_regfile|valA[14]~326_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[14]~334_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[14]~334 .lut_mask = 16'hDA8A;
defparam \myprocessor|my_regfile|valA[14]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[14]~335 (
// Equation(s):
// \myprocessor|my_regfile|valA[14]~335_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|regs:10:reg_array|r|bits:14:r~q ) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:14:r~q  & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|my_regfile|regs:8:reg_array|r|bits:14:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[14]~335_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[14]~335 .lut_mask = 16'hCCE2;
defparam \myprocessor|my_regfile|valA[14]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[14]~336 (
// Equation(s):
// \myprocessor|my_regfile|valA[14]~336_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[14]~335_combout  & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:14:r~q )) # 
// (!\myprocessor|my_regfile|valA[14]~335_combout  & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:14:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|valA[14]~335_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|valA[14]~335_combout ),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|my_regfile|regs:9:reg_array|r|bits:14:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[14]~336_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[14]~336 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[14]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[14]~337 (
// Equation(s):
// \myprocessor|my_regfile|valA[14]~337_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:14:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:14:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:4:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|my_regfile|regs:5:reg_array|r|bits:14:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[14]~337_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[14]~337 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[14]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[14]~338 (
// Equation(s):
// \myprocessor|my_regfile|valA[14]~338_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[14]~337_combout  & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:14:r~q ))) # 
// (!\myprocessor|my_regfile|valA[14]~337_combout  & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:14:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[14]~337_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|regs:6:reg_array|r|bits:14:r~q ),
	.datac(\myprocessor|my_regfile|regs:7:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|my_regfile|valA[14]~337_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[14]~338_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[14]~338 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[14]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[14]~339 (
// Equation(s):
// \myprocessor|my_regfile|valA[14]~339_combout  = (\myprocessor|my_regfile|valA[8]~18_combout  & ((\myprocessor|my_regfile|valA[14]~338_combout ) # ((!\myprocessor|my_regfile|valA[8]~17_combout )))) # (!\myprocessor|my_regfile|valA[8]~18_combout  & 
// (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:14:r~q  & \myprocessor|my_regfile|valA[8]~17_combout ))))

	.dataa(\myprocessor|my_regfile|valA[8]~18_combout ),
	.datab(\myprocessor|my_regfile|valA[14]~338_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|my_regfile|valA[8]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[14]~339_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[14]~339 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valA[14]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[14]~340 (
// Equation(s):
// \myprocessor|my_regfile|valA[14]~340_combout  = (\myprocessor|my_regfile|valA[14]~339_combout  & (((\myprocessor|my_regfile|regs:3:reg_array|r|bits:14:r~q )) # (!\myprocessor|my_regfile|valA[8]~14_combout ))) # 
// (!\myprocessor|my_regfile|valA[14]~339_combout  & (\myprocessor|my_regfile|valA[8]~14_combout  & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:14:r~q )))

	.dataa(\myprocessor|my_regfile|valA[14]~339_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~14_combout ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|my_regfile|regs:3:reg_array|r|bits:14:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[14]~340_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[14]~340 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valA[14]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[14]~341 (
// Equation(s):
// \myprocessor|my_regfile|valA[14]~341_combout  = (\myprocessor|my_regfile|valA[8]~10_combout  & (((\myprocessor|my_regfile|valA[8]~13_combout )))) # (!\myprocessor|my_regfile|valA[8]~10_combout  & ((\myprocessor|my_regfile|valA[8]~13_combout  & 
// (\myprocessor|my_regfile|valA[14]~336_combout )) # (!\myprocessor|my_regfile|valA[8]~13_combout  & ((\myprocessor|my_regfile|valA[14]~340_combout )))))

	.dataa(\myprocessor|my_regfile|valA[14]~336_combout ),
	.datab(\myprocessor|my_regfile|valA[14]~340_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datad(\myprocessor|my_regfile|valA[8]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[14]~341_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[14]~341 .lut_mask = 16'hFA0C;
defparam \myprocessor|my_regfile|valA[14]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[14]~344 (
// Equation(s):
// \myprocessor|my_regfile|valA[14]~344_combout  = (\myprocessor|my_regfile|valA[8]~10_combout  & ((\myprocessor|my_regfile|valA[14]~341_combout  & (\myprocessor|my_regfile|valA[14]~343_combout )) # (!\myprocessor|my_regfile|valA[14]~341_combout  & 
// ((\myprocessor|my_regfile|valA[14]~334_combout ))))) # (!\myprocessor|my_regfile|valA[8]~10_combout  & (((\myprocessor|my_regfile|valA[14]~341_combout ))))

	.dataa(\myprocessor|my_regfile|valA[14]~343_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datac(\myprocessor|my_regfile|valA[14]~334_combout ),
	.datad(\myprocessor|my_regfile|valA[14]~341_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[14]~344_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[14]~344 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valA[14]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N18
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~27 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~27_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[14]~344_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[13]~324_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valA[14]~344_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datad(\myprocessor|my_regfile|valA[13]~324_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~27 .lut_mask = 16'hCFC0;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~26 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~26_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[16]~84_combout ))) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[15]~364_combout ))

	.dataa(\myprocessor|my_regfile|valA[15]~364_combout ),
	.datab(\myprocessor|my_regfile|valA[16]~84_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~26 .lut_mask = 16'hCACA;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~28 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~28_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~26_combout ))) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~27_combout ))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~27_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~28 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N4
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxNxx|F[9]~4 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxNxx|F[9]~4_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~28_combout ))) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~31_combout ))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~31_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxNxx|F[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxNxx|F[9]~4 .lut_mask = 16'hE2E2;
defparam \myprocessor|my_alu|shifter_inst|RxxNxx|F[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N30
cycloneive_lcell_comb \myprocessor|my_alu|R[9]~80 (
// Equation(s):
// \myprocessor|my_alu|R[9]~80_combout  = (\myprocessor|my_alu|R[0]~5_combout  & (((\myprocessor|my_alu|R[0]~4_combout )))) # (!\myprocessor|my_alu|R[0]~5_combout  & ((\myprocessor|my_alu|R[0]~4_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxNxx|F[17]~5_combout )) # (!\myprocessor|my_alu|R[0]~4_combout  & ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[9]~4_combout )))))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxNxx|F[17]~5_combout ),
	.datab(\myprocessor|my_alu|R[0]~5_combout ),
	.datac(\myprocessor|my_alu|R[0]~4_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxNxx|F[9]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[9]~80_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[9]~80 .lut_mask = 16'hE3E0;
defparam \myprocessor|my_alu|R[9]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N24
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxNxxx|F~13 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxNxxx|F~13_combout  = (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & ((\myprocessor|ALUSrc_mux|F[2]~4_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~35_combout ))) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~38_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~38_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~35_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxNxxx|F~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F~13 .lut_mask = 16'h3210;
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N10
cycloneive_lcell_comb \myprocessor|my_alu|R[9]~81 (
// Equation(s):
// \myprocessor|my_alu|R[9]~81_combout  = (\myprocessor|my_alu|R[0]~5_combout  & ((\myprocessor|my_alu|R[9]~80_combout  & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F~13_combout ))) # (!\myprocessor|my_alu|R[9]~80_combout  & 
// (\myprocessor|my_alu|shifter_inst|LNxxxx|F~28_combout )))) # (!\myprocessor|my_alu|R[0]~5_combout  & (((\myprocessor|my_alu|R[9]~80_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|LNxxxx|F~28_combout ),
	.datab(\myprocessor|my_alu|R[0]~5_combout ),
	.datac(\myprocessor|my_alu|R[9]~80_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxNxxx|F~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[9]~81_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[9]~81 .lut_mask = 16'hF838;
defparam \myprocessor|my_alu|R[9]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N6
cycloneive_lcell_comb \myprocessor|my_alu|R[9]~79 (
// Equation(s):
// \myprocessor|my_alu|R[9]~79_combout  = \myprocessor|my_regfile|valA[9]~244_combout  $ (\myprocessor|my_control|func[0]~0_combout  $ (!\myprocessor|ALUSrc_mux|F[9]~9_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valA[9]~244_combout ),
	.datac(\myprocessor|my_control|func[0]~0_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[9]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[9]~79_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[9]~79 .lut_mask = 16'h3CC3;
defparam \myprocessor|my_alu|R[9]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
cycloneive_lcell_comb \myprocessor|my_alu|R[9]~82 (
// Equation(s):
// \myprocessor|my_alu|R[9]~82_combout  = (\myprocessor|my_alu|R[0]~8_combout  & (((!\myprocessor|my_alu|R[9]~81_combout )))) # (!\myprocessor|my_alu|R[0]~8_combout  & (\myprocessor|my_alu|adder_inst|lower|carry[9]~10_combout  $ 
// (((\myprocessor|my_alu|R[9]~79_combout )))))

	.dataa(\myprocessor|my_alu|adder_inst|lower|carry[9]~10_combout ),
	.datab(\myprocessor|my_alu|R[9]~81_combout ),
	.datac(\myprocessor|my_alu|R[0]~8_combout ),
	.datad(\myprocessor|my_alu|R[9]~79_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[9]~82_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[9]~82 .lut_mask = 16'h353A;
defparam \myprocessor|my_alu|R[9]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N26
cycloneive_lcell_comb \myprocessor|my_alu|R[9]~83 (
// Equation(s):
// \myprocessor|my_alu|R[9]~83_combout  = (\myprocessor|my_control|func[1]~1_combout  & (\myprocessor|my_alu|R[9]~78_combout )) # (!\myprocessor|my_control|func[1]~1_combout  & ((!\myprocessor|my_alu|R[9]~82_combout )))

	.dataa(\myprocessor|my_alu|R[9]~78_combout ),
	.datab(\myprocessor|my_control|func[1]~1_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_alu|R[9]~82_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[9]~83_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[9]~83 .lut_mask = 16'h88BB;
defparam \myprocessor|my_alu|R[9]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N31
dffeas \myprocessor|my_regfile|regs:4:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~94_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:4:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N15
dffeas \myprocessor|my_regfile|regs:5:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~94_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:5:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[31]~693 (
// Equation(s):
// \myprocessor|my_regfile|valB[31]~693_combout  = (\myprocessor|my_regfile|valB[18]~63_combout  & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:31:r~q ) # ((!\myprocessor|my_regfile|valB[18]~66_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~63_combout  & (((\myprocessor|my_regfile|regs:5:reg_array|r|bits:31:r~q  & \myprocessor|my_regfile|valB[18]~66_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~63_combout ),
	.datab(\myprocessor|my_regfile|regs:4:reg_array|r|bits:31:r~q ),
	.datac(\myprocessor|my_regfile|regs:5:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~66_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[31]~693_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[31]~693 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valB[31]~693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N17
dffeas \myprocessor|my_regfile|regs:7:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~94_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:7:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y42_N23
dffeas \myprocessor|my_regfile|regs:6:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~94_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:6:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[31]~694 (
// Equation(s):
// \myprocessor|my_regfile|valB[31]~694_combout  = (\myprocessor|my_regfile|valB[31]~693_combout  & (((\myprocessor|my_regfile|regs:6:reg_array|r|bits:31:r~q ) # (!\myprocessor|my_regfile|valB[18]~67_combout )))) # 
// (!\myprocessor|my_regfile|valB[31]~693_combout  & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:31:r~q  & ((\myprocessor|my_regfile|valB[18]~67_combout ))))

	.dataa(\myprocessor|my_regfile|valB[31]~693_combout ),
	.datab(\myprocessor|my_regfile|regs:7:reg_array|r|bits:31:r~q ),
	.datac(\myprocessor|my_regfile|regs:6:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~67_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[31]~694_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[31]~694 .lut_mask = 16'hE4AA;
defparam \myprocessor|my_regfile|valB[31]~694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y42_N21
dffeas \myprocessor|my_regfile|regs:2:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~94_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:2:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[31]~695 (
// Equation(s):
// \myprocessor|my_regfile|valB[31]~695_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & (((\myprocessor|my_regfile|valB[18]~52_combout ) # (\myprocessor|my_regfile|regs:2:reg_array|r|bits:31:r~q )))) # (!\myprocessor|my_regfile|valB[18]~50_combout 
//  & (\myprocessor|my_regfile|valB[31]~694_combout  & (!\myprocessor|my_regfile|valB[18]~52_combout )))

	.dataa(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datab(\myprocessor|my_regfile|valB[31]~694_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datad(\myprocessor|my_regfile|regs:2:reg_array|r|bits:31:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[31]~695_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[31]~695 .lut_mask = 16'hAEA4;
defparam \myprocessor|my_regfile|valB[31]~695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N27
dffeas \myprocessor|my_regfile|regs:3:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~94_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:3:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y42_N13
dffeas \myprocessor|my_regfile|regs:1:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~94_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:1:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[31]~696 (
// Equation(s):
// \myprocessor|my_regfile|valB[31]~696_combout  = (\myprocessor|my_regfile|valB[31]~695_combout  & (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:31:r~q )) # (!\myprocessor|my_regfile|valB[18]~52_combout ))) # 
// (!\myprocessor|my_regfile|valB[31]~695_combout  & (\myprocessor|my_regfile|valB[18]~52_combout  & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:31:r~q )))

	.dataa(\myprocessor|my_regfile|valB[31]~695_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datac(\myprocessor|my_regfile|regs:3:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|my_regfile|regs:1:reg_array|r|bits:31:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[31]~696_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[31]~696 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valB[31]~696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y42_N9
dffeas \myprocessor|my_regfile|regs:16:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~94_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:16:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y39_N25
dffeas \myprocessor|my_regfile|regs:24:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~94_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:24:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N20
cycloneive_lcell_comb \myprocessor|my_regfile|regs:25:reg_array|r|bits:31:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:25:reg_array|r|bits:31:r~feeder_combout  = \myprocessor|keyIn_mux|F~94_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~94_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:25:reg_array|r|bits:31:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:31:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:31:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N21
dffeas \myprocessor|my_regfile|regs:25:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:25:reg_array|r|bits:31:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:25:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y42_N29
dffeas \myprocessor|my_regfile|regs:27:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~94_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:27:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y42_N27
dffeas \myprocessor|my_regfile|regs:26:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~94_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:26:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N27
dffeas \myprocessor|my_regfile|regs:30:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~94_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:30:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y42_N23
dffeas \myprocessor|my_regfile|regs:31:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~94_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:31:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y43_N27
dffeas \myprocessor|my_regfile|regs:29:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~94_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:29:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y42_N3
dffeas \myprocessor|my_regfile|regs:28:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~94_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:28:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[31]~683 (
// Equation(s):
// \myprocessor|my_regfile|valB[31]~683_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[18]~19_combout )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout  & 
// ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:31:r~q ))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|regs:29:reg_array|r|bits:31:r~q ))))

	.dataa(\myprocessor|my_regfile|regs:29:reg_array|r|bits:31:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datad(\myprocessor|my_regfile|regs:28:reg_array|r|bits:31:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[31]~683_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[31]~683 .lut_mask = 16'hF2C2;
defparam \myprocessor|my_regfile|valB[31]~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valB[31]~684 (
// Equation(s):
// \myprocessor|my_regfile|valB[31]~684_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[31]~683_combout  & (\myprocessor|my_regfile|regs:30:reg_array|r|bits:31:r~q )) # (!\myprocessor|my_regfile|valB[31]~683_combout  
// & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:31:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[31]~683_combout ))))

	.dataa(\myprocessor|my_regfile|regs:30:reg_array|r|bits:31:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|my_regfile|valB[31]~683_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[31]~684_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[31]~684 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valB[31]~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[31]~685 (
// Equation(s):
// \myprocessor|my_regfile|valB[31]~685_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|valB[18]~27_combout )) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout  & 
// ((\myprocessor|my_regfile|valB[31]~684_combout ))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:31:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|my_regfile|valB[31]~684_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[31]~685_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[31]~685 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[31]~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[31]~686 (
// Equation(s):
// \myprocessor|my_regfile|valB[31]~686_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[31]~685_combout  & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:31:r~q ))) # 
// (!\myprocessor|my_regfile|valB[31]~685_combout  & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:31:r~q )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[31]~685_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|regs:25:reg_array|r|bits:31:r~q ),
	.datac(\myprocessor|my_regfile|regs:27:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|my_regfile|valB[31]~685_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[31]~686_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[31]~686 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[31]~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N25
dffeas \myprocessor|my_regfile|regs:21:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~94_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:21:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N14
cycloneive_lcell_comb \myprocessor|my_regfile|regs:23:reg_array|r|bits:31:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:23:reg_array|r|bits:31:r~feeder_combout  = \myprocessor|keyIn_mux|F~94_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~94_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:23:reg_array|r|bits:31:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:31:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:31:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y40_N15
dffeas \myprocessor|my_regfile|regs:23:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:23:reg_array|r|bits:31:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:23:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[31]~687 (
// Equation(s):
// \myprocessor|my_regfile|valB[31]~687_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout ) # ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:31:r~q )))) # 
// (!\myprocessor|my_regfile|valB[18]~21_combout  & (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:31:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|my_regfile|regs:23:reg_array|r|bits:31:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[31]~687_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[31]~687 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[31]~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N15
dffeas \myprocessor|my_regfile|regs:22:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~94_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:22:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N14
cycloneive_lcell_comb \myprocessor|my_regfile|regs:20:reg_array|r|bits:31:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:20:reg_array|r|bits:31:r~feeder_combout  = \myprocessor|keyIn_mux|F~94_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~94_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:20:reg_array|r|bits:31:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:31:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:31:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N15
dffeas \myprocessor|my_regfile|regs:20:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:20:reg_array|r|bits:31:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:20:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[31]~688 (
// Equation(s):
// \myprocessor|my_regfile|valB[31]~688_combout  = (\myprocessor|my_regfile|valB[31]~687_combout  & (((\myprocessor|my_regfile|regs:22:reg_array|r|bits:31:r~q )) # (!\myprocessor|my_regfile|valB[18]~19_combout ))) # 
// (!\myprocessor|my_regfile|valB[31]~687_combout  & (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:31:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[31]~687_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|my_regfile|regs:20:reg_array|r|bits:31:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[31]~688_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[31]~688 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[31]~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y43_N31
dffeas \myprocessor|my_regfile|regs:17:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~94_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:17:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N25
dffeas \myprocessor|my_regfile|regs:18:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~94_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:18:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[31]~689 (
// Equation(s):
// \myprocessor|my_regfile|valB[31]~689_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[18]~31_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout  & 
// (\myprocessor|my_regfile|regs:17:reg_array|r|bits:31:r~q )) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|regs:18:reg_array|r|bits:31:r~q )))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|regs:17:reg_array|r|bits:31:r~q ),
	.datac(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datad(\myprocessor|my_regfile|regs:18:reg_array|r|bits:31:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[31]~689_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[31]~689 .lut_mask = 16'hE5E0;
defparam \myprocessor|my_regfile|valB[31]~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y42_N21
dffeas \myprocessor|my_regfile|regs:19:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~94_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:19:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[31]~690 (
// Equation(s):
// \myprocessor|my_regfile|valB[31]~690_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[31]~689_combout  & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:31:r~q ))) # 
// (!\myprocessor|my_regfile|valB[31]~689_combout  & (\myprocessor|my_regfile|valB[31]~688_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[31]~689_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[31]~688_combout ),
	.datac(\myprocessor|my_regfile|valB[31]~689_combout ),
	.datad(\myprocessor|my_regfile|regs:19:reg_array|r|bits:31:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[31]~690_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[31]~690 .lut_mask = 16'hF858;
defparam \myprocessor|my_regfile|valB[31]~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[31]~691 (
// Equation(s):
// \myprocessor|my_regfile|valB[31]~691_combout  = (\myprocessor|my_regfile|valB[18]~35_combout  & (((\myprocessor|RegTar_mux|F[3]~0_combout )))) # (!\myprocessor|my_regfile|valB[18]~35_combout  & ((\myprocessor|RegTar_mux|F[3]~0_combout  & 
// (\myprocessor|my_regfile|valB[31]~686_combout )) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[31]~690_combout )))))

	.dataa(\myprocessor|my_regfile|valB[31]~686_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datac(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datad(\myprocessor|my_regfile|valB[31]~690_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[31]~691_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[31]~691 .lut_mask = 16'hE3E0;
defparam \myprocessor|my_regfile|valB[31]~691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[31]~692 (
// Equation(s):
// \myprocessor|my_regfile|valB[31]~692_combout  = (\myprocessor|my_regfile|valB[18]~35_combout  & ((\myprocessor|my_regfile|valB[31]~691_combout  & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:31:r~q ))) # 
// (!\myprocessor|my_regfile|valB[31]~691_combout  & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:31:r~q )))) # (!\myprocessor|my_regfile|valB[18]~35_combout  & (((\myprocessor|my_regfile|valB[31]~691_combout ))))

	.dataa(\myprocessor|my_regfile|regs:16:reg_array|r|bits:31:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datac(\myprocessor|my_regfile|regs:24:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|my_regfile|valB[31]~691_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[31]~692_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[31]~692 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[31]~692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[31]~697 (
// Equation(s):
// \myprocessor|my_regfile|valB[31]~697_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & (((\myprocessor|my_regfile|valB[18]~42_combout )))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & ((\myprocessor|my_regfile|valB[18]~42_combout  & 
// ((\myprocessor|my_regfile|valB[31]~692_combout ))) # (!\myprocessor|my_regfile|valB[18]~42_combout  & (\myprocessor|my_regfile|valB[31]~696_combout ))))

	.dataa(\myprocessor|my_regfile|valB[31]~696_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datad(\myprocessor|my_regfile|valB[31]~692_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[31]~697_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[31]~697 .lut_mask = 16'hF2C2;
defparam \myprocessor|my_regfile|valB[31]~697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N23
dffeas \myprocessor|my_regfile|regs:8:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~94_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:8:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y43_N17
dffeas \myprocessor|my_regfile|regs:10:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~94_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:10:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y41_N27
dffeas \myprocessor|my_regfile|regs:9:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~94_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:9:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[31]~681 (
// Equation(s):
// \myprocessor|my_regfile|valB[31]~681_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|regs:9:reg_array|r|bits:31:r~q ) # (\myprocessor|my_regfile|valB[18]~27_combout )))) # (!\myprocessor|my_regfile|valB[18]~31_combout 
//  & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:31:r~q  & ((!\myprocessor|my_regfile|valB[18]~27_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|regs:10:reg_array|r|bits:31:r~q ),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[31]~681_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[31]~681 .lut_mask = 16'hAAE4;
defparam \myprocessor|my_regfile|valB[31]~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N21
dffeas \myprocessor|my_regfile|regs:11:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~94_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:11:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y42_N15
dffeas \myprocessor|my_regfile|regs:13:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~94_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:13:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[31]~679 (
// Equation(s):
// \myprocessor|my_regfile|valB[31]~679_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:31:r~q ) # ((\myprocessor|my_regfile|valB[18]~19_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|regs:13:reg_array|r|bits:31:r~q  & !\myprocessor|my_regfile|valB[18]~19_combout ))))

	.dataa(\myprocessor|my_regfile|regs:15:reg_array|r|bits:31:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[31]~679_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[31]~679 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valB[31]~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N27
dffeas \myprocessor|my_regfile|regs:14:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~94_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:14:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y42_N23
dffeas \myprocessor|my_regfile|regs:12:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~94_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:12:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[31]~680 (
// Equation(s):
// \myprocessor|my_regfile|valB[31]~680_combout  = (\myprocessor|my_regfile|valB[31]~679_combout  & (((\myprocessor|my_regfile|regs:14:reg_array|r|bits:31:r~q )) # (!\myprocessor|my_regfile|valB[18]~19_combout ))) # 
// (!\myprocessor|my_regfile|valB[31]~679_combout  & (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:31:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[31]~679_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:14:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|my_regfile|regs:12:reg_array|r|bits:31:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[31]~680_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[31]~680 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[31]~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[31]~682 (
// Equation(s):
// \myprocessor|my_regfile|valB[31]~682_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[31]~681_combout  & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:31:r~q )) # (!\myprocessor|my_regfile|valB[31]~681_combout  
// & ((\myprocessor|my_regfile|valB[31]~680_combout ))))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (\myprocessor|my_regfile|valB[31]~681_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[31]~681_combout ),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|my_regfile|valB[31]~680_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[31]~682_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[31]~682 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valB[31]~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[31]~698 (
// Equation(s):
// \myprocessor|my_regfile|valB[31]~698_combout  = (\myprocessor|my_regfile|valB[31]~697_combout  & ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:31:r~q ) # ((!\myprocessor|my_regfile|valB[18]~47_combout )))) # 
// (!\myprocessor|my_regfile|valB[31]~697_combout  & (((\myprocessor|my_regfile|valB[18]~47_combout  & \myprocessor|my_regfile|valB[31]~682_combout ))))

	.dataa(\myprocessor|my_regfile|valB[31]~697_combout ),
	.datab(\myprocessor|my_regfile|regs:8:reg_array|r|bits:31:r~q ),
	.datac(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datad(\myprocessor|my_regfile|valB[31]~682_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[31]~698_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[31]~698 .lut_mask = 16'hDA8A;
defparam \myprocessor|my_regfile|valB[31]~698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\myprocessor|my_control|MemWrite~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|my_regfile|valB[31]~698_combout ,\myprocessor|my_regfile|valB[30]~678_combout }),
	.portaaddr({\myprocessor|my_alu|R[11]~99_combout ,\myprocessor|my_alu|R[10]~13_combout ,\myprocessor|my_alu|R[9]~83_combout ,\myprocessor|my_alu|R[8]~91_combout ,\myprocessor|my_alu|R[7]~69_combout ,\myprocessor|my_alu|R[6]~76_combout ,\myprocessor|my_alu|R[5]~57_combout ,
\myprocessor|my_alu|R[4]~62_combout ,\myprocessor|my_alu|R[3]~43_combout ,\myprocessor|my_alu|R[2]~49_combout ,\myprocessor|my_alu|R[1]~27_combout ,\myprocessor|my_alu|R[0]~21_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30 .init_file = "test-fibonacci-dmem.hex";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N30
cycloneive_lcell_comb \myprocessor|my_alu|R[30]~100 (
// Equation(s):
// \myprocessor|my_alu|R[30]~100_combout  = (\myprocessor|ALUSrc_mux|F[3]~3_combout  & ((\myprocessor|ALUSrc_mux|F[2]~4_combout  & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~40_combout ))) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~48_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~48_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~40_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[30]~100_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[30]~100 .lut_mask = 16'hC808;
defparam \myprocessor|my_alu|R[30]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N26
cycloneive_lcell_comb \myprocessor|my_alu|R[30]~101 (
// Equation(s):
// \myprocessor|my_alu|R[30]~101_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[29]~604_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[30]~644_combout )))

	.dataa(gnd),
	.datab(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datac(\myprocessor|my_regfile|valA[29]~604_combout ),
	.datad(\myprocessor|my_regfile|valA[30]~644_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[30]~101_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[30]~101 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_alu|R[30]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N28
cycloneive_lcell_comb \myprocessor|my_alu|R[30]~102 (
// Equation(s):
// \myprocessor|my_alu|R[30]~102_combout  = (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & ((\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|my_alu|shifter_inst|LxxxxN|F[28]~3_combout ))) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// (\myprocessor|my_alu|R[30]~101_combout ))))

	.dataa(\myprocessor|my_alu|R[30]~101_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxxxN|F[28]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[30]~102_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[30]~102 .lut_mask = 16'h3202;
defparam \myprocessor|my_alu|R[30]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N24
cycloneive_lcell_comb \myprocessor|my_alu|R[30]~103 (
// Equation(s):
// \myprocessor|my_alu|R[30]~103_combout  = (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & ((\myprocessor|my_alu|R[30]~102_combout ) # ((\myprocessor|ALUSrc_mux|F[2]~4_combout  & \myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~54_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~54_combout ),
	.datad(\myprocessor|my_alu|R[30]~102_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[30]~103_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[30]~103 .lut_mask = 16'h3320;
defparam \myprocessor|my_alu|R[30]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N18
cycloneive_lcell_comb \myprocessor|my_alu|R[30]~104 (
// Equation(s):
// \myprocessor|my_alu|R[30]~104_combout  = (\myprocessor|my_control|func[0]~0_combout  & (((\myprocessor|my_alu|shifter_inst|RxNxxx|F~18_combout )))) # (!\myprocessor|my_control|func[0]~0_combout  & ((\myprocessor|my_alu|R[30]~100_combout ) # 
// ((\myprocessor|my_alu|R[30]~103_combout ))))

	.dataa(\myprocessor|my_alu|R[30]~100_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|RxNxxx|F~18_combout ),
	.datac(\myprocessor|my_control|func[0]~0_combout ),
	.datad(\myprocessor|my_alu|R[30]~103_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[30]~104_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[30]~104 .lut_mask = 16'hCFCA;
defparam \myprocessor|my_alu|R[30]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N4
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxNxxx|F[14]~19 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxNxxx|F[14]~19_combout  = (\myprocessor|ALUSrc_mux|F[3]~3_combout  & ((\myprocessor|my_alu|shifter_inst|LxNxxx|F~13_combout ))) # (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxNxx|F[14]~8_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|shifter_inst|LxxNxx|F[14]~8_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxNxxx|F~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxNxxx|F[14]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F[14]~19 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F[14]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N20
cycloneive_lcell_comb \myprocessor|my_alu|R[30]~105 (
// Equation(s):
// \myprocessor|my_alu|R[30]~105_combout  = (\myprocessor|ALUSrc_mux|F[4]~6_combout  & (((!\myprocessor|my_control|func[0]~0_combout  & \myprocessor|my_alu|shifter_inst|LxNxxx|F[14]~19_combout )))) # (!\myprocessor|ALUSrc_mux|F[4]~6_combout  & 
// (\myprocessor|my_alu|R[30]~104_combout ))

	.dataa(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.datab(\myprocessor|my_alu|R[30]~104_combout ),
	.datac(\myprocessor|my_control|func[0]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxNxxx|F[14]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[30]~105_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[30]~105 .lut_mask = 16'h4E44;
defparam \myprocessor|my_alu|R[30]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N26
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper1|carry[14]~12 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper1|carry[14]~12_combout  = (\myprocessor|my_alu|adder_inst|upper1|carry[13]~11_combout  & ((\myprocessor|my_regfile|valA[29]~604_combout ) # (\myprocessor|my_control|func[0]~0_combout  $ 
// (\myprocessor|ALUSrc_mux|F[29]~27_combout )))) # (!\myprocessor|my_alu|adder_inst|upper1|carry[13]~11_combout  & (\myprocessor|my_regfile|valA[29]~604_combout  & (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|ALUSrc_mux|F[29]~27_combout ))))

	.dataa(\myprocessor|my_alu|adder_inst|upper1|carry[13]~11_combout ),
	.datab(\myprocessor|my_control|func[0]~0_combout ),
	.datac(\myprocessor|my_regfile|valA[29]~604_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[29]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper1|carry[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper1|carry[14]~12 .lut_mask = 16'hB2E8;
defparam \myprocessor|my_alu|adder_inst|upper1|carry[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N0
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper0|carry[14]~12 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper0|carry[14]~12_combout  = (\myprocessor|my_regfile|valA[29]~604_combout  & ((\myprocessor|my_alu|adder_inst|upper0|carry[13]~11_combout ) # (\myprocessor|my_control|func[0]~0_combout  $ 
// (\myprocessor|ALUSrc_mux|F[29]~27_combout )))) # (!\myprocessor|my_regfile|valA[29]~604_combout  & (\myprocessor|my_alu|adder_inst|upper0|carry[13]~11_combout  & (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|ALUSrc_mux|F[29]~27_combout ))))

	.dataa(\myprocessor|my_control|func[0]~0_combout ),
	.datab(\myprocessor|my_regfile|valA[29]~604_combout ),
	.datac(\myprocessor|my_alu|adder_inst|upper0|carry[13]~11_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[29]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper0|carry[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper0|carry[14]~12 .lut_mask = 16'hD4E8;
defparam \myprocessor|my_alu|adder_inst|upper0|carry[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N4
cycloneive_lcell_comb \myprocessor|ALUSrc_mux|F[30]~29 (
// Equation(s):
// \myprocessor|ALUSrc_mux|F[30]~29_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_regfile|valB[30]~678_combout 
// )))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\myprocessor|my_regfile|valB[30]~678_combout ),
	.cin(gnd),
	.combout(\myprocessor|ALUSrc_mux|F[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|ALUSrc_mux|F[30]~29 .lut_mask = 16'hF5A0;
defparam \myprocessor|ALUSrc_mux|F[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N10
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper0|sum[14]~1 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper0|sum[14]~1_combout  = \myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|my_regfile|valA[30]~644_combout  $ (\myprocessor|ALUSrc_mux|F[30]~29_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_control|func[0]~0_combout ),
	.datac(\myprocessor|my_regfile|valA[30]~644_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[30]~29_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper0|sum[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper0|sum[14]~1 .lut_mask = 16'hC33C;
defparam \myprocessor|my_alu|adder_inst|upper0|sum[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N28
cycloneive_lcell_comb \myprocessor|my_alu|R[30]~106 (
// Equation(s):
// \myprocessor|my_alu|R[30]~106_combout  = \myprocessor|my_alu|adder_inst|upper0|sum[14]~1_combout  $ (((\myprocessor|my_alu|adder_inst|lower|cout~0_combout  & (\myprocessor|my_alu|adder_inst|upper1|carry[14]~12_combout )) # 
// (!\myprocessor|my_alu|adder_inst|lower|cout~0_combout  & ((\myprocessor|my_alu|adder_inst|upper0|carry[14]~12_combout )))))

	.dataa(\myprocessor|my_alu|adder_inst|lower|cout~0_combout ),
	.datab(\myprocessor|my_alu|adder_inst|upper1|carry[14]~12_combout ),
	.datac(\myprocessor|my_alu|adder_inst|upper0|carry[14]~12_combout ),
	.datad(\myprocessor|my_alu|adder_inst|upper0|sum[14]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[30]~106_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[30]~106 .lut_mask = 16'h27D8;
defparam \myprocessor|my_alu|R[30]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N30
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~87 (
// Equation(s):
// \myprocessor|keyIn_mux|F~87_combout  = (!\myprocessor|my_control|func[1]~1_combout  & ((\myprocessor|my_control|func[2]~2_combout  & (\myprocessor|my_alu|R[30]~105_combout )) # (!\myprocessor|my_control|func[2]~2_combout  & 
// ((\myprocessor|my_alu|R[30]~106_combout )))))

	.dataa(\myprocessor|my_alu|R[30]~105_combout ),
	.datab(\myprocessor|my_control|func[1]~1_combout ),
	.datac(\myprocessor|my_control|func[2]~2_combout ),
	.datad(\myprocessor|my_alu|R[30]~106_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~87_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~87 .lut_mask = 16'h2320;
defparam \myprocessor|keyIn_mux|F~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N26
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~88 (
// Equation(s):
// \myprocessor|keyIn_mux|F~88_combout  = (\myprocessor|my_control|func[0]~0_combout  & ((\myprocessor|ALUSrc_mux|F[30]~29_combout ) # (\myprocessor|my_regfile|valA[30]~644_combout ))) # (!\myprocessor|my_control|func[0]~0_combout  & 
// (\myprocessor|ALUSrc_mux|F[30]~29_combout  & \myprocessor|my_regfile|valA[30]~644_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_control|func[0]~0_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[30]~29_combout ),
	.datad(\myprocessor|my_regfile|valA[30]~644_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~88_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~88 .lut_mask = 16'hFCC0;
defparam \myprocessor|keyIn_mux|F~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N0
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~89 (
// Equation(s):
// \myprocessor|keyIn_mux|F~89_combout  = (\myprocessor|keyIn_mux|F~87_combout ) # ((!\myprocessor|my_control|func[2]~2_combout  & (\myprocessor|my_control|func[1]~1_combout  & \myprocessor|keyIn_mux|F~88_combout )))

	.dataa(\myprocessor|keyIn_mux|F~87_combout ),
	.datab(\myprocessor|my_control|func[2]~2_combout ),
	.datac(\myprocessor|my_control|func[1]~1_combout ),
	.datad(\myprocessor|keyIn_mux|F~88_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~89_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~89 .lut_mask = 16'hBAAA;
defparam \myprocessor|keyIn_mux|F~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N0
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~90 (
// Equation(s):
// \myprocessor|keyIn_mux|F~90_combout  = (\myprocessor|keyIn_mux|F~2_combout  & ((\myprocessor|Jal_mux|F[11]~0_combout  & (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [30])) # (!\myprocessor|Jal_mux|F[11]~0_combout  & 
// ((\myprocessor|keyIn_mux|F~89_combout )))))

	.dataa(\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\myprocessor|keyIn_mux|F~89_combout ),
	.datac(\myprocessor|Jal_mux|F[11]~0_combout ),
	.datad(\myprocessor|keyIn_mux|F~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~90_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~90 .lut_mask = 16'hAC00;
defparam \myprocessor|keyIn_mux|F~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N4
cycloneive_lcell_comb \myprocessor|my_regfile|regs:23:reg_array|r|bits:30:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:23:reg_array|r|bits:30:r~feeder_combout  = \myprocessor|keyIn_mux|F~90_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|keyIn_mux|F~90_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:23:reg_array|r|bits:30:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:30:r~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:30:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y40_N5
dffeas \myprocessor|my_regfile|regs:23:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:23:reg_array|r|bits:30:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:23:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[30]~632 (
// Equation(s):
// \myprocessor|my_regfile|valA[30]~632_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:30:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:30:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:23:reg_array|r|bits:30:r~q ),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[30]~632_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[30]~632 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valA[30]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[30]~633 (
// Equation(s):
// \myprocessor|my_regfile|valA[30]~633_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[30]~632_combout  & (\myprocessor|my_regfile|regs:31:reg_array|r|bits:30:r~q )) # 
// (!\myprocessor|my_regfile|valA[30]~632_combout  & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:30:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|valA[30]~632_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|valA[30]~632_combout ),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|my_regfile|regs:27:reg_array|r|bits:30:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[30]~633_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[30]~633 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[30]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[30]~625 (
// Equation(s):
// \myprocessor|my_regfile|valA[30]~625_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:30:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:30:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|my_regfile|regs:22:reg_array|r|bits:30:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[30]~625_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[30]~625 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[30]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[30]~626 (
// Equation(s):
// \myprocessor|my_regfile|valA[30]~626_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[30]~625_combout  & (\myprocessor|my_regfile|regs:30:reg_array|r|bits:30:r~q )) # 
// (!\myprocessor|my_regfile|valA[30]~625_combout  & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:30:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|valA[30]~625_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|valA[30]~625_combout ),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|my_regfile|regs:26:reg_array|r|bits:30:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[30]~626_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[30]~626 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[30]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[30]~627 (
// Equation(s):
// \myprocessor|my_regfile|valA[30]~627_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:30:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:30:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|my_regfile|regs:25:reg_array|r|bits:30:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[30]~627_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[30]~627 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[30]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valA[30]~628 (
// Equation(s):
// \myprocessor|my_regfile|valA[30]~628_combout  = (\myprocessor|my_regfile|valA[30]~627_combout  & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:30:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]))) # 
// (!\myprocessor|my_regfile|valA[30]~627_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:30:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[30]~627_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|my_regfile|regs:21:reg_array|r|bits:30:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[30]~628_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[30]~628 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[30]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[30]~629 (
// Equation(s):
// \myprocessor|my_regfile|valA[30]~629_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:30:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (\myprocessor|my_regfile|regs:16:reg_array|r|bits:30:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|my_regfile|regs:24:reg_array|r|bits:30:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[30]~629_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[30]~629 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[30]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[30]~630 (
// Equation(s):
// \myprocessor|my_regfile|valA[30]~630_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[30]~629_combout  & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:30:r~q )) # 
// (!\myprocessor|my_regfile|valA[30]~629_combout  & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:30:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|valA[30]~629_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|valA[30]~629_combout ),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|my_regfile|regs:20:reg_array|r|bits:30:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[30]~630_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[30]~630 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[30]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[30]~631 (
// Equation(s):
// \myprocessor|my_regfile|valA[30]~631_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[30]~628_combout ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & \myprocessor|my_regfile|valA[30]~630_combout ))))

	.dataa(\myprocessor|my_regfile|valA[30]~628_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|my_regfile|valA[30]~630_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[30]~631_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[30]~631 .lut_mask = 16'hCBC8;
defparam \myprocessor|my_regfile|valA[30]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[30]~634 (
// Equation(s):
// \myprocessor|my_regfile|valA[30]~634_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[30]~631_combout  & (\myprocessor|my_regfile|valA[30]~633_combout )) # 
// (!\myprocessor|my_regfile|valA[30]~631_combout  & ((\myprocessor|my_regfile|valA[30]~626_combout ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[30]~631_combout ))))

	.dataa(\myprocessor|my_regfile|valA[30]~633_combout ),
	.datab(\myprocessor|my_regfile|valA[30]~626_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|my_regfile|valA[30]~631_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[30]~634_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[30]~634 .lut_mask = 16'hAFC0;
defparam \myprocessor|my_regfile|valA[30]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[30]~642 (
// Equation(s):
// \myprocessor|my_regfile|valA[30]~642_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:30:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_regfile|regs:12:reg_array|r|bits:30:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|regs:13:reg_array|r|bits:30:r~q ),
	.datac(\myprocessor|my_regfile|regs:12:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[30]~642_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[30]~642 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valA[30]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[30]~643 (
// Equation(s):
// \myprocessor|my_regfile|valA[30]~643_combout  = (\myprocessor|my_regfile|valA[30]~642_combout  & (((\myprocessor|my_regfile|regs:15:reg_array|r|bits:30:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]))) # 
// (!\myprocessor|my_regfile|valA[30]~642_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:30:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[30]~642_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:15:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|my_regfile|regs:14:reg_array|r|bits:30:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[30]~643_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[30]~643 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[30]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valA[30]~637 (
// Equation(s):
// \myprocessor|my_regfile|valA[30]~637_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [18] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:30:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:30:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:5:reg_array|r|bits:30:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:4:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[30]~637_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[30]~637 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valA[30]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valA[30]~638 (
// Equation(s):
// \myprocessor|my_regfile|valA[30]~638_combout  = (\myprocessor|my_regfile|valA[30]~637_combout  & (((\myprocessor|my_regfile|regs:7:reg_array|r|bits:30:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]))) # 
// (!\myprocessor|my_regfile|valA[30]~637_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:30:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[30]~637_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:7:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|my_regfile|regs:6:reg_array|r|bits:30:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[30]~638_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[30]~638 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[30]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[30]~639 (
// Equation(s):
// \myprocessor|my_regfile|valA[30]~639_combout  = (\myprocessor|my_regfile|valA[8]~18_combout  & ((\myprocessor|my_regfile|valA[30]~638_combout ) # ((!\myprocessor|my_regfile|valA[8]~17_combout )))) # (!\myprocessor|my_regfile|valA[8]~18_combout  & 
// (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:30:r~q  & \myprocessor|my_regfile|valA[8]~17_combout ))))

	.dataa(\myprocessor|my_regfile|valA[30]~638_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~18_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|my_regfile|valA[8]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[30]~639_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[30]~639 .lut_mask = 16'hB8CC;
defparam \myprocessor|my_regfile|valA[30]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[30]~640 (
// Equation(s):
// \myprocessor|my_regfile|valA[30]~640_combout  = (\myprocessor|my_regfile|valA[30]~639_combout  & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:30:r~q ) # ((!\myprocessor|my_regfile|valA[8]~14_combout )))) # 
// (!\myprocessor|my_regfile|valA[30]~639_combout  & (((\myprocessor|my_regfile|regs:2:reg_array|r|bits:30:r~q  & \myprocessor|my_regfile|valA[8]~14_combout ))))

	.dataa(\myprocessor|my_regfile|valA[30]~639_combout ),
	.datab(\myprocessor|my_regfile|regs:3:reg_array|r|bits:30:r~q ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|my_regfile|valA[8]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[30]~640_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[30]~640 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valA[30]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[30]~635 (
// Equation(s):
// \myprocessor|my_regfile|valA[30]~635_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:30:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:30:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|my_regfile|regs:8:reg_array|r|bits:30:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[30]~635_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[30]~635 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_regfile|valA[30]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[30]~636 (
// Equation(s):
// \myprocessor|my_regfile|valA[30]~636_combout  = (\myprocessor|my_regfile|valA[30]~635_combout  & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:30:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|my_regfile|valA[30]~635_combout  & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:30:r~q  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|my_regfile|valA[30]~635_combout ),
	.datab(\myprocessor|my_regfile|regs:9:reg_array|r|bits:30:r~q ),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[30]~636_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[30]~636 .lut_mask = 16'hE4AA;
defparam \myprocessor|my_regfile|valA[30]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[30]~641 (
// Equation(s):
// \myprocessor|my_regfile|valA[30]~641_combout  = (\myprocessor|my_regfile|valA[8]~10_combout  & (((\myprocessor|my_regfile|valA[8]~13_combout )))) # (!\myprocessor|my_regfile|valA[8]~10_combout  & ((\myprocessor|my_regfile|valA[8]~13_combout  & 
// ((\myprocessor|my_regfile|valA[30]~636_combout ))) # (!\myprocessor|my_regfile|valA[8]~13_combout  & (\myprocessor|my_regfile|valA[30]~640_combout ))))

	.dataa(\myprocessor|my_regfile|valA[30]~640_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datad(\myprocessor|my_regfile|valA[30]~636_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[30]~641_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[30]~641 .lut_mask = 16'hF2C2;
defparam \myprocessor|my_regfile|valA[30]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[30]~644 (
// Equation(s):
// \myprocessor|my_regfile|valA[30]~644_combout  = (\myprocessor|my_regfile|valA[8]~10_combout  & ((\myprocessor|my_regfile|valA[30]~641_combout  & ((\myprocessor|my_regfile|valA[30]~643_combout ))) # (!\myprocessor|my_regfile|valA[30]~641_combout  & 
// (\myprocessor|my_regfile|valA[30]~634_combout )))) # (!\myprocessor|my_regfile|valA[8]~10_combout  & (((\myprocessor|my_regfile|valA[30]~641_combout ))))

	.dataa(\myprocessor|my_regfile|valA[30]~634_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datac(\myprocessor|my_regfile|valA[30]~643_combout ),
	.datad(\myprocessor|my_regfile|valA[30]~641_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[30]~644_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[30]~644 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[30]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N2
cycloneive_lcell_comb \myprocessor|my_alu|R[31]~107 (
// Equation(s):
// \myprocessor|my_alu|R[31]~107_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[30]~644_combout ))) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[31]~624_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valA[31]~624_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datad(\myprocessor|my_regfile|valA[30]~644_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[31]~107_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[31]~107 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_alu|R[31]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N20
cycloneive_lcell_comb \myprocessor|my_alu|R[31]~108 (
// Equation(s):
// \myprocessor|my_alu|R[31]~108_combout  = (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & ((\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|my_alu|shifter_inst|LxxxxN|F[29]~2_combout ))) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// (\myprocessor|my_alu|R[31]~107_combout ))))

	.dataa(\myprocessor|my_alu|R[31]~107_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxxN|F[29]~2_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[31]~108_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[31]~108 .lut_mask = 16'h00CA;
defparam \myprocessor|my_alu|R[31]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N22
cycloneive_lcell_comb \myprocessor|my_alu|R[31]~109 (
// Equation(s):
// \myprocessor|my_alu|R[31]~109_combout  = (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & ((\myprocessor|my_alu|R[31]~108_combout ) # ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~53_combout  & \myprocessor|ALUSrc_mux|F[2]~4_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datab(\myprocessor|my_alu|R[31]~108_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~53_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[31]~109_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[31]~109 .lut_mask = 16'h5444;
defparam \myprocessor|my_alu|R[31]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N20
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxNxx|F[23]~13 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxNxx|F[23]~13_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~38_combout ))) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~46_combout ))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~46_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~38_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxNxx|F[23]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxNxx|F[23]~13 .lut_mask = 16'hF0AA;
defparam \myprocessor|my_alu|shifter_inst|LxxNxx|F[23]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N14
cycloneive_lcell_comb \myprocessor|my_alu|R[31]~110 (
// Equation(s):
// \myprocessor|my_alu|R[31]~110_combout  = (!\myprocessor|my_control|func[0]~0_combout  & ((\myprocessor|my_alu|R[31]~109_combout ) # ((\myprocessor|ALUSrc_mux|F[3]~3_combout  & \myprocessor|my_alu|shifter_inst|LxxNxx|F[23]~13_combout ))))

	.dataa(\myprocessor|my_alu|R[31]~109_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datac(\myprocessor|my_control|func[0]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxNxx|F[23]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[31]~110_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[31]~110 .lut_mask = 16'h0E0A;
defparam \myprocessor|my_alu|R[31]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N10
cycloneive_lcell_comb \myprocessor|my_alu|R[31]~111 (
// Equation(s):
// \myprocessor|my_alu|R[31]~111_combout  = (!\myprocessor|ALUSrc_mux|F[4]~6_combout  & ((\myprocessor|my_alu|R[31]~110_combout ) # ((\myprocessor|my_control|func[0]~0_combout  & \myprocessor|my_alu|shifter_inst|RxNxxx|F~17_combout ))))

	.dataa(\myprocessor|my_control|func[0]~0_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|RxNxxx|F~17_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.datad(\myprocessor|my_alu|R[31]~110_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[31]~111_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[31]~111 .lut_mask = 16'h0F08;
defparam \myprocessor|my_alu|R[31]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N28
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~20 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~20_combout  = (\myprocessor|ALUSrc_mux|F[3]~3_combout  & (\myprocessor|my_alu|shifter_inst|LxNxxx|F~12_combout )) # (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[15]~7_combout )))

	.dataa(gnd),
	.datab(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxNxxx|F~12_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxNxx|F[15]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~20 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N30
cycloneive_lcell_comb \myprocessor|my_alu|R[31]~112 (
// Equation(s):
// \myprocessor|my_alu|R[31]~112_combout  = (\myprocessor|my_alu|R[31]~111_combout ) # ((\myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~20_combout  & (!\myprocessor|my_control|func[0]~0_combout  & \myprocessor|ALUSrc_mux|F[4]~6_combout )))

	.dataa(\myprocessor|my_alu|R[31]~111_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~20_combout ),
	.datac(\myprocessor|my_control|func[0]~0_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[31]~112_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[31]~112 .lut_mask = 16'hAEAA;
defparam \myprocessor|my_alu|R[31]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N4
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper0|carry[15]~13 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper0|carry[15]~13_combout  = (\myprocessor|my_regfile|valA[30]~644_combout  & ((\myprocessor|my_alu|adder_inst|upper0|carry[14]~12_combout ) # (\myprocessor|my_control|func[0]~0_combout  $ 
// (\myprocessor|ALUSrc_mux|F[30]~29_combout )))) # (!\myprocessor|my_regfile|valA[30]~644_combout  & (\myprocessor|my_alu|adder_inst|upper0|carry[14]~12_combout  & (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|ALUSrc_mux|F[30]~29_combout ))))

	.dataa(\myprocessor|my_regfile|valA[30]~644_combout ),
	.datab(\myprocessor|my_control|func[0]~0_combout ),
	.datac(\myprocessor|my_alu|adder_inst|upper0|carry[14]~12_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[30]~29_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper0|carry[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper0|carry[15]~13 .lut_mask = 16'hB2E8;
defparam \myprocessor|my_alu|adder_inst|upper0|carry[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N4
cycloneive_lcell_comb \myprocessor|ALUSrc_mux|F[31]~30 (
// Equation(s):
// \myprocessor|ALUSrc_mux|F[31]~30_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_regfile|valB[31]~698_combout 
// )))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\myprocessor|my_regfile|valB[31]~698_combout ),
	.cin(gnd),
	.combout(\myprocessor|ALUSrc_mux|F[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|ALUSrc_mux|F[31]~30 .lut_mask = 16'hF5A0;
defparam \myprocessor|ALUSrc_mux|F[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N8
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper0|sum[15]~0 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper0|sum[15]~0_combout  = \myprocessor|ALUSrc_mux|F[31]~30_combout  $ (\myprocessor|my_regfile|valA[31]~624_combout  $ (\myprocessor|my_control|func[0]~0_combout ))

	.dataa(\myprocessor|ALUSrc_mux|F[31]~30_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_regfile|valA[31]~624_combout ),
	.datad(\myprocessor|my_control|func[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper0|sum[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper0|sum[15]~0 .lut_mask = 16'hA55A;
defparam \myprocessor|my_alu|adder_inst|upper0|sum[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N6
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper1|carry[15]~13 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper1|carry[15]~13_combout  = (\myprocessor|my_alu|adder_inst|upper1|carry[14]~12_combout  & ((\myprocessor|my_regfile|valA[30]~644_combout ) # (\myprocessor|my_control|func[0]~0_combout  $ 
// (\myprocessor|ALUSrc_mux|F[30]~29_combout )))) # (!\myprocessor|my_alu|adder_inst|upper1|carry[14]~12_combout  & (\myprocessor|my_regfile|valA[30]~644_combout  & (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|ALUSrc_mux|F[30]~29_combout ))))

	.dataa(\myprocessor|my_alu|adder_inst|upper1|carry[14]~12_combout ),
	.datab(\myprocessor|my_control|func[0]~0_combout ),
	.datac(\myprocessor|my_regfile|valA[30]~644_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[30]~29_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper1|carry[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper1|carry[15]~13 .lut_mask = 16'hB2E8;
defparam \myprocessor|my_alu|adder_inst|upper1|carry[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N18
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper|F[15]~0 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper|F[15]~0_combout  = \myprocessor|my_alu|adder_inst|upper0|sum[15]~0_combout  $ (((\myprocessor|my_alu|adder_inst|lower|cout~0_combout  & ((\myprocessor|my_alu|adder_inst|upper1|carry[15]~13_combout ))) # 
// (!\myprocessor|my_alu|adder_inst|lower|cout~0_combout  & (\myprocessor|my_alu|adder_inst|upper0|carry[15]~13_combout ))))

	.dataa(\myprocessor|my_alu|adder_inst|lower|cout~0_combout ),
	.datab(\myprocessor|my_alu|adder_inst|upper0|carry[15]~13_combout ),
	.datac(\myprocessor|my_alu|adder_inst|upper0|sum[15]~0_combout ),
	.datad(\myprocessor|my_alu|adder_inst|upper1|carry[15]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper|F[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper|F[15]~0 .lut_mask = 16'h1EB4;
defparam \myprocessor|my_alu|adder_inst|upper|F[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N26
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~91 (
// Equation(s):
// \myprocessor|keyIn_mux|F~91_combout  = (!\myprocessor|my_control|func[1]~1_combout  & ((\myprocessor|my_control|func[2]~2_combout  & (\myprocessor|my_alu|R[31]~112_combout )) # (!\myprocessor|my_control|func[2]~2_combout  & 
// ((\myprocessor|my_alu|adder_inst|upper|F[15]~0_combout )))))

	.dataa(\myprocessor|my_alu|R[31]~112_combout ),
	.datab(\myprocessor|my_control|func[2]~2_combout ),
	.datac(\myprocessor|my_control|func[1]~1_combout ),
	.datad(\myprocessor|my_alu|adder_inst|upper|F[15]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~91_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~91 .lut_mask = 16'h0B08;
defparam \myprocessor|keyIn_mux|F~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N12
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~92 (
// Equation(s):
// \myprocessor|keyIn_mux|F~92_combout  = (\myprocessor|ALUSrc_mux|F[31]~30_combout  & ((\myprocessor|my_regfile|valA[31]~624_combout ) # (\myprocessor|my_control|func[0]~0_combout ))) # (!\myprocessor|ALUSrc_mux|F[31]~30_combout  & 
// (\myprocessor|my_regfile|valA[31]~624_combout  & \myprocessor|my_control|func[0]~0_combout ))

	.dataa(\myprocessor|ALUSrc_mux|F[31]~30_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_regfile|valA[31]~624_combout ),
	.datad(\myprocessor|my_control|func[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~92_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~92 .lut_mask = 16'hFAA0;
defparam \myprocessor|keyIn_mux|F~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N22
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~93 (
// Equation(s):
// \myprocessor|keyIn_mux|F~93_combout  = (\myprocessor|keyIn_mux|F~91_combout ) # ((!\myprocessor|my_control|func[2]~2_combout  & (\myprocessor|my_control|func[1]~1_combout  & \myprocessor|keyIn_mux|F~92_combout )))

	.dataa(\myprocessor|keyIn_mux|F~91_combout ),
	.datab(\myprocessor|my_control|func[2]~2_combout ),
	.datac(\myprocessor|my_control|func[1]~1_combout ),
	.datad(\myprocessor|keyIn_mux|F~92_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~93_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~93 .lut_mask = 16'hBAAA;
defparam \myprocessor|keyIn_mux|F~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N14
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~94 (
// Equation(s):
// \myprocessor|keyIn_mux|F~94_combout  = (\myprocessor|keyIn_mux|F~2_combout  & ((\myprocessor|Jal_mux|F[11]~0_combout  & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [31]))) # (!\myprocessor|Jal_mux|F[11]~0_combout  & 
// (\myprocessor|keyIn_mux|F~93_combout ))))

	.dataa(\myprocessor|keyIn_mux|F~2_combout ),
	.datab(\myprocessor|Jal_mux|F[11]~0_combout ),
	.datac(\myprocessor|keyIn_mux|F~93_combout ),
	.datad(\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~94_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~94 .lut_mask = 16'hA820;
defparam \myprocessor|keyIn_mux|F~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N16
cycloneive_lcell_comb \myprocessor|my_regfile|regs:15:reg_array|r|bits:31:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:15:reg_array|r|bits:31:r~feeder_combout  = \myprocessor|keyIn_mux|F~94_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~94_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:15:reg_array|r|bits:31:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:31:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:31:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N17
dffeas \myprocessor|my_regfile|regs:15:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:15:reg_array|r|bits:31:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:15:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[31]~622 (
// Equation(s):
// \myprocessor|my_regfile|valA[31]~622_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:31:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:31:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:12:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|my_regfile|regs:14:reg_array|r|bits:31:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[31]~622_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[31]~622 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[31]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[31]~623 (
// Equation(s):
// \myprocessor|my_regfile|valA[31]~623_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[31]~622_combout  & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:31:r~q )) # 
// (!\myprocessor|my_regfile|valA[31]~622_combout  & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:31:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_regfile|valA[31]~622_combout ))))

	.dataa(\myprocessor|my_regfile|regs:15:reg_array|r|bits:31:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|my_regfile|valA[31]~622_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[31]~623_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[31]~623 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valA[31]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[31]~605 (
// Equation(s):
// \myprocessor|my_regfile|valA[31]~605_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:31:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_regfile|regs:8:reg_array|r|bits:31:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|my_regfile|regs:9:reg_array|r|bits:31:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:8:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[31]~605_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[31]~605 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valA[31]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[31]~606 (
// Equation(s):
// \myprocessor|my_regfile|valA[31]~606_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[31]~605_combout  & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:31:r~q ))) # 
// (!\myprocessor|my_regfile|valA[31]~605_combout  & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:31:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|valA[31]~605_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|valA[31]~605_combout ),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|my_regfile|regs:11:reg_array|r|bits:31:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[31]~606_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[31]~606 .lut_mask = 16'hEC64;
defparam \myprocessor|my_regfile|valA[31]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[31]~614 (
// Equation(s):
// \myprocessor|my_regfile|valA[31]~614_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:31:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:31:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:23:reg_array|r|bits:31:r~q ),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[31]~614_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[31]~614 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valA[31]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[31]~615 (
// Equation(s):
// \myprocessor|my_regfile|valA[31]~615_combout  = (\myprocessor|my_regfile|valA[31]~614_combout  & (((\myprocessor|my_regfile|regs:31:reg_array|r|bits:31:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))) # 
// (!\myprocessor|my_regfile|valA[31]~614_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:31:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[31]~614_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|my_regfile|regs:27:reg_array|r|bits:31:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[31]~615_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[31]~615 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[31]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valA[31]~607 (
// Equation(s):
// \myprocessor|my_regfile|valA[31]~607_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:31:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:31:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|my_regfile|regs:25:reg_array|r|bits:31:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[31]~607_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[31]~607 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[31]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[31]~608 (
// Equation(s):
// \myprocessor|my_regfile|valA[31]~608_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[31]~607_combout  & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:31:r~q ))) # 
// (!\myprocessor|my_regfile|valA[31]~607_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:31:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|valA[31]~607_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:21:reg_array|r|bits:31:r~q ),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|my_regfile|valA[31]~607_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[31]~608_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[31]~608 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[31]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[31]~609 (
// Equation(s):
// \myprocessor|my_regfile|valA[31]~609_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:31:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:31:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|my_regfile|regs:22:reg_array|r|bits:31:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[31]~609_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[31]~609 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[31]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[31]~610 (
// Equation(s):
// \myprocessor|my_regfile|valA[31]~610_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[31]~609_combout  & (\myprocessor|my_regfile|regs:30:reg_array|r|bits:31:r~q )) # 
// (!\myprocessor|my_regfile|valA[31]~609_combout  & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:31:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|valA[31]~609_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|valA[31]~609_combout ),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|my_regfile|regs:26:reg_array|r|bits:31:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[31]~610_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[31]~610 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[31]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[31]~611 (
// Equation(s):
// \myprocessor|my_regfile|valA[31]~611_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:31:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (\myprocessor|my_regfile|regs:16:reg_array|r|bits:31:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|my_regfile|regs:24:reg_array|r|bits:31:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[31]~611_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[31]~611 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[31]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[31]~612 (
// Equation(s):
// \myprocessor|my_regfile|valA[31]~612_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[31]~611_combout  & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:31:r~q )) # 
// (!\myprocessor|my_regfile|valA[31]~611_combout  & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:31:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|valA[31]~611_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|valA[31]~611_combout ),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|my_regfile|regs:20:reg_array|r|bits:31:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[31]~612_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[31]~612 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[31]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[31]~613 (
// Equation(s):
// \myprocessor|my_regfile|valA[31]~613_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[31]~610_combout ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[31]~612_combout  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|my_regfile|valA[31]~610_combout ),
	.datab(\myprocessor|my_regfile|valA[31]~612_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[31]~613_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[31]~613 .lut_mask = 16'hF0AC;
defparam \myprocessor|my_regfile|valA[31]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[31]~616 (
// Equation(s):
// \myprocessor|my_regfile|valA[31]~616_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[31]~613_combout  & (\myprocessor|my_regfile|valA[31]~615_combout )) # 
// (!\myprocessor|my_regfile|valA[31]~613_combout  & ((\myprocessor|my_regfile|valA[31]~608_combout ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_regfile|valA[31]~613_combout ))))

	.dataa(\myprocessor|my_regfile|valA[31]~615_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|valA[31]~608_combout ),
	.datad(\myprocessor|my_regfile|valA[31]~613_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[31]~616_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[31]~616 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valA[31]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valA[31]~617 (
// Equation(s):
// \myprocessor|my_regfile|valA[31]~617_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:31:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:31:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|regs:6:reg_array|r|bits:31:r~q ),
	.datac(\myprocessor|my_regfile|regs:4:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[31]~617_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[31]~617 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valA[31]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[31]~618 (
// Equation(s):
// \myprocessor|my_regfile|valA[31]~618_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[31]~617_combout  & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:31:r~q ))) # 
// (!\myprocessor|my_regfile|valA[31]~617_combout  & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:31:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_regfile|valA[31]~617_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|regs:5:reg_array|r|bits:31:r~q ),
	.datac(\myprocessor|my_regfile|regs:7:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|my_regfile|valA[31]~617_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[31]~618_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[31]~618 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[31]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[31]~619 (
// Equation(s):
// \myprocessor|my_regfile|valA[31]~619_combout  = (\myprocessor|my_regfile|valA[8]~18_combout  & ((\myprocessor|my_regfile|valA[31]~618_combout ) # ((!\myprocessor|my_regfile|valA[8]~17_combout )))) # (!\myprocessor|my_regfile|valA[8]~18_combout  & 
// (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:31:r~q  & \myprocessor|my_regfile|valA[8]~17_combout ))))

	.dataa(\myprocessor|my_regfile|valA[31]~618_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~18_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|my_regfile|valA[8]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[31]~619_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[31]~619 .lut_mask = 16'hB8CC;
defparam \myprocessor|my_regfile|valA[31]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[31]~620 (
// Equation(s):
// \myprocessor|my_regfile|valA[31]~620_combout  = (\myprocessor|my_regfile|valA[8]~14_combout  & ((\myprocessor|my_regfile|valA[31]~619_combout  & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:31:r~q )) # (!\myprocessor|my_regfile|valA[31]~619_combout  & 
// ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:31:r~q ))))) # (!\myprocessor|my_regfile|valA[8]~14_combout  & (((\myprocessor|my_regfile|valA[31]~619_combout ))))

	.dataa(\myprocessor|my_regfile|valA[8]~14_combout ),
	.datab(\myprocessor|my_regfile|regs:3:reg_array|r|bits:31:r~q ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|my_regfile|valA[31]~619_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[31]~620_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[31]~620 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valA[31]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[31]~621 (
// Equation(s):
// \myprocessor|my_regfile|valA[31]~621_combout  = (\myprocessor|my_regfile|valA[8]~13_combout  & (\myprocessor|my_regfile|valA[8]~10_combout )) # (!\myprocessor|my_regfile|valA[8]~13_combout  & ((\myprocessor|my_regfile|valA[8]~10_combout  & 
// (\myprocessor|my_regfile|valA[31]~616_combout )) # (!\myprocessor|my_regfile|valA[8]~10_combout  & ((\myprocessor|my_regfile|valA[31]~620_combout )))))

	.dataa(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datac(\myprocessor|my_regfile|valA[31]~616_combout ),
	.datad(\myprocessor|my_regfile|valA[31]~620_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[31]~621_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[31]~621 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valA[31]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[31]~624 (
// Equation(s):
// \myprocessor|my_regfile|valA[31]~624_combout  = (\myprocessor|my_regfile|valA[8]~13_combout  & ((\myprocessor|my_regfile|valA[31]~621_combout  & (\myprocessor|my_regfile|valA[31]~623_combout )) # (!\myprocessor|my_regfile|valA[31]~621_combout  & 
// ((\myprocessor|my_regfile|valA[31]~606_combout ))))) # (!\myprocessor|my_regfile|valA[8]~13_combout  & (((\myprocessor|my_regfile|valA[31]~621_combout ))))

	.dataa(\myprocessor|my_regfile|valA[31]~623_combout ),
	.datab(\myprocessor|my_regfile|valA[31]~606_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datad(\myprocessor|my_regfile|valA[31]~621_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[31]~624_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[31]~624 .lut_mask = 16'hAFC0;
defparam \myprocessor|my_regfile|valA[31]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N16
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F~12 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F~12_combout  = (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[31]~624_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & 
// ((\myprocessor|my_regfile|valA[30]~644_combout )))))

	.dataa(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datab(\myprocessor|my_regfile|valA[31]~624_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_regfile|valA[30]~644_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F~12 .lut_mask = 16'h0D08;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N10
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxNxxx|F[22]~12 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxNxxx|F[22]~12_combout  = (\myprocessor|ALUSrc_mux|F[3]~3_combout  & (\myprocessor|my_alu|shifter_inst|RxxxNx|F~12_combout  & ((!\myprocessor|ALUSrc_mux|F[2]~4_combout )))) # (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & 
// (((\myprocessor|my_alu|shifter_inst|RxxNxx|F[22]~15_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxxNx|F~12_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|RxxNxx|F[22]~15_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxNxxx|F[22]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F[22]~12 .lut_mask = 16'h0CAC;
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F[22]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N26
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~10 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~10_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[11]~284_combout ))) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[10]~264_combout ))

	.dataa(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_regfile|valA[10]~264_combout ),
	.datad(\myprocessor|my_regfile|valA[11]~284_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~10 .lut_mask = 16'hFA50;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N10
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~9 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~9_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[13]~324_combout ))) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[12]~304_combout ))

	.dataa(\myprocessor|my_regfile|valA[12]~304_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datad(\myprocessor|my_regfile|valA[13]~324_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~9 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N4
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~11 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~11_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~9_combout ))) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~10_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~10_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~11 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N22
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~17 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~17_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[9]~244_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[8]~224_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valA[9]~244_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datad(\myprocessor|my_regfile|valA[8]~224_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~17 .lut_mask = 16'hCFC0;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N2
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~19 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~19_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[7]~204_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[6]~184_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valA[7]~204_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datad(\myprocessor|my_regfile|valA[6]~184_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~19 .lut_mask = 16'hCFC0;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N16
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~52 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~52_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~17_combout )) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~19_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~17_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~52_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~52 .lut_mask = 16'hCFC0;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N14
cycloneive_lcell_comb \myprocessor|my_alu|R[6]~72 (
// Equation(s):
// \myprocessor|my_alu|R[6]~72_combout  = (\myprocessor|my_alu|R[4]~50_combout  & ((\myprocessor|my_alu|R[4]~51_combout ) # ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~11_combout )))) # (!\myprocessor|my_alu|R[4]~50_combout  & 
// (!\myprocessor|my_alu|R[4]~51_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~52_combout ))))

	.dataa(\myprocessor|my_alu|R[4]~50_combout ),
	.datab(\myprocessor|my_alu|R[4]~51_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~11_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~52_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[6]~72_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[6]~72 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_alu|R[6]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N20
cycloneive_lcell_comb \myprocessor|my_alu|R[6]~73 (
// Equation(s):
// \myprocessor|my_alu|R[6]~73_combout  = (\myprocessor|my_alu|R[4]~51_combout  & ((\myprocessor|my_alu|R[6]~72_combout  & (\myprocessor|my_alu|shifter_inst|RxNxxx|F[22]~12_combout )) # (!\myprocessor|my_alu|R[6]~72_combout  & 
// ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[14]~14_combout ))))) # (!\myprocessor|my_alu|R[4]~51_combout  & (((\myprocessor|my_alu|R[6]~72_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|RxNxxx|F[22]~12_combout ),
	.datab(\myprocessor|my_alu|R[4]~51_combout ),
	.datac(\myprocessor|my_alu|R[6]~72_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxNxx|F[14]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[6]~73_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[6]~73 .lut_mask = 16'hBCB0;
defparam \myprocessor|my_alu|R[6]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
cycloneive_lcell_comb \myprocessor|my_alu|R[4]~54 (
// Equation(s):
// \myprocessor|my_alu|R[4]~54_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27] & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[4]~54_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[4]~54 .lut_mask = 16'h11C0;
defparam \myprocessor|my_alu|R[4]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxNxxx|F~6 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxNxxx|F~6_combout  = (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & ((\myprocessor|ALUSrc_mux|F[2]~4_combout  & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~11_combout ))) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~6_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~6_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~11_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxNxxx|F~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F~6 .lut_mask = 16'h0C0A;
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N24
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LNxxxx|F~27 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LNxxxx|F~27_combout  = (\myprocessor|my_alu|shifter_inst|LxNxxx|F~6_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4]))) # 
// (!\myprocessor|my_control|ALUSrc~0_combout  & (!\myprocessor|my_regfile|valB[4]~238_combout ))))

	.dataa(\myprocessor|my_regfile|valB[4]~238_combout ),
	.datab(\myprocessor|my_control|ALUSrc~0_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datad(\myprocessor|my_alu|shifter_inst|LxNxxx|F~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LNxxxx|F~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~27 .lut_mask = 16'h1D00;
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneive_lcell_comb \myprocessor|my_alu|R[6]~74 (
// Equation(s):
// \myprocessor|my_alu|R[6]~74_combout  = (\myprocessor|my_alu|R[4]~54_combout  & ((\myprocessor|my_alu|R[6]~73_combout ) # ((!\myprocessor|my_control|func[2]~2_combout )))) # (!\myprocessor|my_alu|R[4]~54_combout  & 
// (((\myprocessor|my_control|func[2]~2_combout  & \myprocessor|my_alu|shifter_inst|LNxxxx|F~27_combout ))))

	.dataa(\myprocessor|my_alu|R[6]~73_combout ),
	.datab(\myprocessor|my_alu|R[4]~54_combout ),
	.datac(\myprocessor|my_control|func[2]~2_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LNxxxx|F~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[6]~74_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[6]~74 .lut_mask = 16'hBC8C;
defparam \myprocessor|my_alu|R[6]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N20
cycloneive_lcell_comb \myprocessor|my_alu|R[6]~71 (
// Equation(s):
// \myprocessor|my_alu|R[6]~71_combout  = \myprocessor|ALUSrc_mux|F[6]~8_combout  $ (\myprocessor|my_regfile|valA[6]~184_combout  $ (\myprocessor|my_alu|adder_inst|lower|carry[6]~7_combout  $ (\myprocessor|my_control|func[0]~0_combout )))

	.dataa(\myprocessor|ALUSrc_mux|F[6]~8_combout ),
	.datab(\myprocessor|my_regfile|valA[6]~184_combout ),
	.datac(\myprocessor|my_alu|adder_inst|lower|carry[6]~7_combout ),
	.datad(\myprocessor|my_control|func[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[6]~71_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[6]~71 .lut_mask = 16'h6996;
defparam \myprocessor|my_alu|R[6]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
cycloneive_lcell_comb \myprocessor|my_alu|R[6]~70 (
// Equation(s):
// \myprocessor|my_alu|R[6]~70_combout  = (\myprocessor|my_regfile|valA[6]~184_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [6]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// (\myprocessor|my_regfile|valB[6]~278_combout ))))

	.dataa(\myprocessor|my_regfile|valA[6]~184_combout ),
	.datab(\myprocessor|my_regfile|valB[6]~278_combout ),
	.datac(\myprocessor|my_control|ALUSrc~0_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[6]~70_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[6]~70 .lut_mask = 16'hA808;
defparam \myprocessor|my_alu|R[6]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N12
cycloneive_lcell_comb \myprocessor|my_alu|R[6]~75 (
// Equation(s):
// \myprocessor|my_alu|R[6]~75_combout  = (\myprocessor|my_alu|R[6]~74_combout  & ((\myprocessor|my_control|func[2]~2_combout ) # ((\myprocessor|my_alu|R[6]~70_combout )))) # (!\myprocessor|my_alu|R[6]~74_combout  & 
// (!\myprocessor|my_control|func[2]~2_combout  & (\myprocessor|my_alu|R[6]~71_combout )))

	.dataa(\myprocessor|my_alu|R[6]~74_combout ),
	.datab(\myprocessor|my_control|func[2]~2_combout ),
	.datac(\myprocessor|my_alu|R[6]~71_combout ),
	.datad(\myprocessor|my_alu|R[6]~70_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[6]~75_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[6]~75 .lut_mask = 16'hBA98;
defparam \myprocessor|my_alu|R[6]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N20
cycloneive_lcell_comb \myprocessor|my_alu|R[6]~76 (
// Equation(s):
// \myprocessor|my_alu|R[6]~76_combout  = (\myprocessor|my_alu|R[4]~28_combout  & ((\myprocessor|my_regfile|valA[6]~184_combout ) # ((\myprocessor|ALUSrc_mux|F[6]~8_combout )))) # (!\myprocessor|my_alu|R[4]~28_combout  & 
// (((\myprocessor|my_alu|R[6]~75_combout ))))

	.dataa(\myprocessor|my_regfile|valA[6]~184_combout ),
	.datab(\myprocessor|my_alu|R[4]~28_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[6]~8_combout ),
	.datad(\myprocessor|my_alu|R[6]~75_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[6]~76_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[6]~76 .lut_mask = 16'hFBC8;
defparam \myprocessor|my_alu|R[6]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\myprocessor|my_control|MemWrite~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|my_regfile|valB[21]~478_combout ,\myprocessor|my_regfile|valB[20]~498_combout }),
	.portaaddr({\myprocessor|my_alu|R[11]~99_combout ,\myprocessor|my_alu|R[10]~13_combout ,\myprocessor|my_alu|R[9]~83_combout ,\myprocessor|my_alu|R[8]~91_combout ,\myprocessor|my_alu|R[7]~69_combout ,\myprocessor|my_alu|R[6]~76_combout ,\myprocessor|my_alu|R[5]~57_combout ,
\myprocessor|my_alu|R[4]~62_combout ,\myprocessor|my_alu|R[3]~43_combout ,\myprocessor|my_alu|R[2]~49_combout ,\myprocessor|my_alu|R[1]~27_combout ,\myprocessor|my_alu|R[0]~21_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20 .init_file = "test-fibonacci-dmem.hex";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N6
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxNxxx|F[20]~10 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxNxxx|F[20]~10_combout  = (\myprocessor|ALUSrc_mux|F[3]~3_combout  & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~22_combout  & ((!\myprocessor|ALUSrc_mux|F[2]~4_combout )))) # (!\myprocessor|ALUSrc_mux|F[3]~3_combout  
// & (((\myprocessor|my_alu|shifter_inst|RxxNxx|F[20]~11_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~22_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RxxNxx|F[20]~11_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxNxxx|F[20]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F[20]~10 .lut_mask = 16'h50D8;
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F[20]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N4
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RNxxxx|F~19 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RNxxxx|F~19_combout  = (\myprocessor|my_alu|shifter_inst|RxNxxx|F[20]~10_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4])) # 
// (!\myprocessor|my_control|ALUSrc~0_combout  & ((!\myprocessor|my_regfile|valB[4]~238_combout )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\myprocessor|my_control|ALUSrc~0_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RxNxxx|F[20]~10_combout ),
	.datad(\myprocessor|my_regfile|valB[4]~238_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RNxxxx|F~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RNxxxx|F~19 .lut_mask = 16'h4070;
defparam \myprocessor|my_alu|shifter_inst|RNxxxx|F~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N16
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[19]~9 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[19]~9_combout  = (\myprocessor|my_control|func[0]~0_combout ) # ((\myprocessor|ALUSrc_mux|F[3]~3_combout  & !\myprocessor|ALUSrc_mux|F[4]~6_combout ))

	.dataa(gnd),
	.datab(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datac(\myprocessor|my_control|func[0]~0_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[19]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[19]~9 .lut_mask = 16'hF0FC;
defparam \myprocessor|MemtoReg_mux|F[19]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[20]~42 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[20]~42_combout  = (\myprocessor|MemtoReg_mux|F[19]~9_combout  & (((\myprocessor|MemtoReg_mux|F[19]~8_combout )))) # (!\myprocessor|MemtoReg_mux|F[19]~9_combout  & ((\myprocessor|MemtoReg_mux|F[19]~8_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxNxxx|F~3_combout )) # (!\myprocessor|MemtoReg_mux|F[19]~8_combout  & ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[20]~12_combout )))))

	.dataa(\myprocessor|my_alu|shifter_inst|LxNxxx|F~3_combout ),
	.datab(\myprocessor|MemtoReg_mux|F[19]~9_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[19]~8_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxNxx|F[20]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[20]~42_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[20]~42 .lut_mask = 16'hE3E0;
defparam \myprocessor|MemtoReg_mux|F[20]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[20]~43 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[20]~43_combout  = (\myprocessor|MemtoReg_mux|F[19]~9_combout  & ((\myprocessor|MemtoReg_mux|F[20]~42_combout  & (\myprocessor|my_alu|shifter_inst|RNxxxx|F~19_combout )) # (!\myprocessor|MemtoReg_mux|F[20]~42_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[12]~6_combout ))))) # (!\myprocessor|MemtoReg_mux|F[19]~9_combout  & (((\myprocessor|MemtoReg_mux|F[20]~42_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|RNxxxx|F~19_combout ),
	.datab(\myprocessor|MemtoReg_mux|F[19]~9_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxxNxx|F[12]~6_combout ),
	.datad(\myprocessor|MemtoReg_mux|F[20]~42_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[20]~43_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[20]~43 .lut_mask = 16'hBBC0;
defparam \myprocessor|MemtoReg_mux|F[20]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N30
cycloneive_lcell_comb \myprocessor|my_alu|R_and[20] (
// Equation(s):
// \myprocessor|my_alu|R_and [20] = (\myprocessor|my_regfile|valA[20]~424_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// ((\myprocessor|my_regfile|valB[20]~498_combout )))))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\myprocessor|my_regfile|valB[20]~498_combout ),
	.datad(\myprocessor|my_regfile|valA[20]~424_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R_and [20]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R_and[20] .lut_mask = 16'hD800;
defparam \myprocessor|my_alu|R_and[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N30
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[19]~89 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[19]~89_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28] & ((\myprocessor|my_alu|adder_inst|lower|cout~0_combout ) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & 
// !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28] & (((\myprocessor|my_alu|adder_inst|lower|cout~0_combout  & 
// !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\myprocessor|my_alu|adder_inst|lower|cout~0_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[19]~89_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[19]~89 .lut_mask = 16'hC0F4;
defparam \myprocessor|MemtoReg_mux|F[19]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N26
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~67 (
// Equation(s):
// \myprocessor|keyIn_mux|F~67_combout  = (\myprocessor|MemtoReg_mux|F[28]~12_combout  & (((\myprocessor|MemtoReg_mux|F[19]~89_combout )))) # (!\myprocessor|MemtoReg_mux|F[28]~12_combout  & ((\myprocessor|MemtoReg_mux|F[19]~89_combout  & 
// ((\myprocessor|my_alu|R_and [20]))) # (!\myprocessor|MemtoReg_mux|F[19]~89_combout  & (\myprocessor|MemtoReg_mux|F[20]~43_combout ))))

	.dataa(\myprocessor|MemtoReg_mux|F[20]~43_combout ),
	.datab(\myprocessor|MemtoReg_mux|F[28]~12_combout ),
	.datac(\myprocessor|my_alu|R_and [20]),
	.datad(\myprocessor|MemtoReg_mux|F[19]~89_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~67_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~67 .lut_mask = 16'hFC22;
defparam \myprocessor|keyIn_mux|F~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N28
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~68 (
// Equation(s):
// \myprocessor|keyIn_mux|F~68_combout  = (\myprocessor|MemtoReg_mux|F[28]~12_combout  & ((\myprocessor|keyIn_mux|F~67_combout  & ((\myprocessor|my_alu|adder_inst|upper1|carry[4]~2_combout ))) # (!\myprocessor|keyIn_mux|F~67_combout  & 
// (\myprocessor|my_alu|adder_inst|upper0|carry[4]~2_combout )))) # (!\myprocessor|MemtoReg_mux|F[28]~12_combout  & (((\myprocessor|keyIn_mux|F~67_combout ))))

	.dataa(\myprocessor|my_alu|adder_inst|upper0|carry[4]~2_combout ),
	.datab(\myprocessor|MemtoReg_mux|F[28]~12_combout ),
	.datac(\myprocessor|keyIn_mux|F~67_combout ),
	.datad(\myprocessor|my_alu|adder_inst|upper1|carry[4]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~68_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~68 .lut_mask = 16'hF838;
defparam \myprocessor|keyIn_mux|F~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N16
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~66 (
// Equation(s):
// \myprocessor|keyIn_mux|F~66_combout  = (\myprocessor|my_alu|R[4]~28_combout  & ((\myprocessor|my_regfile|valA[20]~424_combout ) # ((\myprocessor|ALUSrc_mux|F[20]~20_combout )))) # (!\myprocessor|my_alu|R[4]~28_combout  & 
// (\myprocessor|my_regfile|valA[20]~424_combout  $ (\myprocessor|ALUSrc_mux|F[20]~20_combout  $ (\myprocessor|my_control|func[0]~0_combout ))))

	.dataa(\myprocessor|my_regfile|valA[20]~424_combout ),
	.datab(\myprocessor|my_alu|R[4]~28_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[20]~20_combout ),
	.datad(\myprocessor|my_control|func[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~66_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~66 .lut_mask = 16'hE9DA;
defparam \myprocessor|keyIn_mux|F~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N14
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~69 (
// Equation(s):
// \myprocessor|keyIn_mux|F~69_combout  = (\myprocessor|my_alu|R[4]~28_combout  & (((\myprocessor|keyIn_mux|F~66_combout )))) # (!\myprocessor|my_alu|R[4]~28_combout  & (\myprocessor|keyIn_mux|F~68_combout  $ (((\myprocessor|MemtoReg_mux|F[28]~12_combout  & 
// \myprocessor|keyIn_mux|F~66_combout )))))

	.dataa(\myprocessor|MemtoReg_mux|F[28]~12_combout ),
	.datab(\myprocessor|keyIn_mux|F~68_combout ),
	.datac(\myprocessor|my_alu|R[4]~28_combout ),
	.datad(\myprocessor|keyIn_mux|F~66_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~69_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~69 .lut_mask = 16'hF60C;
defparam \myprocessor|keyIn_mux|F~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N26
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~70 (
// Equation(s):
// \myprocessor|keyIn_mux|F~70_combout  = (\myprocessor|keyIn_mux|F~2_combout  & ((\myprocessor|Jal_mux|F[11]~0_combout  & (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|Jal_mux|F[11]~0_combout  & 
// ((\myprocessor|keyIn_mux|F~69_combout )))))

	.dataa(\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|Jal_mux|F[11]~0_combout ),
	.datac(\myprocessor|keyIn_mux|F~2_combout ),
	.datad(\myprocessor|keyIn_mux|F~69_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~70_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~70 .lut_mask = 16'hB080;
defparam \myprocessor|keyIn_mux|F~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N6
cycloneive_lcell_comb \myprocessor|my_regfile|regs:23:reg_array|r|bits:20:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:23:reg_array|r|bits:20:r~feeder_combout  = \myprocessor|keyIn_mux|F~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:23:reg_array|r|bits:20:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:20:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:20:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N7
dffeas \myprocessor|my_regfile|regs:23:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:23:reg_array|r|bits:20:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:23:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valA[20]~412 (
// Equation(s):
// \myprocessor|my_regfile|valA[20]~412_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:20:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:20:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|my_regfile|regs:23:reg_array|r|bits:20:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[20]~412_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[20]~412 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valA[20]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[20]~413 (
// Equation(s):
// \myprocessor|my_regfile|valA[20]~413_combout  = (\myprocessor|my_regfile|valA[20]~412_combout  & (((\myprocessor|my_regfile|regs:31:reg_array|r|bits:20:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))) # 
// (!\myprocessor|my_regfile|valA[20]~412_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:20:r~q )))

	.dataa(\myprocessor|my_regfile|valA[20]~412_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:27:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|my_regfile|regs:31:reg_array|r|bits:20:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[20]~413_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[20]~413 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valA[20]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[20]~405 (
// Equation(s):
// \myprocessor|my_regfile|valA[20]~405_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:20:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (\myprocessor|my_regfile|regs:18:reg_array|r|bits:20:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|my_regfile|regs:22:reg_array|r|bits:20:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[20]~405_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[20]~405 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[20]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[20]~406 (
// Equation(s):
// \myprocessor|my_regfile|valA[20]~406_combout  = (\myprocessor|my_regfile|valA[20]~405_combout  & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:20:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|my_regfile|valA[20]~405_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:20:r~q  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|my_regfile|regs:26:reg_array|r|bits:20:r~q ),
	.datab(\myprocessor|my_regfile|valA[20]~405_combout ),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[20]~406_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[20]~406 .lut_mask = 16'hE2CC;
defparam \myprocessor|my_regfile|valA[20]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valA[20]~409 (
// Equation(s):
// \myprocessor|my_regfile|valA[20]~409_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:20:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:20:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|my_regfile|regs:24:reg_array|r|bits:20:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[20]~409_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[20]~409 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[20]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[20]~410 (
// Equation(s):
// \myprocessor|my_regfile|valA[20]~410_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[20]~409_combout  & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:20:r~q ))) # 
// (!\myprocessor|my_regfile|valA[20]~409_combout  & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:20:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|valA[20]~409_combout ))))

	.dataa(\myprocessor|my_regfile|regs:20:reg_array|r|bits:20:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|my_regfile|valA[20]~409_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[20]~410_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[20]~410 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[20]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[20]~407 (
// Equation(s):
// \myprocessor|my_regfile|valA[20]~407_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [19] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:20:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:20:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:25:reg_array|r|bits:20:r~q ),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[20]~407_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[20]~407 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valA[20]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[20]~408 (
// Equation(s):
// \myprocessor|my_regfile|valA[20]~408_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[20]~407_combout  & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:20:r~q ))) # 
// (!\myprocessor|my_regfile|valA[20]~407_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:20:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|valA[20]~407_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:21:reg_array|r|bits:20:r~q ),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|my_regfile|valA[20]~407_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[20]~408_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[20]~408 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[20]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[20]~411 (
// Equation(s):
// \myprocessor|my_regfile|valA[20]~411_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]) # (\myprocessor|my_regfile|valA[20]~408_combout )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|valA[20]~410_combout  & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\myprocessor|my_regfile|valA[20]~410_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|my_regfile|valA[20]~408_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[20]~411_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[20]~411 .lut_mask = 16'hCEC2;
defparam \myprocessor|my_regfile|valA[20]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[20]~414 (
// Equation(s):
// \myprocessor|my_regfile|valA[20]~414_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[20]~411_combout  & (\myprocessor|my_regfile|valA[20]~413_combout )) # 
// (!\myprocessor|my_regfile|valA[20]~411_combout  & ((\myprocessor|my_regfile|valA[20]~406_combout ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[20]~411_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|valA[20]~413_combout ),
	.datac(\myprocessor|my_regfile|valA[20]~406_combout ),
	.datad(\myprocessor|my_regfile|valA[20]~411_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[20]~414_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[20]~414 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valA[20]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[20]~422 (
// Equation(s):
// \myprocessor|my_regfile|valA[20]~422_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:20:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (\myprocessor|my_regfile|regs:12:reg_array|r|bits:20:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:12:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|my_regfile|regs:13:reg_array|r|bits:20:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[20]~422_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[20]~422 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[20]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[20]~423 (
// Equation(s):
// \myprocessor|my_regfile|valA[20]~423_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[20]~422_combout  & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:20:r~q ))) # 
// (!\myprocessor|my_regfile|valA[20]~422_combout  & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:20:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[20]~422_combout ))))

	.dataa(\myprocessor|my_regfile|regs:14:reg_array|r|bits:20:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:15:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|my_regfile|valA[20]~422_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[20]~423_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[20]~423 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[20]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[20]~417 (
// Equation(s):
// \myprocessor|my_regfile|valA[20]~417_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:20:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (\myprocessor|my_regfile|regs:4:reg_array|r|bits:20:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:4:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|my_regfile|regs:5:reg_array|r|bits:20:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[20]~417_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[20]~417 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[20]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[20]~418 (
// Equation(s):
// \myprocessor|my_regfile|valA[20]~418_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[20]~417_combout  & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:20:r~q ))) # 
// (!\myprocessor|my_regfile|valA[20]~417_combout  & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:20:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[20]~417_combout ))))

	.dataa(\myprocessor|my_regfile|regs:6:reg_array|r|bits:20:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:7:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|my_regfile|valA[20]~417_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[20]~418_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[20]~418 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[20]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valA[20]~419 (
// Equation(s):
// \myprocessor|my_regfile|valA[20]~419_combout  = (\myprocessor|my_regfile|valA[8]~18_combout  & (((\myprocessor|my_regfile|valA[20]~418_combout )) # (!\myprocessor|my_regfile|valA[8]~17_combout ))) # (!\myprocessor|my_regfile|valA[8]~18_combout  & 
// (\myprocessor|my_regfile|valA[8]~17_combout  & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:20:r~q )))

	.dataa(\myprocessor|my_regfile|valA[8]~18_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~17_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|my_regfile|valA[20]~418_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[20]~419_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[20]~419 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valA[20]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[20]~420 (
// Equation(s):
// \myprocessor|my_regfile|valA[20]~420_combout  = (\myprocessor|my_regfile|valA[20]~419_combout  & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:20:r~q ) # ((!\myprocessor|my_regfile|valA[8]~14_combout )))) # 
// (!\myprocessor|my_regfile|valA[20]~419_combout  & (((\myprocessor|my_regfile|regs:2:reg_array|r|bits:20:r~q  & \myprocessor|my_regfile|valA[8]~14_combout ))))

	.dataa(\myprocessor|my_regfile|valA[20]~419_combout ),
	.datab(\myprocessor|my_regfile|regs:3:reg_array|r|bits:20:r~q ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|my_regfile|valA[8]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[20]~420_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[20]~420 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valA[20]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[20]~415 (
// Equation(s):
// \myprocessor|my_regfile|valA[20]~415_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:20:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:20:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|my_regfile|regs:8:reg_array|r|bits:20:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[20]~415_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[20]~415 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valA[20]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[20]~416 (
// Equation(s):
// \myprocessor|my_regfile|valA[20]~416_combout  = (\myprocessor|my_regfile|valA[20]~415_combout  & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:20:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|my_regfile|valA[20]~415_combout  & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:20:r~q  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|my_regfile|regs:9:reg_array|r|bits:20:r~q ),
	.datab(\myprocessor|my_regfile|valA[20]~415_combout ),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[20]~416_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[20]~416 .lut_mask = 16'hE2CC;
defparam \myprocessor|my_regfile|valA[20]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[20]~421 (
// Equation(s):
// \myprocessor|my_regfile|valA[20]~421_combout  = (\myprocessor|my_regfile|valA[8]~10_combout  & (\myprocessor|my_regfile|valA[8]~13_combout )) # (!\myprocessor|my_regfile|valA[8]~10_combout  & ((\myprocessor|my_regfile|valA[8]~13_combout  & 
// ((\myprocessor|my_regfile|valA[20]~416_combout ))) # (!\myprocessor|my_regfile|valA[8]~13_combout  & (\myprocessor|my_regfile|valA[20]~420_combout ))))

	.dataa(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datac(\myprocessor|my_regfile|valA[20]~420_combout ),
	.datad(\myprocessor|my_regfile|valA[20]~416_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[20]~421_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[20]~421 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[20]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[20]~424 (
// Equation(s):
// \myprocessor|my_regfile|valA[20]~424_combout  = (\myprocessor|my_regfile|valA[8]~10_combout  & ((\myprocessor|my_regfile|valA[20]~421_combout  & ((\myprocessor|my_regfile|valA[20]~423_combout ))) # (!\myprocessor|my_regfile|valA[20]~421_combout  & 
// (\myprocessor|my_regfile|valA[20]~414_combout )))) # (!\myprocessor|my_regfile|valA[8]~10_combout  & (((\myprocessor|my_regfile|valA[20]~421_combout ))))

	.dataa(\myprocessor|my_regfile|valA[20]~414_combout ),
	.datab(\myprocessor|my_regfile|valA[20]~423_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datad(\myprocessor|my_regfile|valA[20]~421_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[20]~424_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[20]~424 .lut_mask = 16'hCFA0;
defparam \myprocessor|my_regfile|valA[20]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N0
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~42 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~42_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[20]~424_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[19]~404_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valA[20]~424_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datad(\myprocessor|my_regfile|valA[19]~404_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~42_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~42 .lut_mask = 16'hCFC0;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N18
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~44 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~44_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~42_combout ))) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~43_combout ))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~43_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~42_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~44_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~44 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N30
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~41 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~41_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~39_combout ))) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~40_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~40_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~39_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~41_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~41 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N6
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxNxx|F[17]~5 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxNxx|F[17]~5_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~41_combout ))) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~44_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~44_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~41_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxNxx|F[17]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxNxx|F[17]~5 .lut_mask = 16'hF0CC;
defparam \myprocessor|my_alu|shifter_inst|RxxNxx|F[17]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N14
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RNxxxx|F~10 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RNxxxx|F~10_combout  = (!\myprocessor|ALUSrc_mux|F[4]~6_combout  & ((\myprocessor|ALUSrc_mux|F[3]~3_combout  & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F[17]~3_combout ))) # (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxNxx|F[17]~5_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxNxx|F[17]~5_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxNxxx|F[17]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RNxxxx|F~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RNxxxx|F~10 .lut_mask = 16'h3202;
defparam \myprocessor|my_alu|shifter_inst|RNxxxx|F~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N22
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxNxxx|F~0 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxNxxx|F~0_combout  = (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout  & \myprocessor|my_alu|shifter_inst|LxxxNx|F~12_combout ))

	.dataa(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_alu|shifter_inst|LxxxNx|F~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxNxxx|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F~0 .lut_mask = 16'h4400;
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N14
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[17]~10 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[17]~10_combout  = (\myprocessor|MemtoReg_mux|F[19]~8_combout  & (((\myprocessor|MemtoReg_mux|F[19]~9_combout )))) # (!\myprocessor|MemtoReg_mux|F[19]~8_combout  & ((\myprocessor|MemtoReg_mux|F[19]~9_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxNxx|F[9]~1_combout )) # (!\myprocessor|MemtoReg_mux|F[19]~9_combout  & ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[17]~2_combout )))))

	.dataa(\myprocessor|MemtoReg_mux|F[19]~8_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxNxx|F[9]~1_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[19]~9_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxNxx|F[17]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[17]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[17]~10 .lut_mask = 16'hE5E0;
defparam \myprocessor|MemtoReg_mux|F[17]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N16
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[17]~11 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[17]~11_combout  = (\myprocessor|MemtoReg_mux|F[19]~8_combout  & ((\myprocessor|MemtoReg_mux|F[17]~10_combout  & (\myprocessor|my_alu|shifter_inst|RNxxxx|F~10_combout )) # (!\myprocessor|MemtoReg_mux|F[17]~10_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxNxxx|F~0_combout ))))) # (!\myprocessor|MemtoReg_mux|F[19]~8_combout  & (((\myprocessor|MemtoReg_mux|F[17]~10_combout ))))

	.dataa(\myprocessor|MemtoReg_mux|F[19]~8_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|RNxxxx|F~10_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxNxxx|F~0_combout ),
	.datad(\myprocessor|MemtoReg_mux|F[17]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[17]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[17]~11 .lut_mask = 16'hDDA0;
defparam \myprocessor|MemtoReg_mux|F[17]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[17]~14 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[17]~14_combout  = (\myprocessor|my_alu|B_prime [16] & ((\myprocessor|MemtoReg_mux|F[19]~89_combout ) # ((\myprocessor|MemtoReg_mux|F[28]~12_combout  & \myprocessor|my_regfile|valA[16]~84_combout )))) # 
// (!\myprocessor|my_alu|B_prime [16] & (\myprocessor|MemtoReg_mux|F[19]~89_combout  & ((\myprocessor|my_regfile|valA[16]~84_combout ) # (!\myprocessor|MemtoReg_mux|F[28]~12_combout ))))

	.dataa(\myprocessor|my_alu|B_prime [16]),
	.datab(\myprocessor|MemtoReg_mux|F[19]~89_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[28]~12_combout ),
	.datad(\myprocessor|my_regfile|valA[16]~84_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[17]~14 .lut_mask = 16'hEC8C;
defparam \myprocessor|MemtoReg_mux|F[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N2
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[17]~15 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[17]~15_combout  = (\myprocessor|MemtoReg_mux|F[28]~12_combout  & (\myprocessor|MemtoReg_mux|F[17]~13_combout  $ (((\myprocessor|MemtoReg_mux|F[17]~14_combout ))))) # (!\myprocessor|MemtoReg_mux|F[28]~12_combout  & 
// ((\myprocessor|MemtoReg_mux|F[17]~14_combout  & (\myprocessor|MemtoReg_mux|F[17]~13_combout )) # (!\myprocessor|MemtoReg_mux|F[17]~14_combout  & ((\myprocessor|MemtoReg_mux|F[17]~11_combout )))))

	.dataa(\myprocessor|MemtoReg_mux|F[17]~13_combout ),
	.datab(\myprocessor|MemtoReg_mux|F[28]~12_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[17]~11_combout ),
	.datad(\myprocessor|MemtoReg_mux|F[17]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[17]~15 .lut_mask = 16'h66B8;
defparam \myprocessor|MemtoReg_mux|F[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~13 (
// Equation(s):
// \myprocessor|keyIn_mux|F~13_combout  = (\myprocessor|my_alu|R[4]~28_combout  & ((\myprocessor|ALUSrc_mux|F[17]~2_combout ) # ((\myprocessor|my_regfile|valA[17]~64_combout )))) # (!\myprocessor|my_alu|R[4]~28_combout  & 
// (((\myprocessor|MemtoReg_mux|F[17]~15_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[17]~2_combout ),
	.datab(\myprocessor|my_regfile|valA[17]~64_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[17]~15_combout ),
	.datad(\myprocessor|my_alu|R[4]~28_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~13 .lut_mask = 16'hEEF0;
defparam \myprocessor|keyIn_mux|F~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\myprocessor|my_control|MemWrite~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|my_regfile|valB[17]~135_combout ,\myprocessor|my_regfile|valB[1]~95_combout }),
	.portaaddr({\myprocessor|my_alu|R[11]~99_combout ,\myprocessor|my_alu|R[10]~13_combout ,\myprocessor|my_alu|R[9]~83_combout ,\myprocessor|my_alu|R[8]~91_combout ,\myprocessor|my_alu|R[7]~69_combout ,\myprocessor|my_alu|R[6]~76_combout ,\myprocessor|my_alu|R[5]~57_combout ,
\myprocessor|my_alu|R[4]~62_combout ,\myprocessor|my_alu|R[3]~43_combout ,\myprocessor|my_alu|R[2]~49_combout ,\myprocessor|my_alu|R[1]~27_combout ,\myprocessor|my_alu|R[0]~21_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1 .init_file = "test-fibonacci-dmem.hex";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004450011;
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N8
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~14 (
// Equation(s):
// \myprocessor|keyIn_mux|F~14_combout  = (\myprocessor|keyIn_mux|F~2_combout  & ((\myprocessor|Jal_mux|F[11]~0_combout  & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [17]))) # (!\myprocessor|Jal_mux|F[11]~0_combout  & 
// (\myprocessor|keyIn_mux|F~13_combout ))))

	.dataa(\myprocessor|keyIn_mux|F~13_combout ),
	.datab(\myprocessor|Jal_mux|F[11]~0_combout ),
	.datac(\myprocessor|keyIn_mux|F~2_combout ),
	.datad(\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~14 .lut_mask = 16'hE020;
defparam \myprocessor|keyIn_mux|F~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N19
dffeas \myprocessor|my_regfile|regs:9:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~14_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:9:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[17]~45 (
// Equation(s):
// \myprocessor|my_regfile|valA[17]~45_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:17:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:17:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|my_regfile|regs:8:reg_array|r|bits:17:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[17]~45_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[17]~45 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_regfile|valA[17]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[17]~46 (
// Equation(s):
// \myprocessor|my_regfile|valA[17]~46_combout  = (\myprocessor|my_regfile|valA[17]~45_combout  & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:17:r~q ) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|my_regfile|valA[17]~45_combout  & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & \myprocessor|my_regfile|regs:10:reg_array|r|bits:17:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[17]~45_combout ),
	.datab(\myprocessor|my_regfile|regs:11:reg_array|r|bits:17:r~q ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|my_regfile|regs:10:reg_array|r|bits:17:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[17]~46_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[17]~46 .lut_mask = 16'hDA8A;
defparam \myprocessor|my_regfile|valA[17]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[17]~62 (
// Equation(s):
// \myprocessor|my_regfile|valA[17]~62_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:17:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (\myprocessor|my_regfile|regs:12:reg_array|r|bits:17:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:12:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|my_regfile|regs:14:reg_array|r|bits:17:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[17]~62_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[17]~62 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[17]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[17]~63 (
// Equation(s):
// \myprocessor|my_regfile|valA[17]~63_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[17]~62_combout  & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:17:r~q ))) # 
// (!\myprocessor|my_regfile|valA[17]~62_combout  & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:17:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_regfile|valA[17]~62_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|regs:13:reg_array|r|bits:17:r~q ),
	.datac(\myprocessor|my_regfile|regs:15:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|my_regfile|valA[17]~62_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[17]~63_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[17]~63 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[17]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[17]~47 (
// Equation(s):
// \myprocessor|my_regfile|valA[17]~47_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:17:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:17:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:25:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|my_regfile|regs:17:reg_array|r|bits:17:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[17]~47_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[17]~47 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_regfile|valA[17]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[17]~48 (
// Equation(s):
// \myprocessor|my_regfile|valA[17]~48_combout  = (\myprocessor|my_regfile|valA[17]~47_combout  & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:17:r~q ) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|my_regfile|valA[17]~47_combout  & (((\myprocessor|my_regfile|regs:21:reg_array|r|bits:17:r~q  & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|my_regfile|valA[17]~47_combout ),
	.datab(\myprocessor|my_regfile|regs:29:reg_array|r|bits:17:r~q ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[17]~48_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[17]~48 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valA[17]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valA[17]~54 (
// Equation(s):
// \myprocessor|my_regfile|valA[17]~54_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:17:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (\myprocessor|my_regfile|regs:19:reg_array|r|bits:17:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|my_regfile|regs:23:reg_array|r|bits:17:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[17]~54_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[17]~54 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[17]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[17]~55 (
// Equation(s):
// \myprocessor|my_regfile|valA[17]~55_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[17]~54_combout  & (\myprocessor|my_regfile|regs:31:reg_array|r|bits:17:r~q )) # 
// (!\myprocessor|my_regfile|valA[17]~54_combout  & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:17:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|valA[17]~54_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|valA[17]~54_combout ),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|my_regfile|regs:27:reg_array|r|bits:17:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[17]~55_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[17]~55 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[17]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[17]~49 (
// Equation(s):
// \myprocessor|my_regfile|valA[17]~49_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [20] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:22:reg_array|r|bits:17:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|my_regfile|regs:18:reg_array|r|bits:17:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:22:reg_array|r|bits:17:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[17]~49_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[17]~49 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valA[17]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[17]~50 (
// Equation(s):
// \myprocessor|my_regfile|valA[17]~50_combout  = (\myprocessor|my_regfile|valA[17]~49_combout  & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:17:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|my_regfile|valA[17]~49_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:17:r~q  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\myprocessor|my_regfile|regs:26:reg_array|r|bits:17:r~q ),
	.datab(\myprocessor|my_regfile|valA[17]~49_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\myprocessor|my_regfile|regs:30:reg_array|r|bits:17:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[17]~50_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[17]~50 .lut_mask = 16'hEC2C;
defparam \myprocessor|my_regfile|valA[17]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[17]~51 (
// Equation(s):
// \myprocessor|my_regfile|valA[17]~51_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:17:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:17:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|my_regfile|regs:24:reg_array|r|bits:17:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[17]~51_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[17]~51 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[17]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[17]~52 (
// Equation(s):
// \myprocessor|my_regfile|valA[17]~52_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[17]~51_combout  & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:17:r~q )) # 
// (!\myprocessor|my_regfile|valA[17]~51_combout  & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:17:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|valA[17]~51_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|valA[17]~51_combout ),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|my_regfile|regs:20:reg_array|r|bits:17:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[17]~52_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[17]~52 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[17]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[17]~53 (
// Equation(s):
// \myprocessor|my_regfile|valA[17]~53_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[17]~50_combout ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[17]~52_combout  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|my_regfile|valA[17]~50_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|valA[17]~52_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[17]~53_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[17]~53 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valA[17]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[17]~56 (
// Equation(s):
// \myprocessor|my_regfile|valA[17]~56_combout  = (\myprocessor|my_regfile|valA[17]~53_combout  & (((\myprocessor|my_regfile|valA[17]~55_combout ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|my_regfile|valA[17]~53_combout  & (\myprocessor|my_regfile|valA[17]~48_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|my_regfile|valA[17]~48_combout ),
	.datab(\myprocessor|my_regfile|valA[17]~55_combout ),
	.datac(\myprocessor|my_regfile|valA[17]~53_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[17]~56_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[17]~56 .lut_mask = 16'hCAF0;
defparam \myprocessor|my_regfile|valA[17]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[17]~57 (
// Equation(s):
// \myprocessor|my_regfile|valA[17]~57_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:17:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:17:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:6:reg_array|r|bits:17:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:4:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[17]~57_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[17]~57 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valA[17]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[17]~58 (
// Equation(s):
// \myprocessor|my_regfile|valA[17]~58_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[17]~57_combout  & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:17:r~q ))) # 
// (!\myprocessor|my_regfile|valA[17]~57_combout  & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:17:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_regfile|valA[17]~57_combout ))))

	.dataa(\myprocessor|my_regfile|regs:5:reg_array|r|bits:17:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:7:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|my_regfile|valA[17]~57_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[17]~58_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[17]~58 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[17]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[17]~59 (
// Equation(s):
// \myprocessor|my_regfile|valA[17]~59_combout  = (\myprocessor|my_regfile|valA[8]~18_combout  & (((\myprocessor|my_regfile|valA[17]~58_combout )) # (!\myprocessor|my_regfile|valA[8]~17_combout ))) # (!\myprocessor|my_regfile|valA[8]~18_combout  & 
// (\myprocessor|my_regfile|valA[8]~17_combout  & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:17:r~q )))

	.dataa(\myprocessor|my_regfile|valA[8]~18_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~17_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|my_regfile|valA[17]~58_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[17]~59_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[17]~59 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valA[17]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[17]~60 (
// Equation(s):
// \myprocessor|my_regfile|valA[17]~60_combout  = (\myprocessor|my_regfile|valA[8]~14_combout  & ((\myprocessor|my_regfile|valA[17]~59_combout  & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:17:r~q ))) # (!\myprocessor|my_regfile|valA[17]~59_combout  & 
// (\myprocessor|my_regfile|regs:2:reg_array|r|bits:17:r~q )))) # (!\myprocessor|my_regfile|valA[8]~14_combout  & (((\myprocessor|my_regfile|valA[17]~59_combout ))))

	.dataa(\myprocessor|my_regfile|regs:2:reg_array|r|bits:17:r~q ),
	.datab(\myprocessor|my_regfile|regs:3:reg_array|r|bits:17:r~q ),
	.datac(\myprocessor|my_regfile|valA[8]~14_combout ),
	.datad(\myprocessor|my_regfile|valA[17]~59_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[17]~60_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[17]~60 .lut_mask = 16'hCFA0;
defparam \myprocessor|my_regfile|valA[17]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[17]~61 (
// Equation(s):
// \myprocessor|my_regfile|valA[17]~61_combout  = (\myprocessor|my_regfile|valA[8]~10_combout  & ((\myprocessor|my_regfile|valA[17]~56_combout ) # ((\myprocessor|my_regfile|valA[8]~13_combout )))) # (!\myprocessor|my_regfile|valA[8]~10_combout  & 
// (((!\myprocessor|my_regfile|valA[8]~13_combout  & \myprocessor|my_regfile|valA[17]~60_combout ))))

	.dataa(\myprocessor|my_regfile|valA[17]~56_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datad(\myprocessor|my_regfile|valA[17]~60_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[17]~61_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[17]~61 .lut_mask = 16'hCBC8;
defparam \myprocessor|my_regfile|valA[17]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[17]~64 (
// Equation(s):
// \myprocessor|my_regfile|valA[17]~64_combout  = (\myprocessor|my_regfile|valA[8]~13_combout  & ((\myprocessor|my_regfile|valA[17]~61_combout  & ((\myprocessor|my_regfile|valA[17]~63_combout ))) # (!\myprocessor|my_regfile|valA[17]~61_combout  & 
// (\myprocessor|my_regfile|valA[17]~46_combout )))) # (!\myprocessor|my_regfile|valA[8]~13_combout  & (((\myprocessor|my_regfile|valA[17]~61_combout ))))

	.dataa(\myprocessor|my_regfile|valA[17]~46_combout ),
	.datab(\myprocessor|my_regfile|valA[17]~63_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datad(\myprocessor|my_regfile|valA[17]~61_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[17]~64_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[17]~64 .lut_mask = 16'hCFA0;
defparam \myprocessor|my_regfile|valA[17]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~43 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~43_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[18]~384_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[17]~64_combout )))

	.dataa(\myprocessor|my_regfile|valA[18]~384_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datad(\myprocessor|my_regfile|valA[17]~64_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~43_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~43 .lut_mask = 16'hAFA0;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N14
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~46 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~46_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~43_combout )) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~26_combout )))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~43_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~46 .lut_mask = 16'hAFA0;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N26
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxNxx|F[15]~12 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxNxx|F[15]~12_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~51_combout )) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~46_combout )))

	.dataa(gnd),
	.datab(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~51_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~46_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxNxx|F[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxNxx|F[15]~12 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_alu|shifter_inst|RxxNxx|F[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N4
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~32 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~32_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[8]~224_combout ))) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[7]~204_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valA[7]~204_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datad(\myprocessor|my_regfile|valA[8]~224_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~32 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~45 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~45_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~30_combout )) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~32_combout )))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~30_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~32_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~45 .lut_mask = 16'hAFA0;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N12
cycloneive_lcell_comb \myprocessor|my_alu|R[7]~65 (
// Equation(s):
// \myprocessor|my_alu|R[7]~65_combout  = (\myprocessor|my_alu|R[4]~51_combout  & ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[15]~12_combout ) # ((\myprocessor|my_alu|R[4]~50_combout )))) # (!\myprocessor|my_alu|R[4]~51_combout  & 
// (((\myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~45_combout  & !\myprocessor|my_alu|R[4]~50_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxNxx|F[15]~12_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~45_combout ),
	.datac(\myprocessor|my_alu|R[4]~51_combout ),
	.datad(\myprocessor|my_alu|R[4]~50_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[7]~65_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[7]~65 .lut_mask = 16'hF0AC;
defparam \myprocessor|my_alu|R[7]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N28
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~11 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~11_combout  = (\myprocessor|ALUSrc_mux|F[3]~3_combout  & (\myprocessor|my_regfile|valA[31]~624_combout  & ((\myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~4_combout )))) # 
// (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[23]~13_combout ) # ((\myprocessor|my_regfile|valA[31]~624_combout  & \myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~4_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datab(\myprocessor|my_regfile|valA[31]~624_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RxxNxx|F[23]~13_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~11 .lut_mask = 16'hDC50;
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N22
cycloneive_lcell_comb \myprocessor|my_alu|R[7]~66 (
// Equation(s):
// \myprocessor|my_alu|R[7]~66_combout  = (\myprocessor|my_alu|R[7]~65_combout  & (((\myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~11_combout ) # (!\myprocessor|my_alu|R[4]~50_combout )))) # (!\myprocessor|my_alu|R[7]~65_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~47_combout  & (\myprocessor|my_alu|R[4]~50_combout )))

	.dataa(\myprocessor|my_alu|R[7]~65_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~47_combout ),
	.datac(\myprocessor|my_alu|R[4]~50_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[7]~66_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[7]~66 .lut_mask = 16'hEA4A;
defparam \myprocessor|my_alu|R[7]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxNxxx|F~5 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxNxxx|F~5_combout  = (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & ((\myprocessor|ALUSrc_mux|F[2]~4_combout  & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~32_combout )) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~33_combout )))))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~32_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~33_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxNxxx|F~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F~5 .lut_mask = 16'h0A0C;
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N6
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LNxxxx|F~26 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LNxxxx|F~26_combout  = (\myprocessor|my_alu|shifter_inst|LxNxxx|F~5_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4]))) # 
// (!\myprocessor|my_control|ALUSrc~0_combout  & (!\myprocessor|my_regfile|valB[4]~238_combout ))))

	.dataa(\myprocessor|my_regfile|valB[4]~238_combout ),
	.datab(\myprocessor|my_control|ALUSrc~0_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datad(\myprocessor|my_alu|shifter_inst|LxNxxx|F~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LNxxxx|F~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~26 .lut_mask = 16'h1D00;
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneive_lcell_comb \myprocessor|my_alu|R[7]~67 (
// Equation(s):
// \myprocessor|my_alu|R[7]~67_combout  = (\myprocessor|my_alu|R[4]~54_combout  & ((\myprocessor|my_alu|R[7]~66_combout ) # ((!\myprocessor|my_control|func[2]~2_combout )))) # (!\myprocessor|my_alu|R[4]~54_combout  & 
// (((\myprocessor|my_control|func[2]~2_combout  & \myprocessor|my_alu|shifter_inst|LNxxxx|F~26_combout ))))

	.dataa(\myprocessor|my_alu|R[7]~66_combout ),
	.datab(\myprocessor|my_alu|R[4]~54_combout ),
	.datac(\myprocessor|my_control|func[2]~2_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LNxxxx|F~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[7]~67_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[7]~67 .lut_mask = 16'hBC8C;
defparam \myprocessor|my_alu|R[7]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N2
cycloneive_lcell_comb \myprocessor|my_alu|R[7]~63 (
// Equation(s):
// \myprocessor|my_alu|R[7]~63_combout  = (\myprocessor|my_regfile|valA[7]~204_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [7])) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// ((\myprocessor|my_regfile|valB[7]~258_combout )))))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(\myprocessor|my_regfile|valA[7]~204_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\myprocessor|my_regfile|valB[7]~258_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[7]~63_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[7]~63 .lut_mask = 16'hC480;
defparam \myprocessor|my_alu|R[7]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N2
cycloneive_lcell_comb \myprocessor|my_alu|R[7]~64 (
// Equation(s):
// \myprocessor|my_alu|R[7]~64_combout  = \myprocessor|ALUSrc_mux|F[7]~7_combout  $ (\myprocessor|my_alu|adder_inst|lower|carry[7]~8_combout  $ (\myprocessor|my_regfile|valA[7]~204_combout  $ (\myprocessor|my_control|func[0]~0_combout )))

	.dataa(\myprocessor|ALUSrc_mux|F[7]~7_combout ),
	.datab(\myprocessor|my_alu|adder_inst|lower|carry[7]~8_combout ),
	.datac(\myprocessor|my_regfile|valA[7]~204_combout ),
	.datad(\myprocessor|my_control|func[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[7]~64_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[7]~64 .lut_mask = 16'h6996;
defparam \myprocessor|my_alu|R[7]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N18
cycloneive_lcell_comb \myprocessor|my_alu|R[7]~68 (
// Equation(s):
// \myprocessor|my_alu|R[7]~68_combout  = (\myprocessor|my_alu|R[7]~67_combout  & ((\myprocessor|my_control|func[2]~2_combout ) # ((\myprocessor|my_alu|R[7]~63_combout )))) # (!\myprocessor|my_alu|R[7]~67_combout  & 
// (!\myprocessor|my_control|func[2]~2_combout  & ((\myprocessor|my_alu|R[7]~64_combout ))))

	.dataa(\myprocessor|my_alu|R[7]~67_combout ),
	.datab(\myprocessor|my_control|func[2]~2_combout ),
	.datac(\myprocessor|my_alu|R[7]~63_combout ),
	.datad(\myprocessor|my_alu|R[7]~64_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[7]~68_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[7]~68 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_alu|R[7]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N18
cycloneive_lcell_comb \myprocessor|my_alu|R[7]~69 (
// Equation(s):
// \myprocessor|my_alu|R[7]~69_combout  = (\myprocessor|my_alu|R[4]~28_combout  & ((\myprocessor|ALUSrc_mux|F[7]~7_combout ) # ((\myprocessor|my_regfile|valA[7]~204_combout )))) # (!\myprocessor|my_alu|R[4]~28_combout  & 
// (((\myprocessor|my_alu|R[7]~68_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[7]~7_combout ),
	.datab(\myprocessor|my_alu|R[4]~28_combout ),
	.datac(\myprocessor|my_regfile|valA[7]~204_combout ),
	.datad(\myprocessor|my_alu|R[7]~68_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[7]~69_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[7]~69 .lut_mask = 16'hFBC8;
defparam \myprocessor|my_alu|R[7]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\myprocessor|my_control|MemWrite~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|my_regfile|valB[7]~258_combout ,\myprocessor|my_regfile|valB[4]~238_combout }),
	.portaaddr({\myprocessor|my_alu|R[11]~99_combout ,\myprocessor|my_alu|R[10]~13_combout ,\myprocessor|my_alu|R[9]~83_combout ,\myprocessor|my_alu|R[8]~91_combout ,\myprocessor|my_alu|R[7]~69_combout ,\myprocessor|my_alu|R[6]~76_combout ,\myprocessor|my_alu|R[5]~57_combout ,
\myprocessor|my_alu|R[4]~62_combout ,\myprocessor|my_alu|R[3]~43_combout ,\myprocessor|my_alu|R[2]~49_combout ,\myprocessor|my_alu|R[1]~27_combout ,\myprocessor|my_alu|R[0]~21_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "test-fibonacci-dmem.hex";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000040010;
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N24
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~32 (
// Equation(s):
// \myprocessor|keyIn_mux|F~32_combout  = (!\myprocessor|my_control|Jal~0_combout  & ((\myprocessor|Jal_mux|F[11]~0_combout  & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [7]))) # (!\myprocessor|Jal_mux|F[11]~0_combout  & 
// (\myprocessor|my_alu|R[7]~69_combout ))))

	.dataa(\myprocessor|my_alu|R[7]~69_combout ),
	.datab(\myprocessor|Jal_mux|F[11]~0_combout ),
	.datac(\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\myprocessor|my_control|Jal~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~32_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~32 .lut_mask = 16'h00E2;
defparam \myprocessor|keyIn_mux|F~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N18
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~33 (
// Equation(s):
// \myprocessor|keyIn_mux|F~33_combout  = (!\myps2|head~0_combout  & ((\myprocessor|keyIn_mux|F~32_combout ) # ((\myprocessor|PCNew[7]~14_combout  & \myprocessor|my_control|Jal~0_combout ))))

	.dataa(\myprocessor|PCNew[7]~14_combout ),
	.datab(\myprocessor|keyIn_mux|F~32_combout ),
	.datac(\myps2|head~0_combout ),
	.datad(\myprocessor|my_control|Jal~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~33_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~33 .lut_mask = 16'h0E0C;
defparam \myprocessor|keyIn_mux|F~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N4
cycloneive_lcell_comb \myprocessor|my_regfile|regs:8:reg_array|r|bits:7:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:8:reg_array|r|bits:7:r~feeder_combout  = \myprocessor|keyIn_mux|F~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|keyIn_mux|F~33_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:8:reg_array|r|bits:7:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:7:r~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:7:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N5
dffeas \myprocessor|my_regfile|regs:8:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:8:reg_array|r|bits:7:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:8:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N11
dffeas \myprocessor|my_regfile|regs:9:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~33_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:9:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[7]~185 (
// Equation(s):
// \myprocessor|my_regfile|valA[7]~185_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [18] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:7:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (\myprocessor|my_regfile|regs:8:reg_array|r|bits:7:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|regs:8:reg_array|r|bits:7:r~q ),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[7]~185_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[7]~185 .lut_mask = 16'hFA44;
defparam \myprocessor|my_regfile|valA[7]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N27
dffeas \myprocessor|my_regfile|regs:11:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~33_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:11:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N17
dffeas \myprocessor|my_regfile|regs:10:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~33_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:10:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[7]~186 (
// Equation(s):
// \myprocessor|my_regfile|valA[7]~186_combout  = (\myprocessor|my_regfile|valA[7]~185_combout  & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:7:r~q ) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|my_regfile|valA[7]~185_combout  & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & \myprocessor|my_regfile|regs:10:reg_array|r|bits:7:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[7]~185_combout ),
	.datab(\myprocessor|my_regfile|regs:11:reg_array|r|bits:7:r~q ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|my_regfile|regs:10:reg_array|r|bits:7:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[7]~186_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[7]~186 .lut_mask = 16'hDA8A;
defparam \myprocessor|my_regfile|valA[7]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N23
dffeas \myprocessor|my_regfile|regs:14:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~33_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:14:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N21
dffeas \myprocessor|my_regfile|regs:12:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~33_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:12:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[7]~202 (
// Equation(s):
// \myprocessor|my_regfile|valA[7]~202_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:7:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:7:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:14:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|my_regfile|regs:12:reg_array|r|bits:7:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[7]~202_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[7]~202 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_regfile|valA[7]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N21
dffeas \myprocessor|my_regfile|regs:15:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~33_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:15:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N31
dffeas \myprocessor|my_regfile|regs:13:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~33_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:13:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[7]~203 (
// Equation(s):
// \myprocessor|my_regfile|valA[7]~203_combout  = (\myprocessor|my_regfile|valA[7]~202_combout  & (((\myprocessor|my_regfile|regs:15:reg_array|r|bits:7:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))) # 
// (!\myprocessor|my_regfile|valA[7]~202_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:7:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[7]~202_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:15:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|my_regfile|regs:13:reg_array|r|bits:7:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[7]~203_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[7]~203 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[7]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N13
dffeas \myprocessor|my_regfile|regs:2:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~33_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:2:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N27
dffeas \myprocessor|my_regfile|regs:5:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~33_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:5:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N0
cycloneive_lcell_comb \myprocessor|my_regfile|regs:6:reg_array|r|bits:7:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:6:reg_array|r|bits:7:r~feeder_combout  = \myprocessor|keyIn_mux|F~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:6:reg_array|r|bits:7:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:7:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:7:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N1
dffeas \myprocessor|my_regfile|regs:6:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:6:reg_array|r|bits:7:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:6:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N3
dffeas \myprocessor|my_regfile|regs:4:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~33_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:4:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[7]~197 (
// Equation(s):
// \myprocessor|my_regfile|valA[7]~197_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:7:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:7:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:6:reg_array|r|bits:7:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:4:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[7]~197_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[7]~197 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valA[7]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N25
dffeas \myprocessor|my_regfile|regs:7:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~33_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:7:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[7]~198 (
// Equation(s):
// \myprocessor|my_regfile|valA[7]~198_combout  = (\myprocessor|my_regfile|valA[7]~197_combout  & (((\myprocessor|my_regfile|regs:7:reg_array|r|bits:7:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|my_regfile|valA[7]~197_combout  & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:7:r~q  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\myprocessor|my_regfile|regs:5:reg_array|r|bits:7:r~q ),
	.datab(\myprocessor|my_regfile|valA[7]~197_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|my_regfile|regs:7:reg_array|r|bits:7:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[7]~198_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[7]~198 .lut_mask = 16'hEC2C;
defparam \myprocessor|my_regfile|valA[7]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N11
dffeas \myprocessor|my_regfile|regs:1:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~33_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:1:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[7]~199 (
// Equation(s):
// \myprocessor|my_regfile|valA[7]~199_combout  = (\myprocessor|my_regfile|valA[8]~18_combout  & ((\myprocessor|my_regfile|valA[7]~198_combout ) # ((!\myprocessor|my_regfile|valA[8]~17_combout )))) # (!\myprocessor|my_regfile|valA[8]~18_combout  & 
// (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:7:r~q  & \myprocessor|my_regfile|valA[8]~17_combout ))))

	.dataa(\myprocessor|my_regfile|valA[7]~198_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~18_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|my_regfile|valA[8]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[7]~199_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[7]~199 .lut_mask = 16'hB8CC;
defparam \myprocessor|my_regfile|valA[7]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N3
dffeas \myprocessor|my_regfile|regs:3:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~33_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:3:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[7]~200 (
// Equation(s):
// \myprocessor|my_regfile|valA[7]~200_combout  = (\myprocessor|my_regfile|valA[8]~14_combout  & ((\myprocessor|my_regfile|valA[7]~199_combout  & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:7:r~q ))) # (!\myprocessor|my_regfile|valA[7]~199_combout  & 
// (\myprocessor|my_regfile|regs:2:reg_array|r|bits:7:r~q )))) # (!\myprocessor|my_regfile|valA[8]~14_combout  & (((\myprocessor|my_regfile|valA[7]~199_combout ))))

	.dataa(\myprocessor|my_regfile|regs:2:reg_array|r|bits:7:r~q ),
	.datab(\myprocessor|my_regfile|valA[8]~14_combout ),
	.datac(\myprocessor|my_regfile|valA[7]~199_combout ),
	.datad(\myprocessor|my_regfile|regs:3:reg_array|r|bits:7:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[7]~200_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[7]~200 .lut_mask = 16'hF838;
defparam \myprocessor|my_regfile|valA[7]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N31
dffeas \myprocessor|my_regfile|regs:30:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~33_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:30:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N17
dffeas \myprocessor|my_regfile|regs:18:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~33_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:18:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N23
dffeas \myprocessor|my_regfile|regs:22:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~33_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:22:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valA[7]~189 (
// Equation(s):
// \myprocessor|my_regfile|valA[7]~189_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|regs:22:reg_array|r|bits:7:r~q ) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:7:r~q  & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|my_regfile|regs:18:reg_array|r|bits:7:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[7]~189_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[7]~189 .lut_mask = 16'hCCE2;
defparam \myprocessor|my_regfile|valA[7]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N3
dffeas \myprocessor|my_regfile|regs:26:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~33_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:26:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[7]~190 (
// Equation(s):
// \myprocessor|my_regfile|valA[7]~190_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[7]~189_combout  & (\myprocessor|my_regfile|regs:30:reg_array|r|bits:7:r~q )) # 
// (!\myprocessor|my_regfile|valA[7]~189_combout  & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:7:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|valA[7]~189_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|regs:30:reg_array|r|bits:7:r~q ),
	.datac(\myprocessor|my_regfile|valA[7]~189_combout ),
	.datad(\myprocessor|my_regfile|regs:26:reg_array|r|bits:7:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[7]~190_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[7]~190 .lut_mask = 16'hDAD0;
defparam \myprocessor|my_regfile|valA[7]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N0
cycloneive_lcell_comb \myprocessor|my_regfile|regs:20:reg_array|r|bits:7:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:20:reg_array|r|bits:7:r~feeder_combout  = \myprocessor|keyIn_mux|F~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|keyIn_mux|F~33_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:20:reg_array|r|bits:7:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:7:r~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:7:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N1
dffeas \myprocessor|my_regfile|regs:20:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:20:reg_array|r|bits:7:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:20:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N3
dffeas \myprocessor|my_regfile|regs:28:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~33_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:28:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y38_N29
dffeas \myprocessor|my_regfile|regs:24:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~33_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:24:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N17
dffeas \myprocessor|my_regfile|regs:16:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~33_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:16:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[7]~191 (
// Equation(s):
// \myprocessor|my_regfile|valA[7]~191_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:7:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|regs:16:reg_array|r|bits:7:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|regs:24:reg_array|r|bits:7:r~q ),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[7]~191_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[7]~191 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valA[7]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[7]~192 (
// Equation(s):
// \myprocessor|my_regfile|valA[7]~192_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[7]~191_combout  & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:7:r~q ))) # 
// (!\myprocessor|my_regfile|valA[7]~191_combout  & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:7:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|valA[7]~191_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:20:reg_array|r|bits:7:r~q ),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|my_regfile|valA[7]~191_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[7]~192_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[7]~192 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[7]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[7]~193 (
// Equation(s):
// \myprocessor|my_regfile|valA[7]~193_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[7]~190_combout ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & \myprocessor|my_regfile|valA[7]~192_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|valA[7]~190_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|my_regfile|valA[7]~192_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[7]~193_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[7]~193 .lut_mask = 16'hADA8;
defparam \myprocessor|my_regfile|valA[7]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N11
dffeas \myprocessor|my_regfile|regs:19:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~33_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:19:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N9
dffeas \myprocessor|my_regfile|regs:23:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~33_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:23:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[7]~194 (
// Equation(s):
// \myprocessor|my_regfile|valA[7]~194_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [20] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:7:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (\myprocessor|my_regfile|regs:19:reg_array|r|bits:7:r~q ))))

	.dataa(\myprocessor|my_regfile|regs:19:reg_array|r|bits:7:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:23:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[7]~194_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[7]~194 .lut_mask = 16'hFC22;
defparam \myprocessor|my_regfile|valA[7]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N5
dffeas \myprocessor|my_regfile|regs:31:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~33_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:31:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y38_N25
dffeas \myprocessor|my_regfile|regs:27:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~33_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:27:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valA[7]~195 (
// Equation(s):
// \myprocessor|my_regfile|valA[7]~195_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[7]~194_combout  & (\myprocessor|my_regfile|regs:31:reg_array|r|bits:7:r~q )) # 
// (!\myprocessor|my_regfile|valA[7]~194_combout  & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:7:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|valA[7]~194_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|valA[7]~194_combout ),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|my_regfile|regs:27:reg_array|r|bits:7:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[7]~195_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[7]~195 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[7]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N5
dffeas \myprocessor|my_regfile|regs:21:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~33_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:21:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N29
dffeas \myprocessor|my_regfile|regs:29:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~33_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:29:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N11
dffeas \myprocessor|my_regfile|regs:17:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~33_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:17:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N8
cycloneive_lcell_comb \myprocessor|my_regfile|regs:25:reg_array|r|bits:7:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:25:reg_array|r|bits:7:r~feeder_combout  = \myprocessor|keyIn_mux|F~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:25:reg_array|r|bits:7:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:7:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:7:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N9
dffeas \myprocessor|my_regfile|regs:25:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:25:reg_array|r|bits:7:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:25:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[7]~187 (
// Equation(s):
// \myprocessor|my_regfile|valA[7]~187_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:7:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (\myprocessor|my_regfile|regs:17:reg_array|r|bits:7:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|my_regfile|regs:25:reg_array|r|bits:7:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[7]~187_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[7]~187 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[7]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[7]~188 (
// Equation(s):
// \myprocessor|my_regfile|valA[7]~188_combout  = (\myprocessor|my_regfile|valA[7]~187_combout  & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:7:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|my_regfile|valA[7]~187_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:7:r~q  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|my_regfile|regs:21:reg_array|r|bits:7:r~q ),
	.datab(\myprocessor|my_regfile|regs:29:reg_array|r|bits:7:r~q ),
	.datac(\myprocessor|my_regfile|valA[7]~187_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[7]~188_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[7]~188 .lut_mask = 16'hCAF0;
defparam \myprocessor|my_regfile|valA[7]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[7]~196 (
// Equation(s):
// \myprocessor|my_regfile|valA[7]~196_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[7]~193_combout  & (\myprocessor|my_regfile|valA[7]~195_combout )) # 
// (!\myprocessor|my_regfile|valA[7]~193_combout  & ((\myprocessor|my_regfile|valA[7]~188_combout ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|valA[7]~193_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|valA[7]~193_combout ),
	.datac(\myprocessor|my_regfile|valA[7]~195_combout ),
	.datad(\myprocessor|my_regfile|valA[7]~188_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[7]~196_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[7]~196 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[7]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[7]~201 (
// Equation(s):
// \myprocessor|my_regfile|valA[7]~201_combout  = (\myprocessor|my_regfile|valA[8]~10_combout  & ((\myprocessor|my_regfile|valA[8]~13_combout ) # ((\myprocessor|my_regfile|valA[7]~196_combout )))) # (!\myprocessor|my_regfile|valA[8]~10_combout  & 
// (!\myprocessor|my_regfile|valA[8]~13_combout  & (\myprocessor|my_regfile|valA[7]~200_combout )))

	.dataa(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datac(\myprocessor|my_regfile|valA[7]~200_combout ),
	.datad(\myprocessor|my_regfile|valA[7]~196_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[7]~201_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[7]~201 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[7]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[7]~204 (
// Equation(s):
// \myprocessor|my_regfile|valA[7]~204_combout  = (\myprocessor|my_regfile|valA[7]~201_combout  & (((\myprocessor|my_regfile|valA[7]~203_combout ) # (!\myprocessor|my_regfile|valA[8]~13_combout )))) # (!\myprocessor|my_regfile|valA[7]~201_combout  & 
// (\myprocessor|my_regfile|valA[7]~186_combout  & ((\myprocessor|my_regfile|valA[8]~13_combout ))))

	.dataa(\myprocessor|my_regfile|valA[7]~186_combout ),
	.datab(\myprocessor|my_regfile|valA[7]~203_combout ),
	.datac(\myprocessor|my_regfile|valA[7]~201_combout ),
	.datad(\myprocessor|my_regfile|valA[8]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[7]~204_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[7]~204 .lut_mask = 16'hCAF0;
defparam \myprocessor|my_regfile|valA[7]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N6
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~7 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~7_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[7]~204_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[8]~224_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valA[7]~204_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datad(\myprocessor|my_regfile|valA[8]~224_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~7 .lut_mask = 16'hCFC0;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N16
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~26 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~26_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~5_combout )) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~7_combout )))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~5_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~26 .lut_mask = 16'hAFA0;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
cycloneive_lcell_comb \myprocessor|my_alu|R[16]~31 (
// Equation(s):
// \myprocessor|my_alu|R[16]~31_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~25_combout ))) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~26_combout ))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~26_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[16]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[16]~31 .lut_mask = 16'hE2E2;
defparam \myprocessor|my_alu|R[16]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
cycloneive_lcell_comb \myprocessor|my_alu|R[16]~32 (
// Equation(s):
// \myprocessor|my_alu|R[16]~32_combout  = (!\myprocessor|my_control|func[0]~0_combout  & ((\myprocessor|ALUSrc_mux|F[3]~3_combout  & (\myprocessor|my_alu|R[16]~31_combout )) # (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[16]~3_combout )))))

	.dataa(\myprocessor|my_alu|R[16]~31_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxxNxx|F[16]~3_combout ),
	.datad(\myprocessor|my_control|func[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[16]~32 .lut_mask = 16'h00B8;
defparam \myprocessor|my_alu|R[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
cycloneive_lcell_comb \myprocessor|my_alu|R[16]~33 (
// Equation(s):
// \myprocessor|my_alu|R[16]~33_combout  = (!\myprocessor|ALUSrc_mux|F[4]~6_combout  & ((\myprocessor|my_alu|R[16]~32_combout ) # ((\myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~2_combout  & \myprocessor|my_control|func[0]~0_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~2_combout ),
	.datab(\myprocessor|my_alu|R[16]~32_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.datad(\myprocessor|my_control|func[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[16]~33 .lut_mask = 16'h0E0C;
defparam \myprocessor|my_alu|R[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N8
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LNxxxx|F~15 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LNxxxx|F~15_combout  = (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout  & (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & \myprocessor|my_regfile|valA[0]~24_combout )))

	.dataa(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datad(\myprocessor|my_regfile|valA[0]~24_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LNxxxx|F~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~15 .lut_mask = 16'h0400;
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N0
cycloneive_lcell_comb \myprocessor|my_alu|R[16]~34 (
// Equation(s):
// \myprocessor|my_alu|R[16]~34_combout  = (\myprocessor|my_alu|R[16]~33_combout ) # ((!\myprocessor|my_control|func[0]~0_combout  & (\myprocessor|my_alu|shifter_inst|LNxxxx|F~15_combout  & \myprocessor|ALUSrc_mux|F[4]~6_combout )))

	.dataa(\myprocessor|my_alu|R[16]~33_combout ),
	.datab(\myprocessor|my_control|func[0]~0_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LNxxxx|F~15_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[16]~34_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[16]~34 .lut_mask = 16'hBAAA;
defparam \myprocessor|my_alu|R[16]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N2
cycloneive_lcell_comb \myprocessor|my_alu|R[16]~29 (
// Equation(s):
// \myprocessor|my_alu|R[16]~29_combout  = (!\myprocessor|my_control|func[1]~1_combout  & (\myprocessor|my_alu|B_prime [16] $ (\myprocessor|my_regfile|valA[16]~84_combout  $ (\myprocessor|my_alu|adder_inst|lower|cout~0_combout ))))

	.dataa(\myprocessor|my_alu|B_prime [16]),
	.datab(\myprocessor|my_regfile|valA[16]~84_combout ),
	.datac(\myprocessor|my_alu|adder_inst|lower|cout~0_combout ),
	.datad(\myprocessor|my_control|func[1]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[16]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[16]~29 .lut_mask = 16'h0096;
defparam \myprocessor|my_alu|R[16]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N28
cycloneive_lcell_comb \myprocessor|ALUSrc_mux|F[16]~31 (
// Equation(s):
// \myprocessor|ALUSrc_mux|F[16]~31_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_regfile|valB[16]~155_combout 
// )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\myprocessor|my_regfile|valB[16]~155_combout ),
	.datac(\myprocessor|my_control|ALUSrc~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|ALUSrc_mux|F[16]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|ALUSrc_mux|F[16]~31 .lut_mask = 16'hACAC;
defparam \myprocessor|ALUSrc_mux|F[16]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N6
cycloneive_lcell_comb \myprocessor|my_alu|R[16]~30 (
// Equation(s):
// \myprocessor|my_alu|R[16]~30_combout  = (\myprocessor|my_control|func[1]~1_combout  & ((\myprocessor|my_control|func[0]~0_combout  & ((\myprocessor|my_regfile|valA[16]~84_combout ) # (\myprocessor|ALUSrc_mux|F[16]~31_combout ))) # 
// (!\myprocessor|my_control|func[0]~0_combout  & (\myprocessor|my_regfile|valA[16]~84_combout  & \myprocessor|ALUSrc_mux|F[16]~31_combout ))))

	.dataa(\myprocessor|my_control|func[1]~1_combout ),
	.datab(\myprocessor|my_control|func[0]~0_combout ),
	.datac(\myprocessor|my_regfile|valA[16]~84_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[16]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[16]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[16]~30 .lut_mask = 16'hA880;
defparam \myprocessor|my_alu|R[16]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N20
cycloneive_lcell_comb \myprocessor|my_alu|R[16]~113 (
// Equation(s):
// \myprocessor|my_alu|R[16]~113_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28] & ((\myprocessor|my_alu|R[16]~29_combout ) # 
// (\myprocessor|my_alu|R[16]~30_combout )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] & ((\myprocessor|my_alu|R[16]~29_combout ) # ((\myprocessor|my_alu|R[16]~30_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\myprocessor|my_alu|R[16]~29_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\myprocessor|my_alu|R[16]~30_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[16]~113_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[16]~113 .lut_mask = 16'hF5C4;
defparam \myprocessor|my_alu|R[16]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N10
cycloneive_lcell_comb \myprocessor|my_alu|R[16]~35 (
// Equation(s):
// \myprocessor|my_alu|R[16]~35_combout  = (\myprocessor|my_alu|R[16]~113_combout ) # ((!\myprocessor|my_control|func[1]~1_combout  & (\myprocessor|my_alu|R[16]~34_combout  & \myprocessor|my_control|func[2]~2_combout )))

	.dataa(\myprocessor|my_control|func[1]~1_combout ),
	.datab(\myprocessor|my_alu|R[16]~34_combout ),
	.datac(\myprocessor|my_control|func[2]~2_combout ),
	.datad(\myprocessor|my_alu|R[16]~113_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[16]~35_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[16]~35 .lut_mask = 16'hFF40;
defparam \myprocessor|my_alu|R[16]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\myprocessor|my_control|MemWrite~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|my_regfile|valB[16]~155_combout ,\myprocessor|my_regfile|valB[3]~178_combout }),
	.portaaddr({\myprocessor|my_alu|R[11]~99_combout ,\myprocessor|my_alu|R[10]~13_combout ,\myprocessor|my_alu|R[9]~83_combout ,\myprocessor|my_alu|R[8]~91_combout ,\myprocessor|my_alu|R[7]~69_combout ,\myprocessor|my_alu|R[6]~76_combout ,\myprocessor|my_alu|R[5]~57_combout ,
\myprocessor|my_alu|R[4]~62_combout ,\myprocessor|my_alu|R[3]~43_combout ,\myprocessor|my_alu|R[2]~49_combout ,\myprocessor|my_alu|R[1]~27_combout ,\myprocessor|my_alu|R[0]~21_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3 .init_file = "test-fibonacci-dmem.hex";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111050404;
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N26
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~15 (
// Equation(s):
// \myprocessor|keyIn_mux|F~15_combout  = (\myprocessor|keyIn_mux|F~2_combout  & ((\myprocessor|Jal_mux|F[11]~0_combout  & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [16]))) # (!\myprocessor|Jal_mux|F[11]~0_combout  & 
// (\myprocessor|my_alu|R[16]~35_combout ))))

	.dataa(\myprocessor|my_alu|R[16]~35_combout ),
	.datab(\myprocessor|Jal_mux|F[11]~0_combout ),
	.datac(\myprocessor|keyIn_mux|F~2_combout ),
	.datad(\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~15 .lut_mask = 16'hE020;
defparam \myprocessor|keyIn_mux|F~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N21
dffeas \myprocessor|my_regfile|regs:10:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:10:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[16]~146 (
// Equation(s):
// \myprocessor|my_regfile|valB[16]~146_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[18]~21_combout ) # ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:16:r~q )))) # 
// (!\myprocessor|my_regfile|valB[18]~19_combout  & (!\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:16:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|my_regfile|regs:12:reg_array|r|bits:16:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[16]~146_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[16]~146 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[16]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[16]~147 (
// Equation(s):
// \myprocessor|my_regfile|valB[16]~147_combout  = (\myprocessor|my_regfile|valB[16]~146_combout  & (((\myprocessor|my_regfile|regs:14:reg_array|r|bits:16:r~q ) # (!\myprocessor|my_regfile|valB[18]~21_combout )))) # 
// (!\myprocessor|my_regfile|valB[16]~146_combout  & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:16:r~q  & ((\myprocessor|my_regfile|valB[18]~21_combout ))))

	.dataa(\myprocessor|my_regfile|valB[16]~146_combout ),
	.datab(\myprocessor|my_regfile|regs:15:reg_array|r|bits:16:r~q ),
	.datac(\myprocessor|my_regfile|regs:14:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[16]~147_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[16]~147 .lut_mask = 16'hE4AA;
defparam \myprocessor|my_regfile|valB[16]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[16]~148 (
// Equation(s):
// \myprocessor|my_regfile|valB[16]~148_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout ) # ((\myprocessor|my_regfile|valB[16]~147_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & 
// (!\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:16:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|my_regfile|valB[16]~147_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[16]~148_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[16]~148 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[16]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[16]~149 (
// Equation(s):
// \myprocessor|my_regfile|valB[16]~149_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[16]~148_combout  & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:16:r~q )) # (!\myprocessor|my_regfile|valB[16]~148_combout  
// & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:16:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|valB[16]~148_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|valB[16]~148_combout ),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|my_regfile|regs:9:reg_array|r|bits:16:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[16]~149_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[16]~149 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valB[16]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[16]~150 (
// Equation(s):
// \myprocessor|my_regfile|valB[16]~150_combout  = (\myprocessor|my_regfile|valB[18]~63_combout  & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:16:r~q ) # ((!\myprocessor|my_regfile|valB[18]~66_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~63_combout  & (((\myprocessor|my_regfile|regs:5:reg_array|r|bits:16:r~q  & \myprocessor|my_regfile|valB[18]~66_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~63_combout ),
	.datab(\myprocessor|my_regfile|regs:4:reg_array|r|bits:16:r~q ),
	.datac(\myprocessor|my_regfile|regs:5:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~66_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[16]~150_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[16]~150 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valB[16]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valB[16]~151 (
// Equation(s):
// \myprocessor|my_regfile|valB[16]~151_combout  = (\myprocessor|my_regfile|valB[18]~67_combout  & ((\myprocessor|my_regfile|valB[16]~150_combout  & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:16:r~q ))) # (!\myprocessor|my_regfile|valB[16]~150_combout 
//  & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:16:r~q )))) # (!\myprocessor|my_regfile|valB[18]~67_combout  & (((\myprocessor|my_regfile|valB[16]~150_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~67_combout ),
	.datab(\myprocessor|my_regfile|regs:7:reg_array|r|bits:16:r~q ),
	.datac(\myprocessor|my_regfile|regs:6:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|my_regfile|valB[16]~150_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[16]~151_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[16]~151 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[16]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[16]~152 (
// Equation(s):
// \myprocessor|my_regfile|valB[16]~152_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & (\myprocessor|my_regfile|valB[18]~52_combout )) # (!\myprocessor|my_regfile|valB[18]~50_combout  & ((\myprocessor|my_regfile|valB[18]~52_combout  & 
// (\myprocessor|my_regfile|regs:3:reg_array|r|bits:16:r~q )) # (!\myprocessor|my_regfile|valB[18]~52_combout  & ((\myprocessor|my_regfile|valB[16]~151_combout )))))

	.dataa(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datac(\myprocessor|my_regfile|regs:3:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|my_regfile|valB[16]~151_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[16]~152_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[16]~152 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valB[16]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[16]~153 (
// Equation(s):
// \myprocessor|my_regfile|valB[16]~153_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & ((\myprocessor|my_regfile|valB[16]~152_combout  & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:16:r~q )) # (!\myprocessor|my_regfile|valB[16]~152_combout  
// & ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:16:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~50_combout  & (((\myprocessor|my_regfile|valB[16]~152_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datab(\myprocessor|my_regfile|regs:1:reg_array|r|bits:16:r~q ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|my_regfile|valB[16]~152_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[16]~153_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[16]~153 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valB[16]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[16]~154 (
// Equation(s):
// \myprocessor|my_regfile|valB[16]~154_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & ((\myprocessor|my_regfile|valB[16]~149_combout ) # ((\myprocessor|my_regfile|valB[18]~42_combout )))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & 
// (((!\myprocessor|my_regfile|valB[18]~42_combout  & \myprocessor|my_regfile|valB[16]~153_combout ))))

	.dataa(\myprocessor|my_regfile|valB[16]~149_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datad(\myprocessor|my_regfile|valB[16]~153_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[16]~154_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[16]~154 .lut_mask = 16'hCBC8;
defparam \myprocessor|my_regfile|valB[16]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[16]~138 (
// Equation(s):
// \myprocessor|my_regfile|valB[16]~138_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & (\myprocessor|my_regfile|valB[18]~31_combout )) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout  & 
// ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:16:r~q ))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:16:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|my_regfile|regs:25:reg_array|r|bits:16:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[16]~138_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[16]~138 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[16]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[16]~136 (
// Equation(s):
// \myprocessor|my_regfile|valB[16]~136_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout ) # ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:16:r~q )))) # 
// (!\myprocessor|my_regfile|valB[18]~21_combout  & (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|regs:29:reg_array|r|bits:16:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|my_regfile|regs:31:reg_array|r|bits:16:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[16]~136_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[16]~136 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[16]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[16]~137 (
// Equation(s):
// \myprocessor|my_regfile|valB[16]~137_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[16]~136_combout  & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:16:r~q ))) # 
// (!\myprocessor|my_regfile|valB[16]~136_combout  & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:16:r~q )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[16]~136_combout ))))

	.dataa(\myprocessor|my_regfile|regs:28:reg_array|r|bits:16:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|my_regfile|valB[16]~136_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[16]~137_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[16]~137 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[16]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[16]~139 (
// Equation(s):
// \myprocessor|my_regfile|valB[16]~139_combout  = (\myprocessor|my_regfile|valB[16]~138_combout  & (((\myprocessor|my_regfile|regs:27:reg_array|r|bits:16:r~q ) # (!\myprocessor|my_regfile|valB[18]~27_combout )))) # 
// (!\myprocessor|my_regfile|valB[16]~138_combout  & (\myprocessor|my_regfile|valB[16]~137_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout ))))

	.dataa(\myprocessor|my_regfile|valB[16]~138_combout ),
	.datab(\myprocessor|my_regfile|valB[16]~137_combout ),
	.datac(\myprocessor|my_regfile|regs:27:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[16]~139_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[16]~139 .lut_mask = 16'hE4AA;
defparam \myprocessor|my_regfile|valB[16]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[16]~140 (
// Equation(s):
// \myprocessor|my_regfile|valB[16]~140_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[18]~19_combout )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout  & 
// (\myprocessor|my_regfile|regs:20:reg_array|r|bits:16:r~q )) # (!\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:16:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:20:reg_array|r|bits:16:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[16]~140_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[16]~140 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valB[16]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[16]~141 (
// Equation(s):
// \myprocessor|my_regfile|valB[16]~141_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[16]~140_combout  & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:16:r~q ))) # 
// (!\myprocessor|my_regfile|valB[16]~140_combout  & (\myprocessor|my_regfile|regs:23:reg_array|r|bits:16:r~q )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[16]~140_combout ))))

	.dataa(\myprocessor|my_regfile|regs:23:reg_array|r|bits:16:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|my_regfile|valB[16]~140_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[16]~141_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[16]~141 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[16]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[16]~142 (
// Equation(s):
// \myprocessor|my_regfile|valB[16]~142_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[18]~27_combout )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout  & 
// (\myprocessor|my_regfile|valB[16]~141_combout )) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|regs:18:reg_array|r|bits:16:r~q )))))

	.dataa(\myprocessor|my_regfile|valB[16]~141_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[16]~142_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[16]~142 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valB[16]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[16]~143 (
// Equation(s):
// \myprocessor|my_regfile|valB[16]~143_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[16]~142_combout  & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:16:r~q ))) # 
// (!\myprocessor|my_regfile|valB[16]~142_combout  & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:16:r~q )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[16]~142_combout ))))

	.dataa(\myprocessor|my_regfile|regs:17:reg_array|r|bits:16:r~q ),
	.datab(\myprocessor|my_regfile|regs:19:reg_array|r|bits:16:r~q ),
	.datac(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datad(\myprocessor|my_regfile|valB[16]~142_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[16]~143_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[16]~143 .lut_mask = 16'hCFA0;
defparam \myprocessor|my_regfile|valB[16]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[16]~144 (
// Equation(s):
// \myprocessor|my_regfile|valB[16]~144_combout  = (\myprocessor|my_regfile|valB[18]~35_combout  & ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:16:r~q ) # ((\myprocessor|RegTar_mux|F[3]~0_combout )))) # (!\myprocessor|my_regfile|valB[18]~35_combout  & 
// (((!\myprocessor|RegTar_mux|F[3]~0_combout  & \myprocessor|my_regfile|valB[16]~143_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datab(\myprocessor|my_regfile|regs:16:reg_array|r|bits:16:r~q ),
	.datac(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datad(\myprocessor|my_regfile|valB[16]~143_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[16]~144_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[16]~144 .lut_mask = 16'hADA8;
defparam \myprocessor|my_regfile|valB[16]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[16]~145 (
// Equation(s):
// \myprocessor|my_regfile|valB[16]~145_combout  = (\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[16]~144_combout  & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:16:r~q ))) # (!\myprocessor|my_regfile|valB[16]~144_combout  & 
// (\myprocessor|my_regfile|valB[16]~139_combout )))) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & (((\myprocessor|my_regfile|valB[16]~144_combout ))))

	.dataa(\myprocessor|my_regfile|valB[16]~139_combout ),
	.datab(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datac(\myprocessor|my_regfile|regs:24:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|my_regfile|valB[16]~144_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[16]~145_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[16]~145 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[16]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[16]~155 (
// Equation(s):
// \myprocessor|my_regfile|valB[16]~155_combout  = (\myprocessor|my_regfile|valB[16]~154_combout  & (((\myprocessor|my_regfile|regs:8:reg_array|r|bits:16:r~q )) # (!\myprocessor|my_regfile|valB[18]~42_combout ))) # 
// (!\myprocessor|my_regfile|valB[16]~154_combout  & (\myprocessor|my_regfile|valB[18]~42_combout  & (\myprocessor|my_regfile|valB[16]~145_combout )))

	.dataa(\myprocessor|my_regfile|valB[16]~154_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datac(\myprocessor|my_regfile|valB[16]~145_combout ),
	.datad(\myprocessor|my_regfile|regs:8:reg_array|r|bits:16:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[16]~155_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[16]~155 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valB[16]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N22
cycloneive_lcell_comb \myprocessor|my_alu|B_prime[16] (
// Equation(s):
// \myprocessor|my_alu|B_prime [16] = \myprocessor|my_control|func[0]~0_combout  $ (((\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// ((\myprocessor|my_regfile|valB[16]~155_combout )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\myprocessor|my_regfile|valB[16]~155_combout ),
	.datac(\myprocessor|my_control|ALUSrc~0_combout ),
	.datad(\myprocessor|my_control|func[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|B_prime [16]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|B_prime[16] .lut_mask = 16'h53AC;
defparam \myprocessor|my_alu|B_prime[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|upper1|carry[2]~0 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|upper1|carry[2]~0_combout  = (\myprocessor|my_regfile|valA[17]~64_combout  & ((\myprocessor|my_alu|B_prime [16]) # ((\myprocessor|my_regfile|valA[16]~84_combout ) # (\myprocessor|my_alu|B_prime [17])))) # 
// (!\myprocessor|my_regfile|valA[17]~64_combout  & (\myprocessor|my_alu|B_prime [17] & ((\myprocessor|my_alu|B_prime [16]) # (\myprocessor|my_regfile|valA[16]~84_combout ))))

	.dataa(\myprocessor|my_alu|B_prime [16]),
	.datab(\myprocessor|my_regfile|valA[17]~64_combout ),
	.datac(\myprocessor|my_regfile|valA[16]~84_combout ),
	.datad(\myprocessor|my_alu|B_prime [17]),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|upper1|carry[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|upper1|carry[2]~0 .lut_mask = 16'hFEC8;
defparam \myprocessor|my_alu|adder_inst|upper1|carry[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N0
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxNxxx|F~15 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxNxxx|F~15_combout  = (\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout  & \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxNxxx|F~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F~15 .lut_mask = 16'hF000;
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N10
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[18]~38 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[18]~38_combout  = (\myprocessor|MemtoReg_mux|F[19]~8_combout  & ((\myprocessor|my_alu|shifter_inst|LxNxxx|F~15_combout ) # ((\myprocessor|MemtoReg_mux|F[19]~9_combout )))) # (!\myprocessor|MemtoReg_mux|F[19]~8_combout  & 
// (((\myprocessor|my_alu|shifter_inst|LxxNxx|F[18]~10_combout  & !\myprocessor|MemtoReg_mux|F[19]~9_combout ))))

	.dataa(\myprocessor|MemtoReg_mux|F[19]~8_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxNxxx|F~15_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxxNxx|F[18]~10_combout ),
	.datad(\myprocessor|MemtoReg_mux|F[19]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[18]~38_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[18]~38 .lut_mask = 16'hAAD8;
defparam \myprocessor|MemtoReg_mux|F[18]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N0
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxNxx|F[18]~0 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxNxx|F[18]~0_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~2_combout ))) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~5_combout ))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~5_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~2_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxNxx|F[18]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxNxx|F[18]~0 .lut_mask = 16'hF0AA;
defparam \myprocessor|my_alu|shifter_inst|RxxNxx|F[18]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N20
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RNxxxx|F~12 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RNxxxx|F~12_combout  = (!\myprocessor|ALUSrc_mux|F[4]~6_combout  & ((\myprocessor|ALUSrc_mux|F[3]~3_combout  & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F[18]~7_combout ))) # (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxNxx|F[18]~0_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxNxx|F[18]~0_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RxNxxx|F[18]~7_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RNxxxx|F~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RNxxxx|F~12 .lut_mask = 16'h00E2;
defparam \myprocessor|my_alu|shifter_inst|RNxxxx|F~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N22
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[18]~39 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[18]~39_combout  = (\myprocessor|MemtoReg_mux|F[18]~38_combout  & (((\myprocessor|my_alu|shifter_inst|RNxxxx|F~12_combout )) # (!\myprocessor|MemtoReg_mux|F[19]~9_combout ))) # (!\myprocessor|MemtoReg_mux|F[18]~38_combout  & 
// (\myprocessor|MemtoReg_mux|F[19]~9_combout  & (\myprocessor|my_alu|shifter_inst|LxxNxx|F[10]~0_combout )))

	.dataa(\myprocessor|MemtoReg_mux|F[18]~38_combout ),
	.datab(\myprocessor|MemtoReg_mux|F[19]~9_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxxNxx|F[10]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RNxxxx|F~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[18]~39_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[18]~39 .lut_mask = 16'hEA62;
defparam \myprocessor|MemtoReg_mux|F[18]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N10
cycloneive_lcell_comb \myprocessor|my_alu|R_and[18] (
// Equation(s):
// \myprocessor|my_alu|R_and [18] = (\myprocessor|my_regfile|valA[18]~384_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// ((\myprocessor|my_regfile|valB[18]~458_combout )))))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(\myprocessor|my_regfile|valA[18]~384_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\myprocessor|my_regfile|valB[18]~458_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R_and [18]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R_and[18] .lut_mask = 16'hC480;
defparam \myprocessor|my_alu|R_and[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N20
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~57 (
// Equation(s):
// \myprocessor|keyIn_mux|F~57_combout  = (\myprocessor|MemtoReg_mux|F[28]~12_combout  & (((\myprocessor|MemtoReg_mux|F[19]~89_combout )))) # (!\myprocessor|MemtoReg_mux|F[28]~12_combout  & ((\myprocessor|MemtoReg_mux|F[19]~89_combout  & 
// ((\myprocessor|my_alu|R_and [18]))) # (!\myprocessor|MemtoReg_mux|F[19]~89_combout  & (\myprocessor|MemtoReg_mux|F[18]~39_combout ))))

	.dataa(\myprocessor|MemtoReg_mux|F[18]~39_combout ),
	.datab(\myprocessor|MemtoReg_mux|F[28]~12_combout ),
	.datac(\myprocessor|my_alu|R_and [18]),
	.datad(\myprocessor|MemtoReg_mux|F[19]~89_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~57_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~57 .lut_mask = 16'hFC22;
defparam \myprocessor|keyIn_mux|F~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N30
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~58 (
// Equation(s):
// \myprocessor|keyIn_mux|F~58_combout  = (\myprocessor|MemtoReg_mux|F[28]~12_combout  & ((\myprocessor|keyIn_mux|F~57_combout  & (\myprocessor|my_alu|adder_inst|upper1|carry[2]~0_combout )) # (!\myprocessor|keyIn_mux|F~57_combout  & 
// ((\myprocessor|my_alu|adder_inst|upper0|carry[2]~0_combout ))))) # (!\myprocessor|MemtoReg_mux|F[28]~12_combout  & (((\myprocessor|keyIn_mux|F~57_combout ))))

	.dataa(\myprocessor|my_alu|adder_inst|upper1|carry[2]~0_combout ),
	.datab(\myprocessor|MemtoReg_mux|F[28]~12_combout ),
	.datac(\myprocessor|my_alu|adder_inst|upper0|carry[2]~0_combout ),
	.datad(\myprocessor|keyIn_mux|F~57_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~58_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~58 .lut_mask = 16'hBBC0;
defparam \myprocessor|keyIn_mux|F~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N18
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~56 (
// Equation(s):
// \myprocessor|keyIn_mux|F~56_combout  = (\myprocessor|my_alu|R[4]~28_combout  & ((\myprocessor|ALUSrc_mux|F[18]~18_combout ) # ((\myprocessor|my_regfile|valA[18]~384_combout )))) # (!\myprocessor|my_alu|R[4]~28_combout  & 
// (\myprocessor|ALUSrc_mux|F[18]~18_combout  $ (\myprocessor|my_regfile|valA[18]~384_combout  $ (\myprocessor|my_control|func[0]~0_combout ))))

	.dataa(\myprocessor|my_alu|R[4]~28_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[18]~18_combout ),
	.datac(\myprocessor|my_regfile|valA[18]~384_combout ),
	.datad(\myprocessor|my_control|func[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~56_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~56 .lut_mask = 16'hE9BC;
defparam \myprocessor|keyIn_mux|F~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~59 (
// Equation(s):
// \myprocessor|keyIn_mux|F~59_combout  = (\myprocessor|my_alu|R[4]~28_combout  & (((\myprocessor|keyIn_mux|F~56_combout )))) # (!\myprocessor|my_alu|R[4]~28_combout  & (\myprocessor|keyIn_mux|F~58_combout  $ (((\myprocessor|MemtoReg_mux|F[28]~12_combout  & 
// \myprocessor|keyIn_mux|F~56_combout )))))

	.dataa(\myprocessor|keyIn_mux|F~58_combout ),
	.datab(\myprocessor|MemtoReg_mux|F[28]~12_combout ),
	.datac(\myprocessor|my_alu|R[4]~28_combout ),
	.datad(\myprocessor|keyIn_mux|F~56_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~59_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~59 .lut_mask = 16'hF60A;
defparam \myprocessor|keyIn_mux|F~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\myprocessor|my_control|MemWrite~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|my_regfile|valB[19]~438_combout ,\myprocessor|my_regfile|valB[18]~458_combout }),
	.portaaddr({\myprocessor|my_alu|R[11]~99_combout ,\myprocessor|my_alu|R[10]~13_combout ,\myprocessor|my_alu|R[9]~83_combout ,\myprocessor|my_alu|R[8]~91_combout ,\myprocessor|my_alu|R[7]~69_combout ,\myprocessor|my_alu|R[6]~76_combout ,\myprocessor|my_alu|R[5]~57_combout ,
\myprocessor|my_alu|R[4]~62_combout ,\myprocessor|my_alu|R[3]~43_combout ,\myprocessor|my_alu|R[2]~49_combout ,\myprocessor|my_alu|R[1]~27_combout ,\myprocessor|my_alu|R[0]~21_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18 .init_file = "test-fibonacci-dmem.hex";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N6
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~60 (
// Equation(s):
// \myprocessor|keyIn_mux|F~60_combout  = (\myprocessor|keyIn_mux|F~2_combout  & ((\myprocessor|Jal_mux|F[11]~0_combout  & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [18]))) # (!\myprocessor|Jal_mux|F[11]~0_combout  & 
// (\myprocessor|keyIn_mux|F~59_combout ))))

	.dataa(\myprocessor|keyIn_mux|F~2_combout ),
	.datab(\myprocessor|keyIn_mux|F~59_combout ),
	.datac(\myprocessor|Jal_mux|F[11]~0_combout ),
	.datad(\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~60_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~60 .lut_mask = 16'hA808;
defparam \myprocessor|keyIn_mux|F~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N23
dffeas \myprocessor|my_regfile|regs:26:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~60_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:26:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~441 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~441_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout ) # ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:18:r~q )))) # 
// (!\myprocessor|my_regfile|valB[18]~31_combout  & (!\myprocessor|my_regfile|valB[18]~27_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:18:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|my_regfile|regs:25:reg_array|r|bits:18:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~441_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~441 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[18]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~439 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~439_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|valB[18]~21_combout )) # (!\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[18]~21_combout  & 
// ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:18:r~q ))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|regs:29:reg_array|r|bits:18:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|my_regfile|regs:31:reg_array|r|bits:18:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~439_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~439 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[18]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~440 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~440_combout  = (\myprocessor|my_regfile|valB[18]~439_combout  & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:18:r~q ) # (!\myprocessor|my_regfile|valB[18]~19_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~439_combout  & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:18:r~q  & ((\myprocessor|my_regfile|valB[18]~19_combout ))))

	.dataa(\myprocessor|my_regfile|regs:28:reg_array|r|bits:18:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~439_combout ),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~440_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~440 .lut_mask = 16'hE2CC;
defparam \myprocessor|my_regfile|valB[18]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~442 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~442_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~441_combout  & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:18:r~q )) # (!\myprocessor|my_regfile|valB[18]~441_combout  
// & ((\myprocessor|my_regfile|valB[18]~440_combout ))))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (\myprocessor|my_regfile|valB[18]~441_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~441_combout ),
	.datac(\myprocessor|my_regfile|regs:27:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~440_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~442_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~442 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valB[18]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~443 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~443_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[18]~21_combout ) # ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:18:r~q )))) # 
// (!\myprocessor|my_regfile|valB[18]~19_combout  & (!\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:18:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|my_regfile|regs:20:reg_array|r|bits:18:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~443_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~443 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[18]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~444 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~444_combout  = (\myprocessor|my_regfile|valB[18]~443_combout  & (((\myprocessor|my_regfile|regs:22:reg_array|r|bits:18:r~q )) # (!\myprocessor|my_regfile|valB[18]~21_combout ))) # 
// (!\myprocessor|my_regfile|valB[18]~443_combout  & (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:18:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~443_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|my_regfile|regs:23:reg_array|r|bits:18:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~444_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~444 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[18]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~445 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~445_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout ) # ((\myprocessor|my_regfile|valB[18]~444_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & 
// (!\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:18:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~444_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~445_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~445 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[18]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~446 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~446_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~445_combout  & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:18:r~q ))) # 
// (!\myprocessor|my_regfile|valB[18]~445_combout  & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:18:r~q )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|valB[18]~445_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~445_combout ),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|my_regfile|regs:19:reg_array|r|bits:18:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~446_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~446 .lut_mask = 16'hEC64;
defparam \myprocessor|my_regfile|valB[18]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~447 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~447_combout  = (\myprocessor|RegTar_mux|F[3]~0_combout  & (\myprocessor|my_regfile|valB[18]~35_combout )) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[18]~35_combout  & 
// (\myprocessor|my_regfile|regs:16:reg_array|r|bits:18:r~q )) # (!\myprocessor|my_regfile|valB[18]~35_combout  & ((\myprocessor|my_regfile|valB[18]~446_combout )))))

	.dataa(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~446_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~447_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~447 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valB[18]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~448 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~448_combout  = (\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[18]~447_combout  & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:18:r~q ))) # (!\myprocessor|my_regfile|valB[18]~447_combout  & 
// (\myprocessor|my_regfile|valB[18]~442_combout )))) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & (((\myprocessor|my_regfile|valB[18]~447_combout ))))

	.dataa(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~442_combout ),
	.datac(\myprocessor|my_regfile|regs:24:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~447_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~448_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~448 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[18]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~453 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~453_combout  = (\myprocessor|my_regfile|valB[18]~66_combout  & ((\myprocessor|my_regfile|valB[18]~63_combout  & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:18:r~q )) # (!\myprocessor|my_regfile|valB[18]~63_combout  & 
// ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:18:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~66_combout  & (((\myprocessor|my_regfile|valB[18]~63_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~66_combout ),
	.datab(\myprocessor|my_regfile|regs:4:reg_array|r|bits:18:r~q ),
	.datac(\myprocessor|my_regfile|regs:5:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~63_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~453_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~453 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valB[18]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~454 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~454_combout  = (\myprocessor|my_regfile|valB[18]~67_combout  & ((\myprocessor|my_regfile|valB[18]~453_combout  & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:18:r~q ))) # (!\myprocessor|my_regfile|valB[18]~453_combout 
//  & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:18:r~q )))) # (!\myprocessor|my_regfile|valB[18]~67_combout  & (((\myprocessor|my_regfile|valB[18]~453_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~67_combout ),
	.datab(\myprocessor|my_regfile|regs:7:reg_array|r|bits:18:r~q ),
	.datac(\myprocessor|my_regfile|regs:6:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~453_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~454_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~454 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[18]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~455 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~455_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & (\myprocessor|my_regfile|valB[18]~52_combout )) # (!\myprocessor|my_regfile|valB[18]~50_combout  & ((\myprocessor|my_regfile|valB[18]~52_combout  & 
// (\myprocessor|my_regfile|regs:3:reg_array|r|bits:18:r~q )) # (!\myprocessor|my_regfile|valB[18]~52_combout  & ((\myprocessor|my_regfile|valB[18]~454_combout )))))

	.dataa(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datac(\myprocessor|my_regfile|regs:3:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~454_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~455_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~455 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valB[18]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~456 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~456_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & ((\myprocessor|my_regfile|valB[18]~455_combout  & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:18:r~q )) # (!\myprocessor|my_regfile|valB[18]~455_combout  
// & ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:18:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~50_combout  & (((\myprocessor|my_regfile|valB[18]~455_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datab(\myprocessor|my_regfile|regs:1:reg_array|r|bits:18:r~q ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~455_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~456_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~456 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valB[18]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~449 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~449_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[18]~19_combout )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout  & 
// (\myprocessor|my_regfile|regs:12:reg_array|r|bits:18:r~q )) # (!\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:18:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:12:reg_array|r|bits:18:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~449_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~449 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valB[18]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~450 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~450_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~449_combout  & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:18:r~q ))) # 
// (!\myprocessor|my_regfile|valB[18]~449_combout  & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:18:r~q )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[18]~449_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|regs:15:reg_array|r|bits:18:r~q ),
	.datac(\myprocessor|my_regfile|regs:14:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~449_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~450_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~450 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[18]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~451 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~451_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[18]~27_combout )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout  & 
// (\myprocessor|my_regfile|valB[18]~450_combout )) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:18:r~q )))))

	.dataa(\myprocessor|my_regfile|valB[18]~450_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~451_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~451 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valB[18]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~452 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~452_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~451_combout  & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:18:r~q ))) # 
// (!\myprocessor|my_regfile|valB[18]~451_combout  & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:18:r~q )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[18]~451_combout ))))

	.dataa(\myprocessor|my_regfile|regs:9:reg_array|r|bits:18:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~451_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~452_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~452 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[18]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~457 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~457_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & (((\myprocessor|my_regfile|valB[18]~42_combout ) # (\myprocessor|my_regfile|valB[18]~452_combout )))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & 
// (\myprocessor|my_regfile|valB[18]~456_combout  & (!\myprocessor|my_regfile|valB[18]~42_combout )))

	.dataa(\myprocessor|my_regfile|valB[18]~456_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~452_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~457_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~457 .lut_mask = 16'hCEC2;
defparam \myprocessor|my_regfile|valB[18]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~458 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~458_combout  = (\myprocessor|my_regfile|valB[18]~42_combout  & ((\myprocessor|my_regfile|valB[18]~457_combout  & ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:18:r~q ))) # (!\myprocessor|my_regfile|valB[18]~457_combout 
//  & (\myprocessor|my_regfile|valB[18]~448_combout )))) # (!\myprocessor|my_regfile|valB[18]~42_combout  & (((\myprocessor|my_regfile|valB[18]~457_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~448_combout ),
	.datab(\myprocessor|my_regfile|regs:8:reg_array|r|bits:18:r~q ),
	.datac(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~457_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~458_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~458 .lut_mask = 16'hCFA0;
defparam \myprocessor|my_regfile|valB[18]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N24
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[19]~36 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[19]~36_combout  = (\myprocessor|MemtoReg_mux|F[19]~9_combout  & (((\myprocessor|MemtoReg_mux|F[19]~8_combout ) # (\myprocessor|my_alu|shifter_inst|LxxNxx|F[11]~4_combout )))) # (!\myprocessor|MemtoReg_mux|F[19]~9_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxNxx|F[19]~9_combout  & (!\myprocessor|MemtoReg_mux|F[19]~8_combout )))

	.dataa(\myprocessor|MemtoReg_mux|F[19]~9_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxNxx|F[19]~9_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[19]~8_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxNxx|F[11]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[19]~36_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[19]~36 .lut_mask = 16'hAEA4;
defparam \myprocessor|MemtoReg_mux|F[19]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N8
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxNxxx|F~14 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxNxxx|F~14_combout  = (\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout  & ((\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F~12_combout ))) # 
// (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~13_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~13_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxxxNx|F~12_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxNxxx|F~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F~14 .lut_mask = 16'hA088;
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N18
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RNxxxx|F~11 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RNxxxx|F~11_combout  = (!\myprocessor|ALUSrc_mux|F[4]~6_combout  & ((\myprocessor|ALUSrc_mux|F[3]~3_combout  & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~5_combout ))) # (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxNxx|F[19]~7_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|RxxNxx|F[19]~7_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RNxxxx|F~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RNxxxx|F~11 .lut_mask = 16'h5404;
defparam \myprocessor|my_alu|shifter_inst|RNxxxx|F~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N20
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[19]~37 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[19]~37_combout  = (\myprocessor|MemtoReg_mux|F[19]~36_combout  & (((\myprocessor|my_alu|shifter_inst|RNxxxx|F~11_combout ) # (!\myprocessor|MemtoReg_mux|F[19]~8_combout )))) # (!\myprocessor|MemtoReg_mux|F[19]~36_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxNxxx|F~14_combout  & (\myprocessor|MemtoReg_mux|F[19]~8_combout )))

	.dataa(\myprocessor|MemtoReg_mux|F[19]~36_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxNxxx|F~14_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[19]~8_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RNxxxx|F~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[19]~37_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[19]~37 .lut_mask = 16'hEA4A;
defparam \myprocessor|MemtoReg_mux|F[19]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N14
cycloneive_lcell_comb \myprocessor|my_alu|R_and[19] (
// Equation(s):
// \myprocessor|my_alu|R_and [19] = (\myprocessor|my_regfile|valA[19]~404_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// (\myprocessor|my_regfile|valB[19]~438_combout ))))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(\myprocessor|my_regfile|valB[19]~438_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\myprocessor|my_regfile|valA[19]~404_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R_and [19]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R_and[19] .lut_mask = 16'hE400;
defparam \myprocessor|my_alu|R_and[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N4
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~52 (
// Equation(s):
// \myprocessor|keyIn_mux|F~52_combout  = (\myprocessor|MemtoReg_mux|F[28]~12_combout  & (((\myprocessor|MemtoReg_mux|F[19]~89_combout )))) # (!\myprocessor|MemtoReg_mux|F[28]~12_combout  & ((\myprocessor|MemtoReg_mux|F[19]~89_combout  & 
// ((\myprocessor|my_alu|R_and [19]))) # (!\myprocessor|MemtoReg_mux|F[19]~89_combout  & (\myprocessor|MemtoReg_mux|F[19]~37_combout ))))

	.dataa(\myprocessor|MemtoReg_mux|F[19]~37_combout ),
	.datab(\myprocessor|MemtoReg_mux|F[28]~12_combout ),
	.datac(\myprocessor|my_alu|R_and [19]),
	.datad(\myprocessor|MemtoReg_mux|F[19]~89_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~52_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~52 .lut_mask = 16'hFC22;
defparam \myprocessor|keyIn_mux|F~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N22
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~53 (
// Equation(s):
// \myprocessor|keyIn_mux|F~53_combout  = (\myprocessor|MemtoReg_mux|F[28]~12_combout  & ((\myprocessor|keyIn_mux|F~52_combout  & (\myprocessor|my_alu|adder_inst|upper1|carry[3]~1_combout )) # (!\myprocessor|keyIn_mux|F~52_combout  & 
// ((\myprocessor|my_alu|adder_inst|upper0|carry[3]~1_combout ))))) # (!\myprocessor|MemtoReg_mux|F[28]~12_combout  & (((\myprocessor|keyIn_mux|F~52_combout ))))

	.dataa(\myprocessor|my_alu|adder_inst|upper1|carry[3]~1_combout ),
	.datab(\myprocessor|MemtoReg_mux|F[28]~12_combout ),
	.datac(\myprocessor|keyIn_mux|F~52_combout ),
	.datad(\myprocessor|my_alu|adder_inst|upper0|carry[3]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~53_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~53 .lut_mask = 16'hBCB0;
defparam \myprocessor|keyIn_mux|F~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N10
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~51 (
// Equation(s):
// \myprocessor|keyIn_mux|F~51_combout  = (\myprocessor|my_alu|R[4]~28_combout  & ((\myprocessor|ALUSrc_mux|F[19]~17_combout ) # ((\myprocessor|my_regfile|valA[19]~404_combout )))) # (!\myprocessor|my_alu|R[4]~28_combout  & 
// (\myprocessor|ALUSrc_mux|F[19]~17_combout  $ (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|my_regfile|valA[19]~404_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[19]~17_combout ),
	.datab(\myprocessor|my_control|func[0]~0_combout ),
	.datac(\myprocessor|my_alu|R[4]~28_combout ),
	.datad(\myprocessor|my_regfile|valA[19]~404_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~51_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~51 .lut_mask = 16'hF9A6;
defparam \myprocessor|keyIn_mux|F~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N16
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~54 (
// Equation(s):
// \myprocessor|keyIn_mux|F~54_combout  = (\myprocessor|my_alu|R[4]~28_combout  & (((\myprocessor|keyIn_mux|F~51_combout )))) # (!\myprocessor|my_alu|R[4]~28_combout  & (\myprocessor|keyIn_mux|F~53_combout  $ (((\myprocessor|MemtoReg_mux|F[28]~12_combout  & 
// \myprocessor|keyIn_mux|F~51_combout )))))

	.dataa(\myprocessor|keyIn_mux|F~53_combout ),
	.datab(\myprocessor|MemtoReg_mux|F[28]~12_combout ),
	.datac(\myprocessor|my_alu|R[4]~28_combout ),
	.datad(\myprocessor|keyIn_mux|F~51_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~54_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~54 .lut_mask = 16'hF60A;
defparam \myprocessor|keyIn_mux|F~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N14
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~55 (
// Equation(s):
// \myprocessor|keyIn_mux|F~55_combout  = (\myprocessor|keyIn_mux|F~2_combout  & ((\myprocessor|Jal_mux|F[11]~0_combout  & (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [19])) # (!\myprocessor|Jal_mux|F[11]~0_combout  & 
// ((\myprocessor|keyIn_mux|F~54_combout )))))

	.dataa(\myprocessor|Jal_mux|F[11]~0_combout ),
	.datab(\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|keyIn_mux|F~54_combout ),
	.datad(\myprocessor|keyIn_mux|F~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~55_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~55 .lut_mask = 16'hD800;
defparam \myprocessor|keyIn_mux|F~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N21
dffeas \myprocessor|my_regfile|regs:31:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:31:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[19]~394 (
// Equation(s):
// \myprocessor|my_regfile|valA[19]~394_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:19:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:19:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|my_regfile|regs:23:reg_array|r|bits:19:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[19]~394_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[19]~394 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valA[19]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[19]~395 (
// Equation(s):
// \myprocessor|my_regfile|valA[19]~395_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[19]~394_combout  & (\myprocessor|my_regfile|regs:31:reg_array|r|bits:19:r~q )) # 
// (!\myprocessor|my_regfile|valA[19]~394_combout  & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:19:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|valA[19]~394_combout ))))

	.dataa(\myprocessor|my_regfile|regs:31:reg_array|r|bits:19:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:27:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|my_regfile|valA[19]~394_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[19]~395_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[19]~395 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valA[19]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[19]~389 (
// Equation(s):
// \myprocessor|my_regfile|valA[19]~389_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [20] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:22:reg_array|r|bits:19:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|my_regfile|regs:18:reg_array|r|bits:19:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|regs:22:reg_array|r|bits:19:r~q ),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[19]~389_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[19]~389 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valA[19]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valA[19]~390 (
// Equation(s):
// \myprocessor|my_regfile|valA[19]~390_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[19]~389_combout  & (\myprocessor|my_regfile|regs:30:reg_array|r|bits:19:r~q )) # 
// (!\myprocessor|my_regfile|valA[19]~389_combout  & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:19:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|valA[19]~389_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|valA[19]~389_combout ),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|my_regfile|regs:26:reg_array|r|bits:19:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[19]~390_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[19]~390 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[19]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[19]~391 (
// Equation(s):
// \myprocessor|my_regfile|valA[19]~391_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:19:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:19:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|my_regfile|regs:24:reg_array|r|bits:19:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[19]~391_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[19]~391 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[19]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[19]~392 (
// Equation(s):
// \myprocessor|my_regfile|valA[19]~392_combout  = (\myprocessor|my_regfile|valA[19]~391_combout  & (((\myprocessor|my_regfile|regs:28:reg_array|r|bits:19:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|my_regfile|valA[19]~391_combout  & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:19:r~q  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|my_regfile|regs:20:reg_array|r|bits:19:r~q ),
	.datab(\myprocessor|my_regfile|valA[19]~391_combout ),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[19]~392_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[19]~392 .lut_mask = 16'hE2CC;
defparam \myprocessor|my_regfile|valA[19]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[19]~393 (
// Equation(s):
// \myprocessor|my_regfile|valA[19]~393_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[19]~390_combout ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & \myprocessor|my_regfile|valA[19]~392_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|valA[19]~390_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|my_regfile|valA[19]~392_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[19]~393_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[19]~393 .lut_mask = 16'hADA8;
defparam \myprocessor|my_regfile|valA[19]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[19]~387 (
// Equation(s):
// \myprocessor|my_regfile|valA[19]~387_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [19] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:19:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:19:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:25:reg_array|r|bits:19:r~q ),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[19]~387_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[19]~387 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valA[19]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[19]~388 (
// Equation(s):
// \myprocessor|my_regfile|valA[19]~388_combout  = (\myprocessor|my_regfile|valA[19]~387_combout  & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:19:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]))) # 
// (!\myprocessor|my_regfile|valA[19]~387_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:19:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[19]~387_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|my_regfile|regs:21:reg_array|r|bits:19:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[19]~388_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[19]~388 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[19]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[19]~396 (
// Equation(s):
// \myprocessor|my_regfile|valA[19]~396_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[19]~393_combout  & (\myprocessor|my_regfile|valA[19]~395_combout )) # 
// (!\myprocessor|my_regfile|valA[19]~393_combout  & ((\myprocessor|my_regfile|valA[19]~388_combout ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_regfile|valA[19]~393_combout ))))

	.dataa(\myprocessor|my_regfile|valA[19]~395_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|valA[19]~393_combout ),
	.datad(\myprocessor|my_regfile|valA[19]~388_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[19]~396_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[19]~396 .lut_mask = 16'hBCB0;
defparam \myprocessor|my_regfile|valA[19]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[19]~397 (
// Equation(s):
// \myprocessor|my_regfile|valA[19]~397_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:19:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|regs:4:reg_array|r|bits:19:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|my_regfile|regs:6:reg_array|r|bits:19:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:4:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[19]~397_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[19]~397 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valA[19]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[19]~398 (
// Equation(s):
// \myprocessor|my_regfile|valA[19]~398_combout  = (\myprocessor|my_regfile|valA[19]~397_combout  & (((\myprocessor|my_regfile|regs:7:reg_array|r|bits:19:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))) # 
// (!\myprocessor|my_regfile|valA[19]~397_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:19:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[19]~397_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:7:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|my_regfile|regs:5:reg_array|r|bits:19:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[19]~398_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[19]~398 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[19]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[19]~399 (
// Equation(s):
// \myprocessor|my_regfile|valA[19]~399_combout  = (\myprocessor|my_regfile|valA[8]~18_combout  & (((\myprocessor|my_regfile|valA[19]~398_combout )) # (!\myprocessor|my_regfile|valA[8]~17_combout ))) # (!\myprocessor|my_regfile|valA[8]~18_combout  & 
// (\myprocessor|my_regfile|valA[8]~17_combout  & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:19:r~q )))

	.dataa(\myprocessor|my_regfile|valA[8]~18_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~17_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|my_regfile|valA[19]~398_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[19]~399_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[19]~399 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valA[19]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valA[19]~400 (
// Equation(s):
// \myprocessor|my_regfile|valA[19]~400_combout  = (\myprocessor|my_regfile|valA[19]~399_combout  & (((\myprocessor|my_regfile|regs:3:reg_array|r|bits:19:r~q ) # (!\myprocessor|my_regfile|valA[8]~14_combout )))) # 
// (!\myprocessor|my_regfile|valA[19]~399_combout  & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:19:r~q  & ((\myprocessor|my_regfile|valA[8]~14_combout ))))

	.dataa(\myprocessor|my_regfile|regs:2:reg_array|r|bits:19:r~q ),
	.datab(\myprocessor|my_regfile|valA[19]~399_combout ),
	.datac(\myprocessor|my_regfile|regs:3:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|my_regfile|valA[8]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[19]~400_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[19]~400 .lut_mask = 16'hE2CC;
defparam \myprocessor|my_regfile|valA[19]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[19]~401 (
// Equation(s):
// \myprocessor|my_regfile|valA[19]~401_combout  = (\myprocessor|my_regfile|valA[8]~13_combout  & (((\myprocessor|my_regfile|valA[8]~10_combout )))) # (!\myprocessor|my_regfile|valA[8]~13_combout  & ((\myprocessor|my_regfile|valA[8]~10_combout  & 
// (\myprocessor|my_regfile|valA[19]~396_combout )) # (!\myprocessor|my_regfile|valA[8]~10_combout  & ((\myprocessor|my_regfile|valA[19]~400_combout )))))

	.dataa(\myprocessor|my_regfile|valA[19]~396_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datad(\myprocessor|my_regfile|valA[19]~400_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[19]~401_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[19]~401 .lut_mask = 16'hE3E0;
defparam \myprocessor|my_regfile|valA[19]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[19]~402 (
// Equation(s):
// \myprocessor|my_regfile|valA[19]~402_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:19:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:19:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:12:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|my_regfile|regs:14:reg_array|r|bits:19:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[19]~402_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[19]~402 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[19]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[19]~403 (
// Equation(s):
// \myprocessor|my_regfile|valA[19]~403_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[19]~402_combout  & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:19:r~q )) # 
// (!\myprocessor|my_regfile|valA[19]~402_combout  & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:19:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|valA[19]~402_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|valA[19]~402_combout ),
	.datac(\myprocessor|my_regfile|regs:15:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|my_regfile|regs:13:reg_array|r|bits:19:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[19]~403_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[19]~403 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[19]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[19]~385 (
// Equation(s):
// \myprocessor|my_regfile|valA[19]~385_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:19:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:19:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|my_regfile|regs:8:reg_array|r|bits:19:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[19]~385_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[19]~385 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valA[19]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[19]~386 (
// Equation(s):
// \myprocessor|my_regfile|valA[19]~386_combout  = (\myprocessor|my_regfile|valA[19]~385_combout  & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:19:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|my_regfile|valA[19]~385_combout  & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:19:r~q  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\myprocessor|my_regfile|valA[19]~385_combout ),
	.datab(\myprocessor|my_regfile|regs:10:reg_array|r|bits:19:r~q ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|my_regfile|regs:11:reg_array|r|bits:19:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[19]~386_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[19]~386 .lut_mask = 16'hEA4A;
defparam \myprocessor|my_regfile|valA[19]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[19]~404 (
// Equation(s):
// \myprocessor|my_regfile|valA[19]~404_combout  = (\myprocessor|my_regfile|valA[19]~401_combout  & ((\myprocessor|my_regfile|valA[19]~403_combout ) # ((!\myprocessor|my_regfile|valA[8]~13_combout )))) # (!\myprocessor|my_regfile|valA[19]~401_combout  & 
// (((\myprocessor|my_regfile|valA[8]~13_combout  & \myprocessor|my_regfile|valA[19]~386_combout ))))

	.dataa(\myprocessor|my_regfile|valA[19]~401_combout ),
	.datab(\myprocessor|my_regfile|valA[19]~403_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datad(\myprocessor|my_regfile|valA[19]~386_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[19]~404_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[19]~404 .lut_mask = 16'hDA8A;
defparam \myprocessor|my_regfile|valA[19]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N8
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~4 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~4_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[19]~404_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[18]~384_combout )))

	.dataa(\myprocessor|my_regfile|valA[19]~404_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datac(\myprocessor|my_regfile|valA[18]~384_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~4 .lut_mask = 16'hB8B8;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N14
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~25 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~25_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~4_combout )) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~6_combout )))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~4_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~6_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~25 .lut_mask = 16'hACAC;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N30
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxNxx|F[16]~3 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxNxx|F[16]~3_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~24_combout )) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~25_combout )))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~24_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~25_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxNxx|F[16]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxNxx|F[16]~3 .lut_mask = 16'hAAF0;
defparam \myprocessor|my_alu|shifter_inst|RxxNxx|F[16]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N30
cycloneive_lcell_comb \myprocessor|my_alu|R[8]~85 (
// Equation(s):
// \myprocessor|my_alu|R[8]~85_combout  = (\myprocessor|my_alu|R[0]~4_combout  & (\myprocessor|my_alu|shifter_inst|RxxNxx|F[16]~3_combout )) # (!\myprocessor|my_alu|R[0]~4_combout  & (((!\myprocessor|ALUSrc_mux|F[4]~6_combout  & 
// \myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~8_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxNxx|F[16]~3_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.datac(\myprocessor|my_alu|R[0]~4_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[8]~85_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[8]~85 .lut_mask = 16'hA3A0;
defparam \myprocessor|my_alu|R[8]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N24
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~16 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~16_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~7_combout ))) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~9_combout ))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~9_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~16 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N26
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~18 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~18_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~10_combout ))) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~17_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~17_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~18 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N8
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxNxx|F[8]~2 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxNxx|F[8]~2_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~16_combout )) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~18_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~16_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~18_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxNxx|F[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxNxx|F[8]~2 .lut_mask = 16'hCCF0;
defparam \myprocessor|my_alu|shifter_inst|RxxNxx|F[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
cycloneive_lcell_comb \myprocessor|my_alu|R[8]~84 (
// Equation(s):
// \myprocessor|my_alu|R[8]~84_combout  = (\myprocessor|my_alu|R[0]~5_combout  & (\myprocessor|my_alu|shifter_inst|RxNxxx|F~14_combout )) # (!\myprocessor|my_alu|R[0]~5_combout  & ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[8]~2_combout )))

	.dataa(\myprocessor|my_alu|shifter_inst|RxNxxx|F~14_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|R[0]~5_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxNxx|F[8]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[8]~84_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[8]~84 .lut_mask = 16'hAFA0;
defparam \myprocessor|my_alu|R[8]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneive_lcell_comb \myprocessor|my_alu|R[8]~86 (
// Equation(s):
// \myprocessor|my_alu|R[8]~86_combout  = (\myprocessor|my_alu|R[8]~85_combout  & ((\myprocessor|my_alu|R[8]~84_combout ) # (\myprocessor|my_alu|R[0]~4_combout  $ (\myprocessor|my_alu|R[0]~5_combout )))) # (!\myprocessor|my_alu|R[8]~85_combout  & 
// (\myprocessor|my_alu|R[8]~84_combout  & (\myprocessor|my_alu|R[0]~4_combout  $ (!\myprocessor|my_alu|R[0]~5_combout ))))

	.dataa(\myprocessor|my_alu|R[8]~85_combout ),
	.datab(\myprocessor|my_alu|R[0]~4_combout ),
	.datac(\myprocessor|my_alu|R[0]~5_combout ),
	.datad(\myprocessor|my_alu|R[8]~84_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[8]~86_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[8]~86 .lut_mask = 16'hEB28;
defparam \myprocessor|my_alu|R[8]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
cycloneive_lcell_comb \myprocessor|my_alu|R[8]~87 (
// Equation(s):
// \myprocessor|my_alu|R[8]~87_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [8])) # (!\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_regfile|valB[8]~318_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_control|ALUSrc~0_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\myprocessor|my_regfile|valB[8]~318_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[8]~87_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[8]~87 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_alu|R[8]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N4
cycloneive_lcell_comb \myprocessor|my_alu|R[8]~88 (
// Equation(s):
// \myprocessor|my_alu|R[8]~88_combout  = (\myprocessor|my_control|func[1]~1_combout  & ((\myprocessor|my_alu|R[8]~87_combout ))) # (!\myprocessor|my_control|func[1]~1_combout  & (\myprocessor|my_alu|R[8]~86_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|R[8]~86_combout ),
	.datac(\myprocessor|my_control|func[1]~1_combout ),
	.datad(\myprocessor|my_alu|R[8]~87_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[8]~88_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[8]~88 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_alu|R[8]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
cycloneive_lcell_comb \myprocessor|my_alu|R[8]~89 (
// Equation(s):
// \myprocessor|my_alu|R[8]~89_combout  = \myprocessor|ALUSrc_mux|F[8]~10_combout  $ (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|my_alu|adder_inst|lower|carry[8]~9_combout ))

	.dataa(\myprocessor|ALUSrc_mux|F[8]~10_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_control|func[0]~0_combout ),
	.datad(\myprocessor|my_alu|adder_inst|lower|carry[8]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[8]~89_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[8]~89 .lut_mask = 16'hA55A;
defparam \myprocessor|my_alu|R[8]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N14
cycloneive_lcell_comb \myprocessor|my_alu|R[8]~90 (
// Equation(s):
// \myprocessor|my_alu|R[8]~90_combout  = \myprocessor|my_regfile|valA[8]~224_combout  $ (((!\myprocessor|my_control|func[1]~1_combout  & \myprocessor|my_alu|R[8]~89_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_control|func[1]~1_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~224_combout ),
	.datad(\myprocessor|my_alu|R[8]~89_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[8]~90_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[8]~90 .lut_mask = 16'hC3F0;
defparam \myprocessor|my_alu|R[8]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
cycloneive_lcell_comb \myprocessor|my_alu|R[8]~91 (
// Equation(s):
// \myprocessor|my_alu|R[8]~91_combout  = (\myprocessor|my_alu|R[8]~88_combout  & ((\myprocessor|my_alu|R[0]~8_combout ) # ((\myprocessor|my_alu|R[8]~90_combout )))) # (!\myprocessor|my_alu|R[8]~88_combout  & (\myprocessor|my_alu|R[8]~90_combout  & 
// (\myprocessor|my_alu|R[0]~8_combout  $ (!\myprocessor|my_control|func[1]~1_combout ))))

	.dataa(\myprocessor|my_alu|R[0]~8_combout ),
	.datab(\myprocessor|my_alu|R[8]~88_combout ),
	.datac(\myprocessor|my_control|func[1]~1_combout ),
	.datad(\myprocessor|my_alu|R[8]~90_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[8]~91_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[8]~91 .lut_mask = 16'hED88;
defparam \myprocessor|my_alu|R[8]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\myprocessor|my_control|MemWrite~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|my_regfile|valB[11]~338_combout ,\myprocessor|my_regfile|valB[8]~318_combout }),
	.portaaddr({\myprocessor|my_alu|R[11]~99_combout ,\myprocessor|my_alu|R[10]~13_combout ,\myprocessor|my_alu|R[9]~83_combout ,\myprocessor|my_alu|R[8]~91_combout ,\myprocessor|my_alu|R[7]~69_combout ,\myprocessor|my_alu|R[6]~76_combout ,\myprocessor|my_alu|R[5]~57_combout ,
\myprocessor|my_alu|R[4]~62_combout ,\myprocessor|my_alu|R[3]~43_combout ,\myprocessor|my_alu|R[2]~49_combout ,\myprocessor|my_alu|R[1]~27_combout ,\myprocessor|my_alu|R[0]~21_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8 .init_file = "test-fibonacci-dmem.hex";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N6
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[8]~41 (
// Equation(s):
// \myprocessor|keyIn_mux|F[8]~41_combout  = (!\myprocessor|my_control|Jal~0_combout  & ((\myprocessor|Jal_mux|F[11]~0_combout  & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [8]))) # (!\myprocessor|Jal_mux|F[11]~0_combout  & 
// (\myprocessor|my_alu|R[8]~91_combout ))))

	.dataa(\myprocessor|my_control|Jal~0_combout ),
	.datab(\myprocessor|Jal_mux|F[11]~0_combout ),
	.datac(\myprocessor|my_alu|R[8]~91_combout ),
	.datad(\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[8]~41_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[8]~41 .lut_mask = 16'h5410;
defparam \myprocessor|keyIn_mux|F[8]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N16
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[8]~42 (
// Equation(s):
// \myprocessor|keyIn_mux|F[8]~42_combout  = (!\myps2|head~0_combout  & ((\myprocessor|keyIn_mux|F[8]~41_combout ) # ((\myprocessor|my_control|Jal~0_combout  & \myprocessor|PCNew[8]~16_combout ))))

	.dataa(\myprocessor|my_control|Jal~0_combout ),
	.datab(\myprocessor|PCNew[8]~16_combout ),
	.datac(\myps2|head~0_combout ),
	.datad(\myprocessor|keyIn_mux|F[8]~41_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[8]~42_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[8]~42 .lut_mask = 16'h0F08;
defparam \myprocessor|keyIn_mux|F[8]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N8
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[8]~43 (
// Equation(s):
// \myprocessor|keyIn_mux|F[8]~43_combout  = (\myprocessor|keyIn_mux|F[8]~40_combout ) # (\myprocessor|keyIn_mux|F[8]~42_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F[8]~40_combout ),
	.datad(\myprocessor|keyIn_mux|F[8]~42_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[8]~43_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[8]~43 .lut_mask = 16'hFFF0;
defparam \myprocessor|keyIn_mux|F[8]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N7
dffeas \myprocessor|my_regfile|regs:16:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[8]~43_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:16:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[8]~303 (
// Equation(s):
// \myprocessor|my_regfile|valB[8]~303_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[18]~19_combout )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout  & 
// (\myprocessor|my_regfile|regs:20:reg_array|r|bits:8:r~q )) # (!\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:8:r~q )))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|regs:20:reg_array|r|bits:8:r~q ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[8]~303_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[8]~303 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valB[8]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[8]~304 (
// Equation(s):
// \myprocessor|my_regfile|valB[8]~304_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[8]~303_combout  & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:8:r~q ))) # (!\myprocessor|my_regfile|valB[8]~303_combout  & 
// (\myprocessor|my_regfile|regs:23:reg_array|r|bits:8:r~q )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[8]~303_combout ))))

	.dataa(\myprocessor|my_regfile|regs:23:reg_array|r|bits:8:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|my_regfile|valB[8]~303_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[8]~304_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[8]~304 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[8]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[8]~305 (
// Equation(s):
// \myprocessor|my_regfile|valB[8]~305_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[18]~27_combout )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout  & 
// (\myprocessor|my_regfile|valB[8]~304_combout )) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|regs:18:reg_array|r|bits:8:r~q )))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|valB[8]~304_combout ),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[8]~305_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[8]~305 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valB[8]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[8]~306 (
// Equation(s):
// \myprocessor|my_regfile|valB[8]~306_combout  = (\myprocessor|my_regfile|valB[8]~305_combout  & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:8:r~q ) # (!\myprocessor|my_regfile|valB[18]~31_combout )))) # (!\myprocessor|my_regfile|valB[8]~305_combout 
//  & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:8:r~q  & ((\myprocessor|my_regfile|valB[18]~31_combout ))))

	.dataa(\myprocessor|my_regfile|regs:17:reg_array|r|bits:8:r~q ),
	.datab(\myprocessor|my_regfile|regs:19:reg_array|r|bits:8:r~q ),
	.datac(\myprocessor|my_regfile|valB[8]~305_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[8]~306_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[8]~306 .lut_mask = 16'hCAF0;
defparam \myprocessor|my_regfile|valB[8]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[8]~307 (
// Equation(s):
// \myprocessor|my_regfile|valB[8]~307_combout  = (\myprocessor|my_regfile|valB[18]~35_combout  & ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:8:r~q ) # ((\myprocessor|RegTar_mux|F[3]~0_combout )))) # (!\myprocessor|my_regfile|valB[18]~35_combout  & 
// (((!\myprocessor|RegTar_mux|F[3]~0_combout  & \myprocessor|my_regfile|valB[8]~306_combout ))))

	.dataa(\myprocessor|my_regfile|regs:16:reg_array|r|bits:8:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datac(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datad(\myprocessor|my_regfile|valB[8]~306_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[8]~307_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[8]~307 .lut_mask = 16'hCBC8;
defparam \myprocessor|my_regfile|valB[8]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[8]~301 (
// Equation(s):
// \myprocessor|my_regfile|valB[8]~301_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout ) # ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:8:r~q )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  
// & (!\myprocessor|my_regfile|valB[18]~27_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:8:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|my_regfile|regs:25:reg_array|r|bits:8:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[8]~301_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[8]~301 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[8]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[8]~299 (
// Equation(s):
// \myprocessor|my_regfile|valB[8]~299_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[18]~21_combout )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[18]~21_combout  & 
// (\myprocessor|my_regfile|regs:31:reg_array|r|bits:8:r~q )) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:8:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:31:reg_array|r|bits:8:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[8]~299_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[8]~299 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valB[8]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[8]~300 (
// Equation(s):
// \myprocessor|my_regfile|valB[8]~300_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[8]~299_combout  & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:8:r~q ))) # (!\myprocessor|my_regfile|valB[8]~299_combout  & 
// (\myprocessor|my_regfile|regs:28:reg_array|r|bits:8:r~q )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[8]~299_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|regs:28:reg_array|r|bits:8:r~q ),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|my_regfile|valB[8]~299_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[8]~300_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[8]~300 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[8]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[8]~302 (
// Equation(s):
// \myprocessor|my_regfile|valB[8]~302_combout  = (\myprocessor|my_regfile|valB[8]~301_combout  & (((\myprocessor|my_regfile|regs:27:reg_array|r|bits:8:r~q )) # (!\myprocessor|my_regfile|valB[18]~27_combout ))) # (!\myprocessor|my_regfile|valB[8]~301_combout 
//  & (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[8]~300_combout ))))

	.dataa(\myprocessor|my_regfile|valB[8]~301_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:27:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|my_regfile|valB[8]~300_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[8]~302_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[8]~302 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[8]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valB[8]~308 (
// Equation(s):
// \myprocessor|my_regfile|valB[8]~308_combout  = (\myprocessor|my_regfile|valB[8]~307_combout  & (((\myprocessor|my_regfile|regs:24:reg_array|r|bits:8:r~q )) # (!\myprocessor|RegTar_mux|F[3]~0_combout ))) # (!\myprocessor|my_regfile|valB[8]~307_combout  & 
// (\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[8]~302_combout ))))

	.dataa(\myprocessor|my_regfile|valB[8]~307_combout ),
	.datab(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datac(\myprocessor|my_regfile|regs:24:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|my_regfile|valB[8]~302_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[8]~308_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[8]~308 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[8]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[8]~309 (
// Equation(s):
// \myprocessor|my_regfile|valB[8]~309_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|valB[18]~19_combout )) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout  & 
// ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:8:r~q ))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:8:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|my_regfile|regs:12:reg_array|r|bits:8:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[8]~309_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[8]~309 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[8]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[8]~310 (
// Equation(s):
// \myprocessor|my_regfile|valB[8]~310_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[8]~309_combout  & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:8:r~q )) # (!\myprocessor|my_regfile|valB[8]~309_combout  & 
// ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:8:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|valB[8]~309_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|valB[8]~309_combout ),
	.datac(\myprocessor|my_regfile|regs:14:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|my_regfile|regs:15:reg_array|r|bits:8:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[8]~310_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[8]~310 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valB[8]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[8]~311 (
// Equation(s):
// \myprocessor|my_regfile|valB[8]~311_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout ) # ((\myprocessor|my_regfile|valB[8]~310_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & 
// (!\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:8:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|my_regfile|valB[8]~310_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[8]~311_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[8]~311 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[8]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[8]~312 (
// Equation(s):
// \myprocessor|my_regfile|valB[8]~312_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[8]~311_combout  & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:8:r~q )) # (!\myprocessor|my_regfile|valB[8]~311_combout  & 
// ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:8:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[8]~311_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|regs:11:reg_array|r|bits:8:r~q ),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|my_regfile|valB[8]~311_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[8]~312_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[8]~312 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valB[8]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[8]~313 (
// Equation(s):
// \myprocessor|my_regfile|valB[8]~313_combout  = (\myprocessor|my_regfile|valB[18]~66_combout  & ((\myprocessor|my_regfile|valB[18]~63_combout  & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:8:r~q )) # (!\myprocessor|my_regfile|valB[18]~63_combout  & 
// ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:8:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~66_combout  & (((\myprocessor|my_regfile|valB[18]~63_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~66_combout ),
	.datab(\myprocessor|my_regfile|regs:4:reg_array|r|bits:8:r~q ),
	.datac(\myprocessor|my_regfile|regs:5:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~63_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[8]~313_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[8]~313 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valB[8]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[8]~314 (
// Equation(s):
// \myprocessor|my_regfile|valB[8]~314_combout  = (\myprocessor|my_regfile|valB[8]~313_combout  & (((\myprocessor|my_regfile|regs:6:reg_array|r|bits:8:r~q ) # (!\myprocessor|my_regfile|valB[18]~67_combout )))) # (!\myprocessor|my_regfile|valB[8]~313_combout  
// & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:8:r~q  & ((\myprocessor|my_regfile|valB[18]~67_combout ))))

	.dataa(\myprocessor|my_regfile|regs:7:reg_array|r|bits:8:r~q ),
	.datab(\myprocessor|my_regfile|valB[8]~313_combout ),
	.datac(\myprocessor|my_regfile|regs:6:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~67_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[8]~314_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[8]~314 .lut_mask = 16'hE2CC;
defparam \myprocessor|my_regfile|valB[8]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valB[8]~315 (
// Equation(s):
// \myprocessor|my_regfile|valB[8]~315_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & (\myprocessor|my_regfile|valB[18]~52_combout )) # (!\myprocessor|my_regfile|valB[18]~50_combout  & ((\myprocessor|my_regfile|valB[18]~52_combout  & 
// (\myprocessor|my_regfile|regs:3:reg_array|r|bits:8:r~q )) # (!\myprocessor|my_regfile|valB[18]~52_combout  & ((\myprocessor|my_regfile|valB[8]~314_combout )))))

	.dataa(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datac(\myprocessor|my_regfile|regs:3:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|my_regfile|valB[8]~314_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[8]~315_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[8]~315 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valB[8]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[8]~316 (
// Equation(s):
// \myprocessor|my_regfile|valB[8]~316_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & ((\myprocessor|my_regfile|valB[8]~315_combout  & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:8:r~q )) # (!\myprocessor|my_regfile|valB[8]~315_combout  & 
// ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:8:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~50_combout  & (((\myprocessor|my_regfile|valB[8]~315_combout ))))

	.dataa(\myprocessor|my_regfile|regs:1:reg_array|r|bits:8:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|my_regfile|valB[8]~315_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[8]~316_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[8]~316 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valB[8]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[8]~317 (
// Equation(s):
// \myprocessor|my_regfile|valB[8]~317_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & ((\myprocessor|my_regfile|valB[8]~312_combout ) # ((\myprocessor|my_regfile|valB[18]~42_combout )))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & 
// (((!\myprocessor|my_regfile|valB[18]~42_combout  & \myprocessor|my_regfile|valB[8]~316_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datab(\myprocessor|my_regfile|valB[8]~312_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datad(\myprocessor|my_regfile|valB[8]~316_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[8]~317_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[8]~317 .lut_mask = 16'hADA8;
defparam \myprocessor|my_regfile|valB[8]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[8]~318 (
// Equation(s):
// \myprocessor|my_regfile|valB[8]~318_combout  = (\myprocessor|my_regfile|valB[18]~42_combout  & ((\myprocessor|my_regfile|valB[8]~317_combout  & ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:8:r~q ))) # (!\myprocessor|my_regfile|valB[8]~317_combout  & 
// (\myprocessor|my_regfile|valB[8]~308_combout )))) # (!\myprocessor|my_regfile|valB[18]~42_combout  & (((\myprocessor|my_regfile|valB[8]~317_combout ))))

	.dataa(\myprocessor|my_regfile|valB[8]~308_combout ),
	.datab(\myprocessor|my_regfile|regs:8:reg_array|r|bits:8:r~q ),
	.datac(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datad(\myprocessor|my_regfile|valB[8]~317_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[8]~318_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[8]~318 .lut_mask = 16'hCFA0;
defparam \myprocessor|my_regfile|valB[8]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N16
cycloneive_lcell_comb \myprocessor|Jr_mux|F[8]~34 (
// Equation(s):
// \myprocessor|Jr_mux|F[8]~34_combout  = (\myprocessor|my_control|Jr~0_combout  & ((\myprocessor|my_regfile|valB[8]~318_combout ))) # (!\myprocessor|my_control|Jr~0_combout  & (\myprocessor|Jr_mux|F[8]~33_combout ))

	.dataa(\myprocessor|Jr_mux|F[8]~33_combout ),
	.datab(\myprocessor|my_regfile|valB[8]~318_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_control|Jr~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[8]~34_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[8]~34 .lut_mask = 16'hCCAA;
defparam \myprocessor|Jr_mux|F[8]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N17
dffeas \myprocessor|my_PC|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|Jr_mux|F[8]~34_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_PC|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_PC|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|my_PC|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N22
cycloneive_lcell_comb \myprocessor|PCNew[9]~18 (
// Equation(s):
// \myprocessor|PCNew[9]~18_combout  = (\myprocessor|my_PC|bits:9:r~q  & (!\myprocessor|PCNew[8]~17 )) # (!\myprocessor|my_PC|bits:9:r~q  & ((\myprocessor|PCNew[8]~17 ) # (GND)))
// \myprocessor|PCNew[9]~19  = CARRY((!\myprocessor|PCNew[8]~17 ) # (!\myprocessor|my_PC|bits:9:r~q ))

	.dataa(gnd),
	.datab(\myprocessor|my_PC|bits:9:r~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|PCNew[8]~17 ),
	.combout(\myprocessor|PCNew[9]~18_combout ),
	.cout(\myprocessor|PCNew[9]~19 ));
// synopsys translate_off
defparam \myprocessor|PCNew[9]~18 .lut_mask = 16'h3C3F;
defparam \myprocessor|PCNew[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\myprocessor|my_control|MemWrite~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|my_regfile|valB[9]~298_combout ,\myprocessor|my_regfile|valB[6]~278_combout }),
	.portaaddr({\myprocessor|my_alu|R[11]~99_combout ,\myprocessor|my_alu|R[10]~13_combout ,\myprocessor|my_alu|R[9]~83_combout ,\myprocessor|my_alu|R[8]~91_combout ,\myprocessor|my_alu|R[7]~69_combout ,\myprocessor|my_alu|R[6]~76_combout ,\myprocessor|my_alu|R[5]~57_combout ,
\myprocessor|my_alu|R[4]~62_combout ,\myprocessor|my_alu|R[3]~43_combout ,\myprocessor|my_alu|R[2]~49_combout ,\myprocessor|my_alu|R[1]~27_combout ,\myprocessor|my_alu|R[0]~21_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "test-fibonacci-dmem.hex";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005411455;
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N20
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~38 (
// Equation(s):
// \myprocessor|keyIn_mux|F~38_combout  = (!\myprocessor|my_control|Jal~0_combout  & ((\myprocessor|Jal_mux|F[11]~0_combout  & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [9]))) # (!\myprocessor|Jal_mux|F[11]~0_combout  & 
// (\myprocessor|my_alu|R[9]~83_combout ))))

	.dataa(\myprocessor|my_alu|R[9]~83_combout ),
	.datab(\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\myprocessor|Jal_mux|F[11]~0_combout ),
	.datad(\myprocessor|my_control|Jal~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~38_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~38 .lut_mask = 16'h00CA;
defparam \myprocessor|keyIn_mux|F~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N22
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~39 (
// Equation(s):
// \myprocessor|keyIn_mux|F~39_combout  = (!\myps2|head~0_combout  & ((\myprocessor|keyIn_mux|F~38_combout ) # ((\myprocessor|my_control|Jal~0_combout  & \myprocessor|PCNew[9]~18_combout ))))

	.dataa(\myprocessor|my_control|Jal~0_combout ),
	.datab(\myprocessor|PCNew[9]~18_combout ),
	.datac(\myps2|head~0_combout ),
	.datad(\myprocessor|keyIn_mux|F~38_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~39_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~39 .lut_mask = 16'h0F08;
defparam \myprocessor|keyIn_mux|F~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N9
dffeas \myprocessor|my_regfile|regs:11:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~39_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:11:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[9]~225 (
// Equation(s):
// \myprocessor|my_regfile|valA[9]~225_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [18] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:9:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (\myprocessor|my_regfile|regs:8:reg_array|r|bits:9:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|regs:8:reg_array|r|bits:9:r~q ),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[9]~225_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[9]~225 .lut_mask = 16'hFA44;
defparam \myprocessor|my_regfile|valA[9]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[9]~226 (
// Equation(s):
// \myprocessor|my_regfile|valA[9]~226_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[9]~225_combout  & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:9:r~q )) # 
// (!\myprocessor|my_regfile|valA[9]~225_combout  & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:9:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[9]~225_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|regs:11:reg_array|r|bits:9:r~q ),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|my_regfile|valA[9]~225_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[9]~226_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[9]~226 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valA[9]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[9]~237 (
// Equation(s):
// \myprocessor|my_regfile|valA[9]~237_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:9:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (\myprocessor|my_regfile|regs:4:reg_array|r|bits:9:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:4:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|my_regfile|regs:6:reg_array|r|bits:9:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[9]~237_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[9]~237 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[9]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[9]~238 (
// Equation(s):
// \myprocessor|my_regfile|valA[9]~238_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[9]~237_combout  & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:9:r~q ))) # 
// (!\myprocessor|my_regfile|valA[9]~237_combout  & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:9:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_regfile|valA[9]~237_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|regs:5:reg_array|r|bits:9:r~q ),
	.datac(\myprocessor|my_regfile|regs:7:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|my_regfile|valA[9]~237_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[9]~238_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[9]~238 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[9]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[9]~239 (
// Equation(s):
// \myprocessor|my_regfile|valA[9]~239_combout  = (\myprocessor|my_regfile|valA[8]~17_combout  & ((\myprocessor|my_regfile|valA[8]~18_combout  & (\myprocessor|my_regfile|valA[9]~238_combout )) # (!\myprocessor|my_regfile|valA[8]~18_combout  & 
// ((\myprocessor|my_regfile|regs:1:reg_array|r|bits:9:r~q ))))) # (!\myprocessor|my_regfile|valA[8]~17_combout  & (((\myprocessor|my_regfile|valA[8]~18_combout ))))

	.dataa(\myprocessor|my_regfile|valA[9]~238_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~17_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|my_regfile|valA[8]~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[9]~239_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[9]~239 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valA[9]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[9]~240 (
// Equation(s):
// \myprocessor|my_regfile|valA[9]~240_combout  = (\myprocessor|my_regfile|valA[9]~239_combout  & (((\myprocessor|my_regfile|regs:3:reg_array|r|bits:9:r~q )) # (!\myprocessor|my_regfile|valA[8]~14_combout ))) # (!\myprocessor|my_regfile|valA[9]~239_combout  
// & (\myprocessor|my_regfile|valA[8]~14_combout  & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:9:r~q )))

	.dataa(\myprocessor|my_regfile|valA[9]~239_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~14_combout ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|my_regfile|regs:3:reg_array|r|bits:9:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[9]~240_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[9]~240 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valA[9]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[9]~231 (
// Equation(s):
// \myprocessor|my_regfile|valA[9]~231_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:9:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (\myprocessor|my_regfile|regs:16:reg_array|r|bits:9:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|my_regfile|regs:24:reg_array|r|bits:9:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[9]~231_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[9]~231 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[9]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[9]~232 (
// Equation(s):
// \myprocessor|my_regfile|valA[9]~232_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[9]~231_combout  & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:9:r~q ))) # 
// (!\myprocessor|my_regfile|valA[9]~231_combout  & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:9:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|valA[9]~231_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:20:reg_array|r|bits:9:r~q ),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|my_regfile|valA[9]~231_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[9]~232_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[9]~232 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[9]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[9]~229 (
// Equation(s):
// \myprocessor|my_regfile|valA[9]~229_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:9:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (\myprocessor|my_regfile|regs:18:reg_array|r|bits:9:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|my_regfile|regs:22:reg_array|r|bits:9:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[9]~229_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[9]~229 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[9]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[9]~230 (
// Equation(s):
// \myprocessor|my_regfile|valA[9]~230_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[9]~229_combout  & (\myprocessor|my_regfile|regs:30:reg_array|r|bits:9:r~q )) # 
// (!\myprocessor|my_regfile|valA[9]~229_combout  & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:9:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|valA[9]~229_combout ))))

	.dataa(\myprocessor|my_regfile|regs:30:reg_array|r|bits:9:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|my_regfile|valA[9]~229_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[9]~230_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[9]~230 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valA[9]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[9]~233 (
// Equation(s):
// \myprocessor|my_regfile|valA[9]~233_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]) # (\myprocessor|my_regfile|valA[9]~230_combout )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|valA[9]~232_combout  & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|valA[9]~232_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|my_regfile|valA[9]~230_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[9]~233_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[9]~233 .lut_mask = 16'hAEA4;
defparam \myprocessor|my_regfile|valA[9]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[9]~234 (
// Equation(s):
// \myprocessor|my_regfile|valA[9]~234_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [20] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:23:reg_array|r|bits:9:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:9:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|regs:23:reg_array|r|bits:9:r~q ),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[9]~234_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[9]~234 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valA[9]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[9]~235 (
// Equation(s):
// \myprocessor|my_regfile|valA[9]~235_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[9]~234_combout  & (\myprocessor|my_regfile|regs:31:reg_array|r|bits:9:r~q )) # 
// (!\myprocessor|my_regfile|valA[9]~234_combout  & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:9:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|valA[9]~234_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|valA[9]~234_combout ),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|my_regfile|regs:27:reg_array|r|bits:9:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[9]~235_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[9]~235 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[9]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[9]~227 (
// Equation(s):
// \myprocessor|my_regfile|valA[9]~227_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [19] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:9:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:9:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:25:reg_array|r|bits:9:r~q ),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[9]~227_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[9]~227 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valA[9]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[9]~228 (
// Equation(s):
// \myprocessor|my_regfile|valA[9]~228_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[9]~227_combout  & (\myprocessor|my_regfile|regs:29:reg_array|r|bits:9:r~q )) # 
// (!\myprocessor|my_regfile|valA[9]~227_combout  & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:9:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|valA[9]~227_combout ))))

	.dataa(\myprocessor|my_regfile|regs:29:reg_array|r|bits:9:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|valA[9]~227_combout ),
	.datad(\myprocessor|my_regfile|regs:21:reg_array|r|bits:9:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[9]~228_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[9]~228 .lut_mask = 16'hBCB0;
defparam \myprocessor|my_regfile|valA[9]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[9]~236 (
// Equation(s):
// \myprocessor|my_regfile|valA[9]~236_combout  = (\myprocessor|my_regfile|valA[9]~233_combout  & ((\myprocessor|my_regfile|valA[9]~235_combout ) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|my_regfile|valA[9]~233_combout  & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & \myprocessor|my_regfile|valA[9]~228_combout ))))

	.dataa(\myprocessor|my_regfile|valA[9]~233_combout ),
	.datab(\myprocessor|my_regfile|valA[9]~235_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|my_regfile|valA[9]~228_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[9]~236_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[9]~236 .lut_mask = 16'hDA8A;
defparam \myprocessor|my_regfile|valA[9]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[9]~241 (
// Equation(s):
// \myprocessor|my_regfile|valA[9]~241_combout  = (\myprocessor|my_regfile|valA[8]~10_combout  & ((\myprocessor|my_regfile|valA[8]~13_combout ) # ((\myprocessor|my_regfile|valA[9]~236_combout )))) # (!\myprocessor|my_regfile|valA[8]~10_combout  & 
// (!\myprocessor|my_regfile|valA[8]~13_combout  & (\myprocessor|my_regfile|valA[9]~240_combout )))

	.dataa(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datac(\myprocessor|my_regfile|valA[9]~240_combout ),
	.datad(\myprocessor|my_regfile|valA[9]~236_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[9]~241_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[9]~241 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[9]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[9]~242 (
// Equation(s):
// \myprocessor|my_regfile|valA[9]~242_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:9:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:9:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:14:reg_array|r|bits:9:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:12:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[9]~242_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[9]~242 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valA[9]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[9]~243 (
// Equation(s):
// \myprocessor|my_regfile|valA[9]~243_combout  = (\myprocessor|my_regfile|valA[9]~242_combout  & (((\myprocessor|my_regfile|regs:15:reg_array|r|bits:9:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))) # 
// (!\myprocessor|my_regfile|valA[9]~242_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:9:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[9]~242_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:15:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|my_regfile|regs:13:reg_array|r|bits:9:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[9]~243_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[9]~243 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[9]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[9]~244 (
// Equation(s):
// \myprocessor|my_regfile|valA[9]~244_combout  = (\myprocessor|my_regfile|valA[8]~13_combout  & ((\myprocessor|my_regfile|valA[9]~241_combout  & ((\myprocessor|my_regfile|valA[9]~243_combout ))) # (!\myprocessor|my_regfile|valA[9]~241_combout  & 
// (\myprocessor|my_regfile|valA[9]~226_combout )))) # (!\myprocessor|my_regfile|valA[8]~13_combout  & (((\myprocessor|my_regfile|valA[9]~241_combout ))))

	.dataa(\myprocessor|my_regfile|valA[9]~226_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datac(\myprocessor|my_regfile|valA[9]~241_combout ),
	.datad(\myprocessor|my_regfile|valA[9]~243_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[9]~244_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[9]~244 .lut_mask = 16'hF838;
defparam \myprocessor|my_regfile|valA[9]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~30 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~30_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[10]~264_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[9]~244_combout )))

	.dataa(\myprocessor|my_regfile|valA[10]~264_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datad(\myprocessor|my_regfile|valA[9]~244_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~30 .lut_mask = 16'hAFA0;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~31 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~31_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~29_combout ))) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~30_combout ))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~30_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~29_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~31 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N2
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxNxx|F[21]~9 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxNxx|F[21]~9_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~38_combout ))) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~41_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~41_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~38_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxNxx|F[21]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxNxx|F[21]~9 .lut_mask = 16'hF0CC;
defparam \myprocessor|my_alu|shifter_inst|RxxNxx|F[21]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N4
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxNxxx|F[21]~9 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxNxxx|F[21]~9_combout  = (\myprocessor|ALUSrc_mux|F[3]~3_combout  & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~35_combout  & ((!\myprocessor|ALUSrc_mux|F[2]~4_combout )))) # (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & 
// (((\myprocessor|my_alu|shifter_inst|RxxNxx|F[21]~9_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~35_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|RxxNxx|F[21]~9_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxNxxx|F[21]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F[21]~9 .lut_mask = 16'h0CAC;
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F[21]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N20
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxNxx|F[13]~8 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxNxx|F[13]~8_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~44_combout ))) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~28_combout ))

	.dataa(gnd),
	.datab(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~28_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~44_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxNxx|F[13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxNxx|F[13]~8 .lut_mask = 16'hFC30;
defparam \myprocessor|my_alu|shifter_inst|RxxNxx|F[13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
cycloneive_lcell_comb \myprocessor|my_alu|R[5]~52 (
// Equation(s):
// \myprocessor|my_alu|R[5]~52_combout  = (\myprocessor|my_alu|R[4]~51_combout  & (((\myprocessor|my_alu|shifter_inst|RxxNxx|F[13]~8_combout ) # (\myprocessor|my_alu|R[4]~50_combout )))) # (!\myprocessor|my_alu|R[4]~51_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxNx|F[5]~33_combout  & ((!\myprocessor|my_alu|R[4]~50_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxxNx|F[5]~33_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|RxxNxx|F[13]~8_combout ),
	.datac(\myprocessor|my_alu|R[4]~51_combout ),
	.datad(\myprocessor|my_alu|R[4]~50_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[5]~52_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[5]~52 .lut_mask = 16'hF0CA;
defparam \myprocessor|my_alu|R[5]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
cycloneive_lcell_comb \myprocessor|my_alu|R[5]~53 (
// Equation(s):
// \myprocessor|my_alu|R[5]~53_combout  = (\myprocessor|my_alu|R[4]~50_combout  & ((\myprocessor|my_alu|R[5]~52_combout  & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F[21]~9_combout ))) # (!\myprocessor|my_alu|R[5]~52_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~31_combout )))) # (!\myprocessor|my_alu|R[4]~50_combout  & (((\myprocessor|my_alu|R[5]~52_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~31_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|RxNxxx|F[21]~9_combout ),
	.datac(\myprocessor|my_alu|R[4]~50_combout ),
	.datad(\myprocessor|my_alu|R[5]~52_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[5]~53_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[5]~53 .lut_mask = 16'hCFA0;
defparam \myprocessor|my_alu|R[5]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N22
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|lower|sum[5] (
// Equation(s):
// \myprocessor|my_alu|adder_inst|lower|sum [5] = \myprocessor|my_alu|adder_inst|lower|carry[5]~6_combout  $ (\myprocessor|my_regfile|valA[5]~164_combout  $ (\myprocessor|ALUSrc_mux|F[5]~5_combout  $ (\myprocessor|my_control|func[0]~0_combout )))

	.dataa(\myprocessor|my_alu|adder_inst|lower|carry[5]~6_combout ),
	.datab(\myprocessor|my_regfile|valA[5]~164_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[5]~5_combout ),
	.datad(\myprocessor|my_control|func[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|lower|sum [5]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|lower|sum[5] .lut_mask = 16'h6996;
defparam \myprocessor|my_alu|adder_inst|lower|sum[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N28
cycloneive_lcell_comb \myprocessor|my_alu|R_and[5] (
// Equation(s):
// \myprocessor|my_alu|R_and [5] = (\myprocessor|my_regfile|valA[5]~164_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [5])) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// ((\myprocessor|my_regfile|valB[5]~218_combout )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\myprocessor|my_regfile|valB[5]~218_combout ),
	.datac(\myprocessor|my_control|ALUSrc~0_combout ),
	.datad(\myprocessor|my_regfile|valA[5]~164_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R_and [5]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R_and[5] .lut_mask = 16'hAC00;
defparam \myprocessor|my_alu|R_and[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N22
cycloneive_lcell_comb \myprocessor|my_alu|R[5]~55 (
// Equation(s):
// \myprocessor|my_alu|R[5]~55_combout  = (\myprocessor|my_alu|R[4]~54_combout  & (((!\myprocessor|my_control|func[2]~2_combout  & \myprocessor|my_alu|R_and [5])))) # (!\myprocessor|my_alu|R[4]~54_combout  & ((\myprocessor|my_alu|adder_inst|lower|sum [5]) # 
// ((\myprocessor|my_control|func[2]~2_combout ))))

	.dataa(\myprocessor|my_alu|R[4]~54_combout ),
	.datab(\myprocessor|my_alu|adder_inst|lower|sum [5]),
	.datac(\myprocessor|my_control|func[2]~2_combout ),
	.datad(\myprocessor|my_alu|R_and [5]),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[5]~55_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[5]~55 .lut_mask = 16'h5E54;
defparam \myprocessor|my_alu|R[5]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxNxxx|F~1 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxNxxx|F~1_combout  = (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & ((\myprocessor|ALUSrc_mux|F[2]~4_combout  & (\myprocessor|my_alu|shifter_inst|LxxxNx|F~55_combout )) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~15_combout )))))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxxNx|F~55_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~15_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxNxxx|F~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F~1 .lut_mask = 16'h0A0C;
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N20
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LNxxxx|F~24 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LNxxxx|F~24_combout  = (\myprocessor|my_alu|shifter_inst|LxNxxx|F~1_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4]))) # 
// (!\myprocessor|my_control|ALUSrc~0_combout  & (!\myprocessor|my_regfile|valB[4]~238_combout ))))

	.dataa(\myprocessor|my_regfile|valB[4]~238_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\myprocessor|my_control|ALUSrc~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxNxxx|F~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LNxxxx|F~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~24 .lut_mask = 16'h3500;
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N16
cycloneive_lcell_comb \myprocessor|my_alu|R[5]~56 (
// Equation(s):
// \myprocessor|my_alu|R[5]~56_combout  = (\myprocessor|my_control|func[2]~2_combout  & ((\myprocessor|my_alu|R[5]~55_combout  & ((\myprocessor|my_alu|shifter_inst|LNxxxx|F~24_combout ))) # (!\myprocessor|my_alu|R[5]~55_combout  & 
// (\myprocessor|my_alu|R[5]~53_combout )))) # (!\myprocessor|my_control|func[2]~2_combout  & (((\myprocessor|my_alu|R[5]~55_combout ))))

	.dataa(\myprocessor|my_control|func[2]~2_combout ),
	.datab(\myprocessor|my_alu|R[5]~53_combout ),
	.datac(\myprocessor|my_alu|R[5]~55_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LNxxxx|F~24_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[5]~56_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[5]~56 .lut_mask = 16'hF858;
defparam \myprocessor|my_alu|R[5]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N10
cycloneive_lcell_comb \myprocessor|my_alu|R[5]~57 (
// Equation(s):
// \myprocessor|my_alu|R[5]~57_combout  = (\myprocessor|my_alu|R[4]~28_combout  & ((\myprocessor|my_regfile|valA[5]~164_combout ) # ((\myprocessor|ALUSrc_mux|F[5]~5_combout )))) # (!\myprocessor|my_alu|R[4]~28_combout  & 
// (((\myprocessor|my_alu|R[5]~56_combout ))))

	.dataa(\myprocessor|my_alu|R[4]~28_combout ),
	.datab(\myprocessor|my_regfile|valA[5]~164_combout ),
	.datac(\myprocessor|my_alu|R[5]~56_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[5]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[5]~57_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[5]~57 .lut_mask = 16'hFAD8;
defparam \myprocessor|my_alu|R[5]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\myprocessor|my_control|MemWrite~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|my_regfile|valB[5]~218_combout ,\myprocessor|my_regfile|valB[2]~198_combout }),
	.portaaddr({\myprocessor|my_alu|R[11]~99_combout ,\myprocessor|my_alu|R[10]~13_combout ,\myprocessor|my_alu|R[9]~83_combout ,\myprocessor|my_alu|R[8]~91_combout ,\myprocessor|my_alu|R[7]~69_combout ,\myprocessor|my_alu|R[6]~76_combout ,\myprocessor|my_alu|R[5]~57_combout ,
\myprocessor|my_alu|R[4]~62_combout ,\myprocessor|my_alu|R[3]~43_combout ,\myprocessor|my_alu|R[2]~49_combout ,\myprocessor|my_alu|R[1]~27_combout ,\myprocessor|my_alu|R[0]~21_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "test-fibonacci-dmem.hex";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BA2ACBBEF9;
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N22
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[2]~20 (
// Equation(s):
// \myprocessor|keyIn_mux|F[2]~20_combout  = (\myprocessor|keyIn_mux|F~2_combout  & ((\myprocessor|Jal_mux|F[11]~0_combout  & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [2]))) # (!\myprocessor|Jal_mux|F[11]~0_combout  & 
// (\myprocessor|my_alu|R[2]~49_combout ))))

	.dataa(\myprocessor|Jal_mux|F[11]~0_combout ),
	.datab(\myprocessor|my_alu|R[2]~49_combout ),
	.datac(\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\myprocessor|keyIn_mux|F~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[2]~20 .lut_mask = 16'hE400;
defparam \myprocessor|keyIn_mux|F[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N14
cycloneive_lcell_comb \myps2|fifo~27 (
// Equation(s):
// \myps2|fifo~27_combout  = (\resetn~input_o  & \myps2|fifo~24_combout )

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(gnd),
	.datad(\myps2|fifo~24_combout ),
	.cin(gnd),
	.combout(\myps2|fifo~27_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|fifo~27 .lut_mask = 16'hCC00;
defparam \myps2|fifo~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N18
cycloneive_lcell_comb \myps2|tail[0]~5 (
// Equation(s):
// \myps2|tail[0]~5_combout  = \myps2|tail [0] $ (VCC)
// \myps2|tail[0]~6  = CARRY(\myps2|tail [0])

	.dataa(\myps2|tail [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myps2|tail[0]~5_combout ),
	.cout(\myps2|tail[0]~6 ));
// synopsys translate_off
defparam \myps2|tail[0]~5 .lut_mask = 16'h55AA;
defparam \myps2|tail[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y37_N19
dffeas \myps2|tail[0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|tail[0]~5_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|fifo~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|tail [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|tail[0] .is_wysiwyg = "true";
defparam \myps2|tail[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N20
cycloneive_lcell_comb \myps2|tail[1]~7 (
// Equation(s):
// \myps2|tail[1]~7_combout  = (\myps2|tail [1] & (!\myps2|tail[0]~6 )) # (!\myps2|tail [1] & ((\myps2|tail[0]~6 ) # (GND)))
// \myps2|tail[1]~8  = CARRY((!\myps2|tail[0]~6 ) # (!\myps2|tail [1]))

	.dataa(gnd),
	.datab(\myps2|tail [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myps2|tail[0]~6 ),
	.combout(\myps2|tail[1]~7_combout ),
	.cout(\myps2|tail[1]~8 ));
// synopsys translate_off
defparam \myps2|tail[1]~7 .lut_mask = 16'h3C3F;
defparam \myps2|tail[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y37_N21
dffeas \myps2|tail[1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|tail[1]~7_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|fifo~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|tail [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|tail[1] .is_wysiwyg = "true";
defparam \myps2|tail[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N22
cycloneive_lcell_comb \myps2|tail[2]~9 (
// Equation(s):
// \myps2|tail[2]~9_combout  = (\myps2|tail [2] & (\myps2|tail[1]~8  $ (GND))) # (!\myps2|tail [2] & (!\myps2|tail[1]~8  & VCC))
// \myps2|tail[2]~10  = CARRY((\myps2|tail [2] & !\myps2|tail[1]~8 ))

	.dataa(\myps2|tail [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myps2|tail[1]~8 ),
	.combout(\myps2|tail[2]~9_combout ),
	.cout(\myps2|tail[2]~10 ));
// synopsys translate_off
defparam \myps2|tail[2]~9 .lut_mask = 16'hA50A;
defparam \myps2|tail[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y37_N23
dffeas \myps2|tail[2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|tail[2]~9_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|fifo~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|tail [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|tail[2] .is_wysiwyg = "true";
defparam \myps2|tail[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N24
cycloneive_lcell_comb \myps2|tail[3]~11 (
// Equation(s):
// \myps2|tail[3]~11_combout  = (\myps2|tail [3] & (!\myps2|tail[2]~10 )) # (!\myps2|tail [3] & ((\myps2|tail[2]~10 ) # (GND)))
// \myps2|tail[3]~12  = CARRY((!\myps2|tail[2]~10 ) # (!\myps2|tail [3]))

	.dataa(gnd),
	.datab(\myps2|tail [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myps2|tail[2]~10 ),
	.combout(\myps2|tail[3]~11_combout ),
	.cout(\myps2|tail[3]~12 ));
// synopsys translate_off
defparam \myps2|tail[3]~11 .lut_mask = 16'h3C3F;
defparam \myps2|tail[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y37_N25
dffeas \myps2|tail[3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|tail[3]~11_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|fifo~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|tail [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|tail[3] .is_wysiwyg = "true";
defparam \myps2|tail[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N26
cycloneive_lcell_comb \myps2|tail[4]~13 (
// Equation(s):
// \myps2|tail[4]~13_combout  = \myps2|tail [4] $ (!\myps2|tail[3]~12 )

	.dataa(\myps2|tail [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\myps2|tail[3]~12 ),
	.combout(\myps2|tail[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|tail[4]~13 .lut_mask = 16'hA5A5;
defparam \myps2|tail[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y37_N27
dffeas \myps2|tail[4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|tail[4]~13_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|fifo~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|tail [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|tail[4] .is_wysiwyg = "true";
defparam \myps2|tail[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y37_N23
dffeas \myps2|head[0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|Add4~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|head [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|head[0] .is_wysiwyg = "true";
defparam \myps2|head[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y37_N22
cycloneive_lcell_comb \myps2|Add4~0 (
// Equation(s):
// \myps2|Add4~0_combout  = (\myps2|head [0] & (\myps2|process_2~0_combout  $ (VCC))) # (!\myps2|head [0] & (\myps2|process_2~0_combout  & VCC))
// \myps2|Add4~1  = CARRY((\myps2|head [0] & \myps2|process_2~0_combout ))

	.dataa(\myps2|head [0]),
	.datab(\myps2|process_2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myps2|Add4~0_combout ),
	.cout(\myps2|Add4~1 ));
// synopsys translate_off
defparam \myps2|Add4~0 .lut_mask = 16'h6688;
defparam \myps2|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y37_N25
dffeas \myps2|head[1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|Add4~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|head [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|head[1] .is_wysiwyg = "true";
defparam \myps2|head[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y37_N24
cycloneive_lcell_comb \myps2|Add4~2 (
// Equation(s):
// \myps2|Add4~2_combout  = (\myps2|head [1] & (!\myps2|Add4~1 )) # (!\myps2|head [1] & ((\myps2|Add4~1 ) # (GND)))
// \myps2|Add4~3  = CARRY((!\myps2|Add4~1 ) # (!\myps2|head [1]))

	.dataa(\myps2|head [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myps2|Add4~1 ),
	.combout(\myps2|Add4~2_combout ),
	.cout(\myps2|Add4~3 ));
// synopsys translate_off
defparam \myps2|Add4~2 .lut_mask = 16'h5A5F;
defparam \myps2|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y37_N27
dffeas \myps2|head[2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|Add4~4_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|head [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|head[2] .is_wysiwyg = "true";
defparam \myps2|head[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y37_N26
cycloneive_lcell_comb \myps2|Add4~4 (
// Equation(s):
// \myps2|Add4~4_combout  = (\myps2|head [2] & (\myps2|Add4~3  $ (GND))) # (!\myps2|head [2] & (!\myps2|Add4~3  & VCC))
// \myps2|Add4~5  = CARRY((\myps2|head [2] & !\myps2|Add4~3 ))

	.dataa(\myps2|head [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myps2|Add4~3 ),
	.combout(\myps2|Add4~4_combout ),
	.cout(\myps2|Add4~5 ));
// synopsys translate_off
defparam \myps2|Add4~4 .lut_mask = 16'hA50A;
defparam \myps2|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y37_N29
dffeas \myps2|head[3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|Add4~6_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|head [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|head[3] .is_wysiwyg = "true";
defparam \myps2|head[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y37_N28
cycloneive_lcell_comb \myps2|Add4~6 (
// Equation(s):
// \myps2|Add4~6_combout  = (\myps2|head [3] & (!\myps2|Add4~5 )) # (!\myps2|head [3] & ((\myps2|Add4~5 ) # (GND)))
// \myps2|Add4~7  = CARRY((!\myps2|Add4~5 ) # (!\myps2|head [3]))

	.dataa(gnd),
	.datab(\myps2|head [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myps2|Add4~5 ),
	.combout(\myps2|Add4~6_combout ),
	.cout(\myps2|Add4~7 ));
// synopsys translate_off
defparam \myps2|Add4~6 .lut_mask = 16'h3C3F;
defparam \myps2|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y37_N31
dffeas \myps2|head[4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|Add4~8_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|head [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|head[4] .is_wysiwyg = "true";
defparam \myps2|head[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y37_N30
cycloneive_lcell_comb \myps2|Add4~8 (
// Equation(s):
// \myps2|Add4~8_combout  = \myps2|head [4] $ (!\myps2|Add4~7 )

	.dataa(\myps2|head [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\myps2|Add4~7 ),
	.combout(\myps2|Add4~8_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Add4~8 .lut_mask = 16'hA5A5;
defparam \myps2|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \myps2|fifo_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\myps2|fifo~27_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\myps2|Mux0~8_combout ,\myps2|Mux7~17_combout ,\myps2|Mux2~11_combout ,\myps2|Mux3~6_combout ,\myps2|Mux4~9_combout ,\myps2|Mux5~7_combout ,\myps2|Mux6~9_combout }),
	.portaaddr({\myps2|tail [4],\myps2|tail [3],\myps2|tail [2],\myps2|tail [1],\myps2|tail [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\myps2|Add4~8_combout ,\myps2|Add4~6_combout ,\myps2|Add4~4_combout ,\myps2|Add4~2_combout ,\myps2|Add4~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ALTSYNCRAM";
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 7;
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 7;
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N10
cycloneive_lcell_comb \myps2|fifo~13feeder (
// Equation(s):
// \myps2|fifo~13feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|fifo~13feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|fifo~13feeder .lut_mask = 16'hFFFF;
defparam \myps2|fifo~13feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N11
dffeas \myps2|fifo~13 (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|fifo~13feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo~13 .is_wysiwyg = "true";
defparam \myps2|fifo~13 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y37_N11
dffeas \myps2|fifo_rtl_0_bypass[9] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|tail [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y37_N15
dffeas \myps2|fifo_rtl_0_bypass[0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|fifo~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y37_N13
dffeas \myps2|fifo_rtl_0_bypass[10] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|Add4~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N6
cycloneive_lcell_comb \myps2|fifo_rtl_0_bypass[7]~feeder (
// Equation(s):
// \myps2|fifo_rtl_0_bypass[7]~feeder_combout  = \myps2|tail [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|tail [3]),
	.cin(gnd),
	.combout(\myps2|fifo_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \myps2|fifo_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y37_N7
dffeas \myps2|fifo_rtl_0_bypass[7] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|fifo_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y37_N29
dffeas \myps2|fifo_rtl_0_bypass[5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|tail [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y37_N17
dffeas \myps2|fifo_rtl_0_bypass[8] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|Add4~6_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y37_N4
cycloneive_lcell_comb \myps2|fifo_rtl_0_bypass[6]~feeder (
// Equation(s):
// \myps2|fifo_rtl_0_bypass[6]~feeder_combout  = \myps2|Add4~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|Add4~4_combout ),
	.cin(gnd),
	.combout(\myps2|fifo_rtl_0_bypass[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[6]~feeder .lut_mask = 16'hFF00;
defparam \myps2|fifo_rtl_0_bypass[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y37_N5
dffeas \myps2|fifo_rtl_0_bypass[6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|fifo_rtl_0_bypass[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N16
cycloneive_lcell_comb \myps2|fifo~22 (
// Equation(s):
// \myps2|fifo~22_combout  = (\myps2|fifo_rtl_0_bypass [7] & ((\myps2|fifo_rtl_0_bypass [5] $ (\myps2|fifo_rtl_0_bypass [6])) # (!\myps2|fifo_rtl_0_bypass [8]))) # (!\myps2|fifo_rtl_0_bypass [7] & ((\myps2|fifo_rtl_0_bypass [8]) # (\myps2|fifo_rtl_0_bypass 
// [5] $ (\myps2|fifo_rtl_0_bypass [6]))))

	.dataa(\myps2|fifo_rtl_0_bypass [7]),
	.datab(\myps2|fifo_rtl_0_bypass [5]),
	.datac(\myps2|fifo_rtl_0_bypass [8]),
	.datad(\myps2|fifo_rtl_0_bypass [6]),
	.cin(gnd),
	.combout(\myps2|fifo~22_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|fifo~22 .lut_mask = 16'h7BDE;
defparam \myps2|fifo~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N12
cycloneive_lcell_comb \myps2|fifo~23 (
// Equation(s):
// \myps2|fifo~23_combout  = ((\myps2|fifo~22_combout ) # (\myps2|fifo_rtl_0_bypass [9] $ (\myps2|fifo_rtl_0_bypass [10]))) # (!\myps2|fifo_rtl_0_bypass [0])

	.dataa(\myps2|fifo_rtl_0_bypass [9]),
	.datab(\myps2|fifo_rtl_0_bypass [0]),
	.datac(\myps2|fifo_rtl_0_bypass [10]),
	.datad(\myps2|fifo~22_combout ),
	.cin(gnd),
	.combout(\myps2|fifo~23_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|fifo~23 .lut_mask = 16'hFF7B;
defparam \myps2|fifo~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y37_N9
dffeas \myps2|fifo_rtl_0_bypass[1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|tail [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N2
cycloneive_lcell_comb \myps2|fifo_rtl_0_bypass[3]~feeder (
// Equation(s):
// \myps2|fifo_rtl_0_bypass[3]~feeder_combout  = \myps2|tail [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|tail [1]),
	.cin(gnd),
	.combout(\myps2|fifo_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \myps2|fifo_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y37_N3
dffeas \myps2|fifo_rtl_0_bypass[3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|fifo_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y37_N1
dffeas \myps2|fifo_rtl_0_bypass[2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|Add4~0_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y37_N10
cycloneive_lcell_comb \myps2|fifo_rtl_0_bypass[4]~feeder (
// Equation(s):
// \myps2|fifo_rtl_0_bypass[4]~feeder_combout  = \myps2|Add4~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|Add4~2_combout ),
	.cin(gnd),
	.combout(\myps2|fifo_rtl_0_bypass[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[4]~feeder .lut_mask = 16'hFF00;
defparam \myps2|fifo_rtl_0_bypass[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y37_N11
dffeas \myps2|fifo_rtl_0_bypass[4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|fifo_rtl_0_bypass[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y37_N0
cycloneive_lcell_comb \myps2|fifo~21 (
// Equation(s):
// \myps2|fifo~21_combout  = (\myps2|fifo_rtl_0_bypass [1] & ((\myps2|fifo_rtl_0_bypass [3] $ (\myps2|fifo_rtl_0_bypass [4])) # (!\myps2|fifo_rtl_0_bypass [2]))) # (!\myps2|fifo_rtl_0_bypass [1] & ((\myps2|fifo_rtl_0_bypass [2]) # (\myps2|fifo_rtl_0_bypass 
// [3] $ (\myps2|fifo_rtl_0_bypass [4]))))

	.dataa(\myps2|fifo_rtl_0_bypass [1]),
	.datab(\myps2|fifo_rtl_0_bypass [3]),
	.datac(\myps2|fifo_rtl_0_bypass [2]),
	.datad(\myps2|fifo_rtl_0_bypass [4]),
	.cin(gnd),
	.combout(\myps2|fifo~21_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|fifo~21 .lut_mask = 16'h7BDE;
defparam \myps2|fifo~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N12
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[6]~5 (
// Equation(s):
// \myprocessor|keyIn_mux|F[6]~5_combout  = (\myps2|head~0_combout  & ((\myps2|fifo~13_q ) # ((!\myps2|fifo~23_combout  & !\myps2|fifo~21_combout ))))

	.dataa(\myps2|fifo~13_q ),
	.datab(\myps2|fifo~23_combout ),
	.datac(\myps2|fifo~21_combout ),
	.datad(\myps2|head~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[6]~5 .lut_mask = 16'hAB00;
defparam \myprocessor|keyIn_mux|F[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N17
dffeas \myps2|fifo_rtl_0_bypass[13] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|Mux4~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N8
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[6]~4 (
// Equation(s):
// \myprocessor|keyIn_mux|F[6]~4_combout  = (\myps2|head~0_combout  & ((\myps2|fifo~23_combout ) # (\myps2|fifo~21_combout )))

	.dataa(gnd),
	.datab(\myps2|fifo~23_combout ),
	.datac(\myps2|fifo~21_combout ),
	.datad(\myps2|head~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[6]~4 .lut_mask = 16'hFC00;
defparam \myprocessor|keyIn_mux|F[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N16
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[2]~21 (
// Equation(s):
// \myprocessor|keyIn_mux|F[2]~21_combout  = (\myprocessor|keyIn_mux|F[6]~5_combout  & (((\myps2|fifo_rtl_0_bypass [13]) # (\myprocessor|keyIn_mux|F[6]~4_combout )))) # (!\myprocessor|keyIn_mux|F[6]~5_combout  & (\myprocessor|PCNew[2]~4_combout  & 
// ((!\myprocessor|keyIn_mux|F[6]~4_combout ))))

	.dataa(\myprocessor|keyIn_mux|F[6]~5_combout ),
	.datab(\myprocessor|PCNew[2]~4_combout ),
	.datac(\myps2|fifo_rtl_0_bypass [13]),
	.datad(\myprocessor|keyIn_mux|F[6]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[2]~21 .lut_mask = 16'hAAE4;
defparam \myprocessor|keyIn_mux|F[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N8
cycloneive_lcell_comb \myps2|fifo~25 (
// Equation(s):
// \myps2|fifo~25_combout  = (!\myps2|tail [2] & (!\myps2|tail [3] & (!\myps2|tail [0] & !\myps2|tail [1])))

	.dataa(\myps2|tail [2]),
	.datab(\myps2|tail [3]),
	.datac(\myps2|tail [0]),
	.datad(\myps2|tail [1]),
	.cin(gnd),
	.combout(\myps2|fifo~25_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|fifo~25 .lut_mask = 16'h0001;
defparam \myps2|fifo~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N0
cycloneive_lcell_comb \myps2|fifo~26 (
// Equation(s):
// \myps2|fifo~26_combout  = (\myps2|fifo~24_combout  & (\resetn~input_o  & (\myps2|fifo~25_combout  & !\myps2|tail [4])))

	.dataa(\myps2|fifo~24_combout ),
	.datab(\resetn~input_o ),
	.datac(\myps2|fifo~25_combout ),
	.datad(\myps2|tail [4]),
	.cin(gnd),
	.combout(\myps2|fifo~26_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|fifo~26 .lut_mask = 16'h0080;
defparam \myps2|fifo~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N23
dffeas \myps2|fifo~16 (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|Mux4~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|fifo~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo~16 .is_wysiwyg = "true";
defparam \myps2|fifo~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N22
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[2]~22 (
// Equation(s):
// \myprocessor|keyIn_mux|F[2]~22_combout  = (\myprocessor|keyIn_mux|F[2]~21_combout  & ((\myps2|fifo_rtl_0|auto_generated|ram_block1a2 ) # ((!\myprocessor|keyIn_mux|F[6]~4_combout )))) # (!\myprocessor|keyIn_mux|F[2]~21_combout  & (((\myps2|fifo~16_q  & 
// \myprocessor|keyIn_mux|F[6]~4_combout ))))

	.dataa(\myps2|fifo_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\myprocessor|keyIn_mux|F[2]~21_combout ),
	.datac(\myps2|fifo~16_q ),
	.datad(\myprocessor|keyIn_mux|F[6]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[2]~22 .lut_mask = 16'hB8CC;
defparam \myprocessor|keyIn_mux|F[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N30
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[2]~23 (
// Equation(s):
// \myprocessor|keyIn_mux|F[2]~23_combout  = (\myprocessor|keyIn_mux|F[2]~20_combout ) # ((!\myprocessor|keyIn_mux|F~2_combout  & \myprocessor|keyIn_mux|F[2]~22_combout ))

	.dataa(\myprocessor|keyIn_mux|F~2_combout ),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F[2]~20_combout ),
	.datad(\myprocessor|keyIn_mux|F[2]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[2]~23 .lut_mask = 16'hF5F0;
defparam \myprocessor|keyIn_mux|F[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N1
dffeas \myprocessor|my_regfile|regs:27:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[2]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:27:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[2]~92 (
// Equation(s):
// \myprocessor|my_regfile|valA[2]~92_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [20] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:2:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (\myprocessor|my_regfile|regs:19:reg_array|r|bits:2:r~q ))))

	.dataa(\myprocessor|my_regfile|regs:19:reg_array|r|bits:2:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:23:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[2]~92_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[2]~92 .lut_mask = 16'hFC22;
defparam \myprocessor|my_regfile|valA[2]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[2]~93 (
// Equation(s):
// \myprocessor|my_regfile|valA[2]~93_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[2]~92_combout  & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:2:r~q ))) # 
// (!\myprocessor|my_regfile|valA[2]~92_combout  & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:2:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|valA[2]~92_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|regs:27:reg_array|r|bits:2:r~q ),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|my_regfile|valA[2]~92_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[2]~93_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[2]~93 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[2]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[2]~85 (
// Equation(s):
// \myprocessor|my_regfile|valA[2]~85_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]) # (\myprocessor|my_regfile|regs:22:reg_array|r|bits:2:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:2:r~q  & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:18:reg_array|r|bits:2:r~q ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\myprocessor|my_regfile|regs:22:reg_array|r|bits:2:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[2]~85_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[2]~85 .lut_mask = 16'hAEA4;
defparam \myprocessor|my_regfile|valA[2]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[2]~86 (
// Equation(s):
// \myprocessor|my_regfile|valA[2]~86_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[2]~85_combout  & (\myprocessor|my_regfile|regs:30:reg_array|r|bits:2:r~q )) # 
// (!\myprocessor|my_regfile|valA[2]~85_combout  & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:2:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|valA[2]~85_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|valA[2]~85_combout ),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|my_regfile|regs:26:reg_array|r|bits:2:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[2]~86_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[2]~86 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[2]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valA[2]~87 (
// Equation(s):
// \myprocessor|my_regfile|valA[2]~87_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:2:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (\myprocessor|my_regfile|regs:17:reg_array|r|bits:2:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|my_regfile|regs:25:reg_array|r|bits:2:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[2]~87_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[2]~87 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[2]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[2]~88 (
// Equation(s):
// \myprocessor|my_regfile|valA[2]~88_combout  = (\myprocessor|my_regfile|valA[2]~87_combout  & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:2:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|my_regfile|valA[2]~87_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:2:r~q  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|my_regfile|regs:21:reg_array|r|bits:2:r~q ),
	.datab(\myprocessor|my_regfile|regs:29:reg_array|r|bits:2:r~q ),
	.datac(\myprocessor|my_regfile|valA[2]~87_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[2]~88_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[2]~88 .lut_mask = 16'hCAF0;
defparam \myprocessor|my_regfile|valA[2]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valA[2]~89 (
// Equation(s):
// \myprocessor|my_regfile|valA[2]~89_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:2:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (\myprocessor|my_regfile|regs:16:reg_array|r|bits:2:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|my_regfile|regs:24:reg_array|r|bits:2:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[2]~89_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[2]~89 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[2]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[2]~90 (
// Equation(s):
// \myprocessor|my_regfile|valA[2]~90_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[2]~89_combout  & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:2:r~q )) # 
// (!\myprocessor|my_regfile|valA[2]~89_combout  & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:2:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|valA[2]~89_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:28:reg_array|r|bits:2:r~q ),
	.datac(\myprocessor|my_regfile|regs:20:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|my_regfile|valA[2]~89_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[2]~90_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[2]~90 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valA[2]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[2]~91 (
// Equation(s):
// \myprocessor|my_regfile|valA[2]~91_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[2]~88_combout ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & \myprocessor|my_regfile|valA[2]~90_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|valA[2]~88_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|my_regfile|valA[2]~90_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[2]~91_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[2]~91 .lut_mask = 16'hADA8;
defparam \myprocessor|my_regfile|valA[2]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[2]~94 (
// Equation(s):
// \myprocessor|my_regfile|valA[2]~94_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[2]~91_combout  & (\myprocessor|my_regfile|valA[2]~93_combout )) # 
// (!\myprocessor|my_regfile|valA[2]~91_combout  & ((\myprocessor|my_regfile|valA[2]~86_combout ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[2]~91_combout ))))

	.dataa(\myprocessor|my_regfile|valA[2]~93_combout ),
	.datab(\myprocessor|my_regfile|valA[2]~86_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|my_regfile|valA[2]~91_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[2]~94_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[2]~94 .lut_mask = 16'hAFC0;
defparam \myprocessor|my_regfile|valA[2]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[2]~102 (
// Equation(s):
// \myprocessor|my_regfile|valA[2]~102_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:2:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:2:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:12:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|my_regfile|regs:13:reg_array|r|bits:2:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[2]~102_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[2]~102 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[2]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[2]~103 (
// Equation(s):
// \myprocessor|my_regfile|valA[2]~103_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[2]~102_combout  & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:2:r~q ))) # 
// (!\myprocessor|my_regfile|valA[2]~102_combout  & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:2:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[2]~102_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|regs:14:reg_array|r|bits:2:r~q ),
	.datac(\myprocessor|my_regfile|regs:15:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|my_regfile|valA[2]~102_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[2]~103_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[2]~103 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[2]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[2]~95 (
// Equation(s):
// \myprocessor|my_regfile|valA[2]~95_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:2:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (\myprocessor|my_regfile|regs:8:reg_array|r|bits:2:r~q ))))

	.dataa(\myprocessor|my_regfile|regs:8:reg_array|r|bits:2:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|my_regfile|regs:10:reg_array|r|bits:2:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[2]~95_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[2]~95 .lut_mask = 16'hF2C2;
defparam \myprocessor|my_regfile|valA[2]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[2]~96 (
// Equation(s):
// \myprocessor|my_regfile|valA[2]~96_combout  = (\myprocessor|my_regfile|valA[2]~95_combout  & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:2:r~q ) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|my_regfile|valA[2]~95_combout  & (((\myprocessor|my_regfile|regs:9:reg_array|r|bits:2:r~q  & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|my_regfile|regs:11:reg_array|r|bits:2:r~q ),
	.datab(\myprocessor|my_regfile|valA[2]~95_combout ),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[2]~96_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[2]~96 .lut_mask = 16'hB8CC;
defparam \myprocessor|my_regfile|valA[2]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[2]~97 (
// Equation(s):
// \myprocessor|my_regfile|valA[2]~97_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:2:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:2:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:4:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|my_regfile|regs:5:reg_array|r|bits:2:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[2]~97_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[2]~97 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[2]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[2]~98 (
// Equation(s):
// \myprocessor|my_regfile|valA[2]~98_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[2]~97_combout  & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:2:r~q )) # 
// (!\myprocessor|my_regfile|valA[2]~97_combout  & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:2:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[2]~97_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|regs:7:reg_array|r|bits:2:r~q ),
	.datac(\myprocessor|my_regfile|regs:6:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|my_regfile|valA[2]~97_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[2]~98_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[2]~98 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valA[2]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[2]~99 (
// Equation(s):
// \myprocessor|my_regfile|valA[2]~99_combout  = (\myprocessor|my_regfile|valA[8]~18_combout  & ((\myprocessor|my_regfile|valA[2]~98_combout ) # ((!\myprocessor|my_regfile|valA[8]~17_combout )))) # (!\myprocessor|my_regfile|valA[8]~18_combout  & 
// (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:2:r~q  & \myprocessor|my_regfile|valA[8]~17_combout ))))

	.dataa(\myprocessor|my_regfile|valA[2]~98_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~18_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|my_regfile|valA[8]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[2]~99_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[2]~99 .lut_mask = 16'hB8CC;
defparam \myprocessor|my_regfile|valA[2]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[2]~100 (
// Equation(s):
// \myprocessor|my_regfile|valA[2]~100_combout  = (\myprocessor|my_regfile|valA[8]~14_combout  & ((\myprocessor|my_regfile|valA[2]~99_combout  & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:2:r~q ))) # (!\myprocessor|my_regfile|valA[2]~99_combout  & 
// (\myprocessor|my_regfile|regs:2:reg_array|r|bits:2:r~q )))) # (!\myprocessor|my_regfile|valA[8]~14_combout  & (\myprocessor|my_regfile|valA[2]~99_combout ))

	.dataa(\myprocessor|my_regfile|valA[8]~14_combout ),
	.datab(\myprocessor|my_regfile|valA[2]~99_combout ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|my_regfile|regs:3:reg_array|r|bits:2:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[2]~100_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[2]~100 .lut_mask = 16'hEC64;
defparam \myprocessor|my_regfile|valA[2]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[2]~101 (
// Equation(s):
// \myprocessor|my_regfile|valA[2]~101_combout  = (\myprocessor|my_regfile|valA[8]~13_combout  & ((\myprocessor|my_regfile|valA[2]~96_combout ) # ((\myprocessor|my_regfile|valA[8]~10_combout )))) # (!\myprocessor|my_regfile|valA[8]~13_combout  & 
// (((\myprocessor|my_regfile|valA[2]~100_combout  & !\myprocessor|my_regfile|valA[8]~10_combout ))))

	.dataa(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datab(\myprocessor|my_regfile|valA[2]~96_combout ),
	.datac(\myprocessor|my_regfile|valA[2]~100_combout ),
	.datad(\myprocessor|my_regfile|valA[8]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[2]~101_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[2]~101 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valA[2]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valA[2]~104 (
// Equation(s):
// \myprocessor|my_regfile|valA[2]~104_combout  = (\myprocessor|my_regfile|valA[8]~10_combout  & ((\myprocessor|my_regfile|valA[2]~101_combout  & ((\myprocessor|my_regfile|valA[2]~103_combout ))) # (!\myprocessor|my_regfile|valA[2]~101_combout  & 
// (\myprocessor|my_regfile|valA[2]~94_combout )))) # (!\myprocessor|my_regfile|valA[8]~10_combout  & (((\myprocessor|my_regfile|valA[2]~101_combout ))))

	.dataa(\myprocessor|my_regfile|valA[2]~94_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datac(\myprocessor|my_regfile|valA[2]~103_combout ),
	.datad(\myprocessor|my_regfile|valA[2]~101_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[2]~104_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[2]~104 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[2]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N28
cycloneive_lcell_comb \myprocessor|my_alu|R[2]~44 (
// Equation(s):
// \myprocessor|my_alu|R[2]~44_combout  = (\myprocessor|my_control|func[1]~1_combout  & ((\myprocessor|my_control|func[0]~0_combout  & ((\myprocessor|my_regfile|valA[2]~104_combout ) # (\myprocessor|ALUSrc_mux|F[2]~4_combout ))) # 
// (!\myprocessor|my_control|func[0]~0_combout  & (\myprocessor|my_regfile|valA[2]~104_combout  & \myprocessor|ALUSrc_mux|F[2]~4_combout ))))

	.dataa(\myprocessor|my_control|func[0]~0_combout ),
	.datab(\myprocessor|my_control|func[1]~1_combout ),
	.datac(\myprocessor|my_regfile|valA[2]~104_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[2]~44 .lut_mask = 16'hC880;
defparam \myprocessor|my_alu|R[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N6
cycloneive_lcell_comb \myprocessor|my_alu|R[3]~114 (
// Equation(s):
// \myprocessor|my_alu|R[3]~114_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28] & ((\myprocessor|my_regfile|valB[4]~238_combout ) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\myprocessor|my_regfile|valB[4]~238_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[3]~114_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[3]~114 .lut_mask = 16'h008A;
defparam \myprocessor|my_alu|R[3]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N26
cycloneive_lcell_comb \myprocessor|my_alu|R[3]~40 (
// Equation(s):
// \myprocessor|my_alu|R[3]~40_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27] & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datab(gnd),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[3]~40_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[3]~40 .lut_mask = 16'h00A0;
defparam \myprocessor|my_alu|R[3]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N22
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|lower|sum[2] (
// Equation(s):
// \myprocessor|my_alu|adder_inst|lower|sum [2] = \myprocessor|ALUSrc_mux|F[2]~4_combout  $ (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|my_alu|adder_inst|lower|carry[2]~3_combout  $ (\myprocessor|my_regfile|valA[2]~104_combout )))

	.dataa(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.datab(\myprocessor|my_control|func[0]~0_combout ),
	.datac(\myprocessor|my_alu|adder_inst|lower|carry[2]~3_combout ),
	.datad(\myprocessor|my_regfile|valA[2]~104_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|lower|sum [2]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|lower|sum[2] .lut_mask = 16'h6996;
defparam \myprocessor|my_alu|adder_inst|lower|sum[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N12
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxxN|F[2]~0 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxxN|F[2]~0_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[3]~124_combout ))) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[2]~104_combout ))

	.dataa(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datab(\myprocessor|my_regfile|valA[2]~104_combout ),
	.datac(\myprocessor|my_regfile|valA[3]~124_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxxN|F[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxxN|F[2]~0 .lut_mask = 16'hE4E4;
defparam \myprocessor|my_alu|shifter_inst|RxxxxN|F[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N2
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxxN|F[4]~1 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxxN|F[4]~1_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[5]~164_combout ))) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[4]~144_combout ))

	.dataa(gnd),
	.datab(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datac(\myprocessor|my_regfile|valA[4]~144_combout ),
	.datad(\myprocessor|my_regfile|valA[5]~164_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxxN|F[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxxN|F[4]~1 .lut_mask = 16'hFC30;
defparam \myprocessor|my_alu|shifter_inst|RxxxxN|F[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N12
cycloneive_lcell_comb \myprocessor|my_alu|R[2]~45 (
// Equation(s):
// \myprocessor|my_alu|R[2]~45_combout  = (\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout  & ((\myprocessor|my_alu|R[3]~37_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxxN|F[4]~1_combout ))) # (!\myprocessor|my_alu|R[3]~37_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxxN|F[2]~0_combout )))) # (!\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout  & (((\myprocessor|my_alu|R[3]~37_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxxxN|F[2]~0_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout ),
	.datac(\myprocessor|my_alu|R[3]~37_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxxN|F[4]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[2]~45 .lut_mask = 16'hF838;
defparam \myprocessor|my_alu|R[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N6
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxNxx|F[10]~1 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxNxx|F[10]~1_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~8_combout )) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~11_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~8_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~11_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxNxx|F[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxNxx|F[10]~1 .lut_mask = 16'hCCF0;
defparam \myprocessor|my_alu|shifter_inst|RxxNxx|F[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N18
cycloneive_lcell_comb \myprocessor|my_alu|R[2]~46 (
// Equation(s):
// \myprocessor|my_alu|R[2]~46_combout  = (\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout  & (((\myprocessor|my_alu|R[2]~45_combout )))) # (!\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout  & ((\myprocessor|my_alu|R[2]~45_combout  & 
// ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[10]~1_combout ))) # (!\myprocessor|my_alu|R[2]~45_combout  & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~52_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~52_combout ),
	.datac(\myprocessor|my_alu|R[2]~45_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxNxx|F[10]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[2]~46 .lut_mask = 16'hF4A4;
defparam \myprocessor|my_alu|R[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N24
cycloneive_lcell_comb \myprocessor|my_alu|R[2]~47 (
// Equation(s):
// \myprocessor|my_alu|R[2]~47_combout  = (\myprocessor|my_alu|R[3]~40_combout  & (((\myprocessor|my_alu|R[2]~46_combout ) # (\myprocessor|my_alu|R[3]~114_combout )))) # (!\myprocessor|my_alu|R[3]~40_combout  & (\myprocessor|my_alu|adder_inst|lower|sum [2] & 
// ((!\myprocessor|my_alu|R[3]~114_combout ))))

	.dataa(\myprocessor|my_alu|R[3]~40_combout ),
	.datab(\myprocessor|my_alu|adder_inst|lower|sum [2]),
	.datac(\myprocessor|my_alu|R[2]~46_combout ),
	.datad(\myprocessor|my_alu|R[3]~114_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[2]~47_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[2]~47 .lut_mask = 16'hAAE4;
defparam \myprocessor|my_alu|R[2]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N14
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LNxxxx|F~18 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LNxxxx|F~18_combout  = (!\myprocessor|ALUSrc_mux|F[4]~6_combout  & (\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout  & \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~11_combout ))

	.dataa(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LNxxxx|F~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~18 .lut_mask = 16'h5000;
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N2
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxNxxx|F[18]~8 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxNxxx|F[18]~8_combout  = (\myprocessor|ALUSrc_mux|F[3]~3_combout  & (\myprocessor|my_alu|shifter_inst|RxNxxx|F[18]~7_combout )) # (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & 
// ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[18]~0_combout )))

	.dataa(\myprocessor|my_alu|shifter_inst|RxNxxx|F[18]~7_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_alu|shifter_inst|RxxNxx|F[18]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxNxxx|F[18]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F[18]~8 .lut_mask = 16'hBB88;
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F[18]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N12
cycloneive_lcell_comb \myprocessor|my_alu|R[2]~48 (
// Equation(s):
// \myprocessor|my_alu|R[2]~48_combout  = (\myprocessor|my_alu|R[3]~114_combout  & ((\myprocessor|my_alu|R[2]~47_combout  & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F[18]~8_combout ))) # (!\myprocessor|my_alu|R[2]~47_combout  & 
// (\myprocessor|my_alu|shifter_inst|LNxxxx|F~18_combout )))) # (!\myprocessor|my_alu|R[3]~114_combout  & (\myprocessor|my_alu|R[2]~47_combout ))

	.dataa(\myprocessor|my_alu|R[3]~114_combout ),
	.datab(\myprocessor|my_alu|R[2]~47_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LNxxxx|F~18_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxNxxx|F[18]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[2]~48 .lut_mask = 16'hEC64;
defparam \myprocessor|my_alu|R[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N30
cycloneive_lcell_comb \myprocessor|my_alu|R[2]~49 (
// Equation(s):
// \myprocessor|my_alu|R[2]~49_combout  = (\myprocessor|my_alu|R[2]~44_combout ) # ((!\myprocessor|my_control|func[1]~1_combout  & \myprocessor|my_alu|R[2]~48_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|R[2]~44_combout ),
	.datac(\myprocessor|my_control|func[1]~1_combout ),
	.datad(\myprocessor|my_alu|R[2]~48_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[2]~49 .lut_mask = 16'hCFCC;
defparam \myprocessor|my_alu|R[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N4
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[6]~34 (
// Equation(s):
// \myprocessor|keyIn_mux|F[6]~34_combout  = (\myprocessor|keyIn_mux|F~2_combout  & ((\myprocessor|Jal_mux|F[11]~0_combout  & (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [6])) # (!\myprocessor|Jal_mux|F[11]~0_combout  & 
// ((\myprocessor|my_alu|R[6]~76_combout )))))

	.dataa(\myprocessor|keyIn_mux|F~2_combout ),
	.datab(\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\myprocessor|Jal_mux|F[11]~0_combout ),
	.datad(\myprocessor|my_alu|R[6]~76_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[6]~34 .lut_mask = 16'h8A80;
defparam \myprocessor|keyIn_mux|F[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N19
dffeas \myps2|fifo_rtl_0_bypass[17] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|Mux0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N18
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[6]~35 (
// Equation(s):
// \myprocessor|keyIn_mux|F[6]~35_combout  = (\myprocessor|keyIn_mux|F[6]~5_combout  & (((\myps2|fifo_rtl_0_bypass [17]) # (\myprocessor|keyIn_mux|F[6]~4_combout )))) # (!\myprocessor|keyIn_mux|F[6]~5_combout  & (\myprocessor|PCNew[6]~12_combout  & 
// ((!\myprocessor|keyIn_mux|F[6]~4_combout ))))

	.dataa(\myprocessor|PCNew[6]~12_combout ),
	.datab(\myprocessor|keyIn_mux|F[6]~5_combout ),
	.datac(\myps2|fifo_rtl_0_bypass [17]),
	.datad(\myprocessor|keyIn_mux|F[6]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[6]~35 .lut_mask = 16'hCCE2;
defparam \myprocessor|keyIn_mux|F[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N17
dffeas \myps2|fifo~20 (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|Mux0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|fifo~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo~20 .is_wysiwyg = "true";
defparam \myps2|fifo~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N16
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[6]~36 (
// Equation(s):
// \myprocessor|keyIn_mux|F[6]~36_combout  = (\myprocessor|keyIn_mux|F[6]~35_combout  & ((\myps2|fifo_rtl_0|auto_generated|ram_block1a6 ) # ((!\myprocessor|keyIn_mux|F[6]~4_combout )))) # (!\myprocessor|keyIn_mux|F[6]~35_combout  & (((\myps2|fifo~20_q  & 
// \myprocessor|keyIn_mux|F[6]~4_combout ))))

	.dataa(\myps2|fifo_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\myprocessor|keyIn_mux|F[6]~35_combout ),
	.datac(\myps2|fifo~20_q ),
	.datad(\myprocessor|keyIn_mux|F[6]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[6]~36 .lut_mask = 16'hB8CC;
defparam \myprocessor|keyIn_mux|F[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N28
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[6]~37 (
// Equation(s):
// \myprocessor|keyIn_mux|F[6]~37_combout  = (\myprocessor|keyIn_mux|F[6]~34_combout ) # ((!\myprocessor|keyIn_mux|F~2_combout  & \myprocessor|keyIn_mux|F[6]~36_combout ))

	.dataa(\myprocessor|keyIn_mux|F~2_combout ),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F[6]~34_combout ),
	.datad(\myprocessor|keyIn_mux|F[6]~36_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[6]~37 .lut_mask = 16'hF5F0;
defparam \myprocessor|keyIn_mux|F[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N31
dffeas \myprocessor|my_regfile|regs:2:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[6]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[2]~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:2:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:2:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N29
dffeas \myprocessor|my_regfile|regs:7:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[6]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:7:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N31
dffeas \myprocessor|my_regfile|regs:6:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[6]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[6]~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:6:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:6:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N15
dffeas \myprocessor|my_regfile|regs:4:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[6]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[4]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:4:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:4:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N5
dffeas \myprocessor|my_regfile|regs:5:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[6]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[5]~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:5:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:5:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[6]~177 (
// Equation(s):
// \myprocessor|my_regfile|valA[6]~177_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:6:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:6:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:4:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|my_regfile|regs:5:reg_array|r|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[6]~177_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[6]~177 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[6]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valA[6]~178 (
// Equation(s):
// \myprocessor|my_regfile|valA[6]~178_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[6]~177_combout  & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:6:r~q )) # 
// (!\myprocessor|my_regfile|valA[6]~177_combout  & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:6:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[6]~177_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|regs:7:reg_array|r|bits:6:r~q ),
	.datac(\myprocessor|my_regfile|regs:6:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|my_regfile|valA[6]~177_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[6]~178_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[6]~178 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valA[6]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N25
dffeas \myprocessor|my_regfile|regs:1:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[6]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[1]~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:1:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:1:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[6]~179 (
// Equation(s):
// \myprocessor|my_regfile|valA[6]~179_combout  = (\myprocessor|my_regfile|valA[8]~18_combout  & ((\myprocessor|my_regfile|valA[6]~178_combout ) # ((!\myprocessor|my_regfile|valA[8]~17_combout )))) # (!\myprocessor|my_regfile|valA[8]~18_combout  & 
// (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:6:r~q  & \myprocessor|my_regfile|valA[8]~17_combout ))))

	.dataa(\myprocessor|my_regfile|valA[8]~18_combout ),
	.datab(\myprocessor|my_regfile|valA[6]~178_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|my_regfile|valA[8]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[6]~179_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[6]~179 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valA[6]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N5
dffeas \myprocessor|my_regfile|regs:3:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[6]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:3:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[6]~180 (
// Equation(s):
// \myprocessor|my_regfile|valA[6]~180_combout  = (\myprocessor|my_regfile|valA[6]~179_combout  & (((\myprocessor|my_regfile|regs:3:reg_array|r|bits:6:r~q ) # (!\myprocessor|my_regfile|valA[8]~14_combout )))) # (!\myprocessor|my_regfile|valA[6]~179_combout  
// & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:6:r~q  & (\myprocessor|my_regfile|valA[8]~14_combout )))

	.dataa(\myprocessor|my_regfile|regs:2:reg_array|r|bits:6:r~q ),
	.datab(\myprocessor|my_regfile|valA[6]~179_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~14_combout ),
	.datad(\myprocessor|my_regfile|regs:3:reg_array|r|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[6]~180_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[6]~180 .lut_mask = 16'hEC2C;
defparam \myprocessor|my_regfile|valA[6]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N13
dffeas \myprocessor|my_regfile|regs:11:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[6]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[11]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:11:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:11:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N23
dffeas \myprocessor|my_regfile|regs:9:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[6]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[9]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:9:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:9:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N29
dffeas \myprocessor|my_regfile|regs:8:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|keyIn_mux|F[6]~37_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:8:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N11
dffeas \myprocessor|my_regfile|regs:10:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[6]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[10]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:10:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:10:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[6]~175 (
// Equation(s):
// \myprocessor|my_regfile|valA[6]~175_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]) # (\myprocessor|my_regfile|regs:10:reg_array|r|bits:6:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:6:r~q  & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\myprocessor|my_regfile|regs:8:reg_array|r|bits:6:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|my_regfile|regs:10:reg_array|r|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[6]~175_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[6]~175 .lut_mask = 16'hCEC2;
defparam \myprocessor|my_regfile|valA[6]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[6]~176 (
// Equation(s):
// \myprocessor|my_regfile|valA[6]~176_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[6]~175_combout  & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:6:r~q )) # 
// (!\myprocessor|my_regfile|valA[6]~175_combout  & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:6:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_regfile|valA[6]~175_combout ))))

	.dataa(\myprocessor|my_regfile|regs:11:reg_array|r|bits:6:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|my_regfile|valA[6]~175_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[6]~176_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[6]~176 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valA[6]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[6]~181 (
// Equation(s):
// \myprocessor|my_regfile|valA[6]~181_combout  = (\myprocessor|my_regfile|valA[8]~10_combout  & (((\myprocessor|my_regfile|valA[8]~13_combout )))) # (!\myprocessor|my_regfile|valA[8]~10_combout  & ((\myprocessor|my_regfile|valA[8]~13_combout  & 
// ((\myprocessor|my_regfile|valA[6]~176_combout ))) # (!\myprocessor|my_regfile|valA[8]~13_combout  & (\myprocessor|my_regfile|valA[6]~180_combout ))))

	.dataa(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datab(\myprocessor|my_regfile|valA[6]~180_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datad(\myprocessor|my_regfile|valA[6]~176_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[6]~181_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[6]~181 .lut_mask = 16'hF4A4;
defparam \myprocessor|my_regfile|valA[6]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N13
dffeas \myprocessor|my_regfile|regs:23:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[6]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[23]~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:23:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:23:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N29
dffeas \myprocessor|my_regfile|regs:19:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[6]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[19]~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:19:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:19:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[6]~172 (
// Equation(s):
// \myprocessor|my_regfile|valA[6]~172_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:23:reg_array|r|bits:6:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:6:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:23:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|my_regfile|regs:19:reg_array|r|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[6]~172_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[6]~172 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valA[6]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N11
dffeas \myprocessor|my_regfile|regs:31:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[6]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:31:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:31:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y38_N23
dffeas \myprocessor|my_regfile|regs:27:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[6]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[27]~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:27:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:27:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[6]~173 (
// Equation(s):
// \myprocessor|my_regfile|valA[6]~173_combout  = (\myprocessor|my_regfile|valA[6]~172_combout  & (((\myprocessor|my_regfile|regs:31:reg_array|r|bits:6:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))) # 
// (!\myprocessor|my_regfile|valA[6]~172_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:6:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[6]~172_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|my_regfile|regs:27:reg_array|r|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[6]~173_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[6]~173 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[6]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N3
dffeas \myprocessor|my_regfile|regs:29:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[6]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[29]~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:29:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:29:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N25
dffeas \myprocessor|my_regfile|regs:21:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[6]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[21]~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:21:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:21:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N15
dffeas \myprocessor|my_regfile|regs:17:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[6]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[17]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:17:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:17:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N28
cycloneive_lcell_comb \myprocessor|my_regfile|regs:25:reg_array|r|bits:6:r~feeder (
// Equation(s):
// \myprocessor|my_regfile|regs:25:reg_array|r|bits:6:r~feeder_combout  = \myprocessor|keyIn_mux|F[6]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F[6]~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|regs:25:reg_array|r|bits:6:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:6:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:6:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N29
dffeas \myprocessor|my_regfile|regs:25:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_regfile|regs:25:reg_array|r|bits:6:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[25]~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:25:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:25:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[6]~167 (
// Equation(s):
// \myprocessor|my_regfile|valA[6]~167_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:6:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (\myprocessor|my_regfile|regs:17:reg_array|r|bits:6:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|my_regfile|regs:25:reg_array|r|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[6]~167_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[6]~167 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[6]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[6]~168 (
// Equation(s):
// \myprocessor|my_regfile|valA[6]~168_combout  = (\myprocessor|my_regfile|valA[6]~167_combout  & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:6:r~q ) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|my_regfile|valA[6]~167_combout  & (((\myprocessor|my_regfile|regs:21:reg_array|r|bits:6:r~q  & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|my_regfile|regs:29:reg_array|r|bits:6:r~q ),
	.datab(\myprocessor|my_regfile|regs:21:reg_array|r|bits:6:r~q ),
	.datac(\myprocessor|my_regfile|valA[6]~167_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[6]~168_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[6]~168 .lut_mask = 16'hACF0;
defparam \myprocessor|my_regfile|valA[6]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N13
dffeas \myprocessor|my_regfile|regs:16:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[6]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[16]~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:16:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:16:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y38_N19
dffeas \myprocessor|my_regfile|regs:24:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[6]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[24]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:24:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:24:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[6]~169 (
// Equation(s):
// \myprocessor|my_regfile|valA[6]~169_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:6:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (\myprocessor|my_regfile|regs:16:reg_array|r|bits:6:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|my_regfile|regs:24:reg_array|r|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[6]~169_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[6]~169 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[6]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N19
dffeas \myprocessor|my_regfile|regs:20:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[6]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[20]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:20:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:20:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y40_N1
dffeas \myprocessor|my_regfile|regs:28:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[6]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:28:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[6]~170 (
// Equation(s):
// \myprocessor|my_regfile|valA[6]~170_combout  = (\myprocessor|my_regfile|valA[6]~169_combout  & (((\myprocessor|my_regfile|regs:28:reg_array|r|bits:6:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]))) # 
// (!\myprocessor|my_regfile|valA[6]~169_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:6:r~q )))

	.dataa(\myprocessor|my_regfile|valA[6]~169_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:20:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|my_regfile|regs:28:reg_array|r|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[6]~170_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[6]~170 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valA[6]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[6]~171 (
// Equation(s):
// \myprocessor|my_regfile|valA[6]~171_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|my_regfile|valA[6]~168_combout )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[6]~170_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|valA[6]~168_combout ),
	.datad(\myprocessor|my_regfile|valA[6]~170_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[6]~171_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[6]~171 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_regfile|valA[6]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N11
dffeas \myprocessor|my_regfile|regs:18:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[6]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[18]~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:18:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:18:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N27
dffeas \myprocessor|my_regfile|regs:22:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[6]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[22]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:22:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:22:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[6]~165 (
// Equation(s):
// \myprocessor|my_regfile|valA[6]~165_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [20] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:6:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (\myprocessor|my_regfile|regs:18:reg_array|r|bits:6:r~q ))))

	.dataa(\myprocessor|my_regfile|regs:18:reg_array|r|bits:6:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[6]~165_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[6]~165 .lut_mask = 16'hFC22;
defparam \myprocessor|my_regfile|valA[6]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N15
dffeas \myprocessor|my_regfile|regs:26:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[6]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:26:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N25
dffeas \myprocessor|my_regfile|regs:30:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[6]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:30:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:30:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[6]~166 (
// Equation(s):
// \myprocessor|my_regfile|valA[6]~166_combout  = (\myprocessor|my_regfile|valA[6]~165_combout  & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:6:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|my_regfile|valA[6]~165_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:6:r~q  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|my_regfile|valA[6]~165_combout ),
	.datab(\myprocessor|my_regfile|regs:26:reg_array|r|bits:6:r~q ),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[6]~166_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[6]~166 .lut_mask = 16'hE4AA;
defparam \myprocessor|my_regfile|valA[6]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[6]~174 (
// Equation(s):
// \myprocessor|my_regfile|valA[6]~174_combout  = (\myprocessor|my_regfile|valA[6]~171_combout  & ((\myprocessor|my_regfile|valA[6]~173_combout ) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|my_regfile|valA[6]~171_combout  & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & \myprocessor|my_regfile|valA[6]~166_combout ))))

	.dataa(\myprocessor|my_regfile|valA[6]~173_combout ),
	.datab(\myprocessor|my_regfile|valA[6]~171_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|my_regfile|valA[6]~166_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[6]~174_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[6]~174 .lut_mask = 16'hBC8C;
defparam \myprocessor|my_regfile|valA[6]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N27
dffeas \myprocessor|my_regfile|regs:13:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[6]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:13:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N25
dffeas \myprocessor|my_regfile|regs:12:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[6]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:12:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[6]~182 (
// Equation(s):
// \myprocessor|my_regfile|valA[6]~182_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:6:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_regfile|regs:12:reg_array|r|bits:6:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|my_regfile|regs:13:reg_array|r|bits:6:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:12:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[6]~182_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[6]~182 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valA[6]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N1
dffeas \myprocessor|my_regfile|regs:15:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[6]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[15]~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:15:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:15:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N3
dffeas \myprocessor|my_regfile|regs:14:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[6]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[14]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:14:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:14:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[6]~183 (
// Equation(s):
// \myprocessor|my_regfile|valA[6]~183_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[6]~182_combout  & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:6:r~q )) # 
// (!\myprocessor|my_regfile|valA[6]~182_combout  & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:6:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|valA[6]~182_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|valA[6]~182_combout ),
	.datac(\myprocessor|my_regfile|regs:15:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|my_regfile|regs:14:reg_array|r|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[6]~183_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[6]~183 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[6]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[6]~184 (
// Equation(s):
// \myprocessor|my_regfile|valA[6]~184_combout  = (\myprocessor|my_regfile|valA[6]~181_combout  & (((\myprocessor|my_regfile|valA[6]~183_combout ) # (!\myprocessor|my_regfile|valA[8]~10_combout )))) # (!\myprocessor|my_regfile|valA[6]~181_combout  & 
// (\myprocessor|my_regfile|valA[6]~174_combout  & (\myprocessor|my_regfile|valA[8]~10_combout )))

	.dataa(\myprocessor|my_regfile|valA[6]~181_combout ),
	.datab(\myprocessor|my_regfile|valA[6]~174_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datad(\myprocessor|my_regfile|valA[6]~183_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[6]~184_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[6]~184 .lut_mask = 16'hEA4A;
defparam \myprocessor|my_regfile|valA[6]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N30
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxxN|F[5]~3 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxxN|F[5]~3_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[6]~184_combout ))) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[5]~164_combout ))

	.dataa(\myprocessor|my_regfile|valA[5]~164_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datad(\myprocessor|my_regfile|valA[6]~184_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxxN|F[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxxN|F[5]~3 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_alu|shifter_inst|RxxxxN|F[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N30
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[5]~33 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[5]~33_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~32_combout ))) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxxN|F[5]~3_combout ))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxxxN|F[5]~3_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~32_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[5]~33 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
cycloneive_lcell_comb \myprocessor|my_alu|R[0]~14 (
// Equation(s):
// \myprocessor|my_alu|R[0]~14_combout  = (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [1]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// (!\myprocessor|my_regfile|valB[1]~95_combout ))))

	.dataa(\myprocessor|my_regfile|valB[1]~95_combout ),
	.datab(\myprocessor|my_control|ALUSrc~0_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[0]~14 .lut_mask = 16'h001D;
defparam \myprocessor|my_alu|R[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N4
cycloneive_lcell_comb \myprocessor|my_alu|R[0]~15 (
// Equation(s):
// \myprocessor|my_alu|R[0]~15_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout ) # ((\myprocessor|ALUSrc_mux|F[0]~1_combout  & !\myprocessor|ALUSrc_mux|F[1]~0_combout ))

	.dataa(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[0]~15 .lut_mask = 16'hF0FA;
defparam \myprocessor|my_alu|R[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N2
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxxN|F[3]~2 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxxN|F[3]~2_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[4]~144_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[3]~124_combout )))

	.dataa(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datab(\myprocessor|my_regfile|valA[4]~144_combout ),
	.datac(\myprocessor|my_regfile|valA[3]~124_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxxN|F[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxxN|F[3]~2 .lut_mask = 16'hD8D8;
defparam \myprocessor|my_alu|shifter_inst|RxxxxN|F[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N0
cycloneive_lcell_comb \myprocessor|my_alu|R[1]~22 (
// Equation(s):
// \myprocessor|my_alu|R[1]~22_combout  = (\myprocessor|my_alu|R[0]~14_combout  & (!\myprocessor|my_alu|R[0]~15_combout  & (\myprocessor|my_regfile|valA[1]~44_combout ))) # (!\myprocessor|my_alu|R[0]~14_combout  & ((\myprocessor|my_alu|R[0]~15_combout ) # 
// ((\myprocessor|my_alu|shifter_inst|RxxxxN|F[3]~2_combout ))))

	.dataa(\myprocessor|my_alu|R[0]~14_combout ),
	.datab(\myprocessor|my_alu|R[0]~15_combout ),
	.datac(\myprocessor|my_regfile|valA[1]~44_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxxN|F[3]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[1]~22 .lut_mask = 16'h7564;
defparam \myprocessor|my_alu|R[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N10
cycloneive_lcell_comb \myprocessor|my_alu|R[1]~23 (
// Equation(s):
// \myprocessor|my_alu|R[1]~23_combout  = (\myprocessor|my_alu|R[1]~22_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[5]~33_combout ) # ((!\myprocessor|my_alu|R[0]~15_combout )))) # (!\myprocessor|my_alu|R[1]~22_combout  & 
// (((\myprocessor|my_alu|R[0]~15_combout  & \myprocessor|my_regfile|valA[2]~104_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxxNx|F[5]~33_combout ),
	.datab(\myprocessor|my_alu|R[1]~22_combout ),
	.datac(\myprocessor|my_alu|R[0]~15_combout ),
	.datad(\myprocessor|my_regfile|valA[2]~104_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[1]~23 .lut_mask = 16'hBC8C;
defparam \myprocessor|my_alu|R[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N26
cycloneive_lcell_comb \myprocessor|my_alu|R[1]~24 (
// Equation(s):
// \myprocessor|my_alu|R[1]~24_combout  = (\myprocessor|my_alu|R[0]~4_combout  & ((\myprocessor|my_alu|R[0]~5_combout ) # ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[9]~4_combout )))) # (!\myprocessor|my_alu|R[0]~4_combout  & 
// (!\myprocessor|my_alu|R[0]~5_combout  & (\myprocessor|my_alu|R[1]~23_combout )))

	.dataa(\myprocessor|my_alu|R[0]~4_combout ),
	.datab(\myprocessor|my_alu|R[0]~5_combout ),
	.datac(\myprocessor|my_alu|R[1]~23_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxNxx|F[9]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[1]~24 .lut_mask = 16'hBA98;
defparam \myprocessor|my_alu|R[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N8
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxNxxx|F[17]~4 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxNxxx|F[17]~4_combout  = (\myprocessor|ALUSrc_mux|F[3]~3_combout  & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F[17]~3_combout ))) # (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxNxx|F[17]~5_combout ))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxNxx|F[17]~5_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxNxxx|F[17]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxNxxx|F[17]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F[17]~4 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F[17]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N4
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LNxxxx|F~16 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LNxxxx|F~16_combout  = (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|my_alu|shifter_inst|LxxxNx|F~12_combout  & (!\myprocessor|ALUSrc_mux|F[4]~6_combout  & \myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout 
// )))

	.dataa(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F~12_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LNxxxx|F~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~16 .lut_mask = 16'h0400;
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N18
cycloneive_lcell_comb \myprocessor|my_alu|R[1]~25 (
// Equation(s):
// \myprocessor|my_alu|R[1]~25_combout  = (\myprocessor|my_alu|R[1]~24_combout  & (((\myprocessor|my_alu|shifter_inst|RxNxxx|F[17]~4_combout )) # (!\myprocessor|my_alu|R[0]~5_combout ))) # (!\myprocessor|my_alu|R[1]~24_combout  & 
// (\myprocessor|my_alu|R[0]~5_combout  & ((\myprocessor|my_alu|shifter_inst|LNxxxx|F~16_combout ))))

	.dataa(\myprocessor|my_alu|R[1]~24_combout ),
	.datab(\myprocessor|my_alu|R[0]~5_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RxNxxx|F[17]~4_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LNxxxx|F~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[1]~25 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_alu|R[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N2
cycloneive_lcell_comb \myprocessor|my_alu|R_or[1] (
// Equation(s):
// \myprocessor|my_alu|R_or [1] = (\myprocessor|my_regfile|valA[1]~44_combout ) # ((\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [1]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// (\myprocessor|my_regfile|valB[1]~95_combout )))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(\myprocessor|my_regfile|valB[1]~95_combout ),
	.datac(\myprocessor|my_regfile|valA[1]~44_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R_or [1]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R_or[1] .lut_mask = 16'hFEF4;
defparam \myprocessor|my_alu|R_or[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N12
cycloneive_lcell_comb \myprocessor|my_alu|R_and[1] (
// Equation(s):
// \myprocessor|my_alu|R_and [1] = (\myprocessor|my_regfile|valA[1]~44_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [1]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// (\myprocessor|my_regfile|valB[1]~95_combout ))))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(\myprocessor|my_regfile|valB[1]~95_combout ),
	.datac(\myprocessor|my_regfile|valA[1]~44_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R_and [1]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R_and[1] .lut_mask = 16'hE040;
defparam \myprocessor|my_alu|R_and[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N6
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|lower|sum[1] (
// Equation(s):
// \myprocessor|my_alu|adder_inst|lower|sum [1] = \myprocessor|my_regfile|valA[1]~44_combout  $ (\myprocessor|my_alu|B_prime [1] $ (((\myprocessor|my_alu|adder_inst|lower|carry~1_combout ) # (\myprocessor|my_alu|adder_inst|lower|carry~2_combout ))))

	.dataa(\myprocessor|my_alu|adder_inst|lower|carry~1_combout ),
	.datab(\myprocessor|my_regfile|valA[1]~44_combout ),
	.datac(\myprocessor|my_alu|B_prime [1]),
	.datad(\myprocessor|my_alu|adder_inst|lower|carry~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|lower|sum [1]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|lower|sum[1] .lut_mask = 16'hC396;
defparam \myprocessor|my_alu|adder_inst|lower|sum[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N24
cycloneive_lcell_comb \myprocessor|my_alu|R[1]~26 (
// Equation(s):
// \myprocessor|my_alu|R[1]~26_combout  = (\myprocessor|my_control|func[1]~1_combout  & ((\myprocessor|my_alu|R_and [1]) # ((\myprocessor|my_alu|R[0]~8_combout )))) # (!\myprocessor|my_control|func[1]~1_combout  & (((!\myprocessor|my_alu|R[0]~8_combout  & 
// \myprocessor|my_alu|adder_inst|lower|sum [1]))))

	.dataa(\myprocessor|my_alu|R_and [1]),
	.datab(\myprocessor|my_control|func[1]~1_combout ),
	.datac(\myprocessor|my_alu|R[0]~8_combout ),
	.datad(\myprocessor|my_alu|adder_inst|lower|sum [1]),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[1]~26 .lut_mask = 16'hCBC8;
defparam \myprocessor|my_alu|R[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N20
cycloneive_lcell_comb \myprocessor|my_alu|R[1]~27 (
// Equation(s):
// \myprocessor|my_alu|R[1]~27_combout  = (\myprocessor|my_alu|R[0]~8_combout  & ((\myprocessor|my_alu|R[1]~26_combout  & ((\myprocessor|my_alu|R_or [1]))) # (!\myprocessor|my_alu|R[1]~26_combout  & (\myprocessor|my_alu|R[1]~25_combout )))) # 
// (!\myprocessor|my_alu|R[0]~8_combout  & (((\myprocessor|my_alu|R[1]~26_combout ))))

	.dataa(\myprocessor|my_alu|R[1]~25_combout ),
	.datab(\myprocessor|my_alu|R_or [1]),
	.datac(\myprocessor|my_alu|R[0]~8_combout ),
	.datad(\myprocessor|my_alu|R[1]~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[1]~27 .lut_mask = 16'hCFA0;
defparam \myprocessor|my_alu|R[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\myprocessor|my_control|MemWrite~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|my_regfile|valB[23]~518_combout ,\myprocessor|my_regfile|valB[22]~538_combout }),
	.portaaddr({\myprocessor|my_alu|R[11]~99_combout ,\myprocessor|my_alu|R[10]~13_combout ,\myprocessor|my_alu|R[9]~83_combout ,\myprocessor|my_alu|R[8]~91_combout ,\myprocessor|my_alu|R[7]~69_combout ,\myprocessor|my_alu|R[6]~76_combout ,\myprocessor|my_alu|R[5]~57_combout ,
\myprocessor|my_alu|R[4]~62_combout ,\myprocessor|my_alu|R[3]~43_combout ,\myprocessor|my_alu|R[2]~49_combout ,\myprocessor|my_alu|R[1]~27_combout ,\myprocessor|my_alu|R[0]~21_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22 .init_file = "test-fibonacci-dmem.hex";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~76 (
// Equation(s):
// \myprocessor|keyIn_mux|F~76_combout  = (\myprocessor|my_alu|R[4]~28_combout  & (((\myprocessor|my_regfile|valA[22]~464_combout ) # (\myprocessor|ALUSrc_mux|F[22]~22_combout )))) # (!\myprocessor|my_alu|R[4]~28_combout  & 
// (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|my_regfile|valA[22]~464_combout  $ (\myprocessor|ALUSrc_mux|F[22]~22_combout ))))

	.dataa(\myprocessor|my_control|func[0]~0_combout ),
	.datab(\myprocessor|my_alu|R[4]~28_combout ),
	.datac(\myprocessor|my_regfile|valA[22]~464_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[22]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~76_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~76 .lut_mask = 16'hEDD2;
defparam \myprocessor|keyIn_mux|F~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N4
cycloneive_lcell_comb \myprocessor|my_alu|R_and[22] (
// Equation(s):
// \myprocessor|my_alu|R_and [22] = (\myprocessor|my_regfile|valA[22]~464_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// (\myprocessor|my_regfile|valB[22]~538_combout ))))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(\myprocessor|my_regfile|valB[22]~538_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\myprocessor|my_regfile|valA[22]~464_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R_and [22]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R_and[22] .lut_mask = 16'hE400;
defparam \myprocessor|my_alu|R_and[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N12
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxNxx|F[22]~14 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxNxx|F[22]~14_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~40_combout ))) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~48_combout ))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~48_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~40_combout ),
	.datac(gnd),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxNxx|F[22]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxNxx|F[22]~14 .lut_mask = 16'hCCAA;
defparam \myprocessor|my_alu|shifter_inst|LxxNxx|F[22]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N22
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[22]~46 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[22]~46_combout  = (\myprocessor|MemtoReg_mux|F[19]~9_combout  & (((\myprocessor|MemtoReg_mux|F[19]~8_combout )))) # (!\myprocessor|MemtoReg_mux|F[19]~9_combout  & ((\myprocessor|MemtoReg_mux|F[19]~8_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxNxxx|F~6_combout ))) # (!\myprocessor|MemtoReg_mux|F[19]~8_combout  & (\myprocessor|my_alu|shifter_inst|LxxNxx|F[22]~14_combout ))))

	.dataa(\myprocessor|MemtoReg_mux|F[19]~9_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxNxx|F[22]~14_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[19]~8_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxNxxx|F~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[22]~46_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[22]~46 .lut_mask = 16'hF4A4;
defparam \myprocessor|MemtoReg_mux|F[22]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N14
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RNxxxx|F~21 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RNxxxx|F~21_combout  = (\myprocessor|my_alu|shifter_inst|RxNxxx|F[22]~12_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4])) # 
// (!\myprocessor|my_control|ALUSrc~0_combout  & ((!\myprocessor|my_regfile|valB[4]~238_combout )))))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\myprocessor|my_regfile|valB[4]~238_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxNxxx|F[22]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RNxxxx|F~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RNxxxx|F~21 .lut_mask = 16'h2700;
defparam \myprocessor|my_alu|shifter_inst|RNxxxx|F~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N0
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[22]~47 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[22]~47_combout  = (\myprocessor|MemtoReg_mux|F[22]~46_combout  & (((\myprocessor|my_alu|shifter_inst|RNxxxx|F~21_combout ) # (!\myprocessor|MemtoReg_mux|F[19]~9_combout )))) # (!\myprocessor|MemtoReg_mux|F[22]~46_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxNxx|F[14]~8_combout  & (\myprocessor|MemtoReg_mux|F[19]~9_combout )))

	.dataa(\myprocessor|MemtoReg_mux|F[22]~46_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxNxx|F[14]~8_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[19]~9_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RNxxxx|F~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[22]~47_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[22]~47 .lut_mask = 16'hEA4A;
defparam \myprocessor|MemtoReg_mux|F[22]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N26
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~77 (
// Equation(s):
// \myprocessor|keyIn_mux|F~77_combout  = (\myprocessor|MemtoReg_mux|F[28]~12_combout  & (((\myprocessor|MemtoReg_mux|F[19]~89_combout )))) # (!\myprocessor|MemtoReg_mux|F[28]~12_combout  & ((\myprocessor|MemtoReg_mux|F[19]~89_combout  & 
// (\myprocessor|my_alu|R_and [22])) # (!\myprocessor|MemtoReg_mux|F[19]~89_combout  & ((\myprocessor|MemtoReg_mux|F[22]~47_combout )))))

	.dataa(\myprocessor|MemtoReg_mux|F[28]~12_combout ),
	.datab(\myprocessor|my_alu|R_and [22]),
	.datac(\myprocessor|MemtoReg_mux|F[19]~89_combout ),
	.datad(\myprocessor|MemtoReg_mux|F[22]~47_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~77_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~77 .lut_mask = 16'hE5E0;
defparam \myprocessor|keyIn_mux|F~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N20
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~78 (
// Equation(s):
// \myprocessor|keyIn_mux|F~78_combout  = (\myprocessor|keyIn_mux|F~77_combout  & (((\myprocessor|my_alu|adder_inst|upper1|carry[6]~4_combout ) # (!\myprocessor|MemtoReg_mux|F[28]~12_combout )))) # (!\myprocessor|keyIn_mux|F~77_combout  & 
// (\myprocessor|my_alu|adder_inst|upper0|carry[6]~4_combout  & (\myprocessor|MemtoReg_mux|F[28]~12_combout )))

	.dataa(\myprocessor|my_alu|adder_inst|upper0|carry[6]~4_combout ),
	.datab(\myprocessor|keyIn_mux|F~77_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[28]~12_combout ),
	.datad(\myprocessor|my_alu|adder_inst|upper1|carry[6]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~78_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~78 .lut_mask = 16'hEC2C;
defparam \myprocessor|keyIn_mux|F~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N22
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~79 (
// Equation(s):
// \myprocessor|keyIn_mux|F~79_combout  = (\myprocessor|my_alu|R[4]~28_combout  & (\myprocessor|keyIn_mux|F~76_combout )) # (!\myprocessor|my_alu|R[4]~28_combout  & (\myprocessor|keyIn_mux|F~78_combout  $ (((\myprocessor|keyIn_mux|F~76_combout  & 
// \myprocessor|MemtoReg_mux|F[28]~12_combout )))))

	.dataa(\myprocessor|my_alu|R[4]~28_combout ),
	.datab(\myprocessor|keyIn_mux|F~76_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[28]~12_combout ),
	.datad(\myprocessor|keyIn_mux|F~78_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~79_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~79 .lut_mask = 16'h9DC8;
defparam \myprocessor|keyIn_mux|F~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N10
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~80 (
// Equation(s):
// \myprocessor|keyIn_mux|F~80_combout  = (\myprocessor|keyIn_mux|F~2_combout  & ((\myprocessor|Jal_mux|F[11]~0_combout  & (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [22])) # (!\myprocessor|Jal_mux|F[11]~0_combout  & 
// ((\myprocessor|keyIn_mux|F~79_combout )))))

	.dataa(\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\myprocessor|keyIn_mux|F~2_combout ),
	.datac(\myprocessor|Jal_mux|F[11]~0_combout ),
	.datad(\myprocessor|keyIn_mux|F~79_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~80_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~80 .lut_mask = 16'h8C80;
defparam \myprocessor|keyIn_mux|F~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N17
dffeas \myprocessor|my_regfile|regs:26:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~80_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[26]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:26:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:26:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[22]~521 (
// Equation(s):
// \myprocessor|my_regfile|valB[22]~521_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|regs:25:reg_array|r|bits:22:r~q ) # (\myprocessor|my_regfile|valB[18]~27_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:22:r~q  & ((!\myprocessor|my_regfile|valB[18]~27_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|regs:26:reg_array|r|bits:22:r~q ),
	.datac(\myprocessor|my_regfile|regs:25:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[22]~521_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[22]~521 .lut_mask = 16'hAAE4;
defparam \myprocessor|my_regfile|valB[22]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[22]~519 (
// Equation(s):
// \myprocessor|my_regfile|valB[22]~519_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[18]~21_combout )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[18]~21_combout  & 
// ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:22:r~q ))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|regs:29:reg_array|r|bits:22:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|regs:29:reg_array|r|bits:22:r~q ),
	.datac(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datad(\myprocessor|my_regfile|regs:31:reg_array|r|bits:22:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[22]~519_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[22]~519 .lut_mask = 16'hF4A4;
defparam \myprocessor|my_regfile|valB[22]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[22]~520 (
// Equation(s):
// \myprocessor|my_regfile|valB[22]~520_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[22]~519_combout  & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:22:r~q ))) # 
// (!\myprocessor|my_regfile|valB[22]~519_combout  & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:22:r~q )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[22]~519_combout ))))

	.dataa(\myprocessor|my_regfile|regs:28:reg_array|r|bits:22:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_regfile|valB[22]~519_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[22]~520_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[22]~520 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[22]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[22]~522 (
// Equation(s):
// \myprocessor|my_regfile|valB[22]~522_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[22]~521_combout  & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:22:r~q )) # (!\myprocessor|my_regfile|valB[22]~521_combout  
// & ((\myprocessor|my_regfile|valB[22]~520_combout ))))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (\myprocessor|my_regfile|valB[22]~521_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[22]~521_combout ),
	.datac(\myprocessor|my_regfile|regs:27:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_regfile|valB[22]~520_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[22]~522_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[22]~522 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valB[22]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[22]~523 (
// Equation(s):
// \myprocessor|my_regfile|valB[22]~523_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[18]~21_combout ) # ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:22:r~q )))) # 
// (!\myprocessor|my_regfile|valB[18]~19_combout  & (!\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:22:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_regfile|regs:20:reg_array|r|bits:22:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[22]~523_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[22]~523 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[22]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[22]~524 (
// Equation(s):
// \myprocessor|my_regfile|valB[22]~524_combout  = (\myprocessor|my_regfile|valB[22]~523_combout  & (((\myprocessor|my_regfile|regs:22:reg_array|r|bits:22:r~q ) # (!\myprocessor|my_regfile|valB[18]~21_combout )))) # 
// (!\myprocessor|my_regfile|valB[22]~523_combout  & (\myprocessor|my_regfile|regs:23:reg_array|r|bits:22:r~q  & ((\myprocessor|my_regfile|valB[18]~21_combout ))))

	.dataa(\myprocessor|my_regfile|valB[22]~523_combout ),
	.datab(\myprocessor|my_regfile|regs:23:reg_array|r|bits:22:r~q ),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[22]~524_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[22]~524 .lut_mask = 16'hE4AA;
defparam \myprocessor|my_regfile|valB[22]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[22]~525 (
// Equation(s):
// \myprocessor|my_regfile|valB[22]~525_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|valB[18]~27_combout )) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout  & 
// (\myprocessor|my_regfile|valB[22]~524_combout )) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|regs:18:reg_array|r|bits:22:r~q )))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|valB[22]~524_combout ),
	.datad(\myprocessor|my_regfile|regs:18:reg_array|r|bits:22:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[22]~525_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[22]~525 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valB[22]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[22]~526 (
// Equation(s):
// \myprocessor|my_regfile|valB[22]~526_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[22]~525_combout  & (\myprocessor|my_regfile|regs:19:reg_array|r|bits:22:r~q )) # (!\myprocessor|my_regfile|valB[22]~525_combout  
// & ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:22:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[22]~525_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|regs:19:reg_array|r|bits:22:r~q ),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_regfile|valB[22]~525_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[22]~526_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[22]~526 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valB[22]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[22]~527 (
// Equation(s):
// \myprocessor|my_regfile|valB[22]~527_combout  = (\myprocessor|my_regfile|valB[18]~35_combout  & ((\myprocessor|RegTar_mux|F[3]~0_combout ) # ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:22:r~q )))) # (!\myprocessor|my_regfile|valB[18]~35_combout  & 
// (!\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[22]~526_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datab(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_regfile|valB[22]~526_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[22]~527_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[22]~527 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_regfile|valB[22]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[22]~528 (
// Equation(s):
// \myprocessor|my_regfile|valB[22]~528_combout  = (\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[22]~527_combout  & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:22:r~q ))) # (!\myprocessor|my_regfile|valB[22]~527_combout  & 
// (\myprocessor|my_regfile|valB[22]~522_combout )))) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & (((\myprocessor|my_regfile|valB[22]~527_combout ))))

	.dataa(\myprocessor|my_regfile|valB[22]~522_combout ),
	.datab(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datac(\myprocessor|my_regfile|regs:24:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_regfile|valB[22]~527_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[22]~528_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[22]~528 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[22]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[22]~533 (
// Equation(s):
// \myprocessor|my_regfile|valB[22]~533_combout  = (\myprocessor|my_regfile|valB[18]~66_combout  & ((\myprocessor|my_regfile|valB[18]~63_combout  & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:22:r~q )) # (!\myprocessor|my_regfile|valB[18]~63_combout  & 
// ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:22:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~66_combout  & (((\myprocessor|my_regfile|valB[18]~63_combout ))))

	.dataa(\myprocessor|my_regfile|regs:4:reg_array|r|bits:22:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~66_combout ),
	.datac(\myprocessor|my_regfile|regs:5:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~63_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[22]~533_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[22]~533 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valB[22]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[22]~534 (
// Equation(s):
// \myprocessor|my_regfile|valB[22]~534_combout  = (\myprocessor|my_regfile|valB[18]~67_combout  & ((\myprocessor|my_regfile|valB[22]~533_combout  & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:22:r~q ))) # (!\myprocessor|my_regfile|valB[22]~533_combout 
//  & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:22:r~q )))) # (!\myprocessor|my_regfile|valB[18]~67_combout  & (((\myprocessor|my_regfile|valB[22]~533_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~67_combout ),
	.datab(\myprocessor|my_regfile|regs:7:reg_array|r|bits:22:r~q ),
	.datac(\myprocessor|my_regfile|regs:6:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_regfile|valB[22]~533_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[22]~534_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[22]~534 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[22]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[22]~535 (
// Equation(s):
// \myprocessor|my_regfile|valB[22]~535_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & (\myprocessor|my_regfile|valB[18]~52_combout )) # (!\myprocessor|my_regfile|valB[18]~50_combout  & ((\myprocessor|my_regfile|valB[18]~52_combout  & 
// (\myprocessor|my_regfile|regs:3:reg_array|r|bits:22:r~q )) # (!\myprocessor|my_regfile|valB[18]~52_combout  & ((\myprocessor|my_regfile|valB[22]~534_combout )))))

	.dataa(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datac(\myprocessor|my_regfile|regs:3:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_regfile|valB[22]~534_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[22]~535_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[22]~535 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valB[22]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[22]~536 (
// Equation(s):
// \myprocessor|my_regfile|valB[22]~536_combout  = (\myprocessor|my_regfile|valB[22]~535_combout  & (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:22:r~q ) # (!\myprocessor|my_regfile|valB[18]~50_combout )))) # 
// (!\myprocessor|my_regfile|valB[22]~535_combout  & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:22:r~q  & ((\myprocessor|my_regfile|valB[18]~50_combout ))))

	.dataa(\myprocessor|my_regfile|regs:2:reg_array|r|bits:22:r~q ),
	.datab(\myprocessor|my_regfile|valB[22]~535_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~50_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[22]~536_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[22]~536 .lut_mask = 16'hE2CC;
defparam \myprocessor|my_regfile|valB[22]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[22]~529 (
// Equation(s):
// \myprocessor|my_regfile|valB[22]~529_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|valB[18]~19_combout )) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout  & 
// ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:22:r~q ))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:22:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_regfile|regs:12:reg_array|r|bits:22:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[22]~529_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[22]~529 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[22]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[22]~530 (
// Equation(s):
// \myprocessor|my_regfile|valB[22]~530_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[22]~529_combout  & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:22:r~q )) # (!\myprocessor|my_regfile|valB[22]~529_combout  
// & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:22:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|valB[22]~529_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|valB[22]~529_combout ),
	.datac(\myprocessor|my_regfile|regs:14:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_regfile|regs:15:reg_array|r|bits:22:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[22]~530_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[22]~530 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valB[22]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[22]~531 (
// Equation(s):
// \myprocessor|my_regfile|valB[22]~531_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[18]~27_combout )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout  & 
// (\myprocessor|my_regfile|valB[22]~530_combout )) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:22:r~q )))))

	.dataa(\myprocessor|my_regfile|valB[22]~530_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[22]~531_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[22]~531 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valB[22]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[22]~532 (
// Equation(s):
// \myprocessor|my_regfile|valB[22]~532_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[22]~531_combout  & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:22:r~q )) # (!\myprocessor|my_regfile|valB[22]~531_combout  
// & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:22:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[22]~531_combout ))))

	.dataa(\myprocessor|my_regfile|regs:11:reg_array|r|bits:22:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_regfile|valB[22]~531_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[22]~532_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[22]~532 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valB[22]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[22]~537 (
// Equation(s):
// \myprocessor|my_regfile|valB[22]~537_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & (((\myprocessor|my_regfile|valB[18]~42_combout ) # (\myprocessor|my_regfile|valB[22]~532_combout )))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & 
// (\myprocessor|my_regfile|valB[22]~536_combout  & (!\myprocessor|my_regfile|valB[18]~42_combout )))

	.dataa(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datab(\myprocessor|my_regfile|valB[22]~536_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datad(\myprocessor|my_regfile|valB[22]~532_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[22]~537_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[22]~537 .lut_mask = 16'hAEA4;
defparam \myprocessor|my_regfile|valB[22]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[22]~538 (
// Equation(s):
// \myprocessor|my_regfile|valB[22]~538_combout  = (\myprocessor|my_regfile|valB[18]~42_combout  & ((\myprocessor|my_regfile|valB[22]~537_combout  & ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:22:r~q ))) # (!\myprocessor|my_regfile|valB[22]~537_combout 
//  & (\myprocessor|my_regfile|valB[22]~528_combout )))) # (!\myprocessor|my_regfile|valB[18]~42_combout  & (((\myprocessor|my_regfile|valB[22]~537_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datab(\myprocessor|my_regfile|valB[22]~528_combout ),
	.datac(\myprocessor|my_regfile|regs:8:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|my_regfile|valB[22]~537_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[22]~538_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[22]~538 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[22]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N30
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[23]~44 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[23]~44_combout  = (\myprocessor|MemtoReg_mux|F[19]~9_combout  & (((\myprocessor|MemtoReg_mux|F[19]~8_combout ) # (\myprocessor|my_alu|shifter_inst|LxxNxx|F[15]~7_combout )))) # (!\myprocessor|MemtoReg_mux|F[19]~9_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxNxx|F[23]~13_combout  & (!\myprocessor|MemtoReg_mux|F[19]~8_combout )))

	.dataa(\myprocessor|MemtoReg_mux|F[19]~9_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxNxx|F[23]~13_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[19]~8_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxNxx|F[15]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[23]~44 .lut_mask = 16'hAEA4;
defparam \myprocessor|MemtoReg_mux|F[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N6
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RNxxxx|F~20 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RNxxxx|F~20_combout  = (\myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~11_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4]))) # 
// (!\myprocessor|my_control|ALUSrc~0_combout  & (!\myprocessor|my_regfile|valB[4]~238_combout ))))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(\myprocessor|my_regfile|valB[4]~238_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datad(\myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RNxxxx|F~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RNxxxx|F~20 .lut_mask = 16'h1B00;
defparam \myprocessor|my_alu|shifter_inst|RNxxxx|F~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N8
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[23]~45 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[23]~45_combout  = (\myprocessor|MemtoReg_mux|F[23]~44_combout  & (((\myprocessor|my_alu|shifter_inst|RNxxxx|F~20_combout ) # (!\myprocessor|MemtoReg_mux|F[19]~8_combout )))) # (!\myprocessor|MemtoReg_mux|F[23]~44_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxNxxx|F~5_combout  & (\myprocessor|MemtoReg_mux|F[19]~8_combout )))

	.dataa(\myprocessor|MemtoReg_mux|F[23]~44_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxNxxx|F~5_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[19]~8_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RNxxxx|F~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[23]~45_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[23]~45 .lut_mask = 16'hEA4A;
defparam \myprocessor|MemtoReg_mux|F[23]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N10
cycloneive_lcell_comb \myprocessor|my_alu|R_and[23] (
// Equation(s):
// \myprocessor|my_alu|R_and [23] = (\myprocessor|my_regfile|valA[23]~484_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// ((\myprocessor|my_regfile|valB[23]~518_combout )))))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\myprocessor|my_regfile|valB[23]~518_combout ),
	.datad(\myprocessor|my_regfile|valA[23]~484_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R_and [23]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R_and[23] .lut_mask = 16'hD800;
defparam \myprocessor|my_alu|R_and[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N18
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~72 (
// Equation(s):
// \myprocessor|keyIn_mux|F~72_combout  = (\myprocessor|MemtoReg_mux|F[28]~12_combout  & (((\myprocessor|MemtoReg_mux|F[19]~89_combout )))) # (!\myprocessor|MemtoReg_mux|F[28]~12_combout  & ((\myprocessor|MemtoReg_mux|F[19]~89_combout  & 
// ((\myprocessor|my_alu|R_and [23]))) # (!\myprocessor|MemtoReg_mux|F[19]~89_combout  & (\myprocessor|MemtoReg_mux|F[23]~45_combout ))))

	.dataa(\myprocessor|MemtoReg_mux|F[28]~12_combout ),
	.datab(\myprocessor|MemtoReg_mux|F[23]~45_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[19]~89_combout ),
	.datad(\myprocessor|my_alu|R_and [23]),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~72_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~72 .lut_mask = 16'hF4A4;
defparam \myprocessor|keyIn_mux|F~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N16
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~73 (
// Equation(s):
// \myprocessor|keyIn_mux|F~73_combout  = (\myprocessor|MemtoReg_mux|F[28]~12_combout  & ((\myprocessor|keyIn_mux|F~72_combout  & (\myprocessor|my_alu|adder_inst|upper1|carry[7]~5_combout )) # (!\myprocessor|keyIn_mux|F~72_combout  & 
// ((\myprocessor|my_alu|adder_inst|upper0|carry[7]~5_combout ))))) # (!\myprocessor|MemtoReg_mux|F[28]~12_combout  & (\myprocessor|keyIn_mux|F~72_combout ))

	.dataa(\myprocessor|MemtoReg_mux|F[28]~12_combout ),
	.datab(\myprocessor|keyIn_mux|F~72_combout ),
	.datac(\myprocessor|my_alu|adder_inst|upper1|carry[7]~5_combout ),
	.datad(\myprocessor|my_alu|adder_inst|upper0|carry[7]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~73_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~73 .lut_mask = 16'hE6C4;
defparam \myprocessor|keyIn_mux|F~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N30
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~71 (
// Equation(s):
// \myprocessor|keyIn_mux|F~71_combout  = (\myprocessor|my_alu|R[4]~28_combout  & (((\myprocessor|my_regfile|valA[23]~484_combout ) # (\myprocessor|ALUSrc_mux|F[23]~21_combout )))) # (!\myprocessor|my_alu|R[4]~28_combout  & 
// (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|my_regfile|valA[23]~484_combout  $ (\myprocessor|ALUSrc_mux|F[23]~21_combout ))))

	.dataa(\myprocessor|my_control|func[0]~0_combout ),
	.datab(\myprocessor|my_regfile|valA[23]~484_combout ),
	.datac(\myprocessor|my_alu|R[4]~28_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[23]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~71_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~71 .lut_mask = 16'hF9C6;
defparam \myprocessor|keyIn_mux|F~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N26
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~74 (
// Equation(s):
// \myprocessor|keyIn_mux|F~74_combout  = (\myprocessor|my_alu|R[4]~28_combout  & (((\myprocessor|keyIn_mux|F~71_combout )))) # (!\myprocessor|my_alu|R[4]~28_combout  & (\myprocessor|keyIn_mux|F~73_combout  $ (((\myprocessor|keyIn_mux|F~71_combout  & 
// \myprocessor|MemtoReg_mux|F[28]~12_combout )))))

	.dataa(\myprocessor|my_alu|R[4]~28_combout ),
	.datab(\myprocessor|keyIn_mux|F~73_combout ),
	.datac(\myprocessor|keyIn_mux|F~71_combout ),
	.datad(\myprocessor|MemtoReg_mux|F[28]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~74_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~74 .lut_mask = 16'hB4E4;
defparam \myprocessor|keyIn_mux|F~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N6
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~75 (
// Equation(s):
// \myprocessor|keyIn_mux|F~75_combout  = (\myprocessor|keyIn_mux|F~2_combout  & ((\myprocessor|Jal_mux|F[11]~0_combout  & (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [23])) # (!\myprocessor|Jal_mux|F[11]~0_combout  & 
// ((\myprocessor|keyIn_mux|F~74_combout )))))

	.dataa(\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\myprocessor|keyIn_mux|F~2_combout ),
	.datac(\myprocessor|Jal_mux|F[11]~0_combout ),
	.datad(\myprocessor|keyIn_mux|F~74_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~75_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~75 .lut_mask = 16'h8C80;
defparam \myprocessor|keyIn_mux|F~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N13
dffeas \myprocessor|my_regfile|regs:12:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~75_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:12:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[23]~482 (
// Equation(s):
// \myprocessor|my_regfile|valA[23]~482_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:23:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:23:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:12:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|my_regfile|regs:14:reg_array|r|bits:23:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[23]~482_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[23]~482 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[23]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[23]~483 (
// Equation(s):
// \myprocessor|my_regfile|valA[23]~483_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[23]~482_combout  & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:23:r~q )) # 
// (!\myprocessor|my_regfile|valA[23]~482_combout  & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:23:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|valA[23]~482_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|valA[23]~482_combout ),
	.datac(\myprocessor|my_regfile|regs:15:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|my_regfile|regs:13:reg_array|r|bits:23:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[23]~483_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[23]~483 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[23]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[23]~477 (
// Equation(s):
// \myprocessor|my_regfile|valA[23]~477_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:23:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (\myprocessor|my_regfile|regs:4:reg_array|r|bits:23:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:4:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|my_regfile|regs:6:reg_array|r|bits:23:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[23]~477_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[23]~477 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[23]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[23]~478 (
// Equation(s):
// \myprocessor|my_regfile|valA[23]~478_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[23]~477_combout  & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:23:r~q )) # 
// (!\myprocessor|my_regfile|valA[23]~477_combout  & ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:23:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|valA[23]~477_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|valA[23]~477_combout ),
	.datac(\myprocessor|my_regfile|regs:7:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|my_regfile|regs:5:reg_array|r|bits:23:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[23]~478_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[23]~478 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[23]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[23]~479 (
// Equation(s):
// \myprocessor|my_regfile|valA[23]~479_combout  = (\myprocessor|my_regfile|valA[8]~18_combout  & (((\myprocessor|my_regfile|valA[23]~478_combout )) # (!\myprocessor|my_regfile|valA[8]~17_combout ))) # (!\myprocessor|my_regfile|valA[8]~18_combout  & 
// (\myprocessor|my_regfile|valA[8]~17_combout  & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:23:r~q )))

	.dataa(\myprocessor|my_regfile|valA[8]~18_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~17_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|my_regfile|valA[23]~478_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[23]~479_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[23]~479 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valA[23]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[23]~480 (
// Equation(s):
// \myprocessor|my_regfile|valA[23]~480_combout  = (\myprocessor|my_regfile|valA[23]~479_combout  & (((\myprocessor|my_regfile|regs:3:reg_array|r|bits:23:r~q )) # (!\myprocessor|my_regfile|valA[8]~14_combout ))) # 
// (!\myprocessor|my_regfile|valA[23]~479_combout  & (\myprocessor|my_regfile|valA[8]~14_combout  & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:23:r~q )))

	.dataa(\myprocessor|my_regfile|valA[23]~479_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~14_combout ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|my_regfile|regs:3:reg_array|r|bits:23:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[23]~480_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[23]~480 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valA[23]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[23]~471 (
// Equation(s):
// \myprocessor|my_regfile|valA[23]~471_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:23:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|regs:16:reg_array|r|bits:23:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|regs:24:reg_array|r|bits:23:r~q ),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[23]~471_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[23]~471 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valA[23]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[23]~472 (
// Equation(s):
// \myprocessor|my_regfile|valA[23]~472_combout  = (\myprocessor|my_regfile|valA[23]~471_combout  & (((\myprocessor|my_regfile|regs:28:reg_array|r|bits:23:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|my_regfile|valA[23]~471_combout  & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:23:r~q  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|my_regfile|valA[23]~471_combout ),
	.datab(\myprocessor|my_regfile|regs:20:reg_array|r|bits:23:r~q ),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[23]~472_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[23]~472 .lut_mask = 16'hE4AA;
defparam \myprocessor|my_regfile|valA[23]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[23]~469 (
// Equation(s):
// \myprocessor|my_regfile|valA[23]~469_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:23:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:23:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|my_regfile|regs:22:reg_array|r|bits:23:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[23]~469_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[23]~469 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[23]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[23]~470 (
// Equation(s):
// \myprocessor|my_regfile|valA[23]~470_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[23]~469_combout  & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:23:r~q ))) # 
// (!\myprocessor|my_regfile|valA[23]~469_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:23:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|valA[23]~469_combout ))))

	.dataa(\myprocessor|my_regfile|regs:26:reg_array|r|bits:23:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|my_regfile|valA[23]~469_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[23]~470_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[23]~470 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[23]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[23]~473 (
// Equation(s):
// \myprocessor|my_regfile|valA[23]~473_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]) # (\myprocessor|my_regfile|valA[23]~470_combout )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|valA[23]~472_combout  & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|valA[23]~472_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|my_regfile|valA[23]~470_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[23]~473_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[23]~473 .lut_mask = 16'hAEA4;
defparam \myprocessor|my_regfile|valA[23]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[23]~467 (
// Equation(s):
// \myprocessor|my_regfile|valA[23]~467_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:23:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:23:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|my_regfile|regs:25:reg_array|r|bits:23:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[23]~467_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[23]~467 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[23]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valA[23]~468 (
// Equation(s):
// \myprocessor|my_regfile|valA[23]~468_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[23]~467_combout  & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:23:r~q ))) # 
// (!\myprocessor|my_regfile|valA[23]~467_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:23:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|valA[23]~467_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:21:reg_array|r|bits:23:r~q ),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|my_regfile|valA[23]~467_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[23]~468_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[23]~468 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[23]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[23]~474 (
// Equation(s):
// \myprocessor|my_regfile|valA[23]~474_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:23:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:23:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|my_regfile|regs:23:reg_array|r|bits:23:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[23]~474_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[23]~474 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valA[23]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[23]~475 (
// Equation(s):
// \myprocessor|my_regfile|valA[23]~475_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[23]~474_combout  & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:23:r~q ))) # 
// (!\myprocessor|my_regfile|valA[23]~474_combout  & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:23:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|valA[23]~474_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|regs:27:reg_array|r|bits:23:r~q ),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|my_regfile|valA[23]~474_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[23]~475_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[23]~475 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[23]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[23]~476 (
// Equation(s):
// \myprocessor|my_regfile|valA[23]~476_combout  = (\myprocessor|my_regfile|valA[23]~473_combout  & (((\myprocessor|my_regfile|valA[23]~475_combout )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))) # 
// (!\myprocessor|my_regfile|valA[23]~473_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|valA[23]~468_combout )))

	.dataa(\myprocessor|my_regfile|valA[23]~473_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|valA[23]~468_combout ),
	.datad(\myprocessor|my_regfile|valA[23]~475_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[23]~476_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[23]~476 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valA[23]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[23]~481 (
// Equation(s):
// \myprocessor|my_regfile|valA[23]~481_combout  = (\myprocessor|my_regfile|valA[8]~13_combout  & (((\myprocessor|my_regfile|valA[8]~10_combout )))) # (!\myprocessor|my_regfile|valA[8]~13_combout  & ((\myprocessor|my_regfile|valA[8]~10_combout  & 
// ((\myprocessor|my_regfile|valA[23]~476_combout ))) # (!\myprocessor|my_regfile|valA[8]~10_combout  & (\myprocessor|my_regfile|valA[23]~480_combout ))))

	.dataa(\myprocessor|my_regfile|valA[23]~480_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datad(\myprocessor|my_regfile|valA[23]~476_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[23]~481_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[23]~481 .lut_mask = 16'hF2C2;
defparam \myprocessor|my_regfile|valA[23]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valA[23]~465 (
// Equation(s):
// \myprocessor|my_regfile|valA[23]~465_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_regfile|regs:9:reg_array|r|bits:23:r~q ) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:23:r~q  & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|my_regfile|regs:8:reg_array|r|bits:23:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[23]~465_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[23]~465 .lut_mask = 16'hCCE2;
defparam \myprocessor|my_regfile|valA[23]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[23]~466 (
// Equation(s):
// \myprocessor|my_regfile|valA[23]~466_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[23]~465_combout  & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:23:r~q )) # 
// (!\myprocessor|my_regfile|valA[23]~465_combout  & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:23:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|valA[23]~465_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|valA[23]~465_combout ),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|my_regfile|regs:10:reg_array|r|bits:23:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[23]~466_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[23]~466 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[23]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[23]~484 (
// Equation(s):
// \myprocessor|my_regfile|valA[23]~484_combout  = (\myprocessor|my_regfile|valA[8]~13_combout  & ((\myprocessor|my_regfile|valA[23]~481_combout  & (\myprocessor|my_regfile|valA[23]~483_combout )) # (!\myprocessor|my_regfile|valA[23]~481_combout  & 
// ((\myprocessor|my_regfile|valA[23]~466_combout ))))) # (!\myprocessor|my_regfile|valA[8]~13_combout  & (((\myprocessor|my_regfile|valA[23]~481_combout ))))

	.dataa(\myprocessor|my_regfile|valA[23]~483_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datac(\myprocessor|my_regfile|valA[23]~481_combout ),
	.datad(\myprocessor|my_regfile|valA[23]~466_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[23]~484_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[23]~484 .lut_mask = 16'hBCB0;
defparam \myprocessor|my_regfile|valA[23]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N2
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~1 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~1_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[23]~484_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[22]~464_combout )))

	.dataa(gnd),
	.datab(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datac(\myprocessor|my_regfile|valA[23]~484_combout ),
	.datad(\myprocessor|my_regfile|valA[22]~464_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~1 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N12
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~24 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~24_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~1_combout )) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~3_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~1_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~24 .lut_mask = 16'hCFC0;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N4
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxNxx|F[20]~11 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxNxx|F[20]~11_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~23_combout ))) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~24_combout ))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~24_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~23_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxNxx|F[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxNxx|F[20]~11 .lut_mask = 16'hF0AA;
defparam \myprocessor|my_alu|shifter_inst|RxxNxx|F[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N18
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxNxxx|F~16 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxNxxx|F~16_combout  = (\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout  & ((\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~21_combout ))) # 
// (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~13_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~13_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxNxxx|F~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F~16 .lut_mask = 16'hE040;
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N28
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxNxx|F[12]~10 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxNxx|F[12]~10_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~25_combout ))) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~16_combout ))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~16_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxNxx|F[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxNxx|F[12]~10 .lut_mask = 16'hE2E2;
defparam \myprocessor|my_alu|shifter_inst|RxxNxx|F[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LNxxxx|F~20 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LNxxxx|F~20_combout  = (!\myprocessor|ALUSrc_mux|F[4]~6_combout  & ((\myprocessor|ALUSrc_mux|F[3]~3_combout  & ((\myprocessor|my_alu|shifter_inst|LxNxxx|F~11_combout ))) # (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxNxx|F[12]~6_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxNxx|F[12]~6_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxNxxx|F~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LNxxxx|F~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~20 .lut_mask = 16'h3202;
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[12]~21 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[12]~21_combout  = (\myprocessor|my_alu|R[0]~4_combout  & (((\myprocessor|my_alu|R[0]~5_combout )))) # (!\myprocessor|my_alu|R[0]~4_combout  & ((\myprocessor|my_alu|R[0]~5_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LNxxxx|F~20_combout ))) # (!\myprocessor|my_alu|R[0]~5_combout  & (\myprocessor|my_alu|shifter_inst|RxxNxx|F[12]~10_combout ))))

	.dataa(\myprocessor|my_alu|R[0]~4_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|RxxNxx|F[12]~10_combout ),
	.datac(\myprocessor|my_alu|R[0]~5_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LNxxxx|F~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[12]~21 .lut_mask = 16'hF4A4;
defparam \myprocessor|MemtoReg_mux|F[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N16
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[12]~22 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[12]~22_combout  = (\myprocessor|my_alu|R[0]~4_combout  & ((\myprocessor|MemtoReg_mux|F[12]~21_combout  & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F~16_combout ))) # (!\myprocessor|MemtoReg_mux|F[12]~21_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxNxx|F[20]~11_combout )))) # (!\myprocessor|my_alu|R[0]~4_combout  & (((\myprocessor|MemtoReg_mux|F[12]~21_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxNxx|F[20]~11_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|RxNxxx|F~16_combout ),
	.datac(\myprocessor|my_alu|R[0]~4_combout ),
	.datad(\myprocessor|MemtoReg_mux|F[12]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[12]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[12]~22 .lut_mask = 16'hCFA0;
defparam \myprocessor|MemtoReg_mux|F[12]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N0
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|lower|sum[12] (
// Equation(s):
// \myprocessor|my_alu|adder_inst|lower|sum [12] = \myprocessor|my_regfile|valA[12]~304_combout  $ (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|my_alu|adder_inst|lower|carry[12]~13_combout  $ (\myprocessor|ALUSrc_mux|F[12]~14_combout )))

	.dataa(\myprocessor|my_regfile|valA[12]~304_combout ),
	.datab(\myprocessor|my_control|func[0]~0_combout ),
	.datac(\myprocessor|my_alu|adder_inst|lower|carry[12]~13_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[12]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|lower|sum [12]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|lower|sum[12] .lut_mask = 16'h6996;
defparam \myprocessor|my_alu|adder_inst|lower|sum[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N24
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[12]~23 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[12]~23_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [12]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_regfile|valB[12]~378_combout 
// ))

	.dataa(\myprocessor|my_regfile|valB[12]~378_combout ),
	.datab(\myprocessor|my_control|ALUSrc~0_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[12]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[12]~23 .lut_mask = 16'hEE22;
defparam \myprocessor|MemtoReg_mux|F[12]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N10
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[12]~24 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[12]~24_combout  = (\myprocessor|my_alu|R[0]~8_combout  & ((\myprocessor|MemtoReg_mux|F[12]~23_combout ) # ((\myprocessor|my_regfile|valA[12]~304_combout ) # (!\myprocessor|my_control|func[1]~1_combout )))) # 
// (!\myprocessor|my_alu|R[0]~8_combout  & (\myprocessor|MemtoReg_mux|F[12]~23_combout  & (\myprocessor|my_regfile|valA[12]~304_combout  & \myprocessor|my_control|func[1]~1_combout )))

	.dataa(\myprocessor|my_alu|R[0]~8_combout ),
	.datab(\myprocessor|MemtoReg_mux|F[12]~23_combout ),
	.datac(\myprocessor|my_regfile|valA[12]~304_combout ),
	.datad(\myprocessor|my_control|func[1]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[12]~24 .lut_mask = 16'hE8AA;
defparam \myprocessor|MemtoReg_mux|F[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N28
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[12]~25 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[12]~25_combout  = (\myprocessor|my_control|func[1]~1_combout  & (((\myprocessor|MemtoReg_mux|F[12]~24_combout )))) # (!\myprocessor|my_control|func[1]~1_combout  & ((\myprocessor|MemtoReg_mux|F[12]~24_combout  & 
// (\myprocessor|MemtoReg_mux|F[12]~22_combout )) # (!\myprocessor|MemtoReg_mux|F[12]~24_combout  & ((\myprocessor|my_alu|adder_inst|lower|sum [12])))))

	.dataa(\myprocessor|MemtoReg_mux|F[12]~22_combout ),
	.datab(\myprocessor|my_control|func[1]~1_combout ),
	.datac(\myprocessor|my_alu|adder_inst|lower|sum [12]),
	.datad(\myprocessor|MemtoReg_mux|F[12]~24_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[12]~25 .lut_mask = 16'hEE30;
defparam \myprocessor|MemtoReg_mux|F[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\myprocessor|my_control|MemWrite~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|my_regfile|valB[13]~358_combout ,\myprocessor|my_regfile|valB[12]~378_combout }),
	.portaaddr({\myprocessor|my_alu|R[11]~99_combout ,\myprocessor|my_alu|R[10]~13_combout ,\myprocessor|my_alu|R[9]~83_combout ,\myprocessor|my_alu|R[8]~91_combout ,\myprocessor|my_alu|R[7]~69_combout ,\myprocessor|my_alu|R[6]~76_combout ,\myprocessor|my_alu|R[5]~57_combout ,
\myprocessor|my_alu|R[4]~62_combout ,\myprocessor|my_alu|R[3]~43_combout ,\myprocessor|my_alu|R[2]~49_combout ,\myprocessor|my_alu|R[1]~27_combout ,\myprocessor|my_alu|R[0]~21_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12 .init_file = "test-fibonacci-dmem.hex";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~48 (
// Equation(s):
// \myprocessor|keyIn_mux|F~48_combout  = (\myprocessor|Jal_mux|F[11]~0_combout  & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [12]) # ((\myprocessor|MemtoReg_mux|F[12]~25_combout  & \myprocessor|keyIn_mux|F~46_combout )))) # 
// (!\myprocessor|Jal_mux|F[11]~0_combout  & (\myprocessor|MemtoReg_mux|F[12]~25_combout  & (\myprocessor|keyIn_mux|F~46_combout )))

	.dataa(\myprocessor|Jal_mux|F[11]~0_combout ),
	.datab(\myprocessor|MemtoReg_mux|F[12]~25_combout ),
	.datac(\myprocessor|keyIn_mux|F~46_combout ),
	.datad(\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~48_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~48 .lut_mask = 16'hEAC0;
defparam \myprocessor|keyIn_mux|F~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N21
dffeas \myprocessor|my_regfile|regs:3:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~48_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[3]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:3:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:3:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[12]~373 (
// Equation(s):
// \myprocessor|my_regfile|valB[12]~373_combout  = (\myprocessor|my_regfile|valB[18]~66_combout  & ((\myprocessor|my_regfile|valB[18]~63_combout  & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:12:r~q )) # (!\myprocessor|my_regfile|valB[18]~63_combout  & 
// ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:12:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~66_combout  & (((\myprocessor|my_regfile|valB[18]~63_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~66_combout ),
	.datab(\myprocessor|my_regfile|regs:4:reg_array|r|bits:12:r~q ),
	.datac(\myprocessor|my_regfile|regs:5:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~63_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[12]~373_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[12]~373 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valB[12]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[12]~374 (
// Equation(s):
// \myprocessor|my_regfile|valB[12]~374_combout  = (\myprocessor|my_regfile|valB[12]~373_combout  & (((\myprocessor|my_regfile|regs:6:reg_array|r|bits:12:r~q ) # (!\myprocessor|my_regfile|valB[18]~67_combout )))) # 
// (!\myprocessor|my_regfile|valB[12]~373_combout  & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:12:r~q  & ((\myprocessor|my_regfile|valB[18]~67_combout ))))

	.dataa(\myprocessor|my_regfile|valB[12]~373_combout ),
	.datab(\myprocessor|my_regfile|regs:7:reg_array|r|bits:12:r~q ),
	.datac(\myprocessor|my_regfile|regs:6:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~67_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[12]~374_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[12]~374 .lut_mask = 16'hE4AA;
defparam \myprocessor|my_regfile|valB[12]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[12]~375 (
// Equation(s):
// \myprocessor|my_regfile|valB[12]~375_combout  = (\myprocessor|my_regfile|valB[18]~52_combout  & ((\myprocessor|my_regfile|valB[18]~50_combout ) # ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:12:r~q )))) # (!\myprocessor|my_regfile|valB[18]~52_combout 
//  & (!\myprocessor|my_regfile|valB[18]~50_combout  & ((\myprocessor|my_regfile|valB[12]~374_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datac(\myprocessor|my_regfile|regs:3:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|my_regfile|valB[12]~374_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[12]~375_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[12]~375 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_regfile|valB[12]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[12]~376 (
// Equation(s):
// \myprocessor|my_regfile|valB[12]~376_combout  = (\myprocessor|my_regfile|valB[12]~375_combout  & ((\myprocessor|my_regfile|regs:1:reg_array|r|bits:12:r~q ) # ((!\myprocessor|my_regfile|valB[18]~50_combout )))) # 
// (!\myprocessor|my_regfile|valB[12]~375_combout  & (((\myprocessor|my_regfile|valB[18]~50_combout  & \myprocessor|my_regfile|regs:2:reg_array|r|bits:12:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[12]~375_combout ),
	.datab(\myprocessor|my_regfile|regs:1:reg_array|r|bits:12:r~q ),
	.datac(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datad(\myprocessor|my_regfile|regs:2:reg_array|r|bits:12:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[12]~376_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[12]~376 .lut_mask = 16'hDA8A;
defparam \myprocessor|my_regfile|valB[12]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[12]~369 (
// Equation(s):
// \myprocessor|my_regfile|valB[12]~369_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[18]~19_combout )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout  & 
// (\myprocessor|my_regfile|regs:12:reg_array|r|bits:12:r~q )) # (!\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:12:r~q )))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|regs:12:reg_array|r|bits:12:r~q ),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[12]~369_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[12]~369 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valB[12]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[12]~370 (
// Equation(s):
// \myprocessor|my_regfile|valB[12]~370_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[12]~369_combout  & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:12:r~q ))) # 
// (!\myprocessor|my_regfile|valB[12]~369_combout  & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:12:r~q )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[12]~369_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|regs:15:reg_array|r|bits:12:r~q ),
	.datac(\myprocessor|my_regfile|regs:14:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|my_regfile|valB[12]~369_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[12]~370_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[12]~370 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[12]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[12]~371 (
// Equation(s):
// \myprocessor|my_regfile|valB[12]~371_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[18]~27_combout )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout  & 
// (\myprocessor|my_regfile|valB[12]~370_combout )) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:12:r~q )))))

	.dataa(\myprocessor|my_regfile|valB[12]~370_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[12]~371_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[12]~371 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valB[12]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[12]~372 (
// Equation(s):
// \myprocessor|my_regfile|valB[12]~372_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[12]~371_combout  & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:12:r~q ))) # 
// (!\myprocessor|my_regfile|valB[12]~371_combout  & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:12:r~q )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|valB[12]~371_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|valB[12]~371_combout ),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|my_regfile|regs:11:reg_array|r|bits:12:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[12]~372_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[12]~372 .lut_mask = 16'hEC64;
defparam \myprocessor|my_regfile|valB[12]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[12]~377 (
// Equation(s):
// \myprocessor|my_regfile|valB[12]~377_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & (((\myprocessor|my_regfile|valB[18]~42_combout ) # (\myprocessor|my_regfile|valB[12]~372_combout )))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & 
// (\myprocessor|my_regfile|valB[12]~376_combout  & (!\myprocessor|my_regfile|valB[18]~42_combout )))

	.dataa(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datab(\myprocessor|my_regfile|valB[12]~376_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datad(\myprocessor|my_regfile|valB[12]~372_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[12]~377_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[12]~377 .lut_mask = 16'hAEA4;
defparam \myprocessor|my_regfile|valB[12]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[12]~363 (
// Equation(s):
// \myprocessor|my_regfile|valB[12]~363_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:12:r~q ) # ((\myprocessor|my_regfile|valB[18]~21_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|regs:21:reg_array|r|bits:12:r~q  & !\myprocessor|my_regfile|valB[18]~21_combout ))))

	.dataa(\myprocessor|my_regfile|regs:20:reg_array|r|bits:12:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[12]~363_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[12]~363 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valB[12]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[12]~364 (
// Equation(s):
// \myprocessor|my_regfile|valB[12]~364_combout  = (\myprocessor|my_regfile|valB[12]~363_combout  & (((\myprocessor|my_regfile|regs:22:reg_array|r|bits:12:r~q )) # (!\myprocessor|my_regfile|valB[18]~21_combout ))) # 
// (!\myprocessor|my_regfile|valB[12]~363_combout  & (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:12:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[12]~363_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|my_regfile|regs:23:reg_array|r|bits:12:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[12]~364_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[12]~364 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[12]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[12]~365 (
// Equation(s):
// \myprocessor|my_regfile|valB[12]~365_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout ) # ((\myprocessor|my_regfile|valB[12]~364_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & 
// (!\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:12:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|my_regfile|valB[12]~364_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[12]~365_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[12]~365 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[12]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[12]~366 (
// Equation(s):
// \myprocessor|my_regfile|valB[12]~366_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[12]~365_combout  & (\myprocessor|my_regfile|regs:19:reg_array|r|bits:12:r~q )) # (!\myprocessor|my_regfile|valB[12]~365_combout  
// & ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:12:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[12]~365_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|regs:19:reg_array|r|bits:12:r~q ),
	.datac(\myprocessor|my_regfile|valB[12]~365_combout ),
	.datad(\myprocessor|my_regfile|regs:17:reg_array|r|bits:12:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[12]~366_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[12]~366 .lut_mask = 16'hDAD0;
defparam \myprocessor|my_regfile|valB[12]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[12]~367 (
// Equation(s):
// \myprocessor|my_regfile|valB[12]~367_combout  = (\myprocessor|my_regfile|valB[18]~35_combout  & (((\myprocessor|RegTar_mux|F[3]~0_combout ) # (\myprocessor|my_regfile|regs:16:reg_array|r|bits:12:r~q )))) # (!\myprocessor|my_regfile|valB[18]~35_combout  & 
// (\myprocessor|my_regfile|valB[12]~366_combout  & (!\myprocessor|RegTar_mux|F[3]~0_combout )))

	.dataa(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datab(\myprocessor|my_regfile|valB[12]~366_combout ),
	.datac(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datad(\myprocessor|my_regfile|regs:16:reg_array|r|bits:12:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[12]~367_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[12]~367 .lut_mask = 16'hAEA4;
defparam \myprocessor|my_regfile|valB[12]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[12]~361 (
// Equation(s):
// \myprocessor|my_regfile|valB[12]~361_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[18]~31_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout  & 
// (\myprocessor|my_regfile|regs:25:reg_array|r|bits:12:r~q )) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:12:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:25:reg_array|r|bits:12:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[12]~361_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[12]~361 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valB[12]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[12]~359 (
// Equation(s):
// \myprocessor|my_regfile|valB[12]~359_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|valB[18]~21_combout )) # (!\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[18]~21_combout  & 
// (\myprocessor|my_regfile|regs:31:reg_array|r|bits:12:r~q )) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:12:r~q )))))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|my_regfile|regs:29:reg_array|r|bits:12:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[12]~359_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[12]~359 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valB[12]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[12]~360 (
// Equation(s):
// \myprocessor|my_regfile|valB[12]~360_combout  = (\myprocessor|my_regfile|valB[12]~359_combout  & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:12:r~q ) # ((!\myprocessor|my_regfile|valB[18]~19_combout )))) # 
// (!\myprocessor|my_regfile|valB[12]~359_combout  & (((\myprocessor|my_regfile|valB[18]~19_combout  & \myprocessor|my_regfile|regs:28:reg_array|r|bits:12:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[12]~359_combout ),
	.datab(\myprocessor|my_regfile|regs:30:reg_array|r|bits:12:r~q ),
	.datac(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datad(\myprocessor|my_regfile|regs:28:reg_array|r|bits:12:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[12]~360_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[12]~360 .lut_mask = 16'hDA8A;
defparam \myprocessor|my_regfile|valB[12]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[12]~362 (
// Equation(s):
// \myprocessor|my_regfile|valB[12]~362_combout  = (\myprocessor|my_regfile|valB[12]~361_combout  & (((\myprocessor|my_regfile|regs:27:reg_array|r|bits:12:r~q )) # (!\myprocessor|my_regfile|valB[18]~27_combout ))) # 
// (!\myprocessor|my_regfile|valB[12]~361_combout  & (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[12]~360_combout ))))

	.dataa(\myprocessor|my_regfile|valB[12]~361_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:27:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|my_regfile|valB[12]~360_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[12]~362_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[12]~362 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[12]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[12]~368 (
// Equation(s):
// \myprocessor|my_regfile|valB[12]~368_combout  = (\myprocessor|my_regfile|valB[12]~367_combout  & (((\myprocessor|my_regfile|regs:24:reg_array|r|bits:12:r~q ) # (!\myprocessor|RegTar_mux|F[3]~0_combout )))) # (!\myprocessor|my_regfile|valB[12]~367_combout  
// & (\myprocessor|my_regfile|valB[12]~362_combout  & ((\myprocessor|RegTar_mux|F[3]~0_combout ))))

	.dataa(\myprocessor|my_regfile|valB[12]~367_combout ),
	.datab(\myprocessor|my_regfile|valB[12]~362_combout ),
	.datac(\myprocessor|my_regfile|regs:24:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[12]~368_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[12]~368 .lut_mask = 16'hE4AA;
defparam \myprocessor|my_regfile|valB[12]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[12]~378 (
// Equation(s):
// \myprocessor|my_regfile|valB[12]~378_combout  = (\myprocessor|my_regfile|valB[12]~377_combout  & ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:12:r~q ) # ((!\myprocessor|my_regfile|valB[18]~42_combout )))) # 
// (!\myprocessor|my_regfile|valB[12]~377_combout  & (((\myprocessor|my_regfile|valB[18]~42_combout  & \myprocessor|my_regfile|valB[12]~368_combout ))))

	.dataa(\myprocessor|my_regfile|valB[12]~377_combout ),
	.datab(\myprocessor|my_regfile|regs:8:reg_array|r|bits:12:r~q ),
	.datac(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datad(\myprocessor|my_regfile|valB[12]~368_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[12]~378_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[12]~378 .lut_mask = 16'hDA8A;
defparam \myprocessor|my_regfile|valB[12]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N2
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxNxxx|F~15 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxNxxx|F~15_combout  = (\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout  & ((\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~49_combout ))) # 
// (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~34_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~34_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~49_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxNxxx|F~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F~15 .lut_mask = 16'hE400;
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N6
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LNxxxx|F~19 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LNxxxx|F~19_combout  = (!\myprocessor|ALUSrc_mux|F[4]~6_combout  & ((\myprocessor|ALUSrc_mux|F[3]~3_combout  & (\myprocessor|my_alu|shifter_inst|LxNxxx|F~10_combout )) # (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[13]~5_combout )))))

	.dataa(\myprocessor|my_alu|shifter_inst|LxNxxx|F~10_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxNxx|F[13]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LNxxxx|F~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~19 .lut_mask = 16'h2320;
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N4
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[13]~16 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[13]~16_combout  = (\myprocessor|my_alu|R[0]~5_combout  & (((\myprocessor|my_alu|R[0]~4_combout )))) # (!\myprocessor|my_alu|R[0]~5_combout  & ((\myprocessor|my_alu|R[0]~4_combout  & 
// ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[21]~9_combout ))) # (!\myprocessor|my_alu|R[0]~4_combout  & (\myprocessor|my_alu|shifter_inst|RxxNxx|F[13]~8_combout ))))

	.dataa(\myprocessor|my_alu|R[0]~5_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|RxxNxx|F[13]~8_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RxxNxx|F[21]~9_combout ),
	.datad(\myprocessor|my_alu|R[0]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[13]~16 .lut_mask = 16'hFA44;
defparam \myprocessor|MemtoReg_mux|F[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N14
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[13]~17 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[13]~17_combout  = (\myprocessor|MemtoReg_mux|F[13]~16_combout  & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F~15_combout ) # ((!\myprocessor|my_alu|R[0]~5_combout )))) # (!\myprocessor|MemtoReg_mux|F[13]~16_combout  & 
// (((\myprocessor|my_alu|shifter_inst|LNxxxx|F~19_combout  & \myprocessor|my_alu|R[0]~5_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|RxNxxx|F~15_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LNxxxx|F~19_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[13]~16_combout ),
	.datad(\myprocessor|my_alu|R[0]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[13]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[13]~17 .lut_mask = 16'hACF0;
defparam \myprocessor|MemtoReg_mux|F[13]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N30
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|lower|sum[13] (
// Equation(s):
// \myprocessor|my_alu|adder_inst|lower|sum [13] = \myprocessor|my_alu|adder_inst|lower|carry[13]~14_combout  $ (\myprocessor|my_regfile|valA[13]~324_combout  $ (\myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|ALUSrc_mux|F[13]~13_combout )))

	.dataa(\myprocessor|my_alu|adder_inst|lower|carry[13]~14_combout ),
	.datab(\myprocessor|my_regfile|valA[13]~324_combout ),
	.datac(\myprocessor|my_control|func[0]~0_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[13]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|lower|sum [13]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|lower|sum[13] .lut_mask = 16'h6996;
defparam \myprocessor|my_alu|adder_inst|lower|sum[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N8
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[13]~18 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[13]~18_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [13])) # (!\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_regfile|valB[13]~358_combout 
// )))

	.dataa(gnd),
	.datab(\myprocessor|my_control|ALUSrc~0_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datad(\myprocessor|my_regfile|valB[13]~358_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[13]~18 .lut_mask = 16'hF3C0;
defparam \myprocessor|MemtoReg_mux|F[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[13]~19 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[13]~19_combout  = (\myprocessor|my_alu|R[0]~8_combout  & (((\myprocessor|MemtoReg_mux|F[13]~18_combout ) # (\myprocessor|my_regfile|valA[13]~324_combout )) # (!\myprocessor|my_control|func[1]~1_combout ))) # 
// (!\myprocessor|my_alu|R[0]~8_combout  & (\myprocessor|my_control|func[1]~1_combout  & (\myprocessor|MemtoReg_mux|F[13]~18_combout  & \myprocessor|my_regfile|valA[13]~324_combout )))

	.dataa(\myprocessor|my_alu|R[0]~8_combout ),
	.datab(\myprocessor|my_control|func[1]~1_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[13]~18_combout ),
	.datad(\myprocessor|my_regfile|valA[13]~324_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[13]~19 .lut_mask = 16'hEAA2;
defparam \myprocessor|MemtoReg_mux|F[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N12
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[13]~20 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[13]~20_combout  = (\myprocessor|my_control|func[1]~1_combout  & (((\myprocessor|MemtoReg_mux|F[13]~19_combout )))) # (!\myprocessor|my_control|func[1]~1_combout  & ((\myprocessor|MemtoReg_mux|F[13]~19_combout  & 
// (\myprocessor|MemtoReg_mux|F[13]~17_combout )) # (!\myprocessor|MemtoReg_mux|F[13]~19_combout  & ((\myprocessor|my_alu|adder_inst|lower|sum [13])))))

	.dataa(\myprocessor|MemtoReg_mux|F[13]~17_combout ),
	.datab(\myprocessor|my_control|func[1]~1_combout ),
	.datac(\myprocessor|my_alu|adder_inst|lower|sum [13]),
	.datad(\myprocessor|MemtoReg_mux|F[13]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[13]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[13]~20 .lut_mask = 16'hEE30;
defparam \myprocessor|MemtoReg_mux|F[13]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N22
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~47 (
// Equation(s):
// \myprocessor|keyIn_mux|F~47_combout  = (\myprocessor|Jal_mux|F[11]~0_combout  & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [13]) # ((\myprocessor|keyIn_mux|F~46_combout  & \myprocessor|MemtoReg_mux|F[13]~20_combout )))) # 
// (!\myprocessor|Jal_mux|F[11]~0_combout  & (((\myprocessor|keyIn_mux|F~46_combout  & \myprocessor|MemtoReg_mux|F[13]~20_combout ))))

	.dataa(\myprocessor|Jal_mux|F[11]~0_combout ),
	.datab(\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [13]),
	.datac(\myprocessor|keyIn_mux|F~46_combout ),
	.datad(\myprocessor|MemtoReg_mux|F[13]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~47_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~47 .lut_mask = 16'hF888;
defparam \myprocessor|keyIn_mux|F~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N3
dffeas \myprocessor|my_regfile|regs:13:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~47_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[13]~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:13:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:13:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[13]~322 (
// Equation(s):
// \myprocessor|my_regfile|valA[13]~322_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:13:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:13:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:12:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|my_regfile|regs:14:reg_array|r|bits:13:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[13]~322_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[13]~322 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[13]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[13]~323 (
// Equation(s):
// \myprocessor|my_regfile|valA[13]~323_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[13]~322_combout  & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:13:r~q ))) # 
// (!\myprocessor|my_regfile|valA[13]~322_combout  & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:13:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|my_regfile|valA[13]~322_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|regs:13:reg_array|r|bits:13:r~q ),
	.datac(\myprocessor|my_regfile|regs:15:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|my_regfile|valA[13]~322_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[13]~323_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[13]~323 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[13]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[13]~317 (
// Equation(s):
// \myprocessor|my_regfile|valA[13]~317_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:13:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|regs:4:reg_array|r|bits:13:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|my_regfile|regs:6:reg_array|r|bits:13:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:4:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[13]~317_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[13]~317 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valA[13]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valA[13]~318 (
// Equation(s):
// \myprocessor|my_regfile|valA[13]~318_combout  = (\myprocessor|my_regfile|valA[13]~317_combout  & (((\myprocessor|my_regfile|regs:7:reg_array|r|bits:13:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))) # 
// (!\myprocessor|my_regfile|valA[13]~317_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:13:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[13]~317_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:7:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|my_regfile|regs:5:reg_array|r|bits:13:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[13]~318_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[13]~318 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[13]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[13]~319 (
// Equation(s):
// \myprocessor|my_regfile|valA[13]~319_combout  = (\myprocessor|my_regfile|valA[8]~18_combout  & (((\myprocessor|my_regfile|valA[13]~318_combout )) # (!\myprocessor|my_regfile|valA[8]~17_combout ))) # (!\myprocessor|my_regfile|valA[8]~18_combout  & 
// (\myprocessor|my_regfile|valA[8]~17_combout  & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:13:r~q )))

	.dataa(\myprocessor|my_regfile|valA[8]~18_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~17_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|my_regfile|valA[13]~318_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[13]~319_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[13]~319 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valA[13]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[13]~320 (
// Equation(s):
// \myprocessor|my_regfile|valA[13]~320_combout  = (\myprocessor|my_regfile|valA[8]~14_combout  & ((\myprocessor|my_regfile|valA[13]~319_combout  & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:13:r~q )) # (!\myprocessor|my_regfile|valA[13]~319_combout  & 
// ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:13:r~q ))))) # (!\myprocessor|my_regfile|valA[8]~14_combout  & (((\myprocessor|my_regfile|valA[13]~319_combout ))))

	.dataa(\myprocessor|my_regfile|valA[8]~14_combout ),
	.datab(\myprocessor|my_regfile|regs:3:reg_array|r|bits:13:r~q ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|my_regfile|valA[13]~319_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[13]~320_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[13]~320 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valA[13]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valA[13]~309 (
// Equation(s):
// \myprocessor|my_regfile|valA[13]~309_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [20] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|my_regfile|regs:22:reg_array|r|bits:13:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|my_regfile|regs:18:reg_array|r|bits:13:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|regs:22:reg_array|r|bits:13:r~q ),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[13]~309_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[13]~309 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valA[13]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[13]~310 (
// Equation(s):
// \myprocessor|my_regfile|valA[13]~310_combout  = (\myprocessor|my_regfile|valA[13]~309_combout  & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:13:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))) # 
// (!\myprocessor|my_regfile|valA[13]~309_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:13:r~q ))))

	.dataa(\myprocessor|my_regfile|valA[13]~309_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|my_regfile|regs:26:reg_array|r|bits:13:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[13]~310_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[13]~310 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[13]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valA[13]~311 (
// Equation(s):
// \myprocessor|my_regfile|valA[13]~311_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [19] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|regs:24:reg_array|r|bits:13:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:13:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:24:reg_array|r|bits:13:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[13]~311_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[13]~311 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valA[13]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[13]~312 (
// Equation(s):
// \myprocessor|my_regfile|valA[13]~312_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[13]~311_combout  & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:13:r~q ))) # 
// (!\myprocessor|my_regfile|valA[13]~311_combout  & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:13:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|valA[13]~311_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:20:reg_array|r|bits:13:r~q ),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|my_regfile|valA[13]~311_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[13]~312_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[13]~312 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[13]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valA[13]~313 (
// Equation(s):
// \myprocessor|my_regfile|valA[13]~313_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[13]~310_combout ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[13]~312_combout  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|valA[13]~310_combout ),
	.datac(\myprocessor|my_regfile|valA[13]~312_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[13]~313_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[13]~313 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valA[13]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valA[13]~314 (
// Equation(s):
// \myprocessor|my_regfile|valA[13]~314_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:13:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:13:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|my_regfile|regs:23:reg_array|r|bits:13:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[13]~314_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[13]~314 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valA[13]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[13]~315 (
// Equation(s):
// \myprocessor|my_regfile|valA[13]~315_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[13]~314_combout  & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:13:r~q ))) # 
// (!\myprocessor|my_regfile|valA[13]~314_combout  & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:13:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|valA[13]~314_combout ))))

	.dataa(\myprocessor|my_regfile|regs:27:reg_array|r|bits:13:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|my_regfile|valA[13]~314_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[13]~315_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[13]~315 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[13]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valA[13]~307 (
// Equation(s):
// \myprocessor|my_regfile|valA[13]~307_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [19] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:13:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:13:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:25:reg_array|r|bits:13:r~q ),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[13]~307_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[13]~307 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valA[13]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[13]~308 (
// Equation(s):
// \myprocessor|my_regfile|valA[13]~308_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[13]~307_combout  & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:13:r~q ))) # 
// (!\myprocessor|my_regfile|valA[13]~307_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:13:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|valA[13]~307_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:21:reg_array|r|bits:13:r~q ),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|my_regfile|valA[13]~307_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[13]~308_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[13]~308 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[13]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[13]~316 (
// Equation(s):
// \myprocessor|my_regfile|valA[13]~316_combout  = (\myprocessor|my_regfile|valA[13]~313_combout  & (((\myprocessor|my_regfile|valA[13]~315_combout )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))) # 
// (!\myprocessor|my_regfile|valA[13]~313_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[13]~308_combout ))))

	.dataa(\myprocessor|my_regfile|valA[13]~313_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|valA[13]~315_combout ),
	.datad(\myprocessor|my_regfile|valA[13]~308_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[13]~316_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[13]~316 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[13]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[13]~321 (
// Equation(s):
// \myprocessor|my_regfile|valA[13]~321_combout  = (\myprocessor|my_regfile|valA[8]~10_combout  & (((\myprocessor|my_regfile|valA[8]~13_combout ) # (\myprocessor|my_regfile|valA[13]~316_combout )))) # (!\myprocessor|my_regfile|valA[8]~10_combout  & 
// (\myprocessor|my_regfile|valA[13]~320_combout  & (!\myprocessor|my_regfile|valA[8]~13_combout )))

	.dataa(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datab(\myprocessor|my_regfile|valA[13]~320_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datad(\myprocessor|my_regfile|valA[13]~316_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[13]~321_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[13]~321 .lut_mask = 16'hAEA4;
defparam \myprocessor|my_regfile|valA[13]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[13]~305 (
// Equation(s):
// \myprocessor|my_regfile|valA[13]~305_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [18] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:13:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (\myprocessor|my_regfile|regs:8:reg_array|r|bits:13:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|regs:8:reg_array|r|bits:13:r~q ),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[13]~305_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[13]~305 .lut_mask = 16'hFA44;
defparam \myprocessor|my_regfile|valA[13]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[13]~306 (
// Equation(s):
// \myprocessor|my_regfile|valA[13]~306_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[13]~305_combout  & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:13:r~q )) # 
// (!\myprocessor|my_regfile|valA[13]~305_combout  & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:13:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_regfile|valA[13]~305_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|valA[13]~305_combout ),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|my_regfile|regs:10:reg_array|r|bits:13:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[13]~306_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[13]~306 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[13]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[13]~324 (
// Equation(s):
// \myprocessor|my_regfile|valA[13]~324_combout  = (\myprocessor|my_regfile|valA[13]~321_combout  & ((\myprocessor|my_regfile|valA[13]~323_combout ) # ((!\myprocessor|my_regfile|valA[8]~13_combout )))) # (!\myprocessor|my_regfile|valA[13]~321_combout  & 
// (((\myprocessor|my_regfile|valA[8]~13_combout  & \myprocessor|my_regfile|valA[13]~306_combout ))))

	.dataa(\myprocessor|my_regfile|valA[13]~323_combout ),
	.datab(\myprocessor|my_regfile|valA[13]~321_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datad(\myprocessor|my_regfile|valA[13]~306_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[13]~324_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[13]~324 .lut_mask = 16'hBC8C;
defparam \myprocessor|my_regfile|valA[13]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N20
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~20 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~20_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[12]~304_combout ))) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[13]~324_combout ))

	.dataa(gnd),
	.datab(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datac(\myprocessor|my_regfile|valA[13]~324_combout ),
	.datad(\myprocessor|my_regfile|valA[12]~304_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~20 .lut_mask = 16'hFC30;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N14
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~21 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~21_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~19_combout )) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~20_combout )))

	.dataa(gnd),
	.datab(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~19_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~21 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxNxx|F[13]~5 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxNxx|F[13]~5_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~18_combout ))) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~21_combout ))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~21_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~18_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxNxx|F[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxNxx|F[13]~5 .lut_mask = 16'hF0AA;
defparam \myprocessor|my_alu|shifter_inst|LxxNxx|F[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N2
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[21]~40 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[21]~40_combout  = (\myprocessor|MemtoReg_mux|F[19]~8_combout  & (((\myprocessor|MemtoReg_mux|F[19]~9_combout )))) # (!\myprocessor|MemtoReg_mux|F[19]~8_combout  & ((\myprocessor|MemtoReg_mux|F[19]~9_combout  & 
// (\myprocessor|my_alu|shifter_inst|LxxNxx|F[13]~5_combout )) # (!\myprocessor|MemtoReg_mux|F[19]~9_combout  & ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[21]~11_combout )))))

	.dataa(\myprocessor|MemtoReg_mux|F[19]~8_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxNxx|F[13]~5_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[19]~9_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxNxx|F[21]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[21]~40_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[21]~40 .lut_mask = 16'hE5E0;
defparam \myprocessor|MemtoReg_mux|F[21]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N26
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RNxxxx|F~18 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RNxxxx|F~18_combout  = (\myprocessor|my_alu|shifter_inst|RxNxxx|F[21]~9_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4]))) # 
// (!\myprocessor|my_control|ALUSrc~0_combout  & (!\myprocessor|my_regfile|valB[4]~238_combout ))))

	.dataa(\myprocessor|my_regfile|valB[4]~238_combout ),
	.datab(\myprocessor|my_control|ALUSrc~0_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datad(\myprocessor|my_alu|shifter_inst|RxNxxx|F[21]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RNxxxx|F~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RNxxxx|F~18 .lut_mask = 16'h1D00;
defparam \myprocessor|my_alu|shifter_inst|RNxxxx|F~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N4
cycloneive_lcell_comb \myprocessor|MemtoReg_mux|F[21]~41 (
// Equation(s):
// \myprocessor|MemtoReg_mux|F[21]~41_combout  = (\myprocessor|MemtoReg_mux|F[19]~8_combout  & ((\myprocessor|MemtoReg_mux|F[21]~40_combout  & (\myprocessor|my_alu|shifter_inst|RNxxxx|F~18_combout )) # (!\myprocessor|MemtoReg_mux|F[21]~40_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxNxxx|F~1_combout ))))) # (!\myprocessor|MemtoReg_mux|F[19]~8_combout  & (\myprocessor|MemtoReg_mux|F[21]~40_combout ))

	.dataa(\myprocessor|MemtoReg_mux|F[19]~8_combout ),
	.datab(\myprocessor|MemtoReg_mux|F[21]~40_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RNxxxx|F~18_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxNxxx|F~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|MemtoReg_mux|F[21]~41_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MemtoReg_mux|F[21]~41 .lut_mask = 16'hE6C4;
defparam \myprocessor|MemtoReg_mux|F[21]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N16
cycloneive_lcell_comb \myprocessor|my_alu|R_and[21] (
// Equation(s):
// \myprocessor|my_alu|R_and [21] = (\myprocessor|my_regfile|valA[21]~444_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// (\myprocessor|my_regfile|valB[21]~478_combout ))))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(\myprocessor|my_regfile|valB[21]~478_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\myprocessor|my_regfile|valA[21]~444_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R_and [21]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R_and[21] .lut_mask = 16'hE400;
defparam \myprocessor|my_alu|R_and[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N26
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~62 (
// Equation(s):
// \myprocessor|keyIn_mux|F~62_combout  = (\myprocessor|MemtoReg_mux|F[28]~12_combout  & (((\myprocessor|MemtoReg_mux|F[19]~89_combout )))) # (!\myprocessor|MemtoReg_mux|F[28]~12_combout  & ((\myprocessor|MemtoReg_mux|F[19]~89_combout  & 
// ((\myprocessor|my_alu|R_and [21]))) # (!\myprocessor|MemtoReg_mux|F[19]~89_combout  & (\myprocessor|MemtoReg_mux|F[21]~41_combout ))))

	.dataa(\myprocessor|MemtoReg_mux|F[28]~12_combout ),
	.datab(\myprocessor|MemtoReg_mux|F[21]~41_combout ),
	.datac(\myprocessor|my_alu|R_and [21]),
	.datad(\myprocessor|MemtoReg_mux|F[19]~89_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~62_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~62 .lut_mask = 16'hFA44;
defparam \myprocessor|keyIn_mux|F~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N4
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~63 (
// Equation(s):
// \myprocessor|keyIn_mux|F~63_combout  = (\myprocessor|keyIn_mux|F~62_combout  & ((\myprocessor|my_alu|adder_inst|upper1|carry[5]~3_combout ) # ((!\myprocessor|MemtoReg_mux|F[28]~12_combout )))) # (!\myprocessor|keyIn_mux|F~62_combout  & 
// (((\myprocessor|MemtoReg_mux|F[28]~12_combout  & \myprocessor|my_alu|adder_inst|upper0|carry[5]~3_combout ))))

	.dataa(\myprocessor|keyIn_mux|F~62_combout ),
	.datab(\myprocessor|my_alu|adder_inst|upper1|carry[5]~3_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[28]~12_combout ),
	.datad(\myprocessor|my_alu|adder_inst|upper0|carry[5]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~63_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~63 .lut_mask = 16'hDA8A;
defparam \myprocessor|keyIn_mux|F~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N14
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~64 (
// Equation(s):
// \myprocessor|keyIn_mux|F~64_combout  = (\myprocessor|my_alu|R[4]~28_combout  & (\myprocessor|keyIn_mux|F~61_combout )) # (!\myprocessor|my_alu|R[4]~28_combout  & (\myprocessor|keyIn_mux|F~63_combout  $ (((\myprocessor|keyIn_mux|F~61_combout  & 
// \myprocessor|MemtoReg_mux|F[28]~12_combout )))))

	.dataa(\myprocessor|keyIn_mux|F~61_combout ),
	.datab(\myprocessor|keyIn_mux|F~63_combout ),
	.datac(\myprocessor|MemtoReg_mux|F[28]~12_combout ),
	.datad(\myprocessor|my_alu|R[4]~28_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~64_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~64 .lut_mask = 16'hAA6C;
defparam \myprocessor|keyIn_mux|F~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N30
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~65 (
// Equation(s):
// \myprocessor|keyIn_mux|F~65_combout  = (\myprocessor|keyIn_mux|F~2_combout  & ((\myprocessor|Jal_mux|F[11]~0_combout  & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [21]))) # (!\myprocessor|Jal_mux|F[11]~0_combout  & 
// (\myprocessor|keyIn_mux|F~64_combout ))))

	.dataa(\myprocessor|keyIn_mux|F~64_combout ),
	.datab(\myprocessor|keyIn_mux|F~2_combout ),
	.datac(\myprocessor|Jal_mux|F[11]~0_combout ),
	.datad(\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~65_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~65 .lut_mask = 16'hC808;
defparam \myprocessor|keyIn_mux|F~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N15
dffeas \myprocessor|my_regfile|regs:12:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~65_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[12]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:12:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:12:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valA[21]~442 (
// Equation(s):
// \myprocessor|my_regfile|valA[21]~442_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:21:r~q )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:21:r~q )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:12:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|my_regfile|regs:14:reg_array|r|bits:21:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[21]~442_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[21]~442 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valA[21]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[21]~443 (
// Equation(s):
// \myprocessor|my_regfile|valA[21]~443_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[21]~442_combout  & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:21:r~q )) # 
// (!\myprocessor|my_regfile|valA[21]~442_combout  & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:21:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|valA[21]~442_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_regfile|valA[21]~442_combout ),
	.datac(\myprocessor|my_regfile|regs:15:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|my_regfile|regs:13:reg_array|r|bits:21:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[21]~443_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[21]~443 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valA[21]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[21]~437 (
// Equation(s):
// \myprocessor|my_regfile|valA[21]~437_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:21:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (\myprocessor|my_regfile|regs:4:reg_array|r|bits:21:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|my_regfile|regs:4:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|my_regfile|regs:6:reg_array|r|bits:21:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[21]~437_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[21]~437 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[21]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valA[21]~438 (
// Equation(s):
// \myprocessor|my_regfile|valA[21]~438_combout  = (\myprocessor|my_regfile|valA[21]~437_combout  & (((\myprocessor|my_regfile|regs:7:reg_array|r|bits:21:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|my_regfile|valA[21]~437_combout  & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:21:r~q  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|my_regfile|valA[21]~437_combout ),
	.datab(\myprocessor|my_regfile|regs:5:reg_array|r|bits:21:r~q ),
	.datac(\myprocessor|my_regfile|regs:7:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[21]~438_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[21]~438 .lut_mask = 16'hE4AA;
defparam \myprocessor|my_regfile|valA[21]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valA[21]~439 (
// Equation(s):
// \myprocessor|my_regfile|valA[21]~439_combout  = (\myprocessor|my_regfile|valA[8]~18_combout  & ((\myprocessor|my_regfile|valA[21]~438_combout ) # ((!\myprocessor|my_regfile|valA[8]~17_combout )))) # (!\myprocessor|my_regfile|valA[8]~18_combout  & 
// (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:21:r~q  & \myprocessor|my_regfile|valA[8]~17_combout ))))

	.dataa(\myprocessor|my_regfile|valA[8]~18_combout ),
	.datab(\myprocessor|my_regfile|valA[21]~438_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|my_regfile|valA[8]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[21]~439_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[21]~439 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valA[21]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[21]~440 (
// Equation(s):
// \myprocessor|my_regfile|valA[21]~440_combout  = (\myprocessor|my_regfile|valA[8]~14_combout  & ((\myprocessor|my_regfile|valA[21]~439_combout  & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:21:r~q ))) # (!\myprocessor|my_regfile|valA[21]~439_combout  
// & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:21:r~q )))) # (!\myprocessor|my_regfile|valA[8]~14_combout  & (\myprocessor|my_regfile|valA[21]~439_combout ))

	.dataa(\myprocessor|my_regfile|valA[8]~14_combout ),
	.datab(\myprocessor|my_regfile|valA[21]~439_combout ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|my_regfile|regs:3:reg_array|r|bits:21:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[21]~440_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[21]~440 .lut_mask = 16'hEC64;
defparam \myprocessor|my_regfile|valA[21]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[21]~429 (
// Equation(s):
// \myprocessor|my_regfile|valA[21]~429_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:21:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (\myprocessor|my_regfile|regs:18:reg_array|r|bits:21:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|my_regfile|regs:22:reg_array|r|bits:21:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[21]~429_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[21]~429 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[21]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[21]~430 (
// Equation(s):
// \myprocessor|my_regfile|valA[21]~430_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[21]~429_combout  & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:21:r~q ))) # 
// (!\myprocessor|my_regfile|valA[21]~429_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:21:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|valA[21]~429_combout ))))

	.dataa(\myprocessor|my_regfile|regs:26:reg_array|r|bits:21:r~q ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|my_regfile|valA[21]~429_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[21]~430_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[21]~430 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valA[21]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[21]~431 (
// Equation(s):
// \myprocessor|my_regfile|valA[21]~431_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:21:r~q ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|regs:16:reg_array|r|bits:21:r~q  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|regs:24:reg_array|r|bits:21:r~q ),
	.datac(\myprocessor|my_regfile|regs:16:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[21]~431_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[21]~431 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valA[21]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valA[21]~432 (
// Equation(s):
// \myprocessor|my_regfile|valA[21]~432_combout  = (\myprocessor|my_regfile|valA[21]~431_combout  & (((\myprocessor|my_regfile|regs:28:reg_array|r|bits:21:r~q ) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|my_regfile|valA[21]~431_combout  & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:21:r~q  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|my_regfile|regs:20:reg_array|r|bits:21:r~q ),
	.datab(\myprocessor|my_regfile|valA[21]~431_combout ),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[21]~432_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[21]~432 .lut_mask = 16'hE2CC;
defparam \myprocessor|my_regfile|valA[21]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valA[21]~433 (
// Equation(s):
// \myprocessor|my_regfile|valA[21]~433_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\myprocessor|my_regfile|valA[21]~430_combout )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[21]~432_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|valA[21]~430_combout ),
	.datad(\myprocessor|my_regfile|valA[21]~432_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[21]~433_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[21]~433 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_regfile|valA[21]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[21]~434 (
// Equation(s):
// \myprocessor|my_regfile|valA[21]~434_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:21:r~q ))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (\myprocessor|my_regfile|regs:19:reg_array|r|bits:21:r~q ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|my_regfile|regs:23:reg_array|r|bits:21:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[21]~434_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[21]~434 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valA[21]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valA[21]~435 (
// Equation(s):
// \myprocessor|my_regfile|valA[21]~435_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|my_regfile|valA[21]~434_combout  & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:21:r~q ))) # 
// (!\myprocessor|my_regfile|valA[21]~434_combout  & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:21:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|my_regfile|valA[21]~434_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|my_regfile|regs:27:reg_array|r|bits:21:r~q ),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|my_regfile|valA[21]~434_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[21]~435_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[21]~435 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[21]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valA[21]~427 (
// Equation(s):
// \myprocessor|my_regfile|valA[21]~427_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [19] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:21:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:21:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:25:reg_array|r|bits:21:r~q ),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[21]~427_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[21]~427 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valA[21]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[21]~428 (
// Equation(s):
// \myprocessor|my_regfile|valA[21]~428_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|my_regfile|valA[21]~427_combout  & (\myprocessor|my_regfile|regs:29:reg_array|r|bits:21:r~q )) # 
// (!\myprocessor|my_regfile|valA[21]~427_combout  & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:21:r~q ))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|my_regfile|valA[21]~427_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|my_regfile|regs:29:reg_array|r|bits:21:r~q ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|my_regfile|valA[21]~427_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[21]~428_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[21]~428 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valA[21]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valA[21]~436 (
// Equation(s):
// \myprocessor|my_regfile|valA[21]~436_combout  = (\myprocessor|my_regfile|valA[21]~433_combout  & (((\myprocessor|my_regfile|valA[21]~435_combout )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]))) # 
// (!\myprocessor|my_regfile|valA[21]~433_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|my_regfile|valA[21]~428_combout ))))

	.dataa(\myprocessor|my_regfile|valA[21]~433_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|valA[21]~435_combout ),
	.datad(\myprocessor|my_regfile|valA[21]~428_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[21]~436_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[21]~436 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valA[21]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valA[21]~441 (
// Equation(s):
// \myprocessor|my_regfile|valA[21]~441_combout  = (\myprocessor|my_regfile|valA[8]~10_combout  & (((\myprocessor|my_regfile|valA[21]~436_combout ) # (\myprocessor|my_regfile|valA[8]~13_combout )))) # (!\myprocessor|my_regfile|valA[8]~10_combout  & 
// (\myprocessor|my_regfile|valA[21]~440_combout  & ((!\myprocessor|my_regfile|valA[8]~13_combout ))))

	.dataa(\myprocessor|my_regfile|valA[21]~440_combout ),
	.datab(\myprocessor|my_regfile|valA[21]~436_combout ),
	.datac(\myprocessor|my_regfile|valA[8]~10_combout ),
	.datad(\myprocessor|my_regfile|valA[8]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[21]~441_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[21]~441 .lut_mask = 16'hF0CA;
defparam \myprocessor|my_regfile|valA[21]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valA[21]~425 (
// Equation(s):
// \myprocessor|my_regfile|valA[21]~425_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] 
// & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:21:r~q )) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:21:r~q )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|my_regfile|regs:8:reg_array|r|bits:21:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[21]~425_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[21]~425 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valA[21]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valA[21]~426 (
// Equation(s):
// \myprocessor|my_regfile|valA[21]~426_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|my_regfile|valA[21]~425_combout  & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:21:r~q ))) # 
// (!\myprocessor|my_regfile|valA[21]~425_combout  & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:21:r~q )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|my_regfile|valA[21]~425_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|my_regfile|regs:10:reg_array|r|bits:21:r~q ),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|my_regfile|valA[21]~425_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[21]~426_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[21]~426 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valA[21]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valA[21]~444 (
// Equation(s):
// \myprocessor|my_regfile|valA[21]~444_combout  = (\myprocessor|my_regfile|valA[8]~13_combout  & ((\myprocessor|my_regfile|valA[21]~441_combout  & (\myprocessor|my_regfile|valA[21]~443_combout )) # (!\myprocessor|my_regfile|valA[21]~441_combout  & 
// ((\myprocessor|my_regfile|valA[21]~426_combout ))))) # (!\myprocessor|my_regfile|valA[8]~13_combout  & (((\myprocessor|my_regfile|valA[21]~441_combout ))))

	.dataa(\myprocessor|my_regfile|valA[21]~443_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~13_combout ),
	.datac(\myprocessor|my_regfile|valA[21]~441_combout ),
	.datad(\myprocessor|my_regfile|valA[21]~426_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valA[21]~444_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valA[21]~444 .lut_mask = 16'hBCB0;
defparam \myprocessor|my_regfile|valA[21]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N4
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~40 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~40_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[22]~464_combout ))) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[21]~444_combout ))

	.dataa(\myprocessor|my_regfile|valA[21]~444_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|valA[22]~464_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~40_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~40 .lut_mask = 16'hEE22;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N26
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~51 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~51_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~40_combout )) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~42_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~40_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~42_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~51_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~51 .lut_mask = 16'hCFC0;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N14
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxNxx|F[19]~7 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxNxx|F[19]~7_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~50_combout ))) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~51_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~51_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~50_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxNxx|F[19]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxNxx|F[19]~7 .lut_mask = 16'hF0CC;
defparam \myprocessor|my_alu|shifter_inst|RxxNxx|F[19]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N6
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~6 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~6_combout  = (\myprocessor|ALUSrc_mux|F[3]~3_combout  & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~5_combout ))) # (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxNxx|F[19]~7_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|shifter_inst|RxxNxx|F[19]~7_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~6 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N22
cycloneive_lcell_comb \myprocessor|my_alu|R[3]~38 (
// Equation(s):
// \myprocessor|my_alu|R[3]~38_combout  = (\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout  & (\myprocessor|my_alu|shifter_inst|RxxxxN|F[3]~2_combout  & ((!\myprocessor|my_alu|R[3]~37_combout )))) # (!\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout 
//  & (((\myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~45_combout ) # (\myprocessor|my_alu|R[3]~37_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|RxxxxN|F[3]~2_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~45_combout ),
	.datad(\myprocessor|my_alu|R[3]~37_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[3]~38 .lut_mask = 16'h55D8;
defparam \myprocessor|my_alu|R[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N24
cycloneive_lcell_comb \myprocessor|my_alu|R[3]~39 (
// Equation(s):
// \myprocessor|my_alu|R[3]~39_combout  = (\myprocessor|my_alu|R[3]~37_combout  & ((\myprocessor|my_alu|R[3]~38_combout  & (\myprocessor|my_alu|shifter_inst|RxxNxx|F[11]~6_combout )) # (!\myprocessor|my_alu|R[3]~38_combout  & 
// ((\myprocessor|my_alu|shifter_inst|RxxxxN|F[5]~3_combout ))))) # (!\myprocessor|my_alu|R[3]~37_combout  & (((\myprocessor|my_alu|R[3]~38_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxNxx|F[11]~6_combout ),
	.datab(\myprocessor|my_alu|R[3]~37_combout ),
	.datac(\myprocessor|my_alu|R[3]~38_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxxN|F[5]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[3]~39 .lut_mask = 16'hBCB0;
defparam \myprocessor|my_alu|R[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N28
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|lower|sum[3] (
// Equation(s):
// \myprocessor|my_alu|adder_inst|lower|sum [3] = \myprocessor|my_alu|adder_inst|lower|carry[3]~4_combout  $ (\myprocessor|ALUSrc_mux|F[3]~3_combout  $ (\myprocessor|my_regfile|valA[3]~124_combout  $ (\myprocessor|my_control|func[0]~0_combout )))

	.dataa(\myprocessor|my_alu|adder_inst|lower|carry[3]~4_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datac(\myprocessor|my_regfile|valA[3]~124_combout ),
	.datad(\myprocessor|my_control|func[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|lower|sum [3]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|lower|sum[3] .lut_mask = 16'h6996;
defparam \myprocessor|my_alu|adder_inst|lower|sum[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N26
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LNxxxx|F~17 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LNxxxx|F~17_combout  = (\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout  & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~32_combout  & !\myprocessor|ALUSrc_mux|F[4]~6_combout ))

	.dataa(\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~32_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LNxxxx|F~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~17 .lut_mask = 16'h0808;
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N4
cycloneive_lcell_comb \myprocessor|my_alu|R[3]~41 (
// Equation(s):
// \myprocessor|my_alu|R[3]~41_combout  = (\myprocessor|my_alu|R[3]~114_combout  & (((\myprocessor|my_alu|shifter_inst|LNxxxx|F~17_combout ) # (\myprocessor|my_alu|R[3]~40_combout )))) # (!\myprocessor|my_alu|R[3]~114_combout  & 
// (\myprocessor|my_alu|adder_inst|lower|sum [3] & ((!\myprocessor|my_alu|R[3]~40_combout ))))

	.dataa(\myprocessor|my_alu|R[3]~114_combout ),
	.datab(\myprocessor|my_alu|adder_inst|lower|sum [3]),
	.datac(\myprocessor|my_alu|shifter_inst|LNxxxx|F~17_combout ),
	.datad(\myprocessor|my_alu|R[3]~40_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[3]~41_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[3]~41 .lut_mask = 16'hAAE4;
defparam \myprocessor|my_alu|R[3]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N0
cycloneive_lcell_comb \myprocessor|my_alu|R[3]~42 (
// Equation(s):
// \myprocessor|my_alu|R[3]~42_combout  = (\myprocessor|my_alu|R[3]~41_combout  & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~6_combout ) # ((!\myprocessor|my_alu|R[3]~40_combout )))) # (!\myprocessor|my_alu|R[3]~41_combout  & 
// (((\myprocessor|my_alu|R[3]~39_combout  & \myprocessor|my_alu|R[3]~40_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~6_combout ),
	.datab(\myprocessor|my_alu|R[3]~39_combout ),
	.datac(\myprocessor|my_alu|R[3]~41_combout ),
	.datad(\myprocessor|my_alu|R[3]~40_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[3]~42_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[3]~42 .lut_mask = 16'hACF0;
defparam \myprocessor|my_alu|R[3]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N2
cycloneive_lcell_comb \myprocessor|my_alu|R[3]~36 (
// Equation(s):
// \myprocessor|my_alu|R[3]~36_combout  = (\myprocessor|my_control|func[1]~1_combout  & ((\myprocessor|ALUSrc_mux|F[3]~3_combout  & ((\myprocessor|my_regfile|valA[3]~124_combout ) # (\myprocessor|my_control|func[0]~0_combout ))) # 
// (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & (\myprocessor|my_regfile|valA[3]~124_combout  & \myprocessor|my_control|func[0]~0_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datab(\myprocessor|my_regfile|valA[3]~124_combout ),
	.datac(\myprocessor|my_control|func[0]~0_combout ),
	.datad(\myprocessor|my_control|func[1]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[3]~36 .lut_mask = 16'hE800;
defparam \myprocessor|my_alu|R[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N28
cycloneive_lcell_comb \myprocessor|my_alu|R[3]~43 (
// Equation(s):
// \myprocessor|my_alu|R[3]~43_combout  = (\myprocessor|my_alu|R[3]~36_combout ) # ((!\myprocessor|my_control|func[1]~1_combout  & \myprocessor|my_alu|R[3]~42_combout ))

	.dataa(\myprocessor|my_control|func[1]~1_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|R[3]~42_combout ),
	.datad(\myprocessor|my_alu|R[3]~36_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[3]~43_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[3]~43 .lut_mask = 16'hFF50;
defparam \myprocessor|my_alu|R[3]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N12
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[3]~16 (
// Equation(s):
// \myprocessor|keyIn_mux|F[3]~16_combout  = (\myprocessor|keyIn_mux|F~2_combout  & ((\myprocessor|Jal_mux|F[11]~0_combout  & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [3]))) # (!\myprocessor|Jal_mux|F[11]~0_combout  & 
// (\myprocessor|my_alu|R[3]~43_combout ))))

	.dataa(\myprocessor|Jal_mux|F[11]~0_combout ),
	.datab(\myprocessor|my_alu|R[3]~43_combout ),
	.datac(\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\myprocessor|keyIn_mux|F~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[3]~16 .lut_mask = 16'hE400;
defparam \myprocessor|keyIn_mux|F[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N27
dffeas \myps2|fifo~17 (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|Mux3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|fifo~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo~17 .is_wysiwyg = "true";
defparam \myps2|fifo~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N26
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[3]~17 (
// Equation(s):
// \myprocessor|keyIn_mux|F[3]~17_combout  = (\myprocessor|keyIn_mux|F[6]~5_combout  & (((\myprocessor|keyIn_mux|F[6]~4_combout )))) # (!\myprocessor|keyIn_mux|F[6]~5_combout  & ((\myprocessor|keyIn_mux|F[6]~4_combout  & ((\myps2|fifo~17_q ))) # 
// (!\myprocessor|keyIn_mux|F[6]~4_combout  & (\myprocessor|PCNew[3]~6_combout ))))

	.dataa(\myprocessor|keyIn_mux|F[6]~5_combout ),
	.datab(\myprocessor|PCNew[3]~6_combout ),
	.datac(\myps2|fifo~17_q ),
	.datad(\myprocessor|keyIn_mux|F[6]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[3]~17 .lut_mask = 16'hFA44;
defparam \myprocessor|keyIn_mux|F[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N1
dffeas \myps2|fifo_rtl_0_bypass[14] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|Mux3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N0
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[3]~18 (
// Equation(s):
// \myprocessor|keyIn_mux|F[3]~18_combout  = (\myprocessor|keyIn_mux|F[3]~17_combout  & ((\myps2|fifo_rtl_0|auto_generated|ram_block1a3 ) # ((!\myprocessor|keyIn_mux|F[6]~5_combout )))) # (!\myprocessor|keyIn_mux|F[3]~17_combout  & 
// (((\myps2|fifo_rtl_0_bypass [14] & \myprocessor|keyIn_mux|F[6]~5_combout ))))

	.dataa(\myprocessor|keyIn_mux|F[3]~17_combout ),
	.datab(\myps2|fifo_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\myps2|fifo_rtl_0_bypass [14]),
	.datad(\myprocessor|keyIn_mux|F[6]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[3]~18 .lut_mask = 16'hD8AA;
defparam \myprocessor|keyIn_mux|F[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N18
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[3]~19 (
// Equation(s):
// \myprocessor|keyIn_mux|F[3]~19_combout  = (\myprocessor|keyIn_mux|F[3]~16_combout ) # ((\myprocessor|keyIn_mux|F[3]~18_combout  & !\myprocessor|keyIn_mux|F~2_combout ))

	.dataa(\myprocessor|keyIn_mux|F[3]~16_combout ),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F[3]~18_combout ),
	.datad(\myprocessor|keyIn_mux|F~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[3]~19 .lut_mask = 16'hAAFA;
defparam \myprocessor|keyIn_mux|F[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N19
dffeas \myprocessor|my_regfile|regs:8:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|keyIn_mux|F[3]~19_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:8:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[3]~156 (
// Equation(s):
// \myprocessor|my_regfile|valB[3]~156_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:3:r~q ) # ((\myprocessor|my_regfile|valB[18]~19_combout )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  
// & (((\myprocessor|my_regfile|regs:13:reg_array|r|bits:3:r~q  & !\myprocessor|my_regfile|valB[18]~19_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|regs:15:reg_array|r|bits:3:r~q ),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[3]~156_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[3]~156 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valB[3]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[3]~157 (
// Equation(s):
// \myprocessor|my_regfile|valB[3]~157_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[3]~156_combout  & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:3:r~q )) # (!\myprocessor|my_regfile|valB[3]~156_combout  & 
// ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:3:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[3]~156_combout ))))

	.dataa(\myprocessor|my_regfile|regs:14:reg_array|r|bits:3:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:12:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|my_regfile|valB[3]~156_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[3]~157_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[3]~157 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valB[3]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[3]~158 (
// Equation(s):
// \myprocessor|my_regfile|valB[3]~158_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & (\myprocessor|my_regfile|valB[18]~31_combout )) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout  & 
// ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:3:r~q ))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:3:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|my_regfile|regs:9:reg_array|r|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[3]~158_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[3]~158 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[3]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[3]~159 (
// Equation(s):
// \myprocessor|my_regfile|valB[3]~159_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[3]~158_combout  & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:3:r~q ))) # (!\myprocessor|my_regfile|valB[3]~158_combout  & 
// (\myprocessor|my_regfile|valB[3]~157_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[3]~158_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[3]~157_combout ),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|my_regfile|valB[3]~158_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[3]~159_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[3]~159 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[3]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[3]~175 (
// Equation(s):
// \myprocessor|my_regfile|valB[3]~175_combout  = (\myprocessor|my_regfile|valB[18]~35_combout  & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:3:r~q ) # (!\myprocessor|RegTar_mux|F[3]~0_combout )))

	.dataa(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datab(gnd),
	.datac(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datad(\myprocessor|my_regfile|regs:24:reg_array|r|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[3]~175_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[3]~175 .lut_mask = 16'hAA0A;
defparam \myprocessor|my_regfile|valB[3]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[3]~172 (
// Equation(s):
// \myprocessor|my_regfile|valB[3]~172_combout  = (\myprocessor|my_regfile|valB[18]~35_combout  & ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:3:r~q ) # ((\myprocessor|RegTar_mux|F[3]~0_combout )))) # (!\myprocessor|my_regfile|valB[18]~35_combout  & 
// (((\myprocessor|my_regfile|regs:25:reg_array|r|bits:3:r~q  & \myprocessor|RegTar_mux|F[3]~0_combout ))))

	.dataa(\myprocessor|my_regfile|regs:16:reg_array|r|bits:3:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datac(\myprocessor|my_regfile|regs:25:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[3]~172_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[3]~172 .lut_mask = 16'hFC88;
defparam \myprocessor|my_regfile|valB[3]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[3]~176 (
// Equation(s):
// \myprocessor|my_regfile|valB[3]~176_combout  = (\myprocessor|my_regfile|valB[18]~42_combout  & ((\myprocessor|my_regfile|valB[18]~47_combout ) # ((\myprocessor|my_regfile|valB[3]~175_combout  & \myprocessor|my_regfile|valB[3]~172_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~42_combout  & (((!\myprocessor|my_regfile|valB[18]~47_combout ))))

	.dataa(\myprocessor|my_regfile|valB[3]~175_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datad(\myprocessor|my_regfile|valB[3]~172_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[3]~176_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[3]~176 .lut_mask = 16'hCBC3;
defparam \myprocessor|my_regfile|valB[3]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[3]~700 (
// Equation(s):
// \myprocessor|my_regfile|valB[3]~700_combout  = (\myprocessor|my_regfile|valB[18]~35_combout  & (\myprocessor|my_regfile|valB[3]~176_combout  & ((\myprocessor|RegTar_mux|F[3]~0_combout ) # (\myprocessor|RegTar_mux|F[4]~1_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~35_combout  & (((\myprocessor|RegTar_mux|F[4]~1_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datab(\myprocessor|my_regfile|valB[3]~176_combout ),
	.datac(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datad(\myprocessor|RegTar_mux|F[4]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[3]~700_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[3]~700 .lut_mask = 16'hDD80;
defparam \myprocessor|my_regfile|valB[3]~700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[3]~163 (
// Equation(s):
// \myprocessor|my_regfile|valB[3]~163_combout  = (\myprocessor|my_regfile|valB[18]~42_combout  & (((\myprocessor|my_regfile|regs:24:reg_array|r|bits:3:r~q )) # (!\myprocessor|RegTar_mux|F[3]~0_combout ))) # (!\myprocessor|my_regfile|valB[18]~42_combout  & 
// (((\myprocessor|my_regfile|regs:3:reg_array|r|bits:3:r~q ))))

	.dataa(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datac(\myprocessor|my_regfile|regs:3:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|my_regfile|regs:24:reg_array|r|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[3]~163_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[3]~163 .lut_mask = 16'hFC74;
defparam \myprocessor|my_regfile|valB[3]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[3]~160 (
// Equation(s):
// \myprocessor|my_regfile|valB[3]~160_combout  = (\myprocessor|my_regfile|valB[18]~63_combout  & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:3:r~q ) # ((!\myprocessor|my_regfile|valB[18]~66_combout )))) # (!\myprocessor|my_regfile|valB[18]~63_combout  
// & (((\myprocessor|my_regfile|regs:5:reg_array|r|bits:3:r~q  & \myprocessor|my_regfile|valB[18]~66_combout ))))

	.dataa(\myprocessor|my_regfile|regs:4:reg_array|r|bits:3:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~63_combout ),
	.datac(\myprocessor|my_regfile|regs:5:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~66_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[3]~160_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[3]~160 .lut_mask = 16'hB8CC;
defparam \myprocessor|my_regfile|valB[3]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[3]~161 (
// Equation(s):
// \myprocessor|my_regfile|valB[3]~161_combout  = (\myprocessor|my_regfile|valB[3]~160_combout  & (((\myprocessor|my_regfile|regs:6:reg_array|r|bits:3:r~q )) # (!\myprocessor|my_regfile|valB[18]~67_combout ))) # (!\myprocessor|my_regfile|valB[3]~160_combout  
// & (\myprocessor|my_regfile|valB[18]~67_combout  & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:3:r~q )))

	.dataa(\myprocessor|my_regfile|valB[3]~160_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~67_combout ),
	.datac(\myprocessor|my_regfile|regs:7:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|my_regfile|regs:6:reg_array|r|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[3]~161_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[3]~161 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valB[3]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[3]~162 (
// Equation(s):
// \myprocessor|my_regfile|valB[3]~162_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & (((\myprocessor|my_regfile|regs:2:reg_array|r|bits:3:r~q ) # (\myprocessor|my_regfile|valB[18]~52_combout )))) # (!\myprocessor|my_regfile|valB[18]~50_combout  
// & (\myprocessor|my_regfile|valB[3]~161_combout  & ((!\myprocessor|my_regfile|valB[18]~52_combout ))))

	.dataa(\myprocessor|my_regfile|valB[3]~161_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~52_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[3]~162_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[3]~162 .lut_mask = 16'hCCE2;
defparam \myprocessor|my_regfile|valB[3]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[3]~164 (
// Equation(s):
// \myprocessor|my_regfile|valB[3]~164_combout  = (\myprocessor|my_regfile|valB[18]~52_combout  & ((\myprocessor|my_regfile|valB[3]~162_combout  & ((\myprocessor|my_regfile|regs:1:reg_array|r|bits:3:r~q ))) # (!\myprocessor|my_regfile|valB[3]~162_combout  & 
// (\myprocessor|my_regfile|valB[3]~163_combout )))) # (!\myprocessor|my_regfile|valB[18]~52_combout  & (((\myprocessor|my_regfile|valB[3]~162_combout ))))

	.dataa(\myprocessor|my_regfile|valB[3]~163_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|my_regfile|valB[3]~162_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[3]~164_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[3]~164 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[3]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[3]~165 (
// Equation(s):
// \myprocessor|my_regfile|valB[3]~165_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|valB[18]~21_combout )) # (!\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[18]~21_combout  & 
// ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:3:r~q ))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:3:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|my_regfile|regs:23:reg_array|r|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[3]~165_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[3]~165 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[3]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[3]~166 (
// Equation(s):
// \myprocessor|my_regfile|valB[3]~166_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[3]~165_combout  & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:3:r~q ))) # (!\myprocessor|my_regfile|valB[3]~165_combout  & 
// (\myprocessor|my_regfile|regs:20:reg_array|r|bits:3:r~q )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|valB[3]~165_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|valB[3]~165_combout ),
	.datac(\myprocessor|my_regfile|regs:20:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|my_regfile|regs:22:reg_array|r|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[3]~166_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[3]~166 .lut_mask = 16'hEC64;
defparam \myprocessor|my_regfile|valB[3]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[3]~167 (
// Equation(s):
// \myprocessor|my_regfile|valB[3]~167_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|regs:17:reg_array|r|bits:3:r~q ) # (\myprocessor|my_regfile|valB[18]~27_combout )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  
// & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:3:r~q  & ((!\myprocessor|my_regfile|valB[18]~27_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|regs:18:reg_array|r|bits:3:r~q ),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[3]~167_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[3]~167 .lut_mask = 16'hAAE4;
defparam \myprocessor|my_regfile|valB[3]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[3]~168 (
// Equation(s):
// \myprocessor|my_regfile|valB[3]~168_combout  = (\myprocessor|my_regfile|valB[3]~167_combout  & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:3:r~q ) # (!\myprocessor|my_regfile|valB[18]~27_combout )))) # (!\myprocessor|my_regfile|valB[3]~167_combout 
//  & (\myprocessor|my_regfile|valB[3]~166_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout ))))

	.dataa(\myprocessor|my_regfile|valB[3]~166_combout ),
	.datab(\myprocessor|my_regfile|valB[3]~167_combout ),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[3]~168_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[3]~168 .lut_mask = 16'hE2CC;
defparam \myprocessor|my_regfile|valB[3]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[3]~169 (
// Equation(s):
// \myprocessor|my_regfile|valB[3]~169_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[18]~19_combout )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout  & 
// (\myprocessor|my_regfile|regs:28:reg_array|r|bits:3:r~q )) # (!\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:3:r~q )))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|regs:28:reg_array|r|bits:3:r~q ),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[3]~169_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[3]~169 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valB[3]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[3]~170 (
// Equation(s):
// \myprocessor|my_regfile|valB[3]~170_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[3]~169_combout  & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:3:r~q ))) # (!\myprocessor|my_regfile|valB[3]~169_combout  & 
// (\myprocessor|my_regfile|regs:31:reg_array|r|bits:3:r~q )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[3]~169_combout ))))

	.dataa(\myprocessor|my_regfile|regs:31:reg_array|r|bits:3:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|my_regfile|valB[3]~169_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[3]~170_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[3]~170 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[3]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[3]~171 (
// Equation(s):
// \myprocessor|my_regfile|valB[3]~171_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[3]~170_combout ) # ((\myprocessor|my_regfile|valB[18]~31_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & 
// (((\myprocessor|my_regfile|regs:26:reg_array|r|bits:3:r~q  & !\myprocessor|my_regfile|valB[18]~31_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[3]~170_combout ),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[3]~171_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[3]~171 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valB[3]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[3]~173 (
// Equation(s):
// \myprocessor|my_regfile|valB[3]~173_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[3]~171_combout  & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:3:r~q ))) # (!\myprocessor|my_regfile|valB[3]~171_combout  & 
// (\myprocessor|my_regfile|valB[3]~172_combout )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[3]~171_combout ))))

	.dataa(\myprocessor|my_regfile|valB[3]~172_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:27:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|my_regfile|valB[3]~171_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[3]~173_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[3]~173 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[3]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[3]~174 (
// Equation(s):
// \myprocessor|my_regfile|valB[3]~174_combout  = (\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[3]~173_combout ))) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & (\myprocessor|my_regfile|valB[3]~168_combout ))

	.dataa(\myprocessor|my_regfile|valB[3]~168_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_regfile|valB[3]~173_combout ),
	.datad(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[3]~174_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[3]~174 .lut_mask = 16'hF0AA;
defparam \myprocessor|my_regfile|valB[3]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[3]~177 (
// Equation(s):
// \myprocessor|my_regfile|valB[3]~177_combout  = (\myprocessor|my_regfile|valB[3]~700_combout  & ((\myprocessor|my_regfile|valB[3]~176_combout ) # ((\myprocessor|my_regfile|valB[3]~174_combout )))) # (!\myprocessor|my_regfile|valB[3]~700_combout  & 
// (\myprocessor|my_regfile|valB[3]~176_combout  & (\myprocessor|my_regfile|valB[3]~164_combout )))

	.dataa(\myprocessor|my_regfile|valB[3]~700_combout ),
	.datab(\myprocessor|my_regfile|valB[3]~176_combout ),
	.datac(\myprocessor|my_regfile|valB[3]~164_combout ),
	.datad(\myprocessor|my_regfile|valB[3]~174_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[3]~177_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[3]~177 .lut_mask = 16'hEAC8;
defparam \myprocessor|my_regfile|valB[3]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[3]~178 (
// Equation(s):
// \myprocessor|my_regfile|valB[3]~178_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & ((\myprocessor|my_regfile|valB[3]~177_combout  & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:3:r~q )) # (!\myprocessor|my_regfile|valB[3]~177_combout  & 
// ((\myprocessor|my_regfile|valB[3]~159_combout ))))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & (((\myprocessor|my_regfile|valB[3]~177_combout ))))

	.dataa(\myprocessor|my_regfile|regs:8:reg_array|r|bits:3:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datac(\myprocessor|my_regfile|valB[3]~159_combout ),
	.datad(\myprocessor|my_regfile|valB[3]~177_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[3]~178_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[3]~178 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valB[3]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N0
cycloneive_lcell_comb \myprocessor|ALUSrc_mux|F[3]~3 (
// Equation(s):
// \myprocessor|ALUSrc_mux|F[3]~3_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [3]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_regfile|valB[3]~178_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_control|ALUSrc~0_combout ),
	.datac(\myprocessor|my_regfile|valB[3]~178_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|ALUSrc_mux|F[3]~3 .lut_mask = 16'hFC30;
defparam \myprocessor|ALUSrc_mux|F[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N28
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~1 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~1_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~22_combout ))) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~23_combout ))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~23_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~22_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~1 .lut_mask = 16'hF0AA;
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N24
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~2 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~2_combout  = (\myprocessor|ALUSrc_mux|F[3]~3_combout  & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~1_combout ))) # (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxNxx|F[16]~3_combout ))

	.dataa(gnd),
	.datab(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RxxNxx|F[16]~3_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~2 .lut_mask = 16'hFC30;
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N28
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LNxxxx|F~23 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LNxxxx|F~23_combout  = (\myprocessor|my_alu|shifter_inst|LNxxxx|F~15_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4])) # 
// (!\myprocessor|my_control|ALUSrc~0_combout  & ((!\myprocessor|my_regfile|valB[4]~238_combout )))))

	.dataa(\myprocessor|my_alu|shifter_inst|LNxxxx|F~15_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\myprocessor|my_control|ALUSrc~0_combout ),
	.datad(\myprocessor|my_regfile|valB[4]~238_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LNxxxx|F~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~23 .lut_mask = 16'h202A;
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N14
cycloneive_lcell_comb \myprocessor|my_alu|R[0]~16 (
// Equation(s):
// \myprocessor|my_alu|R[0]~16_combout  = (\myprocessor|my_alu|R[0]~14_combout  & ((\myprocessor|my_alu|R[0]~15_combout  & (\myprocessor|my_regfile|valA[1]~44_combout )) # (!\myprocessor|my_alu|R[0]~15_combout  & ((\myprocessor|my_regfile|valA[0]~24_combout 
// ))))) # (!\myprocessor|my_alu|R[0]~14_combout  & (\myprocessor|my_alu|R[0]~15_combout ))

	.dataa(\myprocessor|my_alu|R[0]~14_combout ),
	.datab(\myprocessor|my_alu|R[0]~15_combout ),
	.datac(\myprocessor|my_regfile|valA[1]~44_combout ),
	.datad(\myprocessor|my_regfile|valA[0]~24_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[0]~16 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_alu|R[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N30
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~20 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~20_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~19_combout ))) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxxxN|F[4]~1_combout ))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxxxN|F[4]~1_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~20 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N0
cycloneive_lcell_comb \myprocessor|my_alu|R[0]~17 (
// Equation(s):
// \myprocessor|my_alu|R[0]~17_combout  = (\myprocessor|my_alu|R[0]~16_combout  & ((\myprocessor|my_alu|R[0]~14_combout ) # ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~20_combout )))) # (!\myprocessor|my_alu|R[0]~16_combout  & 
// (!\myprocessor|my_alu|R[0]~14_combout  & ((\myprocessor|my_alu|shifter_inst|RxxxxN|F[2]~0_combout ))))

	.dataa(\myprocessor|my_alu|R[0]~16_combout ),
	.datab(\myprocessor|my_alu|R[0]~14_combout ),
	.datac(\myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~20_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxxN|F[2]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[0]~17 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_alu|R[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N2
cycloneive_lcell_comb \myprocessor|my_alu|R[0]~18 (
// Equation(s):
// \myprocessor|my_alu|R[0]~18_combout  = (\myprocessor|my_alu|R[0]~4_combout  & (((\myprocessor|my_alu|R[0]~5_combout )))) # (!\myprocessor|my_alu|R[0]~4_combout  & ((\myprocessor|my_alu|R[0]~5_combout  & 
// (\myprocessor|my_alu|shifter_inst|LNxxxx|F~23_combout )) # (!\myprocessor|my_alu|R[0]~5_combout  & ((\myprocessor|my_alu|R[0]~17_combout )))))

	.dataa(\myprocessor|my_alu|shifter_inst|LNxxxx|F~23_combout ),
	.datab(\myprocessor|my_alu|R[0]~4_combout ),
	.datac(\myprocessor|my_alu|R[0]~5_combout ),
	.datad(\myprocessor|my_alu|R[0]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[0]~18 .lut_mask = 16'hE3E0;
defparam \myprocessor|my_alu|R[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
cycloneive_lcell_comb \myprocessor|my_alu|R[0]~19 (
// Equation(s):
// \myprocessor|my_alu|R[0]~19_combout  = (\myprocessor|my_alu|R[0]~18_combout  & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~2_combout ) # ((!\myprocessor|my_alu|R[0]~4_combout )))) # (!\myprocessor|my_alu|R[0]~18_combout  & 
// (((\myprocessor|my_alu|R[0]~4_combout  & \myprocessor|my_alu|shifter_inst|RxxNxx|F[8]~2_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~2_combout ),
	.datab(\myprocessor|my_alu|R[0]~18_combout ),
	.datac(\myprocessor|my_alu|R[0]~4_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxNxx|F[8]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[0]~19 .lut_mask = 16'hBC8C;
defparam \myprocessor|my_alu|R[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
cycloneive_lcell_comb \myprocessor|my_alu|R_or[0] (
// Equation(s):
// \myprocessor|my_alu|R_or [0] = (\myprocessor|my_regfile|valA[0]~24_combout ) # ((\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [0])) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// ((\myprocessor|my_regfile|valB[0]~115_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datab(\myprocessor|my_control|ALUSrc~0_combout ),
	.datac(\myprocessor|my_regfile|valB[0]~115_combout ),
	.datad(\myprocessor|my_regfile|valA[0]~24_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R_or [0]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R_or[0] .lut_mask = 16'hFFB8;
defparam \myprocessor|my_alu|R_or[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
cycloneive_lcell_comb \myprocessor|my_alu|R[0]~21 (
// Equation(s):
// \myprocessor|my_alu|R[0]~21_combout  = (\myprocessor|my_alu|R[0]~20_combout  & (((\myprocessor|my_alu|R_or [0]) # (!\myprocessor|my_alu|R[0]~8_combout )))) # (!\myprocessor|my_alu|R[0]~20_combout  & (\myprocessor|my_alu|R[0]~19_combout  & 
// (\myprocessor|my_alu|R[0]~8_combout )))

	.dataa(\myprocessor|my_alu|R[0]~20_combout ),
	.datab(\myprocessor|my_alu|R[0]~19_combout ),
	.datac(\myprocessor|my_alu|R[0]~8_combout ),
	.datad(\myprocessor|my_alu|R_or [0]),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[0]~21 .lut_mask = 16'hEA4A;
defparam \myprocessor|my_alu|R[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\myprocessor|my_control|MemWrite~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|my_regfile|valB[10]~73_combout ,\myprocessor|my_regfile|valB[0]~115_combout }),
	.portaaddr({\myprocessor|my_alu|R[11]~99_combout ,\myprocessor|my_alu|R[10]~13_combout ,\myprocessor|my_alu|R[9]~83_combout ,\myprocessor|my_alu|R[8]~91_combout ,\myprocessor|my_alu|R[7]~69_combout ,\myprocessor|my_alu|R[6]~76_combout ,\myprocessor|my_alu|R[5]~57_combout ,
\myprocessor|my_alu|R[4]~62_combout ,\myprocessor|my_alu|R[3]~43_combout ,\myprocessor|my_alu|R[2]~49_combout ,\myprocessor|my_alu|R[1]~27_combout ,\myprocessor|my_alu|R[0]~21_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "test-fibonacci-dmem.hex";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101001445;
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N10
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[0]~3 (
// Equation(s):
// \myprocessor|keyIn_mux|F[0]~3_combout  = (\myprocessor|keyIn_mux|F~2_combout  & ((\myprocessor|Jal_mux|F[11]~0_combout  & (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [0])) # (!\myprocessor|Jal_mux|F[11]~0_combout  & 
// ((\myprocessor|my_alu|R[0]~21_combout )))))

	.dataa(\myprocessor|Jal_mux|F[11]~0_combout ),
	.datab(\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [0]),
	.datac(\myprocessor|my_alu|R[0]~21_combout ),
	.datad(\myprocessor|keyIn_mux|F~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[0]~3 .lut_mask = 16'hD800;
defparam \myprocessor|keyIn_mux|F[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N11
dffeas \myps2|fifo_rtl_0_bypass[11] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|Mux6~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N10
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[0]~6 (
// Equation(s):
// \myprocessor|keyIn_mux|F[0]~6_combout  = (\myprocessor|keyIn_mux|F[6]~5_combout  & (((\myps2|fifo_rtl_0_bypass [11]) # (\myprocessor|keyIn_mux|F[6]~4_combout )))) # (!\myprocessor|keyIn_mux|F[6]~5_combout  & (\myprocessor|PCNew[0]~0_combout  & 
// ((!\myprocessor|keyIn_mux|F[6]~4_combout ))))

	.dataa(\myprocessor|keyIn_mux|F[6]~5_combout ),
	.datab(\myprocessor|PCNew[0]~0_combout ),
	.datac(\myps2|fifo_rtl_0_bypass [11]),
	.datad(\myprocessor|keyIn_mux|F[6]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[0]~6 .lut_mask = 16'hAAE4;
defparam \myprocessor|keyIn_mux|F[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N9
dffeas \myps2|fifo~14 (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|Mux6~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|fifo~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo~14 .is_wysiwyg = "true";
defparam \myps2|fifo~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N8
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[0]~7 (
// Equation(s):
// \myprocessor|keyIn_mux|F[0]~7_combout  = (\myprocessor|keyIn_mux|F[0]~6_combout  & ((\myps2|fifo_rtl_0|auto_generated|ram_block1a0~portbdataout ) # ((!\myprocessor|keyIn_mux|F[6]~4_combout )))) # (!\myprocessor|keyIn_mux|F[0]~6_combout  & 
// (((\myps2|fifo~14_q  & \myprocessor|keyIn_mux|F[6]~4_combout ))))

	.dataa(\myprocessor|keyIn_mux|F[0]~6_combout ),
	.datab(\myps2|fifo_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(\myps2|fifo~14_q ),
	.datad(\myprocessor|keyIn_mux|F[6]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[0]~7 .lut_mask = 16'hD8AA;
defparam \myprocessor|keyIn_mux|F[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N24
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[0]~8 (
// Equation(s):
// \myprocessor|keyIn_mux|F[0]~8_combout  = (\myprocessor|keyIn_mux|F[0]~3_combout ) # ((\myprocessor|keyIn_mux|F[0]~7_combout  & !\myprocessor|keyIn_mux|F~2_combout ))

	.dataa(\myprocessor|keyIn_mux|F[0]~3_combout ),
	.datab(\myprocessor|keyIn_mux|F[0]~7_combout ),
	.datac(gnd),
	.datad(\myprocessor|keyIn_mux|F~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[0]~8 .lut_mask = 16'hAAEE;
defparam \myprocessor|keyIn_mux|F[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N23
dffeas \myprocessor|my_regfile|regs:28:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F[0]~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:28:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[0]~96 (
// Equation(s):
// \myprocessor|my_regfile|valB[0]~96_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:0:r~q ) # ((\myprocessor|my_regfile|valB[18]~19_combout )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  
// & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:0:r~q  & !\myprocessor|my_regfile|valB[18]~19_combout ))))

	.dataa(\myprocessor|my_regfile|regs:31:reg_array|r|bits:0:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[0]~96_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[0]~96 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valB[0]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[0]~97 (
// Equation(s):
// \myprocessor|my_regfile|valB[0]~97_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[0]~96_combout  & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:0:r~q ))) # (!\myprocessor|my_regfile|valB[0]~96_combout  & 
// (\myprocessor|my_regfile|regs:28:reg_array|r|bits:0:r~q )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[0]~96_combout ))))

	.dataa(\myprocessor|my_regfile|regs:28:reg_array|r|bits:0:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|my_regfile|valB[0]~96_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[0]~97_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[0]~97 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[0]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[0]~98 (
// Equation(s):
// \myprocessor|my_regfile|valB[0]~98_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:0:r~q ) # ((\myprocessor|my_regfile|valB[18]~27_combout )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  
// & (((\myprocessor|my_regfile|regs:26:reg_array|r|bits:0:r~q  & !\myprocessor|my_regfile|valB[18]~27_combout ))))

	.dataa(\myprocessor|my_regfile|regs:25:reg_array|r|bits:0:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[0]~98_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[0]~98 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valB[0]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[0]~99 (
// Equation(s):
// \myprocessor|my_regfile|valB[0]~99_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[0]~98_combout  & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:0:r~q ))) # (!\myprocessor|my_regfile|valB[0]~98_combout  & 
// (\myprocessor|my_regfile|valB[0]~97_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[0]~98_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[0]~97_combout ),
	.datac(\myprocessor|my_regfile|regs:27:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|my_regfile|valB[0]~98_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[0]~99_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[0]~99 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[0]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[0]~100 (
// Equation(s):
// \myprocessor|my_regfile|valB[0]~100_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:0:r~q ) # ((\myprocessor|my_regfile|valB[18]~21_combout )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  
// & (((\myprocessor|my_regfile|regs:21:reg_array|r|bits:0:r~q  & !\myprocessor|my_regfile|valB[18]~21_combout ))))

	.dataa(\myprocessor|my_regfile|regs:20:reg_array|r|bits:0:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[0]~100_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[0]~100 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valB[0]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valB[0]~101 (
// Equation(s):
// \myprocessor|my_regfile|valB[0]~101_combout  = (\myprocessor|my_regfile|valB[0]~100_combout  & (((\myprocessor|my_regfile|regs:22:reg_array|r|bits:0:r~q )) # (!\myprocessor|my_regfile|valB[18]~21_combout ))) # (!\myprocessor|my_regfile|valB[0]~100_combout 
//  & (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:0:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[0]~100_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|my_regfile|regs:23:reg_array|r|bits:0:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[0]~101_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[0]~101 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[0]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[0]~102 (
// Equation(s):
// \myprocessor|my_regfile|valB[0]~102_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[0]~101_combout ) # ((\myprocessor|my_regfile|valB[18]~31_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & 
// (((\myprocessor|my_regfile|regs:18:reg_array|r|bits:0:r~q  & !\myprocessor|my_regfile|valB[18]~31_combout ))))

	.dataa(\myprocessor|my_regfile|valB[0]~101_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[0]~102_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[0]~102 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valB[0]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[0]~103 (
// Equation(s):
// \myprocessor|my_regfile|valB[0]~103_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[0]~102_combout  & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:0:r~q ))) # (!\myprocessor|my_regfile|valB[0]~102_combout  & 
// (\myprocessor|my_regfile|regs:17:reg_array|r|bits:0:r~q )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[0]~102_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|regs:17:reg_array|r|bits:0:r~q ),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|my_regfile|valB[0]~102_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[0]~103_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[0]~103 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[0]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valB[0]~104 (
// Equation(s):
// \myprocessor|my_regfile|valB[0]~104_combout  = (\myprocessor|RegTar_mux|F[3]~0_combout  & (\myprocessor|my_regfile|valB[18]~35_combout )) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[18]~35_combout  & 
// ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:0:r~q ))) # (!\myprocessor|my_regfile|valB[18]~35_combout  & (\myprocessor|my_regfile|valB[0]~103_combout ))))

	.dataa(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datac(\myprocessor|my_regfile|valB[0]~103_combout ),
	.datad(\myprocessor|my_regfile|regs:16:reg_array|r|bits:0:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[0]~104_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[0]~104 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[0]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[0]~105 (
// Equation(s):
// \myprocessor|my_regfile|valB[0]~105_combout  = (\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[0]~104_combout  & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:0:r~q ))) # (!\myprocessor|my_regfile|valB[0]~104_combout  & 
// (\myprocessor|my_regfile|valB[0]~99_combout )))) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & (((\myprocessor|my_regfile|valB[0]~104_combout ))))

	.dataa(\myprocessor|my_regfile|valB[0]~99_combout ),
	.datab(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datac(\myprocessor|my_regfile|regs:24:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|my_regfile|valB[0]~104_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[0]~105_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[0]~105 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[0]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[0]~110 (
// Equation(s):
// \myprocessor|my_regfile|valB[0]~110_combout  = (\myprocessor|my_regfile|valB[18]~66_combout  & ((\myprocessor|my_regfile|valB[18]~63_combout  & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:0:r~q ))) # (!\myprocessor|my_regfile|valB[18]~63_combout  & 
// (\myprocessor|my_regfile|regs:5:reg_array|r|bits:0:r~q )))) # (!\myprocessor|my_regfile|valB[18]~66_combout  & (\myprocessor|my_regfile|valB[18]~63_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~66_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~63_combout ),
	.datac(\myprocessor|my_regfile|regs:5:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|my_regfile|regs:4:reg_array|r|bits:0:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[0]~110_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[0]~110 .lut_mask = 16'hEC64;
defparam \myprocessor|my_regfile|valB[0]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[0]~111 (
// Equation(s):
// \myprocessor|my_regfile|valB[0]~111_combout  = (\myprocessor|my_regfile|valB[18]~67_combout  & ((\myprocessor|my_regfile|valB[0]~110_combout  & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:0:r~q ))) # (!\myprocessor|my_regfile|valB[0]~110_combout  & 
// (\myprocessor|my_regfile|regs:7:reg_array|r|bits:0:r~q )))) # (!\myprocessor|my_regfile|valB[18]~67_combout  & (\myprocessor|my_regfile|valB[0]~110_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~67_combout ),
	.datab(\myprocessor|my_regfile|valB[0]~110_combout ),
	.datac(\myprocessor|my_regfile|regs:7:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|my_regfile|regs:6:reg_array|r|bits:0:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[0]~111_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[0]~111 .lut_mask = 16'hEC64;
defparam \myprocessor|my_regfile|valB[0]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[0]~112 (
// Equation(s):
// \myprocessor|my_regfile|valB[0]~112_combout  = (\myprocessor|my_regfile|valB[18]~52_combout  & (((\myprocessor|my_regfile|regs:3:reg_array|r|bits:0:r~q ) # (\myprocessor|my_regfile|valB[18]~50_combout )))) # (!\myprocessor|my_regfile|valB[18]~52_combout  
// & (\myprocessor|my_regfile|valB[0]~111_combout  & ((!\myprocessor|my_regfile|valB[18]~50_combout ))))

	.dataa(\myprocessor|my_regfile|valB[0]~111_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datac(\myprocessor|my_regfile|regs:3:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~50_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[0]~112_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[0]~112 .lut_mask = 16'hCCE2;
defparam \myprocessor|my_regfile|valB[0]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[0]~113 (
// Equation(s):
// \myprocessor|my_regfile|valB[0]~113_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & ((\myprocessor|my_regfile|valB[0]~112_combout  & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:0:r~q )) # (!\myprocessor|my_regfile|valB[0]~112_combout  & 
// ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:0:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~50_combout  & (((\myprocessor|my_regfile|valB[0]~112_combout ))))

	.dataa(\myprocessor|my_regfile|regs:1:reg_array|r|bits:0:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|my_regfile|valB[0]~112_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[0]~113_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[0]~113 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valB[0]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[0]~106 (
// Equation(s):
// \myprocessor|my_regfile|valB[0]~106_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[18]~21_combout ) # ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:0:r~q )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  
// & (!\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:0:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|my_regfile|regs:12:reg_array|r|bits:0:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[0]~106_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[0]~106 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[0]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[0]~107 (
// Equation(s):
// \myprocessor|my_regfile|valB[0]~107_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[0]~106_combout  & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:0:r~q ))) # (!\myprocessor|my_regfile|valB[0]~106_combout  & 
// (\myprocessor|my_regfile|regs:15:reg_array|r|bits:0:r~q )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[0]~106_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|regs:15:reg_array|r|bits:0:r~q ),
	.datac(\myprocessor|my_regfile|regs:14:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|my_regfile|valB[0]~106_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[0]~107_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[0]~107 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[0]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[0]~108 (
// Equation(s):
// \myprocessor|my_regfile|valB[0]~108_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout ) # ((\myprocessor|my_regfile|valB[0]~107_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & 
// (!\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:0:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|my_regfile|valB[0]~107_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[0]~108_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[0]~108 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[0]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[0]~109 (
// Equation(s):
// \myprocessor|my_regfile|valB[0]~109_combout  = (\myprocessor|my_regfile|valB[0]~108_combout  & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:0:r~q )) # (!\myprocessor|my_regfile|valB[18]~31_combout ))) # (!\myprocessor|my_regfile|valB[0]~108_combout 
//  & (\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:0:r~q )))

	.dataa(\myprocessor|my_regfile|valB[0]~108_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|my_regfile|regs:11:reg_array|r|bits:0:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[0]~109_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[0]~109 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valB[0]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[0]~114 (
// Equation(s):
// \myprocessor|my_regfile|valB[0]~114_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & (((\myprocessor|my_regfile|valB[18]~42_combout ) # (\myprocessor|my_regfile|valB[0]~109_combout )))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & 
// (\myprocessor|my_regfile|valB[0]~113_combout  & (!\myprocessor|my_regfile|valB[18]~42_combout )))

	.dataa(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datab(\myprocessor|my_regfile|valB[0]~113_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datad(\myprocessor|my_regfile|valB[0]~109_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[0]~114_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[0]~114 .lut_mask = 16'hAEA4;
defparam \myprocessor|my_regfile|valB[0]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[0]~115 (
// Equation(s):
// \myprocessor|my_regfile|valB[0]~115_combout  = (\myprocessor|my_regfile|valB[18]~42_combout  & ((\myprocessor|my_regfile|valB[0]~114_combout  & ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:0:r~q ))) # (!\myprocessor|my_regfile|valB[0]~114_combout  & 
// (\myprocessor|my_regfile|valB[0]~105_combout )))) # (!\myprocessor|my_regfile|valB[18]~42_combout  & (((\myprocessor|my_regfile|valB[0]~114_combout ))))

	.dataa(\myprocessor|my_regfile|valB[0]~105_combout ),
	.datab(\myprocessor|my_regfile|regs:8:reg_array|r|bits:0:r~q ),
	.datac(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datad(\myprocessor|my_regfile|valB[0]~114_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[0]~115_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[0]~115 .lut_mask = 16'hCFA0;
defparam \myprocessor|my_regfile|valB[0]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N14
cycloneive_lcell_comb \myprocessor|ALUSrc_mux|F[0]~1 (
// Equation(s):
// \myprocessor|ALUSrc_mux|F[0]~1_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [0]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_regfile|valB[0]~115_combout ))

	.dataa(\myprocessor|my_control|ALUSrc~0_combout ),
	.datab(\myprocessor|my_regfile|valB[0]~115_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|ALUSrc_mux|F[0]~1 .lut_mask = 16'hE4E4;
defparam \myprocessor|ALUSrc_mux|F[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N10
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~10 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~10_combout  = (\myprocessor|ALUSrc_mux|F[0]~1_combout  & (\myprocessor|my_regfile|valA[1]~44_combout )) # (!\myprocessor|ALUSrc_mux|F[0]~1_combout  & ((\myprocessor|my_regfile|valA[2]~104_combout )))

	.dataa(\myprocessor|my_regfile|valA[1]~44_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datad(\myprocessor|my_regfile|valA[2]~104_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~10 .lut_mask = 16'hAFA0;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N8
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~25 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~25_combout  = (\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~10_combout )) # (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~4_combout )))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~10_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~25 .lut_mask = 16'hAFA0;
defparam \myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N10
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LxNxxx|F~3 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LxNxxx|F~3_combout  = (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & ((\myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~2_combout ) # ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~25_combout  & 
// !\myprocessor|ALUSrc_mux|F[2]~4_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~25_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LxNxxx|F~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F~3 .lut_mask = 16'h0F02;
defparam \myprocessor|my_alu|shifter_inst|LxNxxx|F~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N20
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LNxxxx|F~25 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LNxxxx|F~25_combout  = (\myprocessor|my_alu|shifter_inst|LxNxxx|F~3_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4]))) # 
// (!\myprocessor|my_control|ALUSrc~0_combout  & (!\myprocessor|my_regfile|valB[4]~238_combout ))))

	.dataa(\myprocessor|my_regfile|valB[4]~238_combout ),
	.datab(\myprocessor|my_control|ALUSrc~0_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datad(\myprocessor|my_alu|shifter_inst|LxNxxx|F~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LNxxxx|F~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~25 .lut_mask = 16'h1D00;
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N20
cycloneive_lcell_comb \myprocessor|my_alu|R[4]~58 (
// Equation(s):
// \myprocessor|my_alu|R[4]~58_combout  = (\myprocessor|my_alu|R[4]~51_combout  & (((\myprocessor|my_alu|R[4]~50_combout )))) # (!\myprocessor|my_alu|R[4]~51_combout  & ((\myprocessor|my_alu|R[4]~50_combout  & 
// ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~18_combout ))) # (!\myprocessor|my_alu|R[4]~50_combout  & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~20_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~20_combout ),
	.datab(\myprocessor|my_alu|R[4]~51_combout ),
	.datac(\myprocessor|my_alu|R[4]~50_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[4]~58_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[4]~58 .lut_mask = 16'hF2C2;
defparam \myprocessor|my_alu|R[4]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
cycloneive_lcell_comb \myprocessor|my_alu|R[4]~59 (
// Equation(s):
// \myprocessor|my_alu|R[4]~59_combout  = (\myprocessor|my_alu|R[4]~58_combout  & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F[20]~10_combout ) # ((!\myprocessor|my_alu|R[4]~51_combout )))) # (!\myprocessor|my_alu|R[4]~58_combout  & 
// (((\myprocessor|my_alu|R[4]~51_combout  & \myprocessor|my_alu|shifter_inst|RxxNxx|F[12]~10_combout ))))

	.dataa(\myprocessor|my_alu|R[4]~58_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|RxNxxx|F[20]~10_combout ),
	.datac(\myprocessor|my_alu|R[4]~51_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxxNxx|F[12]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[4]~59_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[4]~59 .lut_mask = 16'hDA8A;
defparam \myprocessor|my_alu|R[4]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N0
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|lower|sum[4] (
// Equation(s):
// \myprocessor|my_alu|adder_inst|lower|sum [4] = \myprocessor|my_alu|adder_inst|lower|carry[4]~5_combout  $ (\myprocessor|ALUSrc_mux|F[4]~6_combout  $ (\myprocessor|my_regfile|valA[4]~144_combout  $ (\myprocessor|my_control|func[0]~0_combout )))

	.dataa(\myprocessor|my_alu|adder_inst|lower|carry[4]~5_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.datac(\myprocessor|my_regfile|valA[4]~144_combout ),
	.datad(\myprocessor|my_control|func[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|lower|sum [4]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|lower|sum[4] .lut_mask = 16'h6996;
defparam \myprocessor|my_alu|adder_inst|lower|sum[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N28
cycloneive_lcell_comb \myprocessor|my_alu|R_and[4] (
// Equation(s):
// \myprocessor|my_alu|R_and [4] = (\myprocessor|my_regfile|valA[4]~144_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// (\myprocessor|my_regfile|valB[4]~238_combout ))))

	.dataa(\myprocessor|my_regfile|valB[4]~238_combout ),
	.datab(\myprocessor|my_control|ALUSrc~0_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datad(\myprocessor|my_regfile|valA[4]~144_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R_and [4]),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R_and[4] .lut_mask = 16'hE200;
defparam \myprocessor|my_alu|R_and[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
cycloneive_lcell_comb \myprocessor|my_alu|R[4]~60 (
// Equation(s):
// \myprocessor|my_alu|R[4]~60_combout  = (\myprocessor|my_control|func[2]~2_combout  & (!\myprocessor|my_alu|R[4]~54_combout )) # (!\myprocessor|my_control|func[2]~2_combout  & ((\myprocessor|my_alu|R[4]~54_combout  & ((\myprocessor|my_alu|R_and [4]))) # 
// (!\myprocessor|my_alu|R[4]~54_combout  & (\myprocessor|my_alu|adder_inst|lower|sum [4]))))

	.dataa(\myprocessor|my_control|func[2]~2_combout ),
	.datab(\myprocessor|my_alu|R[4]~54_combout ),
	.datac(\myprocessor|my_alu|adder_inst|lower|sum [4]),
	.datad(\myprocessor|my_alu|R_and [4]),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[4]~60_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[4]~60 .lut_mask = 16'h7632;
defparam \myprocessor|my_alu|R[4]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N28
cycloneive_lcell_comb \myprocessor|my_alu|R[4]~61 (
// Equation(s):
// \myprocessor|my_alu|R[4]~61_combout  = (\myprocessor|my_control|func[2]~2_combout  & ((\myprocessor|my_alu|R[4]~60_combout  & (\myprocessor|my_alu|shifter_inst|LNxxxx|F~25_combout )) # (!\myprocessor|my_alu|R[4]~60_combout  & 
// ((\myprocessor|my_alu|R[4]~59_combout ))))) # (!\myprocessor|my_control|func[2]~2_combout  & (((\myprocessor|my_alu|R[4]~60_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|LNxxxx|F~25_combout ),
	.datab(\myprocessor|my_control|func[2]~2_combout ),
	.datac(\myprocessor|my_alu|R[4]~59_combout ),
	.datad(\myprocessor|my_alu|R[4]~60_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[4]~61_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[4]~61 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_alu|R[4]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N30
cycloneive_lcell_comb \myprocessor|my_alu|R[4]~62 (
// Equation(s):
// \myprocessor|my_alu|R[4]~62_combout  = (\myprocessor|my_alu|R[4]~28_combout  & ((\myprocessor|my_regfile|valA[4]~144_combout ) # ((\myprocessor|ALUSrc_mux|F[4]~6_combout )))) # (!\myprocessor|my_alu|R[4]~28_combout  & 
// (((\myprocessor|my_alu|R[4]~61_combout ))))

	.dataa(\myprocessor|my_regfile|valA[4]~144_combout ),
	.datab(\myprocessor|my_alu|R[4]~28_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.datad(\myprocessor|my_alu|R[4]~61_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[4]~62_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[4]~62 .lut_mask = 16'hFBC8;
defparam \myprocessor|my_alu|R[4]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N26
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[4]~28 (
// Equation(s):
// \myprocessor|keyIn_mux|F[4]~28_combout  = (\myprocessor|keyIn_mux|F~2_combout  & ((\myprocessor|Jal_mux|F[11]~0_combout  & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [4]))) # (!\myprocessor|Jal_mux|F[11]~0_combout  & 
// (\myprocessor|my_alu|R[4]~62_combout ))))

	.dataa(\myprocessor|keyIn_mux|F~2_combout ),
	.datab(\myprocessor|my_alu|R[4]~62_combout ),
	.datac(\myprocessor|Jal_mux|F[11]~0_combout ),
	.datad(\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[4]~28 .lut_mask = 16'hA808;
defparam \myprocessor|keyIn_mux|F[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N31
dffeas \myps2|fifo_rtl_0_bypass[15] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|Mux2~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N30
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[4]~29 (
// Equation(s):
// \myprocessor|keyIn_mux|F[4]~29_combout  = (\myprocessor|keyIn_mux|F[6]~5_combout  & (((\myps2|fifo_rtl_0_bypass [15]) # (\myprocessor|keyIn_mux|F[6]~4_combout )))) # (!\myprocessor|keyIn_mux|F[6]~5_combout  & (\myprocessor|PCNew[4]~8_combout  & 
// ((!\myprocessor|keyIn_mux|F[6]~4_combout ))))

	.dataa(\myprocessor|PCNew[4]~8_combout ),
	.datab(\myprocessor|keyIn_mux|F[6]~5_combout ),
	.datac(\myps2|fifo_rtl_0_bypass [15]),
	.datad(\myprocessor|keyIn_mux|F[6]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[4]~29 .lut_mask = 16'hCCE2;
defparam \myprocessor|keyIn_mux|F[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N21
dffeas \myps2|fifo~18 (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|Mux2~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|fifo~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo~18 .is_wysiwyg = "true";
defparam \myps2|fifo~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N20
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[4]~30 (
// Equation(s):
// \myprocessor|keyIn_mux|F[4]~30_combout  = (\myprocessor|keyIn_mux|F[4]~29_combout  & ((\myps2|fifo_rtl_0|auto_generated|ram_block1a4 ) # ((!\myprocessor|keyIn_mux|F[6]~4_combout )))) # (!\myprocessor|keyIn_mux|F[4]~29_combout  & (((\myps2|fifo~18_q  & 
// \myprocessor|keyIn_mux|F[6]~4_combout ))))

	.dataa(\myprocessor|keyIn_mux|F[4]~29_combout ),
	.datab(\myps2|fifo_rtl_0|auto_generated|ram_block1a4 ),
	.datac(\myps2|fifo~18_q ),
	.datad(\myprocessor|keyIn_mux|F[6]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[4]~30 .lut_mask = 16'hD8AA;
defparam \myprocessor|keyIn_mux|F[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N2
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[4]~31 (
// Equation(s):
// \myprocessor|keyIn_mux|F[4]~31_combout  = (\myprocessor|keyIn_mux|F[4]~28_combout ) # ((\myprocessor|keyIn_mux|F[4]~30_combout  & !\myprocessor|keyIn_mux|F~2_combout ))

	.dataa(\myprocessor|keyIn_mux|F[4]~28_combout ),
	.datab(\myprocessor|keyIn_mux|F[4]~30_combout ),
	.datac(gnd),
	.datad(\myprocessor|keyIn_mux|F~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[4]~31 .lut_mask = 16'hAAEE;
defparam \myprocessor|keyIn_mux|F[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N3
dffeas \myprocessor|my_regfile|regs:8:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|keyIn_mux|F[4]~31_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:8:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[4]~229 (
// Equation(s):
// \myprocessor|my_regfile|valB[4]~229_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[18]~19_combout )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout  & 
// (\myprocessor|my_regfile|regs:12:reg_array|r|bits:4:r~q )) # (!\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:4:r~q )))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|regs:12:reg_array|r|bits:4:r~q ),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[4]~229_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[4]~229 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valB[4]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[4]~230 (
// Equation(s):
// \myprocessor|my_regfile|valB[4]~230_combout  = (\myprocessor|my_regfile|valB[4]~229_combout  & (((\myprocessor|my_regfile|regs:14:reg_array|r|bits:4:r~q )) # (!\myprocessor|my_regfile|valB[18]~21_combout ))) # (!\myprocessor|my_regfile|valB[4]~229_combout 
//  & (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:4:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[4]~229_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:14:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|my_regfile|regs:15:reg_array|r|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[4]~230_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[4]~230 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[4]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[4]~231 (
// Equation(s):
// \myprocessor|my_regfile|valB[4]~231_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout ) # ((\myprocessor|my_regfile|valB[4]~230_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & 
// (!\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:4:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|my_regfile|valB[4]~230_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[4]~231_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[4]~231 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[4]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[4]~232 (
// Equation(s):
// \myprocessor|my_regfile|valB[4]~232_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[4]~231_combout  & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:4:r~q ))) # (!\myprocessor|my_regfile|valB[4]~231_combout  & 
// (\myprocessor|my_regfile|regs:9:reg_array|r|bits:4:r~q )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[4]~231_combout ))))

	.dataa(\myprocessor|my_regfile|regs:9:reg_array|r|bits:4:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|my_regfile|valB[4]~231_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[4]~232_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[4]~232 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[4]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[4]~233 (
// Equation(s):
// \myprocessor|my_regfile|valB[4]~233_combout  = (\myprocessor|my_regfile|valB[18]~63_combout  & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:4:r~q ) # ((!\myprocessor|my_regfile|valB[18]~66_combout )))) # (!\myprocessor|my_regfile|valB[18]~63_combout  
// & (((\myprocessor|my_regfile|regs:5:reg_array|r|bits:4:r~q  & \myprocessor|my_regfile|valB[18]~66_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~63_combout ),
	.datab(\myprocessor|my_regfile|regs:4:reg_array|r|bits:4:r~q ),
	.datac(\myprocessor|my_regfile|regs:5:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~66_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[4]~233_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[4]~233 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valB[4]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[4]~234 (
// Equation(s):
// \myprocessor|my_regfile|valB[4]~234_combout  = (\myprocessor|my_regfile|valB[18]~67_combout  & ((\myprocessor|my_regfile|valB[4]~233_combout  & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:4:r~q )) # (!\myprocessor|my_regfile|valB[4]~233_combout  & 
// ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:4:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~67_combout  & (((\myprocessor|my_regfile|valB[4]~233_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~67_combout ),
	.datab(\myprocessor|my_regfile|regs:6:reg_array|r|bits:4:r~q ),
	.datac(\myprocessor|my_regfile|regs:7:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|my_regfile|valB[4]~233_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[4]~234_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[4]~234 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valB[4]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[4]~235 (
// Equation(s):
// \myprocessor|my_regfile|valB[4]~235_combout  = (\myprocessor|my_regfile|valB[18]~52_combout  & (((\myprocessor|my_regfile|regs:3:reg_array|r|bits:4:r~q ) # (\myprocessor|my_regfile|valB[18]~50_combout )))) # (!\myprocessor|my_regfile|valB[18]~52_combout  
// & (\myprocessor|my_regfile|valB[4]~234_combout  & ((!\myprocessor|my_regfile|valB[18]~50_combout ))))

	.dataa(\myprocessor|my_regfile|valB[4]~234_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datac(\myprocessor|my_regfile|regs:3:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~50_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[4]~235_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[4]~235 .lut_mask = 16'hCCE2;
defparam \myprocessor|my_regfile|valB[4]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[4]~236 (
// Equation(s):
// \myprocessor|my_regfile|valB[4]~236_combout  = (\myprocessor|my_regfile|valB[4]~235_combout  & (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:4:r~q )) # (!\myprocessor|my_regfile|valB[18]~50_combout ))) # (!\myprocessor|my_regfile|valB[4]~235_combout  
// & (\myprocessor|my_regfile|valB[18]~50_combout  & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:4:r~q )))

	.dataa(\myprocessor|my_regfile|valB[4]~235_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|my_regfile|regs:1:reg_array|r|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[4]~236_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[4]~236 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valB[4]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[4]~237 (
// Equation(s):
// \myprocessor|my_regfile|valB[4]~237_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & ((\myprocessor|my_regfile|valB[4]~232_combout ) # ((\myprocessor|my_regfile|valB[18]~42_combout )))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & 
// (((!\myprocessor|my_regfile|valB[18]~42_combout  & \myprocessor|my_regfile|valB[4]~236_combout ))))

	.dataa(\myprocessor|my_regfile|valB[4]~232_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datad(\myprocessor|my_regfile|valB[4]~236_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[4]~237_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[4]~237 .lut_mask = 16'hCBC8;
defparam \myprocessor|my_regfile|valB[4]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valB[4]~221 (
// Equation(s):
// \myprocessor|my_regfile|valB[4]~221_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[18]~31_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout  & 
// (\myprocessor|my_regfile|regs:25:reg_array|r|bits:4:r~q )) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:4:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:25:reg_array|r|bits:4:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[4]~221_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[4]~221 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valB[4]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[4]~219 (
// Equation(s):
// \myprocessor|my_regfile|valB[4]~219_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:4:r~q ) # ((\myprocessor|my_regfile|valB[18]~19_combout )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  
// & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:4:r~q  & !\myprocessor|my_regfile|valB[18]~19_combout ))))

	.dataa(\myprocessor|my_regfile|regs:31:reg_array|r|bits:4:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[4]~219_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[4]~219 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valB[4]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[4]~220 (
// Equation(s):
// \myprocessor|my_regfile|valB[4]~220_combout  = (\myprocessor|my_regfile|valB[4]~219_combout  & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:4:r~q ) # ((!\myprocessor|my_regfile|valB[18]~19_combout )))) # (!\myprocessor|my_regfile|valB[4]~219_combout 
//  & (((\myprocessor|my_regfile|regs:28:reg_array|r|bits:4:r~q  & \myprocessor|my_regfile|valB[18]~19_combout ))))

	.dataa(\myprocessor|my_regfile|valB[4]~219_combout ),
	.datab(\myprocessor|my_regfile|regs:30:reg_array|r|bits:4:r~q ),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[4]~220_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[4]~220 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valB[4]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[4]~222 (
// Equation(s):
// \myprocessor|my_regfile|valB[4]~222_combout  = (\myprocessor|my_regfile|valB[4]~221_combout  & (((\myprocessor|my_regfile|regs:27:reg_array|r|bits:4:r~q ) # (!\myprocessor|my_regfile|valB[18]~27_combout )))) # (!\myprocessor|my_regfile|valB[4]~221_combout 
//  & (\myprocessor|my_regfile|valB[4]~220_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout ))))

	.dataa(\myprocessor|my_regfile|valB[4]~221_combout ),
	.datab(\myprocessor|my_regfile|valB[4]~220_combout ),
	.datac(\myprocessor|my_regfile|regs:27:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[4]~222_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[4]~222 .lut_mask = 16'hE4AA;
defparam \myprocessor|my_regfile|valB[4]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valB[4]~223 (
// Equation(s):
// \myprocessor|my_regfile|valB[4]~223_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|valB[18]~19_combout )) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout  & 
// ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:4:r~q ))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:4:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|my_regfile|regs:20:reg_array|r|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[4]~223_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[4]~223 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[4]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[4]~224 (
// Equation(s):
// \myprocessor|my_regfile|valB[4]~224_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[4]~223_combout  & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:4:r~q ))) # (!\myprocessor|my_regfile|valB[4]~223_combout  & 
// (\myprocessor|my_regfile|regs:23:reg_array|r|bits:4:r~q )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[4]~223_combout ))))

	.dataa(\myprocessor|my_regfile|regs:23:reg_array|r|bits:4:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|my_regfile|valB[4]~223_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[4]~224_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[4]~224 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[4]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[4]~225 (
// Equation(s):
// \myprocessor|my_regfile|valB[4]~225_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout ) # ((\myprocessor|my_regfile|valB[4]~224_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & 
// (!\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:4:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|my_regfile|valB[4]~224_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[4]~225_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[4]~225 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[4]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[4]~226 (
// Equation(s):
// \myprocessor|my_regfile|valB[4]~226_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[4]~225_combout  & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:4:r~q ))) # (!\myprocessor|my_regfile|valB[4]~225_combout  & 
// (\myprocessor|my_regfile|regs:17:reg_array|r|bits:4:r~q )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[4]~225_combout ))))

	.dataa(\myprocessor|my_regfile|regs:17:reg_array|r|bits:4:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|my_regfile|valB[4]~225_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[4]~226_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[4]~226 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[4]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[4]~227 (
// Equation(s):
// \myprocessor|my_regfile|valB[4]~227_combout  = (\myprocessor|my_regfile|valB[18]~35_combout  & (((\myprocessor|RegTar_mux|F[3]~0_combout ) # (\myprocessor|my_regfile|regs:16:reg_array|r|bits:4:r~q )))) # (!\myprocessor|my_regfile|valB[18]~35_combout  & 
// (\myprocessor|my_regfile|valB[4]~226_combout  & (!\myprocessor|RegTar_mux|F[3]~0_combout )))

	.dataa(\myprocessor|my_regfile|valB[4]~226_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datac(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datad(\myprocessor|my_regfile|regs:16:reg_array|r|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[4]~227_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[4]~227 .lut_mask = 16'hCEC2;
defparam \myprocessor|my_regfile|valB[4]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[4]~228 (
// Equation(s):
// \myprocessor|my_regfile|valB[4]~228_combout  = (\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[4]~227_combout  & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:4:r~q ))) # (!\myprocessor|my_regfile|valB[4]~227_combout  & 
// (\myprocessor|my_regfile|valB[4]~222_combout )))) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & (((\myprocessor|my_regfile|valB[4]~227_combout ))))

	.dataa(\myprocessor|my_regfile|valB[4]~222_combout ),
	.datab(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datac(\myprocessor|my_regfile|regs:24:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|my_regfile|valB[4]~227_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[4]~228_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[4]~228 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[4]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[4]~238 (
// Equation(s):
// \myprocessor|my_regfile|valB[4]~238_combout  = (\myprocessor|my_regfile|valB[18]~42_combout  & ((\myprocessor|my_regfile|valB[4]~237_combout  & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:4:r~q )) # (!\myprocessor|my_regfile|valB[4]~237_combout  & 
// ((\myprocessor|my_regfile|valB[4]~228_combout ))))) # (!\myprocessor|my_regfile|valB[18]~42_combout  & (((\myprocessor|my_regfile|valB[4]~237_combout ))))

	.dataa(\myprocessor|my_regfile|regs:8:reg_array|r|bits:4:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datac(\myprocessor|my_regfile|valB[4]~237_combout ),
	.datad(\myprocessor|my_regfile|valB[4]~228_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[4]~238_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[4]~238 .lut_mask = 16'hBCB0;
defparam \myprocessor|my_regfile|valB[4]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N12
cycloneive_lcell_comb \myprocessor|ALUSrc_mux|F[4]~6 (
// Equation(s):
// \myprocessor|ALUSrc_mux|F[4]~6_combout  = (\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & (\myprocessor|my_regfile|valB[4]~238_combout ))

	.dataa(\myprocessor|my_regfile|valB[4]~238_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\myprocessor|my_control|ALUSrc~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|ALUSrc_mux|F[4]~6 .lut_mask = 16'hCACA;
defparam \myprocessor|ALUSrc_mux|F[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N8
cycloneive_lcell_comb \myprocessor|my_alu|R[0]~4 (
// Equation(s):
// \myprocessor|my_alu|R[0]~4_combout  = (\myprocessor|my_control|func[0]~0_combout  & ((\myprocessor|ALUSrc_mux|F[4]~6_combout ) # (\myprocessor|ALUSrc_mux|F[3]~3_combout )))

	.dataa(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_control|func[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[0]~4 .lut_mask = 16'hEE00;
defparam \myprocessor|my_alu|R[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N18
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LNxxxx|F~12 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LNxxxx|F~12_combout  = (!\myprocessor|ALUSrc_mux|F[4]~6_combout  & ((!\myprocessor|ALUSrc_mux|F[2]~4_combout ) # (!\myprocessor|ALUSrc_mux|F[3]~3_combout )))

	.dataa(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.datab(gnd),
	.datac(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LNxxxx|F~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~12 .lut_mask = 16'h0555;
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N22
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|LNxxxx|F~13 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|LNxxxx|F~13_combout  = (\myprocessor|my_alu|shifter_inst|LNxxxx|F~12_combout  & ((\myprocessor|ALUSrc_mux|F[3]~3_combout  & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~11_combout ))) # 
// (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & (\myprocessor|my_alu|shifter_inst|LxxNxx|F[10]~0_combout ))))

	.dataa(\myprocessor|my_alu|shifter_inst|LNxxxx|F~12_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|LxxNxx|F[10]~0_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|LNxxxx|F~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~13 .lut_mask = 16'hA808;
defparam \myprocessor|my_alu|shifter_inst|LNxxxx|F~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N26
cycloneive_lcell_comb \myprocessor|my_alu|R[10]~6 (
// Equation(s):
// \myprocessor|my_alu|R[10]~6_combout  = (\myprocessor|my_alu|R[0]~4_combout  & (((\myprocessor|my_alu|R[0]~5_combout )))) # (!\myprocessor|my_alu|R[0]~4_combout  & ((\myprocessor|my_alu|R[0]~5_combout  & 
// ((\myprocessor|my_alu|shifter_inst|LNxxxx|F~13_combout ))) # (!\myprocessor|my_alu|R[0]~5_combout  & (\myprocessor|my_alu|shifter_inst|RxxNxx|F[10]~1_combout ))))

	.dataa(\myprocessor|my_alu|R[0]~4_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|RxxNxx|F[10]~1_combout ),
	.datac(\myprocessor|my_alu|R[0]~5_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|LNxxxx|F~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[10]~6 .lut_mask = 16'hF4A4;
defparam \myprocessor|my_alu|R[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N28
cycloneive_lcell_comb \myprocessor|my_alu|shifter_inst|RxNxxx|F~0 (
// Equation(s):
// \myprocessor|my_alu|shifter_inst|RxNxxx|F~0_combout  = (!\myprocessor|ALUSrc_mux|F[3]~3_combout  & ((\myprocessor|ALUSrc_mux|F[2]~4_combout  & (\myprocessor|my_alu|shifter_inst|RxxxNx|F~12_combout )) # (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & 
// ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~15_combout )))))

	.dataa(\myprocessor|my_alu|shifter_inst|RxxxNx|F~12_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~15_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|shifter_inst|RxNxxx|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F~0 .lut_mask = 16'h0A0C;
defparam \myprocessor|my_alu|shifter_inst|RxNxxx|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N30
cycloneive_lcell_comb \myprocessor|my_alu|R[10]~7 (
// Equation(s):
// \myprocessor|my_alu|R[10]~7_combout  = (\myprocessor|my_alu|R[0]~4_combout  & ((\myprocessor|my_alu|R[10]~6_combout  & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F~0_combout ))) # (!\myprocessor|my_alu|R[10]~6_combout  & 
// (\myprocessor|my_alu|shifter_inst|RxxNxx|F[18]~0_combout )))) # (!\myprocessor|my_alu|R[0]~4_combout  & (((\myprocessor|my_alu|R[10]~6_combout ))))

	.dataa(\myprocessor|my_alu|R[0]~4_combout ),
	.datab(\myprocessor|my_alu|shifter_inst|RxxNxx|F[18]~0_combout ),
	.datac(\myprocessor|my_alu|R[10]~6_combout ),
	.datad(\myprocessor|my_alu|shifter_inst|RxNxxx|F~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[10]~7 .lut_mask = 16'hF858;
defparam \myprocessor|my_alu|R[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N30
cycloneive_lcell_comb \myprocessor|my_alu|R[10]~9 (
// Equation(s):
// \myprocessor|my_alu|R[10]~9_combout  = \myprocessor|my_control|func[0]~0_combout  $ (\myprocessor|my_regfile|valA[10]~264_combout  $ (!\myprocessor|ALUSrc_mux|F[10]~12_combout ))

	.dataa(\myprocessor|my_control|func[0]~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_regfile|valA[10]~264_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[10]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[10]~9 .lut_mask = 16'h5AA5;
defparam \myprocessor|my_alu|R[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N10
cycloneive_lcell_comb \myprocessor|my_alu|R[10]~10 (
// Equation(s):
// \myprocessor|my_alu|R[10]~10_combout  = (\myprocessor|my_regfile|valA[10]~264_combout  & ((\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [10]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// (\myprocessor|my_regfile|valB[10]~73_combout ))))

	.dataa(\myprocessor|my_regfile|valA[10]~264_combout ),
	.datab(\myprocessor|my_control|ALUSrc~0_combout ),
	.datac(\myprocessor|my_regfile|valB[10]~73_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[10]~10 .lut_mask = 16'hA820;
defparam \myprocessor|my_alu|R[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N24
cycloneive_lcell_comb \myprocessor|my_alu|R[10]~11 (
// Equation(s):
// \myprocessor|my_alu|R[10]~11_combout  = (\myprocessor|my_alu|R[0]~8_combout  & ((\myprocessor|my_control|func[1]~1_combout ))) # (!\myprocessor|my_alu|R[0]~8_combout  & ((\myprocessor|my_alu|R[10]~10_combout ) # (!\myprocessor|my_control|func[1]~1_combout 
// )))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|R[10]~10_combout ),
	.datac(\myprocessor|my_alu|R[0]~8_combout ),
	.datad(\myprocessor|my_control|func[1]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[10]~11 .lut_mask = 16'hFC0F;
defparam \myprocessor|my_alu|R[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N18
cycloneive_lcell_comb \myprocessor|my_alu|R[10]~12 (
// Equation(s):
// \myprocessor|my_alu|R[10]~12_combout  = (\myprocessor|my_alu|R[10]~11_combout  & ((\myprocessor|my_control|func[1]~1_combout ) # (\myprocessor|my_alu|R[10]~9_combout  $ (!\myprocessor|my_alu|adder_inst|lower|carry[10]~11_combout ))))

	.dataa(\myprocessor|my_alu|R[10]~9_combout ),
	.datab(\myprocessor|my_alu|R[10]~11_combout ),
	.datac(\myprocessor|my_alu|adder_inst|lower|carry[10]~11_combout ),
	.datad(\myprocessor|my_control|func[1]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[10]~12 .lut_mask = 16'hCC84;
defparam \myprocessor|my_alu|R[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N4
cycloneive_lcell_comb \myprocessor|my_alu|R[10]~13 (
// Equation(s):
// \myprocessor|my_alu|R[10]~13_combout  = (\myprocessor|my_alu|R[0]~8_combout  & ((\myprocessor|my_alu|R[10]~12_combout  & (\myprocessor|my_alu|R_or [10])) # (!\myprocessor|my_alu|R[10]~12_combout  & ((\myprocessor|my_alu|R[10]~7_combout ))))) # 
// (!\myprocessor|my_alu|R[0]~8_combout  & (((\myprocessor|my_alu|R[10]~12_combout ))))

	.dataa(\myprocessor|my_alu|R_or [10]),
	.datab(\myprocessor|my_alu|R[10]~7_combout ),
	.datac(\myprocessor|my_alu|R[0]~8_combout ),
	.datad(\myprocessor|my_alu|R[10]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|R[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|R[10]~13 .lut_mask = 16'hAFC0;
defparam \myprocessor|my_alu|R[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N28
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~0 (
// Equation(s):
// \myprocessor|keyIn_mux|F~0_combout  = (!\myprocessor|my_control|Jal~0_combout  & ((\myprocessor|Jal_mux|F[11]~0_combout  & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [10]))) # (!\myprocessor|Jal_mux|F[11]~0_combout  & 
// (\myprocessor|my_alu|R[10]~13_combout ))))

	.dataa(\myprocessor|my_control|Jal~0_combout ),
	.datab(\myprocessor|Jal_mux|F[11]~0_combout ),
	.datac(\myprocessor|my_alu|R[10]~13_combout ),
	.datad(\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~0 .lut_mask = 16'h5410;
defparam \myprocessor|keyIn_mux|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N30
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~1 (
// Equation(s):
// \myprocessor|keyIn_mux|F~1_combout  = (!\myps2|head~0_combout  & ((\myprocessor|keyIn_mux|F~0_combout ) # ((\myprocessor|my_control|Jal~0_combout  & \myprocessor|PCNew[10]~20_combout ))))

	.dataa(\myprocessor|my_control|Jal~0_combout ),
	.datab(\myprocessor|PCNew[10]~20_combout ),
	.datac(\myps2|head~0_combout ),
	.datad(\myprocessor|keyIn_mux|F~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~1 .lut_mask = 16'h0F08;
defparam \myprocessor|keyIn_mux|F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N1
dffeas \myprocessor|my_regfile|regs:28:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~1_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[28]~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:28:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:28:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[10]~22 (
// Equation(s):
// \myprocessor|my_regfile|valB[10]~22_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[18]~21_combout )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[18]~21_combout  & 
// (\myprocessor|my_regfile|regs:31:reg_array|r|bits:10:r~q )) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:10:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:31:reg_array|r|bits:10:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datad(\myprocessor|my_regfile|regs:29:reg_array|r|bits:10:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[10]~22 .lut_mask = 16'hE3E0;
defparam \myprocessor|my_regfile|valB[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[10]~23 (
// Equation(s):
// \myprocessor|my_regfile|valB[10]~23_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[10]~22_combout  & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:10:r~q ))) # (!\myprocessor|my_regfile|valB[10]~22_combout  
// & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:10:r~q )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[10]~22_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|regs:28:reg_array|r|bits:10:r~q ),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|my_regfile|valB[10]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[10]~23 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[10]~32 (
// Equation(s):
// \myprocessor|my_regfile|valB[10]~32_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout ) # ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:10:r~q )))) # (!\myprocessor|my_regfile|valB[18]~31_combout 
//  & (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:10:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:25:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|my_regfile|regs:26:reg_array|r|bits:10:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[10]~32 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_regfile|valB[10]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[10]~33 (
// Equation(s):
// \myprocessor|my_regfile|valB[10]~33_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[10]~32_combout  & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:10:r~q ))) # (!\myprocessor|my_regfile|valB[10]~32_combout  
// & (\myprocessor|my_regfile|valB[10]~23_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[10]~32_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[10]~23_combout ),
	.datac(\myprocessor|my_regfile|regs:27:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|my_regfile|valB[10]~32_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[10]~33_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[10]~33 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[10]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[10]~36 (
// Equation(s):
// \myprocessor|my_regfile|valB[10]~36_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|valB[18]~19_combout )) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout  & 
// ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:10:r~q ))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:10:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|my_regfile|regs:20:reg_array|r|bits:10:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[10]~36_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[10]~36 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[10]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[10]~37 (
// Equation(s):
// \myprocessor|my_regfile|valB[10]~37_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[10]~36_combout  & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:10:r~q ))) # (!\myprocessor|my_regfile|valB[10]~36_combout  
// & (\myprocessor|my_regfile|regs:23:reg_array|r|bits:10:r~q )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[10]~36_combout ))))

	.dataa(\myprocessor|my_regfile|regs:23:reg_array|r|bits:10:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|my_regfile|valB[10]~36_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[10]~37_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[10]~37 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[10]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[10]~38 (
// Equation(s):
// \myprocessor|my_regfile|valB[10]~38_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[10]~37_combout ) # (\myprocessor|my_regfile|valB[18]~31_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & 
// (\myprocessor|my_regfile|regs:18:reg_array|r|bits:10:r~q  & ((!\myprocessor|my_regfile|valB[18]~31_combout ))))

	.dataa(\myprocessor|my_regfile|regs:18:reg_array|r|bits:10:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|valB[10]~37_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[10]~38_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[10]~38 .lut_mask = 16'hCCE2;
defparam \myprocessor|my_regfile|valB[10]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[10]~39 (
// Equation(s):
// \myprocessor|my_regfile|valB[10]~39_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[10]~38_combout  & (\myprocessor|my_regfile|regs:19:reg_array|r|bits:10:r~q )) # (!\myprocessor|my_regfile|valB[10]~38_combout  & 
// ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:10:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[10]~38_combout ))))

	.dataa(\myprocessor|my_regfile|regs:19:reg_array|r|bits:10:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|my_regfile|valB[10]~38_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[10]~39_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[10]~39 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valB[10]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[10]~40 (
// Equation(s):
// \myprocessor|my_regfile|valB[10]~40_combout  = (\myprocessor|RegTar_mux|F[3]~0_combout  & (((\myprocessor|my_regfile|valB[18]~35_combout )))) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[18]~35_combout  & 
// (\myprocessor|my_regfile|regs:16:reg_array|r|bits:10:r~q )) # (!\myprocessor|my_regfile|valB[18]~35_combout  & ((\myprocessor|my_regfile|valB[10]~39_combout )))))

	.dataa(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datab(\myprocessor|my_regfile|regs:16:reg_array|r|bits:10:r~q ),
	.datac(\myprocessor|my_regfile|valB[10]~39_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~35_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[10]~40_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[10]~40 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valB[10]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[10]~41 (
// Equation(s):
// \myprocessor|my_regfile|valB[10]~41_combout  = (\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[10]~40_combout  & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:10:r~q ))) # (!\myprocessor|my_regfile|valB[10]~40_combout  & 
// (\myprocessor|my_regfile|valB[10]~33_combout )))) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & (((\myprocessor|my_regfile|valB[10]~40_combout ))))

	.dataa(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datab(\myprocessor|my_regfile|valB[10]~33_combout ),
	.datac(\myprocessor|my_regfile|regs:24:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|my_regfile|valB[10]~40_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[10]~41_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[10]~41 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[10]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[10]~43 (
// Equation(s):
// \myprocessor|my_regfile|valB[10]~43_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[18]~21_combout ) # ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:10:r~q )))) # (!\myprocessor|my_regfile|valB[18]~19_combout 
//  & (!\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:10:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|my_regfile|regs:12:reg_array|r|bits:10:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[10]~43_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[10]~43 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[10]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[10]~44 (
// Equation(s):
// \myprocessor|my_regfile|valB[10]~44_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[10]~43_combout  & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:10:r~q )) # (!\myprocessor|my_regfile|valB[10]~43_combout  & 
// ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:10:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|valB[10]~43_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|valB[10]~43_combout ),
	.datac(\myprocessor|my_regfile|regs:14:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|my_regfile|regs:15:reg_array|r|bits:10:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[10]~44_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[10]~44 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valB[10]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[10]~45 (
// Equation(s):
// \myprocessor|my_regfile|valB[10]~45_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[18]~31_combout ) # (\myprocessor|my_regfile|valB[10]~44_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & 
// (\myprocessor|my_regfile|regs:10:reg_array|r|bits:10:r~q  & (!\myprocessor|my_regfile|valB[18]~31_combout )))

	.dataa(\myprocessor|my_regfile|regs:10:reg_array|r|bits:10:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datad(\myprocessor|my_regfile|valB[10]~44_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[10]~45_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[10]~45 .lut_mask = 16'hCEC2;
defparam \myprocessor|my_regfile|valB[10]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[10]~46 (
// Equation(s):
// \myprocessor|my_regfile|valB[10]~46_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[10]~45_combout  & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:10:r~q )) # (!\myprocessor|my_regfile|valB[10]~45_combout  & 
// ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:10:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[10]~45_combout ))))

	.dataa(\myprocessor|my_regfile|regs:11:reg_array|r|bits:10:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|my_regfile|valB[10]~45_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[10]~46_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[10]~46 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valB[10]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[10]~68 (
// Equation(s):
// \myprocessor|my_regfile|valB[10]~68_combout  = (\myprocessor|my_regfile|valB[18]~63_combout  & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:10:r~q ) # ((!\myprocessor|my_regfile|valB[18]~66_combout )))) # (!\myprocessor|my_regfile|valB[18]~63_combout 
//  & (((\myprocessor|my_regfile|regs:5:reg_array|r|bits:10:r~q  & \myprocessor|my_regfile|valB[18]~66_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~63_combout ),
	.datab(\myprocessor|my_regfile|regs:4:reg_array|r|bits:10:r~q ),
	.datac(\myprocessor|my_regfile|regs:5:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~66_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[10]~68_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[10]~68 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valB[10]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[10]~69 (
// Equation(s):
// \myprocessor|my_regfile|valB[10]~69_combout  = (\myprocessor|my_regfile|valB[18]~67_combout  & ((\myprocessor|my_regfile|valB[10]~68_combout  & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:10:r~q ))) # (!\myprocessor|my_regfile|valB[10]~68_combout  & 
// (\myprocessor|my_regfile|regs:7:reg_array|r|bits:10:r~q )))) # (!\myprocessor|my_regfile|valB[18]~67_combout  & (((\myprocessor|my_regfile|valB[10]~68_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~67_combout ),
	.datab(\myprocessor|my_regfile|regs:7:reg_array|r|bits:10:r~q ),
	.datac(\myprocessor|my_regfile|regs:6:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|my_regfile|valB[10]~68_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[10]~69_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[10]~69 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[10]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[10]~70 (
// Equation(s):
// \myprocessor|my_regfile|valB[10]~70_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & (\myprocessor|my_regfile|valB[18]~52_combout )) # (!\myprocessor|my_regfile|valB[18]~50_combout  & ((\myprocessor|my_regfile|valB[18]~52_combout  & 
// (\myprocessor|my_regfile|regs:3:reg_array|r|bits:10:r~q )) # (!\myprocessor|my_regfile|valB[18]~52_combout  & ((\myprocessor|my_regfile|valB[10]~69_combout )))))

	.dataa(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datac(\myprocessor|my_regfile|regs:3:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|my_regfile|valB[10]~69_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[10]~70_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[10]~70 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valB[10]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[10]~71 (
// Equation(s):
// \myprocessor|my_regfile|valB[10]~71_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & ((\myprocessor|my_regfile|valB[10]~70_combout  & ((\myprocessor|my_regfile|regs:1:reg_array|r|bits:10:r~q ))) # (!\myprocessor|my_regfile|valB[10]~70_combout  & 
// (\myprocessor|my_regfile|regs:2:reg_array|r|bits:10:r~q )))) # (!\myprocessor|my_regfile|valB[18]~50_combout  & (\myprocessor|my_regfile|valB[10]~70_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datab(\myprocessor|my_regfile|valB[10]~70_combout ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|my_regfile|regs:1:reg_array|r|bits:10:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[10]~71_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[10]~71 .lut_mask = 16'hEC64;
defparam \myprocessor|my_regfile|valB[10]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[10]~72 (
// Equation(s):
// \myprocessor|my_regfile|valB[10]~72_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & ((\myprocessor|my_regfile|valB[10]~46_combout ) # ((\myprocessor|my_regfile|valB[18]~42_combout )))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & 
// (((!\myprocessor|my_regfile|valB[18]~42_combout  & \myprocessor|my_regfile|valB[10]~71_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datab(\myprocessor|my_regfile|valB[10]~46_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datad(\myprocessor|my_regfile|valB[10]~71_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[10]~72_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[10]~72 .lut_mask = 16'hADA8;
defparam \myprocessor|my_regfile|valB[10]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[10]~73 (
// Equation(s):
// \myprocessor|my_regfile|valB[10]~73_combout  = (\myprocessor|my_regfile|valB[18]~42_combout  & ((\myprocessor|my_regfile|valB[10]~72_combout  & ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:10:r~q ))) # (!\myprocessor|my_regfile|valB[10]~72_combout  & 
// (\myprocessor|my_regfile|valB[10]~41_combout )))) # (!\myprocessor|my_regfile|valB[18]~42_combout  & (((\myprocessor|my_regfile|valB[10]~72_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datab(\myprocessor|my_regfile|valB[10]~41_combout ),
	.datac(\myprocessor|my_regfile|regs:8:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|my_regfile|valB[10]~72_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[10]~73_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[10]~73 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[10]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N16
cycloneive_lcell_comb \myprocessor|Jr_mux|F[10]~27 (
// Equation(s):
// \myprocessor|Jr_mux|F[10]~27_combout  = (\myprocessor|my_control|Jr~0_combout  & ((\myprocessor|my_regfile|valB[10]~73_combout ))) # (!\myprocessor|my_control|Jr~0_combout  & (\myprocessor|Jr_mux|F[10]~26_combout ))

	.dataa(\myprocessor|Jr_mux|F[10]~26_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_regfile|valB[10]~73_combout ),
	.datad(\myprocessor|my_control|Jr~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[10]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[10]~27 .lut_mask = 16'hF0AA;
defparam \myprocessor|Jr_mux|F[10]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N17
dffeas \myprocessor|my_PC|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|Jr_mux|F[10]~27_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_PC|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_PC|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|my_PC|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N24
cycloneive_lcell_comb \myprocessor|PCNew[10]~20 (
// Equation(s):
// \myprocessor|PCNew[10]~20_combout  = (\myprocessor|my_PC|bits:10:r~q  & (\myprocessor|PCNew[9]~19  $ (GND))) # (!\myprocessor|my_PC|bits:10:r~q  & (!\myprocessor|PCNew[9]~19  & VCC))
// \myprocessor|PCNew[10]~21  = CARRY((\myprocessor|my_PC|bits:10:r~q  & !\myprocessor|PCNew[9]~19 ))

	.dataa(\myprocessor|my_PC|bits:10:r~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|PCNew[9]~19 ),
	.combout(\myprocessor|PCNew[10]~20_combout ),
	.cout(\myprocessor|PCNew[10]~21 ));
// synopsys translate_off
defparam \myprocessor|PCNew[10]~20 .lut_mask = 16'hA50A;
defparam \myprocessor|PCNew[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N6
cycloneive_lcell_comb \myprocessor|branchAdder|upper1|carry[2]~0 (
// Equation(s):
// \myprocessor|branchAdder|upper1|carry[2]~0_combout  = (\myprocessor|PCNew[7]~14_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [6]) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [7]) # 
// (\myprocessor|PCNew[6]~12_combout )))) # (!\myprocessor|PCNew[7]~14_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [7] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [6]) # (\myprocessor|PCNew[6]~12_combout ))))

	.dataa(\myprocessor|PCNew[7]~14_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\myprocessor|PCNew[6]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|branchAdder|upper1|carry[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branchAdder|upper1|carry[2]~0 .lut_mask = 16'hFAE8;
defparam \myprocessor|branchAdder|upper1|carry[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N18
cycloneive_lcell_comb \myprocessor|branchAdder|upper1|carry[3]~2 (
// Equation(s):
// \myprocessor|branchAdder|upper1|carry[3]~2_combout  = (\myprocessor|PCNew[8]~16_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [8]) # (\myprocessor|branchAdder|upper1|carry[2]~0_combout )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\myprocessor|branchAdder|upper1|carry[2]~0_combout ),
	.datac(\myprocessor|PCNew[8]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|branchAdder|upper1|carry[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branchAdder|upper1|carry[3]~2 .lut_mask = 16'hE0E0;
defparam \myprocessor|branchAdder|upper1|carry[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N24
cycloneive_lcell_comb \myprocessor|branchAdder|upper1|carry[3]~1 (
// Equation(s):
// \myprocessor|branchAdder|upper1|carry[3]~1_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [8] & \myprocessor|branchAdder|upper1|carry[2]~0_combout )

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\myprocessor|branchAdder|upper1|carry[2]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|branchAdder|upper1|carry[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branchAdder|upper1|carry[3]~1 .lut_mask = 16'hA0A0;
defparam \myprocessor|branchAdder|upper1|carry[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N12
cycloneive_lcell_comb \myprocessor|branchAdder|upper1|carry[4]~3 (
// Equation(s):
// \myprocessor|branchAdder|upper1|carry[4]~3_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [9] & ((\myprocessor|branchAdder|upper1|carry[3]~2_combout ) # ((\myprocessor|PCNew[9]~18_combout ) # 
// (\myprocessor|branchAdder|upper1|carry[3]~1_combout )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [9] & (\myprocessor|PCNew[9]~18_combout  & ((\myprocessor|branchAdder|upper1|carry[3]~2_combout ) # 
// (\myprocessor|branchAdder|upper1|carry[3]~1_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\myprocessor|branchAdder|upper1|carry[3]~2_combout ),
	.datac(\myprocessor|PCNew[9]~18_combout ),
	.datad(\myprocessor|branchAdder|upper1|carry[3]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|branchAdder|upper1|carry[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branchAdder|upper1|carry[4]~3 .lut_mask = 16'hFAE8;
defparam \myprocessor|branchAdder|upper1|carry[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N26
cycloneive_lcell_comb \myprocessor|branchAdder|upper0|carry[2]~0 (
// Equation(s):
// \myprocessor|branchAdder|upper0|carry[2]~0_combout  = (\myprocessor|PCNew[7]~14_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [7]) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [6] & 
// \myprocessor|PCNew[6]~12_combout )))) # (!\myprocessor|PCNew[7]~14_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [6] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [7] & \myprocessor|PCNew[6]~12_combout )))

	.dataa(\myprocessor|PCNew[7]~14_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\myprocessor|PCNew[6]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|branchAdder|upper0|carry[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branchAdder|upper0|carry[2]~0 .lut_mask = 16'hE8A0;
defparam \myprocessor|branchAdder|upper0|carry[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N26
cycloneive_lcell_comb \myprocessor|branchAdder|upper0|carry[3]~2 (
// Equation(s):
// \myprocessor|branchAdder|upper0|carry[3]~2_combout  = (\myprocessor|PCNew[8]~16_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [8]) # (\myprocessor|branchAdder|upper0|carry[2]~0_combout )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\myprocessor|PCNew[8]~16_combout ),
	.datad(\myprocessor|branchAdder|upper0|carry[2]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|branchAdder|upper0|carry[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branchAdder|upper0|carry[3]~2 .lut_mask = 16'hF0A0;
defparam \myprocessor|branchAdder|upper0|carry[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N8
cycloneive_lcell_comb \myprocessor|branchAdder|upper0|carry[3]~1 (
// Equation(s):
// \myprocessor|branchAdder|upper0|carry[3]~1_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [8] & \myprocessor|branchAdder|upper0|carry[2]~0_combout )

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|branchAdder|upper0|carry[2]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|branchAdder|upper0|carry[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branchAdder|upper0|carry[3]~1 .lut_mask = 16'hAA00;
defparam \myprocessor|branchAdder|upper0|carry[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N20
cycloneive_lcell_comb \myprocessor|branchAdder|upper0|carry[4]~3 (
// Equation(s):
// \myprocessor|branchAdder|upper0|carry[4]~3_combout  = (\myprocessor|PCNew[9]~18_combout  & ((\myprocessor|branchAdder|upper0|carry[3]~2_combout ) # ((\myprocessor|branchAdder|upper0|carry[3]~1_combout ) # 
// (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [9])))) # (!\myprocessor|PCNew[9]~18_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [9] & ((\myprocessor|branchAdder|upper0|carry[3]~2_combout ) # 
// (\myprocessor|branchAdder|upper0|carry[3]~1_combout ))))

	.dataa(\myprocessor|branchAdder|upper0|carry[3]~2_combout ),
	.datab(\myprocessor|branchAdder|upper0|carry[3]~1_combout ),
	.datac(\myprocessor|PCNew[9]~18_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\myprocessor|branchAdder|upper0|carry[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branchAdder|upper0|carry[4]~3 .lut_mask = 16'hFEE0;
defparam \myprocessor|branchAdder|upper0|carry[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N2
cycloneive_lcell_comb \myprocessor|Jr_mux|F[11]~35 (
// Equation(s):
// \myprocessor|Jr_mux|F[11]~35_combout  = (\myprocessor|Jr_mux|F[7]~24_combout  & ((\myprocessor|branchAdder|upper1|carry[4]~3_combout ) # ((!\myprocessor|Jr_mux|F[7]~23_combout )))) # (!\myprocessor|Jr_mux|F[7]~24_combout  & 
// (((\myprocessor|branchAdder|upper0|carry[4]~3_combout  & \myprocessor|Jr_mux|F[7]~23_combout ))))

	.dataa(\myprocessor|branchAdder|upper1|carry[4]~3_combout ),
	.datab(\myprocessor|branchAdder|upper0|carry[4]~3_combout ),
	.datac(\myprocessor|Jr_mux|F[7]~24_combout ),
	.datad(\myprocessor|Jr_mux|F[7]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[11]~35_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[11]~35 .lut_mask = 16'hACF0;
defparam \myprocessor|Jr_mux|F[11]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N30
cycloneive_lcell_comb \myprocessor|Jr_mux|F[11]~36 (
// Equation(s):
// \myprocessor|Jr_mux|F[11]~36_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [10] & ((\myprocessor|Jr_mux|F[11]~35_combout ) # ((\myprocessor|PCNew[10]~20_combout  & \myprocessor|Jr_mux|F[7]~23_combout )))) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [10] & (\myprocessor|Jr_mux|F[11]~35_combout  & ((\myprocessor|PCNew[10]~20_combout ) # (!\myprocessor|Jr_mux|F[7]~23_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\myprocessor|PCNew[10]~20_combout ),
	.datac(\myprocessor|Jr_mux|F[11]~35_combout ),
	.datad(\myprocessor|Jr_mux|F[7]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[11]~36 .lut_mask = 16'hE8F0;
defparam \myprocessor|Jr_mux|F[11]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N24
cycloneive_lcell_comb \myprocessor|Jr_mux|F[11]~37 (
// Equation(s):
// \myprocessor|Jr_mux|F[11]~37_combout  = (\myprocessor|Jr_mux|F[7]~23_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [11] $ (\myprocessor|Jr_mux|F[11]~36_combout  $ (\myprocessor|PCNew[11]~22_combout )))) # 
// (!\myprocessor|Jr_mux|F[7]~23_combout  & ((\myprocessor|Jr_mux|F[11]~36_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [11])) # (!\myprocessor|Jr_mux|F[11]~36_combout  & ((\myprocessor|PCNew[11]~22_combout )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\myprocessor|Jr_mux|F[7]~23_combout ),
	.datac(\myprocessor|Jr_mux|F[11]~36_combout ),
	.datad(\myprocessor|PCNew[11]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[11]~37_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[11]~37 .lut_mask = 16'hA768;
defparam \myprocessor|Jr_mux|F[11]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N20
cycloneive_lcell_comb \myprocessor|Jr_mux|F[11]~38 (
// Equation(s):
// \myprocessor|Jr_mux|F[11]~38_combout  = (\myprocessor|my_control|Jr~0_combout  & ((\myprocessor|my_regfile|valB[11]~338_combout ))) # (!\myprocessor|my_control|Jr~0_combout  & (\myprocessor|Jr_mux|F[11]~37_combout ))

	.dataa(\myprocessor|my_control|Jr~0_combout ),
	.datab(\myprocessor|Jr_mux|F[11]~37_combout ),
	.datac(\myprocessor|my_regfile|valB[11]~338_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[11]~38_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[11]~38 .lut_mask = 16'hE4E4;
defparam \myprocessor|Jr_mux|F[11]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N21
dffeas \myprocessor|my_PC|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|Jr_mux|F[11]~38_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_PC|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_PC|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|my_PC|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N26
cycloneive_lcell_comb \myprocessor|PCNew[11]~22 (
// Equation(s):
// \myprocessor|PCNew[11]~22_combout  = \myprocessor|PCNew[10]~21  $ (\myprocessor|my_PC|bits:11:r~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_PC|bits:11:r~q ),
	.cin(\myprocessor|PCNew[10]~21 ),
	.combout(\myprocessor|PCNew[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PCNew[11]~22 .lut_mask = 16'h0FF0;
defparam \myprocessor|PCNew[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N2
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~44 (
// Equation(s):
// \myprocessor|keyIn_mux|F~44_combout  = (!\myprocessor|my_control|Jal~0_combout  & ((\myprocessor|Jal_mux|F[11]~0_combout  & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [11]))) # (!\myprocessor|Jal_mux|F[11]~0_combout  & 
// (\myprocessor|my_alu|R[11]~99_combout ))))

	.dataa(\myprocessor|my_alu|R[11]~99_combout ),
	.datab(\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\myprocessor|Jal_mux|F[11]~0_combout ),
	.datad(\myprocessor|my_control|Jal~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~44_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~44 .lut_mask = 16'h00CA;
defparam \myprocessor|keyIn_mux|F~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N10
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~45 (
// Equation(s):
// \myprocessor|keyIn_mux|F~45_combout  = (!\myps2|head~0_combout  & ((\myprocessor|keyIn_mux|F~44_combout ) # ((\myprocessor|my_control|Jal~0_combout  & \myprocessor|PCNew[11]~22_combout ))))

	.dataa(\myprocessor|my_control|Jal~0_combout ),
	.datab(\myprocessor|PCNew[11]~22_combout ),
	.datac(\myps2|head~0_combout ),
	.datad(\myprocessor|keyIn_mux|F~44_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~45_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~45 .lut_mask = 16'h0F08;
defparam \myprocessor|keyIn_mux|F~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N27
dffeas \myprocessor|my_regfile|regs:7:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|keyIn_mux|F~45_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|my_regfile|inEnable[7]~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:7:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:7:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[11]~333 (
// Equation(s):
// \myprocessor|my_regfile|valB[11]~333_combout  = (\myprocessor|my_regfile|valB[18]~66_combout  & ((\myprocessor|my_regfile|valB[18]~63_combout  & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:11:r~q )) # (!\myprocessor|my_regfile|valB[18]~63_combout  & 
// ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:11:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~66_combout  & (((\myprocessor|my_regfile|valB[18]~63_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~66_combout ),
	.datab(\myprocessor|my_regfile|regs:4:reg_array|r|bits:11:r~q ),
	.datac(\myprocessor|my_regfile|regs:5:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~63_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[11]~333_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[11]~333 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valB[11]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[11]~334 (
// Equation(s):
// \myprocessor|my_regfile|valB[11]~334_combout  = (\myprocessor|my_regfile|valB[11]~333_combout  & (((\myprocessor|my_regfile|regs:6:reg_array|r|bits:11:r~q ) # (!\myprocessor|my_regfile|valB[18]~67_combout )))) # 
// (!\myprocessor|my_regfile|valB[11]~333_combout  & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:11:r~q  & ((\myprocessor|my_regfile|valB[18]~67_combout ))))

	.dataa(\myprocessor|my_regfile|regs:7:reg_array|r|bits:11:r~q ),
	.datab(\myprocessor|my_regfile|valB[11]~333_combout ),
	.datac(\myprocessor|my_regfile|regs:6:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~67_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[11]~334_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[11]~334 .lut_mask = 16'hE2CC;
defparam \myprocessor|my_regfile|valB[11]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[11]~335 (
// Equation(s):
// \myprocessor|my_regfile|valB[11]~335_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & (((\myprocessor|my_regfile|valB[18]~52_combout ) # (\myprocessor|my_regfile|regs:2:reg_array|r|bits:11:r~q )))) # (!\myprocessor|my_regfile|valB[18]~50_combout 
//  & (\myprocessor|my_regfile|valB[11]~334_combout  & (!\myprocessor|my_regfile|valB[18]~52_combout )))

	.dataa(\myprocessor|my_regfile|valB[11]~334_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datad(\myprocessor|my_regfile|regs:2:reg_array|r|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[11]~335_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[11]~335 .lut_mask = 16'hCEC2;
defparam \myprocessor|my_regfile|valB[11]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[11]~336 (
// Equation(s):
// \myprocessor|my_regfile|valB[11]~336_combout  = (\myprocessor|my_regfile|valB[11]~335_combout  & (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:11:r~q )) # (!\myprocessor|my_regfile|valB[18]~52_combout ))) # 
// (!\myprocessor|my_regfile|valB[11]~335_combout  & (\myprocessor|my_regfile|valB[18]~52_combout  & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:11:r~q )))

	.dataa(\myprocessor|my_regfile|valB[11]~335_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datac(\myprocessor|my_regfile|regs:3:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|my_regfile|regs:1:reg_array|r|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[11]~336_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[11]~336 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valB[11]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[11]~323 (
// Equation(s):
// \myprocessor|my_regfile|valB[11]~323_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|valB[18]~19_combout )) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout  & 
// ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:11:r~q ))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|regs:29:reg_array|r|bits:11:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|my_regfile|regs:28:reg_array|r|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[11]~323_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[11]~323 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[11]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[11]~324 (
// Equation(s):
// \myprocessor|my_regfile|valB[11]~324_combout  = (\myprocessor|my_regfile|valB[11]~323_combout  & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:11:r~q ) # ((!\myprocessor|my_regfile|valB[18]~21_combout )))) # 
// (!\myprocessor|my_regfile|valB[11]~323_combout  & (((\myprocessor|my_regfile|regs:31:reg_array|r|bits:11:r~q  & \myprocessor|my_regfile|valB[18]~21_combout ))))

	.dataa(\myprocessor|my_regfile|valB[11]~323_combout ),
	.datab(\myprocessor|my_regfile|regs:30:reg_array|r|bits:11:r~q ),
	.datac(\myprocessor|my_regfile|regs:31:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[11]~324_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[11]~324 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valB[11]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[11]~325 (
// Equation(s):
// \myprocessor|my_regfile|valB[11]~325_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|valB[18]~27_combout )) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout  & 
// ((\myprocessor|my_regfile|valB[11]~324_combout ))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:11:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|my_regfile|valB[11]~324_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[11]~325_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[11]~325 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[11]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[11]~326 (
// Equation(s):
// \myprocessor|my_regfile|valB[11]~326_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[11]~325_combout  & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:11:r~q )) # (!\myprocessor|my_regfile|valB[11]~325_combout  
// & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:11:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|valB[11]~325_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|valB[11]~325_combout ),
	.datac(\myprocessor|my_regfile|regs:27:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|my_regfile|regs:25:reg_array|r|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[11]~326_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[11]~326 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valB[11]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[11]~329 (
// Equation(s):
// \myprocessor|my_regfile|valB[11]~329_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|regs:17:reg_array|r|bits:11:r~q ) # (\myprocessor|my_regfile|valB[18]~27_combout )))) # 
// (!\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:11:r~q  & ((!\myprocessor|my_regfile|valB[18]~27_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|regs:18:reg_array|r|bits:11:r~q ),
	.datac(\myprocessor|my_regfile|regs:17:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[11]~329_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[11]~329 .lut_mask = 16'hAAE4;
defparam \myprocessor|my_regfile|valB[11]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[11]~327 (
// Equation(s):
// \myprocessor|my_regfile|valB[11]~327_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[18]~21_combout )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[18]~21_combout  & 
// ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:11:r~q ))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:11:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|regs:21:reg_array|r|bits:11:r~q ),
	.datac(\myprocessor|my_regfile|regs:23:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[11]~327_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[11]~327 .lut_mask = 16'hFA44;
defparam \myprocessor|my_regfile|valB[11]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[11]~328 (
// Equation(s):
// \myprocessor|my_regfile|valB[11]~328_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[11]~327_combout  & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:11:r~q ))) # 
// (!\myprocessor|my_regfile|valB[11]~327_combout  & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:11:r~q )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[11]~327_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|regs:20:reg_array|r|bits:11:r~q ),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|my_regfile|valB[11]~327_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[11]~328_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[11]~328 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[11]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[11]~330 (
// Equation(s):
// \myprocessor|my_regfile|valB[11]~330_combout  = (\myprocessor|my_regfile|valB[11]~329_combout  & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:11:r~q ) # (!\myprocessor|my_regfile|valB[18]~27_combout )))) # 
// (!\myprocessor|my_regfile|valB[11]~329_combout  & (\myprocessor|my_regfile|valB[11]~328_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout ))))

	.dataa(\myprocessor|my_regfile|valB[11]~329_combout ),
	.datab(\myprocessor|my_regfile|valB[11]~328_combout ),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[11]~330_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[11]~330 .lut_mask = 16'hE4AA;
defparam \myprocessor|my_regfile|valB[11]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[11]~331 (
// Equation(s):
// \myprocessor|my_regfile|valB[11]~331_combout  = (\myprocessor|my_regfile|valB[18]~35_combout  & (((\myprocessor|RegTar_mux|F[3]~0_combout )))) # (!\myprocessor|my_regfile|valB[18]~35_combout  & ((\myprocessor|RegTar_mux|F[3]~0_combout  & 
// (\myprocessor|my_regfile|valB[11]~326_combout )) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[11]~330_combout )))))

	.dataa(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datab(\myprocessor|my_regfile|valB[11]~326_combout ),
	.datac(\myprocessor|my_regfile|valB[11]~330_combout ),
	.datad(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[11]~331_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[11]~331 .lut_mask = 16'hEE50;
defparam \myprocessor|my_regfile|valB[11]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valB[11]~332 (
// Equation(s):
// \myprocessor|my_regfile|valB[11]~332_combout  = (\myprocessor|my_regfile|valB[18]~35_combout  & ((\myprocessor|my_regfile|valB[11]~331_combout  & (\myprocessor|my_regfile|regs:24:reg_array|r|bits:11:r~q )) # (!\myprocessor|my_regfile|valB[11]~331_combout  
// & ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:11:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~35_combout  & (\myprocessor|my_regfile|valB[11]~331_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datab(\myprocessor|my_regfile|valB[11]~331_combout ),
	.datac(\myprocessor|my_regfile|regs:24:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|my_regfile|regs:16:reg_array|r|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[11]~332_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[11]~332 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valB[11]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[11]~337 (
// Equation(s):
// \myprocessor|my_regfile|valB[11]~337_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & (((\myprocessor|my_regfile|valB[18]~42_combout )))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & ((\myprocessor|my_regfile|valB[18]~42_combout  & 
// ((\myprocessor|my_regfile|valB[11]~332_combout ))) # (!\myprocessor|my_regfile|valB[18]~42_combout  & (\myprocessor|my_regfile|valB[11]~336_combout ))))

	.dataa(\myprocessor|my_regfile|valB[11]~336_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datad(\myprocessor|my_regfile|valB[11]~332_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[11]~337_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[11]~337 .lut_mask = 16'hF2C2;
defparam \myprocessor|my_regfile|valB[11]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[11]~319 (
// Equation(s):
// \myprocessor|my_regfile|valB[11]~319_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout ) # ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:11:r~q )))) # 
// (!\myprocessor|my_regfile|valB[18]~21_combout  & (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:11:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|my_regfile|regs:15:reg_array|r|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[11]~319_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[11]~319 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[11]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[11]~320 (
// Equation(s):
// \myprocessor|my_regfile|valB[11]~320_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[11]~319_combout  & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:11:r~q ))) # 
// (!\myprocessor|my_regfile|valB[11]~319_combout  & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:11:r~q )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[11]~319_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|regs:12:reg_array|r|bits:11:r~q ),
	.datac(\myprocessor|my_regfile|regs:14:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|my_regfile|valB[11]~319_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[11]~320_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[11]~320 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[11]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[11]~321 (
// Equation(s):
// \myprocessor|my_regfile|valB[11]~321_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & (\myprocessor|my_regfile|valB[18]~31_combout )) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout  & 
// (\myprocessor|my_regfile|regs:9:reg_array|r|bits:11:r~q )) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:11:r~q )))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:9:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|my_regfile|regs:10:reg_array|r|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[11]~321_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[11]~321 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valB[11]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[11]~322 (
// Equation(s):
// \myprocessor|my_regfile|valB[11]~322_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[11]~321_combout  & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:11:r~q ))) # 
// (!\myprocessor|my_regfile|valB[11]~321_combout  & (\myprocessor|my_regfile|valB[11]~320_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[11]~321_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[11]~320_combout ),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|my_regfile|valB[11]~321_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[11]~322_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[11]~322 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[11]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[11]~338 (
// Equation(s):
// \myprocessor|my_regfile|valB[11]~338_combout  = (\myprocessor|my_regfile|valB[11]~337_combout  & (((\myprocessor|my_regfile|regs:8:reg_array|r|bits:11:r~q ) # (!\myprocessor|my_regfile|valB[18]~47_combout )))) # 
// (!\myprocessor|my_regfile|valB[11]~337_combout  & (\myprocessor|my_regfile|valB[11]~322_combout  & (\myprocessor|my_regfile|valB[18]~47_combout )))

	.dataa(\myprocessor|my_regfile|valB[11]~337_combout ),
	.datab(\myprocessor|my_regfile|valB[11]~322_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datad(\myprocessor|my_regfile|regs:8:reg_array|r|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[11]~338_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[11]~338 .lut_mask = 16'hEA4A;
defparam \myprocessor|my_regfile|valB[11]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N8
cycloneive_lcell_comb \myprocessor|reset_mux|F~11 (
// Equation(s):
// \myprocessor|reset_mux|F~11_combout  = (\resetn~input_o  & ((\myprocessor|my_control|Jr~0_combout  & (\myprocessor|my_regfile|valB[11]~338_combout )) # (!\myprocessor|my_control|Jr~0_combout  & ((\myprocessor|Jr_mux|F[11]~37_combout )))))

	.dataa(\myprocessor|my_control|Jr~0_combout ),
	.datab(\myprocessor|my_regfile|valB[11]~338_combout ),
	.datac(\resetn~input_o ),
	.datad(\myprocessor|Jr_mux|F[11]~37_combout ),
	.cin(gnd),
	.combout(\myprocessor|reset_mux|F~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|reset_mux|F~11 .lut_mask = 16'hD080;
defparam \myprocessor|reset_mux|F~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N30
cycloneive_lcell_comb \myprocessor|Jr_mux|F[10]~25 (
// Equation(s):
// \myprocessor|Jr_mux|F[10]~25_combout  = (\myprocessor|Jr_mux|F[7]~24_combout  & ((\myprocessor|branchAdder|upper1|carry[4]~3_combout ) # ((!\myprocessor|Jr_mux|F[7]~23_combout )))) # (!\myprocessor|Jr_mux|F[7]~24_combout  & 
// (((\myprocessor|branchAdder|upper0|carry[4]~3_combout  & \myprocessor|Jr_mux|F[7]~23_combout ))))

	.dataa(\myprocessor|branchAdder|upper1|carry[4]~3_combout ),
	.datab(\myprocessor|branchAdder|upper0|carry[4]~3_combout ),
	.datac(\myprocessor|Jr_mux|F[7]~24_combout ),
	.datad(\myprocessor|Jr_mux|F[7]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[10]~25 .lut_mask = 16'hACF0;
defparam \myprocessor|Jr_mux|F[10]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N12
cycloneive_lcell_comb \myprocessor|Jr_mux|F[10]~26 (
// Equation(s):
// \myprocessor|Jr_mux|F[10]~26_combout  = (\myprocessor|Jr_mux|F[10]~25_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [10] $ (((!\myprocessor|PCNew[10]~20_combout  & \myprocessor|Jr_mux|F[7]~23_combout ))))) # 
// (!\myprocessor|Jr_mux|F[10]~25_combout  & (\myprocessor|PCNew[10]~20_combout  $ (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [10] & \myprocessor|Jr_mux|F[7]~23_combout )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\myprocessor|PCNew[10]~20_combout ),
	.datac(\myprocessor|Jr_mux|F[10]~25_combout ),
	.datad(\myprocessor|Jr_mux|F[7]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[10]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[10]~26 .lut_mask = 16'h96AC;
defparam \myprocessor|Jr_mux|F[10]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N14
cycloneive_lcell_comb \myprocessor|reset_mux|F~10 (
// Equation(s):
// \myprocessor|reset_mux|F~10_combout  = (\resetn~input_o  & ((\myprocessor|my_control|Jr~0_combout  & ((\myprocessor|my_regfile|valB[10]~73_combout ))) # (!\myprocessor|my_control|Jr~0_combout  & (\myprocessor|Jr_mux|F[10]~26_combout ))))

	.dataa(\myprocessor|Jr_mux|F[10]~26_combout ),
	.datab(\myprocessor|my_regfile|valB[10]~73_combout ),
	.datac(\resetn~input_o ),
	.datad(\myprocessor|my_control|Jr~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|reset_mux|F~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|reset_mux|F~10 .lut_mask = 16'hC0A0;
defparam \myprocessor|reset_mux|F~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N24
cycloneive_lcell_comb \myprocessor|branchAdder|lower|carry[2]~0 (
// Equation(s):
// \myprocessor|branchAdder|lower|carry[2]~0_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [1] & ((\myprocessor|PCNew[1]~2_combout ) # ((\myprocessor|PCNew[0]~0_combout  & 
// \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [0])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [1] & (\myprocessor|PCNew[0]~0_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [0] & 
// \myprocessor|PCNew[1]~2_combout )))

	.dataa(\myprocessor|PCNew[0]~0_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datad(\myprocessor|PCNew[1]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|branchAdder|lower|carry[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branchAdder|lower|carry[2]~0 .lut_mask = 16'hEC80;
defparam \myprocessor|branchAdder|lower|carry[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N12
cycloneive_lcell_comb \myprocessor|branchAdder|lower|carry[3]~1 (
// Equation(s):
// \myprocessor|branchAdder|lower|carry[3]~1_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [2] & \myprocessor|branchAdder|lower|carry[2]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\myprocessor|branchAdder|lower|carry[2]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|branchAdder|lower|carry[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branchAdder|lower|carry[3]~1 .lut_mask = 16'hF000;
defparam \myprocessor|branchAdder|lower|carry[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N14
cycloneive_lcell_comb \myprocessor|branchAdder|lower|carry[3]~2 (
// Equation(s):
// \myprocessor|branchAdder|lower|carry[3]~2_combout  = (\myprocessor|PCNew[2]~4_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [2]) # (\myprocessor|branchAdder|lower|carry[2]~0_combout )))

	.dataa(gnd),
	.datab(\myprocessor|PCNew[2]~4_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\myprocessor|branchAdder|lower|carry[2]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|branchAdder|lower|carry[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branchAdder|lower|carry[3]~2 .lut_mask = 16'hCCC0;
defparam \myprocessor|branchAdder|lower|carry[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N16
cycloneive_lcell_comb \myprocessor|branchAdder|lower|carry[4]~3 (
// Equation(s):
// \myprocessor|branchAdder|lower|carry[4]~3_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [3] & ((\myprocessor|branchAdder|lower|carry[3]~1_combout ) # ((\myprocessor|branchAdder|lower|carry[3]~2_combout ) # 
// (\myprocessor|PCNew[3]~6_combout )))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [3] & (\myprocessor|PCNew[3]~6_combout  & ((\myprocessor|branchAdder|lower|carry[3]~1_combout ) # (\myprocessor|branchAdder|lower|carry[3]~2_combout 
// ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\myprocessor|branchAdder|lower|carry[3]~1_combout ),
	.datac(\myprocessor|branchAdder|lower|carry[3]~2_combout ),
	.datad(\myprocessor|PCNew[3]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|branchAdder|lower|carry[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branchAdder|lower|carry[4]~3 .lut_mask = 16'hFEA8;
defparam \myprocessor|branchAdder|lower|carry[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N28
cycloneive_lcell_comb \myprocessor|branchAdder|lower|carry[5]~4 (
// Equation(s):
// \myprocessor|branchAdder|lower|carry[5]~4_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4] & \myprocessor|branchAdder|lower|carry[4]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datad(\myprocessor|branchAdder|lower|carry[4]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|branchAdder|lower|carry[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branchAdder|lower|carry[5]~4 .lut_mask = 16'hF000;
defparam \myprocessor|branchAdder|lower|carry[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N14
cycloneive_lcell_comb \myprocessor|branchAdder|lower|carry[5]~5 (
// Equation(s):
// \myprocessor|branchAdder|lower|carry[5]~5_combout  = (\myprocessor|PCNew[4]~8_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4]) # (\myprocessor|branchAdder|lower|carry[4]~3_combout )))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(gnd),
	.datac(\myprocessor|PCNew[4]~8_combout ),
	.datad(\myprocessor|branchAdder|lower|carry[4]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|branchAdder|lower|carry[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branchAdder|lower|carry[5]~5 .lut_mask = 16'hF0A0;
defparam \myprocessor|branchAdder|lower|carry[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N8
cycloneive_lcell_comb \myprocessor|branchAdder|lower|cout~0 (
// Equation(s):
// \myprocessor|branchAdder|lower|cout~0_combout  = (\myprocessor|PCNew[5]~10_combout  & ((\myprocessor|branchAdder|lower|carry[5]~4_combout ) # ((\myprocessor|branchAdder|lower|carry[5]~5_combout ) # 
// (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [5])))) # (!\myprocessor|PCNew[5]~10_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [5] & ((\myprocessor|branchAdder|lower|carry[5]~4_combout ) # 
// (\myprocessor|branchAdder|lower|carry[5]~5_combout ))))

	.dataa(\myprocessor|branchAdder|lower|carry[5]~4_combout ),
	.datab(\myprocessor|PCNew[5]~10_combout ),
	.datac(\myprocessor|branchAdder|lower|carry[5]~5_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\myprocessor|branchAdder|lower|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branchAdder|lower|cout~0 .lut_mask = 16'hFEC8;
defparam \myprocessor|branchAdder|lower|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N6
cycloneive_lcell_comb \myprocessor|my_control|J~0 (
// Equation(s):
// \myprocessor|my_control|J~0_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]))

	.dataa(gnd),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myprocessor|my_control|J~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_control|J~0 .lut_mask = 16'h00C0;
defparam \myprocessor|my_control|J~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N28
cycloneive_lcell_comb \myprocessor|Jr_mux|F[7]~24 (
// Equation(s):
// \myprocessor|Jr_mux|F[7]~24_combout  = (\myprocessor|my_control|J~0_combout ) # ((\myprocessor|branchAdder|lower|cout~0_combout  & \myprocessor|Jr_mux|F[7]~23_combout ))

	.dataa(gnd),
	.datab(\myprocessor|branchAdder|lower|cout~0_combout ),
	.datac(\myprocessor|my_control|J~0_combout ),
	.datad(\myprocessor|Jr_mux|F[7]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[7]~24 .lut_mask = 16'hFCF0;
defparam \myprocessor|Jr_mux|F[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N0
cycloneive_lcell_comb \myprocessor|Jr_mux|F[9]~28 (
// Equation(s):
// \myprocessor|Jr_mux|F[9]~28_combout  = (\myprocessor|Jr_mux|F[7]~24_combout  & (((\myprocessor|branchAdder|upper1|carry[3]~2_combout ) # (\myprocessor|branchAdder|upper1|carry[3]~1_combout )))) # (!\myprocessor|Jr_mux|F[7]~24_combout  & 
// (\myprocessor|branchAdder|upper0|carry[3]~2_combout ))

	.dataa(\myprocessor|branchAdder|upper0|carry[3]~2_combout ),
	.datab(\myprocessor|branchAdder|upper1|carry[3]~2_combout ),
	.datac(\myprocessor|Jr_mux|F[7]~24_combout ),
	.datad(\myprocessor|branchAdder|upper1|carry[3]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[9]~28 .lut_mask = 16'hFACA;
defparam \myprocessor|Jr_mux|F[9]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N10
cycloneive_lcell_comb \myprocessor|Jr_mux|F[9]~29 (
// Equation(s):
// \myprocessor|Jr_mux|F[9]~29_combout  = (\myprocessor|Jr_mux|F[7]~23_combout  & ((\myprocessor|Jr_mux|F[9]~28_combout ) # ((!\myprocessor|Jr_mux|F[7]~24_combout  & \myprocessor|branchAdder|upper0|carry[3]~1_combout )))) # 
// (!\myprocessor|Jr_mux|F[7]~23_combout  & (\myprocessor|Jr_mux|F[7]~24_combout ))

	.dataa(\myprocessor|Jr_mux|F[7]~24_combout ),
	.datab(\myprocessor|Jr_mux|F[9]~28_combout ),
	.datac(\myprocessor|branchAdder|upper0|carry[3]~1_combout ),
	.datad(\myprocessor|Jr_mux|F[7]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[9]~29 .lut_mask = 16'hDCAA;
defparam \myprocessor|Jr_mux|F[9]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N4
cycloneive_lcell_comb \myprocessor|Jr_mux|F[9]~30 (
// Equation(s):
// \myprocessor|Jr_mux|F[9]~30_combout  = (\myprocessor|Jr_mux|F[9]~29_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [9] $ (((!\myprocessor|PCNew[9]~18_combout  & \myprocessor|Jr_mux|F[7]~23_combout ))))) # 
// (!\myprocessor|Jr_mux|F[9]~29_combout  & (\myprocessor|PCNew[9]~18_combout  $ (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [9] & \myprocessor|Jr_mux|F[7]~23_combout )))))

	.dataa(\myprocessor|Jr_mux|F[9]~29_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\myprocessor|PCNew[9]~18_combout ),
	.datad(\myprocessor|Jr_mux|F[7]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[9]~30 .lut_mask = 16'h96D8;
defparam \myprocessor|Jr_mux|F[9]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N8
cycloneive_lcell_comb \myprocessor|reset_mux|F~9 (
// Equation(s):
// \myprocessor|reset_mux|F~9_combout  = (\resetn~input_o  & ((\myprocessor|my_control|Jr~0_combout  & ((\myprocessor|my_regfile|valB[9]~298_combout ))) # (!\myprocessor|my_control|Jr~0_combout  & (\myprocessor|Jr_mux|F[9]~30_combout ))))

	.dataa(\resetn~input_o ),
	.datab(\myprocessor|Jr_mux|F[9]~30_combout ),
	.datac(\myprocessor|my_regfile|valB[9]~298_combout ),
	.datad(\myprocessor|my_control|Jr~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|reset_mux|F~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|reset_mux|F~9 .lut_mask = 16'hA088;
defparam \myprocessor|reset_mux|F~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N14
cycloneive_lcell_comb \myprocessor|Jr_mux|F[8]~32 (
// Equation(s):
// \myprocessor|Jr_mux|F[8]~32_combout  = (\myprocessor|Jr_mux|F[7]~24_combout  & (((\myprocessor|branchAdder|upper1|carry[2]~0_combout ) # (!\myprocessor|Jr_mux|F[7]~23_combout )))) # (!\myprocessor|Jr_mux|F[7]~24_combout  & 
// (\myprocessor|branchAdder|upper0|carry[2]~0_combout  & ((\myprocessor|Jr_mux|F[7]~23_combout ))))

	.dataa(\myprocessor|Jr_mux|F[7]~24_combout ),
	.datab(\myprocessor|branchAdder|upper0|carry[2]~0_combout ),
	.datac(\myprocessor|branchAdder|upper1|carry[2]~0_combout ),
	.datad(\myprocessor|Jr_mux|F[7]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[8]~32_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[8]~32 .lut_mask = 16'hE4AA;
defparam \myprocessor|Jr_mux|F[8]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N16
cycloneive_lcell_comb \myprocessor|Jr_mux|F[8]~33 (
// Equation(s):
// \myprocessor|Jr_mux|F[8]~33_combout  = (\myprocessor|Jr_mux|F[8]~32_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [8] $ (((!\myprocessor|PCNew[8]~16_combout  & \myprocessor|Jr_mux|F[7]~23_combout ))))) # 
// (!\myprocessor|Jr_mux|F[8]~32_combout  & (\myprocessor|PCNew[8]~16_combout  $ (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [8] & \myprocessor|Jr_mux|F[7]~23_combout )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\myprocessor|Jr_mux|F[8]~32_combout ),
	.datac(\myprocessor|PCNew[8]~16_combout ),
	.datad(\myprocessor|Jr_mux|F[7]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[8]~33_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[8]~33 .lut_mask = 16'h96B8;
defparam \myprocessor|Jr_mux|F[8]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N22
cycloneive_lcell_comb \myprocessor|reset_mux|F~8 (
// Equation(s):
// \myprocessor|reset_mux|F~8_combout  = (\resetn~input_o  & ((\myprocessor|my_control|Jr~0_combout  & ((\myprocessor|my_regfile|valB[8]~318_combout ))) # (!\myprocessor|my_control|Jr~0_combout  & (\myprocessor|Jr_mux|F[8]~33_combout ))))

	.dataa(\myprocessor|Jr_mux|F[8]~33_combout ),
	.datab(\myprocessor|my_regfile|valB[8]~318_combout ),
	.datac(\resetn~input_o ),
	.datad(\myprocessor|my_control|Jr~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|reset_mux|F~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|reset_mux|F~8 .lut_mask = 16'hC0A0;
defparam \myprocessor|reset_mux|F~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N30
cycloneive_lcell_comb \myprocessor|Jr_mux|F[7]~47 (
// Equation(s):
// \myprocessor|Jr_mux|F[7]~47_combout  = (\myprocessor|PCNew[6]~12_combout  & ((\myprocessor|Jr_mux|F[7]~24_combout ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [6] & \myprocessor|Jr_mux|F[7]~23_combout )))) # 
// (!\myprocessor|PCNew[6]~12_combout  & (\myprocessor|Jr_mux|F[7]~24_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [6]) # (!\myprocessor|Jr_mux|F[7]~23_combout ))))

	.dataa(\myprocessor|PCNew[6]~12_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\myprocessor|Jr_mux|F[7]~24_combout ),
	.datad(\myprocessor|Jr_mux|F[7]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[7]~47 .lut_mask = 16'hE8F0;
defparam \myprocessor|Jr_mux|F[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N0
cycloneive_lcell_comb \myprocessor|Jr_mux|F[7]~48 (
// Equation(s):
// \myprocessor|Jr_mux|F[7]~48_combout  = (\myprocessor|Jr_mux|F[7]~47_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [7] $ (((!\myprocessor|PCNew[7]~14_combout  & \myprocessor|Jr_mux|F[7]~23_combout ))))) # 
// (!\myprocessor|Jr_mux|F[7]~47_combout  & (\myprocessor|PCNew[7]~14_combout  $ (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [7] & \myprocessor|Jr_mux|F[7]~23_combout )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\myprocessor|PCNew[7]~14_combout ),
	.datac(\myprocessor|Jr_mux|F[7]~47_combout ),
	.datad(\myprocessor|Jr_mux|F[7]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[7]~48_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[7]~48 .lut_mask = 16'h96AC;
defparam \myprocessor|Jr_mux|F[7]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N4
cycloneive_lcell_comb \myprocessor|reset_mux|F~7 (
// Equation(s):
// \myprocessor|reset_mux|F~7_combout  = (\resetn~input_o  & ((\myprocessor|my_control|Jr~0_combout  & ((\myprocessor|my_regfile|valB[7]~258_combout ))) # (!\myprocessor|my_control|Jr~0_combout  & (\myprocessor|Jr_mux|F[7]~48_combout ))))

	.dataa(\resetn~input_o ),
	.datab(\myprocessor|Jr_mux|F[7]~48_combout ),
	.datac(\myprocessor|my_regfile|valB[7]~258_combout ),
	.datad(\myprocessor|my_control|Jr~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|reset_mux|F~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|reset_mux|F~7 .lut_mask = 16'hA088;
defparam \myprocessor|reset_mux|F~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|reset_mux|F~11_combout ,\myprocessor|reset_mux|F~10_combout ,\myprocessor|reset_mux|F~9_combout ,\myprocessor|reset_mux|F~8_combout ,\myprocessor|reset_mux|F~7_combout ,\myprocessor|reset_mux|F~6_combout ,\myprocessor|reset_mux|F~5_combout ,
\myprocessor|reset_mux|F~4_combout ,\myprocessor|reset_mux|F~3_combout ,\myprocessor|reset_mux|F~2_combout ,\myprocessor|reset_mux|F~1_combout ,\myprocessor|reset_mux|F~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28 .init_file = "test-fibonacci-imem.hex";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B1F8FF80E0F6AEBB123BFB18F7C7CEF2C73800B6363E1BFFBEEEECB2BF;
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \myprocessor|comb~0 (
// Equation(s):
// \myprocessor|comb~0_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] $ 
// (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\myprocessor|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|comb~0 .lut_mask = 16'h4800;
defparam \myprocessor|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~49 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~49_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23] & (((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22])))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [23] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]) # ((\myprocessor|comb~0_combout  & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\myprocessor|comb~0_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~49_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~49 .lut_mask = 16'h3C3E;
defparam \myprocessor|my_regfile|valB[18]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~48 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~48_combout  = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [13] $ 
// (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~48_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~48 .lut_mask = 16'h0104;
defparam \myprocessor|my_regfile|valB[18]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~50 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~50_combout  = (\myprocessor|my_regfile|valB[18]~48_combout ) # ((\myprocessor|my_regfile|valB[18]~49_combout  & (\myprocessor|my_regfile|valB[18]~5_combout  & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [30])))

	.dataa(\myprocessor|my_regfile|valB[18]~49_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~48_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~5_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~50_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~50 .lut_mask = 16'hECCC;
defparam \myprocessor|my_regfile|valB[18]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[6]~273 (
// Equation(s):
// \myprocessor|my_regfile|valB[6]~273_combout  = (\myprocessor|my_regfile|valB[18]~63_combout  & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:6:r~q ) # ((!\myprocessor|my_regfile|valB[18]~66_combout )))) # (!\myprocessor|my_regfile|valB[18]~63_combout  
// & (((\myprocessor|my_regfile|regs:5:reg_array|r|bits:6:r~q  & \myprocessor|my_regfile|valB[18]~66_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~63_combout ),
	.datab(\myprocessor|my_regfile|regs:4:reg_array|r|bits:6:r~q ),
	.datac(\myprocessor|my_regfile|regs:5:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~66_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[6]~273_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[6]~273 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valB[6]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[6]~274 (
// Equation(s):
// \myprocessor|my_regfile|valB[6]~274_combout  = (\myprocessor|my_regfile|valB[18]~67_combout  & ((\myprocessor|my_regfile|valB[6]~273_combout  & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:6:r~q )) # (!\myprocessor|my_regfile|valB[6]~273_combout  & 
// ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:6:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~67_combout  & (((\myprocessor|my_regfile|valB[6]~273_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~67_combout ),
	.datab(\myprocessor|my_regfile|regs:6:reg_array|r|bits:6:r~q ),
	.datac(\myprocessor|my_regfile|regs:7:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|my_regfile|valB[6]~273_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[6]~274_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[6]~274 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valB[6]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[6]~275 (
// Equation(s):
// \myprocessor|my_regfile|valB[6]~275_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & (\myprocessor|my_regfile|valB[18]~52_combout )) # (!\myprocessor|my_regfile|valB[18]~50_combout  & ((\myprocessor|my_regfile|valB[18]~52_combout  & 
// (\myprocessor|my_regfile|regs:3:reg_array|r|bits:6:r~q )) # (!\myprocessor|my_regfile|valB[18]~52_combout  & ((\myprocessor|my_regfile|valB[6]~274_combout )))))

	.dataa(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datac(\myprocessor|my_regfile|regs:3:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|my_regfile|valB[6]~274_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[6]~275_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[6]~275 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_regfile|valB[6]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[6]~276 (
// Equation(s):
// \myprocessor|my_regfile|valB[6]~276_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & ((\myprocessor|my_regfile|valB[6]~275_combout  & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:6:r~q )) # (!\myprocessor|my_regfile|valB[6]~275_combout  & 
// ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:6:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~50_combout  & (((\myprocessor|my_regfile|valB[6]~275_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datab(\myprocessor|my_regfile|regs:1:reg_array|r|bits:6:r~q ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|my_regfile|valB[6]~275_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[6]~276_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[6]~276 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valB[6]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[6]~269 (
// Equation(s):
// \myprocessor|my_regfile|valB[6]~269_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|valB[18]~19_combout )) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout  & 
// ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:6:r~q ))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:6:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|my_regfile|regs:12:reg_array|r|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[6]~269_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[6]~269 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[6]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[6]~270 (
// Equation(s):
// \myprocessor|my_regfile|valB[6]~270_combout  = (\myprocessor|my_regfile|valB[6]~269_combout  & (((\myprocessor|my_regfile|regs:14:reg_array|r|bits:6:r~q )) # (!\myprocessor|my_regfile|valB[18]~21_combout ))) # (!\myprocessor|my_regfile|valB[6]~269_combout 
//  & (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:6:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[6]~269_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:14:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|my_regfile|regs:15:reg_array|r|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[6]~270_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[6]~270 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[6]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[6]~271 (
// Equation(s):
// \myprocessor|my_regfile|valB[6]~271_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout ) # ((\myprocessor|my_regfile|valB[6]~270_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & 
// (!\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:6:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|my_regfile|valB[6]~270_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[6]~271_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[6]~271 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[6]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[6]~272 (
// Equation(s):
// \myprocessor|my_regfile|valB[6]~272_combout  = (\myprocessor|my_regfile|valB[6]~271_combout  & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:6:r~q )) # (!\myprocessor|my_regfile|valB[18]~31_combout ))) # (!\myprocessor|my_regfile|valB[6]~271_combout 
//  & (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:6:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[6]~271_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|my_regfile|regs:9:reg_array|r|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[6]~272_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[6]~272 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[6]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[6]~277 (
// Equation(s):
// \myprocessor|my_regfile|valB[6]~277_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & (((\myprocessor|my_regfile|valB[18]~42_combout ) # (\myprocessor|my_regfile|valB[6]~272_combout )))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & 
// (\myprocessor|my_regfile|valB[6]~276_combout  & (!\myprocessor|my_regfile|valB[18]~42_combout )))

	.dataa(\myprocessor|my_regfile|valB[6]~276_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datad(\myprocessor|my_regfile|valB[6]~272_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[6]~277_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[6]~277 .lut_mask = 16'hCEC2;
defparam \myprocessor|my_regfile|valB[6]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[6]~261 (
// Equation(s):
// \myprocessor|my_regfile|valB[6]~261_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout ) # ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:6:r~q )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  
// & (!\myprocessor|my_regfile|valB[18]~27_combout  & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:6:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|my_regfile|regs:25:reg_array|r|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[6]~261_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[6]~261 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[6]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[6]~259 (
// Equation(s):
// \myprocessor|my_regfile|valB[6]~259_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[18]~21_combout )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[18]~21_combout  & 
// (\myprocessor|my_regfile|regs:31:reg_array|r|bits:6:r~q )) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:6:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:31:reg_array|r|bits:6:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[6]~259_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[6]~259 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valB[6]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[6]~260 (
// Equation(s):
// \myprocessor|my_regfile|valB[6]~260_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[6]~259_combout  & (\myprocessor|my_regfile|regs:30:reg_array|r|bits:6:r~q )) # (!\myprocessor|my_regfile|valB[6]~259_combout  & 
// ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:6:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[6]~259_combout ))))

	.dataa(\myprocessor|my_regfile|regs:30:reg_array|r|bits:6:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:28:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|my_regfile|valB[6]~259_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[6]~260_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[6]~260 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valB[6]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[6]~262 (
// Equation(s):
// \myprocessor|my_regfile|valB[6]~262_combout  = (\myprocessor|my_regfile|valB[6]~261_combout  & (((\myprocessor|my_regfile|regs:27:reg_array|r|bits:6:r~q ) # (!\myprocessor|my_regfile|valB[18]~27_combout )))) # (!\myprocessor|my_regfile|valB[6]~261_combout 
//  & (\myprocessor|my_regfile|valB[6]~260_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout ))))

	.dataa(\myprocessor|my_regfile|valB[6]~261_combout ),
	.datab(\myprocessor|my_regfile|valB[6]~260_combout ),
	.datac(\myprocessor|my_regfile|regs:27:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[6]~262_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[6]~262 .lut_mask = 16'hE4AA;
defparam \myprocessor|my_regfile|valB[6]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[6]~263 (
// Equation(s):
// \myprocessor|my_regfile|valB[6]~263_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[18]~19_combout )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout  & 
// (\myprocessor|my_regfile|regs:20:reg_array|r|bits:6:r~q )) # (!\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:6:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:20:reg_array|r|bits:6:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[6]~263_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[6]~263 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valB[6]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[6]~264 (
// Equation(s):
// \myprocessor|my_regfile|valB[6]~264_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[6]~263_combout  & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:6:r~q ))) # (!\myprocessor|my_regfile|valB[6]~263_combout  & 
// (\myprocessor|my_regfile|regs:23:reg_array|r|bits:6:r~q )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[6]~263_combout ))))

	.dataa(\myprocessor|my_regfile|regs:23:reg_array|r|bits:6:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|my_regfile|valB[6]~263_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[6]~264_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[6]~264 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[6]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[6]~265 (
// Equation(s):
// \myprocessor|my_regfile|valB[6]~265_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout ) # ((\myprocessor|my_regfile|valB[6]~264_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & 
// (!\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:6:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|my_regfile|valB[6]~264_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[6]~265_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[6]~265 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[6]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[6]~266 (
// Equation(s):
// \myprocessor|my_regfile|valB[6]~266_combout  = (\myprocessor|my_regfile|valB[6]~265_combout  & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:6:r~q ) # (!\myprocessor|my_regfile|valB[18]~31_combout )))) # (!\myprocessor|my_regfile|valB[6]~265_combout 
//  & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:6:r~q  & ((\myprocessor|my_regfile|valB[18]~31_combout ))))

	.dataa(\myprocessor|my_regfile|valB[6]~265_combout ),
	.datab(\myprocessor|my_regfile|regs:17:reg_array|r|bits:6:r~q ),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[6]~266_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[6]~266 .lut_mask = 16'hE4AA;
defparam \myprocessor|my_regfile|valB[6]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[6]~267 (
// Equation(s):
// \myprocessor|my_regfile|valB[6]~267_combout  = (\myprocessor|my_regfile|valB[18]~35_combout  & ((\myprocessor|RegTar_mux|F[3]~0_combout ) # ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:6:r~q )))) # (!\myprocessor|my_regfile|valB[18]~35_combout  & 
// (!\myprocessor|RegTar_mux|F[3]~0_combout  & (\myprocessor|my_regfile|valB[6]~266_combout )))

	.dataa(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datab(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datac(\myprocessor|my_regfile|valB[6]~266_combout ),
	.datad(\myprocessor|my_regfile|regs:16:reg_array|r|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[6]~267_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[6]~267 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[6]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[6]~268 (
// Equation(s):
// \myprocessor|my_regfile|valB[6]~268_combout  = (\myprocessor|my_regfile|valB[6]~267_combout  & (((\myprocessor|my_regfile|regs:24:reg_array|r|bits:6:r~q ) # (!\myprocessor|RegTar_mux|F[3]~0_combout )))) # (!\myprocessor|my_regfile|valB[6]~267_combout  & 
// (\myprocessor|my_regfile|valB[6]~262_combout  & ((\myprocessor|RegTar_mux|F[3]~0_combout ))))

	.dataa(\myprocessor|my_regfile|valB[6]~262_combout ),
	.datab(\myprocessor|my_regfile|valB[6]~267_combout ),
	.datac(\myprocessor|my_regfile|regs:24:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[6]~268_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[6]~268 .lut_mask = 16'hE2CC;
defparam \myprocessor|my_regfile|valB[6]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[6]~278 (
// Equation(s):
// \myprocessor|my_regfile|valB[6]~278_combout  = (\myprocessor|my_regfile|valB[6]~277_combout  & ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:6:r~q ) # ((!\myprocessor|my_regfile|valB[18]~42_combout )))) # (!\myprocessor|my_regfile|valB[6]~277_combout  
// & (((\myprocessor|my_regfile|valB[18]~42_combout  & \myprocessor|my_regfile|valB[6]~268_combout ))))

	.dataa(\myprocessor|my_regfile|valB[6]~277_combout ),
	.datab(\myprocessor|my_regfile|regs:8:reg_array|r|bits:6:r~q ),
	.datac(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datad(\myprocessor|my_regfile|valB[6]~268_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[6]~278_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[6]~278 .lut_mask = 16'hDA8A;
defparam \myprocessor|my_regfile|valB[6]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N16
cycloneive_lcell_comb \myprocessor|Jr_mux|F[1]~39 (
// Equation(s):
// \myprocessor|Jr_mux|F[1]~39_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28])) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28] & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[1]~39 .lut_mask = 16'h2808;
defparam \myprocessor|Jr_mux|F[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N24
cycloneive_lcell_comb \myprocessor|branchAdder|upper|F[0]~0 (
// Equation(s):
// \myprocessor|branchAdder|upper|F[0]~0_combout  = \myprocessor|PCNew[6]~12_combout  $ (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [6] $ (\myprocessor|branchAdder|lower|cout~0_combout ))

	.dataa(\myprocessor|PCNew[6]~12_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(\myprocessor|branchAdder|lower|cout~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|branchAdder|upper|F[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branchAdder|upper|F[0]~0 .lut_mask = 16'h9966;
defparam \myprocessor|branchAdder|upper|F[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N20
cycloneive_lcell_comb \myprocessor|Jr_mux|F[6]~41 (
// Equation(s):
// \myprocessor|Jr_mux|F[6]~41_combout  = (\myprocessor|Jr_mux|F[1]~40_combout  & (((\myprocessor|Jr_mux|F[1]~39_combout ) # (\myprocessor|branchAdder|upper|F[0]~0_combout )))) # (!\myprocessor|Jr_mux|F[1]~40_combout  & (\myprocessor|PCNew[6]~12_combout  & 
// (!\myprocessor|Jr_mux|F[1]~39_combout )))

	.dataa(\myprocessor|PCNew[6]~12_combout ),
	.datab(\myprocessor|Jr_mux|F[1]~40_combout ),
	.datac(\myprocessor|Jr_mux|F[1]~39_combout ),
	.datad(\myprocessor|branchAdder|upper|F[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[6]~41 .lut_mask = 16'hCEC2;
defparam \myprocessor|Jr_mux|F[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N10
cycloneive_lcell_comb \myprocessor|Jr_mux|F[6]~42 (
// Equation(s):
// \myprocessor|Jr_mux|F[6]~42_combout  = (\myprocessor|Jr_mux|F[1]~39_combout  & ((\myprocessor|Jr_mux|F[6]~41_combout  & (\myprocessor|my_regfile|valB[6]~278_combout )) # (!\myprocessor|Jr_mux|F[6]~41_combout  & 
// ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [6]))))) # (!\myprocessor|Jr_mux|F[1]~39_combout  & (((\myprocessor|Jr_mux|F[6]~41_combout ))))

	.dataa(\myprocessor|my_regfile|valB[6]~278_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\myprocessor|Jr_mux|F[1]~39_combout ),
	.datad(\myprocessor|Jr_mux|F[6]~41_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[6]~42 .lut_mask = 16'hAFC0;
defparam \myprocessor|Jr_mux|F[6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N2
cycloneive_lcell_comb \myprocessor|reset_mux|F~6 (
// Equation(s):
// \myprocessor|reset_mux|F~6_combout  = (\resetn~input_o  & \myprocessor|Jr_mux|F[6]~42_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetn~input_o ),
	.datad(\myprocessor|Jr_mux|F[6]~42_combout ),
	.cin(gnd),
	.combout(\myprocessor|reset_mux|F~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|reset_mux|F~6 .lut_mask = 16'hF000;
defparam \myprocessor|reset_mux|F~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|reset_mux|F~11_combout ,\myprocessor|reset_mux|F~10_combout ,\myprocessor|reset_mux|F~9_combout ,\myprocessor|reset_mux|F~8_combout ,\myprocessor|reset_mux|F~7_combout ,\myprocessor|reset_mux|F~6_combout ,\myprocessor|reset_mux|F~5_combout ,
\myprocessor|reset_mux|F~4_combout ,\myprocessor|reset_mux|F~3_combout ,\myprocessor|reset_mux|F~2_combout ,\myprocessor|reset_mux|F~1_combout ,\myprocessor|reset_mux|F~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27 .init_file = "test-fibonacci-imem.hex";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B31B04B23A0E424066C00B3B4C4C471B2888400ECECEC020B37372DBC0;
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N20
cycloneive_lcell_comb \myprocessor|Jal_mux|F[11]~0 (
// Equation(s):
// \myprocessor|Jal_mux|F[11]~0_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27] & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datab(gnd),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myprocessor|Jal_mux|F[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jal_mux|F[11]~0 .lut_mask = 16'hA000;
defparam \myprocessor|Jal_mux|F[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N8
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[5]~24 (
// Equation(s):
// \myprocessor|keyIn_mux|F[5]~24_combout  = (\myprocessor|keyIn_mux|F~2_combout  & ((\myprocessor|Jal_mux|F[11]~0_combout  & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [5]))) # (!\myprocessor|Jal_mux|F[11]~0_combout  & 
// (\myprocessor|my_alu|R[5]~57_combout ))))

	.dataa(\myprocessor|Jal_mux|F[11]~0_combout ),
	.datab(\myprocessor|my_alu|R[5]~57_combout ),
	.datac(\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [5]),
	.datad(\myprocessor|keyIn_mux|F~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[5]~24 .lut_mask = 16'hE400;
defparam \myprocessor|keyIn_mux|F[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N29
dffeas \myps2|fifo~19 (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|Mux7~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|fifo~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo~19 .is_wysiwyg = "true";
defparam \myps2|fifo~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N28
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[5]~25 (
// Equation(s):
// \myprocessor|keyIn_mux|F[5]~25_combout  = (\myprocessor|keyIn_mux|F[6]~5_combout  & (\myprocessor|keyIn_mux|F[6]~4_combout )) # (!\myprocessor|keyIn_mux|F[6]~5_combout  & ((\myprocessor|keyIn_mux|F[6]~4_combout  & (\myps2|fifo~19_q )) # 
// (!\myprocessor|keyIn_mux|F[6]~4_combout  & ((\myprocessor|PCNew[5]~10_combout )))))

	.dataa(\myprocessor|keyIn_mux|F[6]~5_combout ),
	.datab(\myprocessor|keyIn_mux|F[6]~4_combout ),
	.datac(\myps2|fifo~19_q ),
	.datad(\myprocessor|PCNew[5]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[5]~25 .lut_mask = 16'hD9C8;
defparam \myprocessor|keyIn_mux|F[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N3
dffeas \myps2|fifo_rtl_0_bypass[16] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|Mux7~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N2
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[5]~26 (
// Equation(s):
// \myprocessor|keyIn_mux|F[5]~26_combout  = (\myprocessor|keyIn_mux|F[5]~25_combout  & ((\myps2|fifo_rtl_0|auto_generated|ram_block1a5 ) # ((!\myprocessor|keyIn_mux|F[6]~5_combout )))) # (!\myprocessor|keyIn_mux|F[5]~25_combout  & 
// (((\myps2|fifo_rtl_0_bypass [16] & \myprocessor|keyIn_mux|F[6]~5_combout ))))

	.dataa(\myps2|fifo_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\myprocessor|keyIn_mux|F[5]~25_combout ),
	.datac(\myps2|fifo_rtl_0_bypass [16]),
	.datad(\myprocessor|keyIn_mux|F[6]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[5]~26 .lut_mask = 16'hB8CC;
defparam \myprocessor|keyIn_mux|F[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N16
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[5]~27 (
// Equation(s):
// \myprocessor|keyIn_mux|F[5]~27_combout  = (\myprocessor|keyIn_mux|F[5]~24_combout ) # ((!\myprocessor|keyIn_mux|F~2_combout  & \myprocessor|keyIn_mux|F[5]~26_combout ))

	.dataa(\myprocessor|keyIn_mux|F~2_combout ),
	.datab(gnd),
	.datac(\myprocessor|keyIn_mux|F[5]~24_combout ),
	.datad(\myprocessor|keyIn_mux|F[5]~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[5]~27 .lut_mask = 16'hF5F0;
defparam \myprocessor|keyIn_mux|F[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N17
dffeas \myprocessor|my_regfile|regs:8:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|keyIn_mux|F[5]~27_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:8:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[5]~213 (
// Equation(s):
// \myprocessor|my_regfile|valB[5]~213_combout  = (\myprocessor|my_regfile|valB[18]~66_combout  & ((\myprocessor|my_regfile|valB[18]~63_combout  & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:5:r~q )) # (!\myprocessor|my_regfile|valB[18]~63_combout  & 
// ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:5:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~66_combout  & (((\myprocessor|my_regfile|valB[18]~63_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~66_combout ),
	.datab(\myprocessor|my_regfile|regs:4:reg_array|r|bits:5:r~q ),
	.datac(\myprocessor|my_regfile|regs:5:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~63_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[5]~213_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[5]~213 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valB[5]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[5]~214 (
// Equation(s):
// \myprocessor|my_regfile|valB[5]~214_combout  = (\myprocessor|my_regfile|valB[5]~213_combout  & (((\myprocessor|my_regfile|regs:6:reg_array|r|bits:5:r~q )) # (!\myprocessor|my_regfile|valB[18]~67_combout ))) # (!\myprocessor|my_regfile|valB[5]~213_combout  
// & (\myprocessor|my_regfile|valB[18]~67_combout  & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:5:r~q )))

	.dataa(\myprocessor|my_regfile|valB[5]~213_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~67_combout ),
	.datac(\myprocessor|my_regfile|regs:7:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|my_regfile|regs:6:reg_array|r|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[5]~214_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[5]~214 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valB[5]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[5]~215 (
// Equation(s):
// \myprocessor|my_regfile|valB[5]~215_combout  = (\myprocessor|my_regfile|valB[18]~52_combout  & (((\myprocessor|my_regfile|valB[18]~50_combout )))) # (!\myprocessor|my_regfile|valB[18]~52_combout  & ((\myprocessor|my_regfile|valB[18]~50_combout  & 
// ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:5:r~q ))) # (!\myprocessor|my_regfile|valB[18]~50_combout  & (\myprocessor|my_regfile|valB[5]~214_combout ))))

	.dataa(\myprocessor|my_regfile|valB[5]~214_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~50_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[5]~215_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[5]~215 .lut_mask = 16'hFC22;
defparam \myprocessor|my_regfile|valB[5]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[5]~216 (
// Equation(s):
// \myprocessor|my_regfile|valB[5]~216_combout  = (\myprocessor|my_regfile|valB[18]~52_combout  & ((\myprocessor|my_regfile|valB[5]~215_combout  & ((\myprocessor|my_regfile|regs:1:reg_array|r|bits:5:r~q ))) # (!\myprocessor|my_regfile|valB[5]~215_combout  & 
// (\myprocessor|my_regfile|regs:3:reg_array|r|bits:5:r~q )))) # (!\myprocessor|my_regfile|valB[18]~52_combout  & (\myprocessor|my_regfile|valB[5]~215_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datab(\myprocessor|my_regfile|valB[5]~215_combout ),
	.datac(\myprocessor|my_regfile|regs:3:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|my_regfile|regs:1:reg_array|r|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[5]~216_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[5]~216 .lut_mask = 16'hEC64;
defparam \myprocessor|my_regfile|valB[5]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[5]~203 (
// Equation(s):
// \myprocessor|my_regfile|valB[5]~203_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:5:r~q ) # ((\myprocessor|my_regfile|valB[18]~21_combout )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  
// & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:5:r~q  & !\myprocessor|my_regfile|valB[18]~21_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|regs:28:reg_array|r|bits:5:r~q ),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[5]~203_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[5]~203 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valB[5]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[5]~204 (
// Equation(s):
// \myprocessor|my_regfile|valB[5]~204_combout  = (\myprocessor|my_regfile|valB[5]~203_combout  & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:5:r~q )) # (!\myprocessor|my_regfile|valB[18]~21_combout ))) # (!\myprocessor|my_regfile|valB[5]~203_combout 
//  & (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:5:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[5]~203_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|my_regfile|regs:31:reg_array|r|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[5]~204_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[5]~204 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[5]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[5]~205 (
// Equation(s):
// \myprocessor|my_regfile|valB[5]~205_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[5]~204_combout ) # ((\myprocessor|my_regfile|valB[18]~31_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & 
// (((\myprocessor|my_regfile|regs:26:reg_array|r|bits:5:r~q  & !\myprocessor|my_regfile|valB[18]~31_combout ))))

	.dataa(\myprocessor|my_regfile|valB[5]~204_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[5]~205_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[5]~205 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valB[5]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[5]~206 (
// Equation(s):
// \myprocessor|my_regfile|valB[5]~206_combout  = (\myprocessor|my_regfile|valB[5]~205_combout  & (((\myprocessor|my_regfile|regs:27:reg_array|r|bits:5:r~q )) # (!\myprocessor|my_regfile|valB[18]~31_combout ))) # (!\myprocessor|my_regfile|valB[5]~205_combout 
//  & (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:5:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[5]~205_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:27:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|my_regfile|regs:25:reg_array|r|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[5]~206_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[5]~206 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[5]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[5]~207 (
// Equation(s):
// \myprocessor|my_regfile|valB[5]~207_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:5:r~q ) # ((\myprocessor|my_regfile|valB[18]~19_combout )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  
// & (((\myprocessor|my_regfile|regs:21:reg_array|r|bits:5:r~q  & !\myprocessor|my_regfile|valB[18]~19_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|regs:23:reg_array|r|bits:5:r~q ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[5]~207_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[5]~207 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valB[5]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[5]~208 (
// Equation(s):
// \myprocessor|my_regfile|valB[5]~208_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[5]~207_combout  & (\myprocessor|my_regfile|regs:22:reg_array|r|bits:5:r~q )) # (!\myprocessor|my_regfile|valB[5]~207_combout  & 
// ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:5:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|valB[5]~207_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|valB[5]~207_combout ),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|my_regfile|regs:20:reg_array|r|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[5]~208_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[5]~208 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valB[5]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[5]~209 (
// Equation(s):
// \myprocessor|my_regfile|valB[5]~209_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:5:r~q ) # ((\myprocessor|my_regfile|valB[18]~27_combout )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  
// & (((\myprocessor|my_regfile|regs:18:reg_array|r|bits:5:r~q  & !\myprocessor|my_regfile|valB[18]~27_combout ))))

	.dataa(\myprocessor|my_regfile|regs:17:reg_array|r|bits:5:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[5]~209_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[5]~209 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valB[5]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[5]~210 (
// Equation(s):
// \myprocessor|my_regfile|valB[5]~210_combout  = (\myprocessor|my_regfile|valB[5]~209_combout  & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:5:r~q ) # (!\myprocessor|my_regfile|valB[18]~27_combout )))) # (!\myprocessor|my_regfile|valB[5]~209_combout 
//  & (\myprocessor|my_regfile|valB[5]~208_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout ))))

	.dataa(\myprocessor|my_regfile|valB[5]~208_combout ),
	.datab(\myprocessor|my_regfile|valB[5]~209_combout ),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[5]~210_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[5]~210 .lut_mask = 16'hE2CC;
defparam \myprocessor|my_regfile|valB[5]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[5]~211 (
// Equation(s):
// \myprocessor|my_regfile|valB[5]~211_combout  = (\myprocessor|my_regfile|valB[18]~35_combout  & (((\myprocessor|RegTar_mux|F[3]~0_combout )))) # (!\myprocessor|my_regfile|valB[18]~35_combout  & ((\myprocessor|RegTar_mux|F[3]~0_combout  & 
// (\myprocessor|my_regfile|valB[5]~206_combout )) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[5]~210_combout )))))

	.dataa(\myprocessor|my_regfile|valB[5]~206_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datac(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datad(\myprocessor|my_regfile|valB[5]~210_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[5]~211_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[5]~211 .lut_mask = 16'hE3E0;
defparam \myprocessor|my_regfile|valB[5]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[5]~212 (
// Equation(s):
// \myprocessor|my_regfile|valB[5]~212_combout  = (\myprocessor|my_regfile|valB[5]~211_combout  & (((\myprocessor|my_regfile|regs:24:reg_array|r|bits:5:r~q )) # (!\myprocessor|my_regfile|valB[18]~35_combout ))) # (!\myprocessor|my_regfile|valB[5]~211_combout 
//  & (\myprocessor|my_regfile|valB[18]~35_combout  & ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:5:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[5]~211_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datac(\myprocessor|my_regfile|regs:24:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|my_regfile|regs:16:reg_array|r|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[5]~212_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[5]~212 .lut_mask = 16'hE6A2;
defparam \myprocessor|my_regfile|valB[5]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[5]~217 (
// Equation(s):
// \myprocessor|my_regfile|valB[5]~217_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & (((\myprocessor|my_regfile|valB[18]~42_combout )))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & ((\myprocessor|my_regfile|valB[18]~42_combout  & 
// ((\myprocessor|my_regfile|valB[5]~212_combout ))) # (!\myprocessor|my_regfile|valB[18]~42_combout  & (\myprocessor|my_regfile|valB[5]~216_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datab(\myprocessor|my_regfile|valB[5]~216_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datad(\myprocessor|my_regfile|valB[5]~212_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[5]~217_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[5]~217 .lut_mask = 16'hF4A4;
defparam \myprocessor|my_regfile|valB[5]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[5]~199 (
// Equation(s):
// \myprocessor|my_regfile|valB[5]~199_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:5:r~q ) # ((\myprocessor|my_regfile|valB[18]~19_combout )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  
// & (((\myprocessor|my_regfile|regs:13:reg_array|r|bits:5:r~q  & !\myprocessor|my_regfile|valB[18]~19_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|regs:15:reg_array|r|bits:5:r~q ),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[5]~199_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[5]~199 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valB[5]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[5]~200 (
// Equation(s):
// \myprocessor|my_regfile|valB[5]~200_combout  = (\myprocessor|my_regfile|valB[5]~199_combout  & (((\myprocessor|my_regfile|regs:14:reg_array|r|bits:5:r~q )) # (!\myprocessor|my_regfile|valB[18]~19_combout ))) # (!\myprocessor|my_regfile|valB[5]~199_combout 
//  & (\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:5:r~q )))

	.dataa(\myprocessor|my_regfile|valB[5]~199_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:12:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|my_regfile|regs:14:reg_array|r|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[5]~200_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[5]~200 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valB[5]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[5]~201 (
// Equation(s):
// \myprocessor|my_regfile|valB[5]~201_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:5:r~q ) # ((\myprocessor|my_regfile|valB[18]~27_combout )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  
// & (((\myprocessor|my_regfile|regs:10:reg_array|r|bits:5:r~q  & !\myprocessor|my_regfile|valB[18]~27_combout ))))

	.dataa(\myprocessor|my_regfile|regs:9:reg_array|r|bits:5:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[5]~201_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[5]~201 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valB[5]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[5]~202 (
// Equation(s):
// \myprocessor|my_regfile|valB[5]~202_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[5]~201_combout  & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:5:r~q ))) # (!\myprocessor|my_regfile|valB[5]~201_combout  & 
// (\myprocessor|my_regfile|valB[5]~200_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[5]~201_combout ))))

	.dataa(\myprocessor|my_regfile|valB[5]~200_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|my_regfile|valB[5]~201_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[5]~202_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[5]~202 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[5]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[5]~218 (
// Equation(s):
// \myprocessor|my_regfile|valB[5]~218_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & ((\myprocessor|my_regfile|valB[5]~217_combout  & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:5:r~q )) # (!\myprocessor|my_regfile|valB[5]~217_combout  & 
// ((\myprocessor|my_regfile|valB[5]~202_combout ))))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & (((\myprocessor|my_regfile|valB[5]~217_combout ))))

	.dataa(\myprocessor|my_regfile|regs:8:reg_array|r|bits:5:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datac(\myprocessor|my_regfile|valB[5]~217_combout ),
	.datad(\myprocessor|my_regfile|valB[5]~202_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[5]~218_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[5]~218 .lut_mask = 16'hBCB0;
defparam \myprocessor|my_regfile|valB[5]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N10
cycloneive_lcell_comb \myprocessor|branchAdder|lower|sum[5] (
// Equation(s):
// \myprocessor|branchAdder|lower|sum [5] = \myprocessor|PCNew[5]~10_combout  $ (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [5] $ (((\myprocessor|branchAdder|lower|carry[5]~4_combout ) # (\myprocessor|branchAdder|lower|carry[5]~5_combout 
// ))))

	.dataa(\myprocessor|branchAdder|lower|carry[5]~4_combout ),
	.datab(\myprocessor|PCNew[5]~10_combout ),
	.datac(\myprocessor|branchAdder|lower|carry[5]~5_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\myprocessor|branchAdder|lower|sum [5]),
	.cout());
// synopsys translate_off
defparam \myprocessor|branchAdder|lower|sum[5] .lut_mask = 16'hC936;
defparam \myprocessor|branchAdder|lower|sum[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N20
cycloneive_lcell_comb \myprocessor|Jr_mux|F[5]~43 (
// Equation(s):
// \myprocessor|Jr_mux|F[5]~43_combout  = (\myprocessor|Jr_mux|F[1]~40_combout  & ((\myprocessor|branchAdder|lower|sum [5]) # ((\myprocessor|Jr_mux|F[1]~39_combout )))) # (!\myprocessor|Jr_mux|F[1]~40_combout  & (((\myprocessor|PCNew[5]~10_combout  & 
// !\myprocessor|Jr_mux|F[1]~39_combout ))))

	.dataa(\myprocessor|branchAdder|lower|sum [5]),
	.datab(\myprocessor|PCNew[5]~10_combout ),
	.datac(\myprocessor|Jr_mux|F[1]~40_combout ),
	.datad(\myprocessor|Jr_mux|F[1]~39_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[5]~43_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[5]~43 .lut_mask = 16'hF0AC;
defparam \myprocessor|Jr_mux|F[5]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N16
cycloneive_lcell_comb \myprocessor|Jr_mux|F[5]~44 (
// Equation(s):
// \myprocessor|Jr_mux|F[5]~44_combout  = (\myprocessor|Jr_mux|F[1]~39_combout  & ((\myprocessor|Jr_mux|F[5]~43_combout  & (\myprocessor|my_regfile|valB[5]~218_combout )) # (!\myprocessor|Jr_mux|F[5]~43_combout  & 
// ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [5]))))) # (!\myprocessor|Jr_mux|F[1]~39_combout  & (((\myprocessor|Jr_mux|F[5]~43_combout ))))

	.dataa(\myprocessor|my_regfile|valB[5]~218_combout ),
	.datab(\myprocessor|Jr_mux|F[1]~39_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datad(\myprocessor|Jr_mux|F[5]~43_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[5]~44_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[5]~44 .lut_mask = 16'hBBC0;
defparam \myprocessor|Jr_mux|F[5]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N4
cycloneive_lcell_comb \myprocessor|reset_mux|F~5 (
// Equation(s):
// \myprocessor|reset_mux|F~5_combout  = (\resetn~input_o  & \myprocessor|Jr_mux|F[5]~44_combout )

	.dataa(\resetn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|Jr_mux|F[5]~44_combout ),
	.cin(gnd),
	.combout(\myprocessor|reset_mux|F~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|reset_mux|F~5 .lut_mask = 16'hAA00;
defparam \myprocessor|reset_mux|F~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N6
cycloneive_lcell_comb \myprocessor|branchAdder|lower|sum[4]~0 (
// Equation(s):
// \myprocessor|branchAdder|lower|sum[4]~0_combout  = \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4] $ (\myprocessor|PCNew[4]~8_combout  $ (\myprocessor|branchAdder|lower|carry[4]~3_combout ))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(gnd),
	.datac(\myprocessor|PCNew[4]~8_combout ),
	.datad(\myprocessor|branchAdder|lower|carry[4]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|branchAdder|lower|sum[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branchAdder|lower|sum[4]~0 .lut_mask = 16'hA55A;
defparam \myprocessor|branchAdder|lower|sum[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N24
cycloneive_lcell_comb \myprocessor|Jr_mux|F[4]~45 (
// Equation(s):
// \myprocessor|Jr_mux|F[4]~45_combout  = (\myprocessor|Jr_mux|F[1]~40_combout  & (((\myprocessor|Jr_mux|F[1]~39_combout )))) # (!\myprocessor|Jr_mux|F[1]~40_combout  & ((\myprocessor|Jr_mux|F[1]~39_combout  & 
// (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4])) # (!\myprocessor|Jr_mux|F[1]~39_combout  & ((\myprocessor|PCNew[4]~8_combout )))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\myprocessor|PCNew[4]~8_combout ),
	.datac(\myprocessor|Jr_mux|F[1]~40_combout ),
	.datad(\myprocessor|Jr_mux|F[1]~39_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[4]~45 .lut_mask = 16'hFA0C;
defparam \myprocessor|Jr_mux|F[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N26
cycloneive_lcell_comb \myprocessor|Jr_mux|F[4]~46 (
// Equation(s):
// \myprocessor|Jr_mux|F[4]~46_combout  = (\myprocessor|Jr_mux|F[1]~40_combout  & ((\myprocessor|Jr_mux|F[4]~45_combout  & ((\myprocessor|my_regfile|valB[4]~238_combout ))) # (!\myprocessor|Jr_mux|F[4]~45_combout  & 
// (\myprocessor|branchAdder|lower|sum[4]~0_combout )))) # (!\myprocessor|Jr_mux|F[1]~40_combout  & (((\myprocessor|Jr_mux|F[4]~45_combout ))))

	.dataa(\myprocessor|branchAdder|lower|sum[4]~0_combout ),
	.datab(\myprocessor|Jr_mux|F[1]~40_combout ),
	.datac(\myprocessor|my_regfile|valB[4]~238_combout ),
	.datad(\myprocessor|Jr_mux|F[4]~45_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[4]~46_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[4]~46 .lut_mask = 16'hF388;
defparam \myprocessor|Jr_mux|F[4]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N18
cycloneive_lcell_comb \myprocessor|reset_mux|F~4 (
// Equation(s):
// \myprocessor|reset_mux|F~4_combout  = (\resetn~input_o  & \myprocessor|Jr_mux|F[4]~46_combout )

	.dataa(\resetn~input_o ),
	.datab(gnd),
	.datac(\myprocessor|Jr_mux|F[4]~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|reset_mux|F~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|reset_mux|F~4 .lut_mask = 16'hA0A0;
defparam \myprocessor|reset_mux|F~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|reset_mux|F~11_combout ,\myprocessor|reset_mux|F~10_combout ,\myprocessor|reset_mux|F~9_combout ,\myprocessor|reset_mux|F~8_combout ,\myprocessor|reset_mux|F~7_combout ,\myprocessor|reset_mux|F~6_combout ,\myprocessor|reset_mux|F~5_combout ,
\myprocessor|reset_mux|F~4_combout ,\myprocessor|reset_mux|F~3_combout ,\myprocessor|reset_mux|F~2_combout ,\myprocessor|reset_mux|F~1_combout ,\myprocessor|reset_mux|F~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "test-fibonacci-imem.hex";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000C000E0F3030010D28004000003C3CC340001302101000F0308C10C;
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N6
cycloneive_lcell_comb \myprocessor|branchAdder|lower|sum[3] (
// Equation(s):
// \myprocessor|branchAdder|lower|sum [3] = \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [3] $ (\myprocessor|PCNew[3]~6_combout  $ (((\myprocessor|branchAdder|lower|carry[3]~1_combout ) # (\myprocessor|branchAdder|lower|carry[3]~2_combout 
// ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\myprocessor|branchAdder|lower|carry[3]~1_combout ),
	.datac(\myprocessor|branchAdder|lower|carry[3]~2_combout ),
	.datad(\myprocessor|PCNew[3]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|branchAdder|lower|sum [3]),
	.cout());
// synopsys translate_off
defparam \myprocessor|branchAdder|lower|sum[3] .lut_mask = 16'hA956;
defparam \myprocessor|branchAdder|lower|sum[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N24
cycloneive_lcell_comb \myprocessor|Jr_mux|F[3]~56 (
// Equation(s):
// \myprocessor|Jr_mux|F[3]~56_combout  = (\myprocessor|Jr_mux|F[1]~39_combout  & (((\myprocessor|Jr_mux|F[1]~40_combout ) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [3])))) # (!\myprocessor|Jr_mux|F[1]~39_combout  & 
// (\myprocessor|PCNew[3]~6_combout  & (!\myprocessor|Jr_mux|F[1]~40_combout )))

	.dataa(\myprocessor|PCNew[3]~6_combout ),
	.datab(\myprocessor|Jr_mux|F[1]~39_combout ),
	.datac(\myprocessor|Jr_mux|F[1]~40_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[3]~56_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[3]~56 .lut_mask = 16'hCEC2;
defparam \myprocessor|Jr_mux|F[3]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N26
cycloneive_lcell_comb \myprocessor|Jr_mux|F[3]~57 (
// Equation(s):
// \myprocessor|Jr_mux|F[3]~57_combout  = (\myprocessor|Jr_mux|F[1]~40_combout  & ((\myprocessor|Jr_mux|F[3]~56_combout  & ((\myprocessor|my_regfile|valB[3]~178_combout ))) # (!\myprocessor|Jr_mux|F[3]~56_combout  & (\myprocessor|branchAdder|lower|sum 
// [3])))) # (!\myprocessor|Jr_mux|F[1]~40_combout  & (((\myprocessor|Jr_mux|F[3]~56_combout ))))

	.dataa(\myprocessor|branchAdder|lower|sum [3]),
	.datab(\myprocessor|Jr_mux|F[1]~40_combout ),
	.datac(\myprocessor|my_regfile|valB[3]~178_combout ),
	.datad(\myprocessor|Jr_mux|F[3]~56_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[3]~57_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[3]~57 .lut_mask = 16'hF388;
defparam \myprocessor|Jr_mux|F[3]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N0
cycloneive_lcell_comb \myprocessor|reset_mux|F~3 (
// Equation(s):
// \myprocessor|reset_mux|F~3_combout  = (\resetn~input_o  & \myprocessor|Jr_mux|F[3]~57_combout )

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(gnd),
	.datad(\myprocessor|Jr_mux|F[3]~57_combout ),
	.cin(gnd),
	.combout(\myprocessor|reset_mux|F~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|reset_mux|F~3 .lut_mask = 16'hCC00;
defparam \myprocessor|reset_mux|F~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N10
cycloneive_lcell_comb \myprocessor|branchAdder|lower|sum[2]~1 (
// Equation(s):
// \myprocessor|branchAdder|lower|sum[2]~1_combout  = \myprocessor|PCNew[2]~4_combout  $ (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [2] $ (\myprocessor|branchAdder|lower|carry[2]~0_combout ))

	.dataa(gnd),
	.datab(\myprocessor|PCNew[2]~4_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\myprocessor|branchAdder|lower|carry[2]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|branchAdder|lower|sum[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branchAdder|lower|sum[2]~1 .lut_mask = 16'hC33C;
defparam \myprocessor|branchAdder|lower|sum[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N28
cycloneive_lcell_comb \myprocessor|Jr_mux|F[2]~50 (
// Equation(s):
// \myprocessor|Jr_mux|F[2]~50_combout  = (\myprocessor|Jr_mux|F[1]~39_combout  & (((\myprocessor|Jr_mux|F[1]~40_combout )))) # (!\myprocessor|Jr_mux|F[1]~39_combout  & ((\myprocessor|Jr_mux|F[1]~40_combout  & (\myprocessor|branchAdder|lower|sum[2]~1_combout 
// )) # (!\myprocessor|Jr_mux|F[1]~40_combout  & ((\myprocessor|PCNew[2]~4_combout )))))

	.dataa(\myprocessor|branchAdder|lower|sum[2]~1_combout ),
	.datab(\myprocessor|Jr_mux|F[1]~39_combout ),
	.datac(\myprocessor|Jr_mux|F[1]~40_combout ),
	.datad(\myprocessor|PCNew[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[2]~50 .lut_mask = 16'hE3E0;
defparam \myprocessor|Jr_mux|F[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N0
cycloneive_lcell_comb \myprocessor|Jr_mux|F[2]~51 (
// Equation(s):
// \myprocessor|Jr_mux|F[2]~51_combout  = (\myprocessor|Jr_mux|F[1]~39_combout  & ((\myprocessor|Jr_mux|F[2]~50_combout  & ((\myprocessor|my_regfile|valB[2]~198_combout ))) # (!\myprocessor|Jr_mux|F[2]~50_combout  & 
// (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [2])))) # (!\myprocessor|Jr_mux|F[1]~39_combout  & (((\myprocessor|Jr_mux|F[2]~50_combout ))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\myprocessor|Jr_mux|F[1]~39_combout ),
	.datac(\myprocessor|my_regfile|valB[2]~198_combout ),
	.datad(\myprocessor|Jr_mux|F[2]~50_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[2]~51 .lut_mask = 16'hF388;
defparam \myprocessor|Jr_mux|F[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N2
cycloneive_lcell_comb \myprocessor|reset_mux|F~2 (
// Equation(s):
// \myprocessor|reset_mux|F~2_combout  = (\resetn~input_o  & \myprocessor|Jr_mux|F[2]~51_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetn~input_o ),
	.datad(\myprocessor|Jr_mux|F[2]~51_combout ),
	.cin(gnd),
	.combout(\myprocessor|reset_mux|F~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|reset_mux|F~2 .lut_mask = 16'hF000;
defparam \myprocessor|reset_mux|F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N4
cycloneive_lcell_comb \myprocessor|keyIn_mux|F~2 (
// Equation(s):
// \myprocessor|keyIn_mux|F~2_combout  = ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27] $ (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28])) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29])) # 
// (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30])

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F~2 .lut_mask = 16'hF77F;
defparam \myprocessor|keyIn_mux|F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N7
dffeas \myps2|fifo~15 (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|fifo~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo~15 .is_wysiwyg = "true";
defparam \myps2|fifo~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N6
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[1]~10 (
// Equation(s):
// \myprocessor|keyIn_mux|F[1]~10_combout  = (\myprocessor|keyIn_mux|F[6]~5_combout  & (((\myprocessor|keyIn_mux|F[6]~4_combout )))) # (!\myprocessor|keyIn_mux|F[6]~5_combout  & ((\myprocessor|keyIn_mux|F[6]~4_combout  & ((\myps2|fifo~15_q ))) # 
// (!\myprocessor|keyIn_mux|F[6]~4_combout  & (\myprocessor|PCNew[1]~2_combout ))))

	.dataa(\myprocessor|keyIn_mux|F[6]~5_combout ),
	.datab(\myprocessor|PCNew[1]~2_combout ),
	.datac(\myps2|fifo~15_q ),
	.datad(\myprocessor|keyIn_mux|F[6]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[1]~10 .lut_mask = 16'hFA44;
defparam \myprocessor|keyIn_mux|F[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N29
dffeas \myps2|fifo_rtl_0_bypass[12] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N28
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[1]~11 (
// Equation(s):
// \myprocessor|keyIn_mux|F[1]~11_combout  = (\myprocessor|keyIn_mux|F[1]~10_combout  & ((\myps2|fifo_rtl_0|auto_generated|ram_block1a1 ) # ((!\myprocessor|keyIn_mux|F[6]~5_combout )))) # (!\myprocessor|keyIn_mux|F[1]~10_combout  & 
// (((\myps2|fifo_rtl_0_bypass [12] & \myprocessor|keyIn_mux|F[6]~5_combout ))))

	.dataa(\myprocessor|keyIn_mux|F[1]~10_combout ),
	.datab(\myps2|fifo_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\myps2|fifo_rtl_0_bypass [12]),
	.datad(\myprocessor|keyIn_mux|F[6]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[1]~11 .lut_mask = 16'hD8AA;
defparam \myprocessor|keyIn_mux|F[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N16
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[1]~9 (
// Equation(s):
// \myprocessor|keyIn_mux|F[1]~9_combout  = (\myprocessor|keyIn_mux|F~2_combout  & ((\myprocessor|Jal_mux|F[11]~0_combout  & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [1]))) # (!\myprocessor|Jal_mux|F[11]~0_combout  & 
// (\myprocessor|my_alu|R[1]~27_combout ))))

	.dataa(\myprocessor|my_alu|R[1]~27_combout ),
	.datab(\myprocessor|Jal_mux|F[11]~0_combout ),
	.datac(\myprocessor|keyIn_mux|F~2_combout ),
	.datad(\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[1]~9 .lut_mask = 16'hE020;
defparam \myprocessor|keyIn_mux|F[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N12
cycloneive_lcell_comb \myprocessor|keyIn_mux|F[1]~12 (
// Equation(s):
// \myprocessor|keyIn_mux|F[1]~12_combout  = (\myprocessor|keyIn_mux|F[1]~9_combout ) # ((!\myprocessor|keyIn_mux|F~2_combout  & \myprocessor|keyIn_mux|F[1]~11_combout ))

	.dataa(gnd),
	.datab(\myprocessor|keyIn_mux|F~2_combout ),
	.datac(\myprocessor|keyIn_mux|F[1]~11_combout ),
	.datad(\myprocessor|keyIn_mux|F[1]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|keyIn_mux|F[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|keyIn_mux|F[1]~12 .lut_mask = 16'hFF30;
defparam \myprocessor|keyIn_mux|F[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N13
dffeas \myprocessor|my_regfile|regs:8:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|keyIn_mux|F[1]~12_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_regfile|inEnable[8]~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|regs:8:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|regs:8:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[1]~74 (
// Equation(s):
// \myprocessor|my_regfile|valB[1]~74_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|valB[18]~21_combout )) # (!\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[18]~21_combout  & 
// ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:1:r~q ))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:1:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|my_regfile|regs:15:reg_array|r|bits:1:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[1]~74_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[1]~74 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[1]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[1]~75 (
// Equation(s):
// \myprocessor|my_regfile|valB[1]~75_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[1]~74_combout  & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:1:r~q )) # (!\myprocessor|my_regfile|valB[1]~74_combout  & 
// ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:1:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|valB[1]~74_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|valB[1]~74_combout ),
	.datac(\myprocessor|my_regfile|regs:14:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|my_regfile|regs:12:reg_array|r|bits:1:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[1]~75_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[1]~75 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valB[1]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[1]~76 (
// Equation(s):
// \myprocessor|my_regfile|valB[1]~76_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & (\myprocessor|my_regfile|valB[18]~31_combout )) # (!\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[18]~31_combout  & 
// ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:1:r~q ))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:1:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|my_regfile|regs:9:reg_array|r|bits:1:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[1]~76_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[1]~76 .lut_mask = 16'hDC98;
defparam \myprocessor|my_regfile|valB[1]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[1]~77 (
// Equation(s):
// \myprocessor|my_regfile|valB[1]~77_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[1]~76_combout  & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:1:r~q ))) # (!\myprocessor|my_regfile|valB[1]~76_combout  & 
// (\myprocessor|my_regfile|valB[1]~75_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[1]~76_combout ))))

	.dataa(\myprocessor|my_regfile|valB[1]~75_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|my_regfile|valB[1]~76_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[1]~77_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[1]~77 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[1]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[1]~90 (
// Equation(s):
// \myprocessor|my_regfile|valB[1]~90_combout  = (\myprocessor|my_regfile|valB[18]~66_combout  & ((\myprocessor|my_regfile|valB[18]~63_combout  & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:1:r~q )) # (!\myprocessor|my_regfile|valB[18]~63_combout  & 
// ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:1:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~66_combout  & (((\myprocessor|my_regfile|valB[18]~63_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~66_combout ),
	.datab(\myprocessor|my_regfile|regs:4:reg_array|r|bits:1:r~q ),
	.datac(\myprocessor|my_regfile|regs:5:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~63_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[1]~90_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[1]~90 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_regfile|valB[1]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[1]~91 (
// Equation(s):
// \myprocessor|my_regfile|valB[1]~91_combout  = (\myprocessor|my_regfile|valB[1]~90_combout  & (((\myprocessor|my_regfile|regs:6:reg_array|r|bits:1:r~q )) # (!\myprocessor|my_regfile|valB[18]~67_combout ))) # (!\myprocessor|my_regfile|valB[1]~90_combout  & 
// (\myprocessor|my_regfile|valB[18]~67_combout  & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:1:r~q )))

	.dataa(\myprocessor|my_regfile|valB[1]~90_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~67_combout ),
	.datac(\myprocessor|my_regfile|regs:7:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|my_regfile|regs:6:reg_array|r|bits:1:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[1]~91_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[1]~91 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valB[1]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N0
cycloneive_lcell_comb \myprocessor|my_regfile|valB[1]~92 (
// Equation(s):
// \myprocessor|my_regfile|valB[1]~92_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & (((\myprocessor|my_regfile|regs:2:reg_array|r|bits:1:r~q ) # (\myprocessor|my_regfile|valB[18]~52_combout )))) # (!\myprocessor|my_regfile|valB[18]~50_combout  & 
// (\myprocessor|my_regfile|valB[1]~91_combout  & ((!\myprocessor|my_regfile|valB[18]~52_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datab(\myprocessor|my_regfile|valB[1]~91_combout ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~52_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[1]~92_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[1]~92 .lut_mask = 16'hAAE4;
defparam \myprocessor|my_regfile|valB[1]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[1]~93 (
// Equation(s):
// \myprocessor|my_regfile|valB[1]~93_combout  = (\myprocessor|my_regfile|valB[18]~52_combout  & ((\myprocessor|my_regfile|valB[1]~92_combout  & ((\myprocessor|my_regfile|regs:1:reg_array|r|bits:1:r~q ))) # (!\myprocessor|my_regfile|valB[1]~92_combout  & 
// (\myprocessor|my_regfile|regs:3:reg_array|r|bits:1:r~q )))) # (!\myprocessor|my_regfile|valB[18]~52_combout  & (((\myprocessor|my_regfile|valB[1]~92_combout ))))

	.dataa(\myprocessor|my_regfile|regs:3:reg_array|r|bits:1:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datac(\myprocessor|my_regfile|regs:1:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|my_regfile|valB[1]~92_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[1]~93_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[1]~93 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[1]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[1]~80 (
// Equation(s):
// \myprocessor|my_regfile|valB[1]~80_combout  = (\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout ) # ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:1:r~q )))) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & 
// (((\myprocessor|my_regfile|regs:16:reg_array|r|bits:1:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datac(\myprocessor|my_regfile|regs:25:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|my_regfile|regs:16:reg_array|r|bits:1:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[1]~80_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[1]~80 .lut_mask = 16'hFBC8;
defparam \myprocessor|my_regfile|valB[1]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[1]~88 (
// Equation(s):
// \myprocessor|my_regfile|valB[1]~88_combout  = (\myprocessor|RegTar_mux|F[3]~0_combout  & (((\myprocessor|my_regfile|regs:24:reg_array|r|bits:1:r~q  & \myprocessor|my_regfile|valB[18]~35_combout )))) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & 
// ((\myprocessor|my_regfile|valB[1]~80_combout ) # ((!\myprocessor|my_regfile|valB[18]~35_combout ))))

	.dataa(\myprocessor|my_regfile|valB[1]~80_combout ),
	.datab(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datac(\myprocessor|my_regfile|regs:24:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~35_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[1]~88_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[1]~88 .lut_mask = 16'hE233;
defparam \myprocessor|my_regfile|valB[1]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[1]~84 (
// Equation(s):
// \myprocessor|my_regfile|valB[1]~84_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[18]~21_combout )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[18]~21_combout  & 
// (\myprocessor|my_regfile|regs:23:reg_array|r|bits:1:r~q )) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:1:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:23:reg_array|r|bits:1:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[1]~84_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[1]~84 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valB[1]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[1]~85 (
// Equation(s):
// \myprocessor|my_regfile|valB[1]~85_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[1]~84_combout  & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:1:r~q ))) # (!\myprocessor|my_regfile|valB[1]~84_combout  & 
// (\myprocessor|my_regfile|regs:20:reg_array|r|bits:1:r~q )))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (((\myprocessor|my_regfile|valB[1]~84_combout ))))

	.dataa(\myprocessor|my_regfile|regs:20:reg_array|r|bits:1:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|my_regfile|valB[1]~84_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[1]~85_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[1]~85 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[1]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N14
cycloneive_lcell_comb \myprocessor|my_regfile|valB[1]~83 (
// Equation(s):
// \myprocessor|my_regfile|valB[1]~83_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout ) # ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:1:r~q )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  
// & (!\myprocessor|my_regfile|valB[18]~27_combout  & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:1:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|my_regfile|regs:17:reg_array|r|bits:1:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[1]~83_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[1]~83 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[1]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[1]~86 (
// Equation(s):
// \myprocessor|my_regfile|valB[1]~86_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[1]~83_combout  & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:1:r~q ))) # (!\myprocessor|my_regfile|valB[1]~83_combout  & 
// (\myprocessor|my_regfile|valB[1]~85_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[1]~83_combout ))))

	.dataa(\myprocessor|my_regfile|valB[1]~85_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|my_regfile|valB[1]~83_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[1]~86_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[1]~86 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[1]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[1]~82 (
// Equation(s):
// \myprocessor|my_regfile|valB[1]~82_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|regs:27:reg_array|r|bits:1:r~q )) # (!\myprocessor|my_regfile|valB[18]~31_combout ))) # (!\myprocessor|my_regfile|valB[18]~27_combout  
// & ((\myprocessor|my_regfile|valB[18]~31_combout ) # ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:1:r~q ))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|my_regfile|regs:27:reg_array|r|bits:1:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[1]~82_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[1]~82 .lut_mask = 16'hFE76;
defparam \myprocessor|my_regfile|valB[1]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[1]~87 (
// Equation(s):
// \myprocessor|my_regfile|valB[1]~87_combout  = (\myprocessor|RegTar_mux|F[3]~0_combout  & ((\myprocessor|my_regfile|valB[1]~82_combout ))) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & (\myprocessor|my_regfile|valB[1]~86_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valB[1]~86_combout ),
	.datac(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datad(\myprocessor|my_regfile|valB[1]~82_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[1]~87_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[1]~87 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_regfile|valB[1]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[1]~78 (
// Equation(s):
// \myprocessor|my_regfile|valB[1]~78_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[18]~19_combout )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout  & 
// (\myprocessor|my_regfile|regs:28:reg_array|r|bits:1:r~q )) # (!\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:1:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:28:reg_array|r|bits:1:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[1]~78_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[1]~78 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valB[1]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[1]~79 (
// Equation(s):
// \myprocessor|my_regfile|valB[1]~79_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[1]~78_combout  & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:1:r~q ))) # (!\myprocessor|my_regfile|valB[1]~78_combout  & 
// (\myprocessor|my_regfile|regs:31:reg_array|r|bits:1:r~q )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[1]~78_combout ))))

	.dataa(\myprocessor|my_regfile|regs:31:reg_array|r|bits:1:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|my_regfile|valB[1]~78_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[1]~79_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[1]~79 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[1]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[1]~81 (
// Equation(s):
// \myprocessor|my_regfile|valB[1]~81_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[1]~80_combout )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[1]~79_combout ) # 
// ((!\myprocessor|my_regfile|valB[18]~27_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|valB[1]~79_combout ),
	.datac(\myprocessor|my_regfile|valB[1]~80_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[1]~81_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[1]~81 .lut_mask = 16'hE4F5;
defparam \myprocessor|my_regfile|valB[1]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[1]~89 (
// Equation(s):
// \myprocessor|my_regfile|valB[1]~89_combout  = (\myprocessor|my_regfile|valB[18]~35_combout  & (\myprocessor|my_regfile|valB[1]~88_combout )) # (!\myprocessor|my_regfile|valB[18]~35_combout  & (\myprocessor|my_regfile|valB[1]~87_combout  & 
// ((\myprocessor|my_regfile|valB[1]~88_combout ) # (\myprocessor|my_regfile|valB[1]~81_combout ))))

	.dataa(\myprocessor|my_regfile|valB[1]~88_combout ),
	.datab(\myprocessor|my_regfile|valB[1]~87_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datad(\myprocessor|my_regfile|valB[1]~81_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[1]~89_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[1]~89 .lut_mask = 16'hACA8;
defparam \myprocessor|my_regfile|valB[1]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[1]~94 (
// Equation(s):
// \myprocessor|my_regfile|valB[1]~94_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & (((\myprocessor|my_regfile|valB[18]~42_combout )))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & ((\myprocessor|my_regfile|valB[18]~42_combout  & 
// ((\myprocessor|my_regfile|valB[1]~89_combout ))) # (!\myprocessor|my_regfile|valB[18]~42_combout  & (\myprocessor|my_regfile|valB[1]~93_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datab(\myprocessor|my_regfile|valB[1]~93_combout ),
	.datac(\myprocessor|my_regfile|valB[1]~89_combout ),
	.datad(\myprocessor|my_regfile|valB[18]~42_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[1]~94_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[1]~94 .lut_mask = 16'hFA44;
defparam \myprocessor|my_regfile|valB[1]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[1]~95 (
// Equation(s):
// \myprocessor|my_regfile|valB[1]~95_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & ((\myprocessor|my_regfile|valB[1]~94_combout  & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:1:r~q )) # (!\myprocessor|my_regfile|valB[1]~94_combout  & 
// ((\myprocessor|my_regfile|valB[1]~77_combout ))))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & (((\myprocessor|my_regfile|valB[1]~94_combout ))))

	.dataa(\myprocessor|my_regfile|regs:8:reg_array|r|bits:1:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datac(\myprocessor|my_regfile|valB[1]~77_combout ),
	.datad(\myprocessor|my_regfile|valB[1]~94_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[1]~95_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[1]~95 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valB[1]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N18
cycloneive_lcell_comb \myprocessor|branchAdder|lower|sum[1]~2 (
// Equation(s):
// \myprocessor|branchAdder|lower|sum[1]~2_combout  = \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [1] $ (\myprocessor|PCNew[1]~2_combout  $ (((\myprocessor|PCNew[0]~0_combout  & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a 
// [0]))))

	.dataa(\myprocessor|PCNew[0]~0_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datad(\myprocessor|PCNew[1]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|branchAdder|lower|sum[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branchAdder|lower|sum[1]~2 .lut_mask = 16'h936C;
defparam \myprocessor|branchAdder|lower|sum[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N12
cycloneive_lcell_comb \myprocessor|Jr_mux|F[1]~52 (
// Equation(s):
// \myprocessor|Jr_mux|F[1]~52_combout  = (\myprocessor|Jr_mux|F[1]~40_combout  & (((\myprocessor|Jr_mux|F[1]~39_combout ) # (\myprocessor|branchAdder|lower|sum[1]~2_combout )))) # (!\myprocessor|Jr_mux|F[1]~40_combout  & (\myprocessor|PCNew[1]~2_combout  & 
// (!\myprocessor|Jr_mux|F[1]~39_combout )))

	.dataa(\myprocessor|Jr_mux|F[1]~40_combout ),
	.datab(\myprocessor|PCNew[1]~2_combout ),
	.datac(\myprocessor|Jr_mux|F[1]~39_combout ),
	.datad(\myprocessor|branchAdder|lower|sum[1]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[1]~52_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[1]~52 .lut_mask = 16'hAEA4;
defparam \myprocessor|Jr_mux|F[1]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N16
cycloneive_lcell_comb \myprocessor|Jr_mux|F[1]~53 (
// Equation(s):
// \myprocessor|Jr_mux|F[1]~53_combout  = (\myprocessor|Jr_mux|F[1]~39_combout  & ((\myprocessor|Jr_mux|F[1]~52_combout  & (\myprocessor|my_regfile|valB[1]~95_combout )) # (!\myprocessor|Jr_mux|F[1]~52_combout  & 
// ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [1]))))) # (!\myprocessor|Jr_mux|F[1]~39_combout  & (((\myprocessor|Jr_mux|F[1]~52_combout ))))

	.dataa(\myprocessor|my_regfile|valB[1]~95_combout ),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datac(\myprocessor|Jr_mux|F[1]~39_combout ),
	.datad(\myprocessor|Jr_mux|F[1]~52_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[1]~53_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[1]~53 .lut_mask = 16'hAFC0;
defparam \myprocessor|Jr_mux|F[1]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N2
cycloneive_lcell_comb \myprocessor|reset_mux|F~1 (
// Equation(s):
// \myprocessor|reset_mux|F~1_combout  = (\resetn~input_o  & \myprocessor|Jr_mux|F[1]~53_combout )

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(gnd),
	.datad(\myprocessor|Jr_mux|F[1]~53_combout ),
	.cin(gnd),
	.combout(\myprocessor|reset_mux|F~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|reset_mux|F~1 .lut_mask = 16'hCC00;
defparam \myprocessor|reset_mux|F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N2
cycloneive_lcell_comb \myprocessor|Jr_mux|F[7]~22 (
// Equation(s):
// \myprocessor|Jr_mux|F[7]~22_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(gnd),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[7]~22 .lut_mask = 16'h0A00;
defparam \myprocessor|Jr_mux|F[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N20
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|signed_overflow~0 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|signed_overflow~0_combout  = (\myprocessor|my_alu|adder_inst|lower|cout~0_combout  & ((\myprocessor|my_alu|adder_inst|upper1|carry[15]~13_combout ))) # (!\myprocessor|my_alu|adder_inst|lower|cout~0_combout  & 
// (\myprocessor|my_alu|adder_inst|upper0|carry[15]~13_combout ))

	.dataa(\myprocessor|my_alu|adder_inst|lower|cout~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|adder_inst|upper0|carry[15]~13_combout ),
	.datad(\myprocessor|my_alu|adder_inst|upper1|carry[15]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|signed_overflow~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|signed_overflow~0 .lut_mask = 16'hFA50;
defparam \myprocessor|my_alu|adder_inst|signed_overflow~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N14
cycloneive_lcell_comb \myprocessor|my_alu|adder_inst|signed_overflow~1 (
// Equation(s):
// \myprocessor|my_alu|adder_inst|signed_overflow~1_combout  = (\myprocessor|my_alu|adder_inst|signed_overflow~0_combout  & (!\myprocessor|my_regfile|valA[31]~624_combout  & (\myprocessor|ALUSrc_mux|F[31]~30_combout  $ 
// (!\myprocessor|my_control|func[0]~0_combout )))) # (!\myprocessor|my_alu|adder_inst|signed_overflow~0_combout  & (\myprocessor|my_regfile|valA[31]~624_combout  & (\myprocessor|ALUSrc_mux|F[31]~30_combout  $ (\myprocessor|my_control|func[0]~0_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[31]~30_combout ),
	.datab(\myprocessor|my_alu|adder_inst|signed_overflow~0_combout ),
	.datac(\myprocessor|my_regfile|valA[31]~624_combout ),
	.datad(\myprocessor|my_control|func[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|adder_inst|signed_overflow~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|adder_inst|signed_overflow~1 .lut_mask = 16'h1824;
defparam \myprocessor|my_alu|adder_inst|signed_overflow~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N2
cycloneive_lcell_comb \myprocessor|Jr_mux|F[7]~14 (
// Equation(s):
// \myprocessor|Jr_mux|F[7]~14_combout  = (\myprocessor|ALUSrc_mux|F[22]~22_combout  & (\myprocessor|my_regfile|valA[22]~464_combout  & (\myprocessor|my_regfile|valA[23]~484_combout  $ (!\myprocessor|ALUSrc_mux|F[23]~21_combout )))) # 
// (!\myprocessor|ALUSrc_mux|F[22]~22_combout  & (!\myprocessor|my_regfile|valA[22]~464_combout  & (\myprocessor|my_regfile|valA[23]~484_combout  $ (!\myprocessor|ALUSrc_mux|F[23]~21_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[22]~22_combout ),
	.datab(\myprocessor|my_regfile|valA[23]~484_combout ),
	.datac(\myprocessor|my_regfile|valA[22]~464_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[23]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[7]~14 .lut_mask = 16'h8421;
defparam \myprocessor|Jr_mux|F[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N20
cycloneive_lcell_comb \myprocessor|Jr_mux|F[7]~11 (
// Equation(s):
// \myprocessor|Jr_mux|F[7]~11_combout  = (\myprocessor|my_regfile|valA[14]~344_combout  & (\myprocessor|ALUSrc_mux|F[14]~16_combout  & (\myprocessor|ALUSrc_mux|F[15]~15_combout  $ (!\myprocessor|my_regfile|valA[15]~364_combout )))) # 
// (!\myprocessor|my_regfile|valA[14]~344_combout  & (!\myprocessor|ALUSrc_mux|F[14]~16_combout  & (\myprocessor|ALUSrc_mux|F[15]~15_combout  $ (!\myprocessor|my_regfile|valA[15]~364_combout ))))

	.dataa(\myprocessor|my_regfile|valA[14]~344_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[15]~15_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[14]~16_combout ),
	.datad(\myprocessor|my_regfile|valA[15]~364_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[7]~11 .lut_mask = 16'h8421;
defparam \myprocessor|Jr_mux|F[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N8
cycloneive_lcell_comb \myprocessor|Jr_mux|F[7]~12 (
// Equation(s):
// \myprocessor|Jr_mux|F[7]~12_combout  = (\myprocessor|ALUSrc_mux|F[19]~17_combout  & (\myprocessor|my_regfile|valA[19]~404_combout  & (\myprocessor|ALUSrc_mux|F[18]~18_combout  $ (!\myprocessor|my_regfile|valA[18]~384_combout )))) # 
// (!\myprocessor|ALUSrc_mux|F[19]~17_combout  & (!\myprocessor|my_regfile|valA[19]~404_combout  & (\myprocessor|ALUSrc_mux|F[18]~18_combout  $ (!\myprocessor|my_regfile|valA[18]~384_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[19]~17_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[18]~18_combout ),
	.datac(\myprocessor|my_regfile|valA[18]~384_combout ),
	.datad(\myprocessor|my_regfile|valA[19]~404_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[7]~12 .lut_mask = 16'h8241;
defparam \myprocessor|Jr_mux|F[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
cycloneive_lcell_comb \myprocessor|Jr_mux|F[7]~13 (
// Equation(s):
// \myprocessor|Jr_mux|F[7]~13_combout  = (\myprocessor|my_regfile|valA[21]~444_combout  & (\myprocessor|ALUSrc_mux|F[21]~19_combout  & (\myprocessor|ALUSrc_mux|F[20]~20_combout  $ (!\myprocessor|my_regfile|valA[20]~424_combout )))) # 
// (!\myprocessor|my_regfile|valA[21]~444_combout  & (!\myprocessor|ALUSrc_mux|F[21]~19_combout  & (\myprocessor|ALUSrc_mux|F[20]~20_combout  $ (!\myprocessor|my_regfile|valA[20]~424_combout ))))

	.dataa(\myprocessor|my_regfile|valA[21]~444_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[21]~19_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[20]~20_combout ),
	.datad(\myprocessor|my_regfile|valA[20]~424_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[7]~13 .lut_mask = 16'h9009;
defparam \myprocessor|Jr_mux|F[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N30
cycloneive_lcell_comb \myprocessor|Jr_mux|F[7]~15 (
// Equation(s):
// \myprocessor|Jr_mux|F[7]~15_combout  = (\myprocessor|Jr_mux|F[7]~14_combout  & (\myprocessor|Jr_mux|F[7]~11_combout  & (\myprocessor|Jr_mux|F[7]~12_combout  & \myprocessor|Jr_mux|F[7]~13_combout )))

	.dataa(\myprocessor|Jr_mux|F[7]~14_combout ),
	.datab(\myprocessor|Jr_mux|F[7]~11_combout ),
	.datac(\myprocessor|Jr_mux|F[7]~12_combout ),
	.datad(\myprocessor|Jr_mux|F[7]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[7]~15 .lut_mask = 16'h8000;
defparam \myprocessor|Jr_mux|F[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N24
cycloneive_lcell_comb \myprocessor|Jr_mux|F[7]~10 (
// Equation(s):
// \myprocessor|Jr_mux|F[7]~10_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27] & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] & 
// !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[7]~10 .lut_mask = 16'h0008;
defparam \myprocessor|Jr_mux|F[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N4
cycloneive_lcell_comb \myprocessor|Jr_mux|F[7]~16 (
// Equation(s):
// \myprocessor|Jr_mux|F[7]~16_combout  = (\myprocessor|my_regfile|valA[24]~504_combout  & (\myprocessor|ALUSrc_mux|F[24]~24_combout  & (\myprocessor|my_regfile|valA[25]~524_combout  $ (!\myprocessor|ALUSrc_mux|F[25]~23_combout )))) # 
// (!\myprocessor|my_regfile|valA[24]~504_combout  & (!\myprocessor|ALUSrc_mux|F[24]~24_combout  & (\myprocessor|my_regfile|valA[25]~524_combout  $ (!\myprocessor|ALUSrc_mux|F[25]~23_combout ))))

	.dataa(\myprocessor|my_regfile|valA[24]~504_combout ),
	.datab(\myprocessor|my_regfile|valA[25]~524_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[25]~23_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[24]~24_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[7]~16 .lut_mask = 16'h8241;
defparam \myprocessor|Jr_mux|F[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N24
cycloneive_lcell_comb \myprocessor|Jr_mux|F[7]~19 (
// Equation(s):
// \myprocessor|Jr_mux|F[7]~19_combout  = (\myprocessor|ALUSrc_mux|F[30]~29_combout  & (\myprocessor|my_regfile|valA[30]~644_combout  & (\myprocessor|my_regfile|valA[31]~624_combout  $ (!\myprocessor|ALUSrc_mux|F[31]~30_combout )))) # 
// (!\myprocessor|ALUSrc_mux|F[30]~29_combout  & (!\myprocessor|my_regfile|valA[30]~644_combout  & (\myprocessor|my_regfile|valA[31]~624_combout  $ (!\myprocessor|ALUSrc_mux|F[31]~30_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[30]~29_combout ),
	.datab(\myprocessor|my_regfile|valA[31]~624_combout ),
	.datac(\myprocessor|my_regfile|valA[30]~644_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[31]~30_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[7]~19 .lut_mask = 16'h8421;
defparam \myprocessor|Jr_mux|F[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N8
cycloneive_lcell_comb \myprocessor|Jr_mux|F[7]~18 (
// Equation(s):
// \myprocessor|Jr_mux|F[7]~18_combout  = (\myprocessor|my_regfile|valA[29]~604_combout  & (\myprocessor|ALUSrc_mux|F[29]~27_combout  & (\myprocessor|my_regfile|valA[28]~584_combout  $ (!\myprocessor|ALUSrc_mux|F[28]~28_combout )))) # 
// (!\myprocessor|my_regfile|valA[29]~604_combout  & (!\myprocessor|ALUSrc_mux|F[29]~27_combout  & (\myprocessor|my_regfile|valA[28]~584_combout  $ (!\myprocessor|ALUSrc_mux|F[28]~28_combout ))))

	.dataa(\myprocessor|my_regfile|valA[29]~604_combout ),
	.datab(\myprocessor|my_regfile|valA[28]~584_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[28]~28_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[29]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[7]~18 .lut_mask = 16'h8241;
defparam \myprocessor|Jr_mux|F[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N18
cycloneive_lcell_comb \myprocessor|Jr_mux|F[7]~17 (
// Equation(s):
// \myprocessor|Jr_mux|F[7]~17_combout  = (\myprocessor|my_regfile|valA[27]~564_combout  & (\myprocessor|ALUSrc_mux|F[27]~25_combout  & (\myprocessor|my_regfile|valA[26]~544_combout  $ (!\myprocessor|ALUSrc_mux|F[26]~26_combout )))) # 
// (!\myprocessor|my_regfile|valA[27]~564_combout  & (!\myprocessor|ALUSrc_mux|F[27]~25_combout  & (\myprocessor|my_regfile|valA[26]~544_combout  $ (!\myprocessor|ALUSrc_mux|F[26]~26_combout ))))

	.dataa(\myprocessor|my_regfile|valA[27]~564_combout ),
	.datab(\myprocessor|my_regfile|valA[26]~544_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[26]~26_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[27]~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[7]~17 .lut_mask = 16'h8241;
defparam \myprocessor|Jr_mux|F[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N14
cycloneive_lcell_comb \myprocessor|Jr_mux|F[7]~20 (
// Equation(s):
// \myprocessor|Jr_mux|F[7]~20_combout  = (\myprocessor|Jr_mux|F[7]~16_combout  & (\myprocessor|Jr_mux|F[7]~19_combout  & (\myprocessor|Jr_mux|F[7]~18_combout  & \myprocessor|Jr_mux|F[7]~17_combout )))

	.dataa(\myprocessor|Jr_mux|F[7]~16_combout ),
	.datab(\myprocessor|Jr_mux|F[7]~19_combout ),
	.datac(\myprocessor|Jr_mux|F[7]~18_combout ),
	.datad(\myprocessor|Jr_mux|F[7]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[7]~20 .lut_mask = 16'h8000;
defparam \myprocessor|Jr_mux|F[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N10
cycloneive_lcell_comb \myprocessor|Jr_mux|F[7]~3 (
// Equation(s):
// \myprocessor|Jr_mux|F[7]~3_combout  = (\myprocessor|my_regfile|valA[4]~144_combout  & (\myprocessor|ALUSrc_mux|F[4]~6_combout  & (\myprocessor|ALUSrc_mux|F[5]~5_combout  $ (!\myprocessor|my_regfile|valA[5]~164_combout )))) # 
// (!\myprocessor|my_regfile|valA[4]~144_combout  & (!\myprocessor|ALUSrc_mux|F[4]~6_combout  & (\myprocessor|ALUSrc_mux|F[5]~5_combout  $ (!\myprocessor|my_regfile|valA[5]~164_combout ))))

	.dataa(\myprocessor|my_regfile|valA[4]~144_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[4]~6_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[5]~5_combout ),
	.datad(\myprocessor|my_regfile|valA[5]~164_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[7]~3 .lut_mask = 16'h9009;
defparam \myprocessor|Jr_mux|F[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N16
cycloneive_lcell_comb \myprocessor|Jr_mux|F[7]~2 (
// Equation(s):
// \myprocessor|Jr_mux|F[7]~2_combout  = (\myprocessor|ALUSrc_mux|F[2]~4_combout  & (\myprocessor|my_regfile|valA[2]~104_combout  & (\myprocessor|ALUSrc_mux|F[3]~3_combout  $ (!\myprocessor|my_regfile|valA[3]~124_combout )))) # 
// (!\myprocessor|ALUSrc_mux|F[2]~4_combout  & (!\myprocessor|my_regfile|valA[2]~104_combout  & (\myprocessor|ALUSrc_mux|F[3]~3_combout  $ (!\myprocessor|my_regfile|valA[3]~124_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[2]~4_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[3]~3_combout ),
	.datac(\myprocessor|my_regfile|valA[2]~104_combout ),
	.datad(\myprocessor|my_regfile|valA[3]~124_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[7]~2 .lut_mask = 16'h8421;
defparam \myprocessor|Jr_mux|F[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
cycloneive_lcell_comb \myprocessor|my_alu|isEqual~0 (
// Equation(s):
// \myprocessor|my_alu|isEqual~0_combout  = \myprocessor|my_regfile|valA[16]~84_combout  $ (((\myprocessor|my_control|ALUSrc~0_combout  & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]))) # (!\myprocessor|my_control|ALUSrc~0_combout  & 
// (\myprocessor|my_regfile|valB[16]~155_combout ))))

	.dataa(\myprocessor|my_regfile|valB[16]~155_combout ),
	.datab(\myprocessor|my_control|ALUSrc~0_combout ),
	.datac(\myprocessor|my_regfile|valA[16]~84_combout ),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\myprocessor|my_alu|isEqual~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|isEqual~0 .lut_mask = 16'h1ED2;
defparam \myprocessor|my_alu|isEqual~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \myprocessor|Jr_mux|F[7]~0 (
// Equation(s):
// \myprocessor|Jr_mux|F[7]~0_combout  = (\myprocessor|my_regfile|valA[1]~44_combout  & (\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|ALUSrc_mux|F[0]~1_combout  $ (!\myprocessor|my_regfile|valA[0]~24_combout )))) # 
// (!\myprocessor|my_regfile|valA[1]~44_combout  & (!\myprocessor|ALUSrc_mux|F[1]~0_combout  & (\myprocessor|ALUSrc_mux|F[0]~1_combout  $ (!\myprocessor|my_regfile|valA[0]~24_combout ))))

	.dataa(\myprocessor|my_regfile|valA[1]~44_combout ),
	.datab(\myprocessor|ALUSrc_mux|F[0]~1_combout ),
	.datac(\myprocessor|my_regfile|valA[0]~24_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[1]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[7]~0 .lut_mask = 16'h8241;
defparam \myprocessor|Jr_mux|F[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N14
cycloneive_lcell_comb \myprocessor|Jr_mux|F[7]~1 (
// Equation(s):
// \myprocessor|Jr_mux|F[7]~1_combout  = (!\myprocessor|my_alu|isEqual~0_combout  & (\myprocessor|Jr_mux|F[7]~0_combout  & (\myprocessor|ALUSrc_mux|F[17]~2_combout  $ (!\myprocessor|my_regfile|valA[17]~64_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[17]~2_combout ),
	.datab(\myprocessor|my_alu|isEqual~0_combout ),
	.datac(\myprocessor|Jr_mux|F[7]~0_combout ),
	.datad(\myprocessor|my_regfile|valA[17]~64_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[7]~1 .lut_mask = 16'h2010;
defparam \myprocessor|Jr_mux|F[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N8
cycloneive_lcell_comb \myprocessor|Jr_mux|F[7]~5 (
// Equation(s):
// \myprocessor|Jr_mux|F[7]~5_combout  = (\myprocessor|ALUSrc_mux|F[9]~9_combout  & (\myprocessor|my_regfile|valA[9]~244_combout  & (\myprocessor|my_regfile|valA[8]~224_combout  $ (!\myprocessor|ALUSrc_mux|F[8]~10_combout )))) # 
// (!\myprocessor|ALUSrc_mux|F[9]~9_combout  & (!\myprocessor|my_regfile|valA[9]~244_combout  & (\myprocessor|my_regfile|valA[8]~224_combout  $ (!\myprocessor|ALUSrc_mux|F[8]~10_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[9]~9_combout ),
	.datab(\myprocessor|my_regfile|valA[8]~224_combout ),
	.datac(\myprocessor|my_regfile|valA[9]~244_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[8]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[7]~5 .lut_mask = 16'h8421;
defparam \myprocessor|Jr_mux|F[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N24
cycloneive_lcell_comb \myprocessor|Jr_mux|F[7]~6 (
// Equation(s):
// \myprocessor|Jr_mux|F[7]~6_combout  = (\myprocessor|my_regfile|valA[11]~284_combout  & (\myprocessor|ALUSrc_mux|F[11]~11_combout  & (\myprocessor|my_regfile|valA[10]~264_combout  $ (!\myprocessor|ALUSrc_mux|F[10]~12_combout )))) # 
// (!\myprocessor|my_regfile|valA[11]~284_combout  & (!\myprocessor|ALUSrc_mux|F[11]~11_combout  & (\myprocessor|my_regfile|valA[10]~264_combout  $ (!\myprocessor|ALUSrc_mux|F[10]~12_combout ))))

	.dataa(\myprocessor|my_regfile|valA[11]~284_combout ),
	.datab(\myprocessor|my_regfile|valA[10]~264_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[11]~11_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[10]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[7]~6 .lut_mask = 16'h8421;
defparam \myprocessor|Jr_mux|F[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N4
cycloneive_lcell_comb \myprocessor|Jr_mux|F[7]~4 (
// Equation(s):
// \myprocessor|Jr_mux|F[7]~4_combout  = (\myprocessor|ALUSrc_mux|F[6]~8_combout  & (\myprocessor|my_regfile|valA[6]~184_combout  & (\myprocessor|my_regfile|valA[7]~204_combout  $ (!\myprocessor|ALUSrc_mux|F[7]~7_combout )))) # 
// (!\myprocessor|ALUSrc_mux|F[6]~8_combout  & (!\myprocessor|my_regfile|valA[6]~184_combout  & (\myprocessor|my_regfile|valA[7]~204_combout  $ (!\myprocessor|ALUSrc_mux|F[7]~7_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[6]~8_combout ),
	.datab(\myprocessor|my_regfile|valA[7]~204_combout ),
	.datac(\myprocessor|ALUSrc_mux|F[7]~7_combout ),
	.datad(\myprocessor|my_regfile|valA[6]~184_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[7]~4 .lut_mask = 16'h8241;
defparam \myprocessor|Jr_mux|F[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N18
cycloneive_lcell_comb \myprocessor|Jr_mux|F[7]~7 (
// Equation(s):
// \myprocessor|Jr_mux|F[7]~7_combout  = (\myprocessor|ALUSrc_mux|F[13]~13_combout  & (\myprocessor|my_regfile|valA[13]~324_combout  & (\myprocessor|my_regfile|valA[12]~304_combout  $ (!\myprocessor|ALUSrc_mux|F[12]~14_combout )))) # 
// (!\myprocessor|ALUSrc_mux|F[13]~13_combout  & (!\myprocessor|my_regfile|valA[13]~324_combout  & (\myprocessor|my_regfile|valA[12]~304_combout  $ (!\myprocessor|ALUSrc_mux|F[12]~14_combout ))))

	.dataa(\myprocessor|ALUSrc_mux|F[13]~13_combout ),
	.datab(\myprocessor|my_regfile|valA[13]~324_combout ),
	.datac(\myprocessor|my_regfile|valA[12]~304_combout ),
	.datad(\myprocessor|ALUSrc_mux|F[12]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[7]~7 .lut_mask = 16'h9009;
defparam \myprocessor|Jr_mux|F[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N6
cycloneive_lcell_comb \myprocessor|Jr_mux|F[7]~8 (
// Equation(s):
// \myprocessor|Jr_mux|F[7]~8_combout  = (\myprocessor|Jr_mux|F[7]~5_combout  & (\myprocessor|Jr_mux|F[7]~6_combout  & (\myprocessor|Jr_mux|F[7]~4_combout  & \myprocessor|Jr_mux|F[7]~7_combout )))

	.dataa(\myprocessor|Jr_mux|F[7]~5_combout ),
	.datab(\myprocessor|Jr_mux|F[7]~6_combout ),
	.datac(\myprocessor|Jr_mux|F[7]~4_combout ),
	.datad(\myprocessor|Jr_mux|F[7]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[7]~8 .lut_mask = 16'h8000;
defparam \myprocessor|Jr_mux|F[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N8
cycloneive_lcell_comb \myprocessor|Jr_mux|F[7]~9 (
// Equation(s):
// \myprocessor|Jr_mux|F[7]~9_combout  = (\myprocessor|Jr_mux|F[7]~3_combout  & (\myprocessor|Jr_mux|F[7]~2_combout  & (\myprocessor|Jr_mux|F[7]~1_combout  & \myprocessor|Jr_mux|F[7]~8_combout )))

	.dataa(\myprocessor|Jr_mux|F[7]~3_combout ),
	.datab(\myprocessor|Jr_mux|F[7]~2_combout ),
	.datac(\myprocessor|Jr_mux|F[7]~1_combout ),
	.datad(\myprocessor|Jr_mux|F[7]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[7]~9 .lut_mask = 16'h8000;
defparam \myprocessor|Jr_mux|F[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N24
cycloneive_lcell_comb \myprocessor|Jr_mux|F[7]~21 (
// Equation(s):
// \myprocessor|Jr_mux|F[7]~21_combout  = (\myprocessor|Jr_mux|F[7]~15_combout  & (\myprocessor|Jr_mux|F[7]~10_combout  & (\myprocessor|Jr_mux|F[7]~20_combout  & \myprocessor|Jr_mux|F[7]~9_combout )))

	.dataa(\myprocessor|Jr_mux|F[7]~15_combout ),
	.datab(\myprocessor|Jr_mux|F[7]~10_combout ),
	.datac(\myprocessor|Jr_mux|F[7]~20_combout ),
	.datad(\myprocessor|Jr_mux|F[7]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[7]~21 .lut_mask = 16'h8000;
defparam \myprocessor|Jr_mux|F[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N16
cycloneive_lcell_comb \myprocessor|Jr_mux|F[7]~23 (
// Equation(s):
// \myprocessor|Jr_mux|F[7]~23_combout  = (\myprocessor|Jr_mux|F[7]~21_combout ) # ((\myprocessor|Jr_mux|F[7]~22_combout  & (\myprocessor|my_alu|adder_inst|upper|F[15]~0_combout  $ (\myprocessor|my_alu|adder_inst|signed_overflow~1_combout ))))

	.dataa(\myprocessor|Jr_mux|F[7]~22_combout ),
	.datab(\myprocessor|my_alu|adder_inst|upper|F[15]~0_combout ),
	.datac(\myprocessor|my_alu|adder_inst|signed_overflow~1_combout ),
	.datad(\myprocessor|Jr_mux|F[7]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[7]~23 .lut_mask = 16'hFF28;
defparam \myprocessor|Jr_mux|F[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N18
cycloneive_lcell_comb \myprocessor|Jr_mux|F[1]~40 (
// Equation(s):
// \myprocessor|Jr_mux|F[1]~40_combout  = (\myprocessor|Jr_mux|F[7]~23_combout ) # (\myprocessor|my_control|Jr~0_combout )

	.dataa(gnd),
	.datab(\myprocessor|Jr_mux|F[7]~23_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_control|Jr~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[1]~40 .lut_mask = 16'hFFCC;
defparam \myprocessor|Jr_mux|F[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N6
cycloneive_lcell_comb \myprocessor|Jr_mux|F[0]~54 (
// Equation(s):
// \myprocessor|Jr_mux|F[0]~54_combout  = (\myprocessor|Jr_mux|F[1]~39_combout  & ((\myprocessor|my_regfile|valB[0]~115_combout ))) # (!\myprocessor|Jr_mux|F[1]~39_combout  & (\myprocessor|PCNew[0]~0_combout ))

	.dataa(\myprocessor|PCNew[0]~0_combout ),
	.datab(\myprocessor|Jr_mux|F[1]~39_combout ),
	.datac(\myprocessor|my_regfile|valB[0]~115_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[0]~54_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[0]~54 .lut_mask = 16'hE2E2;
defparam \myprocessor|Jr_mux|F[0]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N26
cycloneive_lcell_comb \myprocessor|Jr_mux|F[0]~55 (
// Equation(s):
// \myprocessor|Jr_mux|F[0]~55_combout  = (\myprocessor|Jr_mux|F[1]~40_combout  & (\myprocessor|Jr_mux|F[0]~54_combout  $ (((!\myprocessor|Jr_mux|F[1]~39_combout  & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [0]))))) # 
// (!\myprocessor|Jr_mux|F[1]~40_combout  & ((\myprocessor|Jr_mux|F[1]~39_combout  & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [0])) # (!\myprocessor|Jr_mux|F[1]~39_combout  & ((\myprocessor|Jr_mux|F[0]~54_combout )))))

	.dataa(\myprocessor|Jr_mux|F[1]~40_combout ),
	.datab(\myprocessor|Jr_mux|F[1]~39_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datad(\myprocessor|Jr_mux|F[0]~54_combout ),
	.cin(gnd),
	.combout(\myprocessor|Jr_mux|F[0]~55_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|Jr_mux|F[0]~55 .lut_mask = 16'hDB60;
defparam \myprocessor|Jr_mux|F[0]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N16
cycloneive_lcell_comb \myprocessor|reset_mux|F~0 (
// Equation(s):
// \myprocessor|reset_mux|F~0_combout  = (\resetn~input_o  & \myprocessor|Jr_mux|F[0]~55_combout )

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(gnd),
	.datad(\myprocessor|Jr_mux|F[0]~55_combout ),
	.cin(gnd),
	.combout(\myprocessor|reset_mux|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|reset_mux|F~0 .lut_mask = 16'hCC00;
defparam \myprocessor|reset_mux|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N18
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~24 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~24_combout  = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14]) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [13] 
// & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~24 .lut_mask = 16'h0E0A;
defparam \myprocessor|my_regfile|valB[18]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~25 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~25_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22] & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23])

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(gnd),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~25 .lut_mask = 16'hA0A0;
defparam \myprocessor|my_regfile|valB[18]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N6
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~26 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~26_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [24]) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] $ 
// (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]))))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~26 .lut_mask = 16'hAEEA;
defparam \myprocessor|my_regfile|valB[18]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N8
cycloneive_lcell_comb \myprocessor|my_regfile|valB[18]~27 (
// Equation(s):
// \myprocessor|my_regfile|valB[18]~27_combout  = (\myprocessor|my_regfile|valB[18]~24_combout ) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & ((\myprocessor|my_regfile|valB[18]~25_combout ) # 
// (\myprocessor|my_regfile|valB[18]~26_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~24_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~25_combout ),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\myprocessor|my_regfile|valB[18]~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[18]~27 .lut_mask = 16'hFAEA;
defparam \myprocessor|my_regfile|valB[18]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[7]~239 (
// Equation(s):
// \myprocessor|my_regfile|valB[7]~239_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout ) # ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:7:r~q )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  
// & (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:7:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:13:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|my_regfile|regs:15:reg_array|r|bits:7:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[7]~239_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[7]~239 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[7]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N20
cycloneive_lcell_comb \myprocessor|my_regfile|valB[7]~240 (
// Equation(s):
// \myprocessor|my_regfile|valB[7]~240_combout  = (\myprocessor|my_regfile|valB[7]~239_combout  & (((\myprocessor|my_regfile|regs:14:reg_array|r|bits:7:r~q )) # (!\myprocessor|my_regfile|valB[18]~19_combout ))) # (!\myprocessor|my_regfile|valB[7]~239_combout 
//  & (\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:7:r~q )))

	.dataa(\myprocessor|my_regfile|valB[7]~239_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datac(\myprocessor|my_regfile|regs:12:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|my_regfile|regs:14:reg_array|r|bits:7:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[7]~240_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[7]~240 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valB[7]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[7]~241 (
// Equation(s):
// \myprocessor|my_regfile|valB[7]~241_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[18]~27_combout ) # ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:7:r~q )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  
// & (!\myprocessor|my_regfile|valB[18]~27_combout  & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:7:r~q )))

	.dataa(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:10:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|my_regfile|regs:9:reg_array|r|bits:7:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[7]~241_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[7]~241 .lut_mask = 16'hBA98;
defparam \myprocessor|my_regfile|valB[7]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[7]~242 (
// Equation(s):
// \myprocessor|my_regfile|valB[7]~242_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[7]~241_combout  & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:7:r~q ))) # (!\myprocessor|my_regfile|valB[7]~241_combout  & 
// (\myprocessor|my_regfile|valB[7]~240_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[7]~241_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[7]~240_combout ),
	.datac(\myprocessor|my_regfile|regs:11:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|my_regfile|valB[7]~241_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[7]~242_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[7]~242 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[7]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N4
cycloneive_lcell_comb \myprocessor|my_regfile|valB[7]~247 (
// Equation(s):
// \myprocessor|my_regfile|valB[7]~247_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:7:r~q ) # ((\myprocessor|my_regfile|valB[18]~19_combout )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  
// & (((\myprocessor|my_regfile|regs:21:reg_array|r|bits:7:r~q  & !\myprocessor|my_regfile|valB[18]~19_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datab(\myprocessor|my_regfile|regs:23:reg_array|r|bits:7:r~q ),
	.datac(\myprocessor|my_regfile|regs:21:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[7]~247_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[7]~247 .lut_mask = 16'hAAD8;
defparam \myprocessor|my_regfile|valB[7]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N22
cycloneive_lcell_comb \myprocessor|my_regfile|valB[7]~248 (
// Equation(s):
// \myprocessor|my_regfile|valB[7]~248_combout  = (\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|valB[7]~247_combout  & (\myprocessor|my_regfile|regs:22:reg_array|r|bits:7:r~q )) # (!\myprocessor|my_regfile|valB[7]~247_combout  & 
// ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:7:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~19_combout  & (\myprocessor|my_regfile|valB[7]~247_combout ))

	.dataa(\myprocessor|my_regfile|valB[18]~19_combout ),
	.datab(\myprocessor|my_regfile|valB[7]~247_combout ),
	.datac(\myprocessor|my_regfile|regs:22:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|my_regfile|regs:20:reg_array|r|bits:7:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[7]~248_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[7]~248 .lut_mask = 16'hE6C4;
defparam \myprocessor|my_regfile|valB[7]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N16
cycloneive_lcell_comb \myprocessor|my_regfile|valB[7]~249 (
// Equation(s):
// \myprocessor|my_regfile|valB[7]~249_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:7:r~q ) # ((\myprocessor|my_regfile|valB[18]~27_combout )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  
// & (((\myprocessor|my_regfile|regs:18:reg_array|r|bits:7:r~q  & !\myprocessor|my_regfile|valB[18]~27_combout ))))

	.dataa(\myprocessor|my_regfile|regs:17:reg_array|r|bits:7:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:18:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[7]~249_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[7]~249 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valB[7]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[7]~250 (
// Equation(s):
// \myprocessor|my_regfile|valB[7]~250_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[7]~249_combout  & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:7:r~q ))) # (!\myprocessor|my_regfile|valB[7]~249_combout  & 
// (\myprocessor|my_regfile|valB[7]~248_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & (((\myprocessor|my_regfile|valB[7]~249_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datab(\myprocessor|my_regfile|valB[7]~248_combout ),
	.datac(\myprocessor|my_regfile|regs:19:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|my_regfile|valB[7]~249_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[7]~250_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[7]~250 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[7]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[7]~243 (
// Equation(s):
// \myprocessor|my_regfile|valB[7]~243_combout  = (\myprocessor|my_regfile|valB[18]~21_combout  & (((\myprocessor|my_regfile|valB[18]~19_combout )))) # (!\myprocessor|my_regfile|valB[18]~21_combout  & ((\myprocessor|my_regfile|valB[18]~19_combout  & 
// (\myprocessor|my_regfile|regs:28:reg_array|r|bits:7:r~q )) # (!\myprocessor|my_regfile|valB[18]~19_combout  & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:7:r~q )))))

	.dataa(\myprocessor|my_regfile|regs:28:reg_array|r|bits:7:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~21_combout ),
	.datac(\myprocessor|my_regfile|regs:29:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[7]~243_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[7]~243 .lut_mask = 16'hEE30;
defparam \myprocessor|my_regfile|valB[7]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N30
cycloneive_lcell_comb \myprocessor|my_regfile|valB[7]~244 (
// Equation(s):
// \myprocessor|my_regfile|valB[7]~244_combout  = (\myprocessor|my_regfile|valB[7]~243_combout  & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:7:r~q ) # (!\myprocessor|my_regfile|valB[18]~21_combout )))) # (!\myprocessor|my_regfile|valB[7]~243_combout 
//  & (\myprocessor|my_regfile|regs:31:reg_array|r|bits:7:r~q  & ((\myprocessor|my_regfile|valB[18]~21_combout ))))

	.dataa(\myprocessor|my_regfile|valB[7]~243_combout ),
	.datab(\myprocessor|my_regfile|regs:31:reg_array|r|bits:7:r~q ),
	.datac(\myprocessor|my_regfile|regs:30:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[7]~244_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[7]~244 .lut_mask = 16'hE4AA;
defparam \myprocessor|my_regfile|valB[7]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[7]~245 (
// Equation(s):
// \myprocessor|my_regfile|valB[7]~245_combout  = (\myprocessor|my_regfile|valB[18]~27_combout  & ((\myprocessor|my_regfile|valB[7]~244_combout ) # ((\myprocessor|my_regfile|valB[18]~31_combout )))) # (!\myprocessor|my_regfile|valB[18]~27_combout  & 
// (((\myprocessor|my_regfile|regs:26:reg_array|r|bits:7:r~q  & !\myprocessor|my_regfile|valB[18]~31_combout ))))

	.dataa(\myprocessor|my_regfile|valB[7]~244_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~27_combout ),
	.datac(\myprocessor|my_regfile|regs:26:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[7]~245_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[7]~245 .lut_mask = 16'hCCB8;
defparam \myprocessor|my_regfile|valB[7]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[7]~246 (
// Equation(s):
// \myprocessor|my_regfile|valB[7]~246_combout  = (\myprocessor|my_regfile|valB[18]~31_combout  & ((\myprocessor|my_regfile|valB[7]~245_combout  & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:7:r~q ))) # (!\myprocessor|my_regfile|valB[7]~245_combout  & 
// (\myprocessor|my_regfile|regs:25:reg_array|r|bits:7:r~q )))) # (!\myprocessor|my_regfile|valB[18]~31_combout  & (((\myprocessor|my_regfile|valB[7]~245_combout ))))

	.dataa(\myprocessor|my_regfile|regs:25:reg_array|r|bits:7:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~31_combout ),
	.datac(\myprocessor|my_regfile|regs:27:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|my_regfile|valB[7]~245_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[7]~246_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[7]~246 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[7]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[7]~251 (
// Equation(s):
// \myprocessor|my_regfile|valB[7]~251_combout  = (\myprocessor|RegTar_mux|F[3]~0_combout  & (((\myprocessor|my_regfile|valB[18]~35_combout ) # (\myprocessor|my_regfile|valB[7]~246_combout )))) # (!\myprocessor|RegTar_mux|F[3]~0_combout  & 
// (\myprocessor|my_regfile|valB[7]~250_combout  & (!\myprocessor|my_regfile|valB[18]~35_combout )))

	.dataa(\myprocessor|my_regfile|valB[7]~250_combout ),
	.datab(\myprocessor|RegTar_mux|F[3]~0_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datad(\myprocessor|my_regfile|valB[7]~246_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[7]~251_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[7]~251 .lut_mask = 16'hCEC2;
defparam \myprocessor|my_regfile|valB[7]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N28
cycloneive_lcell_comb \myprocessor|my_regfile|valB[7]~252 (
// Equation(s):
// \myprocessor|my_regfile|valB[7]~252_combout  = (\myprocessor|my_regfile|valB[18]~35_combout  & ((\myprocessor|my_regfile|valB[7]~251_combout  & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:7:r~q ))) # (!\myprocessor|my_regfile|valB[7]~251_combout  & 
// (\myprocessor|my_regfile|regs:16:reg_array|r|bits:7:r~q )))) # (!\myprocessor|my_regfile|valB[18]~35_combout  & (((\myprocessor|my_regfile|valB[7]~251_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~35_combout ),
	.datab(\myprocessor|my_regfile|regs:16:reg_array|r|bits:7:r~q ),
	.datac(\myprocessor|my_regfile|regs:24:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|my_regfile|valB[7]~251_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[7]~252_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[7]~252 .lut_mask = 16'hF588;
defparam \myprocessor|my_regfile|valB[7]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N26
cycloneive_lcell_comb \myprocessor|my_regfile|valB[7]~253 (
// Equation(s):
// \myprocessor|my_regfile|valB[7]~253_combout  = (\myprocessor|my_regfile|valB[18]~63_combout  & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:7:r~q ) # ((!\myprocessor|my_regfile|valB[18]~66_combout )))) # (!\myprocessor|my_regfile|valB[18]~63_combout  
// & (((\myprocessor|my_regfile|regs:5:reg_array|r|bits:7:r~q  & \myprocessor|my_regfile|valB[18]~66_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~63_combout ),
	.datab(\myprocessor|my_regfile|regs:4:reg_array|r|bits:7:r~q ),
	.datac(\myprocessor|my_regfile|regs:5:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|my_regfile|valB[18]~66_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[7]~253_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[7]~253 .lut_mask = 16'hD8AA;
defparam \myprocessor|my_regfile|valB[7]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N24
cycloneive_lcell_comb \myprocessor|my_regfile|valB[7]~254 (
// Equation(s):
// \myprocessor|my_regfile|valB[7]~254_combout  = (\myprocessor|my_regfile|valB[7]~253_combout  & (((\myprocessor|my_regfile|regs:6:reg_array|r|bits:7:r~q )) # (!\myprocessor|my_regfile|valB[18]~67_combout ))) # (!\myprocessor|my_regfile|valB[7]~253_combout  
// & (\myprocessor|my_regfile|valB[18]~67_combout  & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:7:r~q )))

	.dataa(\myprocessor|my_regfile|valB[7]~253_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~67_combout ),
	.datac(\myprocessor|my_regfile|regs:7:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|my_regfile|regs:6:reg_array|r|bits:7:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[7]~254_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[7]~254 .lut_mask = 16'hEA62;
defparam \myprocessor|my_regfile|valB[7]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N12
cycloneive_lcell_comb \myprocessor|my_regfile|valB[7]~255 (
// Equation(s):
// \myprocessor|my_regfile|valB[7]~255_combout  = (\myprocessor|my_regfile|valB[18]~50_combout  & ((\myprocessor|my_regfile|valB[18]~52_combout ) # ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:7:r~q )))) # (!\myprocessor|my_regfile|valB[18]~50_combout  
// & (!\myprocessor|my_regfile|valB[18]~52_combout  & ((\myprocessor|my_regfile|valB[7]~254_combout ))))

	.dataa(\myprocessor|my_regfile|valB[18]~50_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datac(\myprocessor|my_regfile|regs:2:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|my_regfile|valB[7]~254_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[7]~255_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[7]~255 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_regfile|valB[7]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N2
cycloneive_lcell_comb \myprocessor|my_regfile|valB[7]~256 (
// Equation(s):
// \myprocessor|my_regfile|valB[7]~256_combout  = (\myprocessor|my_regfile|valB[18]~52_combout  & ((\myprocessor|my_regfile|valB[7]~255_combout  & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:7:r~q )) # (!\myprocessor|my_regfile|valB[7]~255_combout  & 
// ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:7:r~q ))))) # (!\myprocessor|my_regfile|valB[18]~52_combout  & (((\myprocessor|my_regfile|valB[7]~255_combout ))))

	.dataa(\myprocessor|my_regfile|regs:1:reg_array|r|bits:7:r~q ),
	.datab(\myprocessor|my_regfile|valB[18]~52_combout ),
	.datac(\myprocessor|my_regfile|regs:3:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|my_regfile|valB[7]~255_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[7]~256_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[7]~256 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_regfile|valB[7]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[7]~257 (
// Equation(s):
// \myprocessor|my_regfile|valB[7]~257_combout  = (\myprocessor|my_regfile|valB[18]~42_combout  & ((\myprocessor|my_regfile|valB[7]~252_combout ) # ((\myprocessor|my_regfile|valB[18]~47_combout )))) # (!\myprocessor|my_regfile|valB[18]~42_combout  & 
// (((!\myprocessor|my_regfile|valB[18]~47_combout  & \myprocessor|my_regfile|valB[7]~256_combout ))))

	.dataa(\myprocessor|my_regfile|valB[7]~252_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~42_combout ),
	.datac(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datad(\myprocessor|my_regfile|valB[7]~256_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[7]~257_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[7]~257 .lut_mask = 16'hCBC8;
defparam \myprocessor|my_regfile|valB[7]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N10
cycloneive_lcell_comb \myprocessor|my_regfile|valB[7]~258 (
// Equation(s):
// \myprocessor|my_regfile|valB[7]~258_combout  = (\myprocessor|my_regfile|valB[18]~47_combout  & ((\myprocessor|my_regfile|valB[7]~257_combout  & ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:7:r~q ))) # (!\myprocessor|my_regfile|valB[7]~257_combout  & 
// (\myprocessor|my_regfile|valB[7]~242_combout )))) # (!\myprocessor|my_regfile|valB[18]~47_combout  & (((\myprocessor|my_regfile|valB[7]~257_combout ))))

	.dataa(\myprocessor|my_regfile|valB[7]~242_combout ),
	.datab(\myprocessor|my_regfile|valB[18]~47_combout ),
	.datac(\myprocessor|my_regfile|regs:8:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|my_regfile|valB[7]~257_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|valB[7]~258_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|valB[7]~258 .lut_mask = 16'hF388;
defparam \myprocessor|my_regfile|valB[7]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N24
cycloneive_lcell_comb \mylcd|Equal0~0 (
// Equation(s):
// \mylcd|Equal0~0_combout  = (!\myprocessor|my_regfile|valB[6]~278_combout  & !\myprocessor|my_regfile|valB[5]~218_combout )

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valB[6]~278_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|valB[5]~218_combout ),
	.cin(gnd),
	.combout(\mylcd|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal0~0 .lut_mask = 16'h0033;
defparam \mylcd|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N28
cycloneive_lcell_comb \myprocessor|my_control|display~0 (
// Equation(s):
// \myprocessor|my_control|display~0_combout  = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29] & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27] & 
// \myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\myprocessor|my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myprocessor|my_control|display~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_control|display~0 .lut_mask = 16'h8000;
defparam \myprocessor|my_control|display~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N10
cycloneive_lcell_comb \mylcd|Equal0~1 (
// Equation(s):
// \mylcd|Equal0~1_combout  = (!\myprocessor|my_regfile|valB[7]~258_combout  & (!\myprocessor|my_regfile|valB[4]~238_combout  & (\myprocessor|my_regfile|valB[2]~198_combout  & \myprocessor|my_regfile|valB[3]~178_combout )))

	.dataa(\myprocessor|my_regfile|valB[7]~258_combout ),
	.datab(\myprocessor|my_regfile|valB[4]~238_combout ),
	.datac(\myprocessor|my_regfile|valB[2]~198_combout ),
	.datad(\myprocessor|my_regfile|valB[3]~178_combout ),
	.cin(gnd),
	.combout(\mylcd|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal0~1 .lut_mask = 16'h1000;
defparam \mylcd|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N12
cycloneive_lcell_comb \mylcd|Equal0~2 (
// Equation(s):
// \mylcd|Equal0~2_combout  = (\mylcd|Equal0~1_combout  & (\myprocessor|my_regfile|valB[0]~115_combout  & (!\myprocessor|my_regfile|valB[1]~95_combout  & \mylcd|Equal0~0_combout )))

	.dataa(\mylcd|Equal0~1_combout ),
	.datab(\myprocessor|my_regfile|valB[0]~115_combout ),
	.datac(\myprocessor|my_regfile|valB[1]~95_combout ),
	.datad(\mylcd|Equal0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal0~2 .lut_mask = 16'h0800;
defparam \mylcd|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N8
cycloneive_lcell_comb \mylcd|ptr[3]~0 (
// Equation(s):
// \mylcd|ptr[3]~0_combout  = (\myprocessor|my_control|display~0_combout  & ((\mylcd|Equal0~2_combout ) # ((!\myprocessor|my_regfile|valB[7]~258_combout  & !\mylcd|Equal0~0_combout ))))

	.dataa(\myprocessor|my_regfile|valB[7]~258_combout ),
	.datab(\mylcd|Equal0~0_combout ),
	.datac(\myprocessor|my_control|display~0_combout ),
	.datad(\mylcd|Equal0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|ptr[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|ptr[3]~0 .lut_mask = 16'hF010;
defparam \mylcd|ptr[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N12
cycloneive_lcell_comb \mylcd|buf_changed_ack~0 (
// Equation(s):
// \mylcd|buf_changed_ack~0_combout  = (\mylcd|LessThan3~0_combout  & (\mylcd|index [5] & ((\mylcd|buf_changed~q ) # (\mylcd|buf_changed_ack~q ))))

	.dataa(\mylcd|LessThan3~0_combout ),
	.datab(\mylcd|buf_changed~q ),
	.datac(\mylcd|buf_changed_ack~q ),
	.datad(\mylcd|index [5]),
	.cin(gnd),
	.combout(\mylcd|buf_changed_ack~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|buf_changed_ack~0 .lut_mask = 16'hA800;
defparam \mylcd|buf_changed_ack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y40_N13
dffeas \mylcd|buf_changed_ack (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|buf_changed_ack~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|buf_changed_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|buf_changed_ack .is_wysiwyg = "true";
defparam \mylcd|buf_changed_ack .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N4
cycloneive_lcell_comb \mylcd|buf_changed~0 (
// Equation(s):
// \mylcd|buf_changed~0_combout  = (\mylcd|ptr[3]~0_combout ) # ((\mylcd|buf_changed~q  & !\mylcd|buf_changed_ack~q ))

	.dataa(gnd),
	.datab(\mylcd|ptr[3]~0_combout ),
	.datac(\mylcd|buf_changed~q ),
	.datad(\mylcd|buf_changed_ack~q ),
	.cin(gnd),
	.combout(\mylcd|buf_changed~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|buf_changed~0 .lut_mask = 16'hCCFC;
defparam \mylcd|buf_changed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y40_N5
dffeas \mylcd|buf_changed (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|buf_changed~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|buf_changed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|buf_changed .is_wysiwyg = "true";
defparam \mylcd|buf_changed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N6
cycloneive_lcell_comb \mylcd|index~2 (
// Equation(s):
// \mylcd|index~2_combout  = (\mylcd|LessThan3~0_combout  & ((\mylcd|index [5] & ((\mylcd|buf_changed~q ))) # (!\mylcd|index [5] & (\mylcd|state1.D~q )))) # (!\mylcd|LessThan3~0_combout  & (\mylcd|state1.D~q ))

	.dataa(\mylcd|LessThan3~0_combout ),
	.datab(\mylcd|state1.D~q ),
	.datac(\mylcd|buf_changed~q ),
	.datad(\mylcd|index [5]),
	.cin(gnd),
	.combout(\mylcd|index~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index~2 .lut_mask = 16'hE4CC;
defparam \mylcd|index~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N0
cycloneive_lcell_comb \mylcd|index[4]~7 (
// Equation(s):
// \mylcd|index[4]~7_combout  = (\mylcd|index~2_combout  & (\mylcd|Add4~8_combout  & ((\mylcd|LessThan3~1_combout )))) # (!\mylcd|index~2_combout  & (((\mylcd|index [4]))))

	.dataa(\mylcd|index~2_combout ),
	.datab(\mylcd|Add4~8_combout ),
	.datac(\mylcd|index [4]),
	.datad(\mylcd|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\mylcd|index[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[4]~7 .lut_mask = 16'hD850;
defparam \mylcd|index[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y40_N1
dffeas \mylcd|index[4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|index[4]~7_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[4] .is_wysiwyg = "true";
defparam \mylcd|index[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N24
cycloneive_lcell_comb \mylcd|Equal2~0 (
// Equation(s):
// \mylcd|Equal2~0_combout  = (!\mylcd|index [4] & (!\mylcd|index [3] & (!\mylcd|index [5] & !\mylcd|index [2])))

	.dataa(\mylcd|index [4]),
	.datab(\mylcd|index [3]),
	.datac(\mylcd|index [5]),
	.datad(\mylcd|index [2]),
	.cin(gnd),
	.combout(\mylcd|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal2~0 .lut_mask = 16'h0001;
defparam \mylcd|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N22
cycloneive_lcell_comb \mylcd|LessThan2~0 (
// Equation(s):
// \mylcd|LessThan2~0_combout  = (!\mylcd|index [3] & (((!\mylcd|index [1] & !\mylcd|index [0])) # (!\mylcd|index [2])))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|index [2]),
	.datad(\mylcd|index [3]),
	.cin(gnd),
	.combout(\mylcd|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan2~0 .lut_mask = 16'h001F;
defparam \mylcd|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N10
cycloneive_lcell_comb \mylcd|LessThan2~1 (
// Equation(s):
// \mylcd|LessThan2~1_combout  = (!\mylcd|index [5] & ((\mylcd|LessThan2~0_combout ) # (!\mylcd|index [4])))

	.dataa(gnd),
	.datab(\mylcd|LessThan2~0_combout ),
	.datac(\mylcd|index [4]),
	.datad(\mylcd|index [5]),
	.cin(gnd),
	.combout(\mylcd|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan2~1 .lut_mask = 16'h00CF;
defparam \mylcd|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N26
cycloneive_lcell_comb \mylcd|Decoder0~21 (
// Equation(s):
// \mylcd|Decoder0~21_combout  = (!\myprocessor|my_regfile|valB[7]~258_combout  & (!\mylcd|Equal0~2_combout  & ((\myprocessor|my_regfile|valB[5]~218_combout ) # (\myprocessor|my_regfile|valB[6]~278_combout ))))

	.dataa(\myprocessor|my_regfile|valB[5]~218_combout ),
	.datab(\myprocessor|my_regfile|valB[6]~278_combout ),
	.datac(\myprocessor|my_regfile|valB[7]~258_combout ),
	.datad(\mylcd|Equal0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~21 .lut_mask = 16'h000E;
defparam \mylcd|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N22
cycloneive_lcell_comb \mylcd|Decoder0~2 (
// Equation(s):
// \mylcd|Decoder0~2_combout  = (!\mylcd|ptr [0] & (!\mylcd|Equal0~0_combout  & (!\myprocessor|my_regfile|valB[7]~258_combout  & !\mylcd|Equal0~2_combout )))

	.dataa(\mylcd|ptr [0]),
	.datab(\mylcd|Equal0~0_combout ),
	.datac(\myprocessor|my_regfile|valB[7]~258_combout ),
	.datad(\mylcd|Equal0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~2 .lut_mask = 16'h0001;
defparam \mylcd|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N6
cycloneive_lcell_comb \mylcd|ptr[0]~4 (
// Equation(s):
// \mylcd|ptr[0]~4_combout  = (\mylcd|ptr[3]~0_combout  & (\mylcd|Decoder0~2_combout )) # (!\mylcd|ptr[3]~0_combout  & ((\mylcd|ptr [0])))

	.dataa(gnd),
	.datab(\mylcd|Decoder0~2_combout ),
	.datac(\mylcd|ptr [0]),
	.datad(\mylcd|ptr[3]~0_combout ),
	.cin(gnd),
	.combout(\mylcd|ptr[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|ptr[0]~4 .lut_mask = 16'hCCF0;
defparam \mylcd|ptr[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N7
dffeas \mylcd|ptr[0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|ptr[0]~4_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|ptr[0] .is_wysiwyg = "true";
defparam \mylcd|ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N26
cycloneive_lcell_comb \mylcd|ptr[1]~2 (
// Equation(s):
// \mylcd|ptr[1]~2_combout  = (\mylcd|ptr[3]~0_combout  & (\mylcd|Decoder0~21_combout  & (\mylcd|ptr [1] $ (\mylcd|ptr [0])))) # (!\mylcd|ptr[3]~0_combout  & (((\mylcd|ptr [1]))))

	.dataa(\mylcd|Decoder0~21_combout ),
	.datab(\mylcd|ptr[3]~0_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [0]),
	.cin(gnd),
	.combout(\mylcd|ptr[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|ptr[1]~2 .lut_mask = 16'h38B0;
defparam \mylcd|ptr[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N27
dffeas \mylcd|ptr[1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|ptr[1]~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|ptr[1] .is_wysiwyg = "true";
defparam \mylcd|ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N28
cycloneive_lcell_comb \mylcd|Add0~0 (
// Equation(s):
// \mylcd|Add0~0_combout  = \mylcd|ptr [2] $ (((\mylcd|ptr [0] & \mylcd|ptr [1])))

	.dataa(\mylcd|ptr [0]),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add0~0 .lut_mask = 16'h6C6C;
defparam \mylcd|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N24
cycloneive_lcell_comb \mylcd|ptr[2]~1 (
// Equation(s):
// \mylcd|ptr[2]~1_combout  = (\mylcd|ptr[3]~0_combout  & (\mylcd|Decoder0~21_combout  & (\mylcd|Add0~0_combout ))) # (!\mylcd|ptr[3]~0_combout  & (((\mylcd|ptr [2]))))

	.dataa(\mylcd|Decoder0~21_combout ),
	.datab(\mylcd|Add0~0_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr[3]~0_combout ),
	.cin(gnd),
	.combout(\mylcd|ptr[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|ptr[2]~1 .lut_mask = 16'h88F0;
defparam \mylcd|ptr[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N25
dffeas \mylcd|ptr[2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|ptr[2]~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|ptr[2] .is_wysiwyg = "true";
defparam \mylcd|ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N30
cycloneive_lcell_comb \mylcd|Add0~1 (
// Equation(s):
// \mylcd|Add0~1_combout  = \mylcd|ptr [3] $ (((\mylcd|ptr [1] & (\mylcd|ptr [2] & \mylcd|ptr [0]))))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [3]),
	.datad(\mylcd|ptr [0]),
	.cin(gnd),
	.combout(\mylcd|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add0~1 .lut_mask = 16'h78F0;
defparam \mylcd|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N4
cycloneive_lcell_comb \mylcd|ptr[3]~3 (
// Equation(s):
// \mylcd|ptr[3]~3_combout  = (\mylcd|ptr[3]~0_combout  & (\mylcd|Decoder0~21_combout  & (\mylcd|Add0~1_combout ))) # (!\mylcd|ptr[3]~0_combout  & (((\mylcd|ptr [3]))))

	.dataa(\mylcd|Decoder0~21_combout ),
	.datab(\mylcd|Add0~1_combout ),
	.datac(\mylcd|ptr [3]),
	.datad(\mylcd|ptr[3]~0_combout ),
	.cin(gnd),
	.combout(\mylcd|ptr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|ptr[3]~3 .lut_mask = 16'h88F0;
defparam \mylcd|ptr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N5
dffeas \mylcd|ptr[3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|ptr[3]~3_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|ptr[3] .is_wysiwyg = "true";
defparam \mylcd|ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N8
cycloneive_lcell_comb \mylcd|Decoder0~7 (
// Equation(s):
// \mylcd|Decoder0~7_combout  = (\mylcd|ptr [0] & (!\mylcd|ptr [3] & \mylcd|Decoder0~21_combout ))

	.dataa(\mylcd|ptr [0]),
	.datab(\mylcd|ptr [3]),
	.datac(\mylcd|Decoder0~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~7 .lut_mask = 16'h2020;
defparam \mylcd|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N18
cycloneive_lcell_comb \mylcd|line2~30 (
// Equation(s):
// \mylcd|line2~30_combout  = (\mylcd|ptr [2] & (\mylcd|Decoder0~7_combout  & (\myprocessor|my_regfile|valB[0]~115_combout  & !\mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~7_combout ),
	.datac(\myprocessor|my_regfile|valB[0]~115_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~30_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~30 .lut_mask = 16'h0080;
defparam \mylcd|line2~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N4
cycloneive_lcell_comb \mylcd|Decoder0~20 (
// Equation(s):
// \mylcd|Decoder0~20_combout  = (\mylcd|Decoder0~7_combout  & (\mylcd|ptr [2] & !\mylcd|ptr [1]))

	.dataa(\mylcd|Decoder0~7_combout ),
	.datab(gnd),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~20 .lut_mask = 16'h00A0;
defparam \mylcd|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N2
cycloneive_lcell_comb \mylcd|process_0~1 (
// Equation(s):
// \mylcd|process_0~1_combout  = (!\mylcd|ptr [3] & (!\mylcd|ptr [0] & (!\mylcd|ptr [2] & !\mylcd|ptr [1])))

	.dataa(\mylcd|ptr [3]),
	.datab(\mylcd|ptr [0]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|process_0~1 .lut_mask = 16'h0001;
defparam \mylcd|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N6
cycloneive_lcell_comb \mylcd|printed_crlf~0 (
// Equation(s):
// \mylcd|printed_crlf~0_combout  = (\mylcd|Equal0~2_combout ) # ((\mylcd|printed_crlf~q  & ((\myprocessor|my_regfile|valB[7]~258_combout ) # (\mylcd|Equal0~0_combout ))))

	.dataa(\myprocessor|my_regfile|valB[7]~258_combout ),
	.datab(\mylcd|Equal0~0_combout ),
	.datac(\mylcd|printed_crlf~q ),
	.datad(\mylcd|Equal0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|printed_crlf~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|printed_crlf~0 .lut_mask = 16'hFFE0;
defparam \mylcd|printed_crlf~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N7
dffeas \mylcd|printed_crlf (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|printed_crlf~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_control|display~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|printed_crlf~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|printed_crlf .is_wysiwyg = "true";
defparam \mylcd|printed_crlf .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N0
cycloneive_lcell_comb \mylcd|process_0~0 (
// Equation(s):
// \mylcd|process_0~0_combout  = (!\myprocessor|my_regfile|valB[7]~258_combout  & (!\mylcd|printed_crlf~q  & ((\myprocessor|my_regfile|valB[5]~218_combout ) # (\myprocessor|my_regfile|valB[6]~278_combout ))))

	.dataa(\myprocessor|my_regfile|valB[5]~218_combout ),
	.datab(\myprocessor|my_regfile|valB[6]~278_combout ),
	.datac(\myprocessor|my_regfile|valB[7]~258_combout ),
	.datad(\mylcd|printed_crlf~q ),
	.cin(gnd),
	.combout(\mylcd|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|process_0~0 .lut_mask = 16'h000E;
defparam \mylcd|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N16
cycloneive_lcell_comb \mylcd|process_0~2 (
// Equation(s):
// \mylcd|process_0~2_combout  = (\mylcd|Equal0~2_combout ) # ((\mylcd|process_0~1_combout  & \mylcd|process_0~0_combout ))

	.dataa(\mylcd|Equal0~2_combout ),
	.datab(\mylcd|process_0~1_combout ),
	.datac(gnd),
	.datad(\mylcd|process_0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|process_0~2 .lut_mask = 16'hEEAA;
defparam \mylcd|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N20
cycloneive_lcell_comb \mylcd|line2[5][0]~31 (
// Equation(s):
// \mylcd|line2[5][0]~31_combout  = (\myprocessor|my_control|display~0_combout  & ((\mylcd|Decoder0~20_combout ) # (\mylcd|process_0~2_combout )))

	.dataa(\mylcd|Decoder0~20_combout ),
	.datab(gnd),
	.datac(\mylcd|process_0~2_combout ),
	.datad(\myprocessor|my_control|display~0_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[5][0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[5][0]~31 .lut_mask = 16'hFA00;
defparam \mylcd|line2[5][0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N19
dffeas \mylcd|line2[5][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~30_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][0] .is_wysiwyg = "true";
defparam \mylcd|line2[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N18
cycloneive_lcell_comb \mylcd|Add2~0 (
// Equation(s):
// \mylcd|Add2~0_combout  = \mylcd|index [2] $ (\mylcd|index [1])

	.dataa(gnd),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|index [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add2~0 .lut_mask = 16'h3C3C;
defparam \mylcd|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N18
cycloneive_lcell_comb \mylcd|Decoder0~9 (
// Equation(s):
// \mylcd|Decoder0~9_combout  = (\mylcd|ptr [0] & (\mylcd|ptr [3] & \mylcd|Decoder0~21_combout ))

	.dataa(\mylcd|ptr [0]),
	.datab(\mylcd|ptr [3]),
	.datac(\mylcd|Decoder0~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~9 .lut_mask = 16'h8080;
defparam \mylcd|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N16
cycloneive_lcell_comb \mylcd|line2~24 (
// Equation(s):
// \mylcd|line2~24_combout  = (\mylcd|Decoder0~9_combout  & (\mylcd|ptr [2] & (\myprocessor|my_regfile|valB[0]~115_combout  & !\mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\myprocessor|my_regfile|valB[0]~115_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~24_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~24 .lut_mask = 16'h0080;
defparam \mylcd|line2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N0
cycloneive_lcell_comb \mylcd|Decoder0~17 (
// Equation(s):
// \mylcd|Decoder0~17_combout  = (!\mylcd|ptr [1] & (\mylcd|ptr [2] & \mylcd|Decoder0~9_combout ))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|ptr [2]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~17 .lut_mask = 16'h4400;
defparam \mylcd|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N10
cycloneive_lcell_comb \mylcd|line2[13][0]~25 (
// Equation(s):
// \mylcd|line2[13][0]~25_combout  = (\myprocessor|my_control|display~0_combout  & ((\mylcd|process_0~2_combout ) # (\mylcd|Decoder0~17_combout )))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_control|display~0_combout ),
	.datad(\mylcd|Decoder0~17_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[13][0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[13][0]~25 .lut_mask = 16'hF0A0;
defparam \mylcd|line2[13][0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N17
dffeas \mylcd|line2[13][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~24_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][0] .is_wysiwyg = "true";
defparam \mylcd|line2[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N26
cycloneive_lcell_comb \mylcd|line2~28 (
// Equation(s):
// \mylcd|line2~28_combout  = (\mylcd|Decoder0~9_combout  & (!\mylcd|ptr [2] & (\myprocessor|my_regfile|valB[0]~115_combout  & !\mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\myprocessor|my_regfile|valB[0]~115_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~28_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~28 .lut_mask = 16'h0020;
defparam \mylcd|line2~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N28
cycloneive_lcell_comb \mylcd|Decoder0~19 (
// Equation(s):
// \mylcd|Decoder0~19_combout  = (!\mylcd|ptr [1] & (!\mylcd|ptr [2] & \mylcd|Decoder0~9_combout ))

	.dataa(gnd),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~19 .lut_mask = 16'h0300;
defparam \mylcd|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N14
cycloneive_lcell_comb \mylcd|line2[9][0]~29 (
// Equation(s):
// \mylcd|line2[9][0]~29_combout  = (\myprocessor|my_control|display~0_combout  & ((\mylcd|Decoder0~19_combout ) # (\mylcd|process_0~2_combout )))

	.dataa(gnd),
	.datab(\mylcd|Decoder0~19_combout ),
	.datac(\myprocessor|my_control|display~0_combout ),
	.datad(\mylcd|process_0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[9][0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[9][0]~29 .lut_mask = 16'hF0C0;
defparam \mylcd|line2[9][0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N27
dffeas \mylcd|line2[9][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~28_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][0] .is_wysiwyg = "true";
defparam \mylcd|line2[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N28
cycloneive_lcell_comb \mylcd|Add2~1 (
// Equation(s):
// \mylcd|Add2~1_combout  = \mylcd|index [3] $ (((\mylcd|index [2] & \mylcd|index [1])))

	.dataa(\mylcd|index [2]),
	.datab(gnd),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|index [3]),
	.cin(gnd),
	.combout(\mylcd|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add2~1 .lut_mask = 16'h5FA0;
defparam \mylcd|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N8
cycloneive_lcell_comb \mylcd|line2~26 (
// Equation(s):
// \mylcd|line2~26_combout  = (!\mylcd|ptr [2] & (\mylcd|Decoder0~7_combout  & (\myprocessor|my_regfile|valB[0]~115_combout  & !\mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~7_combout ),
	.datac(\myprocessor|my_regfile|valB[0]~115_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~26_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~26 .lut_mask = 16'h0040;
defparam \mylcd|line2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N16
cycloneive_lcell_comb \mylcd|Decoder0~18 (
// Equation(s):
// \mylcd|Decoder0~18_combout  = (!\mylcd|ptr [2] & (\mylcd|Decoder0~7_combout  & !\mylcd|ptr [1]))

	.dataa(\mylcd|ptr [2]),
	.datab(gnd),
	.datac(\mylcd|Decoder0~7_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~18 .lut_mask = 16'h0050;
defparam \mylcd|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N2
cycloneive_lcell_comb \mylcd|line2[1][0]~27 (
// Equation(s):
// \mylcd|line2[1][0]~27_combout  = (\myprocessor|my_control|display~0_combout  & ((\mylcd|process_0~2_combout ) # (\mylcd|Decoder0~18_combout )))

	.dataa(\myprocessor|my_control|display~0_combout ),
	.datab(gnd),
	.datac(\mylcd|process_0~2_combout ),
	.datad(\mylcd|Decoder0~18_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[1][0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[1][0]~27 .lut_mask = 16'hAAA0;
defparam \mylcd|line2[1][0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N9
dffeas \mylcd|line2[1][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~26_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][0] .is_wysiwyg = "true";
defparam \mylcd|line2[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N4
cycloneive_lcell_comb \mylcd|curbuf[0]~17 (
// Equation(s):
// \mylcd|curbuf[0]~17_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & ((\mylcd|line2[1][0]~q ))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[9][0]~q ))))

	.dataa(\mylcd|line2[9][0]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[1][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~17 .lut_mask = 16'hF2C2;
defparam \mylcd|curbuf[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N10
cycloneive_lcell_comb \mylcd|curbuf[0]~18 (
// Equation(s):
// \mylcd|curbuf[0]~18_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[0]~17_combout  & (\mylcd|line2[5][0]~q )) # (!\mylcd|curbuf[0]~17_combout  & ((\mylcd|line2[13][0]~q ))))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[0]~17_combout ))))

	.dataa(\mylcd|line2[5][0]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|line2[13][0]~q ),
	.datad(\mylcd|curbuf[0]~17_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~18 .lut_mask = 16'hBBC0;
defparam \mylcd|curbuf[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N16
cycloneive_lcell_comb \mylcd|line2~10 (
// Equation(s):
// \mylcd|line2~10_combout  = (\mylcd|ptr [1] & (\myprocessor|my_regfile|valB[0]~115_combout  & (\mylcd|ptr [2] & \mylcd|Decoder0~9_combout )))

	.dataa(\mylcd|ptr [1]),
	.datab(\myprocessor|my_regfile|valB[0]~115_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~10_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~10 .lut_mask = 16'h8000;
defparam \mylcd|line2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N20
cycloneive_lcell_comb \mylcd|Decoder0~10 (
// Equation(s):
// \mylcd|Decoder0~10_combout  = (\mylcd|Decoder0~9_combout  & (\mylcd|ptr [2] & \mylcd|ptr [1]))

	.dataa(gnd),
	.datab(\mylcd|Decoder0~9_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~10 .lut_mask = 16'hC000;
defparam \mylcd|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N30
cycloneive_lcell_comb \mylcd|line2[15][0]~11 (
// Equation(s):
// \mylcd|line2[15][0]~11_combout  = (\myprocessor|my_control|display~0_combout  & ((\mylcd|process_0~2_combout ) # (\mylcd|Decoder0~10_combout )))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_control|display~0_combout ),
	.datad(\mylcd|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[15][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[15][0]~11 .lut_mask = 16'hF0A0;
defparam \mylcd|line2[15][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N17
dffeas \mylcd|line2[15][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~10_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][0] .is_wysiwyg = "true";
defparam \mylcd|line2[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N18
cycloneive_lcell_comb \mylcd|line2~12 (
// Equation(s):
// \mylcd|line2~12_combout  = (\mylcd|ptr [1] & (\myprocessor|my_regfile|valB[0]~115_combout  & (!\mylcd|ptr [2] & \mylcd|Decoder0~9_combout )))

	.dataa(\mylcd|ptr [1]),
	.datab(\myprocessor|my_regfile|valB[0]~115_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~12_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~12 .lut_mask = 16'h0800;
defparam \mylcd|line2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N18
cycloneive_lcell_comb \mylcd|Decoder0~11 (
// Equation(s):
// \mylcd|Decoder0~11_combout  = (\mylcd|ptr [1] & (!\mylcd|ptr [2] & \mylcd|Decoder0~9_combout ))

	.dataa(gnd),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~11 .lut_mask = 16'h0C00;
defparam \mylcd|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N12
cycloneive_lcell_comb \mylcd|line2[11][0]~13 (
// Equation(s):
// \mylcd|line2[11][0]~13_combout  = (\myprocessor|my_control|display~0_combout  & ((\mylcd|process_0~2_combout ) # (\mylcd|Decoder0~11_combout )))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(\myprocessor|my_control|display~0_combout ),
	.datac(gnd),
	.datad(\mylcd|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[11][0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[11][0]~13 .lut_mask = 16'hCC88;
defparam \mylcd|line2[11][0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N19
dffeas \mylcd|line2[11][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~12_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][0] .is_wysiwyg = "true";
defparam \mylcd|line2[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N28
cycloneive_lcell_comb \mylcd|curbuf[0]~12 (
// Equation(s):
// \mylcd|curbuf[0]~12_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|Add2~0_combout )))) # (!\mylcd|Add2~1_combout  & ((\mylcd|Add2~0_combout  & (\mylcd|line2[15][0]~q )) # (!\mylcd|Add2~0_combout  & ((\mylcd|line2[11][0]~q )))))

	.dataa(\mylcd|line2[15][0]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[11][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~12 .lut_mask = 16'hE3E0;
defparam \mylcd|curbuf[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N8
cycloneive_lcell_comb \mylcd|line2~8 (
// Equation(s):
// \mylcd|line2~8_combout  = (\mylcd|Decoder0~7_combout  & (\mylcd|ptr [1] & (\myprocessor|my_regfile|valB[0]~115_combout  & !\mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~7_combout ),
	.datab(\mylcd|ptr [1]),
	.datac(\myprocessor|my_regfile|valB[0]~115_combout ),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~8_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~8 .lut_mask = 16'h0080;
defparam \mylcd|line2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N2
cycloneive_lcell_comb \mylcd|Decoder0~8 (
// Equation(s):
// \mylcd|Decoder0~8_combout  = (\mylcd|Decoder0~7_combout  & (!\mylcd|ptr [2] & \mylcd|ptr [1]))

	.dataa(\mylcd|Decoder0~7_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~8 .lut_mask = 16'h2020;
defparam \mylcd|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N20
cycloneive_lcell_comb \mylcd|line2[3][0]~9 (
// Equation(s):
// \mylcd|line2[3][0]~9_combout  = (\myprocessor|my_control|display~0_combout  & ((\mylcd|process_0~2_combout ) # (\mylcd|Decoder0~8_combout )))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(\myprocessor|my_control|display~0_combout ),
	.datac(gnd),
	.datad(\mylcd|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[3][0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[3][0]~9 .lut_mask = 16'hCC88;
defparam \mylcd|line2[3][0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N9
dffeas \mylcd|line2[3][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~8_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][0] .is_wysiwyg = "true";
defparam \mylcd|line2[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N26
cycloneive_lcell_comb \mylcd|line2~14 (
// Equation(s):
// \mylcd|line2~14_combout  = (\mylcd|Decoder0~7_combout  & (\mylcd|ptr [1] & (\myprocessor|my_regfile|valB[0]~115_combout  & \mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~7_combout ),
	.datab(\mylcd|ptr [1]),
	.datac(\myprocessor|my_regfile|valB[0]~115_combout ),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~14_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~14 .lut_mask = 16'h8000;
defparam \mylcd|line2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N2
cycloneive_lcell_comb \mylcd|Decoder0~12 (
// Equation(s):
// \mylcd|Decoder0~12_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~7_combout  & \mylcd|ptr [2]))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~7_combout ),
	.datac(gnd),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~12 .lut_mask = 16'h8800;
defparam \mylcd|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N22
cycloneive_lcell_comb \mylcd|line2[7][0]~15 (
// Equation(s):
// \mylcd|line2[7][0]~15_combout  = (\myprocessor|my_control|display~0_combout  & ((\mylcd|process_0~2_combout ) # (\mylcd|Decoder0~12_combout )))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(\myprocessor|my_control|display~0_combout ),
	.datac(gnd),
	.datad(\mylcd|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[7][0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[7][0]~15 .lut_mask = 16'hCC88;
defparam \mylcd|line2[7][0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N27
dffeas \mylcd|line2[7][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~14_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][0] .is_wysiwyg = "true";
defparam \mylcd|line2[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N16
cycloneive_lcell_comb \mylcd|curbuf[0]~13 (
// Equation(s):
// \mylcd|curbuf[0]~13_combout  = (\mylcd|curbuf[0]~12_combout  & (((\mylcd|line2[7][0]~q ) # (!\mylcd|Add2~1_combout )))) # (!\mylcd|curbuf[0]~12_combout  & (\mylcd|line2[3][0]~q  & ((\mylcd|Add2~1_combout ))))

	.dataa(\mylcd|curbuf[0]~12_combout ),
	.datab(\mylcd|line2[3][0]~q ),
	.datac(\mylcd|line2[7][0]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~13 .lut_mask = 16'hE4AA;
defparam \mylcd|curbuf[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N10
cycloneive_lcell_comb \mylcd|Decoder0~16 (
// Equation(s):
// \mylcd|Decoder0~16_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~2_combout  & (!\mylcd|ptr [3] & \mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~2_combout ),
	.datac(\mylcd|ptr [3]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~16 .lut_mask = 16'h0800;
defparam \mylcd|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N0
cycloneive_lcell_comb \mylcd|line2~22 (
// Equation(s):
// \mylcd|line2~22_combout  = (\myprocessor|my_regfile|valB[0]~115_combout  & \mylcd|Decoder0~16_combout )

	.dataa(\myprocessor|my_regfile|valB[0]~115_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Decoder0~16_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~22_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~22 .lut_mask = 16'hAA00;
defparam \mylcd|line2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N30
cycloneive_lcell_comb \mylcd|line2[6][0]~23 (
// Equation(s):
// \mylcd|line2[6][0]~23_combout  = (\myprocessor|my_control|display~0_combout  & ((\mylcd|process_0~2_combout ) # (\mylcd|Decoder0~16_combout )))

	.dataa(\myprocessor|my_control|display~0_combout ),
	.datab(gnd),
	.datac(\mylcd|process_0~2_combout ),
	.datad(\mylcd|Decoder0~16_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[6][0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[6][0]~23 .lut_mask = 16'hAAA0;
defparam \mylcd|line2[6][0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N1
dffeas \mylcd|line2[6][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~22_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][0] .is_wysiwyg = "true";
defparam \mylcd|line2[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N12
cycloneive_lcell_comb \mylcd|Decoder0~13 (
// Equation(s):
// \mylcd|Decoder0~13_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~2_combout  & (!\mylcd|ptr [3] & !\mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~2_combout ),
	.datac(\mylcd|ptr [3]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~13 .lut_mask = 16'h0008;
defparam \mylcd|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N16
cycloneive_lcell_comb \mylcd|line2~16 (
// Equation(s):
// \mylcd|line2~16_combout  = (\mylcd|Decoder0~13_combout  & \myprocessor|my_regfile|valB[0]~115_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~13_combout ),
	.datad(\myprocessor|my_regfile|valB[0]~115_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~16_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~16 .lut_mask = 16'hF000;
defparam \mylcd|line2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N8
cycloneive_lcell_comb \mylcd|line2[2][0]~17 (
// Equation(s):
// \mylcd|line2[2][0]~17_combout  = (\myprocessor|my_control|display~0_combout  & ((\mylcd|process_0~2_combout ) # (\mylcd|Decoder0~13_combout )))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(\mylcd|Decoder0~13_combout ),
	.datac(\myprocessor|my_control|display~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2[2][0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[2][0]~17 .lut_mask = 16'hE0E0;
defparam \mylcd|line2[2][0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y38_N17
dffeas \mylcd|line2[2][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~16_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][0] .is_wysiwyg = "true";
defparam \mylcd|line2[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N22
cycloneive_lcell_comb \mylcd|Decoder0~14 (
// Equation(s):
// \mylcd|Decoder0~14_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~2_combout  & (\mylcd|ptr [3] & \mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~2_combout ),
	.datac(\mylcd|ptr [3]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~14 .lut_mask = 16'h8000;
defparam \mylcd|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N26
cycloneive_lcell_comb \mylcd|line2~18 (
// Equation(s):
// \mylcd|line2~18_combout  = (\mylcd|Decoder0~14_combout  & \myprocessor|my_regfile|valB[0]~115_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~14_combout ),
	.datad(\myprocessor|my_regfile|valB[0]~115_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~18_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~18 .lut_mask = 16'hF000;
defparam \mylcd|line2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N2
cycloneive_lcell_comb \mylcd|line2[14][0]~19 (
// Equation(s):
// \mylcd|line2[14][0]~19_combout  = (\myprocessor|my_control|display~0_combout  & ((\mylcd|Decoder0~14_combout ) # (\mylcd|process_0~2_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_control|display~0_combout ),
	.datac(\mylcd|Decoder0~14_combout ),
	.datad(\mylcd|process_0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[14][0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[14][0]~19 .lut_mask = 16'hCCC0;
defparam \mylcd|line2[14][0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y38_N27
dffeas \mylcd|line2[14][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~18_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][0] .is_wysiwyg = "true";
defparam \mylcd|line2[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N0
cycloneive_lcell_comb \mylcd|Decoder0~15 (
// Equation(s):
// \mylcd|Decoder0~15_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~2_combout  & (\mylcd|ptr [3] & !\mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~2_combout ),
	.datac(\mylcd|ptr [3]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~15 .lut_mask = 16'h0080;
defparam \mylcd|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N10
cycloneive_lcell_comb \mylcd|line2~20 (
// Equation(s):
// \mylcd|line2~20_combout  = (\myprocessor|my_regfile|valB[0]~115_combout  & \mylcd|Decoder0~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_regfile|valB[0]~115_combout ),
	.datad(\mylcd|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~20_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~20 .lut_mask = 16'hF000;
defparam \mylcd|line2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N22
cycloneive_lcell_comb \mylcd|line2[10][0]~21 (
// Equation(s):
// \mylcd|line2[10][0]~21_combout  = (\myprocessor|my_control|display~0_combout  & ((\mylcd|process_0~2_combout ) # (\mylcd|Decoder0~15_combout )))

	.dataa(\myprocessor|my_control|display~0_combout ),
	.datab(\mylcd|process_0~2_combout ),
	.datac(gnd),
	.datad(\mylcd|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[10][0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[10][0]~21 .lut_mask = 16'hAA88;
defparam \mylcd|line2[10][0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N11
dffeas \mylcd|line2[10][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~20_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][0] .is_wysiwyg = "true";
defparam \mylcd|line2[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N6
cycloneive_lcell_comb \mylcd|curbuf[0]~14 (
// Equation(s):
// \mylcd|curbuf[0]~14_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|line2[14][0]~q ) # ((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & (((\mylcd|line2[10][0]~q  & !\mylcd|Add2~1_combout ))))

	.dataa(\mylcd|line2[14][0]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|line2[10][0]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~14 .lut_mask = 16'hCCB8;
defparam \mylcd|curbuf[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N18
cycloneive_lcell_comb \mylcd|curbuf[0]~15 (
// Equation(s):
// \mylcd|curbuf[0]~15_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|curbuf[0]~14_combout  & (\mylcd|line2[6][0]~q )) # (!\mylcd|curbuf[0]~14_combout  & ((\mylcd|line2[2][0]~q ))))) # (!\mylcd|Add2~1_combout  & (((\mylcd|curbuf[0]~14_combout ))))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|line2[6][0]~q ),
	.datac(\mylcd|line2[2][0]~q ),
	.datad(\mylcd|curbuf[0]~14_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~15 .lut_mask = 16'hDDA0;
defparam \mylcd|curbuf[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N26
cycloneive_lcell_comb \mylcd|curbuf[0]~16 (
// Equation(s):
// \mylcd|curbuf[0]~16_combout  = (\mylcd|index [0] & ((\mylcd|curbuf[0]~13_combout ) # ((\mylcd|index [1])))) # (!\mylcd|index [0] & (((\mylcd|curbuf[0]~15_combout  & !\mylcd|index [1]))))

	.dataa(\mylcd|curbuf[0]~13_combout ),
	.datab(\mylcd|curbuf[0]~15_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~16 .lut_mask = 16'hF0AC;
defparam \mylcd|curbuf[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N14
cycloneive_lcell_comb \mylcd|Decoder0~6 (
// Equation(s):
// \mylcd|Decoder0~6_combout  = (!\mylcd|ptr [1] & (\mylcd|Decoder0~2_combout  & (!\mylcd|ptr [3] & \mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~2_combout ),
	.datac(\mylcd|ptr [3]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~6 .lut_mask = 16'h0400;
defparam \mylcd|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N30
cycloneive_lcell_comb \mylcd|line2~6 (
// Equation(s):
// \mylcd|line2~6_combout  = (\myprocessor|my_regfile|valB[0]~115_combout  & \mylcd|Decoder0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_regfile|valB[0]~115_combout ),
	.datad(\mylcd|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~6_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~6 .lut_mask = 16'hF000;
defparam \mylcd|line2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N28
cycloneive_lcell_comb \mylcd|line2[4][0]~7 (
// Equation(s):
// \mylcd|line2[4][0]~7_combout  = (\myprocessor|my_control|display~0_combout  & ((\mylcd|process_0~2_combout ) # (\mylcd|Decoder0~6_combout )))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_control|display~0_combout ),
	.datad(\mylcd|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[4][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[4][0]~7 .lut_mask = 16'hF0A0;
defparam \mylcd|line2[4][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N31
dffeas \mylcd|line2[4][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~6_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][0] .is_wysiwyg = "true";
defparam \mylcd|line2[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N20
cycloneive_lcell_comb \mylcd|Decoder0~5 (
// Equation(s):
// \mylcd|Decoder0~5_combout  = (!\mylcd|ptr [1] & (\mylcd|Decoder0~2_combout  & (\mylcd|ptr [3] & !\mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~2_combout ),
	.datac(\mylcd|ptr [3]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~5 .lut_mask = 16'h0040;
defparam \mylcd|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N8
cycloneive_lcell_comb \mylcd|line2~4 (
// Equation(s):
// \mylcd|line2~4_combout  = (\myprocessor|my_regfile|valB[0]~115_combout  & \mylcd|Decoder0~5_combout )

	.dataa(\myprocessor|my_regfile|valB[0]~115_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~4 .lut_mask = 16'hAA00;
defparam \mylcd|line2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N10
cycloneive_lcell_comb \mylcd|line2[8][0]~5 (
// Equation(s):
// \mylcd|line2[8][0]~5_combout  = (\myprocessor|my_control|display~0_combout  & ((\mylcd|process_0~2_combout ) # (\mylcd|Decoder0~5_combout )))

	.dataa(\myprocessor|my_control|display~0_combout ),
	.datab(\mylcd|process_0~2_combout ),
	.datac(gnd),
	.datad(\mylcd|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[8][0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[8][0]~5 .lut_mask = 16'hAA88;
defparam \mylcd|line2[8][0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N9
dffeas \mylcd|line2[8][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~4_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][0] .is_wysiwyg = "true";
defparam \mylcd|line2[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N2
cycloneive_lcell_comb \mylcd|Decoder0~4 (
// Equation(s):
// \mylcd|Decoder0~4_combout  = (!\mylcd|ptr [1] & (\mylcd|Decoder0~2_combout  & (!\mylcd|ptr [3] & !\mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~2_combout ),
	.datac(\mylcd|ptr [3]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~4 .lut_mask = 16'h0004;
defparam \mylcd|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N18
cycloneive_lcell_comb \mylcd|line2~2 (
// Equation(s):
// \mylcd|line2~2_combout  = (\mylcd|Decoder0~4_combout  & \myprocessor|my_regfile|valB[0]~115_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~4_combout ),
	.datad(\myprocessor|my_regfile|valB[0]~115_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~2 .lut_mask = 16'hF000;
defparam \mylcd|line2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N14
cycloneive_lcell_comb \mylcd|line2[0][0]~3 (
// Equation(s):
// \mylcd|line2[0][0]~3_combout  = (\myprocessor|my_control|display~0_combout  & ((\mylcd|Decoder0~4_combout ) # (\mylcd|process_0~2_combout )))

	.dataa(\mylcd|Decoder0~4_combout ),
	.datab(\myprocessor|my_control|display~0_combout ),
	.datac(\mylcd|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2[0][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[0][0]~3 .lut_mask = 16'hC8C8;
defparam \mylcd|line2[0][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N19
dffeas \mylcd|line2[0][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][0] .is_wysiwyg = "true";
defparam \mylcd|line2[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N4
cycloneive_lcell_comb \mylcd|curbuf[0]~10 (
// Equation(s):
// \mylcd|curbuf[0]~10_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & ((\mylcd|line2[0][0]~q ))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[8][0]~q ))))

	.dataa(\mylcd|line2[8][0]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|line2[0][0]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~10 .lut_mask = 16'hFC22;
defparam \mylcd|curbuf[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N16
cycloneive_lcell_comb \mylcd|Decoder0~3 (
// Equation(s):
// \mylcd|Decoder0~3_combout  = (!\mylcd|ptr [1] & (\mylcd|Decoder0~2_combout  & (\mylcd|ptr [3] & \mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~2_combout ),
	.datac(\mylcd|ptr [3]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~3 .lut_mask = 16'h4000;
defparam \mylcd|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N8
cycloneive_lcell_comb \mylcd|line2~0 (
// Equation(s):
// \mylcd|line2~0_combout  = (\myprocessor|my_regfile|valB[0]~115_combout  & \mylcd|Decoder0~3_combout )

	.dataa(\myprocessor|my_regfile|valB[0]~115_combout ),
	.datab(gnd),
	.datac(\mylcd|Decoder0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~0 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N28
cycloneive_lcell_comb \mylcd|line2[12][0]~1 (
// Equation(s):
// \mylcd|line2[12][0]~1_combout  = (\myprocessor|my_control|display~0_combout  & ((\mylcd|Decoder0~3_combout ) # (\mylcd|process_0~2_combout )))

	.dataa(\mylcd|Decoder0~3_combout ),
	.datab(\myprocessor|my_control|display~0_combout ),
	.datac(\mylcd|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2[12][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[12][0]~1 .lut_mask = 16'hC8C8;
defparam \mylcd|line2[12][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N9
dffeas \mylcd|line2[12][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][0] .is_wysiwyg = "true";
defparam \mylcd|line2[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N8
cycloneive_lcell_comb \mylcd|curbuf[0]~11 (
// Equation(s):
// \mylcd|curbuf[0]~11_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[0]~10_combout  & (\mylcd|line2[4][0]~q )) # (!\mylcd|curbuf[0]~10_combout  & ((\mylcd|line2[12][0]~q ))))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[0]~10_combout ))))

	.dataa(\mylcd|line2[4][0]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|curbuf[0]~10_combout ),
	.datad(\mylcd|line2[12][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~11 .lut_mask = 16'hBCB0;
defparam \mylcd|curbuf[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N28
cycloneive_lcell_comb \mylcd|curbuf[0]~19 (
// Equation(s):
// \mylcd|curbuf[0]~19_combout  = (\mylcd|curbuf[0]~16_combout  & ((\mylcd|curbuf[0]~18_combout ) # ((!\mylcd|index [1])))) # (!\mylcd|curbuf[0]~16_combout  & (((\mylcd|curbuf[0]~11_combout  & \mylcd|index [1]))))

	.dataa(\mylcd|curbuf[0]~18_combout ),
	.datab(\mylcd|curbuf[0]~16_combout ),
	.datac(\mylcd|curbuf[0]~11_combout ),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~19 .lut_mask = 16'hB8CC;
defparam \mylcd|curbuf[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N10
cycloneive_lcell_comb \mylcd|line1[8][0]~feeder (
// Equation(s):
// \mylcd|line1[8][0]~feeder_combout  = \mylcd|line2[8][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[8][0]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[8][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[8][0]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[8][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N4
cycloneive_lcell_comb \mylcd|line1[1][0]~0 (
// Equation(s):
// \mylcd|line1[1][0]~0_combout  = (\myprocessor|my_control|display~0_combout  & ((\mylcd|Equal0~2_combout ) # ((\mylcd|process_0~1_combout  & \mylcd|process_0~0_combout ))))

	.dataa(\mylcd|Equal0~2_combout ),
	.datab(\mylcd|process_0~1_combout ),
	.datac(\myprocessor|my_control|display~0_combout ),
	.datad(\mylcd|process_0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|line1[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[1][0]~0 .lut_mask = 16'hE0A0;
defparam \mylcd|line1[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N11
dffeas \mylcd|line1[8][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][0] .is_wysiwyg = "true";
defparam \mylcd|line1[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N16
cycloneive_lcell_comb \mylcd|Add1~1 (
// Equation(s):
// \mylcd|Add1~1_combout  = \mylcd|index [2] $ (((\mylcd|index [1]) # (\mylcd|index [0])))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|index [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add1~1 .lut_mask = 16'h3636;
defparam \mylcd|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N13
dffeas \mylcd|line1[10][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][0] .is_wysiwyg = "true";
defparam \mylcd|line1[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N8
cycloneive_lcell_comb \mylcd|Add1~0 (
// Equation(s):
// \mylcd|Add1~0_combout  = \mylcd|index [0] $ (\mylcd|index [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add1~0 .lut_mask = 16'h0FF0;
defparam \mylcd|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N12
cycloneive_lcell_comb \mylcd|curbuf[0]~2 (
// Equation(s):
// \mylcd|curbuf[0]~2_combout  = (\mylcd|Add1~1_combout  & (((\mylcd|Add1~0_combout )))) # (!\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout  & (\mylcd|line1[8][0]~q )) # (!\mylcd|Add1~0_combout  & ((\mylcd|line1[10][0]~q )))))

	.dataa(\mylcd|line1[8][0]~q ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[10][0]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~2 .lut_mask = 16'hEE30;
defparam \mylcd|curbuf[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N15
dffeas \mylcd|line1[12][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[12][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][0] .is_wysiwyg = "true";
defparam \mylcd|line1[12][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N17
dffeas \mylcd|line1[14][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[14][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][0] .is_wysiwyg = "true";
defparam \mylcd|line1[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N14
cycloneive_lcell_comb \mylcd|curbuf[0]~3 (
// Equation(s):
// \mylcd|curbuf[0]~3_combout  = (\mylcd|curbuf[0]~2_combout  & (((\mylcd|line1[12][0]~q )) # (!\mylcd|Add1~1_combout ))) # (!\mylcd|curbuf[0]~2_combout  & (\mylcd|Add1~1_combout  & ((\mylcd|line1[14][0]~q ))))

	.dataa(\mylcd|curbuf[0]~2_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[12][0]~q ),
	.datad(\mylcd|line1[14][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~3 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N0
cycloneive_lcell_comb \mylcd|line1[15][0]~feeder (
// Equation(s):
// \mylcd|line1[15][0]~feeder_combout  = \mylcd|line2[15][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[15][0]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[15][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[15][0]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[15][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y36_N1
dffeas \mylcd|line1[15][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[15][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][0] .is_wysiwyg = "true";
defparam \mylcd|line1[15][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N25
dffeas \mylcd|line1[13][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][0] .is_wysiwyg = "true";
defparam \mylcd|line1[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y38_N27
dffeas \mylcd|line1[11][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][0] .is_wysiwyg = "true";
defparam \mylcd|line1[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y38_N25
dffeas \mylcd|line1[9][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[9][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][0] .is_wysiwyg = "true";
defparam \mylcd|line1[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N26
cycloneive_lcell_comb \mylcd|curbuf[0]~4 (
// Equation(s):
// \mylcd|curbuf[0]~4_combout  = (\mylcd|Add1~1_combout  & (\mylcd|Add1~0_combout )) # (!\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout  & ((\mylcd|line1[9][0]~q ))) # (!\mylcd|Add1~0_combout  & (\mylcd|line1[11][0]~q ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[11][0]~q ),
	.datad(\mylcd|line1[9][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~4 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N24
cycloneive_lcell_comb \mylcd|curbuf[0]~5 (
// Equation(s):
// \mylcd|curbuf[0]~5_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[0]~4_combout  & ((\mylcd|line1[13][0]~q ))) # (!\mylcd|curbuf[0]~4_combout  & (\mylcd|line1[15][0]~q )))) # (!\mylcd|Add1~1_combout  & (((\mylcd|curbuf[0]~4_combout ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|line1[15][0]~q ),
	.datac(\mylcd|line1[13][0]~q ),
	.datad(\mylcd|curbuf[0]~4_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~5 .lut_mask = 16'hF588;
defparam \mylcd|curbuf[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N18
cycloneive_lcell_comb \mylcd|Add1~2 (
// Equation(s):
// \mylcd|Add1~2_combout  = \mylcd|index [3] $ (((\mylcd|index [2] & ((\mylcd|index [1]) # (\mylcd|index [0])))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|index [2]),
	.datad(\mylcd|index [3]),
	.cin(gnd),
	.combout(\mylcd|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add1~2 .lut_mask = 16'h1FE0;
defparam \mylcd|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N6
cycloneive_lcell_comb \mylcd|curbuf[0]~6 (
// Equation(s):
// \mylcd|curbuf[0]~6_combout  = (\mylcd|index [0] & ((\mylcd|curbuf[0]~3_combout ) # ((\mylcd|Add1~2_combout )))) # (!\mylcd|index [0] & (((\mylcd|curbuf[0]~5_combout  & !\mylcd|Add1~2_combout ))))

	.dataa(\mylcd|curbuf[0]~3_combout ),
	.datab(\mylcd|curbuf[0]~5_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~6 .lut_mask = 16'hF0AC;
defparam \mylcd|curbuf[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N23
dffeas \mylcd|line1[0][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[0][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][0] .is_wysiwyg = "true";
defparam \mylcd|line1[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N24
cycloneive_lcell_comb \mylcd|line1[6][0]~feeder (
// Equation(s):
// \mylcd|line1[6][0]~feeder_combout  = \mylcd|line2[6][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[6][0]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[6][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[6][0]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[6][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N25
dffeas \mylcd|line1[6][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][0] .is_wysiwyg = "true";
defparam \mylcd|line1[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N27
dffeas \mylcd|line1[2][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[2][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][0] .is_wysiwyg = "true";
defparam \mylcd|line1[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N26
cycloneive_lcell_comb \mylcd|curbuf[0]~7 (
// Equation(s):
// \mylcd|curbuf[0]~7_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|line1[6][0]~q ) # ((\mylcd|Add1~0_combout )))) # (!\mylcd|Add1~1_combout  & (((\mylcd|line1[2][0]~q  & !\mylcd|Add1~0_combout ))))

	.dataa(\mylcd|line1[6][0]~q ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[2][0]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~7 .lut_mask = 16'hCCB8;
defparam \mylcd|curbuf[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N19
dffeas \mylcd|line1[4][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][0] .is_wysiwyg = "true";
defparam \mylcd|line1[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N18
cycloneive_lcell_comb \mylcd|curbuf[0]~8 (
// Equation(s):
// \mylcd|curbuf[0]~8_combout  = (\mylcd|curbuf[0]~7_combout  & (((\mylcd|line1[4][0]~q ) # (!\mylcd|Add1~0_combout )))) # (!\mylcd|curbuf[0]~7_combout  & (\mylcd|line1[0][0]~q  & ((\mylcd|Add1~0_combout ))))

	.dataa(\mylcd|line1[0][0]~q ),
	.datab(\mylcd|curbuf[0]~7_combout ),
	.datac(\mylcd|line1[4][0]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~8 .lut_mask = 16'hE2CC;
defparam \mylcd|curbuf[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N13
dffeas \mylcd|line1[5][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[5][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][0] .is_wysiwyg = "true";
defparam \mylcd|line1[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N17
dffeas \mylcd|line1[7][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[7][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][0] .is_wysiwyg = "true";
defparam \mylcd|line1[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N21
dffeas \mylcd|line1[3][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[3][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][0] .is_wysiwyg = "true";
defparam \mylcd|line1[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N20
cycloneive_lcell_comb \mylcd|curbuf[0]~0 (
// Equation(s):
// \mylcd|curbuf[0]~0_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|line1[7][0]~q ) # ((\mylcd|Add1~0_combout )))) # (!\mylcd|Add1~1_combout  & (((\mylcd|line1[3][0]~q  & !\mylcd|Add1~0_combout ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|line1[7][0]~q ),
	.datac(\mylcd|line1[3][0]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~0 .lut_mask = 16'hAAD8;
defparam \mylcd|curbuf[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N15
dffeas \mylcd|line1[1][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][0] .is_wysiwyg = "true";
defparam \mylcd|line1[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N14
cycloneive_lcell_comb \mylcd|curbuf[0]~1 (
// Equation(s):
// \mylcd|curbuf[0]~1_combout  = (\mylcd|curbuf[0]~0_combout  & ((\mylcd|line1[5][0]~q ) # ((!\mylcd|Add1~0_combout )))) # (!\mylcd|curbuf[0]~0_combout  & (((\mylcd|line1[1][0]~q  & \mylcd|Add1~0_combout ))))

	.dataa(\mylcd|line1[5][0]~q ),
	.datab(\mylcd|curbuf[0]~0_combout ),
	.datac(\mylcd|line1[1][0]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~1 .lut_mask = 16'hB8CC;
defparam \mylcd|curbuf[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N4
cycloneive_lcell_comb \mylcd|curbuf[0]~9 (
// Equation(s):
// \mylcd|curbuf[0]~9_combout  = (\mylcd|curbuf[0]~6_combout  & ((\mylcd|curbuf[0]~8_combout ) # ((!\mylcd|Add1~2_combout )))) # (!\mylcd|curbuf[0]~6_combout  & (((\mylcd|curbuf[0]~1_combout  & \mylcd|Add1~2_combout ))))

	.dataa(\mylcd|curbuf[0]~6_combout ),
	.datab(\mylcd|curbuf[0]~8_combout ),
	.datac(\mylcd|curbuf[0]~1_combout ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~9 .lut_mask = 16'hD8AA;
defparam \mylcd|curbuf[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N26
cycloneive_lcell_comb \mylcd|lcd_data[7]~0 (
// Equation(s):
// \mylcd|lcd_data[7]~0_combout  = ((!\mylcd|index [0] & !\mylcd|index [1])) # (!\mylcd|Equal2~0_combout )

	.dataa(gnd),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|Equal2~0_combout ),
	.cin(gnd),
	.combout(\mylcd|lcd_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|lcd_data[7]~0 .lut_mask = 16'h03FF;
defparam \mylcd|lcd_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N10
cycloneive_lcell_comb \mylcd|Equal6~0 (
// Equation(s):
// \mylcd|Equal6~0_combout  = (!\mylcd|index [1] & (\mylcd|index [2] & (!\mylcd|index [5] & !\mylcd|index [3])))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|index [5]),
	.datad(\mylcd|index [3]),
	.cin(gnd),
	.combout(\mylcd|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal6~0 .lut_mask = 16'h0004;
defparam \mylcd|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N28
cycloneive_lcell_comb \mylcd|lcd_data[7]~1 (
// Equation(s):
// \mylcd|lcd_data[7]~1_combout  = ((\mylcd|Equal6~0_combout  & (\mylcd|index [4] $ (!\mylcd|index [0])))) # (!\mylcd|lcd_data[7]~0_combout )

	.dataa(\mylcd|index [4]),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|lcd_data[7]~0_combout ),
	.datad(\mylcd|Equal6~0_combout ),
	.cin(gnd),
	.combout(\mylcd|lcd_data[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|lcd_data[7]~1 .lut_mask = 16'h9F0F;
defparam \mylcd|lcd_data[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N2
cycloneive_lcell_comb \mylcd|lcd_data[7]~2 (
// Equation(s):
// \mylcd|lcd_data[7]~2_combout  = (!\mylcd|lcd_data[7]~1_combout  & ((\mylcd|index [1]) # ((\mylcd|index [0]) # (!\mylcd|Equal2~0_combout ))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|Equal2~0_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|lcd_data[7]~1_combout ),
	.cin(gnd),
	.combout(\mylcd|lcd_data[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|lcd_data[7]~2 .lut_mask = 16'h00FB;
defparam \mylcd|lcd_data[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N0
cycloneive_lcell_comb \mylcd|curbuf[0]~20 (
// Equation(s):
// \mylcd|curbuf[0]~20_combout  = (\mylcd|lcd_data[7]~2_combout  & ((\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[0]~9_combout ))) # (!\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[0]~19_combout ))))

	.dataa(\mylcd|LessThan2~1_combout ),
	.datab(\mylcd|curbuf[0]~19_combout ),
	.datac(\mylcd|curbuf[0]~9_combout ),
	.datad(\mylcd|lcd_data[7]~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~20 .lut_mask = 16'hE400;
defparam \mylcd|curbuf[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N16
cycloneive_lcell_comb \mylcd|curbuf[0]~21 (
// Equation(s):
// \mylcd|curbuf[0]~21_combout  = (\mylcd|curbuf[0]~20_combout ) # ((\mylcd|Equal2~0_combout  & (!\mylcd|index [0] & \mylcd|index [1])))

	.dataa(\mylcd|Equal2~0_combout ),
	.datab(\mylcd|curbuf[0]~20_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~21 .lut_mask = 16'hCECC;
defparam \mylcd|curbuf[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N24
cycloneive_lcell_comb \mylcd|state1.A~0 (
// Equation(s):
// \mylcd|state1.A~0_combout  = (\mylcd|state1~13_combout  & ((\mylcd|state1.A~q ))) # (!\mylcd|state1~13_combout  & (!\mylcd|state1.D~q ))

	.dataa(\mylcd|state1.D~q ),
	.datab(\mylcd|state1~13_combout ),
	.datac(\mylcd|state1.A~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|state1.A~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|state1.A~0 .lut_mask = 16'hD1D1;
defparam \mylcd|state1.A~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y40_N25
dffeas \mylcd|state1.A (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|state1.A~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state1.A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state1.A .is_wysiwyg = "true";
defparam \mylcd|state1.A .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N26
cycloneive_lcell_comb \mylcd|lcd_data[0]~3 (
// Equation(s):
// \mylcd|lcd_data[0]~3_combout  = (!\mylcd|state1.A~q  & ((!\mylcd|LessThan3~0_combout ) # (!\mylcd|index [5])))

	.dataa(\mylcd|index [5]),
	.datab(gnd),
	.datac(\mylcd|LessThan3~0_combout ),
	.datad(\mylcd|state1.A~q ),
	.cin(gnd),
	.combout(\mylcd|lcd_data[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|lcd_data[0]~3 .lut_mask = 16'h005F;
defparam \mylcd|lcd_data[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y40_N17
dffeas \mylcd|lcd_data[0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|curbuf[0]~21_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[0] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N22
cycloneive_lcell_comb \mylcd|line2~44 (
// Equation(s):
// \mylcd|line2~44_combout  = (\mylcd|Decoder0~9_combout  & (\mylcd|ptr [2] & (\myprocessor|my_regfile|valB[1]~95_combout  & !\mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\myprocessor|my_regfile|valB[1]~95_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~44_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~44 .lut_mask = 16'h0080;
defparam \mylcd|line2~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N23
dffeas \mylcd|line2[13][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~44_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][1] .is_wysiwyg = "true";
defparam \mylcd|line2[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N6
cycloneive_lcell_comb \mylcd|line2~47 (
// Equation(s):
// \mylcd|line2~47_combout  = (\mylcd|ptr [2] & (\mylcd|Decoder0~7_combout  & (\myprocessor|my_regfile|valB[1]~95_combout  & !\mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~7_combout ),
	.datac(\myprocessor|my_regfile|valB[1]~95_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~47_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~47 .lut_mask = 16'h0080;
defparam \mylcd|line2~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N7
dffeas \mylcd|line2[5][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~47_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][1] .is_wysiwyg = "true";
defparam \mylcd|line2[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N4
cycloneive_lcell_comb \mylcd|line2~45 (
// Equation(s):
// \mylcd|line2~45_combout  = (!\mylcd|ptr [2] & (\mylcd|Decoder0~7_combout  & (\myprocessor|my_regfile|valB[1]~95_combout  & !\mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~7_combout ),
	.datac(\myprocessor|my_regfile|valB[1]~95_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~45_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~45 .lut_mask = 16'h0040;
defparam \mylcd|line2~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N5
dffeas \mylcd|line2[1][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~45_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][1] .is_wysiwyg = "true";
defparam \mylcd|line2[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N0
cycloneive_lcell_comb \mylcd|line2~46 (
// Equation(s):
// \mylcd|line2~46_combout  = (\mylcd|Decoder0~9_combout  & (!\mylcd|ptr [2] & (\myprocessor|my_regfile|valB[1]~95_combout  & !\mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\myprocessor|my_regfile|valB[1]~95_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~46_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~46 .lut_mask = 16'h0020;
defparam \mylcd|line2~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N1
dffeas \mylcd|line2[9][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~46_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][1] .is_wysiwyg = "true";
defparam \mylcd|line2[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N18
cycloneive_lcell_comb \mylcd|curbuf[1]~39 (
// Equation(s):
// \mylcd|curbuf[1]~39_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|Add2~0_combout ) # ((\mylcd|line2[1][1]~q )))) # (!\mylcd|Add2~1_combout  & (!\mylcd|Add2~0_combout  & ((\mylcd|line2[9][1]~q ))))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|line2[1][1]~q ),
	.datad(\mylcd|line2[9][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~39 .lut_mask = 16'hB9A8;
defparam \mylcd|curbuf[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N20
cycloneive_lcell_comb \mylcd|curbuf[1]~40 (
// Equation(s):
// \mylcd|curbuf[1]~40_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[1]~39_combout  & ((\mylcd|line2[5][1]~q ))) # (!\mylcd|curbuf[1]~39_combout  & (\mylcd|line2[13][1]~q )))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[1]~39_combout ))))

	.dataa(\mylcd|line2[13][1]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|line2[5][1]~q ),
	.datad(\mylcd|curbuf[1]~39_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~40 .lut_mask = 16'hF388;
defparam \mylcd|curbuf[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N24
cycloneive_lcell_comb \mylcd|line2~35 (
// Equation(s):
// \mylcd|line2~35_combout  = (\myprocessor|my_regfile|valB[1]~95_combout  & \mylcd|Decoder0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_regfile|valB[1]~95_combout ),
	.datad(\mylcd|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~35_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~35 .lut_mask = 16'hF000;
defparam \mylcd|line2~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N25
dffeas \mylcd|line2[4][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~35_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][1] .is_wysiwyg = "true";
defparam \mylcd|line2[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N4
cycloneive_lcell_comb \mylcd|line2~32 (
// Equation(s):
// \mylcd|line2~32_combout  = (\mylcd|Decoder0~3_combout  & \myprocessor|my_regfile|valB[1]~95_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~3_combout ),
	.datad(\myprocessor|my_regfile|valB[1]~95_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~32_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~32 .lut_mask = 16'hF000;
defparam \mylcd|line2~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N5
dffeas \mylcd|line2[12][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~32_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][1] .is_wysiwyg = "true";
defparam \mylcd|line2[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N22
cycloneive_lcell_comb \mylcd|line2~33 (
// Equation(s):
// \mylcd|line2~33_combout  = (\mylcd|Decoder0~4_combout  & \myprocessor|my_regfile|valB[1]~95_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~4_combout ),
	.datad(\myprocessor|my_regfile|valB[1]~95_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~33_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~33 .lut_mask = 16'hF000;
defparam \mylcd|line2~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N23
dffeas \mylcd|line2[0][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~33_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][1] .is_wysiwyg = "true";
defparam \mylcd|line2[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N12
cycloneive_lcell_comb \mylcd|line2~34 (
// Equation(s):
// \mylcd|line2~34_combout  = (\myprocessor|my_regfile|valB[1]~95_combout  & \mylcd|Decoder0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_regfile|valB[1]~95_combout ),
	.datad(\mylcd|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~34_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~34 .lut_mask = 16'hF000;
defparam \mylcd|line2~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N13
dffeas \mylcd|line2[8][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~34_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][1] .is_wysiwyg = "true";
defparam \mylcd|line2[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N16
cycloneive_lcell_comb \mylcd|curbuf[1]~32 (
// Equation(s):
// \mylcd|curbuf[1]~32_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & (\mylcd|line2[0][1]~q )) # (!\mylcd|Add2~1_combout  & ((\mylcd|line2[8][1]~q )))))

	.dataa(\mylcd|line2[0][1]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|line2[8][1]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~32 .lut_mask = 16'hEE30;
defparam \mylcd|curbuf[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N2
cycloneive_lcell_comb \mylcd|curbuf[1]~33 (
// Equation(s):
// \mylcd|curbuf[1]~33_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[1]~32_combout  & (\mylcd|line2[4][1]~q )) # (!\mylcd|curbuf[1]~32_combout  & ((\mylcd|line2[12][1]~q ))))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[1]~32_combout ))))

	.dataa(\mylcd|line2[4][1]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|line2[12][1]~q ),
	.datad(\mylcd|curbuf[1]~32_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~33 .lut_mask = 16'hBBC0;
defparam \mylcd|curbuf[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N16
cycloneive_lcell_comb \mylcd|line2~39 (
// Equation(s):
// \mylcd|line2~39_combout  = (\mylcd|Decoder0~7_combout  & (\myprocessor|my_regfile|valB[1]~95_combout  & (\mylcd|ptr [1] & \mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~7_combout ),
	.datab(\myprocessor|my_regfile|valB[1]~95_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~39_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~39 .lut_mask = 16'h8000;
defparam \mylcd|line2~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N17
dffeas \mylcd|line2[7][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~39_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][1] .is_wysiwyg = "true";
defparam \mylcd|line2[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N0
cycloneive_lcell_comb \mylcd|line2~38 (
// Equation(s):
// \mylcd|line2~38_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~9_combout  & (!\mylcd|ptr [2] & \myprocessor|my_regfile|valB[1]~95_combout )))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~9_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\myprocessor|my_regfile|valB[1]~95_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~38_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~38 .lut_mask = 16'h0800;
defparam \mylcd|line2~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N1
dffeas \mylcd|line2[11][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~38_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][1] .is_wysiwyg = "true";
defparam \mylcd|line2[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N6
cycloneive_lcell_comb \mylcd|line2~37 (
// Equation(s):
// \mylcd|line2~37_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~9_combout  & (\mylcd|ptr [2] & \myprocessor|my_regfile|valB[1]~95_combout )))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~9_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\myprocessor|my_regfile|valB[1]~95_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~37_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~37 .lut_mask = 16'h8000;
defparam \mylcd|line2~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N7
dffeas \mylcd|line2[15][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~37_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][1] .is_wysiwyg = "true";
defparam \mylcd|line2[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N10
cycloneive_lcell_comb \mylcd|curbuf[1]~34 (
// Equation(s):
// \mylcd|curbuf[1]~34_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|Add2~0_combout )))) # (!\mylcd|Add2~1_combout  & ((\mylcd|Add2~0_combout  & ((\mylcd|line2[15][1]~q ))) # (!\mylcd|Add2~0_combout  & (\mylcd|line2[11][1]~q ))))

	.dataa(\mylcd|line2[11][1]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[15][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~34 .lut_mask = 16'hF2C2;
defparam \mylcd|curbuf[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N14
cycloneive_lcell_comb \mylcd|line2~36 (
// Equation(s):
// \mylcd|line2~36_combout  = (\mylcd|Decoder0~7_combout  & (\myprocessor|my_regfile|valB[1]~95_combout  & (\mylcd|ptr [1] & !\mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~7_combout ),
	.datab(\myprocessor|my_regfile|valB[1]~95_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~36_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~36 .lut_mask = 16'h0080;
defparam \mylcd|line2~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N15
dffeas \mylcd|line2[3][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~36_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][1] .is_wysiwyg = "true";
defparam \mylcd|line2[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N18
cycloneive_lcell_comb \mylcd|curbuf[1]~35 (
// Equation(s):
// \mylcd|curbuf[1]~35_combout  = (\mylcd|curbuf[1]~34_combout  & ((\mylcd|line2[7][1]~q ) # ((!\mylcd|Add2~1_combout )))) # (!\mylcd|curbuf[1]~34_combout  & (((\mylcd|Add2~1_combout  & \mylcd|line2[3][1]~q ))))

	.dataa(\mylcd|line2[7][1]~q ),
	.datab(\mylcd|curbuf[1]~34_combout ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[3][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~35 .lut_mask = 16'hBC8C;
defparam \mylcd|curbuf[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N28
cycloneive_lcell_comb \mylcd|line2~43 (
// Equation(s):
// \mylcd|line2~43_combout  = (\myprocessor|my_regfile|valB[1]~95_combout  & \mylcd|Decoder0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_regfile|valB[1]~95_combout ),
	.datad(\mylcd|Decoder0~16_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~43_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~43 .lut_mask = 16'hF000;
defparam \mylcd|line2~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N29
dffeas \mylcd|line2[6][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~43_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][1] .is_wysiwyg = "true";
defparam \mylcd|line2[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N22
cycloneive_lcell_comb \mylcd|line2~41 (
// Equation(s):
// \mylcd|line2~41_combout  = (\mylcd|Decoder0~14_combout  & \myprocessor|my_regfile|valB[1]~95_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~14_combout ),
	.datad(\myprocessor|my_regfile|valB[1]~95_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~41_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~41 .lut_mask = 16'hF000;
defparam \mylcd|line2~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y38_N23
dffeas \mylcd|line2[14][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~41_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][1] .is_wysiwyg = "true";
defparam \mylcd|line2[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N30
cycloneive_lcell_comb \mylcd|line2~42 (
// Equation(s):
// \mylcd|line2~42_combout  = (\myprocessor|my_regfile|valB[1]~95_combout  & \mylcd|Decoder0~15_combout )

	.dataa(\myprocessor|my_regfile|valB[1]~95_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~42_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~42 .lut_mask = 16'hAA00;
defparam \mylcd|line2~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N31
dffeas \mylcd|line2[10][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~42_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][1] .is_wysiwyg = "true";
defparam \mylcd|line2[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N14
cycloneive_lcell_comb \mylcd|curbuf[1]~36 (
// Equation(s):
// \mylcd|curbuf[1]~36_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|line2[14][1]~q ) # ((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & (((\mylcd|line2[10][1]~q  & !\mylcd|Add2~1_combout ))))

	.dataa(\mylcd|line2[14][1]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|line2[10][1]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~36 .lut_mask = 16'hCCB8;
defparam \mylcd|curbuf[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N4
cycloneive_lcell_comb \mylcd|line2~40 (
// Equation(s):
// \mylcd|line2~40_combout  = (\mylcd|Decoder0~13_combout  & \myprocessor|my_regfile|valB[1]~95_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~13_combout ),
	.datad(\myprocessor|my_regfile|valB[1]~95_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~40_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~40 .lut_mask = 16'hF000;
defparam \mylcd|line2~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y38_N5
dffeas \mylcd|line2[2][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~40_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][1] .is_wysiwyg = "true";
defparam \mylcd|line2[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N26
cycloneive_lcell_comb \mylcd|curbuf[1]~37 (
// Equation(s):
// \mylcd|curbuf[1]~37_combout  = (\mylcd|curbuf[1]~36_combout  & ((\mylcd|line2[6][1]~q ) # ((!\mylcd|Add2~1_combout )))) # (!\mylcd|curbuf[1]~36_combout  & (((\mylcd|line2[2][1]~q  & \mylcd|Add2~1_combout ))))

	.dataa(\mylcd|line2[6][1]~q ),
	.datab(\mylcd|curbuf[1]~36_combout ),
	.datac(\mylcd|line2[2][1]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~37 .lut_mask = 16'hB8CC;
defparam \mylcd|curbuf[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N20
cycloneive_lcell_comb \mylcd|curbuf[1]~38 (
// Equation(s):
// \mylcd|curbuf[1]~38_combout  = (\mylcd|index [1] & (\mylcd|index [0])) # (!\mylcd|index [1] & ((\mylcd|index [0] & (\mylcd|curbuf[1]~35_combout )) # (!\mylcd|index [0] & ((\mylcd|curbuf[1]~37_combout )))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|curbuf[1]~35_combout ),
	.datad(\mylcd|curbuf[1]~37_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~38 .lut_mask = 16'hD9C8;
defparam \mylcd|curbuf[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N18
cycloneive_lcell_comb \mylcd|curbuf[1]~41 (
// Equation(s):
// \mylcd|curbuf[1]~41_combout  = (\mylcd|curbuf[1]~38_combout  & ((\mylcd|curbuf[1]~40_combout ) # ((!\mylcd|index [1])))) # (!\mylcd|curbuf[1]~38_combout  & (((\mylcd|curbuf[1]~33_combout  & \mylcd|index [1]))))

	.dataa(\mylcd|curbuf[1]~40_combout ),
	.datab(\mylcd|curbuf[1]~33_combout ),
	.datac(\mylcd|curbuf[1]~38_combout ),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~41 .lut_mask = 16'hACF0;
defparam \mylcd|curbuf[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N10
cycloneive_lcell_comb \mylcd|line1[0][1]~feeder (
// Equation(s):
// \mylcd|line1[0][1]~feeder_combout  = \mylcd|line2[0][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[0][1]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[0][1]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y40_N11
dffeas \mylcd|line1[0][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][1] .is_wysiwyg = "true";
defparam \mylcd|line1[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y40_N31
dffeas \mylcd|line1[4][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][1] .is_wysiwyg = "true";
defparam \mylcd|line1[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y38_N11
dffeas \mylcd|line1[12][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[12][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][1] .is_wysiwyg = "true";
defparam \mylcd|line1[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y40_N21
dffeas \mylcd|line1[8][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[8][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][1] .is_wysiwyg = "true";
defparam \mylcd|line1[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N20
cycloneive_lcell_comb \mylcd|curbuf[1]~29 (
// Equation(s):
// \mylcd|curbuf[1]~29_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|line1[12][1]~q ) # ((\mylcd|Add1~2_combout )))) # (!\mylcd|Add1~1_combout  & (((\mylcd|line1[8][1]~q  & !\mylcd|Add1~2_combout ))))

	.dataa(\mylcd|line1[12][1]~q ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[8][1]~q ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~29 .lut_mask = 16'hCCB8;
defparam \mylcd|curbuf[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N30
cycloneive_lcell_comb \mylcd|curbuf[1]~30 (
// Equation(s):
// \mylcd|curbuf[1]~30_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[1]~29_combout  & ((\mylcd|line1[4][1]~q ))) # (!\mylcd|curbuf[1]~29_combout  & (\mylcd|line1[0][1]~q )))) # (!\mylcd|Add1~2_combout  & (((\mylcd|curbuf[1]~29_combout ))))

	.dataa(\mylcd|line1[0][1]~q ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[4][1]~q ),
	.datad(\mylcd|curbuf[1]~29_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~30 .lut_mask = 16'hF388;
defparam \mylcd|curbuf[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y40_N5
dffeas \mylcd|line1[13][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][1] .is_wysiwyg = "true";
defparam \mylcd|line1[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y40_N7
dffeas \mylcd|line1[9][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[9][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][1] .is_wysiwyg = "true";
defparam \mylcd|line1[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N6
cycloneive_lcell_comb \mylcd|curbuf[1]~22 (
// Equation(s):
// \mylcd|curbuf[1]~22_combout  = (\mylcd|Add1~2_combout  & (((\mylcd|Add1~1_combout )))) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~1_combout  & (\mylcd|line1[13][1]~q )) # (!\mylcd|Add1~1_combout  & ((\mylcd|line1[9][1]~q )))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|line1[13][1]~q ),
	.datac(\mylcd|line1[9][1]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~22 .lut_mask = 16'hEE50;
defparam \mylcd|curbuf[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y40_N27
dffeas \mylcd|line1[1][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][1] .is_wysiwyg = "true";
defparam \mylcd|line1[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N0
cycloneive_lcell_comb \mylcd|line1[5][1]~feeder (
// Equation(s):
// \mylcd|line1[5][1]~feeder_combout  = \mylcd|line2[5][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[5][1]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[5][1]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y40_N1
dffeas \mylcd|line1[5][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][1] .is_wysiwyg = "true";
defparam \mylcd|line1[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N26
cycloneive_lcell_comb \mylcd|curbuf[1]~23 (
// Equation(s):
// \mylcd|curbuf[1]~23_combout  = (\mylcd|curbuf[1]~22_combout  & (((\mylcd|line1[5][1]~q )) # (!\mylcd|Add1~2_combout ))) # (!\mylcd|curbuf[1]~22_combout  & (\mylcd|Add1~2_combout  & (\mylcd|line1[1][1]~q )))

	.dataa(\mylcd|curbuf[1]~22_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[1][1]~q ),
	.datad(\mylcd|line1[5][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~23 .lut_mask = 16'hEA62;
defparam \mylcd|curbuf[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N23
dffeas \mylcd|line1[2][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[2][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][1] .is_wysiwyg = "true";
defparam \mylcd|line1[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y37_N29
dffeas \mylcd|line1[6][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[6][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][1] .is_wysiwyg = "true";
defparam \mylcd|line1[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y37_N13
dffeas \mylcd|line1[10][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][1] .is_wysiwyg = "true";
defparam \mylcd|line1[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N20
cycloneive_lcell_comb \mylcd|line1[14][1]~feeder (
// Equation(s):
// \mylcd|line1[14][1]~feeder_combout  = \mylcd|line2[14][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[14][1]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[14][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[14][1]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[14][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N21
dffeas \mylcd|line1[14][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[14][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][1] .is_wysiwyg = "true";
defparam \mylcd|line1[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N12
cycloneive_lcell_comb \mylcd|curbuf[1]~26 (
// Equation(s):
// \mylcd|curbuf[1]~26_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|Add1~2_combout ) # ((\mylcd|line1[14][1]~q )))) # (!\mylcd|Add1~1_combout  & (!\mylcd|Add1~2_combout  & (\mylcd|line1[10][1]~q )))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[10][1]~q ),
	.datad(\mylcd|line1[14][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~26 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N28
cycloneive_lcell_comb \mylcd|curbuf[1]~27 (
// Equation(s):
// \mylcd|curbuf[1]~27_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[1]~26_combout  & ((\mylcd|line1[6][1]~q ))) # (!\mylcd|curbuf[1]~26_combout  & (\mylcd|line1[2][1]~q )))) # (!\mylcd|Add1~2_combout  & (((\mylcd|curbuf[1]~26_combout ))))

	.dataa(\mylcd|line1[2][1]~q ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[6][1]~q ),
	.datad(\mylcd|curbuf[1]~26_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~27 .lut_mask = 16'hF388;
defparam \mylcd|curbuf[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N8
cycloneive_lcell_comb \mylcd|line1[3][1]~feeder (
// Equation(s):
// \mylcd|line1[3][1]~feeder_combout  = \mylcd|line2[3][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[3][1]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[3][1]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N9
dffeas \mylcd|line1[3][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][1] .is_wysiwyg = "true";
defparam \mylcd|line1[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y37_N17
dffeas \mylcd|line1[7][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[7][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][1] .is_wysiwyg = "true";
defparam \mylcd|line1[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y37_N7
dffeas \mylcd|line1[11][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][1] .is_wysiwyg = "true";
defparam \mylcd|line1[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y36_N21
dffeas \mylcd|line1[15][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[15][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][1] .is_wysiwyg = "true";
defparam \mylcd|line1[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N6
cycloneive_lcell_comb \mylcd|curbuf[1]~24 (
// Equation(s):
// \mylcd|curbuf[1]~24_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|Add1~2_combout ) # ((\mylcd|line1[15][1]~q )))) # (!\mylcd|Add1~1_combout  & (!\mylcd|Add1~2_combout  & (\mylcd|line1[11][1]~q )))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[11][1]~q ),
	.datad(\mylcd|line1[15][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~24 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N16
cycloneive_lcell_comb \mylcd|curbuf[1]~25 (
// Equation(s):
// \mylcd|curbuf[1]~25_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[1]~24_combout  & ((\mylcd|line1[7][1]~q ))) # (!\mylcd|curbuf[1]~24_combout  & (\mylcd|line1[3][1]~q )))) # (!\mylcd|Add1~2_combout  & (((\mylcd|curbuf[1]~24_combout ))))

	.dataa(\mylcd|line1[3][1]~q ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[7][1]~q ),
	.datad(\mylcd|curbuf[1]~24_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~25 .lut_mask = 16'hF388;
defparam \mylcd|curbuf[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N28
cycloneive_lcell_comb \mylcd|curbuf[1]~28 (
// Equation(s):
// \mylcd|curbuf[1]~28_combout  = (\mylcd|index [0] & ((\mylcd|curbuf[1]~27_combout ) # ((!\mylcd|index [1])))) # (!\mylcd|index [0] & (((!\mylcd|index [1] & \mylcd|curbuf[1]~25_combout ))))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|curbuf[1]~27_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|curbuf[1]~25_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~28 .lut_mask = 16'h8F8A;
defparam \mylcd|curbuf[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N24
cycloneive_lcell_comb \mylcd|curbuf[1]~31 (
// Equation(s):
// \mylcd|curbuf[1]~31_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[1]~28_combout  & (\mylcd|curbuf[1]~30_combout )) # (!\mylcd|curbuf[1]~28_combout  & ((\mylcd|curbuf[1]~23_combout ))))) # (!\mylcd|Add1~0_combout  & (((\mylcd|curbuf[1]~28_combout 
// ))))

	.dataa(\mylcd|curbuf[1]~30_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|curbuf[1]~23_combout ),
	.datad(\mylcd|curbuf[1]~28_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~31 .lut_mask = 16'hBBC0;
defparam \mylcd|curbuf[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N28
cycloneive_lcell_comb \mylcd|curbuf[1]~42 (
// Equation(s):
// \mylcd|curbuf[1]~42_combout  = (\mylcd|lcd_data[7]~2_combout  & ((\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[1]~31_combout ))) # (!\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[1]~41_combout ))))

	.dataa(\mylcd|LessThan2~1_combout ),
	.datab(\mylcd|curbuf[1]~41_combout ),
	.datac(\mylcd|lcd_data[7]~2_combout ),
	.datad(\mylcd|curbuf[1]~31_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~42 .lut_mask = 16'hE040;
defparam \mylcd|curbuf[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N2
cycloneive_lcell_comb \mylcd|curbuf[1]~43 (
// Equation(s):
// \mylcd|curbuf[1]~43_combout  = (\mylcd|curbuf[1]~42_combout ) # ((\mylcd|index [0] & (\mylcd|Equal2~0_combout  & \mylcd|index [1])))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|curbuf[1]~42_combout ),
	.datac(\mylcd|Equal2~0_combout ),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~43 .lut_mask = 16'hECCC;
defparam \mylcd|curbuf[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y40_N3
dffeas \mylcd|lcd_data[1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|curbuf[1]~43_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[1] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N22
cycloneive_lcell_comb \mylcd|line2~59 (
// Equation(s):
// \mylcd|line2~59_combout  = (\myprocessor|my_regfile|valB[2]~198_combout  & \mylcd|Decoder0~16_combout )

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valB[2]~198_combout ),
	.datac(gnd),
	.datad(\mylcd|Decoder0~16_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~59_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~59 .lut_mask = 16'hCC00;
defparam \mylcd|line2~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N23
dffeas \mylcd|line2[6][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~59_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][2] .is_wysiwyg = "true";
defparam \mylcd|line2[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N10
cycloneive_lcell_comb \mylcd|line2~57 (
// Equation(s):
// \mylcd|line2~57_combout  = (\myprocessor|my_regfile|valB[2]~198_combout  & \mylcd|Decoder0~14_combout )

	.dataa(\myprocessor|my_regfile|valB[2]~198_combout ),
	.datab(gnd),
	.datac(\mylcd|Decoder0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~57_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~57 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y38_N11
dffeas \mylcd|line2[14][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~57_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][2] .is_wysiwyg = "true";
defparam \mylcd|line2[14][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N24
cycloneive_lcell_comb \mylcd|line2~58 (
// Equation(s):
// \mylcd|line2~58_combout  = (\myprocessor|my_regfile|valB[2]~198_combout  & \mylcd|Decoder0~15_combout )

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valB[2]~198_combout ),
	.datac(gnd),
	.datad(\mylcd|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~58_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~58 .lut_mask = 16'hCC00;
defparam \mylcd|line2~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N25
dffeas \mylcd|line2[10][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~58_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][2] .is_wysiwyg = "true";
defparam \mylcd|line2[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N30
cycloneive_lcell_comb \mylcd|curbuf[2]~58 (
// Equation(s):
// \mylcd|curbuf[2]~58_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|line2[14][2]~q ) # ((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & (((\mylcd|line2[10][2]~q  & !\mylcd|Add2~1_combout ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[14][2]~q ),
	.datac(\mylcd|line2[10][2]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~58 .lut_mask = 16'hAAD8;
defparam \mylcd|curbuf[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N24
cycloneive_lcell_comb \mylcd|line2~56 (
// Equation(s):
// \mylcd|line2~56_combout  = (\mylcd|Decoder0~13_combout  & \myprocessor|my_regfile|valB[2]~198_combout )

	.dataa(gnd),
	.datab(\mylcd|Decoder0~13_combout ),
	.datac(\myprocessor|my_regfile|valB[2]~198_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~56_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~56 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y38_N25
dffeas \mylcd|line2[2][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~56_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][2] .is_wysiwyg = "true";
defparam \mylcd|line2[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N16
cycloneive_lcell_comb \mylcd|curbuf[2]~59 (
// Equation(s):
// \mylcd|curbuf[2]~59_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|curbuf[2]~58_combout  & (\mylcd|line2[6][2]~q )) # (!\mylcd|curbuf[2]~58_combout  & ((\mylcd|line2[2][2]~q ))))) # (!\mylcd|Add2~1_combout  & (((\mylcd|curbuf[2]~58_combout ))))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|line2[6][2]~q ),
	.datac(\mylcd|curbuf[2]~58_combout ),
	.datad(\mylcd|line2[2][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~59 .lut_mask = 16'hDAD0;
defparam \mylcd|curbuf[2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N18
cycloneive_lcell_comb \mylcd|line2~52 (
// Equation(s):
// \mylcd|line2~52_combout  = (\mylcd|Decoder0~7_combout  & (\myprocessor|my_regfile|valB[2]~198_combout  & (\mylcd|ptr [1] & !\mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~7_combout ),
	.datab(\myprocessor|my_regfile|valB[2]~198_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~52_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~52 .lut_mask = 16'h0080;
defparam \mylcd|line2~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N19
dffeas \mylcd|line2[3][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~52_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][2] .is_wysiwyg = "true";
defparam \mylcd|line2[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N12
cycloneive_lcell_comb \mylcd|line2~55 (
// Equation(s):
// \mylcd|line2~55_combout  = (\mylcd|Decoder0~7_combout  & (\myprocessor|my_regfile|valB[2]~198_combout  & (\mylcd|ptr [1] & \mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~7_combout ),
	.datab(\myprocessor|my_regfile|valB[2]~198_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~55_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~55 .lut_mask = 16'h8000;
defparam \mylcd|line2~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N13
dffeas \mylcd|line2[7][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~55_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][2] .is_wysiwyg = "true";
defparam \mylcd|line2[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N12
cycloneive_lcell_comb \mylcd|line2~53 (
// Equation(s):
// \mylcd|line2~53_combout  = (\mylcd|ptr [1] & (\myprocessor|my_regfile|valB[2]~198_combout  & (\mylcd|ptr [2] & \mylcd|Decoder0~9_combout )))

	.dataa(\mylcd|ptr [1]),
	.datab(\myprocessor|my_regfile|valB[2]~198_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~53_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~53 .lut_mask = 16'h8000;
defparam \mylcd|line2~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N13
dffeas \mylcd|line2[15][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~53_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][2] .is_wysiwyg = "true";
defparam \mylcd|line2[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N22
cycloneive_lcell_comb \mylcd|line2~54 (
// Equation(s):
// \mylcd|line2~54_combout  = (\mylcd|ptr [1] & (\myprocessor|my_regfile|valB[2]~198_combout  & (!\mylcd|ptr [2] & \mylcd|Decoder0~9_combout )))

	.dataa(\mylcd|ptr [1]),
	.datab(\myprocessor|my_regfile|valB[2]~198_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~54_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~54 .lut_mask = 16'h0800;
defparam \mylcd|line2~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N23
dffeas \mylcd|line2[11][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~54_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][2] .is_wysiwyg = "true";
defparam \mylcd|line2[11][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N8
cycloneive_lcell_comb \mylcd|curbuf[2]~56 (
// Equation(s):
// \mylcd|curbuf[2]~56_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|Add2~0_combout )))) # (!\mylcd|Add2~1_combout  & ((\mylcd|Add2~0_combout  & (\mylcd|line2[15][2]~q )) # (!\mylcd|Add2~0_combout  & ((\mylcd|line2[11][2]~q )))))

	.dataa(\mylcd|line2[15][2]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[11][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~56 .lut_mask = 16'hE3E0;
defparam \mylcd|curbuf[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N16
cycloneive_lcell_comb \mylcd|curbuf[2]~57 (
// Equation(s):
// \mylcd|curbuf[2]~57_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|curbuf[2]~56_combout  & ((\mylcd|line2[7][2]~q ))) # (!\mylcd|curbuf[2]~56_combout  & (\mylcd|line2[3][2]~q )))) # (!\mylcd|Add2~1_combout  & (((\mylcd|curbuf[2]~56_combout ))))

	.dataa(\mylcd|line2[3][2]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[7][2]~q ),
	.datad(\mylcd|curbuf[2]~56_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~57 .lut_mask = 16'hF388;
defparam \mylcd|curbuf[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N28
cycloneive_lcell_comb \mylcd|curbuf[2]~60 (
// Equation(s):
// \mylcd|curbuf[2]~60_combout  = (\mylcd|index [1] & (\mylcd|index [0])) # (!\mylcd|index [1] & ((\mylcd|index [0] & ((\mylcd|curbuf[2]~57_combout ))) # (!\mylcd|index [0] & (\mylcd|curbuf[2]~59_combout ))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|curbuf[2]~59_combout ),
	.datad(\mylcd|curbuf[2]~57_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~60_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~60 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[2]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N20
cycloneive_lcell_comb \mylcd|line2~48 (
// Equation(s):
// \mylcd|line2~48_combout  = (\myprocessor|my_regfile|valB[2]~198_combout  & \mylcd|Decoder0~3_combout )

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valB[2]~198_combout ),
	.datac(\mylcd|Decoder0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~48_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~48 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N21
dffeas \mylcd|line2[12][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~48_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][2] .is_wysiwyg = "true";
defparam \mylcd|line2[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N26
cycloneive_lcell_comb \mylcd|line2~51 (
// Equation(s):
// \mylcd|line2~51_combout  = (\myprocessor|my_regfile|valB[2]~198_combout  & \mylcd|Decoder0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_regfile|valB[2]~198_combout ),
	.datad(\mylcd|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~51_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~51 .lut_mask = 16'hF000;
defparam \mylcd|line2~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y39_N27
dffeas \mylcd|line2[4][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~51_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][2] .is_wysiwyg = "true";
defparam \mylcd|line2[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N6
cycloneive_lcell_comb \mylcd|line2~49 (
// Equation(s):
// \mylcd|line2~49_combout  = (\myprocessor|my_regfile|valB[2]~198_combout  & \mylcd|Decoder0~4_combout )

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valB[2]~198_combout ),
	.datac(\mylcd|Decoder0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~49_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~49 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N7
dffeas \mylcd|line2[0][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~49_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][2] .is_wysiwyg = "true";
defparam \mylcd|line2[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N2
cycloneive_lcell_comb \mylcd|line2~50 (
// Equation(s):
// \mylcd|line2~50_combout  = (\myprocessor|my_regfile|valB[2]~198_combout  & \mylcd|Decoder0~5_combout )

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valB[2]~198_combout ),
	.datac(gnd),
	.datad(\mylcd|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~50_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~50 .lut_mask = 16'hCC00;
defparam \mylcd|line2~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N3
dffeas \mylcd|line2[8][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~50_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][2] .is_wysiwyg = "true";
defparam \mylcd|line2[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N4
cycloneive_lcell_comb \mylcd|curbuf[2]~54 (
// Equation(s):
// \mylcd|curbuf[2]~54_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|line2[0][2]~q ) # ((\mylcd|Add2~0_combout )))) # (!\mylcd|Add2~1_combout  & (((!\mylcd|Add2~0_combout  & \mylcd|line2[8][2]~q ))))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|line2[0][2]~q ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[8][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~54 .lut_mask = 16'hADA8;
defparam \mylcd|curbuf[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N8
cycloneive_lcell_comb \mylcd|curbuf[2]~55 (
// Equation(s):
// \mylcd|curbuf[2]~55_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[2]~54_combout  & ((\mylcd|line2[4][2]~q ))) # (!\mylcd|curbuf[2]~54_combout  & (\mylcd|line2[12][2]~q )))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[2]~54_combout ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[12][2]~q ),
	.datac(\mylcd|line2[4][2]~q ),
	.datad(\mylcd|curbuf[2]~54_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~55 .lut_mask = 16'hF588;
defparam \mylcd|curbuf[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N6
cycloneive_lcell_comb \mylcd|line2~60 (
// Equation(s):
// \mylcd|line2~60_combout  = (\mylcd|Decoder0~9_combout  & (\mylcd|ptr [2] & (\myprocessor|my_regfile|valB[2]~198_combout  & !\mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\myprocessor|my_regfile|valB[2]~198_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~60_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~60 .lut_mask = 16'h0080;
defparam \mylcd|line2~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N7
dffeas \mylcd|line2[13][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~60_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][2] .is_wysiwyg = "true";
defparam \mylcd|line2[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N10
cycloneive_lcell_comb \mylcd|line2~63 (
// Equation(s):
// \mylcd|line2~63_combout  = (\mylcd|ptr [2] & (\mylcd|Decoder0~7_combout  & (\myprocessor|my_regfile|valB[2]~198_combout  & !\mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~7_combout ),
	.datac(\myprocessor|my_regfile|valB[2]~198_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~63_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~63 .lut_mask = 16'h0080;
defparam \mylcd|line2~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N11
dffeas \mylcd|line2[5][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~63_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][2] .is_wysiwyg = "true";
defparam \mylcd|line2[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N24
cycloneive_lcell_comb \mylcd|line2~61 (
// Equation(s):
// \mylcd|line2~61_combout  = (!\mylcd|ptr [2] & (\mylcd|Decoder0~7_combout  & (\myprocessor|my_regfile|valB[2]~198_combout  & !\mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~7_combout ),
	.datac(\myprocessor|my_regfile|valB[2]~198_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~61_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~61 .lut_mask = 16'h0040;
defparam \mylcd|line2~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N25
dffeas \mylcd|line2[1][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~61_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][2] .is_wysiwyg = "true";
defparam \mylcd|line2[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N8
cycloneive_lcell_comb \mylcd|line2~62 (
// Equation(s):
// \mylcd|line2~62_combout  = (\mylcd|Decoder0~9_combout  & (!\mylcd|ptr [2] & (\myprocessor|my_regfile|valB[2]~198_combout  & !\mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\myprocessor|my_regfile|valB[2]~198_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~62_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~62 .lut_mask = 16'h0020;
defparam \mylcd|line2~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N9
dffeas \mylcd|line2[9][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~62_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][2] .is_wysiwyg = "true";
defparam \mylcd|line2[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N10
cycloneive_lcell_comb \mylcd|curbuf[2]~61 (
// Equation(s):
// \mylcd|curbuf[2]~61_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|line2[1][2]~q ) # ((\mylcd|Add2~0_combout )))) # (!\mylcd|Add2~1_combout  & (((!\mylcd|Add2~0_combout  & \mylcd|line2[9][2]~q ))))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|line2[1][2]~q ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[9][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~61 .lut_mask = 16'hADA8;
defparam \mylcd|curbuf[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N6
cycloneive_lcell_comb \mylcd|curbuf[2]~62 (
// Equation(s):
// \mylcd|curbuf[2]~62_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[2]~61_combout  & ((\mylcd|line2[5][2]~q ))) # (!\mylcd|curbuf[2]~61_combout  & (\mylcd|line2[13][2]~q )))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[2]~61_combout ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[13][2]~q ),
	.datac(\mylcd|line2[5][2]~q ),
	.datad(\mylcd|curbuf[2]~61_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~62_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~62 .lut_mask = 16'hF588;
defparam \mylcd|curbuf[2]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N10
cycloneive_lcell_comb \mylcd|curbuf[2]~63 (
// Equation(s):
// \mylcd|curbuf[2]~63_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[2]~60_combout  & ((\mylcd|curbuf[2]~62_combout ))) # (!\mylcd|curbuf[2]~60_combout  & (\mylcd|curbuf[2]~55_combout )))) # (!\mylcd|index [1] & (\mylcd|curbuf[2]~60_combout ))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|curbuf[2]~60_combout ),
	.datac(\mylcd|curbuf[2]~55_combout ),
	.datad(\mylcd|curbuf[2]~62_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~63_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~63 .lut_mask = 16'hEC64;
defparam \mylcd|curbuf[2]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N27
dffeas \mylcd|line1[10][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][2] .is_wysiwyg = "true";
defparam \mylcd|line1[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N24
cycloneive_lcell_comb \mylcd|line1[8][2]~feeder (
// Equation(s):
// \mylcd|line1[8][2]~feeder_combout  = \mylcd|line2[8][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[8][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[8][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[8][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[8][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N25
dffeas \mylcd|line1[8][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][2] .is_wysiwyg = "true";
defparam \mylcd|line1[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N26
cycloneive_lcell_comb \mylcd|curbuf[2]~46 (
// Equation(s):
// \mylcd|curbuf[2]~46_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|Add1~2_combout ) # ((\mylcd|line1[8][2]~q )))) # (!\mylcd|Add1~0_combout  & (!\mylcd|Add1~2_combout  & (\mylcd|line1[10][2]~q )))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[10][2]~q ),
	.datad(\mylcd|line1[8][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~46 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N14
cycloneive_lcell_comb \mylcd|line1[2][2]~feeder (
// Equation(s):
// \mylcd|line1[2][2]~feeder_combout  = \mylcd|line2[2][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[2][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[2][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N15
dffeas \mylcd|line1[2][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][2] .is_wysiwyg = "true";
defparam \mylcd|line1[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y38_N29
dffeas \mylcd|line1[0][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[0][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][2] .is_wysiwyg = "true";
defparam \mylcd|line1[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N28
cycloneive_lcell_comb \mylcd|curbuf[2]~47 (
// Equation(s):
// \mylcd|curbuf[2]~47_combout  = (\mylcd|curbuf[2]~46_combout  & (((\mylcd|line1[0][2]~q ) # (!\mylcd|Add1~2_combout )))) # (!\mylcd|curbuf[2]~46_combout  & (\mylcd|line1[2][2]~q  & ((\mylcd|Add1~2_combout ))))

	.dataa(\mylcd|curbuf[2]~46_combout ),
	.datab(\mylcd|line1[2][2]~q ),
	.datac(\mylcd|line1[0][2]~q ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~47_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~47 .lut_mask = 16'hE4AA;
defparam \mylcd|curbuf[2]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y36_N13
dffeas \mylcd|line1[11][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][2] .is_wysiwyg = "true";
defparam \mylcd|line1[11][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N2
cycloneive_lcell_comb \mylcd|line1[9][2]~feeder (
// Equation(s):
// \mylcd|line1[9][2]~feeder_combout  = \mylcd|line2[9][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[9][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[9][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[9][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[9][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y36_N3
dffeas \mylcd|line1[9][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][2] .is_wysiwyg = "true";
defparam \mylcd|line1[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N12
cycloneive_lcell_comb \mylcd|curbuf[2]~48 (
// Equation(s):
// \mylcd|curbuf[2]~48_combout  = (\mylcd|Add1~2_combout  & (\mylcd|Add1~0_combout )) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~0_combout  & ((\mylcd|line1[9][2]~q ))) # (!\mylcd|Add1~0_combout  & (\mylcd|line1[11][2]~q ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[11][2]~q ),
	.datad(\mylcd|line1[9][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~48 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y39_N25
dffeas \mylcd|line1[1][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][2] .is_wysiwyg = "true";
defparam \mylcd|line1[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N18
cycloneive_lcell_comb \mylcd|line1[3][2]~feeder (
// Equation(s):
// \mylcd|line1[3][2]~feeder_combout  = \mylcd|line2[3][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[3][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[3][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y39_N19
dffeas \mylcd|line1[3][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][2] .is_wysiwyg = "true";
defparam \mylcd|line1[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N24
cycloneive_lcell_comb \mylcd|curbuf[2]~49 (
// Equation(s):
// \mylcd|curbuf[2]~49_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[2]~48_combout  & (\mylcd|line1[1][2]~q )) # (!\mylcd|curbuf[2]~48_combout  & ((\mylcd|line1[3][2]~q ))))) # (!\mylcd|Add1~2_combout  & (\mylcd|curbuf[2]~48_combout ))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|curbuf[2]~48_combout ),
	.datac(\mylcd|line1[1][2]~q ),
	.datad(\mylcd|line1[3][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~49 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N12
cycloneive_lcell_comb \mylcd|curbuf[2]~50 (
// Equation(s):
// \mylcd|curbuf[2]~50_combout  = (\mylcd|Add1~1_combout  & (((\mylcd|index [0])))) # (!\mylcd|Add1~1_combout  & ((\mylcd|index [0] & (\mylcd|curbuf[2]~47_combout )) # (!\mylcd|index [0] & ((\mylcd|curbuf[2]~49_combout )))))

	.dataa(\mylcd|curbuf[2]~47_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[2]~49_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~50 .lut_mask = 16'hE3E0;
defparam \mylcd|curbuf[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y39_N7
dffeas \mylcd|line1[5][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[5][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][2] .is_wysiwyg = "true";
defparam \mylcd|line1[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y39_N31
dffeas \mylcd|line1[7][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[7][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][2] .is_wysiwyg = "true";
defparam \mylcd|line1[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y39_N3
dffeas \mylcd|line1[15][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[15][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][2] .is_wysiwyg = "true";
defparam \mylcd|line1[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N2
cycloneive_lcell_comb \mylcd|curbuf[2]~44 (
// Equation(s):
// \mylcd|curbuf[2]~44_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|line1[7][2]~q ) # ((\mylcd|Add1~0_combout )))) # (!\mylcd|Add1~2_combout  & (((\mylcd|line1[15][2]~q  & !\mylcd|Add1~0_combout ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|line1[7][2]~q ),
	.datac(\mylcd|line1[15][2]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~44 .lut_mask = 16'hAAD8;
defparam \mylcd|curbuf[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y39_N15
dffeas \mylcd|line1[13][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][2] .is_wysiwyg = "true";
defparam \mylcd|line1[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N14
cycloneive_lcell_comb \mylcd|curbuf[2]~45 (
// Equation(s):
// \mylcd|curbuf[2]~45_combout  = (\mylcd|curbuf[2]~44_combout  & ((\mylcd|line1[5][2]~q ) # ((!\mylcd|Add1~0_combout )))) # (!\mylcd|curbuf[2]~44_combout  & (((\mylcd|line1[13][2]~q  & \mylcd|Add1~0_combout ))))

	.dataa(\mylcd|line1[5][2]~q ),
	.datab(\mylcd|curbuf[2]~44_combout ),
	.datac(\mylcd|line1[13][2]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~45 .lut_mask = 16'hB8CC;
defparam \mylcd|curbuf[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N1
dffeas \mylcd|line1[14][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[14][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][2] .is_wysiwyg = "true";
defparam \mylcd|line1[14][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N22
cycloneive_lcell_comb \mylcd|line1[6][2]~feeder (
// Equation(s):
// \mylcd|line1[6][2]~feeder_combout  = \mylcd|line2[6][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[6][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[6][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[6][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[6][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N23
dffeas \mylcd|line1[6][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][2] .is_wysiwyg = "true";
defparam \mylcd|line1[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N0
cycloneive_lcell_comb \mylcd|curbuf[2]~51 (
// Equation(s):
// \mylcd|curbuf[2]~51_combout  = (\mylcd|Add1~0_combout  & (\mylcd|Add1~2_combout )) # (!\mylcd|Add1~0_combout  & ((\mylcd|Add1~2_combout  & ((\mylcd|line1[6][2]~q ))) # (!\mylcd|Add1~2_combout  & (\mylcd|line1[14][2]~q ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[14][2]~q ),
	.datad(\mylcd|line1[6][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~51 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y39_N21
dffeas \mylcd|line1[4][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][2] .is_wysiwyg = "true";
defparam \mylcd|line1[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N22
cycloneive_lcell_comb \mylcd|line1[12][2]~feeder (
// Equation(s):
// \mylcd|line1[12][2]~feeder_combout  = \mylcd|line2[12][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[12][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[12][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[12][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[12][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y39_N23
dffeas \mylcd|line1[12][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[12][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][2] .is_wysiwyg = "true";
defparam \mylcd|line1[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N20
cycloneive_lcell_comb \mylcd|curbuf[2]~52 (
// Equation(s):
// \mylcd|curbuf[2]~52_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[2]~51_combout  & (\mylcd|line1[4][2]~q )) # (!\mylcd|curbuf[2]~51_combout  & ((\mylcd|line1[12][2]~q ))))) # (!\mylcd|Add1~0_combout  & (\mylcd|curbuf[2]~51_combout ))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|curbuf[2]~51_combout ),
	.datac(\mylcd|line1[4][2]~q ),
	.datad(\mylcd|line1[12][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~52 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N4
cycloneive_lcell_comb \mylcd|curbuf[2]~53 (
// Equation(s):
// \mylcd|curbuf[2]~53_combout  = (\mylcd|curbuf[2]~50_combout  & (((\mylcd|curbuf[2]~52_combout )) # (!\mylcd|Add1~1_combout ))) # (!\mylcd|curbuf[2]~50_combout  & (\mylcd|Add1~1_combout  & (\mylcd|curbuf[2]~45_combout )))

	.dataa(\mylcd|curbuf[2]~50_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|curbuf[2]~45_combout ),
	.datad(\mylcd|curbuf[2]~52_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~53 .lut_mask = 16'hEA62;
defparam \mylcd|curbuf[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N0
cycloneive_lcell_comb \mylcd|curbuf[2]~64 (
// Equation(s):
// \mylcd|curbuf[2]~64_combout  = (\mylcd|lcd_data[7]~2_combout  & ((\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[2]~53_combout ))) # (!\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[2]~63_combout ))))

	.dataa(\mylcd|curbuf[2]~63_combout ),
	.datab(\mylcd|lcd_data[7]~2_combout ),
	.datac(\mylcd|curbuf[2]~53_combout ),
	.datad(\mylcd|LessThan2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~64_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~64 .lut_mask = 16'hC088;
defparam \mylcd|curbuf[2]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N16
cycloneive_lcell_comb \mylcd|curbuf[2]~65 (
// Equation(s):
// \mylcd|curbuf[2]~65_combout  = (\mylcd|curbuf[2]~64_combout ) # ((\mylcd|index [0] & \mylcd|Equal2~0_combout ))

	.dataa(gnd),
	.datab(\mylcd|curbuf[2]~64_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|Equal2~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~65_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~65 .lut_mask = 16'hFCCC;
defparam \mylcd|curbuf[2]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y40_N17
dffeas \mylcd|lcd_data[2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|curbuf[2]~65_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[2] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N6
cycloneive_lcell_comb \mylcd|line2~68 (
// Equation(s):
// \mylcd|line2~68_combout  = (\mylcd|Decoder0~7_combout  & (\myprocessor|my_regfile|valB[3]~178_combout  & (\mylcd|ptr [1] & !\mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~7_combout ),
	.datab(\myprocessor|my_regfile|valB[3]~178_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~68_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~68 .lut_mask = 16'h0080;
defparam \mylcd|line2~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N7
dffeas \mylcd|line2[3][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~68_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][3] .is_wysiwyg = "true";
defparam \mylcd|line2[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N24
cycloneive_lcell_comb \mylcd|line2~71 (
// Equation(s):
// \mylcd|line2~71_combout  = (\mylcd|Decoder0~7_combout  & (\myprocessor|my_regfile|valB[3]~178_combout  & (\mylcd|ptr [1] & \mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~7_combout ),
	.datab(\myprocessor|my_regfile|valB[3]~178_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~71_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~71 .lut_mask = 16'h8000;
defparam \mylcd|line2~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N25
dffeas \mylcd|line2[7][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~71_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][3] .is_wysiwyg = "true";
defparam \mylcd|line2[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N4
cycloneive_lcell_comb \mylcd|line2~70 (
// Equation(s):
// \mylcd|line2~70_combout  = (\mylcd|ptr [1] & (\myprocessor|my_regfile|valB[3]~178_combout  & (!\mylcd|ptr [2] & \mylcd|Decoder0~9_combout )))

	.dataa(\mylcd|ptr [1]),
	.datab(\myprocessor|my_regfile|valB[3]~178_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~70_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~70 .lut_mask = 16'h0800;
defparam \mylcd|line2~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N5
dffeas \mylcd|line2[11][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~70_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][3] .is_wysiwyg = "true";
defparam \mylcd|line2[11][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N2
cycloneive_lcell_comb \mylcd|line2~69 (
// Equation(s):
// \mylcd|line2~69_combout  = (\mylcd|ptr [1] & (\myprocessor|my_regfile|valB[3]~178_combout  & (\mylcd|ptr [2] & \mylcd|Decoder0~9_combout )))

	.dataa(\mylcd|ptr [1]),
	.datab(\myprocessor|my_regfile|valB[3]~178_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~69_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~69 .lut_mask = 16'h8000;
defparam \mylcd|line2~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N3
dffeas \mylcd|line2[15][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~69_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][3] .is_wysiwyg = "true";
defparam \mylcd|line2[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N14
cycloneive_lcell_comb \mylcd|curbuf[3]~78 (
// Equation(s):
// \mylcd|curbuf[3]~78_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|Add2~0_combout )))) # (!\mylcd|Add2~1_combout  & ((\mylcd|Add2~0_combout  & ((\mylcd|line2[15][3]~q ))) # (!\mylcd|Add2~0_combout  & (\mylcd|line2[11][3]~q ))))

	.dataa(\mylcd|line2[11][3]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[15][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~78_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~78 .lut_mask = 16'hF2C2;
defparam \mylcd|curbuf[3]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N8
cycloneive_lcell_comb \mylcd|curbuf[3]~79 (
// Equation(s):
// \mylcd|curbuf[3]~79_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|curbuf[3]~78_combout  & ((\mylcd|line2[7][3]~q ))) # (!\mylcd|curbuf[3]~78_combout  & (\mylcd|line2[3][3]~q )))) # (!\mylcd|Add2~1_combout  & (((\mylcd|curbuf[3]~78_combout ))))

	.dataa(\mylcd|line2[3][3]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[7][3]~q ),
	.datad(\mylcd|curbuf[3]~78_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~79_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~79 .lut_mask = 16'hF388;
defparam \mylcd|curbuf[3]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N12
cycloneive_lcell_comb \mylcd|line2~72 (
// Equation(s):
// \mylcd|line2~72_combout  = (\mylcd|Decoder0~13_combout  & \myprocessor|my_regfile|valB[3]~178_combout )

	.dataa(gnd),
	.datab(\mylcd|Decoder0~13_combout ),
	.datac(\myprocessor|my_regfile|valB[3]~178_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~72_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~72 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y38_N13
dffeas \mylcd|line2[2][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~72_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][3] .is_wysiwyg = "true";
defparam \mylcd|line2[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N4
cycloneive_lcell_comb \mylcd|line2~74 (
// Equation(s):
// \mylcd|line2~74_combout  = (\myprocessor|my_regfile|valB[3]~178_combout  & \mylcd|Decoder0~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_regfile|valB[3]~178_combout ),
	.datad(\mylcd|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~74_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~74 .lut_mask = 16'hF000;
defparam \mylcd|line2~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N5
dffeas \mylcd|line2[10][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~74_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][3] .is_wysiwyg = "true";
defparam \mylcd|line2[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N30
cycloneive_lcell_comb \mylcd|line2~73 (
// Equation(s):
// \mylcd|line2~73_combout  = (\myprocessor|my_regfile|valB[3]~178_combout  & \mylcd|Decoder0~14_combout )

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valB[3]~178_combout ),
	.datac(\mylcd|Decoder0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~73_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~73 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y38_N31
dffeas \mylcd|line2[14][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~73_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][3] .is_wysiwyg = "true";
defparam \mylcd|line2[14][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N26
cycloneive_lcell_comb \mylcd|curbuf[3]~80 (
// Equation(s):
// \mylcd|curbuf[3]~80_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout ) # (\mylcd|line2[14][3]~q )))) # (!\mylcd|Add2~0_combout  & (\mylcd|line2[10][3]~q  & (!\mylcd|Add2~1_combout )))

	.dataa(\mylcd|line2[10][3]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[14][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~80_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~80 .lut_mask = 16'hCEC2;
defparam \mylcd|curbuf[3]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N8
cycloneive_lcell_comb \mylcd|line2~75 (
// Equation(s):
// \mylcd|line2~75_combout  = (\myprocessor|my_regfile|valB[3]~178_combout  & \mylcd|Decoder0~16_combout )

	.dataa(\myprocessor|my_regfile|valB[3]~178_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Decoder0~16_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~75_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~75 .lut_mask = 16'hAA00;
defparam \mylcd|line2~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N9
dffeas \mylcd|line2[6][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~75_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][3] .is_wysiwyg = "true";
defparam \mylcd|line2[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N28
cycloneive_lcell_comb \mylcd|curbuf[3]~81 (
// Equation(s):
// \mylcd|curbuf[3]~81_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|curbuf[3]~80_combout  & ((\mylcd|line2[6][3]~q ))) # (!\mylcd|curbuf[3]~80_combout  & (\mylcd|line2[2][3]~q )))) # (!\mylcd|Add2~1_combout  & (((\mylcd|curbuf[3]~80_combout ))))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|line2[2][3]~q ),
	.datac(\mylcd|curbuf[3]~80_combout ),
	.datad(\mylcd|line2[6][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~81_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~81 .lut_mask = 16'hF858;
defparam \mylcd|curbuf[3]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N12
cycloneive_lcell_comb \mylcd|curbuf[3]~82 (
// Equation(s):
// \mylcd|curbuf[3]~82_combout  = (\mylcd|index [0] & ((\mylcd|curbuf[3]~79_combout ) # ((\mylcd|index [1])))) # (!\mylcd|index [0] & (((!\mylcd|index [1] & \mylcd|curbuf[3]~81_combout ))))

	.dataa(\mylcd|curbuf[3]~79_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|curbuf[3]~81_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~82_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~82 .lut_mask = 16'hCBC8;
defparam \mylcd|curbuf[3]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N12
cycloneive_lcell_comb \mylcd|line2~76 (
// Equation(s):
// \mylcd|line2~76_combout  = (\myprocessor|my_regfile|valB[3]~178_combout  & (\mylcd|ptr [2] & (\mylcd|Decoder0~9_combout  & !\mylcd|ptr [1])))

	.dataa(\myprocessor|my_regfile|valB[3]~178_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|Decoder0~9_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~76_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~76 .lut_mask = 16'h0080;
defparam \mylcd|line2~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N13
dffeas \mylcd|line2[13][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~76_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][3] .is_wysiwyg = "true";
defparam \mylcd|line2[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N30
cycloneive_lcell_comb \mylcd|line2~79 (
// Equation(s):
// \mylcd|line2~79_combout  = (\mylcd|ptr [2] & (\mylcd|Decoder0~7_combout  & (\myprocessor|my_regfile|valB[3]~178_combout  & !\mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~7_combout ),
	.datac(\myprocessor|my_regfile|valB[3]~178_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~79_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~79 .lut_mask = 16'h0080;
defparam \mylcd|line2~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N31
dffeas \mylcd|line2[5][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~79_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][3] .is_wysiwyg = "true";
defparam \mylcd|line2[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N28
cycloneive_lcell_comb \mylcd|line2~77 (
// Equation(s):
// \mylcd|line2~77_combout  = (!\mylcd|ptr [2] & (\mylcd|Decoder0~7_combout  & (\myprocessor|my_regfile|valB[3]~178_combout  & !\mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~7_combout ),
	.datac(\myprocessor|my_regfile|valB[3]~178_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~77_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~77 .lut_mask = 16'h0040;
defparam \mylcd|line2~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N29
dffeas \mylcd|line2[1][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~77_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][3] .is_wysiwyg = "true";
defparam \mylcd|line2[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N30
cycloneive_lcell_comb \mylcd|line2~78 (
// Equation(s):
// \mylcd|line2~78_combout  = (\myprocessor|my_regfile|valB[3]~178_combout  & (!\mylcd|ptr [2] & (\mylcd|Decoder0~9_combout  & !\mylcd|ptr [1])))

	.dataa(\myprocessor|my_regfile|valB[3]~178_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|Decoder0~9_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~78_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~78 .lut_mask = 16'h0020;
defparam \mylcd|line2~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N31
dffeas \mylcd|line2[9][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~78_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][3] .is_wysiwyg = "true";
defparam \mylcd|line2[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N24
cycloneive_lcell_comb \mylcd|curbuf[3]~83 (
// Equation(s):
// \mylcd|curbuf[3]~83_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|line2[1][3]~q ) # ((\mylcd|Add2~0_combout )))) # (!\mylcd|Add2~1_combout  & (((!\mylcd|Add2~0_combout  & \mylcd|line2[9][3]~q ))))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|line2[1][3]~q ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[9][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~83_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~83 .lut_mask = 16'hADA8;
defparam \mylcd|curbuf[3]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N2
cycloneive_lcell_comb \mylcd|curbuf[3]~84 (
// Equation(s):
// \mylcd|curbuf[3]~84_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[3]~83_combout  & ((\mylcd|line2[5][3]~q ))) # (!\mylcd|curbuf[3]~83_combout  & (\mylcd|line2[13][3]~q )))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[3]~83_combout ))))

	.dataa(\mylcd|line2[13][3]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|line2[5][3]~q ),
	.datad(\mylcd|curbuf[3]~83_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~84_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~84 .lut_mask = 16'hF388;
defparam \mylcd|curbuf[3]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N0
cycloneive_lcell_comb \mylcd|line2~64 (
// Equation(s):
// \mylcd|line2~64_combout  = (\mylcd|Decoder0~3_combout  & \myprocessor|my_regfile|valB[3]~178_combout )

	.dataa(\mylcd|Decoder0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|valB[3]~178_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~64_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~64 .lut_mask = 16'hAA00;
defparam \mylcd|line2~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N1
dffeas \mylcd|line2[12][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~64_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][3] .is_wysiwyg = "true";
defparam \mylcd|line2[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N18
cycloneive_lcell_comb \mylcd|line2~67 (
// Equation(s):
// \mylcd|line2~67_combout  = (\myprocessor|my_regfile|valB[3]~178_combout  & \mylcd|Decoder0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_regfile|valB[3]~178_combout ),
	.datad(\mylcd|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~67_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~67 .lut_mask = 16'hF000;
defparam \mylcd|line2~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N19
dffeas \mylcd|line2[4][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~67_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][3] .is_wysiwyg = "true";
defparam \mylcd|line2[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N18
cycloneive_lcell_comb \mylcd|line2~66 (
// Equation(s):
// \mylcd|line2~66_combout  = (\myprocessor|my_regfile|valB[3]~178_combout  & \mylcd|Decoder0~5_combout )

	.dataa(\myprocessor|my_regfile|valB[3]~178_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~66_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~66 .lut_mask = 16'hAA00;
defparam \mylcd|line2~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N19
dffeas \mylcd|line2[8][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~66_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][3] .is_wysiwyg = "true";
defparam \mylcd|line2[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N10
cycloneive_lcell_comb \mylcd|line2~65 (
// Equation(s):
// \mylcd|line2~65_combout  = (\mylcd|Decoder0~4_combout  & \myprocessor|my_regfile|valB[3]~178_combout )

	.dataa(\mylcd|Decoder0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|valB[3]~178_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~65_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~65 .lut_mask = 16'hAA00;
defparam \mylcd|line2~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N11
dffeas \mylcd|line2[0][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~65_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][3] .is_wysiwyg = "true";
defparam \mylcd|line2[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N6
cycloneive_lcell_comb \mylcd|curbuf[3]~76 (
// Equation(s):
// \mylcd|curbuf[3]~76_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|Add2~0_combout ) # ((\mylcd|line2[0][3]~q )))) # (!\mylcd|Add2~1_combout  & (!\mylcd|Add2~0_combout  & (\mylcd|line2[8][3]~q )))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|line2[8][3]~q ),
	.datad(\mylcd|line2[0][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~76_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~76 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[3]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N8
cycloneive_lcell_comb \mylcd|curbuf[3]~77 (
// Equation(s):
// \mylcd|curbuf[3]~77_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[3]~76_combout  & ((\mylcd|line2[4][3]~q ))) # (!\mylcd|curbuf[3]~76_combout  & (\mylcd|line2[12][3]~q )))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[3]~76_combout ))))

	.dataa(\mylcd|line2[12][3]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|line2[4][3]~q ),
	.datad(\mylcd|curbuf[3]~76_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~77_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~77 .lut_mask = 16'hF388;
defparam \mylcd|curbuf[3]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N6
cycloneive_lcell_comb \mylcd|curbuf[3]~85 (
// Equation(s):
// \mylcd|curbuf[3]~85_combout  = (\mylcd|curbuf[3]~82_combout  & ((\mylcd|curbuf[3]~84_combout ) # ((!\mylcd|index [1])))) # (!\mylcd|curbuf[3]~82_combout  & (((\mylcd|index [1] & \mylcd|curbuf[3]~77_combout ))))

	.dataa(\mylcd|curbuf[3]~82_combout ),
	.datab(\mylcd|curbuf[3]~84_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|curbuf[3]~77_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~85_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~85 .lut_mask = 16'hDA8A;
defparam \mylcd|curbuf[3]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N8
cycloneive_lcell_comb \mylcd|line1[15][3]~feeder (
// Equation(s):
// \mylcd|line1[15][3]~feeder_combout  = \mylcd|line2[15][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[15][3]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[15][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[15][3]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[15][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y39_N9
dffeas \mylcd|line1[15][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[15][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][3] .is_wysiwyg = "true";
defparam \mylcd|line1[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y39_N31
dffeas \mylcd|line1[13][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][3] .is_wysiwyg = "true";
defparam \mylcd|line1[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y39_N21
dffeas \mylcd|line1[11][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][3] .is_wysiwyg = "true";
defparam \mylcd|line1[11][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N18
cycloneive_lcell_comb \mylcd|line1[9][3]~feeder (
// Equation(s):
// \mylcd|line1[9][3]~feeder_combout  = \mylcd|line2[9][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[9][3]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[9][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[9][3]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[9][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y39_N19
dffeas \mylcd|line1[9][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][3] .is_wysiwyg = "true";
defparam \mylcd|line1[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N20
cycloneive_lcell_comb \mylcd|curbuf[3]~70 (
// Equation(s):
// \mylcd|curbuf[3]~70_combout  = (\mylcd|Add1~1_combout  & (\mylcd|Add1~0_combout )) # (!\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout  & ((\mylcd|line1[9][3]~q ))) # (!\mylcd|Add1~0_combout  & (\mylcd|line1[11][3]~q ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[11][3]~q ),
	.datad(\mylcd|line1[9][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~70_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~70 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[3]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N30
cycloneive_lcell_comb \mylcd|curbuf[3]~71 (
// Equation(s):
// \mylcd|curbuf[3]~71_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[3]~70_combout  & ((\mylcd|line1[13][3]~q ))) # (!\mylcd|curbuf[3]~70_combout  & (\mylcd|line1[15][3]~q )))) # (!\mylcd|Add1~1_combout  & (((\mylcd|curbuf[3]~70_combout ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|line1[15][3]~q ),
	.datac(\mylcd|line1[13][3]~q ),
	.datad(\mylcd|curbuf[3]~70_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~71_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~71 .lut_mask = 16'hF588;
defparam \mylcd|curbuf[3]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N30
cycloneive_lcell_comb \mylcd|line1[14][3]~feeder (
// Equation(s):
// \mylcd|line1[14][3]~feeder_combout  = \mylcd|line2[14][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[14][3]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[14][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[14][3]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[14][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N31
dffeas \mylcd|line1[14][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[14][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][3] .is_wysiwyg = "true";
defparam \mylcd|line1[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y36_N5
dffeas \mylcd|line1[12][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[12][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][3] .is_wysiwyg = "true";
defparam \mylcd|line1[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y36_N11
dffeas \mylcd|line1[10][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][3] .is_wysiwyg = "true";
defparam \mylcd|line1[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y36_N25
dffeas \mylcd|line1[8][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[8][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][3] .is_wysiwyg = "true";
defparam \mylcd|line1[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N10
cycloneive_lcell_comb \mylcd|curbuf[3]~68 (
// Equation(s):
// \mylcd|curbuf[3]~68_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|Add1~1_combout ) # ((\mylcd|line1[8][3]~q )))) # (!\mylcd|Add1~0_combout  & (!\mylcd|Add1~1_combout  & (\mylcd|line1[10][3]~q )))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[10][3]~q ),
	.datad(\mylcd|line1[8][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~68_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~68 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[3]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N4
cycloneive_lcell_comb \mylcd|curbuf[3]~69 (
// Equation(s):
// \mylcd|curbuf[3]~69_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[3]~68_combout  & ((\mylcd|line1[12][3]~q ))) # (!\mylcd|curbuf[3]~68_combout  & (\mylcd|line1[14][3]~q )))) # (!\mylcd|Add1~1_combout  & (((\mylcd|curbuf[3]~68_combout ))))

	.dataa(\mylcd|line1[14][3]~q ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[12][3]~q ),
	.datad(\mylcd|curbuf[3]~68_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~69_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~69 .lut_mask = 16'hF388;
defparam \mylcd|curbuf[3]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N24
cycloneive_lcell_comb \mylcd|curbuf[3]~72 (
// Equation(s):
// \mylcd|curbuf[3]~72_combout  = (\mylcd|index [0] & ((\mylcd|Add1~2_combout ) # ((\mylcd|curbuf[3]~69_combout )))) # (!\mylcd|index [0] & (!\mylcd|Add1~2_combout  & (\mylcd|curbuf[3]~71_combout )))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|curbuf[3]~71_combout ),
	.datad(\mylcd|curbuf[3]~69_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~72_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~72 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[3]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y36_N21
dffeas \mylcd|line1[5][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[5][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][3] .is_wysiwyg = "true";
defparam \mylcd|line1[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y36_N7
dffeas \mylcd|line1[7][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[7][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][3] .is_wysiwyg = "true";
defparam \mylcd|line1[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y36_N27
dffeas \mylcd|line1[3][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[3][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][3] .is_wysiwyg = "true";
defparam \mylcd|line1[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y36_N25
dffeas \mylcd|line1[1][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][3] .is_wysiwyg = "true";
defparam \mylcd|line1[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N26
cycloneive_lcell_comb \mylcd|curbuf[3]~66 (
// Equation(s):
// \mylcd|curbuf[3]~66_combout  = (\mylcd|Add1~1_combout  & (\mylcd|Add1~0_combout )) # (!\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout  & ((\mylcd|line1[1][3]~q ))) # (!\mylcd|Add1~0_combout  & (\mylcd|line1[3][3]~q ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[3][3]~q ),
	.datad(\mylcd|line1[1][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~66_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~66 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[3]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N6
cycloneive_lcell_comb \mylcd|curbuf[3]~67 (
// Equation(s):
// \mylcd|curbuf[3]~67_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[3]~66_combout  & (\mylcd|line1[5][3]~q )) # (!\mylcd|curbuf[3]~66_combout  & ((\mylcd|line1[7][3]~q ))))) # (!\mylcd|Add1~1_combout  & (((\mylcd|curbuf[3]~66_combout ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|line1[5][3]~q ),
	.datac(\mylcd|line1[7][3]~q ),
	.datad(\mylcd|curbuf[3]~66_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~67_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~67 .lut_mask = 16'hDDA0;
defparam \mylcd|curbuf[3]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N14
cycloneive_lcell_comb \mylcd|line1[0][3]~feeder (
// Equation(s):
// \mylcd|line1[0][3]~feeder_combout  = \mylcd|line2[0][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[0][3]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[0][3]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N15
dffeas \mylcd|line1[0][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][3] .is_wysiwyg = "true";
defparam \mylcd|line1[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y36_N13
dffeas \mylcd|line1[4][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][3] .is_wysiwyg = "true";
defparam \mylcd|line1[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y36_N3
dffeas \mylcd|line1[2][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[2][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][3] .is_wysiwyg = "true";
defparam \mylcd|line1[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N0
cycloneive_lcell_comb \mylcd|line1[6][3]~feeder (
// Equation(s):
// \mylcd|line1[6][3]~feeder_combout  = \mylcd|line2[6][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[6][3]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[6][3]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N1
dffeas \mylcd|line1[6][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][3] .is_wysiwyg = "true";
defparam \mylcd|line1[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N2
cycloneive_lcell_comb \mylcd|curbuf[3]~73 (
// Equation(s):
// \mylcd|curbuf[3]~73_combout  = (\mylcd|Add1~0_combout  & (\mylcd|Add1~1_combout )) # (!\mylcd|Add1~0_combout  & ((\mylcd|Add1~1_combout  & ((\mylcd|line1[6][3]~q ))) # (!\mylcd|Add1~1_combout  & (\mylcd|line1[2][3]~q ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[2][3]~q ),
	.datad(\mylcd|line1[6][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~73_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~73 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[3]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N12
cycloneive_lcell_comb \mylcd|curbuf[3]~74 (
// Equation(s):
// \mylcd|curbuf[3]~74_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[3]~73_combout  & ((\mylcd|line1[4][3]~q ))) # (!\mylcd|curbuf[3]~73_combout  & (\mylcd|line1[0][3]~q )))) # (!\mylcd|Add1~0_combout  & (((\mylcd|curbuf[3]~73_combout ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|line1[0][3]~q ),
	.datac(\mylcd|line1[4][3]~q ),
	.datad(\mylcd|curbuf[3]~73_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~74_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~74 .lut_mask = 16'hF588;
defparam \mylcd|curbuf[3]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N14
cycloneive_lcell_comb \mylcd|curbuf[3]~75 (
// Equation(s):
// \mylcd|curbuf[3]~75_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[3]~72_combout  & ((\mylcd|curbuf[3]~74_combout ))) # (!\mylcd|curbuf[3]~72_combout  & (\mylcd|curbuf[3]~67_combout )))) # (!\mylcd|Add1~2_combout  & (\mylcd|curbuf[3]~72_combout ))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|curbuf[3]~72_combout ),
	.datac(\mylcd|curbuf[3]~67_combout ),
	.datad(\mylcd|curbuf[3]~74_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~75_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~75 .lut_mask = 16'hEC64;
defparam \mylcd|curbuf[3]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N30
cycloneive_lcell_comb \mylcd|curbuf[3]~86 (
// Equation(s):
// \mylcd|curbuf[3]~86_combout  = ((\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[3]~75_combout ))) # (!\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[3]~85_combout ))) # (!\mylcd|lcd_data[7]~2_combout )

	.dataa(\mylcd|curbuf[3]~85_combout ),
	.datab(\mylcd|lcd_data[7]~2_combout ),
	.datac(\mylcd|curbuf[3]~75_combout ),
	.datad(\mylcd|LessThan2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~86_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~86 .lut_mask = 16'hF3BB;
defparam \mylcd|curbuf[3]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N18
cycloneive_lcell_comb \mylcd|curbuf[3]~87 (
// Equation(s):
// \mylcd|curbuf[3]~87_combout  = (\mylcd|curbuf[3]~86_combout  & (((!\mylcd|index [1] & \mylcd|Equal2~0_combout )) # (!\mylcd|lcd_data[7]~1_combout )))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|Equal2~0_combout ),
	.datac(\mylcd|curbuf[3]~86_combout ),
	.datad(\mylcd|lcd_data[7]~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~87_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~87 .lut_mask = 16'h40F0;
defparam \mylcd|curbuf[3]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y40_N19
dffeas \mylcd|lcd_data[3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|curbuf[3]~87_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[3] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N12
cycloneive_lcell_comb \mylcd|line2~86 (
// Equation(s):
// \mylcd|line2~86_combout  = (!\mylcd|ptr [2] & (\mylcd|Decoder0~9_combout  & (\myprocessor|my_regfile|valB[4]~238_combout  & \mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~9_combout ),
	.datac(\myprocessor|my_regfile|valB[4]~238_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~86_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~86 .lut_mask = 16'h4000;
defparam \mylcd|line2~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N13
dffeas \mylcd|line2[11][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~86_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][4] .is_wysiwyg = "true";
defparam \mylcd|line2[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y40_N5
dffeas \mylcd|line1[11][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][4] .is_wysiwyg = "true";
defparam \mylcd|line1[11][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N24
cycloneive_lcell_comb \mylcd|line2~85 (
// Equation(s):
// \mylcd|line2~85_combout  = (\mylcd|ptr [1] & (\myprocessor|my_regfile|valB[4]~238_combout  & (\mylcd|ptr [2] & \mylcd|Decoder0~9_combout )))

	.dataa(\mylcd|ptr [1]),
	.datab(\myprocessor|my_regfile|valB[4]~238_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~85_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~85 .lut_mask = 16'h8000;
defparam \mylcd|line2~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N25
dffeas \mylcd|line2[15][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~85_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][4] .is_wysiwyg = "true";
defparam \mylcd|line2[15][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N26
cycloneive_lcell_comb \mylcd|line1[15][4]~feeder (
// Equation(s):
// \mylcd|line1[15][4]~feeder_combout  = \mylcd|line2[15][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[15][4]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[15][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[15][4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[15][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N27
dffeas \mylcd|line1[15][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[15][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][4] .is_wysiwyg = "true";
defparam \mylcd|line1[15][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N4
cycloneive_lcell_comb \mylcd|curbuf[4]~90 (
// Equation(s):
// \mylcd|curbuf[4]~90_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|Add1~2_combout ) # ((\mylcd|line1[15][4]~q )))) # (!\mylcd|Add1~1_combout  & (!\mylcd|Add1~2_combout  & (\mylcd|line1[11][4]~q )))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[11][4]~q ),
	.datad(\mylcd|line1[15][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~90_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~90 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[4]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N4
cycloneive_lcell_comb \mylcd|line2~87 (
// Equation(s):
// \mylcd|line2~87_combout  = (\mylcd|Decoder0~7_combout  & (\mylcd|ptr [2] & (\mylcd|ptr [1] & \myprocessor|my_regfile|valB[4]~238_combout )))

	.dataa(\mylcd|Decoder0~7_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\myprocessor|my_regfile|valB[4]~238_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~87_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~87 .lut_mask = 16'h8000;
defparam \mylcd|line2~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N5
dffeas \mylcd|line2[7][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~87_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][4] .is_wysiwyg = "true";
defparam \mylcd|line2[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y40_N31
dffeas \mylcd|line1[7][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[7][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][4] .is_wysiwyg = "true";
defparam \mylcd|line1[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N10
cycloneive_lcell_comb \mylcd|line2~84 (
// Equation(s):
// \mylcd|line2~84_combout  = (\mylcd|Decoder0~7_combout  & (!\mylcd|ptr [2] & (\mylcd|ptr [1] & \myprocessor|my_regfile|valB[4]~238_combout )))

	.dataa(\mylcd|Decoder0~7_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\myprocessor|my_regfile|valB[4]~238_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~84_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~84 .lut_mask = 16'h2000;
defparam \mylcd|line2~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N11
dffeas \mylcd|line2[3][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~84_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][4] .is_wysiwyg = "true";
defparam \mylcd|line2[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N24
cycloneive_lcell_comb \mylcd|line1[3][4]~feeder (
// Equation(s):
// \mylcd|line1[3][4]~feeder_combout  = \mylcd|line2[3][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[3][4]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[3][4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N25
dffeas \mylcd|line1[3][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][4] .is_wysiwyg = "true";
defparam \mylcd|line1[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N30
cycloneive_lcell_comb \mylcd|curbuf[4]~91 (
// Equation(s):
// \mylcd|curbuf[4]~91_combout  = (\mylcd|curbuf[4]~90_combout  & (((\mylcd|line1[7][4]~q )) # (!\mylcd|Add1~2_combout ))) # (!\mylcd|curbuf[4]~90_combout  & (\mylcd|Add1~2_combout  & ((\mylcd|line1[3][4]~q ))))

	.dataa(\mylcd|curbuf[4]~90_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[7][4]~q ),
	.datad(\mylcd|line1[3][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~91_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~91 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[4]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N2
cycloneive_lcell_comb \mylcd|line2~90 (
// Equation(s):
// \mylcd|line2~90_combout  = (\myprocessor|my_regfile|valB[4]~238_combout  & \mylcd|Decoder0~15_combout )

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valB[4]~238_combout ),
	.datac(gnd),
	.datad(\mylcd|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~90_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~90 .lut_mask = 16'hCC00;
defparam \mylcd|line2~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N3
dffeas \mylcd|line2[10][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~90_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][4] .is_wysiwyg = "true";
defparam \mylcd|line2[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y40_N21
dffeas \mylcd|line1[10][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][4] .is_wysiwyg = "true";
defparam \mylcd|line1[10][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N18
cycloneive_lcell_comb \mylcd|line2~89 (
// Equation(s):
// \mylcd|line2~89_combout  = (\myprocessor|my_regfile|valB[4]~238_combout  & \mylcd|Decoder0~14_combout )

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valB[4]~238_combout ),
	.datac(\mylcd|Decoder0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~89_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~89 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y38_N19
dffeas \mylcd|line2[14][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~89_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][4] .is_wysiwyg = "true";
defparam \mylcd|line2[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y40_N3
dffeas \mylcd|line1[14][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[14][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][4] .is_wysiwyg = "true";
defparam \mylcd|line1[14][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N20
cycloneive_lcell_comb \mylcd|curbuf[4]~92 (
// Equation(s):
// \mylcd|curbuf[4]~92_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|Add1~2_combout ) # ((\mylcd|line1[14][4]~q )))) # (!\mylcd|Add1~1_combout  & (!\mylcd|Add1~2_combout  & (\mylcd|line1[10][4]~q )))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[10][4]~q ),
	.datad(\mylcd|line1[14][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~92_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~92 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[4]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N2
cycloneive_lcell_comb \mylcd|line2~91 (
// Equation(s):
// \mylcd|line2~91_combout  = (\myprocessor|my_regfile|valB[4]~238_combout  & \mylcd|Decoder0~16_combout )

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valB[4]~238_combout ),
	.datac(gnd),
	.datad(\mylcd|Decoder0~16_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~91_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~91 .lut_mask = 16'hCC00;
defparam \mylcd|line2~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N3
dffeas \mylcd|line2[6][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~91_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][4] .is_wysiwyg = "true";
defparam \mylcd|line2[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y40_N15
dffeas \mylcd|line1[6][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[6][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][4] .is_wysiwyg = "true";
defparam \mylcd|line1[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N0
cycloneive_lcell_comb \mylcd|line2~88 (
// Equation(s):
// \mylcd|line2~88_combout  = (\myprocessor|my_regfile|valB[4]~238_combout  & \mylcd|Decoder0~13_combout )

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valB[4]~238_combout ),
	.datac(\mylcd|Decoder0~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~88_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~88 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y38_N1
dffeas \mylcd|line2[2][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~88_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][4] .is_wysiwyg = "true";
defparam \mylcd|line2[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N16
cycloneive_lcell_comb \mylcd|line1[2][4]~feeder (
// Equation(s):
// \mylcd|line1[2][4]~feeder_combout  = \mylcd|line2[2][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[2][4]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[2][4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N17
dffeas \mylcd|line1[2][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][4] .is_wysiwyg = "true";
defparam \mylcd|line1[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N14
cycloneive_lcell_comb \mylcd|curbuf[4]~93 (
// Equation(s):
// \mylcd|curbuf[4]~93_combout  = (\mylcd|curbuf[4]~92_combout  & (((\mylcd|line1[6][4]~q )) # (!\mylcd|Add1~2_combout ))) # (!\mylcd|curbuf[4]~92_combout  & (\mylcd|Add1~2_combout  & ((\mylcd|line1[2][4]~q ))))

	.dataa(\mylcd|curbuf[4]~92_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[6][4]~q ),
	.datad(\mylcd|line1[2][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~93_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~93 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[4]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N0
cycloneive_lcell_comb \mylcd|curbuf[4]~94 (
// Equation(s):
// \mylcd|curbuf[4]~94_combout  = (\mylcd|index [0] & (((\mylcd|curbuf[4]~93_combout ) # (!\mylcd|index [1])))) # (!\mylcd|index [0] & (\mylcd|curbuf[4]~91_combout  & ((!\mylcd|index [1]))))

	.dataa(\mylcd|curbuf[4]~91_combout ),
	.datab(\mylcd|curbuf[4]~93_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~94_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~94 .lut_mask = 16'hC0FA;
defparam \mylcd|curbuf[4]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N26
cycloneive_lcell_comb \mylcd|line2~95 (
// Equation(s):
// \mylcd|line2~95_combout  = (\mylcd|ptr [2] & (\myprocessor|my_regfile|valB[4]~238_combout  & (\mylcd|Decoder0~7_combout  & !\mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\myprocessor|my_regfile|valB[4]~238_combout ),
	.datac(\mylcd|Decoder0~7_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~95_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~95 .lut_mask = 16'h0080;
defparam \mylcd|line2~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N27
dffeas \mylcd|line2[5][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~95_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][4] .is_wysiwyg = "true";
defparam \mylcd|line2[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N6
cycloneive_lcell_comb \mylcd|line1[5][4]~feeder (
// Equation(s):
// \mylcd|line1[5][4]~feeder_combout  = \mylcd|line2[5][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[5][4]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[5][4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N7
dffeas \mylcd|line1[5][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][4] .is_wysiwyg = "true";
defparam \mylcd|line1[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N0
cycloneive_lcell_comb \mylcd|line2~93 (
// Equation(s):
// \mylcd|line2~93_combout  = (!\mylcd|ptr [2] & (\myprocessor|my_regfile|valB[4]~238_combout  & (\mylcd|Decoder0~7_combout  & !\mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\myprocessor|my_regfile|valB[4]~238_combout ),
	.datac(\mylcd|Decoder0~7_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~93_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~93 .lut_mask = 16'h0040;
defparam \mylcd|line2~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N1
dffeas \mylcd|line2[1][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~93_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][4] .is_wysiwyg = "true";
defparam \mylcd|line2[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y40_N9
dffeas \mylcd|line1[1][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][4] .is_wysiwyg = "true";
defparam \mylcd|line1[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N28
cycloneive_lcell_comb \mylcd|line2~94 (
// Equation(s):
// \mylcd|line2~94_combout  = (\mylcd|Decoder0~9_combout  & (!\mylcd|ptr [2] & (\myprocessor|my_regfile|valB[4]~238_combout  & !\mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\myprocessor|my_regfile|valB[4]~238_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~94_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~94 .lut_mask = 16'h0020;
defparam \mylcd|line2~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N29
dffeas \mylcd|line2[9][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~94_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][4] .is_wysiwyg = "true";
defparam \mylcd|line2[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y40_N13
dffeas \mylcd|line1[9][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[9][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][4] .is_wysiwyg = "true";
defparam \mylcd|line1[9][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N0
cycloneive_lcell_comb \mylcd|line2~92 (
// Equation(s):
// \mylcd|line2~92_combout  = (\mylcd|ptr [2] & (\mylcd|Decoder0~9_combout  & (\myprocessor|my_regfile|valB[4]~238_combout  & !\mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~9_combout ),
	.datac(\myprocessor|my_regfile|valB[4]~238_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~92_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~92 .lut_mask = 16'h0080;
defparam \mylcd|line2~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N1
dffeas \mylcd|line2[13][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~92_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][4] .is_wysiwyg = "true";
defparam \mylcd|line2[13][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N10
cycloneive_lcell_comb \mylcd|line1[13][4]~feeder (
// Equation(s):
// \mylcd|line1[13][4]~feeder_combout  = \mylcd|line2[13][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[13][4]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[13][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[13][4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[13][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N11
dffeas \mylcd|line1[13][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[13][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][4] .is_wysiwyg = "true";
defparam \mylcd|line1[13][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N12
cycloneive_lcell_comb \mylcd|curbuf[4]~88 (
// Equation(s):
// \mylcd|curbuf[4]~88_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|Add1~2_combout ) # ((\mylcd|line1[13][4]~q )))) # (!\mylcd|Add1~1_combout  & (!\mylcd|Add1~2_combout  & (\mylcd|line1[9][4]~q )))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[9][4]~q ),
	.datad(\mylcd|line1[13][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~88_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~88 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[4]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N8
cycloneive_lcell_comb \mylcd|curbuf[4]~89 (
// Equation(s):
// \mylcd|curbuf[4]~89_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[4]~88_combout  & (\mylcd|line1[5][4]~q )) # (!\mylcd|curbuf[4]~88_combout  & ((\mylcd|line1[1][4]~q ))))) # (!\mylcd|Add1~2_combout  & (((\mylcd|curbuf[4]~88_combout ))))

	.dataa(\mylcd|line1[5][4]~q ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[1][4]~q ),
	.datad(\mylcd|curbuf[4]~88_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~89_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~89 .lut_mask = 16'hBBC0;
defparam \mylcd|curbuf[4]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N20
cycloneive_lcell_comb \mylcd|line2~82 (
// Equation(s):
// \mylcd|line2~82_combout  = (\myprocessor|my_regfile|valB[4]~238_combout  & \mylcd|Decoder0~5_combout )

	.dataa(\myprocessor|my_regfile|valB[4]~238_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~82_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~82 .lut_mask = 16'hAA00;
defparam \mylcd|line2~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N21
dffeas \mylcd|line2[8][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~82_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][4] .is_wysiwyg = "true";
defparam \mylcd|line2[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y40_N29
dffeas \mylcd|line1[8][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[8][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][4] .is_wysiwyg = "true";
defparam \mylcd|line1[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N12
cycloneive_lcell_comb \mylcd|line2~80 (
// Equation(s):
// \mylcd|line2~80_combout  = (\mylcd|Decoder0~3_combout  & \myprocessor|my_regfile|valB[4]~238_combout )

	.dataa(\mylcd|Decoder0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|valB[4]~238_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~80_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~80 .lut_mask = 16'hAA00;
defparam \mylcd|line2~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N13
dffeas \mylcd|line2[12][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~80_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][4] .is_wysiwyg = "true";
defparam \mylcd|line2[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N18
cycloneive_lcell_comb \mylcd|line1[12][4]~feeder (
// Equation(s):
// \mylcd|line1[12][4]~feeder_combout  = \mylcd|line2[12][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[12][4]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[12][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[12][4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[12][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N19
dffeas \mylcd|line1[12][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[12][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][4] .is_wysiwyg = "true";
defparam \mylcd|line1[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N28
cycloneive_lcell_comb \mylcd|curbuf[4]~95 (
// Equation(s):
// \mylcd|curbuf[4]~95_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|Add1~2_combout ) # ((\mylcd|line1[12][4]~q )))) # (!\mylcd|Add1~1_combout  & (!\mylcd|Add1~2_combout  & (\mylcd|line1[8][4]~q )))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[8][4]~q ),
	.datad(\mylcd|line1[12][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~95_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~95 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[4]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N2
cycloneive_lcell_comb \mylcd|line2~83 (
// Equation(s):
// \mylcd|line2~83_combout  = (\myprocessor|my_regfile|valB[4]~238_combout  & \mylcd|Decoder0~6_combout )

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valB[4]~238_combout ),
	.datac(gnd),
	.datad(\mylcd|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~83_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~83 .lut_mask = 16'hCC00;
defparam \mylcd|line2~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N3
dffeas \mylcd|line2[4][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~83_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][4] .is_wysiwyg = "true";
defparam \mylcd|line2[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y40_N23
dffeas \mylcd|line1[4][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][4] .is_wysiwyg = "true";
defparam \mylcd|line1[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N30
cycloneive_lcell_comb \mylcd|line2~81 (
// Equation(s):
// \mylcd|line2~81_combout  = (\mylcd|Decoder0~4_combout  & \myprocessor|my_regfile|valB[4]~238_combout )

	.dataa(\mylcd|Decoder0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|valB[4]~238_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~81_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~81 .lut_mask = 16'hAA00;
defparam \mylcd|line2~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N31
dffeas \mylcd|line2[0][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~81_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][4] .is_wysiwyg = "true";
defparam \mylcd|line2[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N0
cycloneive_lcell_comb \mylcd|line1[0][4]~feeder (
// Equation(s):
// \mylcd|line1[0][4]~feeder_combout  = \mylcd|line2[0][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[0][4]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[0][4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N1
dffeas \mylcd|line1[0][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][4] .is_wysiwyg = "true";
defparam \mylcd|line1[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N22
cycloneive_lcell_comb \mylcd|curbuf[4]~96 (
// Equation(s):
// \mylcd|curbuf[4]~96_combout  = (\mylcd|curbuf[4]~95_combout  & (((\mylcd|line1[4][4]~q )) # (!\mylcd|Add1~2_combout ))) # (!\mylcd|curbuf[4]~95_combout  & (\mylcd|Add1~2_combout  & ((\mylcd|line1[0][4]~q ))))

	.dataa(\mylcd|curbuf[4]~95_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[4][4]~q ),
	.datad(\mylcd|line1[0][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~96_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~96 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[4]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N10
cycloneive_lcell_comb \mylcd|curbuf[4]~97 (
// Equation(s):
// \mylcd|curbuf[4]~97_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[4]~94_combout  & ((\mylcd|curbuf[4]~96_combout ))) # (!\mylcd|curbuf[4]~94_combout  & (\mylcd|curbuf[4]~89_combout )))) # (!\mylcd|Add1~0_combout  & (\mylcd|curbuf[4]~94_combout ))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|curbuf[4]~94_combout ),
	.datac(\mylcd|curbuf[4]~89_combout ),
	.datad(\mylcd|curbuf[4]~96_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~97_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~97 .lut_mask = 16'hEC64;
defparam \mylcd|curbuf[4]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N22
cycloneive_lcell_comb \mylcd|curbuf[4]~100 (
// Equation(s):
// \mylcd|curbuf[4]~100_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout ) # (\mylcd|line2[15][4]~q )))) # (!\mylcd|Add2~0_combout  & (\mylcd|line2[11][4]~q  & (!\mylcd|Add2~1_combout )))

	.dataa(\mylcd|line2[11][4]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[15][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~100_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~100 .lut_mask = 16'hCEC2;
defparam \mylcd|curbuf[4]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N8
cycloneive_lcell_comb \mylcd|curbuf[4]~101 (
// Equation(s):
// \mylcd|curbuf[4]~101_combout  = (\mylcd|curbuf[4]~100_combout  & ((\mylcd|line2[7][4]~q ) # ((!\mylcd|Add2~1_combout )))) # (!\mylcd|curbuf[4]~100_combout  & (((\mylcd|line2[3][4]~q  & \mylcd|Add2~1_combout ))))

	.dataa(\mylcd|line2[7][4]~q ),
	.datab(\mylcd|line2[3][4]~q ),
	.datac(\mylcd|curbuf[4]~100_combout ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~101_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~101 .lut_mask = 16'hACF0;
defparam \mylcd|curbuf[4]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N2
cycloneive_lcell_comb \mylcd|curbuf[4]~102 (
// Equation(s):
// \mylcd|curbuf[4]~102_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout ) # (\mylcd|line2[14][4]~q )))) # (!\mylcd|Add2~0_combout  & (\mylcd|line2[10][4]~q  & (!\mylcd|Add2~1_combout )))

	.dataa(\mylcd|line2[10][4]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[14][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~102_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~102 .lut_mask = 16'hCEC2;
defparam \mylcd|curbuf[4]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N28
cycloneive_lcell_comb \mylcd|curbuf[4]~103 (
// Equation(s):
// \mylcd|curbuf[4]~103_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|curbuf[4]~102_combout  & (\mylcd|line2[6][4]~q )) # (!\mylcd|curbuf[4]~102_combout  & ((\mylcd|line2[2][4]~q ))))) # (!\mylcd|Add2~1_combout  & (((\mylcd|curbuf[4]~102_combout ))))

	.dataa(\mylcd|line2[6][4]~q ),
	.datab(\mylcd|line2[2][4]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|curbuf[4]~102_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~103_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~103 .lut_mask = 16'hAFC0;
defparam \mylcd|curbuf[4]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N30
cycloneive_lcell_comb \mylcd|curbuf[4]~104 (
// Equation(s):
// \mylcd|curbuf[4]~104_combout  = (\mylcd|index [0] & ((\mylcd|index [1]) # ((\mylcd|curbuf[4]~101_combout )))) # (!\mylcd|index [0] & (!\mylcd|index [1] & ((\mylcd|curbuf[4]~103_combout ))))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|curbuf[4]~101_combout ),
	.datad(\mylcd|curbuf[4]~103_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~104_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~104 .lut_mask = 16'hB9A8;
defparam \mylcd|curbuf[4]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N26
cycloneive_lcell_comb \mylcd|curbuf[4]~105 (
// Equation(s):
// \mylcd|curbuf[4]~105_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & ((\mylcd|line2[1][4]~q ))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[9][4]~q ))))

	.dataa(\mylcd|line2[9][4]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[1][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~105_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~105 .lut_mask = 16'hF2C2;
defparam \mylcd|curbuf[4]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N4
cycloneive_lcell_comb \mylcd|curbuf[4]~106 (
// Equation(s):
// \mylcd|curbuf[4]~106_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[4]~105_combout  & (\mylcd|line2[5][4]~q )) # (!\mylcd|curbuf[4]~105_combout  & ((\mylcd|line2[13][4]~q ))))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[4]~105_combout ))))

	.dataa(\mylcd|line2[5][4]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|curbuf[4]~105_combout ),
	.datad(\mylcd|line2[13][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~106_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~106 .lut_mask = 16'hBCB0;
defparam \mylcd|curbuf[4]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N16
cycloneive_lcell_comb \mylcd|curbuf[4]~98 (
// Equation(s):
// \mylcd|curbuf[4]~98_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & (\mylcd|line2[0][4]~q )) # (!\mylcd|Add2~1_combout  & ((\mylcd|line2[8][4]~q )))))

	.dataa(\mylcd|line2[0][4]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[8][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~98_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~98 .lut_mask = 16'hE3E0;
defparam \mylcd|curbuf[4]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N10
cycloneive_lcell_comb \mylcd|curbuf[4]~99 (
// Equation(s):
// \mylcd|curbuf[4]~99_combout  = (\mylcd|curbuf[4]~98_combout  & ((\mylcd|line2[4][4]~q ) # ((!\mylcd|Add2~0_combout )))) # (!\mylcd|curbuf[4]~98_combout  & (((\mylcd|line2[12][4]~q  & \mylcd|Add2~0_combout ))))

	.dataa(\mylcd|line2[4][4]~q ),
	.datab(\mylcd|curbuf[4]~98_combout ),
	.datac(\mylcd|line2[12][4]~q ),
	.datad(\mylcd|Add2~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~99_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~99 .lut_mask = 16'hB8CC;
defparam \mylcd|curbuf[4]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N14
cycloneive_lcell_comb \mylcd|curbuf[4]~107 (
// Equation(s):
// \mylcd|curbuf[4]~107_combout  = (\mylcd|curbuf[4]~104_combout  & (((\mylcd|curbuf[4]~106_combout )) # (!\mylcd|index [1]))) # (!\mylcd|curbuf[4]~104_combout  & (\mylcd|index [1] & ((\mylcd|curbuf[4]~99_combout ))))

	.dataa(\mylcd|curbuf[4]~104_combout ),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|curbuf[4]~106_combout ),
	.datad(\mylcd|curbuf[4]~99_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~107_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~107 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[4]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N12
cycloneive_lcell_comb \mylcd|curbuf[4]~108 (
// Equation(s):
// \mylcd|curbuf[4]~108_combout  = (!\mylcd|lcd_data[7]~1_combout  & ((\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[4]~97_combout )) # (!\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[4]~107_combout )))))

	.dataa(\mylcd|curbuf[4]~97_combout ),
	.datab(\mylcd|LessThan2~1_combout ),
	.datac(\mylcd|curbuf[4]~107_combout ),
	.datad(\mylcd|lcd_data[7]~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~108_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~108 .lut_mask = 16'h00B8;
defparam \mylcd|curbuf[4]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N4
cycloneive_lcell_comb \mylcd|curbuf[4]~109 (
// Equation(s):
// \mylcd|curbuf[4]~109_combout  = (\mylcd|curbuf[4]~108_combout ) # ((!\mylcd|index [1] & (\mylcd|Equal2~0_combout  & !\mylcd|index [0])))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|Equal2~0_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[4]~108_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~109_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~109 .lut_mask = 16'hFF04;
defparam \mylcd|curbuf[4]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y40_N5
dffeas \mylcd|lcd_data[4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|curbuf[4]~109_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[4] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N14
cycloneive_lcell_comb \mylcd|line2~111 (
// Equation(s):
// \mylcd|line2~111_combout  = (\mylcd|Decoder0~20_combout  & (!\myprocessor|my_regfile|valB[5]~218_combout )) # (!\mylcd|Decoder0~20_combout  & (((\mylcd|line2[5][5]~q  & !\mylcd|process_0~2_combout ))))

	.dataa(\myprocessor|my_regfile|valB[5]~218_combout ),
	.datab(\mylcd|Decoder0~20_combout ),
	.datac(\mylcd|line2[5][5]~q ),
	.datad(\mylcd|process_0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~111_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~111 .lut_mask = 16'h4474;
defparam \mylcd|line2~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N15
dffeas \mylcd|line2[5][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~111_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_control|display~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][5] .is_wysiwyg = "true";
defparam \mylcd|line2[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y36_N13
dffeas \mylcd|line1[5][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[5][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][5] .is_wysiwyg = "true";
defparam \mylcd|line1[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N8
cycloneive_lcell_comb \mylcd|line2~99 (
// Equation(s):
// \mylcd|line2~99_combout  = (\mylcd|Decoder0~17_combout  & (((!\myprocessor|my_regfile|valB[5]~218_combout )))) # (!\mylcd|Decoder0~17_combout  & (!\mylcd|process_0~2_combout  & ((\mylcd|line2[13][5]~q ))))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(\myprocessor|my_regfile|valB[5]~218_combout ),
	.datac(\mylcd|line2[13][5]~q ),
	.datad(\mylcd|Decoder0~17_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~99_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~99 .lut_mask = 16'h3350;
defparam \mylcd|line2~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y36_N9
dffeas \mylcd|line2[13][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~99_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_control|display~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][5] .is_wysiwyg = "true";
defparam \mylcd|line2[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y36_N7
dffeas \mylcd|line1[13][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][5] .is_wysiwyg = "true";
defparam \mylcd|line1[13][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N18
cycloneive_lcell_comb \mylcd|line2~98 (
// Equation(s):
// \mylcd|line2~98_combout  = (\mylcd|Decoder0~10_combout  & (!\myprocessor|my_regfile|valB[5]~218_combout )) # (!\mylcd|Decoder0~10_combout  & (((\mylcd|line2[15][5]~q  & !\mylcd|process_0~2_combout ))))

	.dataa(\myprocessor|my_regfile|valB[5]~218_combout ),
	.datab(\mylcd|Decoder0~10_combout ),
	.datac(\mylcd|line2[15][5]~q ),
	.datad(\mylcd|process_0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~98_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~98 .lut_mask = 16'h4474;
defparam \mylcd|line2~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N19
dffeas \mylcd|line2[15][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~98_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_control|display~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][5] .is_wysiwyg = "true";
defparam \mylcd|line2[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y36_N29
dffeas \mylcd|line1[15][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[15][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][5] .is_wysiwyg = "true";
defparam \mylcd|line1[15][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N4
cycloneive_lcell_comb \mylcd|line2~110 (
// Equation(s):
// \mylcd|line2~110_combout  = (\mylcd|Decoder0~12_combout  & (((!\myprocessor|my_regfile|valB[5]~218_combout )))) # (!\mylcd|Decoder0~12_combout  & (!\mylcd|process_0~2_combout  & ((\mylcd|line2[7][5]~q ))))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(\myprocessor|my_regfile|valB[5]~218_combout ),
	.datac(\mylcd|line2[7][5]~q ),
	.datad(\mylcd|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~110_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~110 .lut_mask = 16'h3350;
defparam \mylcd|line2~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y36_N5
dffeas \mylcd|line2[7][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~110_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_control|display~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][5] .is_wysiwyg = "true";
defparam \mylcd|line2[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y36_N3
dffeas \mylcd|line1[7][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[7][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][5] .is_wysiwyg = "true";
defparam \mylcd|line1[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N28
cycloneive_lcell_comb \mylcd|curbuf[5]~110 (
// Equation(s):
// \mylcd|curbuf[5]~110_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|Add1~0_combout ) # ((!\mylcd|line1[7][5]~q )))) # (!\mylcd|Add1~2_combout  & (!\mylcd|Add1~0_combout  & (!\mylcd|line1[15][5]~q )))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[15][5]~q ),
	.datad(\mylcd|line1[7][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~110_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~110 .lut_mask = 16'h89AB;
defparam \mylcd|curbuf[5]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N6
cycloneive_lcell_comb \mylcd|curbuf[5]~111 (
// Equation(s):
// \mylcd|curbuf[5]~111_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[5]~110_combout  & (!\mylcd|line1[5][5]~q )) # (!\mylcd|curbuf[5]~110_combout  & ((!\mylcd|line1[13][5]~q ))))) # (!\mylcd|Add1~0_combout  & (((\mylcd|curbuf[5]~110_combout ))))

	.dataa(\mylcd|line1[5][5]~q ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[13][5]~q ),
	.datad(\mylcd|curbuf[5]~110_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~111_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~111 .lut_mask = 16'h770C;
defparam \mylcd|curbuf[5]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N2
cycloneive_lcell_comb \mylcd|line2~109 (
// Equation(s):
// \mylcd|line2~109_combout  = (\mylcd|Decoder0~8_combout  & (!\myprocessor|my_regfile|valB[5]~218_combout )) # (!\mylcd|Decoder0~8_combout  & (((\mylcd|line2[3][5]~q  & !\mylcd|process_0~2_combout ))))

	.dataa(\myprocessor|my_regfile|valB[5]~218_combout ),
	.datab(\mylcd|Decoder0~8_combout ),
	.datac(\mylcd|line2[3][5]~q ),
	.datad(\mylcd|process_0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~109_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~109 .lut_mask = 16'h4474;
defparam \mylcd|line2~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N3
dffeas \mylcd|line2[3][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~109_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_control|display~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][5] .is_wysiwyg = "true";
defparam \mylcd|line2[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N10
cycloneive_lcell_comb \mylcd|line1[3][5]~feeder (
// Equation(s):
// \mylcd|line1[3][5]~feeder_combout  = \mylcd|line2[3][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[3][5]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[3][5]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N11
dffeas \mylcd|line1[3][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][5] .is_wysiwyg = "true";
defparam \mylcd|line1[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N16
cycloneive_lcell_comb \mylcd|line2~97 (
// Equation(s):
// \mylcd|line2~97_combout  = (\mylcd|Decoder0~11_combout  & (((!\myprocessor|my_regfile|valB[5]~218_combout )))) # (!\mylcd|Decoder0~11_combout  & (!\mylcd|process_0~2_combout  & ((\mylcd|line2[11][5]~q ))))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(\myprocessor|my_regfile|valB[5]~218_combout ),
	.datac(\mylcd|line2[11][5]~q ),
	.datad(\mylcd|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~97_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~97 .lut_mask = 16'h3350;
defparam \mylcd|line2~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y36_N17
dffeas \mylcd|line2[11][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~97_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_control|display~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][5] .is_wysiwyg = "true";
defparam \mylcd|line2[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N13
dffeas \mylcd|line1[11][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][5] .is_wysiwyg = "true";
defparam \mylcd|line1[11][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N12
cycloneive_lcell_comb \mylcd|curbuf[5]~114 (
// Equation(s):
// \mylcd|curbuf[5]~114_combout  = (\mylcd|Add1~0_combout  & (((\mylcd|Add1~2_combout )))) # (!\mylcd|Add1~0_combout  & ((\mylcd|Add1~2_combout  & (!\mylcd|line1[3][5]~q )) # (!\mylcd|Add1~2_combout  & ((!\mylcd|line1[11][5]~q )))))

	.dataa(\mylcd|line1[3][5]~q ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[11][5]~q ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~114_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~114 .lut_mask = 16'hDD03;
defparam \mylcd|curbuf[5]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N8
cycloneive_lcell_comb \mylcd|line2~108 (
// Equation(s):
// \mylcd|line2~108_combout  = (\mylcd|Decoder0~18_combout  & (!\myprocessor|my_regfile|valB[5]~218_combout )) # (!\mylcd|Decoder0~18_combout  & (((\mylcd|line2[1][5]~q  & !\mylcd|process_0~2_combout ))))

	.dataa(\myprocessor|my_regfile|valB[5]~218_combout ),
	.datab(\mylcd|Decoder0~18_combout ),
	.datac(\mylcd|line2[1][5]~q ),
	.datad(\mylcd|process_0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~108_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~108 .lut_mask = 16'h4474;
defparam \mylcd|line2~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N9
dffeas \mylcd|line2[1][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~108_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_control|display~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][5] .is_wysiwyg = "true";
defparam \mylcd|line2[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N7
dffeas \mylcd|line1[1][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][5] .is_wysiwyg = "true";
defparam \mylcd|line1[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N0
cycloneive_lcell_comb \mylcd|line2~96 (
// Equation(s):
// \mylcd|line2~96_combout  = (\mylcd|Decoder0~19_combout  & (!\myprocessor|my_regfile|valB[5]~218_combout )) # (!\mylcd|Decoder0~19_combout  & (((\mylcd|line2[9][5]~q  & !\mylcd|process_0~2_combout ))))

	.dataa(\myprocessor|my_regfile|valB[5]~218_combout ),
	.datab(\mylcd|Decoder0~19_combout ),
	.datac(\mylcd|line2[9][5]~q ),
	.datad(\mylcd|process_0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~96_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~96 .lut_mask = 16'h4474;
defparam \mylcd|line2~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N1
dffeas \mylcd|line2[9][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~96_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_control|display~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][5] .is_wysiwyg = "true";
defparam \mylcd|line2[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N24
cycloneive_lcell_comb \mylcd|line1[9][5]~feeder (
// Equation(s):
// \mylcd|line1[9][5]~feeder_combout  = \mylcd|line2[9][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[9][5]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[9][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[9][5]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[9][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N25
dffeas \mylcd|line1[9][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[9][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][5] .is_wysiwyg = "true";
defparam \mylcd|line1[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N6
cycloneive_lcell_comb \mylcd|curbuf[5]~115 (
// Equation(s):
// \mylcd|curbuf[5]~115_combout  = (\mylcd|curbuf[5]~114_combout  & (((!\mylcd|line1[1][5]~q )) # (!\mylcd|Add1~0_combout ))) # (!\mylcd|curbuf[5]~114_combout  & (\mylcd|Add1~0_combout  & ((!\mylcd|line1[9][5]~q ))))

	.dataa(\mylcd|curbuf[5]~114_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[1][5]~q ),
	.datad(\mylcd|line1[9][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~115_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~115 .lut_mask = 16'h2A6E;
defparam \mylcd|curbuf[5]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N20
cycloneive_lcell_comb \mylcd|line2~105 (
// Equation(s):
// \mylcd|line2~105_combout  = (\mylcd|Decoder0~15_combout  & (((!\myprocessor|my_regfile|valB[5]~218_combout )))) # (!\mylcd|Decoder0~15_combout  & (!\mylcd|process_0~2_combout  & ((\mylcd|line2[10][5]~q ))))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(\myprocessor|my_regfile|valB[5]~218_combout ),
	.datac(\mylcd|line2[10][5]~q ),
	.datad(\mylcd|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~105_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~105 .lut_mask = 16'h3350;
defparam \mylcd|line2~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N21
dffeas \mylcd|line2[10][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~105_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_control|display~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][5] .is_wysiwyg = "true";
defparam \mylcd|line2[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y36_N23
dffeas \mylcd|line1[10][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][5] .is_wysiwyg = "true";
defparam \mylcd|line1[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N2
cycloneive_lcell_comb \mylcd|line2~101 (
// Equation(s):
// \mylcd|line2~101_combout  = (\mylcd|Decoder0~13_combout  & (((!\myprocessor|my_regfile|valB[5]~218_combout )))) # (!\mylcd|Decoder0~13_combout  & (!\mylcd|process_0~2_combout  & (\mylcd|line2[2][5]~q )))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(\mylcd|Decoder0~13_combout ),
	.datac(\mylcd|line2[2][5]~q ),
	.datad(\myprocessor|my_regfile|valB[5]~218_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~101_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~101 .lut_mask = 16'h10DC;
defparam \mylcd|line2~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N3
dffeas \mylcd|line2[2][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~101_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_control|display~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][5] .is_wysiwyg = "true";
defparam \mylcd|line2[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N28
cycloneive_lcell_comb \mylcd|line1[2][5]~feeder (
// Equation(s):
// \mylcd|line1[2][5]~feeder_combout  = \mylcd|line2[2][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[2][5]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[2][5]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y36_N29
dffeas \mylcd|line1[2][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][5] .is_wysiwyg = "true";
defparam \mylcd|line1[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N22
cycloneive_lcell_comb \mylcd|curbuf[5]~112 (
// Equation(s):
// \mylcd|curbuf[5]~112_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|Add1~0_combout ) # ((!\mylcd|line1[2][5]~q )))) # (!\mylcd|Add1~2_combout  & (!\mylcd|Add1~0_combout  & (!\mylcd|line1[10][5]~q )))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[10][5]~q ),
	.datad(\mylcd|line1[2][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~112_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~112 .lut_mask = 16'h89AB;
defparam \mylcd|curbuf[5]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N0
cycloneive_lcell_comb \mylcd|line2~100 (
// Equation(s):
// \mylcd|line2~100_combout  = (\mylcd|Decoder0~4_combout  & (((!\myprocessor|my_regfile|valB[5]~218_combout )))) # (!\mylcd|Decoder0~4_combout  & (!\mylcd|process_0~2_combout  & ((\mylcd|line2[0][5]~q ))))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(\myprocessor|my_regfile|valB[5]~218_combout ),
	.datac(\mylcd|line2[0][5]~q ),
	.datad(\mylcd|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~100_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~100 .lut_mask = 16'h3350;
defparam \mylcd|line2~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N1
dffeas \mylcd|line2[0][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~100_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_control|display~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][5] .is_wysiwyg = "true";
defparam \mylcd|line2[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y36_N17
dffeas \mylcd|line1[0][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[0][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][5] .is_wysiwyg = "true";
defparam \mylcd|line1[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N10
cycloneive_lcell_comb \mylcd|line2~104 (
// Equation(s):
// \mylcd|line2~104_combout  = (\mylcd|Decoder0~5_combout  & (!\myprocessor|my_regfile|valB[5]~218_combout )) # (!\mylcd|Decoder0~5_combout  & (((\mylcd|line2[8][5]~q  & !\mylcd|process_0~2_combout ))))

	.dataa(\mylcd|Decoder0~5_combout ),
	.datab(\myprocessor|my_regfile|valB[5]~218_combout ),
	.datac(\mylcd|line2[8][5]~q ),
	.datad(\mylcd|process_0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~104_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~104 .lut_mask = 16'h2272;
defparam \mylcd|line2~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N11
dffeas \mylcd|line2[8][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~104_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_control|display~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][5] .is_wysiwyg = "true";
defparam \mylcd|line2[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y36_N11
dffeas \mylcd|line1[8][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[8][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][5] .is_wysiwyg = "true";
defparam \mylcd|line1[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N16
cycloneive_lcell_comb \mylcd|curbuf[5]~113 (
// Equation(s):
// \mylcd|curbuf[5]~113_combout  = (\mylcd|curbuf[5]~112_combout  & (((!\mylcd|line1[0][5]~q )) # (!\mylcd|Add1~0_combout ))) # (!\mylcd|curbuf[5]~112_combout  & (\mylcd|Add1~0_combout  & ((!\mylcd|line1[8][5]~q ))))

	.dataa(\mylcd|curbuf[5]~112_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[0][5]~q ),
	.datad(\mylcd|line1[8][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~113_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~113 .lut_mask = 16'h2A6E;
defparam \mylcd|curbuf[5]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N24
cycloneive_lcell_comb \mylcd|curbuf[5]~116 (
// Equation(s):
// \mylcd|curbuf[5]~116_combout  = (\mylcd|index [0] & (((\mylcd|curbuf[5]~113_combout ) # (\mylcd|Add1~1_combout )))) # (!\mylcd|index [0] & (\mylcd|curbuf[5]~115_combout  & ((!\mylcd|Add1~1_combout ))))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|curbuf[5]~115_combout ),
	.datac(\mylcd|curbuf[5]~113_combout ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~116_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~116 .lut_mask = 16'hAAE4;
defparam \mylcd|curbuf[5]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N26
cycloneive_lcell_comb \mylcd|line2~106 (
// Equation(s):
// \mylcd|line2~106_combout  = (\mylcd|Decoder0~14_combout  & (((!\myprocessor|my_regfile|valB[5]~218_combout )))) # (!\mylcd|Decoder0~14_combout  & (!\mylcd|process_0~2_combout  & ((\mylcd|line2[14][5]~q ))))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(\myprocessor|my_regfile|valB[5]~218_combout ),
	.datac(\mylcd|line2[14][5]~q ),
	.datad(\mylcd|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~106_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~106 .lut_mask = 16'h3350;
defparam \mylcd|line2~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y36_N27
dffeas \mylcd|line2[14][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~106_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_control|display~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][5] .is_wysiwyg = "true";
defparam \mylcd|line2[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y36_N23
dffeas \mylcd|line1[14][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[14][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][5] .is_wysiwyg = "true";
defparam \mylcd|line1[14][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N30
cycloneive_lcell_comb \mylcd|line2~107 (
// Equation(s):
// \mylcd|line2~107_combout  = (\mylcd|Decoder0~3_combout  & (!\myprocessor|my_regfile|valB[5]~218_combout )) # (!\mylcd|Decoder0~3_combout  & (((\mylcd|line2[12][5]~q  & !\mylcd|process_0~2_combout ))))

	.dataa(\mylcd|Decoder0~3_combout ),
	.datab(\myprocessor|my_regfile|valB[5]~218_combout ),
	.datac(\mylcd|line2[12][5]~q ),
	.datad(\mylcd|process_0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~107_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~107 .lut_mask = 16'h2272;
defparam \mylcd|line2~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y36_N31
dffeas \mylcd|line2[12][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~107_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_control|display~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][5] .is_wysiwyg = "true";
defparam \mylcd|line2[12][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y36_N1
dffeas \mylcd|line1[12][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[12][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][5] .is_wysiwyg = "true";
defparam \mylcd|line1[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N22
cycloneive_lcell_comb \mylcd|curbuf[5]~117 (
// Equation(s):
// \mylcd|curbuf[5]~117_combout  = (\mylcd|Add1~2_combout  & (\mylcd|Add1~0_combout )) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~0_combout  & ((!\mylcd|line1[12][5]~q ))) # (!\mylcd|Add1~0_combout  & (!\mylcd|line1[14][5]~q ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[14][5]~q ),
	.datad(\mylcd|line1[12][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~117_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~117 .lut_mask = 16'h89CD;
defparam \mylcd|curbuf[5]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N14
cycloneive_lcell_comb \mylcd|line2~103 (
// Equation(s):
// \mylcd|line2~103_combout  = (\mylcd|Decoder0~6_combout  & (((!\myprocessor|my_regfile|valB[5]~218_combout )))) # (!\mylcd|Decoder0~6_combout  & (!\mylcd|process_0~2_combout  & ((\mylcd|line2[4][5]~q ))))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(\myprocessor|my_regfile|valB[5]~218_combout ),
	.datac(\mylcd|line2[4][5]~q ),
	.datad(\mylcd|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~103_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~103 .lut_mask = 16'h3350;
defparam \mylcd|line2~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N15
dffeas \mylcd|line2[4][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~103_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_control|display~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][5] .is_wysiwyg = "true";
defparam \mylcd|line2[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y36_N19
dffeas \mylcd|line1[4][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][5] .is_wysiwyg = "true";
defparam \mylcd|line1[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N20
cycloneive_lcell_comb \mylcd|line2~102 (
// Equation(s):
// \mylcd|line2~102_combout  = (\mylcd|Decoder0~16_combout  & (((!\myprocessor|my_regfile|valB[5]~218_combout )))) # (!\mylcd|Decoder0~16_combout  & (!\mylcd|process_0~2_combout  & ((\mylcd|line2[6][5]~q ))))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(\myprocessor|my_regfile|valB[5]~218_combout ),
	.datac(\mylcd|line2[6][5]~q ),
	.datad(\mylcd|Decoder0~16_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~102_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~102 .lut_mask = 16'h3350;
defparam \mylcd|line2~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y36_N21
dffeas \mylcd|line2[6][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~102_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|my_control|display~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][5] .is_wysiwyg = "true";
defparam \mylcd|line2[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N14
cycloneive_lcell_comb \mylcd|line1[6][5]~feeder (
// Equation(s):
// \mylcd|line1[6][5]~feeder_combout  = \mylcd|line2[6][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[6][5]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[6][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[6][5]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[6][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y36_N15
dffeas \mylcd|line1[6][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][5] .is_wysiwyg = "true";
defparam \mylcd|line1[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N18
cycloneive_lcell_comb \mylcd|curbuf[5]~118 (
// Equation(s):
// \mylcd|curbuf[5]~118_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[5]~117_combout  & (!\mylcd|line1[4][5]~q )) # (!\mylcd|curbuf[5]~117_combout  & ((!\mylcd|line1[6][5]~q ))))) # (!\mylcd|Add1~2_combout  & (\mylcd|curbuf[5]~117_combout ))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|curbuf[5]~117_combout ),
	.datac(\mylcd|line1[4][5]~q ),
	.datad(\mylcd|line1[6][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~118_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~118 .lut_mask = 16'h4C6E;
defparam \mylcd|curbuf[5]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N18
cycloneive_lcell_comb \mylcd|curbuf[5]~119 (
// Equation(s):
// \mylcd|curbuf[5]~119_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[5]~116_combout  & ((\mylcd|curbuf[5]~118_combout ))) # (!\mylcd|curbuf[5]~116_combout  & (\mylcd|curbuf[5]~111_combout )))) # (!\mylcd|Add1~1_combout  & 
// (((\mylcd|curbuf[5]~116_combout ))))

	.dataa(\mylcd|curbuf[5]~111_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|curbuf[5]~116_combout ),
	.datad(\mylcd|curbuf[5]~118_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~119_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~119 .lut_mask = 16'hF838;
defparam \mylcd|curbuf[5]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N20
cycloneive_lcell_comb \mylcd|curbuf[5]~120 (
// Equation(s):
// \mylcd|curbuf[5]~120_combout  = (\mylcd|index [2] & (!\mylcd|index [1] & ((!\mylcd|line2[15][5]~q )))) # (!\mylcd|index [2] & ((\mylcd|index [1]) # ((!\mylcd|line2[11][5]~q ))))

	.dataa(\mylcd|index [2]),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|line2[11][5]~q ),
	.datad(\mylcd|line2[15][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~120_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~120 .lut_mask = 16'h4567;
defparam \mylcd|curbuf[5]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N30
cycloneive_lcell_comb \mylcd|curbuf[5]~121 (
// Equation(s):
// \mylcd|curbuf[5]~121_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[5]~120_combout  & (!\mylcd|line2[13][5]~q )) # (!\mylcd|curbuf[5]~120_combout  & ((!\mylcd|line2[9][5]~q ))))) # (!\mylcd|index [1] & (((\mylcd|curbuf[5]~120_combout ))))

	.dataa(\mylcd|line2[13][5]~q ),
	.datab(\mylcd|line2[9][5]~q ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|curbuf[5]~120_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~121_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~121 .lut_mask = 16'h5F30;
defparam \mylcd|curbuf[5]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N28
cycloneive_lcell_comb \mylcd|curbuf[5]~127 (
// Equation(s):
// \mylcd|curbuf[5]~127_combout  = (\mylcd|index [2] & (!\mylcd|line2[7][5]~q  & (!\mylcd|index [1]))) # (!\mylcd|index [2] & (((\mylcd|index [1]) # (!\mylcd|line2[3][5]~q ))))

	.dataa(\mylcd|index [2]),
	.datab(\mylcd|line2[7][5]~q ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|line2[3][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~127_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~127 .lut_mask = 16'h5257;
defparam \mylcd|curbuf[5]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N16
cycloneive_lcell_comb \mylcd|curbuf[5]~128 (
// Equation(s):
// \mylcd|curbuf[5]~128_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[5]~127_combout  & (!\mylcd|line2[5][5]~q )) # (!\mylcd|curbuf[5]~127_combout  & ((!\mylcd|line2[1][5]~q ))))) # (!\mylcd|index [1] & (((\mylcd|curbuf[5]~127_combout ))))

	.dataa(\mylcd|line2[5][5]~q ),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|line2[1][5]~q ),
	.datad(\mylcd|curbuf[5]~127_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~128_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~128 .lut_mask = 16'h770C;
defparam \mylcd|curbuf[5]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N22
cycloneive_lcell_comb \mylcd|curbuf[5]~124 (
// Equation(s):
// \mylcd|curbuf[5]~124_combout  = (\mylcd|index [2] & (!\mylcd|line2[14][5]~q  & (!\mylcd|index [1]))) # (!\mylcd|index [2] & (((\mylcd|index [1]) # (!\mylcd|line2[10][5]~q ))))

	.dataa(\mylcd|index [2]),
	.datab(\mylcd|line2[14][5]~q ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|line2[10][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~124_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~124 .lut_mask = 16'h5257;
defparam \mylcd|curbuf[5]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N10
cycloneive_lcell_comb \mylcd|curbuf[5]~125 (
// Equation(s):
// \mylcd|curbuf[5]~125_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[5]~124_combout  & (!\mylcd|line2[12][5]~q )) # (!\mylcd|curbuf[5]~124_combout  & ((!\mylcd|line2[8][5]~q ))))) # (!\mylcd|index [1] & (((\mylcd|curbuf[5]~124_combout ))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|line2[12][5]~q ),
	.datac(\mylcd|line2[8][5]~q ),
	.datad(\mylcd|curbuf[5]~124_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~125_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~125 .lut_mask = 16'h770A;
defparam \mylcd|curbuf[5]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N4
cycloneive_lcell_comb \mylcd|curbuf[5]~122 (
// Equation(s):
// \mylcd|curbuf[5]~122_combout  = (\mylcd|index [2] & (!\mylcd|line2[6][5]~q  & (!\mylcd|index [1]))) # (!\mylcd|index [2] & (((\mylcd|index [1]) # (!\mylcd|line2[2][5]~q ))))

	.dataa(\mylcd|index [2]),
	.datab(\mylcd|line2[6][5]~q ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|line2[2][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~122_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~122 .lut_mask = 16'h5257;
defparam \mylcd|curbuf[5]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N8
cycloneive_lcell_comb \mylcd|curbuf[5]~123 (
// Equation(s):
// \mylcd|curbuf[5]~123_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[5]~122_combout  & (!\mylcd|line2[4][5]~q )) # (!\mylcd|curbuf[5]~122_combout  & ((!\mylcd|line2[0][5]~q ))))) # (!\mylcd|index [1] & (\mylcd|curbuf[5]~122_combout ))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|curbuf[5]~122_combout ),
	.datac(\mylcd|line2[4][5]~q ),
	.datad(\mylcd|line2[0][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~123_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~123 .lut_mask = 16'h4C6E;
defparam \mylcd|curbuf[5]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N16
cycloneive_lcell_comb \mylcd|curbuf[5]~126 (
// Equation(s):
// \mylcd|curbuf[5]~126_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|curbuf[5]~123_combout ) # (\mylcd|index [0])))) # (!\mylcd|Add2~1_combout  & (\mylcd|curbuf[5]~125_combout  & ((!\mylcd|index [0]))))

	.dataa(\mylcd|curbuf[5]~125_combout ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|curbuf[5]~123_combout ),
	.datad(\mylcd|index [0]),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~126_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~126 .lut_mask = 16'hCCE2;
defparam \mylcd|curbuf[5]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N26
cycloneive_lcell_comb \mylcd|curbuf[5]~129 (
// Equation(s):
// \mylcd|curbuf[5]~129_combout  = (\mylcd|index [0] & ((\mylcd|curbuf[5]~126_combout  & ((\mylcd|curbuf[5]~128_combout ))) # (!\mylcd|curbuf[5]~126_combout  & (\mylcd|curbuf[5]~121_combout )))) # (!\mylcd|index [0] & (((\mylcd|curbuf[5]~126_combout ))))

	.dataa(\mylcd|curbuf[5]~121_combout ),
	.datab(\mylcd|curbuf[5]~128_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[5]~126_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~129_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~129 .lut_mask = 16'hCFA0;
defparam \mylcd|curbuf[5]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N22
cycloneive_lcell_comb \mylcd|curbuf[5]~130 (
// Equation(s):
// \mylcd|curbuf[5]~130_combout  = (!\mylcd|lcd_data[7]~1_combout  & ((\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[5]~119_combout )) # (!\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[5]~129_combout )))))

	.dataa(\mylcd|curbuf[5]~119_combout ),
	.datab(\mylcd|LessThan2~1_combout ),
	.datac(\mylcd|curbuf[5]~129_combout ),
	.datad(\mylcd|lcd_data[7]~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~130_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~130 .lut_mask = 16'h00B8;
defparam \mylcd|curbuf[5]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N12
cycloneive_lcell_comb \mylcd|curbuf[5]~131 (
// Equation(s):
// \mylcd|curbuf[5]~131_combout  = (\mylcd|curbuf[5]~130_combout ) # ((!\mylcd|index [0] & (\mylcd|Equal2~0_combout  & !\mylcd|index [1])))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|curbuf[5]~130_combout ),
	.datac(\mylcd|Equal2~0_combout ),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~131_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~131 .lut_mask = 16'hCCDC;
defparam \mylcd|curbuf[5]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y40_N13
dffeas \mylcd|lcd_data[5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|curbuf[5]~131_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[5] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N24
cycloneive_lcell_comb \mylcd|curbuf[0]~153 (
// Equation(s):
// \mylcd|curbuf[0]~153_combout  = (!\mylcd|Equal2~0_combout  & \mylcd|lcd_data[7]~1_combout )

	.dataa(gnd),
	.datab(\mylcd|Equal2~0_combout ),
	.datac(gnd),
	.datad(\mylcd|lcd_data[7]~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~153_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~153 .lut_mask = 16'h3300;
defparam \mylcd|curbuf[0]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N14
cycloneive_lcell_comb \mylcd|line2~121 (
// Equation(s):
// \mylcd|line2~121_combout  = (\mylcd|Decoder0~13_combout  & \myprocessor|my_regfile|valB[6]~278_combout )

	.dataa(gnd),
	.datab(\mylcd|Decoder0~13_combout ),
	.datac(\myprocessor|my_regfile|valB[6]~278_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~121_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~121 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y38_N15
dffeas \mylcd|line2[2][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~121_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][6] .is_wysiwyg = "true";
defparam \mylcd|line2[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y38_N1
dffeas \mylcd|line1[2][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[2][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][6] .is_wysiwyg = "true";
defparam \mylcd|line1[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N26
cycloneive_lcell_comb \mylcd|line2~123 (
// Equation(s):
// \mylcd|line2~123_combout  = (\mylcd|Decoder0~4_combout  & \myprocessor|my_regfile|valB[6]~278_combout )

	.dataa(\mylcd|Decoder0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|valB[6]~278_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~123_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~123 .lut_mask = 16'hAA00;
defparam \mylcd|line2~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N27
dffeas \mylcd|line2[0][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~123_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][6] .is_wysiwyg = "true";
defparam \mylcd|line2[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N22
cycloneive_lcell_comb \mylcd|line1[0][6]~feeder (
// Equation(s):
// \mylcd|line1[0][6]~feeder_combout  = \mylcd|line2[0][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[0][6]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[0][6]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y38_N23
dffeas \mylcd|line1[0][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][6] .is_wysiwyg = "true";
defparam \mylcd|line1[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N0
cycloneive_lcell_comb \mylcd|curbuf[6]~139 (
// Equation(s):
// \mylcd|curbuf[6]~139_combout  = (\mylcd|Add1~1_combout  & (\mylcd|Add1~0_combout )) # (!\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout  & ((\mylcd|line1[0][6]~q ))) # (!\mylcd|Add1~0_combout  & (\mylcd|line1[2][6]~q ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[2][6]~q ),
	.datad(\mylcd|line1[0][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~139_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~139 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[6]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N26
cycloneive_lcell_comb \mylcd|line2~119 (
// Equation(s):
// \mylcd|line2~119_combout  = (\myprocessor|my_regfile|valB[6]~278_combout  & \mylcd|Decoder0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_regfile|valB[6]~278_combout ),
	.datad(\mylcd|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~119_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~119 .lut_mask = 16'hF000;
defparam \mylcd|line2~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N27
dffeas \mylcd|line2[4][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~119_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][6] .is_wysiwyg = "true";
defparam \mylcd|line2[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y38_N19
dffeas \mylcd|line1[4][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][6] .is_wysiwyg = "true";
defparam \mylcd|line1[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N20
cycloneive_lcell_comb \mylcd|line2~117 (
// Equation(s):
// \mylcd|line2~117_combout  = (\myprocessor|my_regfile|valB[6]~278_combout  & \mylcd|Decoder0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_regfile|valB[6]~278_combout ),
	.datad(\mylcd|Decoder0~16_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~117_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~117 .lut_mask = 16'hF000;
defparam \mylcd|line2~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N21
dffeas \mylcd|line2[6][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~117_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][6] .is_wysiwyg = "true";
defparam \mylcd|line2[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N12
cycloneive_lcell_comb \mylcd|line1[6][6]~feeder (
// Equation(s):
// \mylcd|line1[6][6]~feeder_combout  = \mylcd|line2[6][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[6][6]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[6][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[6][6]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[6][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y38_N13
dffeas \mylcd|line1[6][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][6] .is_wysiwyg = "true";
defparam \mylcd|line1[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N18
cycloneive_lcell_comb \mylcd|curbuf[6]~140 (
// Equation(s):
// \mylcd|curbuf[6]~140_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[6]~139_combout  & (\mylcd|line1[4][6]~q )) # (!\mylcd|curbuf[6]~139_combout  & ((\mylcd|line1[6][6]~q ))))) # (!\mylcd|Add1~1_combout  & (\mylcd|curbuf[6]~139_combout ))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|curbuf[6]~139_combout ),
	.datac(\mylcd|line1[4][6]~q ),
	.datad(\mylcd|line1[6][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~140_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~140 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[6]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N24
cycloneive_lcell_comb \mylcd|line2~116 (
// Equation(s):
// \mylcd|line2~116_combout  = (\mylcd|Decoder0~3_combout  & \myprocessor|my_regfile|valB[6]~278_combout )

	.dataa(\mylcd|Decoder0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|valB[6]~278_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~116_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~116 .lut_mask = 16'hAA00;
defparam \mylcd|line2~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N25
dffeas \mylcd|line2[12][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~116_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][6] .is_wysiwyg = "true";
defparam \mylcd|line2[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N2
cycloneive_lcell_comb \mylcd|line1[12][6]~feeder (
// Equation(s):
// \mylcd|line1[12][6]~feeder_combout  = \mylcd|line2[12][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[12][6]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[12][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[12][6]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[12][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y38_N3
dffeas \mylcd|line1[12][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[12][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][6] .is_wysiwyg = "true";
defparam \mylcd|line1[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N28
cycloneive_lcell_comb \mylcd|line2~118 (
// Equation(s):
// \mylcd|line2~118_combout  = (\myprocessor|my_regfile|valB[6]~278_combout  & \mylcd|Decoder0~14_combout )

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valB[6]~278_combout ),
	.datac(\mylcd|Decoder0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~118_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~118 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y38_N29
dffeas \mylcd|line2[14][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~118_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][6] .is_wysiwyg = "true";
defparam \mylcd|line2[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y38_N5
dffeas \mylcd|line1[14][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[14][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][6] .is_wysiwyg = "true";
defparam \mylcd|line1[14][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N0
cycloneive_lcell_comb \mylcd|line2~122 (
// Equation(s):
// \mylcd|line2~122_combout  = (\myprocessor|my_regfile|valB[6]~278_combout  & \mylcd|Decoder0~15_combout )

	.dataa(gnd),
	.datab(\myprocessor|my_regfile|valB[6]~278_combout ),
	.datac(gnd),
	.datad(\mylcd|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~122_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~122 .lut_mask = 16'hCC00;
defparam \mylcd|line2~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N1
dffeas \mylcd|line2[10][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~122_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][6] .is_wysiwyg = "true";
defparam \mylcd|line2[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y38_N17
dffeas \mylcd|line1[10][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][6] .is_wysiwyg = "true";
defparam \mylcd|line1[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N6
cycloneive_lcell_comb \mylcd|line2~120 (
// Equation(s):
// \mylcd|line2~120_combout  = (\myprocessor|my_regfile|valB[6]~278_combout  & \mylcd|Decoder0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_regfile|valB[6]~278_combout ),
	.datad(\mylcd|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~120_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~120 .lut_mask = 16'hF000;
defparam \mylcd|line2~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N7
dffeas \mylcd|line2[8][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~120_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][6] .is_wysiwyg = "true";
defparam \mylcd|line2[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N6
cycloneive_lcell_comb \mylcd|line1[8][6]~feeder (
// Equation(s):
// \mylcd|line1[8][6]~feeder_combout  = \mylcd|line2[8][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[8][6]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[8][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[8][6]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[8][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y38_N7
dffeas \mylcd|line1[8][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[8][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][6] .is_wysiwyg = "true";
defparam \mylcd|line1[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N16
cycloneive_lcell_comb \mylcd|curbuf[6]~132 (
// Equation(s):
// \mylcd|curbuf[6]~132_combout  = (\mylcd|Add1~1_combout  & (\mylcd|Add1~0_combout )) # (!\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout  & ((\mylcd|line1[8][6]~q ))) # (!\mylcd|Add1~0_combout  & (\mylcd|line1[10][6]~q ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[10][6]~q ),
	.datad(\mylcd|line1[8][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~132_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~132 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[6]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N4
cycloneive_lcell_comb \mylcd|curbuf[6]~133 (
// Equation(s):
// \mylcd|curbuf[6]~133_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[6]~132_combout  & (\mylcd|line1[12][6]~q )) # (!\mylcd|curbuf[6]~132_combout  & ((\mylcd|line1[14][6]~q ))))) # (!\mylcd|Add1~1_combout  & (((\mylcd|curbuf[6]~132_combout ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|line1[12][6]~q ),
	.datac(\mylcd|line1[14][6]~q ),
	.datad(\mylcd|curbuf[6]~132_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~133_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~133 .lut_mask = 16'hDDA0;
defparam \mylcd|curbuf[6]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N0
cycloneive_lcell_comb \mylcd|line2~125 (
// Equation(s):
// \mylcd|line2~125_combout  = (\mylcd|Decoder0~7_combout  & (\mylcd|ptr [2] & (\mylcd|ptr [1] & \myprocessor|my_regfile|valB[6]~278_combout )))

	.dataa(\mylcd|Decoder0~7_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\myprocessor|my_regfile|valB[6]~278_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~125_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~125 .lut_mask = 16'h8000;
defparam \mylcd|line2~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N1
dffeas \mylcd|line2[7][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~125_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][6] .is_wysiwyg = "true";
defparam \mylcd|line2[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N26
cycloneive_lcell_comb \mylcd|line1[7][6]~feeder (
// Equation(s):
// \mylcd|line1[7][6]~feeder_combout  = \mylcd|line2[7][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[7][6]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[7][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[7][6]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[7][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y39_N27
dffeas \mylcd|line1[7][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[7][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][6] .is_wysiwyg = "true";
defparam \mylcd|line1[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N14
cycloneive_lcell_comb \mylcd|line2~127 (
// Equation(s):
// \mylcd|line2~127_combout  = (\mylcd|ptr [2] & (\mylcd|Decoder0~7_combout  & (\myprocessor|my_regfile|valB[6]~278_combout  & !\mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~7_combout ),
	.datac(\myprocessor|my_regfile|valB[6]~278_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~127_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~127 .lut_mask = 16'h0080;
defparam \mylcd|line2~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N15
dffeas \mylcd|line2[5][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~127_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][6] .is_wysiwyg = "true";
defparam \mylcd|line2[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y39_N17
dffeas \mylcd|line1[5][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[5][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][6] .is_wysiwyg = "true";
defparam \mylcd|line1[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N30
cycloneive_lcell_comb \mylcd|line2~113 (
// Equation(s):
// \mylcd|line2~113_combout  = (\mylcd|Decoder0~7_combout  & (!\mylcd|ptr [2] & (\mylcd|ptr [1] & \myprocessor|my_regfile|valB[6]~278_combout )))

	.dataa(\mylcd|Decoder0~7_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\myprocessor|my_regfile|valB[6]~278_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~113_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~113 .lut_mask = 16'h2000;
defparam \mylcd|line2~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N31
dffeas \mylcd|line2[3][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~113_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][6] .is_wysiwyg = "true";
defparam \mylcd|line2[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y39_N7
dffeas \mylcd|line1[3][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[3][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][6] .is_wysiwyg = "true";
defparam \mylcd|line1[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N12
cycloneive_lcell_comb \mylcd|line2~115 (
// Equation(s):
// \mylcd|line2~115_combout  = (!\mylcd|ptr [2] & (\mylcd|Decoder0~7_combout  & (\myprocessor|my_regfile|valB[6]~278_combout  & !\mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~7_combout ),
	.datac(\myprocessor|my_regfile|valB[6]~278_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~115_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~115 .lut_mask = 16'h0040;
defparam \mylcd|line2~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N13
dffeas \mylcd|line2[1][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~115_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][6] .is_wysiwyg = "true";
defparam \mylcd|line2[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N12
cycloneive_lcell_comb \mylcd|line1[1][6]~feeder (
// Equation(s):
// \mylcd|line1[1][6]~feeder_combout  = \mylcd|line2[1][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[1][6]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[1][6]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y39_N13
dffeas \mylcd|line1[1][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][6] .is_wysiwyg = "true";
defparam \mylcd|line1[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N6
cycloneive_lcell_comb \mylcd|curbuf[6]~134 (
// Equation(s):
// \mylcd|curbuf[6]~134_combout  = (\mylcd|Add1~1_combout  & (\mylcd|Add1~0_combout )) # (!\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout  & ((\mylcd|line1[1][6]~q ))) # (!\mylcd|Add1~0_combout  & (\mylcd|line1[3][6]~q ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[3][6]~q ),
	.datad(\mylcd|line1[1][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~134_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~134 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[6]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N16
cycloneive_lcell_comb \mylcd|curbuf[6]~135 (
// Equation(s):
// \mylcd|curbuf[6]~135_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[6]~134_combout  & ((\mylcd|line1[5][6]~q ))) # (!\mylcd|curbuf[6]~134_combout  & (\mylcd|line1[7][6]~q )))) # (!\mylcd|Add1~1_combout  & (((\mylcd|curbuf[6]~134_combout ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|line1[7][6]~q ),
	.datac(\mylcd|line1[5][6]~q ),
	.datad(\mylcd|curbuf[6]~134_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~135_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~135 .lut_mask = 16'hF588;
defparam \mylcd|curbuf[6]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N14
cycloneive_lcell_comb \mylcd|line2~112 (
// Equation(s):
// \mylcd|line2~112_combout  = (\myprocessor|my_regfile|valB[6]~278_combout  & (!\mylcd|ptr [2] & (\mylcd|Decoder0~9_combout  & !\mylcd|ptr [1])))

	.dataa(\myprocessor|my_regfile|valB[6]~278_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|Decoder0~9_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~112_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~112 .lut_mask = 16'h0020;
defparam \mylcd|line2~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N15
dffeas \mylcd|line2[9][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~112_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][6] .is_wysiwyg = "true";
defparam \mylcd|line2[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y39_N5
dffeas \mylcd|line1[9][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[9][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][6] .is_wysiwyg = "true";
defparam \mylcd|line1[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N24
cycloneive_lcell_comb \mylcd|line2~114 (
// Equation(s):
// \mylcd|line2~114_combout  = (\myprocessor|my_regfile|valB[6]~278_combout  & (\mylcd|Decoder0~9_combout  & (!\mylcd|ptr [2] & \mylcd|ptr [1])))

	.dataa(\myprocessor|my_regfile|valB[6]~278_combout ),
	.datab(\mylcd|Decoder0~9_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~114_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~114 .lut_mask = 16'h0800;
defparam \mylcd|line2~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N25
dffeas \mylcd|line2[11][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~114_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][6] .is_wysiwyg = "true";
defparam \mylcd|line2[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y39_N15
dffeas \mylcd|line1[11][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][6] .is_wysiwyg = "true";
defparam \mylcd|line1[11][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N14
cycloneive_lcell_comb \mylcd|curbuf[6]~136 (
// Equation(s):
// \mylcd|curbuf[6]~136_combout  = (\mylcd|Add1~1_combout  & (((\mylcd|Add1~0_combout )))) # (!\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout  & (\mylcd|line1[9][6]~q )) # (!\mylcd|Add1~0_combout  & ((\mylcd|line1[11][6]~q )))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|line1[9][6]~q ),
	.datac(\mylcd|line1[11][6]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~136_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~136 .lut_mask = 16'hEE50;
defparam \mylcd|curbuf[6]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N20
cycloneive_lcell_comb \mylcd|line2~124 (
// Equation(s):
// \mylcd|line2~124_combout  = (\myprocessor|my_regfile|valB[6]~278_combout  & (\mylcd|Decoder0~9_combout  & (\mylcd|ptr [2] & !\mylcd|ptr [1])))

	.dataa(\myprocessor|my_regfile|valB[6]~278_combout ),
	.datab(\mylcd|Decoder0~9_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~124_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~124 .lut_mask = 16'h0080;
defparam \mylcd|line2~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N21
dffeas \mylcd|line2[13][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~124_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][6] .is_wysiwyg = "true";
defparam \mylcd|line2[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y39_N1
dffeas \mylcd|line1[13][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][6] .is_wysiwyg = "true";
defparam \mylcd|line1[13][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N26
cycloneive_lcell_comb \mylcd|line2~126 (
// Equation(s):
// \mylcd|line2~126_combout  = (\myprocessor|my_regfile|valB[6]~278_combout  & (\mylcd|Decoder0~9_combout  & (\mylcd|ptr [2] & \mylcd|ptr [1])))

	.dataa(\myprocessor|my_regfile|valB[6]~278_combout ),
	.datab(\mylcd|Decoder0~9_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~126_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~126 .lut_mask = 16'h8000;
defparam \mylcd|line2~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N27
dffeas \mylcd|line2[15][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~126_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][6] .is_wysiwyg = "true";
defparam \mylcd|line2[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N2
cycloneive_lcell_comb \mylcd|line1[15][6]~feeder (
// Equation(s):
// \mylcd|line1[15][6]~feeder_combout  = \mylcd|line2[15][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[15][6]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[15][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[15][6]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[15][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y39_N3
dffeas \mylcd|line1[15][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[15][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][6] .is_wysiwyg = "true";
defparam \mylcd|line1[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N0
cycloneive_lcell_comb \mylcd|curbuf[6]~137 (
// Equation(s):
// \mylcd|curbuf[6]~137_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[6]~136_combout  & (\mylcd|line1[13][6]~q )) # (!\mylcd|curbuf[6]~136_combout  & ((\mylcd|line1[15][6]~q ))))) # (!\mylcd|Add1~1_combout  & (\mylcd|curbuf[6]~136_combout ))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|curbuf[6]~136_combout ),
	.datac(\mylcd|line1[13][6]~q ),
	.datad(\mylcd|line1[15][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~137_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~137 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[6]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N10
cycloneive_lcell_comb \mylcd|curbuf[6]~138 (
// Equation(s):
// \mylcd|curbuf[6]~138_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[6]~135_combout ) # ((\mylcd|index [0])))) # (!\mylcd|Add1~2_combout  & (((!\mylcd|index [0] & \mylcd|curbuf[6]~137_combout ))))

	.dataa(\mylcd|curbuf[6]~135_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[6]~137_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~138_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~138 .lut_mask = 16'hCBC8;
defparam \mylcd|curbuf[6]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N20
cycloneive_lcell_comb \mylcd|curbuf[6]~141 (
// Equation(s):
// \mylcd|curbuf[6]~141_combout  = (\mylcd|index [0] & ((\mylcd|curbuf[6]~138_combout  & (\mylcd|curbuf[6]~140_combout )) # (!\mylcd|curbuf[6]~138_combout  & ((\mylcd|curbuf[6]~133_combout ))))) # (!\mylcd|index [0] & (((\mylcd|curbuf[6]~138_combout ))))

	.dataa(\mylcd|curbuf[6]~140_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|curbuf[6]~133_combout ),
	.datad(\mylcd|curbuf[6]~138_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~141_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~141 .lut_mask = 16'hBBC0;
defparam \mylcd|curbuf[6]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N28
cycloneive_lcell_comb \mylcd|curbuf[6]~149 (
// Equation(s):
// \mylcd|curbuf[6]~149_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|line2[7][6]~q ) # ((\mylcd|index [1])))) # (!\mylcd|Add2~1_combout  & (((!\mylcd|index [1] & \mylcd|line2[15][6]~q ))))

	.dataa(\mylcd|line2[7][6]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|line2[15][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~149_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~149 .lut_mask = 16'hCBC8;
defparam \mylcd|curbuf[6]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N22
cycloneive_lcell_comb \mylcd|curbuf[6]~150 (
// Equation(s):
// \mylcd|curbuf[6]~150_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[6]~149_combout  & ((\mylcd|line2[5][6]~q ))) # (!\mylcd|curbuf[6]~149_combout  & (\mylcd|line2[13][6]~q )))) # (!\mylcd|index [1] & (((\mylcd|curbuf[6]~149_combout ))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|line2[13][6]~q ),
	.datac(\mylcd|line2[5][6]~q ),
	.datad(\mylcd|curbuf[6]~149_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~150_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~150 .lut_mask = 16'hF588;
defparam \mylcd|curbuf[6]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N30
cycloneive_lcell_comb \mylcd|curbuf[6]~144 (
// Equation(s):
// \mylcd|curbuf[6]~144_combout  = (\mylcd|index [1] & (((\mylcd|Add2~1_combout )))) # (!\mylcd|index [1] & ((\mylcd|Add2~1_combout  & ((\mylcd|line2[6][6]~q ))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[14][6]~q ))))

	.dataa(\mylcd|line2[14][6]~q ),
	.datab(\mylcd|line2[6][6]~q ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~144_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~144 .lut_mask = 16'hFC0A;
defparam \mylcd|curbuf[6]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N8
cycloneive_lcell_comb \mylcd|curbuf[6]~145 (
// Equation(s):
// \mylcd|curbuf[6]~145_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[6]~144_combout  & ((\mylcd|line2[4][6]~q ))) # (!\mylcd|curbuf[6]~144_combout  & (\mylcd|line2[12][6]~q )))) # (!\mylcd|index [1] & (((\mylcd|curbuf[6]~144_combout ))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|line2[12][6]~q ),
	.datac(\mylcd|curbuf[6]~144_combout ),
	.datad(\mylcd|line2[4][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~145_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~145 .lut_mask = 16'hF858;
defparam \mylcd|curbuf[6]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N10
cycloneive_lcell_comb \mylcd|curbuf[6]~146 (
// Equation(s):
// \mylcd|curbuf[6]~146_combout  = (\mylcd|index [1] & (((\mylcd|Add2~1_combout )))) # (!\mylcd|index [1] & ((\mylcd|Add2~1_combout  & ((\mylcd|line2[2][6]~q ))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[10][6]~q ))))

	.dataa(\mylcd|line2[10][6]~q ),
	.datab(\mylcd|line2[2][6]~q ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~146_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~146 .lut_mask = 16'hFC0A;
defparam \mylcd|curbuf[6]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N28
cycloneive_lcell_comb \mylcd|curbuf[6]~147 (
// Equation(s):
// \mylcd|curbuf[6]~147_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[6]~146_combout  & ((\mylcd|line2[0][6]~q ))) # (!\mylcd|curbuf[6]~146_combout  & (\mylcd|line2[8][6]~q )))) # (!\mylcd|index [1] & (((\mylcd|curbuf[6]~146_combout ))))

	.dataa(\mylcd|line2[8][6]~q ),
	.datab(\mylcd|line2[0][6]~q ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|curbuf[6]~146_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~147_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~147 .lut_mask = 16'hCFA0;
defparam \mylcd|curbuf[6]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N14
cycloneive_lcell_comb \mylcd|curbuf[6]~148 (
// Equation(s):
// \mylcd|curbuf[6]~148_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|index [0]) # ((\mylcd|curbuf[6]~145_combout )))) # (!\mylcd|Add2~0_combout  & (!\mylcd|index [0] & ((\mylcd|curbuf[6]~147_combout ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|curbuf[6]~145_combout ),
	.datad(\mylcd|curbuf[6]~147_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~148_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~148 .lut_mask = 16'hB9A8;
defparam \mylcd|curbuf[6]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N18
cycloneive_lcell_comb \mylcd|curbuf[6]~142 (
// Equation(s):
// \mylcd|curbuf[6]~142_combout  = (\mylcd|index [1] & (((\mylcd|Add2~1_combout )))) # (!\mylcd|index [1] & ((\mylcd|Add2~1_combout  & (\mylcd|line2[3][6]~q )) # (!\mylcd|Add2~1_combout  & ((\mylcd|line2[11][6]~q )))))

	.dataa(\mylcd|line2[3][6]~q ),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[11][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~142_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~142 .lut_mask = 16'hE3E0;
defparam \mylcd|curbuf[6]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N4
cycloneive_lcell_comb \mylcd|curbuf[6]~143 (
// Equation(s):
// \mylcd|curbuf[6]~143_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[6]~142_combout  & ((\mylcd|line2[1][6]~q ))) # (!\mylcd|curbuf[6]~142_combout  & (\mylcd|line2[9][6]~q )))) # (!\mylcd|index [1] & (\mylcd|curbuf[6]~142_combout ))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|curbuf[6]~142_combout ),
	.datac(\mylcd|line2[9][6]~q ),
	.datad(\mylcd|line2[1][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~143_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~143 .lut_mask = 16'hEC64;
defparam \mylcd|curbuf[6]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N8
cycloneive_lcell_comb \mylcd|curbuf[6]~151 (
// Equation(s):
// \mylcd|curbuf[6]~151_combout  = (\mylcd|curbuf[6]~148_combout  & ((\mylcd|curbuf[6]~150_combout ) # ((!\mylcd|index [0])))) # (!\mylcd|curbuf[6]~148_combout  & (((\mylcd|index [0] & \mylcd|curbuf[6]~143_combout ))))

	.dataa(\mylcd|curbuf[6]~150_combout ),
	.datab(\mylcd|curbuf[6]~148_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[6]~143_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~151_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~151 .lut_mask = 16'hBC8C;
defparam \mylcd|curbuf[6]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N26
cycloneive_lcell_comb \mylcd|curbuf[6]~152 (
// Equation(s):
// \mylcd|curbuf[6]~152_combout  = (\mylcd|lcd_data[7]~2_combout  & ((\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[6]~141_combout )) # (!\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[6]~151_combout )))))

	.dataa(\mylcd|curbuf[6]~141_combout ),
	.datab(\mylcd|lcd_data[7]~2_combout ),
	.datac(\mylcd|curbuf[6]~151_combout ),
	.datad(\mylcd|LessThan2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~152_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~152 .lut_mask = 16'h88C0;
defparam \mylcd|curbuf[6]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N28
cycloneive_lcell_comb \mylcd|Equal6~1 (
// Equation(s):
// \mylcd|Equal6~1_combout  = (!\mylcd|index [4] & !\mylcd|index [0])

	.dataa(\mylcd|index [4]),
	.datab(gnd),
	.datac(\mylcd|index [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal6~1 .lut_mask = 16'h0505;
defparam \mylcd|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N14
cycloneive_lcell_comb \mylcd|curbuf[6]~154 (
// Equation(s):
// \mylcd|curbuf[6]~154_combout  = (\mylcd|curbuf[6]~152_combout ) # ((\mylcd|curbuf[0]~153_combout  & ((!\mylcd|Equal6~1_combout ) # (!\mylcd|Equal6~0_combout ))))

	.dataa(\mylcd|Equal6~0_combout ),
	.datab(\mylcd|curbuf[0]~153_combout ),
	.datac(\mylcd|curbuf[6]~152_combout ),
	.datad(\mylcd|Equal6~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~154_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~154 .lut_mask = 16'hF4FC;
defparam \mylcd|curbuf[6]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y40_N15
dffeas \mylcd|lcd_data[6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|curbuf[6]~154_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[6] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y40_N25
dffeas \mylcd|lcd_data[7] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|curbuf[0]~153_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[7] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N0
cycloneive_lcell_comb \mylcd|Selector8~0 (
// Equation(s):
// \mylcd|Selector8~0_combout  = (\mylcd|state2.B~q ) # ((\mylcd|lcd_en~q  & ((\mylcd|state2.C~q ) # (!\mylcd|state2.A~q ))))

	.dataa(\mylcd|state2.B~q ),
	.datab(\mylcd|state2.C~q ),
	.datac(\mylcd|lcd_en~q ),
	.datad(\mylcd|state2.A~q ),
	.cin(gnd),
	.combout(\mylcd|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector8~0 .lut_mask = 16'hEAFA;
defparam \mylcd|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N1
dffeas \mylcd|lcd_en (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_en .is_wysiwyg = "true";
defparam \mylcd|lcd_en .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y40_N23
dffeas \mylcd|lcd_rs (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|lcd_data[7]~2_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_rs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_rs .is_wysiwyg = "true";
defparam \mylcd|lcd_rs .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \sw1~input (
	.i(sw1),
	.ibar(gnd),
	.o(\sw1~input_o ));
// synopsys translate_off
defparam \sw1~input .bus_hold = "false";
defparam \sw1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N12
cycloneive_lcell_comb \myprocessor|my_counter|counter[0]~36 (
// Equation(s):
// \myprocessor|my_counter|counter[0]~36_combout  = \myprocessor|my_counter|counter [0] $ (VCC)
// \myprocessor|my_counter|counter[0]~37  = CARRY(\myprocessor|my_counter|counter [0])

	.dataa(\myprocessor|my_counter|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myprocessor|my_counter|counter[0]~36_combout ),
	.cout(\myprocessor|my_counter|counter[0]~37 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[0]~36 .lut_mask = 16'h55AA;
defparam \myprocessor|my_counter|counter[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y6_N13
dffeas \myprocessor|my_counter|counter[0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[0]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[0] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N14
cycloneive_lcell_comb \myprocessor|my_counter|counter[1]~38 (
// Equation(s):
// \myprocessor|my_counter|counter[1]~38_combout  = (\myprocessor|my_counter|counter [1] & (!\myprocessor|my_counter|counter[0]~37 )) # (!\myprocessor|my_counter|counter [1] & ((\myprocessor|my_counter|counter[0]~37 ) # (GND)))
// \myprocessor|my_counter|counter[1]~39  = CARRY((!\myprocessor|my_counter|counter[0]~37 ) # (!\myprocessor|my_counter|counter [1]))

	.dataa(gnd),
	.datab(\myprocessor|my_counter|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[0]~37 ),
	.combout(\myprocessor|my_counter|counter[1]~38_combout ),
	.cout(\myprocessor|my_counter|counter[1]~39 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[1]~38 .lut_mask = 16'h3C3F;
defparam \myprocessor|my_counter|counter[1]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y6_N15
dffeas \myprocessor|my_counter|counter[1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[1]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[1] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N16
cycloneive_lcell_comb \myprocessor|my_counter|counter[2]~40 (
// Equation(s):
// \myprocessor|my_counter|counter[2]~40_combout  = (\myprocessor|my_counter|counter [2] & (\myprocessor|my_counter|counter[1]~39  $ (GND))) # (!\myprocessor|my_counter|counter [2] & (!\myprocessor|my_counter|counter[1]~39  & VCC))
// \myprocessor|my_counter|counter[2]~41  = CARRY((\myprocessor|my_counter|counter [2] & !\myprocessor|my_counter|counter[1]~39 ))

	.dataa(gnd),
	.datab(\myprocessor|my_counter|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[1]~39 ),
	.combout(\myprocessor|my_counter|counter[2]~40_combout ),
	.cout(\myprocessor|my_counter|counter[2]~41 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[2]~40 .lut_mask = 16'hC30C;
defparam \myprocessor|my_counter|counter[2]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y6_N17
dffeas \myprocessor|my_counter|counter[2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[2]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[2] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N18
cycloneive_lcell_comb \myprocessor|my_counter|counter[3]~42 (
// Equation(s):
// \myprocessor|my_counter|counter[3]~42_combout  = (\myprocessor|my_counter|counter [3] & (!\myprocessor|my_counter|counter[2]~41 )) # (!\myprocessor|my_counter|counter [3] & ((\myprocessor|my_counter|counter[2]~41 ) # (GND)))
// \myprocessor|my_counter|counter[3]~43  = CARRY((!\myprocessor|my_counter|counter[2]~41 ) # (!\myprocessor|my_counter|counter [3]))

	.dataa(gnd),
	.datab(\myprocessor|my_counter|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[2]~41 ),
	.combout(\myprocessor|my_counter|counter[3]~42_combout ),
	.cout(\myprocessor|my_counter|counter[3]~43 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[3]~42 .lut_mask = 16'h3C3F;
defparam \myprocessor|my_counter|counter[3]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y6_N19
dffeas \myprocessor|my_counter|counter[3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[3]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[3] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N20
cycloneive_lcell_comb \myprocessor|my_counter|counter[4]~44 (
// Equation(s):
// \myprocessor|my_counter|counter[4]~44_combout  = (\myprocessor|my_counter|counter [4] & (\myprocessor|my_counter|counter[3]~43  $ (GND))) # (!\myprocessor|my_counter|counter [4] & (!\myprocessor|my_counter|counter[3]~43  & VCC))
// \myprocessor|my_counter|counter[4]~45  = CARRY((\myprocessor|my_counter|counter [4] & !\myprocessor|my_counter|counter[3]~43 ))

	.dataa(gnd),
	.datab(\myprocessor|my_counter|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[3]~43 ),
	.combout(\myprocessor|my_counter|counter[4]~44_combout ),
	.cout(\myprocessor|my_counter|counter[4]~45 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[4]~44 .lut_mask = 16'hC30C;
defparam \myprocessor|my_counter|counter[4]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y6_N21
dffeas \myprocessor|my_counter|counter[4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[4]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[4] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N22
cycloneive_lcell_comb \myprocessor|my_counter|counter[5]~46 (
// Equation(s):
// \myprocessor|my_counter|counter[5]~46_combout  = (\myprocessor|my_counter|counter [5] & (!\myprocessor|my_counter|counter[4]~45 )) # (!\myprocessor|my_counter|counter [5] & ((\myprocessor|my_counter|counter[4]~45 ) # (GND)))
// \myprocessor|my_counter|counter[5]~47  = CARRY((!\myprocessor|my_counter|counter[4]~45 ) # (!\myprocessor|my_counter|counter [5]))

	.dataa(\myprocessor|my_counter|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[4]~45 ),
	.combout(\myprocessor|my_counter|counter[5]~46_combout ),
	.cout(\myprocessor|my_counter|counter[5]~47 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[5]~46 .lut_mask = 16'h5A5F;
defparam \myprocessor|my_counter|counter[5]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y6_N23
dffeas \myprocessor|my_counter|counter[5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[5]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[5] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N24
cycloneive_lcell_comb \myprocessor|my_counter|counter[6]~48 (
// Equation(s):
// \myprocessor|my_counter|counter[6]~48_combout  = (\myprocessor|my_counter|counter [6] & (\myprocessor|my_counter|counter[5]~47  $ (GND))) # (!\myprocessor|my_counter|counter [6] & (!\myprocessor|my_counter|counter[5]~47  & VCC))
// \myprocessor|my_counter|counter[6]~49  = CARRY((\myprocessor|my_counter|counter [6] & !\myprocessor|my_counter|counter[5]~47 ))

	.dataa(gnd),
	.datab(\myprocessor|my_counter|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[5]~47 ),
	.combout(\myprocessor|my_counter|counter[6]~48_combout ),
	.cout(\myprocessor|my_counter|counter[6]~49 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[6]~48 .lut_mask = 16'hC30C;
defparam \myprocessor|my_counter|counter[6]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y6_N25
dffeas \myprocessor|my_counter|counter[6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[6]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[6] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N26
cycloneive_lcell_comb \myprocessor|my_counter|counter[7]~50 (
// Equation(s):
// \myprocessor|my_counter|counter[7]~50_combout  = (\myprocessor|my_counter|counter [7] & (!\myprocessor|my_counter|counter[6]~49 )) # (!\myprocessor|my_counter|counter [7] & ((\myprocessor|my_counter|counter[6]~49 ) # (GND)))
// \myprocessor|my_counter|counter[7]~51  = CARRY((!\myprocessor|my_counter|counter[6]~49 ) # (!\myprocessor|my_counter|counter [7]))

	.dataa(\myprocessor|my_counter|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[6]~49 ),
	.combout(\myprocessor|my_counter|counter[7]~50_combout ),
	.cout(\myprocessor|my_counter|counter[7]~51 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[7]~50 .lut_mask = 16'h5A5F;
defparam \myprocessor|my_counter|counter[7]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y6_N27
dffeas \myprocessor|my_counter|counter[7] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[7]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[7] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N28
cycloneive_lcell_comb \myprocessor|my_counter|counter[8]~52 (
// Equation(s):
// \myprocessor|my_counter|counter[8]~52_combout  = (\myprocessor|my_counter|counter [8] & (\myprocessor|my_counter|counter[7]~51  $ (GND))) # (!\myprocessor|my_counter|counter [8] & (!\myprocessor|my_counter|counter[7]~51  & VCC))
// \myprocessor|my_counter|counter[8]~53  = CARRY((\myprocessor|my_counter|counter [8] & !\myprocessor|my_counter|counter[7]~51 ))

	.dataa(gnd),
	.datab(\myprocessor|my_counter|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[7]~51 ),
	.combout(\myprocessor|my_counter|counter[8]~52_combout ),
	.cout(\myprocessor|my_counter|counter[8]~53 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[8]~52 .lut_mask = 16'hC30C;
defparam \myprocessor|my_counter|counter[8]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y6_N29
dffeas \myprocessor|my_counter|counter[8] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[8]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[8] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N30
cycloneive_lcell_comb \myprocessor|my_counter|counter[9]~54 (
// Equation(s):
// \myprocessor|my_counter|counter[9]~54_combout  = (\myprocessor|my_counter|counter [9] & (!\myprocessor|my_counter|counter[8]~53 )) # (!\myprocessor|my_counter|counter [9] & ((\myprocessor|my_counter|counter[8]~53 ) # (GND)))
// \myprocessor|my_counter|counter[9]~55  = CARRY((!\myprocessor|my_counter|counter[8]~53 ) # (!\myprocessor|my_counter|counter [9]))

	.dataa(\myprocessor|my_counter|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[8]~53 ),
	.combout(\myprocessor|my_counter|counter[9]~54_combout ),
	.cout(\myprocessor|my_counter|counter[9]~55 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[9]~54 .lut_mask = 16'h5A5F;
defparam \myprocessor|my_counter|counter[9]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y6_N31
dffeas \myprocessor|my_counter|counter[9] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[9]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[9] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N0
cycloneive_lcell_comb \myprocessor|my_counter|counter[10]~56 (
// Equation(s):
// \myprocessor|my_counter|counter[10]~56_combout  = (\myprocessor|my_counter|counter [10] & (\myprocessor|my_counter|counter[9]~55  $ (GND))) # (!\myprocessor|my_counter|counter [10] & (!\myprocessor|my_counter|counter[9]~55  & VCC))
// \myprocessor|my_counter|counter[10]~57  = CARRY((\myprocessor|my_counter|counter [10] & !\myprocessor|my_counter|counter[9]~55 ))

	.dataa(gnd),
	.datab(\myprocessor|my_counter|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[9]~55 ),
	.combout(\myprocessor|my_counter|counter[10]~56_combout ),
	.cout(\myprocessor|my_counter|counter[10]~57 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[10]~56 .lut_mask = 16'hC30C;
defparam \myprocessor|my_counter|counter[10]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y5_N1
dffeas \myprocessor|my_counter|counter[10] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[10]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[10] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N2
cycloneive_lcell_comb \myprocessor|my_counter|counter[11]~58 (
// Equation(s):
// \myprocessor|my_counter|counter[11]~58_combout  = (\myprocessor|my_counter|counter [11] & (!\myprocessor|my_counter|counter[10]~57 )) # (!\myprocessor|my_counter|counter [11] & ((\myprocessor|my_counter|counter[10]~57 ) # (GND)))
// \myprocessor|my_counter|counter[11]~59  = CARRY((!\myprocessor|my_counter|counter[10]~57 ) # (!\myprocessor|my_counter|counter [11]))

	.dataa(gnd),
	.datab(\myprocessor|my_counter|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[10]~57 ),
	.combout(\myprocessor|my_counter|counter[11]~58_combout ),
	.cout(\myprocessor|my_counter|counter[11]~59 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[11]~58 .lut_mask = 16'h3C3F;
defparam \myprocessor|my_counter|counter[11]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y5_N3
dffeas \myprocessor|my_counter|counter[11] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[11]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[11] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N4
cycloneive_lcell_comb \myprocessor|my_counter|counter[12]~60 (
// Equation(s):
// \myprocessor|my_counter|counter[12]~60_combout  = (\myprocessor|my_counter|counter [12] & (\myprocessor|my_counter|counter[11]~59  $ (GND))) # (!\myprocessor|my_counter|counter [12] & (!\myprocessor|my_counter|counter[11]~59  & VCC))
// \myprocessor|my_counter|counter[12]~61  = CARRY((\myprocessor|my_counter|counter [12] & !\myprocessor|my_counter|counter[11]~59 ))

	.dataa(gnd),
	.datab(\myprocessor|my_counter|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[11]~59 ),
	.combout(\myprocessor|my_counter|counter[12]~60_combout ),
	.cout(\myprocessor|my_counter|counter[12]~61 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[12]~60 .lut_mask = 16'hC30C;
defparam \myprocessor|my_counter|counter[12]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y5_N5
dffeas \myprocessor|my_counter|counter[12] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[12]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[12] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N6
cycloneive_lcell_comb \myprocessor|my_counter|counter[13]~62 (
// Equation(s):
// \myprocessor|my_counter|counter[13]~62_combout  = (\myprocessor|my_counter|counter [13] & (!\myprocessor|my_counter|counter[12]~61 )) # (!\myprocessor|my_counter|counter [13] & ((\myprocessor|my_counter|counter[12]~61 ) # (GND)))
// \myprocessor|my_counter|counter[13]~63  = CARRY((!\myprocessor|my_counter|counter[12]~61 ) # (!\myprocessor|my_counter|counter [13]))

	.dataa(\myprocessor|my_counter|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[12]~61 ),
	.combout(\myprocessor|my_counter|counter[13]~62_combout ),
	.cout(\myprocessor|my_counter|counter[13]~63 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[13]~62 .lut_mask = 16'h5A5F;
defparam \myprocessor|my_counter|counter[13]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y5_N7
dffeas \myprocessor|my_counter|counter[13] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[13]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[13] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N8
cycloneive_lcell_comb \myprocessor|my_counter|counter[14]~64 (
// Equation(s):
// \myprocessor|my_counter|counter[14]~64_combout  = (\myprocessor|my_counter|counter [14] & (\myprocessor|my_counter|counter[13]~63  $ (GND))) # (!\myprocessor|my_counter|counter [14] & (!\myprocessor|my_counter|counter[13]~63  & VCC))
// \myprocessor|my_counter|counter[14]~65  = CARRY((\myprocessor|my_counter|counter [14] & !\myprocessor|my_counter|counter[13]~63 ))

	.dataa(gnd),
	.datab(\myprocessor|my_counter|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[13]~63 ),
	.combout(\myprocessor|my_counter|counter[14]~64_combout ),
	.cout(\myprocessor|my_counter|counter[14]~65 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[14]~64 .lut_mask = 16'hC30C;
defparam \myprocessor|my_counter|counter[14]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y5_N9
dffeas \myprocessor|my_counter|counter[14] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[14]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[14] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N10
cycloneive_lcell_comb \myprocessor|my_counter|counter[15]~66 (
// Equation(s):
// \myprocessor|my_counter|counter[15]~66_combout  = (\myprocessor|my_counter|counter [15] & (!\myprocessor|my_counter|counter[14]~65 )) # (!\myprocessor|my_counter|counter [15] & ((\myprocessor|my_counter|counter[14]~65 ) # (GND)))
// \myprocessor|my_counter|counter[15]~67  = CARRY((!\myprocessor|my_counter|counter[14]~65 ) # (!\myprocessor|my_counter|counter [15]))

	.dataa(\myprocessor|my_counter|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[14]~65 ),
	.combout(\myprocessor|my_counter|counter[15]~66_combout ),
	.cout(\myprocessor|my_counter|counter[15]~67 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[15]~66 .lut_mask = 16'h5A5F;
defparam \myprocessor|my_counter|counter[15]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y5_N11
dffeas \myprocessor|my_counter|counter[15] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[15]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[15] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N12
cycloneive_lcell_comb \myprocessor|my_counter|counter[16]~68 (
// Equation(s):
// \myprocessor|my_counter|counter[16]~68_combout  = (\myprocessor|my_counter|counter [16] & (\myprocessor|my_counter|counter[15]~67  $ (GND))) # (!\myprocessor|my_counter|counter [16] & (!\myprocessor|my_counter|counter[15]~67  & VCC))
// \myprocessor|my_counter|counter[16]~69  = CARRY((\myprocessor|my_counter|counter [16] & !\myprocessor|my_counter|counter[15]~67 ))

	.dataa(\myprocessor|my_counter|counter [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[15]~67 ),
	.combout(\myprocessor|my_counter|counter[16]~68_combout ),
	.cout(\myprocessor|my_counter|counter[16]~69 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[16]~68 .lut_mask = 16'hA50A;
defparam \myprocessor|my_counter|counter[16]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y5_N13
dffeas \myprocessor|my_counter|counter[16] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[16]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[16] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N14
cycloneive_lcell_comb \myprocessor|my_counter|counter[17]~70 (
// Equation(s):
// \myprocessor|my_counter|counter[17]~70_combout  = (\myprocessor|my_counter|counter [17] & (!\myprocessor|my_counter|counter[16]~69 )) # (!\myprocessor|my_counter|counter [17] & ((\myprocessor|my_counter|counter[16]~69 ) # (GND)))
// \myprocessor|my_counter|counter[17]~71  = CARRY((!\myprocessor|my_counter|counter[16]~69 ) # (!\myprocessor|my_counter|counter [17]))

	.dataa(gnd),
	.datab(\myprocessor|my_counter|counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[16]~69 ),
	.combout(\myprocessor|my_counter|counter[17]~70_combout ),
	.cout(\myprocessor|my_counter|counter[17]~71 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[17]~70 .lut_mask = 16'h3C3F;
defparam \myprocessor|my_counter|counter[17]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y5_N15
dffeas \myprocessor|my_counter|counter[17] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[17]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[17] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N16
cycloneive_lcell_comb \myprocessor|my_counter|counter[18]~72 (
// Equation(s):
// \myprocessor|my_counter|counter[18]~72_combout  = (\myprocessor|my_counter|counter [18] & (\myprocessor|my_counter|counter[17]~71  $ (GND))) # (!\myprocessor|my_counter|counter [18] & (!\myprocessor|my_counter|counter[17]~71  & VCC))
// \myprocessor|my_counter|counter[18]~73  = CARRY((\myprocessor|my_counter|counter [18] & !\myprocessor|my_counter|counter[17]~71 ))

	.dataa(gnd),
	.datab(\myprocessor|my_counter|counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[17]~71 ),
	.combout(\myprocessor|my_counter|counter[18]~72_combout ),
	.cout(\myprocessor|my_counter|counter[18]~73 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[18]~72 .lut_mask = 16'hC30C;
defparam \myprocessor|my_counter|counter[18]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y5_N17
dffeas \myprocessor|my_counter|counter[18] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[18]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[18] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N18
cycloneive_lcell_comb \myprocessor|my_counter|counter[19]~74 (
// Equation(s):
// \myprocessor|my_counter|counter[19]~74_combout  = (\myprocessor|my_counter|counter [19] & (!\myprocessor|my_counter|counter[18]~73 )) # (!\myprocessor|my_counter|counter [19] & ((\myprocessor|my_counter|counter[18]~73 ) # (GND)))
// \myprocessor|my_counter|counter[19]~75  = CARRY((!\myprocessor|my_counter|counter[18]~73 ) # (!\myprocessor|my_counter|counter [19]))

	.dataa(gnd),
	.datab(\myprocessor|my_counter|counter [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[18]~73 ),
	.combout(\myprocessor|my_counter|counter[19]~74_combout ),
	.cout(\myprocessor|my_counter|counter[19]~75 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[19]~74 .lut_mask = 16'h3C3F;
defparam \myprocessor|my_counter|counter[19]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y5_N19
dffeas \myprocessor|my_counter|counter[19] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[19]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[19] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N20
cycloneive_lcell_comb \myprocessor|my_counter|counter[20]~76 (
// Equation(s):
// \myprocessor|my_counter|counter[20]~76_combout  = (\myprocessor|my_counter|counter [20] & (\myprocessor|my_counter|counter[19]~75  $ (GND))) # (!\myprocessor|my_counter|counter [20] & (!\myprocessor|my_counter|counter[19]~75  & VCC))
// \myprocessor|my_counter|counter[20]~77  = CARRY((\myprocessor|my_counter|counter [20] & !\myprocessor|my_counter|counter[19]~75 ))

	.dataa(gnd),
	.datab(\myprocessor|my_counter|counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[19]~75 ),
	.combout(\myprocessor|my_counter|counter[20]~76_combout ),
	.cout(\myprocessor|my_counter|counter[20]~77 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[20]~76 .lut_mask = 16'hC30C;
defparam \myprocessor|my_counter|counter[20]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y5_N21
dffeas \myprocessor|my_counter|counter[20] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[20]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[20] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N22
cycloneive_lcell_comb \myprocessor|my_counter|counter[21]~78 (
// Equation(s):
// \myprocessor|my_counter|counter[21]~78_combout  = (\myprocessor|my_counter|counter [21] & (!\myprocessor|my_counter|counter[20]~77 )) # (!\myprocessor|my_counter|counter [21] & ((\myprocessor|my_counter|counter[20]~77 ) # (GND)))
// \myprocessor|my_counter|counter[21]~79  = CARRY((!\myprocessor|my_counter|counter[20]~77 ) # (!\myprocessor|my_counter|counter [21]))

	.dataa(\myprocessor|my_counter|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[20]~77 ),
	.combout(\myprocessor|my_counter|counter[21]~78_combout ),
	.cout(\myprocessor|my_counter|counter[21]~79 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[21]~78 .lut_mask = 16'h5A5F;
defparam \myprocessor|my_counter|counter[21]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y5_N23
dffeas \myprocessor|my_counter|counter[21] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[21]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[21] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N24
cycloneive_lcell_comb \myprocessor|my_counter|counter[22]~80 (
// Equation(s):
// \myprocessor|my_counter|counter[22]~80_combout  = (\myprocessor|my_counter|counter [22] & (\myprocessor|my_counter|counter[21]~79  $ (GND))) # (!\myprocessor|my_counter|counter [22] & (!\myprocessor|my_counter|counter[21]~79  & VCC))
// \myprocessor|my_counter|counter[22]~81  = CARRY((\myprocessor|my_counter|counter [22] & !\myprocessor|my_counter|counter[21]~79 ))

	.dataa(gnd),
	.datab(\myprocessor|my_counter|counter [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[21]~79 ),
	.combout(\myprocessor|my_counter|counter[22]~80_combout ),
	.cout(\myprocessor|my_counter|counter[22]~81 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[22]~80 .lut_mask = 16'hC30C;
defparam \myprocessor|my_counter|counter[22]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y5_N25
dffeas \myprocessor|my_counter|counter[22] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[22]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[22] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N26
cycloneive_lcell_comb \myprocessor|my_counter|counter[23]~82 (
// Equation(s):
// \myprocessor|my_counter|counter[23]~82_combout  = (\myprocessor|my_counter|counter [23] & (!\myprocessor|my_counter|counter[22]~81 )) # (!\myprocessor|my_counter|counter [23] & ((\myprocessor|my_counter|counter[22]~81 ) # (GND)))
// \myprocessor|my_counter|counter[23]~83  = CARRY((!\myprocessor|my_counter|counter[22]~81 ) # (!\myprocessor|my_counter|counter [23]))

	.dataa(\myprocessor|my_counter|counter [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[22]~81 ),
	.combout(\myprocessor|my_counter|counter[23]~82_combout ),
	.cout(\myprocessor|my_counter|counter[23]~83 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[23]~82 .lut_mask = 16'h5A5F;
defparam \myprocessor|my_counter|counter[23]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y5_N27
dffeas \myprocessor|my_counter|counter[23] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[23]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[23] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N28
cycloneive_lcell_comb \myprocessor|my_counter|counter[24]~84 (
// Equation(s):
// \myprocessor|my_counter|counter[24]~84_combout  = (\myprocessor|my_counter|counter [24] & (\myprocessor|my_counter|counter[23]~83  $ (GND))) # (!\myprocessor|my_counter|counter [24] & (!\myprocessor|my_counter|counter[23]~83  & VCC))
// \myprocessor|my_counter|counter[24]~85  = CARRY((\myprocessor|my_counter|counter [24] & !\myprocessor|my_counter|counter[23]~83 ))

	.dataa(gnd),
	.datab(\myprocessor|my_counter|counter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[23]~83 ),
	.combout(\myprocessor|my_counter|counter[24]~84_combout ),
	.cout(\myprocessor|my_counter|counter[24]~85 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[24]~84 .lut_mask = 16'hC30C;
defparam \myprocessor|my_counter|counter[24]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y5_N29
dffeas \myprocessor|my_counter|counter[24] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[24]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[24] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N30
cycloneive_lcell_comb \myprocessor|my_counter|counter[25]~86 (
// Equation(s):
// \myprocessor|my_counter|counter[25]~86_combout  = (\myprocessor|my_counter|counter [25] & (!\myprocessor|my_counter|counter[24]~85 )) # (!\myprocessor|my_counter|counter [25] & ((\myprocessor|my_counter|counter[24]~85 ) # (GND)))
// \myprocessor|my_counter|counter[25]~87  = CARRY((!\myprocessor|my_counter|counter[24]~85 ) # (!\myprocessor|my_counter|counter [25]))

	.dataa(\myprocessor|my_counter|counter [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[24]~85 ),
	.combout(\myprocessor|my_counter|counter[25]~86_combout ),
	.cout(\myprocessor|my_counter|counter[25]~87 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[25]~86 .lut_mask = 16'h5A5F;
defparam \myprocessor|my_counter|counter[25]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y5_N31
dffeas \myprocessor|my_counter|counter[25] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[25]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[25] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N0
cycloneive_lcell_comb \myprocessor|my_counter|counter[26]~88 (
// Equation(s):
// \myprocessor|my_counter|counter[26]~88_combout  = (\myprocessor|my_counter|counter [26] & (\myprocessor|my_counter|counter[25]~87  $ (GND))) # (!\myprocessor|my_counter|counter [26] & (!\myprocessor|my_counter|counter[25]~87  & VCC))
// \myprocessor|my_counter|counter[26]~89  = CARRY((\myprocessor|my_counter|counter [26] & !\myprocessor|my_counter|counter[25]~87 ))

	.dataa(gnd),
	.datab(\myprocessor|my_counter|counter [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[25]~87 ),
	.combout(\myprocessor|my_counter|counter[26]~88_combout ),
	.cout(\myprocessor|my_counter|counter[26]~89 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[26]~88 .lut_mask = 16'hC30C;
defparam \myprocessor|my_counter|counter[26]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y4_N1
dffeas \myprocessor|my_counter|counter[26] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[26]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[26] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N2
cycloneive_lcell_comb \myprocessor|my_counter|counter[27]~90 (
// Equation(s):
// \myprocessor|my_counter|counter[27]~90_combout  = (\myprocessor|my_counter|counter [27] & (!\myprocessor|my_counter|counter[26]~89 )) # (!\myprocessor|my_counter|counter [27] & ((\myprocessor|my_counter|counter[26]~89 ) # (GND)))
// \myprocessor|my_counter|counter[27]~91  = CARRY((!\myprocessor|my_counter|counter[26]~89 ) # (!\myprocessor|my_counter|counter [27]))

	.dataa(gnd),
	.datab(\myprocessor|my_counter|counter [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[26]~89 ),
	.combout(\myprocessor|my_counter|counter[27]~90_combout ),
	.cout(\myprocessor|my_counter|counter[27]~91 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[27]~90 .lut_mask = 16'h3C3F;
defparam \myprocessor|my_counter|counter[27]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y4_N3
dffeas \myprocessor|my_counter|counter[27] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[27]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[27] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N4
cycloneive_lcell_comb \myprocessor|my_counter|counter[28]~92 (
// Equation(s):
// \myprocessor|my_counter|counter[28]~92_combout  = (\myprocessor|my_counter|counter [28] & (\myprocessor|my_counter|counter[27]~91  $ (GND))) # (!\myprocessor|my_counter|counter [28] & (!\myprocessor|my_counter|counter[27]~91  & VCC))
// \myprocessor|my_counter|counter[28]~93  = CARRY((\myprocessor|my_counter|counter [28] & !\myprocessor|my_counter|counter[27]~91 ))

	.dataa(gnd),
	.datab(\myprocessor|my_counter|counter [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[27]~91 ),
	.combout(\myprocessor|my_counter|counter[28]~92_combout ),
	.cout(\myprocessor|my_counter|counter[28]~93 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[28]~92 .lut_mask = 16'hC30C;
defparam \myprocessor|my_counter|counter[28]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y4_N5
dffeas \myprocessor|my_counter|counter[28] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[28]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[28] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N6
cycloneive_lcell_comb \myprocessor|my_counter|counter[29]~94 (
// Equation(s):
// \myprocessor|my_counter|counter[29]~94_combout  = (\myprocessor|my_counter|counter [29] & (!\myprocessor|my_counter|counter[28]~93 )) # (!\myprocessor|my_counter|counter [29] & ((\myprocessor|my_counter|counter[28]~93 ) # (GND)))
// \myprocessor|my_counter|counter[29]~95  = CARRY((!\myprocessor|my_counter|counter[28]~93 ) # (!\myprocessor|my_counter|counter [29]))

	.dataa(\myprocessor|my_counter|counter [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[28]~93 ),
	.combout(\myprocessor|my_counter|counter[29]~94_combout ),
	.cout(\myprocessor|my_counter|counter[29]~95 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[29]~94 .lut_mask = 16'h5A5F;
defparam \myprocessor|my_counter|counter[29]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y4_N7
dffeas \myprocessor|my_counter|counter[29] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[29]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[29] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N8
cycloneive_lcell_comb \myprocessor|my_counter|counter[30]~96 (
// Equation(s):
// \myprocessor|my_counter|counter[30]~96_combout  = (\myprocessor|my_counter|counter [30] & (\myprocessor|my_counter|counter[29]~95  $ (GND))) # (!\myprocessor|my_counter|counter [30] & (!\myprocessor|my_counter|counter[29]~95  & VCC))
// \myprocessor|my_counter|counter[30]~97  = CARRY((\myprocessor|my_counter|counter [30] & !\myprocessor|my_counter|counter[29]~95 ))

	.dataa(gnd),
	.datab(\myprocessor|my_counter|counter [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[29]~95 ),
	.combout(\myprocessor|my_counter|counter[30]~96_combout ),
	.cout(\myprocessor|my_counter|counter[30]~97 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[30]~96 .lut_mask = 16'hC30C;
defparam \myprocessor|my_counter|counter[30]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y4_N9
dffeas \myprocessor|my_counter|counter[30] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[30]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[30] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N10
cycloneive_lcell_comb \myprocessor|my_counter|counter[31]~98 (
// Equation(s):
// \myprocessor|my_counter|counter[31]~98_combout  = (\myprocessor|my_counter|counter [31] & (!\myprocessor|my_counter|counter[30]~97 )) # (!\myprocessor|my_counter|counter [31] & ((\myprocessor|my_counter|counter[30]~97 ) # (GND)))
// \myprocessor|my_counter|counter[31]~99  = CARRY((!\myprocessor|my_counter|counter[30]~97 ) # (!\myprocessor|my_counter|counter [31]))

	.dataa(\myprocessor|my_counter|counter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[30]~97 ),
	.combout(\myprocessor|my_counter|counter[31]~98_combout ),
	.cout(\myprocessor|my_counter|counter[31]~99 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[31]~98 .lut_mask = 16'h5A5F;
defparam \myprocessor|my_counter|counter[31]~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y4_N11
dffeas \myprocessor|my_counter|counter[31] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[31]~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[31] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N12
cycloneive_lcell_comb \myprocessor|my_counter|counter[32]~100 (
// Equation(s):
// \myprocessor|my_counter|counter[32]~100_combout  = (\myprocessor|my_counter|counter [32] & (\myprocessor|my_counter|counter[31]~99  $ (GND))) # (!\myprocessor|my_counter|counter [32] & (!\myprocessor|my_counter|counter[31]~99  & VCC))
// \myprocessor|my_counter|counter[32]~101  = CARRY((\myprocessor|my_counter|counter [32] & !\myprocessor|my_counter|counter[31]~99 ))

	.dataa(\myprocessor|my_counter|counter [32]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[31]~99 ),
	.combout(\myprocessor|my_counter|counter[32]~100_combout ),
	.cout(\myprocessor|my_counter|counter[32]~101 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[32]~100 .lut_mask = 16'hA50A;
defparam \myprocessor|my_counter|counter[32]~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y4_N13
dffeas \myprocessor|my_counter|counter[32] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[32]~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [32]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[32] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N10
cycloneive_lcell_comb \myprocessor|my_counter|low7[0]~feeder (
// Equation(s):
// \myprocessor|my_counter|low7[0]~feeder_combout  = \myprocessor|my_counter|counter [32]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_counter|counter [32]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|low7[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|low7[0]~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|my_counter|low7[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y4_N11
dffeas \myprocessor|my_counter|low7[0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|low7[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|low7 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|low7[0] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|low7[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N14
cycloneive_lcell_comb \myprocessor|my_counter|counter[33]~102 (
// Equation(s):
// \myprocessor|my_counter|counter[33]~102_combout  = (\myprocessor|my_counter|counter [33] & (!\myprocessor|my_counter|counter[32]~101 )) # (!\myprocessor|my_counter|counter [33] & ((\myprocessor|my_counter|counter[32]~101 ) # (GND)))
// \myprocessor|my_counter|counter[33]~103  = CARRY((!\myprocessor|my_counter|counter[32]~101 ) # (!\myprocessor|my_counter|counter [33]))

	.dataa(gnd),
	.datab(\myprocessor|my_counter|counter [33]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[32]~101 ),
	.combout(\myprocessor|my_counter|counter[33]~102_combout ),
	.cout(\myprocessor|my_counter|counter[33]~103 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[33]~102 .lut_mask = 16'h3C3F;
defparam \myprocessor|my_counter|counter[33]~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y4_N15
dffeas \myprocessor|my_counter|counter[33] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[33]~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [33]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[33] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N16
cycloneive_lcell_comb \myprocessor|my_counter|counter[34]~104 (
// Equation(s):
// \myprocessor|my_counter|counter[34]~104_combout  = (\myprocessor|my_counter|counter [34] & (\myprocessor|my_counter|counter[33]~103  $ (GND))) # (!\myprocessor|my_counter|counter [34] & (!\myprocessor|my_counter|counter[33]~103  & VCC))
// \myprocessor|my_counter|counter[34]~105  = CARRY((\myprocessor|my_counter|counter [34] & !\myprocessor|my_counter|counter[33]~103 ))

	.dataa(gnd),
	.datab(\myprocessor|my_counter|counter [34]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_counter|counter[33]~103 ),
	.combout(\myprocessor|my_counter|counter[34]~104_combout ),
	.cout(\myprocessor|my_counter|counter[34]~105 ));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[34]~104 .lut_mask = 16'hC30C;
defparam \myprocessor|my_counter|counter[34]~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y4_N17
dffeas \myprocessor|my_counter|counter[34] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[34]~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [34]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[34] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N16
cycloneive_lcell_comb \myprocessor|my_counter|low7[2]~feeder (
// Equation(s):
// \myprocessor|my_counter|low7[2]~feeder_combout  = \myprocessor|my_counter|counter [34]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_counter|counter [34]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|low7[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|low7[2]~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|my_counter|low7[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y4_N17
dffeas \myprocessor|my_counter|low7[2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|low7[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|low7 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|low7[2] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|low7[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N15
dffeas \myprocessor|my_counter|low7[1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_counter|counter [33]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|low7 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|low7[1] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|low7[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N18
cycloneive_lcell_comb \myprocessor|my_counter|counter[35]~106 (
// Equation(s):
// \myprocessor|my_counter|counter[35]~106_combout  = \myprocessor|my_counter|counter[34]~105  $ (\myprocessor|my_counter|counter [35])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_counter|counter [35]),
	.cin(\myprocessor|my_counter|counter[34]~105 ),
	.combout(\myprocessor|my_counter|counter[35]~106_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|counter[35]~106 .lut_mask = 16'h0FF0;
defparam \myprocessor|my_counter|counter[35]~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y4_N19
dffeas \myprocessor|my_counter|counter[35] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|counter[35]~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|counter [35]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|counter[35] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|counter[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N13
dffeas \myprocessor|my_counter|low7[3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_counter|counter [35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|low7 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|low7[3] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|low7[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N0
cycloneive_lcell_comb \myprocessor|my_counter|disp7[0]~0 (
// Equation(s):
// \myprocessor|my_counter|disp7[0]~0_combout  = (\myprocessor|my_counter|low7 [2] & (!\myprocessor|my_counter|low7 [1] & (\myprocessor|my_counter|low7 [0] $ (!\myprocessor|my_counter|low7 [3])))) # (!\myprocessor|my_counter|low7 [2] & 
// (\myprocessor|my_counter|low7 [0] & (\myprocessor|my_counter|low7 [1] $ (!\myprocessor|my_counter|low7 [3]))))

	.dataa(\myprocessor|my_counter|low7 [0]),
	.datab(\myprocessor|my_counter|low7 [2]),
	.datac(\myprocessor|my_counter|low7 [1]),
	.datad(\myprocessor|my_counter|low7 [3]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp7[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp7[0]~0 .lut_mask = 16'h2806;
defparam \myprocessor|my_counter|disp7[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N18
cycloneive_lcell_comb \myprocessor|my_counter|disp7[0]~1 (
// Equation(s):
// \myprocessor|my_counter|disp7[0]~1_combout  = (\myprocessor|my_counter|disp7[0]~0_combout ) # (!\sw1~input_o )

	.dataa(gnd),
	.datab(\sw1~input_o ),
	.datac(gnd),
	.datad(\myprocessor|my_counter|disp7[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp7[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp7[0]~1 .lut_mask = 16'hFF33;
defparam \myprocessor|my_counter|disp7[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N28
cycloneive_lcell_comb \myprocessor|my_counter|disp7[1]~2 (
// Equation(s):
// \myprocessor|my_counter|disp7[1]~2_combout  = (\myprocessor|my_counter|low7 [1] & ((\myprocessor|my_counter|low7 [0] & ((\myprocessor|my_counter|low7 [3]))) # (!\myprocessor|my_counter|low7 [0] & (\myprocessor|my_counter|low7 [2])))) # 
// (!\myprocessor|my_counter|low7 [1] & (\myprocessor|my_counter|low7 [2] & (\myprocessor|my_counter|low7 [0] $ (\myprocessor|my_counter|low7 [3]))))

	.dataa(\myprocessor|my_counter|low7 [0]),
	.datab(\myprocessor|my_counter|low7 [2]),
	.datac(\myprocessor|my_counter|low7 [1]),
	.datad(\myprocessor|my_counter|low7 [3]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp7[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp7[1]~2 .lut_mask = 16'hE448;
defparam \myprocessor|my_counter|disp7[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N30
cycloneive_lcell_comb \myprocessor|my_counter|disp7[1]~3 (
// Equation(s):
// \myprocessor|my_counter|disp7[1]~3_combout  = (\myprocessor|my_counter|disp7[1]~2_combout ) # (!\sw1~input_o )

	.dataa(gnd),
	.datab(\sw1~input_o ),
	.datac(gnd),
	.datad(\myprocessor|my_counter|disp7[1]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp7[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp7[1]~3 .lut_mask = 16'hFF33;
defparam \myprocessor|my_counter|disp7[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N8
cycloneive_lcell_comb \myprocessor|my_counter|disp7[2]~4 (
// Equation(s):
// \myprocessor|my_counter|disp7[2]~4_combout  = (\myprocessor|my_counter|low7 [0] & (\myprocessor|my_counter|low7 [2] & !\myprocessor|my_counter|low7 [1])) # (!\myprocessor|my_counter|low7 [0] & (!\myprocessor|my_counter|low7 [2] & 
// \myprocessor|my_counter|low7 [1]))

	.dataa(\myprocessor|my_counter|low7 [0]),
	.datab(\myprocessor|my_counter|low7 [2]),
	.datac(\myprocessor|my_counter|low7 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp7[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp7[2]~4 .lut_mask = 16'h1818;
defparam \myprocessor|my_counter|disp7[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N2
cycloneive_lcell_comb \myprocessor|my_counter|disp7[2]~5 (
// Equation(s):
// \myprocessor|my_counter|disp7[2]~5_combout  = ((\myprocessor|my_counter|low7 [3] & (\myprocessor|my_counter|low7 [2] & !\myprocessor|my_counter|disp7[2]~4_combout )) # (!\myprocessor|my_counter|low7 [3] & (!\myprocessor|my_counter|low7 [2] & 
// \myprocessor|my_counter|disp7[2]~4_combout ))) # (!\sw1~input_o )

	.dataa(\myprocessor|my_counter|low7 [3]),
	.datab(\myprocessor|my_counter|low7 [2]),
	.datac(\myprocessor|my_counter|disp7[2]~4_combout ),
	.datad(\sw1~input_o ),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp7[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp7[2]~5 .lut_mask = 16'h18FF;
defparam \myprocessor|my_counter|disp7[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N4
cycloneive_lcell_comb \myprocessor|my_counter|disp7~6 (
// Equation(s):
// \myprocessor|my_counter|disp7~6_combout  = (\myprocessor|my_counter|low7 [1] & ((\myprocessor|my_counter|low7 [0] & (\myprocessor|my_counter|low7 [2])) # (!\myprocessor|my_counter|low7 [0] & (!\myprocessor|my_counter|low7 [2] & 
// \myprocessor|my_counter|low7 [3])))) # (!\myprocessor|my_counter|low7 [1] & (!\myprocessor|my_counter|low7 [3] & (\myprocessor|my_counter|low7 [0] $ (\myprocessor|my_counter|low7 [2]))))

	.dataa(\myprocessor|my_counter|low7 [0]),
	.datab(\myprocessor|my_counter|low7 [2]),
	.datac(\myprocessor|my_counter|low7 [1]),
	.datad(\myprocessor|my_counter|low7 [3]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp7~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp7~6 .lut_mask = 16'h9086;
defparam \myprocessor|my_counter|disp7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N22
cycloneive_lcell_comb \myprocessor|my_counter|disp7[3]~7 (
// Equation(s):
// \myprocessor|my_counter|disp7[3]~7_combout  = (\myprocessor|my_counter|disp7~6_combout ) # (!\sw1~input_o )

	.dataa(gnd),
	.datab(\sw1~input_o ),
	.datac(\myprocessor|my_counter|disp7~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp7[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp7[3]~7 .lut_mask = 16'hF3F3;
defparam \myprocessor|my_counter|disp7[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N24
cycloneive_lcell_comb \myprocessor|my_counter|disp7~8 (
// Equation(s):
// \myprocessor|my_counter|disp7~8_combout  = (\myprocessor|my_counter|low7 [1] & (\myprocessor|my_counter|low7 [0] & ((!\myprocessor|my_counter|low7 [3])))) # (!\myprocessor|my_counter|low7 [1] & ((\myprocessor|my_counter|low7 [2] & 
// ((!\myprocessor|my_counter|low7 [3]))) # (!\myprocessor|my_counter|low7 [2] & (\myprocessor|my_counter|low7 [0]))))

	.dataa(\myprocessor|my_counter|low7 [0]),
	.datab(\myprocessor|my_counter|low7 [2]),
	.datac(\myprocessor|my_counter|low7 [1]),
	.datad(\myprocessor|my_counter|low7 [3]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp7~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp7~8 .lut_mask = 16'h02AE;
defparam \myprocessor|my_counter|disp7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N26
cycloneive_lcell_comb \myprocessor|my_counter|disp7[4]~9 (
// Equation(s):
// \myprocessor|my_counter|disp7[4]~9_combout  = (\myprocessor|my_counter|disp7~8_combout ) # (!\sw1~input_o )

	.dataa(gnd),
	.datab(\sw1~input_o ),
	.datac(gnd),
	.datad(\myprocessor|my_counter|disp7~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp7[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp7[4]~9 .lut_mask = 16'hFF33;
defparam \myprocessor|my_counter|disp7[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N20
cycloneive_lcell_comb \myprocessor|my_counter|disp7[5]~10 (
// Equation(s):
// \myprocessor|my_counter|disp7[5]~10_combout  = (\myprocessor|my_counter|low7 [0] & (\myprocessor|my_counter|low7 [2] & !\myprocessor|my_counter|low7 [1])) # (!\myprocessor|my_counter|low7 [0] & (!\myprocessor|my_counter|low7 [2] & 
// \myprocessor|my_counter|low7 [1]))

	.dataa(\myprocessor|my_counter|low7 [0]),
	.datab(\myprocessor|my_counter|low7 [2]),
	.datac(\myprocessor|my_counter|low7 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp7[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp7[5]~10 .lut_mask = 16'h1818;
defparam \myprocessor|my_counter|disp7[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N12
cycloneive_lcell_comb \myprocessor|my_counter|disp7[5]~11 (
// Equation(s):
// \myprocessor|my_counter|disp7[5]~11_combout  = ((\myprocessor|my_counter|low7 [0] & (\myprocessor|my_counter|low7 [3] $ (!\myprocessor|my_counter|disp7[5]~10_combout ))) # (!\myprocessor|my_counter|low7 [0] & (!\myprocessor|my_counter|low7 [3] & 
// \myprocessor|my_counter|disp7[5]~10_combout ))) # (!\sw1~input_o )

	.dataa(\myprocessor|my_counter|low7 [0]),
	.datab(\sw1~input_o ),
	.datac(\myprocessor|my_counter|low7 [3]),
	.datad(\myprocessor|my_counter|disp7[5]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp7[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp7[5]~11 .lut_mask = 16'hB73B;
defparam \myprocessor|my_counter|disp7[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N14
cycloneive_lcell_comb \myprocessor|my_counter|disp7~12 (
// Equation(s):
// \myprocessor|my_counter|disp7~12_combout  = (\myprocessor|my_counter|low7 [0] & ((\myprocessor|my_counter|low7 [3]) # (\myprocessor|my_counter|low7 [2] $ (\myprocessor|my_counter|low7 [1])))) # (!\myprocessor|my_counter|low7 [0] & 
// ((\myprocessor|my_counter|low7 [1]) # (\myprocessor|my_counter|low7 [2] $ (\myprocessor|my_counter|low7 [3]))))

	.dataa(\myprocessor|my_counter|low7 [0]),
	.datab(\myprocessor|my_counter|low7 [2]),
	.datac(\myprocessor|my_counter|low7 [1]),
	.datad(\myprocessor|my_counter|low7 [3]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp7~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp7~12 .lut_mask = 16'hFB7C;
defparam \myprocessor|my_counter|disp7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N6
cycloneive_lcell_comb \myprocessor|my_counter|disp7[6]~13 (
// Equation(s):
// \myprocessor|my_counter|disp7[6]~13_combout  = (!\myprocessor|my_counter|disp7~12_combout ) # (!\sw1~input_o )

	.dataa(gnd),
	.datab(\sw1~input_o ),
	.datac(gnd),
	.datad(\myprocessor|my_counter|disp7~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp7[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp7[6]~13 .lut_mask = 16'h33FF;
defparam \myprocessor|my_counter|disp7[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y4_N13
dffeas \myprocessor|my_counter|low6[3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_counter|counter [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|low6 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|low6[3] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|low6[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N25
dffeas \myprocessor|my_counter|low6[2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_counter|counter [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|low6 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|low6[2] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|low6[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N23
dffeas \myprocessor|my_counter|low6[1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_counter|counter [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|low6 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|low6[1] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|low6[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N10
cycloneive_lcell_comb \myprocessor|my_counter|low6[0]~feeder (
// Equation(s):
// \myprocessor|my_counter|low6[0]~feeder_combout  = \myprocessor|my_counter|counter [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_counter|counter [28]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|low6[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|low6[0]~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|my_counter|low6[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y4_N11
dffeas \myprocessor|my_counter|low6[0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|low6[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|low6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|low6[0] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|low6[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N8
cycloneive_lcell_comb \myprocessor|my_counter|disp6[0]~0 (
// Equation(s):
// \myprocessor|my_counter|disp6[0]~0_combout  = (\myprocessor|my_counter|low6 [3] & (\myprocessor|my_counter|low6 [0] & (\myprocessor|my_counter|low6 [2] $ (\myprocessor|my_counter|low6 [1])))) # (!\myprocessor|my_counter|low6 [3] & 
// (!\myprocessor|my_counter|low6 [1] & (\myprocessor|my_counter|low6 [2] $ (\myprocessor|my_counter|low6 [0]))))

	.dataa(\myprocessor|my_counter|low6 [3]),
	.datab(\myprocessor|my_counter|low6 [2]),
	.datac(\myprocessor|my_counter|low6 [1]),
	.datad(\myprocessor|my_counter|low6 [0]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp6[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp6[0]~0 .lut_mask = 16'h2904;
defparam \myprocessor|my_counter|disp6[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N2
cycloneive_lcell_comb \myprocessor|my_counter|disp6[0]~1 (
// Equation(s):
// \myprocessor|my_counter|disp6[0]~1_combout  = (\myprocessor|my_counter|disp6[0]~0_combout ) # (!\sw1~input_o )

	.dataa(gnd),
	.datab(\myprocessor|my_counter|disp6[0]~0_combout ),
	.datac(\sw1~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp6[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp6[0]~1 .lut_mask = 16'hCFCF;
defparam \myprocessor|my_counter|disp6[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N28
cycloneive_lcell_comb \myprocessor|my_counter|disp6[1]~2 (
// Equation(s):
// \myprocessor|my_counter|disp6[1]~2_combout  = (\myprocessor|my_counter|low6 [3] & ((\myprocessor|my_counter|low6 [0] & ((\myprocessor|my_counter|low6 [1]))) # (!\myprocessor|my_counter|low6 [0] & (\myprocessor|my_counter|low6 [2])))) # 
// (!\myprocessor|my_counter|low6 [3] & (\myprocessor|my_counter|low6 [2] & (\myprocessor|my_counter|low6 [1] $ (\myprocessor|my_counter|low6 [0]))))

	.dataa(\myprocessor|my_counter|low6 [3]),
	.datab(\myprocessor|my_counter|low6 [2]),
	.datac(\myprocessor|my_counter|low6 [1]),
	.datad(\myprocessor|my_counter|low6 [0]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp6[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp6[1]~2 .lut_mask = 16'hA4C8;
defparam \myprocessor|my_counter|disp6[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N30
cycloneive_lcell_comb \myprocessor|my_counter|disp6[1]~3 (
// Equation(s):
// \myprocessor|my_counter|disp6[1]~3_combout  = (\myprocessor|my_counter|disp6[1]~2_combout ) # (!\sw1~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sw1~input_o ),
	.datad(\myprocessor|my_counter|disp6[1]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp6[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp6[1]~3 .lut_mask = 16'hFF0F;
defparam \myprocessor|my_counter|disp6[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N16
cycloneive_lcell_comb \myprocessor|my_counter|disp6[2]~4 (
// Equation(s):
// \myprocessor|my_counter|disp6[2]~4_combout  = (\myprocessor|my_counter|low6 [2] & (!\myprocessor|my_counter|low6 [1] & \myprocessor|my_counter|low6 [0])) # (!\myprocessor|my_counter|low6 [2] & (\myprocessor|my_counter|low6 [1] & 
// !\myprocessor|my_counter|low6 [0]))

	.dataa(gnd),
	.datab(\myprocessor|my_counter|low6 [2]),
	.datac(\myprocessor|my_counter|low6 [1]),
	.datad(\myprocessor|my_counter|low6 [0]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp6[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp6[2]~4 .lut_mask = 16'h0C30;
defparam \myprocessor|my_counter|disp6[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N26
cycloneive_lcell_comb \myprocessor|my_counter|disp6[2]~5 (
// Equation(s):
// \myprocessor|my_counter|disp6[2]~5_combout  = ((\myprocessor|my_counter|low6 [3] & (!\myprocessor|my_counter|disp6[2]~4_combout  & \myprocessor|my_counter|low6 [2])) # (!\myprocessor|my_counter|low6 [3] & (\myprocessor|my_counter|disp6[2]~4_combout  & 
// !\myprocessor|my_counter|low6 [2]))) # (!\sw1~input_o )

	.dataa(\myprocessor|my_counter|low6 [3]),
	.datab(\myprocessor|my_counter|disp6[2]~4_combout ),
	.datac(\sw1~input_o ),
	.datad(\myprocessor|my_counter|low6 [2]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp6[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp6[2]~5 .lut_mask = 16'h2F4F;
defparam \myprocessor|my_counter|disp6[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N4
cycloneive_lcell_comb \myprocessor|my_counter|disp6~6 (
// Equation(s):
// \myprocessor|my_counter|disp6~6_combout  = (\myprocessor|my_counter|low6 [1] & ((\myprocessor|my_counter|low6 [2] & ((\myprocessor|my_counter|low6 [0]))) # (!\myprocessor|my_counter|low6 [2] & (\myprocessor|my_counter|low6 [3] & 
// !\myprocessor|my_counter|low6 [0])))) # (!\myprocessor|my_counter|low6 [1] & (!\myprocessor|my_counter|low6 [3] & (\myprocessor|my_counter|low6 [2] $ (\myprocessor|my_counter|low6 [0]))))

	.dataa(\myprocessor|my_counter|low6 [3]),
	.datab(\myprocessor|my_counter|low6 [2]),
	.datac(\myprocessor|my_counter|low6 [1]),
	.datad(\myprocessor|my_counter|low6 [0]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp6~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp6~6 .lut_mask = 16'hC124;
defparam \myprocessor|my_counter|disp6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N0
cycloneive_lcell_comb \myprocessor|my_counter|disp6[3]~7 (
// Equation(s):
// \myprocessor|my_counter|disp6[3]~7_combout  = (\myprocessor|my_counter|disp6~6_combout ) # (!\sw1~input_o )

	.dataa(gnd),
	.datab(\myprocessor|my_counter|disp6~6_combout ),
	.datac(\sw1~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp6[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp6[3]~7 .lut_mask = 16'hCFCF;
defparam \myprocessor|my_counter|disp6[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N6
cycloneive_lcell_comb \myprocessor|my_counter|disp6~8 (
// Equation(s):
// \myprocessor|my_counter|disp6~8_combout  = (\myprocessor|my_counter|low6 [1] & (!\myprocessor|my_counter|low6 [3] & ((\myprocessor|my_counter|low6 [0])))) # (!\myprocessor|my_counter|low6 [1] & ((\myprocessor|my_counter|low6 [2] & 
// (!\myprocessor|my_counter|low6 [3])) # (!\myprocessor|my_counter|low6 [2] & ((\myprocessor|my_counter|low6 [0])))))

	.dataa(\myprocessor|my_counter|low6 [3]),
	.datab(\myprocessor|my_counter|low6 [2]),
	.datac(\myprocessor|my_counter|low6 [1]),
	.datad(\myprocessor|my_counter|low6 [0]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp6~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp6~8 .lut_mask = 16'h5704;
defparam \myprocessor|my_counter|disp6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N0
cycloneive_lcell_comb \myprocessor|my_counter|disp6[4]~9 (
// Equation(s):
// \myprocessor|my_counter|disp6[4]~9_combout  = (\myprocessor|my_counter|disp6~8_combout ) # (!\sw1~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sw1~input_o ),
	.datad(\myprocessor|my_counter|disp6~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp6[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp6[4]~9 .lut_mask = 16'hFF0F;
defparam \myprocessor|my_counter|disp6[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N18
cycloneive_lcell_comb \myprocessor|my_counter|disp6[5]~10 (
// Equation(s):
// \myprocessor|my_counter|disp6[5]~10_combout  = (\myprocessor|my_counter|low6 [2] & (!\myprocessor|my_counter|low6 [1] & \myprocessor|my_counter|low6 [0])) # (!\myprocessor|my_counter|low6 [2] & (\myprocessor|my_counter|low6 [1] & 
// !\myprocessor|my_counter|low6 [0]))

	.dataa(gnd),
	.datab(\myprocessor|my_counter|low6 [2]),
	.datac(\myprocessor|my_counter|low6 [1]),
	.datad(\myprocessor|my_counter|low6 [0]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp6[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp6[5]~10 .lut_mask = 16'h0C30;
defparam \myprocessor|my_counter|disp6[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N12
cycloneive_lcell_comb \myprocessor|my_counter|disp6[5]~11 (
// Equation(s):
// \myprocessor|my_counter|disp6[5]~11_combout  = ((\myprocessor|my_counter|low6 [0] & (\myprocessor|my_counter|low6 [3] $ (!\myprocessor|my_counter|disp6[5]~10_combout ))) # (!\myprocessor|my_counter|low6 [0] & (!\myprocessor|my_counter|low6 [3] & 
// \myprocessor|my_counter|disp6[5]~10_combout ))) # (!\sw1~input_o )

	.dataa(\myprocessor|my_counter|low6 [0]),
	.datab(\sw1~input_o ),
	.datac(\myprocessor|my_counter|low6 [3]),
	.datad(\myprocessor|my_counter|disp6[5]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp6[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp6[5]~11 .lut_mask = 16'hB73B;
defparam \myprocessor|my_counter|disp6[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N22
cycloneive_lcell_comb \myprocessor|my_counter|disp6~12 (
// Equation(s):
// \myprocessor|my_counter|disp6~12_combout  = (\myprocessor|my_counter|low6 [0] & ((\myprocessor|my_counter|low6 [3]) # (\myprocessor|my_counter|low6 [2] $ (\myprocessor|my_counter|low6 [1])))) # (!\myprocessor|my_counter|low6 [0] & 
// ((\myprocessor|my_counter|low6 [1]) # (\myprocessor|my_counter|low6 [3] $ (\myprocessor|my_counter|low6 [2]))))

	.dataa(\myprocessor|my_counter|low6 [3]),
	.datab(\myprocessor|my_counter|low6 [2]),
	.datac(\myprocessor|my_counter|low6 [1]),
	.datad(\myprocessor|my_counter|low6 [0]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp6~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp6~12 .lut_mask = 16'hBEF6;
defparam \myprocessor|my_counter|disp6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N20
cycloneive_lcell_comb \myprocessor|my_counter|disp6[6]~13 (
// Equation(s):
// \myprocessor|my_counter|disp6[6]~13_combout  = (!\myprocessor|my_counter|disp6~12_combout ) # (!\sw1~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sw1~input_o ),
	.datad(\myprocessor|my_counter|disp6~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp6[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp6[6]~13 .lut_mask = 16'h0FFF;
defparam \myprocessor|my_counter|disp6[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y4_N23
dffeas \myprocessor|my_counter|low5[0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_counter|counter [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|low5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|low5[0] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|low5[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N4
cycloneive_lcell_comb \myprocessor|my_counter|low5[1]~feeder (
// Equation(s):
// \myprocessor|my_counter|low5[1]~feeder_combout  = \myprocessor|my_counter|counter [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_counter|counter [25]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|low5[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|low5[1]~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|my_counter|low5[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y4_N5
dffeas \myprocessor|my_counter|low5[1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|low5[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|low5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|low5[1] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|low5[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N9
dffeas \myprocessor|my_counter|low5[3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_counter|counter [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|low5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|low5[3] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|low5[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N18
cycloneive_lcell_comb \myprocessor|my_counter|low5[2]~feeder (
// Equation(s):
// \myprocessor|my_counter|low5[2]~feeder_combout  = \myprocessor|my_counter|counter [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_counter|counter [26]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|low5[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|low5[2]~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|my_counter|low5[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y4_N19
dffeas \myprocessor|my_counter|low5[2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|low5[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|low5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|low5[2] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|low5[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N24
cycloneive_lcell_comb \myprocessor|my_counter|disp5~0 (
// Equation(s):
// \myprocessor|my_counter|disp5~0_combout  = (\myprocessor|my_counter|low5 [3] & (\myprocessor|my_counter|low5 [0] & (\myprocessor|my_counter|low5 [1] $ (\myprocessor|my_counter|low5 [2])))) # (!\myprocessor|my_counter|low5 [3] & 
// (!\myprocessor|my_counter|low5 [1] & (\myprocessor|my_counter|low5 [0] $ (\myprocessor|my_counter|low5 [2]))))

	.dataa(\myprocessor|my_counter|low5 [0]),
	.datab(\myprocessor|my_counter|low5 [1]),
	.datac(\myprocessor|my_counter|low5 [3]),
	.datad(\myprocessor|my_counter|low5 [2]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp5~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp5~0 .lut_mask = 16'h2182;
defparam \myprocessor|my_counter|disp5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N2
cycloneive_lcell_comb \myprocessor|my_counter|disp5[0]~1 (
// Equation(s):
// \myprocessor|my_counter|disp5[0]~1_combout  = (\myprocessor|my_counter|disp5~0_combout ) # (!\sw1~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sw1~input_o ),
	.datad(\myprocessor|my_counter|disp5~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp5[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp5[0]~1 .lut_mask = 16'hFF0F;
defparam \myprocessor|my_counter|disp5[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N28
cycloneive_lcell_comb \myprocessor|my_counter|disp5[1]~2 (
// Equation(s):
// \myprocessor|my_counter|disp5[1]~2_combout  = (\myprocessor|my_counter|low5 [1] & ((\myprocessor|my_counter|low5 [0] & (\myprocessor|my_counter|low5 [3])) # (!\myprocessor|my_counter|low5 [0] & ((\myprocessor|my_counter|low5 [2]))))) # 
// (!\myprocessor|my_counter|low5 [1] & (\myprocessor|my_counter|low5 [2] & (\myprocessor|my_counter|low5 [0] $ (\myprocessor|my_counter|low5 [3]))))

	.dataa(\myprocessor|my_counter|low5 [0]),
	.datab(\myprocessor|my_counter|low5 [1]),
	.datac(\myprocessor|my_counter|low5 [3]),
	.datad(\myprocessor|my_counter|low5 [2]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp5[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp5[1]~2 .lut_mask = 16'hD680;
defparam \myprocessor|my_counter|disp5[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N6
cycloneive_lcell_comb \myprocessor|my_counter|disp5[1]~3 (
// Equation(s):
// \myprocessor|my_counter|disp5[1]~3_combout  = (\myprocessor|my_counter|disp5[1]~2_combout ) # (!\sw1~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sw1~input_o ),
	.datad(\myprocessor|my_counter|disp5[1]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp5[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp5[1]~3 .lut_mask = 16'hFF0F;
defparam \myprocessor|my_counter|disp5[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N8
cycloneive_lcell_comb \myprocessor|my_counter|disp5[2]~4 (
// Equation(s):
// \myprocessor|my_counter|disp5[2]~4_combout  = (\myprocessor|my_counter|low5 [3] & (\myprocessor|my_counter|low5 [2] & ((\myprocessor|my_counter|low5 [1]) # (!\myprocessor|my_counter|low5 [0])))) # (!\myprocessor|my_counter|low5 [3] & 
// (!\myprocessor|my_counter|low5 [0] & (\myprocessor|my_counter|low5 [1] & !\myprocessor|my_counter|low5 [2])))

	.dataa(\myprocessor|my_counter|low5 [0]),
	.datab(\myprocessor|my_counter|low5 [1]),
	.datac(\myprocessor|my_counter|low5 [3]),
	.datad(\myprocessor|my_counter|low5 [2]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp5[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp5[2]~4 .lut_mask = 16'hD004;
defparam \myprocessor|my_counter|disp5[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N26
cycloneive_lcell_comb \myprocessor|my_counter|disp5[2]~5 (
// Equation(s):
// \myprocessor|my_counter|disp5[2]~5_combout  = (\myprocessor|my_counter|disp5[2]~4_combout ) # (!\sw1~input_o )

	.dataa(gnd),
	.datab(\myprocessor|my_counter|disp5[2]~4_combout ),
	.datac(\sw1~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp5[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp5[2]~5 .lut_mask = 16'hCFCF;
defparam \myprocessor|my_counter|disp5[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N12
cycloneive_lcell_comb \myprocessor|my_counter|disp5~6 (
// Equation(s):
// \myprocessor|my_counter|disp5~6_combout  = (\myprocessor|my_counter|low5 [1] & ((\myprocessor|my_counter|low5 [0] & ((\myprocessor|my_counter|low5 [2]))) # (!\myprocessor|my_counter|low5 [0] & (\myprocessor|my_counter|low5 [3] & 
// !\myprocessor|my_counter|low5 [2])))) # (!\myprocessor|my_counter|low5 [1] & (!\myprocessor|my_counter|low5 [3] & (\myprocessor|my_counter|low5 [0] $ (\myprocessor|my_counter|low5 [2]))))

	.dataa(\myprocessor|my_counter|low5 [0]),
	.datab(\myprocessor|my_counter|low5 [1]),
	.datac(\myprocessor|my_counter|low5 [3]),
	.datad(\myprocessor|my_counter|low5 [2]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp5~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp5~6 .lut_mask = 16'h8942;
defparam \myprocessor|my_counter|disp5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N14
cycloneive_lcell_comb \myprocessor|my_counter|disp5[3]~7 (
// Equation(s):
// \myprocessor|my_counter|disp5[3]~7_combout  = (\myprocessor|my_counter|disp5~6_combout ) # (!\sw1~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sw1~input_o ),
	.datad(\myprocessor|my_counter|disp5~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp5[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp5[3]~7 .lut_mask = 16'hFF0F;
defparam \myprocessor|my_counter|disp5[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N16
cycloneive_lcell_comb \myprocessor|my_counter|disp5~8 (
// Equation(s):
// \myprocessor|my_counter|disp5~8_combout  = (\myprocessor|my_counter|low5 [1] & (\myprocessor|my_counter|low5 [0] & (!\myprocessor|my_counter|low5 [3]))) # (!\myprocessor|my_counter|low5 [1] & ((\myprocessor|my_counter|low5 [2] & 
// ((!\myprocessor|my_counter|low5 [3]))) # (!\myprocessor|my_counter|low5 [2] & (\myprocessor|my_counter|low5 [0]))))

	.dataa(\myprocessor|my_counter|low5 [0]),
	.datab(\myprocessor|my_counter|low5 [1]),
	.datac(\myprocessor|my_counter|low5 [3]),
	.datad(\myprocessor|my_counter|low5 [2]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp5~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp5~8 .lut_mask = 16'h0B2A;
defparam \myprocessor|my_counter|disp5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N14
cycloneive_lcell_comb \myprocessor|my_counter|disp5[4]~9 (
// Equation(s):
// \myprocessor|my_counter|disp5[4]~9_combout  = (\myprocessor|my_counter|disp5~8_combout ) # (!\sw1~input_o )

	.dataa(\myprocessor|my_counter|disp5~8_combout ),
	.datab(gnd),
	.datac(\sw1~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp5[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp5[4]~9 .lut_mask = 16'hAFAF;
defparam \myprocessor|my_counter|disp5[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N22
cycloneive_lcell_comb \myprocessor|my_counter|disp5[5]~10 (
// Equation(s):
// \myprocessor|my_counter|disp5[5]~10_combout  = (\myprocessor|my_counter|low5 [1] & (!\myprocessor|my_counter|low5 [3] & ((\myprocessor|my_counter|low5 [0]) # (!\myprocessor|my_counter|low5 [2])))) # (!\myprocessor|my_counter|low5 [1] & 
// (\myprocessor|my_counter|low5 [0] & (\myprocessor|my_counter|low5 [3] $ (!\myprocessor|my_counter|low5 [2]))))

	.dataa(\myprocessor|my_counter|low5 [3]),
	.datab(\myprocessor|my_counter|low5 [1]),
	.datac(\myprocessor|my_counter|low5 [0]),
	.datad(\myprocessor|my_counter|low5 [2]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp5[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp5[5]~10 .lut_mask = 16'h6054;
defparam \myprocessor|my_counter|disp5[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N10
cycloneive_lcell_comb \myprocessor|my_counter|disp5[5]~11 (
// Equation(s):
// \myprocessor|my_counter|disp5[5]~11_combout  = (\myprocessor|my_counter|disp5[5]~10_combout ) # (!\sw1~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sw1~input_o ),
	.datad(\myprocessor|my_counter|disp5[5]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp5[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp5[5]~11 .lut_mask = 16'hFF0F;
defparam \myprocessor|my_counter|disp5[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N20
cycloneive_lcell_comb \myprocessor|my_counter|disp5~12 (
// Equation(s):
// \myprocessor|my_counter|disp5~12_combout  = (\myprocessor|my_counter|low5 [0] & ((\myprocessor|my_counter|low5 [3]) # (\myprocessor|my_counter|low5 [1] $ (\myprocessor|my_counter|low5 [2])))) # (!\myprocessor|my_counter|low5 [0] & 
// ((\myprocessor|my_counter|low5 [1]) # (\myprocessor|my_counter|low5 [3] $ (\myprocessor|my_counter|low5 [2]))))

	.dataa(\myprocessor|my_counter|low5 [0]),
	.datab(\myprocessor|my_counter|low5 [1]),
	.datac(\myprocessor|my_counter|low5 [3]),
	.datad(\myprocessor|my_counter|low5 [2]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp5~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp5~12 .lut_mask = 16'hE7FC;
defparam \myprocessor|my_counter|disp5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N24
cycloneive_lcell_comb \myprocessor|my_counter|disp5[6]~13 (
// Equation(s):
// \myprocessor|my_counter|disp5[6]~13_combout  = (!\sw1~input_o ) # (!\myprocessor|my_counter|disp5~12_combout )

	.dataa(\myprocessor|my_counter|disp5~12_combout ),
	.datab(\sw1~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp5[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp5[6]~13 .lut_mask = 16'h7777;
defparam \myprocessor|my_counter|disp5[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y4_N23
dffeas \myprocessor|my_counter|low4[0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_counter|counter [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|low4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|low4[0] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|low4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N28
cycloneive_lcell_comb \myprocessor|my_counter|low4[1]~feeder (
// Equation(s):
// \myprocessor|my_counter|low4[1]~feeder_combout  = \myprocessor|my_counter|counter [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_counter|counter [21]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|low4[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|low4[1]~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|my_counter|low4[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y4_N29
dffeas \myprocessor|my_counter|low4[1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|my_counter|low4[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|low4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|low4[1] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|low4[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N17
dffeas \myprocessor|my_counter|low4[3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_counter|counter [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|low4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|low4[3] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|low4[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N27
dffeas \myprocessor|my_counter|low4[2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_counter|counter [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_counter|low4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_counter|low4[2] .is_wysiwyg = "true";
defparam \myprocessor|my_counter|low4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N2
cycloneive_lcell_comb \myprocessor|my_counter|disp4~0 (
// Equation(s):
// \myprocessor|my_counter|disp4~0_combout  = (\myprocessor|my_counter|low4 [3] & (\myprocessor|my_counter|low4 [0] & (\myprocessor|my_counter|low4 [1] $ (\myprocessor|my_counter|low4 [2])))) # (!\myprocessor|my_counter|low4 [3] & 
// (!\myprocessor|my_counter|low4 [1] & (\myprocessor|my_counter|low4 [0] $ (\myprocessor|my_counter|low4 [2]))))

	.dataa(\myprocessor|my_counter|low4 [0]),
	.datab(\myprocessor|my_counter|low4 [1]),
	.datac(\myprocessor|my_counter|low4 [3]),
	.datad(\myprocessor|my_counter|low4 [2]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp4~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp4~0 .lut_mask = 16'h2182;
defparam \myprocessor|my_counter|disp4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N12
cycloneive_lcell_comb \myprocessor|my_counter|disp4[0]~1 (
// Equation(s):
// \myprocessor|my_counter|disp4[0]~1_combout  = (\myprocessor|my_counter|disp4~0_combout ) # (!\sw1~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sw1~input_o ),
	.datad(\myprocessor|my_counter|disp4~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp4[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp4[0]~1 .lut_mask = 16'hFF0F;
defparam \myprocessor|my_counter|disp4[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N14
cycloneive_lcell_comb \myprocessor|my_counter|disp4[1]~2 (
// Equation(s):
// \myprocessor|my_counter|disp4[1]~2_combout  = (\myprocessor|my_counter|low4 [1] & ((\myprocessor|my_counter|low4 [0] & (\myprocessor|my_counter|low4 [3])) # (!\myprocessor|my_counter|low4 [0] & ((\myprocessor|my_counter|low4 [2]))))) # 
// (!\myprocessor|my_counter|low4 [1] & (\myprocessor|my_counter|low4 [2] & (\myprocessor|my_counter|low4 [0] $ (\myprocessor|my_counter|low4 [3]))))

	.dataa(\myprocessor|my_counter|low4 [0]),
	.datab(\myprocessor|my_counter|low4 [1]),
	.datac(\myprocessor|my_counter|low4 [3]),
	.datad(\myprocessor|my_counter|low4 [2]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp4[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp4[1]~2 .lut_mask = 16'hD680;
defparam \myprocessor|my_counter|disp4[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N30
cycloneive_lcell_comb \myprocessor|my_counter|disp4[1]~3 (
// Equation(s):
// \myprocessor|my_counter|disp4[1]~3_combout  = (\myprocessor|my_counter|disp4[1]~2_combout ) # (!\sw1~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sw1~input_o ),
	.datad(\myprocessor|my_counter|disp4[1]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp4[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp4[1]~3 .lut_mask = 16'hFF0F;
defparam \myprocessor|my_counter|disp4[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N24
cycloneive_lcell_comb \myprocessor|my_counter|disp4[2]~4 (
// Equation(s):
// \myprocessor|my_counter|disp4[2]~4_combout  = (\myprocessor|my_counter|low4 [3] & (\myprocessor|my_counter|low4 [2] & ((\myprocessor|my_counter|low4 [1]) # (!\myprocessor|my_counter|low4 [0])))) # (!\myprocessor|my_counter|low4 [3] & 
// (!\myprocessor|my_counter|low4 [0] & (\myprocessor|my_counter|low4 [1] & !\myprocessor|my_counter|low4 [2])))

	.dataa(\myprocessor|my_counter|low4 [0]),
	.datab(\myprocessor|my_counter|low4 [1]),
	.datac(\myprocessor|my_counter|low4 [3]),
	.datad(\myprocessor|my_counter|low4 [2]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp4[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp4[2]~4 .lut_mask = 16'hD004;
defparam \myprocessor|my_counter|disp4[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N18
cycloneive_lcell_comb \myprocessor|my_counter|disp4[2]~5 (
// Equation(s):
// \myprocessor|my_counter|disp4[2]~5_combout  = (\myprocessor|my_counter|disp4[2]~4_combout ) # (!\sw1~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sw1~input_o ),
	.datad(\myprocessor|my_counter|disp4[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp4[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp4[2]~5 .lut_mask = 16'hFF0F;
defparam \myprocessor|my_counter|disp4[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N4
cycloneive_lcell_comb \myprocessor|my_counter|disp4~6 (
// Equation(s):
// \myprocessor|my_counter|disp4~6_combout  = (\myprocessor|my_counter|low4 [1] & ((\myprocessor|my_counter|low4 [0] & ((\myprocessor|my_counter|low4 [2]))) # (!\myprocessor|my_counter|low4 [0] & (\myprocessor|my_counter|low4 [3] & 
// !\myprocessor|my_counter|low4 [2])))) # (!\myprocessor|my_counter|low4 [1] & (!\myprocessor|my_counter|low4 [3] & (\myprocessor|my_counter|low4 [0] $ (\myprocessor|my_counter|low4 [2]))))

	.dataa(\myprocessor|my_counter|low4 [0]),
	.datab(\myprocessor|my_counter|low4 [1]),
	.datac(\myprocessor|my_counter|low4 [3]),
	.datad(\myprocessor|my_counter|low4 [2]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp4~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp4~6 .lut_mask = 16'h8942;
defparam \myprocessor|my_counter|disp4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N30
cycloneive_lcell_comb \myprocessor|my_counter|disp4[3]~7 (
// Equation(s):
// \myprocessor|my_counter|disp4[3]~7_combout  = (\myprocessor|my_counter|disp4~6_combout ) # (!\sw1~input_o )

	.dataa(gnd),
	.datab(\myprocessor|my_counter|disp4~6_combout ),
	.datac(\sw1~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp4[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp4[3]~7 .lut_mask = 16'hCFCF;
defparam \myprocessor|my_counter|disp4[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N0
cycloneive_lcell_comb \myprocessor|my_counter|disp4~8 (
// Equation(s):
// \myprocessor|my_counter|disp4~8_combout  = (\myprocessor|my_counter|low4 [1] & (\myprocessor|my_counter|low4 [0] & (!\myprocessor|my_counter|low4 [3]))) # (!\myprocessor|my_counter|low4 [1] & ((\myprocessor|my_counter|low4 [2] & 
// ((!\myprocessor|my_counter|low4 [3]))) # (!\myprocessor|my_counter|low4 [2] & (\myprocessor|my_counter|low4 [0]))))

	.dataa(\myprocessor|my_counter|low4 [0]),
	.datab(\myprocessor|my_counter|low4 [1]),
	.datac(\myprocessor|my_counter|low4 [3]),
	.datad(\myprocessor|my_counter|low4 [2]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp4~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp4~8 .lut_mask = 16'h0B2A;
defparam \myprocessor|my_counter|disp4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N10
cycloneive_lcell_comb \myprocessor|my_counter|disp4[4]~9 (
// Equation(s):
// \myprocessor|my_counter|disp4[4]~9_combout  = (\myprocessor|my_counter|disp4~8_combout ) # (!\sw1~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sw1~input_o ),
	.datad(\myprocessor|my_counter|disp4~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp4[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp4[4]~9 .lut_mask = 16'hFF0F;
defparam \myprocessor|my_counter|disp4[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N22
cycloneive_lcell_comb \myprocessor|my_counter|disp4[5]~10 (
// Equation(s):
// \myprocessor|my_counter|disp4[5]~10_combout  = (\myprocessor|my_counter|low4 [1] & (!\myprocessor|my_counter|low4 [3] & ((\myprocessor|my_counter|low4 [0]) # (!\myprocessor|my_counter|low4 [2])))) # (!\myprocessor|my_counter|low4 [1] & 
// (\myprocessor|my_counter|low4 [0] & (\myprocessor|my_counter|low4 [3] $ (!\myprocessor|my_counter|low4 [2]))))

	.dataa(\myprocessor|my_counter|low4 [3]),
	.datab(\myprocessor|my_counter|low4 [1]),
	.datac(\myprocessor|my_counter|low4 [0]),
	.datad(\myprocessor|my_counter|low4 [2]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp4[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp4[5]~10 .lut_mask = 16'h6054;
defparam \myprocessor|my_counter|disp4[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N20
cycloneive_lcell_comb \myprocessor|my_counter|disp4[5]~11 (
// Equation(s):
// \myprocessor|my_counter|disp4[5]~11_combout  = (\myprocessor|my_counter|disp4[5]~10_combout ) # (!\sw1~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sw1~input_o ),
	.datad(\myprocessor|my_counter|disp4[5]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp4[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp4[5]~11 .lut_mask = 16'hFF0F;
defparam \myprocessor|my_counter|disp4[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N16
cycloneive_lcell_comb \myprocessor|my_counter|disp4~12 (
// Equation(s):
// \myprocessor|my_counter|disp4~12_combout  = (\myprocessor|my_counter|low4 [0] & ((\myprocessor|my_counter|low4 [3]) # (\myprocessor|my_counter|low4 [1] $ (\myprocessor|my_counter|low4 [2])))) # (!\myprocessor|my_counter|low4 [0] & 
// ((\myprocessor|my_counter|low4 [1]) # (\myprocessor|my_counter|low4 [3] $ (\myprocessor|my_counter|low4 [2]))))

	.dataa(\myprocessor|my_counter|low4 [0]),
	.datab(\myprocessor|my_counter|low4 [1]),
	.datac(\myprocessor|my_counter|low4 [3]),
	.datad(\myprocessor|my_counter|low4 [2]),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp4~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp4~12 .lut_mask = 16'hE7FC;
defparam \myprocessor|my_counter|disp4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N8
cycloneive_lcell_comb \myprocessor|my_counter|disp4[6]~13 (
// Equation(s):
// \myprocessor|my_counter|disp4[6]~13_combout  = (!\myprocessor|my_counter|disp4~12_combout ) # (!\sw1~input_o )

	.dataa(gnd),
	.datab(\sw1~input_o ),
	.datac(gnd),
	.datad(\myprocessor|my_counter|disp4~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_counter|disp4[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_counter|disp4[6]~13 .lut_mask = 16'h33FF;
defparam \myprocessor|my_counter|disp4[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \sw0~input (
	.i(sw0),
	.ibar(gnd),
	.o(\sw0~input_o ));
// synopsys translate_off
defparam \sw0~input .bus_hold = "false";
defparam \sw0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N24
cycloneive_lcell_comb \myprocessor|my_displayPC|disp2~0 (
// Equation(s):
// \myprocessor|my_displayPC|disp2~0_combout  = (\myprocessor|my_PC|bits:10:r~q  & (!\myprocessor|my_PC|bits:9:r~q  & (\myprocessor|my_PC|bits:8:r~q  $ (!\myprocessor|my_PC|bits:11:r~q )))) # (!\myprocessor|my_PC|bits:10:r~q  & (\myprocessor|my_PC|bits:8:r~q 
//  & (\myprocessor|my_PC|bits:9:r~q  $ (!\myprocessor|my_PC|bits:11:r~q ))))

	.dataa(\myprocessor|my_PC|bits:8:r~q ),
	.datab(\myprocessor|my_PC|bits:9:r~q ),
	.datac(\myprocessor|my_PC|bits:10:r~q ),
	.datad(\myprocessor|my_PC|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp2~0 .lut_mask = 16'h2812;
defparam \myprocessor|my_displayPC|disp2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N26
cycloneive_lcell_comb \myprocessor|my_displayPC|disp2[0]~1 (
// Equation(s):
// \myprocessor|my_displayPC|disp2[0]~1_combout  = (\myprocessor|my_displayPC|disp2~0_combout ) # (!\sw0~input_o )

	.dataa(gnd),
	.datab(\myprocessor|my_displayPC|disp2~0_combout ),
	.datac(\sw0~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp2[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp2[0]~1 .lut_mask = 16'hCFCF;
defparam \myprocessor|my_displayPC|disp2[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N28
cycloneive_lcell_comb \myprocessor|my_displayPC|disp2[1]~2 (
// Equation(s):
// \myprocessor|my_displayPC|disp2[1]~2_combout  = (\myprocessor|my_PC|bits:9:r~q  & ((\myprocessor|my_PC|bits:8:r~q  & ((\myprocessor|my_PC|bits:11:r~q ))) # (!\myprocessor|my_PC|bits:8:r~q  & (\myprocessor|my_PC|bits:10:r~q )))) # 
// (!\myprocessor|my_PC|bits:9:r~q  & (\myprocessor|my_PC|bits:10:r~q  & (\myprocessor|my_PC|bits:8:r~q  $ (\myprocessor|my_PC|bits:11:r~q ))))

	.dataa(\myprocessor|my_PC|bits:8:r~q ),
	.datab(\myprocessor|my_PC|bits:9:r~q ),
	.datac(\myprocessor|my_PC|bits:10:r~q ),
	.datad(\myprocessor|my_PC|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp2[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp2[1]~2 .lut_mask = 16'hD860;
defparam \myprocessor|my_displayPC|disp2[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N6
cycloneive_lcell_comb \myprocessor|my_displayPC|disp2[1]~3 (
// Equation(s):
// \myprocessor|my_displayPC|disp2[1]~3_combout  = (\myprocessor|my_displayPC|disp2[1]~2_combout ) # (!\sw0~input_o )

	.dataa(gnd),
	.datab(\myprocessor|my_displayPC|disp2[1]~2_combout ),
	.datac(\sw0~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp2[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp2[1]~3 .lut_mask = 16'hCFCF;
defparam \myprocessor|my_displayPC|disp2[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N0
cycloneive_lcell_comb \myprocessor|my_displayPC|disp2[2]~4 (
// Equation(s):
// \myprocessor|my_displayPC|disp2[2]~4_combout  = (\myprocessor|my_PC|bits:10:r~q  & (\myprocessor|my_PC|bits:11:r~q  & ((\myprocessor|my_PC|bits:9:r~q ) # (!\myprocessor|my_PC|bits:8:r~q )))) # (!\myprocessor|my_PC|bits:10:r~q  & 
// (!\myprocessor|my_PC|bits:8:r~q  & (\myprocessor|my_PC|bits:9:r~q  & !\myprocessor|my_PC|bits:11:r~q )))

	.dataa(\myprocessor|my_PC|bits:8:r~q ),
	.datab(\myprocessor|my_PC|bits:9:r~q ),
	.datac(\myprocessor|my_PC|bits:10:r~q ),
	.datad(\myprocessor|my_PC|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp2[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp2[2]~4 .lut_mask = 16'hD004;
defparam \myprocessor|my_displayPC|disp2[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N18
cycloneive_lcell_comb \myprocessor|my_displayPC|disp2[2]~5 (
// Equation(s):
// \myprocessor|my_displayPC|disp2[2]~5_combout  = (\myprocessor|my_displayPC|disp2[2]~4_combout ) # (!\sw0~input_o )

	.dataa(gnd),
	.datab(\myprocessor|my_displayPC|disp2[2]~4_combout ),
	.datac(\sw0~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp2[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp2[2]~5 .lut_mask = 16'hCFCF;
defparam \myprocessor|my_displayPC|disp2[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N12
cycloneive_lcell_comb \myprocessor|my_displayPC|disp2~6 (
// Equation(s):
// \myprocessor|my_displayPC|disp2~6_combout  = (\myprocessor|my_PC|bits:9:r~q  & ((\myprocessor|my_PC|bits:8:r~q  & (\myprocessor|my_PC|bits:10:r~q )) # (!\myprocessor|my_PC|bits:8:r~q  & (!\myprocessor|my_PC|bits:10:r~q  & \myprocessor|my_PC|bits:11:r~q 
// )))) # (!\myprocessor|my_PC|bits:9:r~q  & (!\myprocessor|my_PC|bits:11:r~q  & (\myprocessor|my_PC|bits:8:r~q  $ (\myprocessor|my_PC|bits:10:r~q ))))

	.dataa(\myprocessor|my_PC|bits:8:r~q ),
	.datab(\myprocessor|my_PC|bits:9:r~q ),
	.datac(\myprocessor|my_PC|bits:10:r~q ),
	.datad(\myprocessor|my_PC|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp2~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp2~6 .lut_mask = 16'h8492;
defparam \myprocessor|my_displayPC|disp2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N30
cycloneive_lcell_comb \myprocessor|my_displayPC|disp2[3]~7 (
// Equation(s):
// \myprocessor|my_displayPC|disp2[3]~7_combout  = (\myprocessor|my_displayPC|disp2~6_combout ) # (!\sw0~input_o )

	.dataa(\myprocessor|my_displayPC|disp2~6_combout ),
	.datab(gnd),
	.datac(\sw0~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp2[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp2[3]~7 .lut_mask = 16'hAFAF;
defparam \myprocessor|my_displayPC|disp2[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N8
cycloneive_lcell_comb \myprocessor|my_displayPC|disp2~8 (
// Equation(s):
// \myprocessor|my_displayPC|disp2~8_combout  = (\myprocessor|my_PC|bits:9:r~q  & (\myprocessor|my_PC|bits:8:r~q  & ((!\myprocessor|my_PC|bits:11:r~q )))) # (!\myprocessor|my_PC|bits:9:r~q  & ((\myprocessor|my_PC|bits:10:r~q  & 
// ((!\myprocessor|my_PC|bits:11:r~q ))) # (!\myprocessor|my_PC|bits:10:r~q  & (\myprocessor|my_PC|bits:8:r~q ))))

	.dataa(\myprocessor|my_PC|bits:8:r~q ),
	.datab(\myprocessor|my_PC|bits:9:r~q ),
	.datac(\myprocessor|my_PC|bits:10:r~q ),
	.datad(\myprocessor|my_PC|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp2~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp2~8 .lut_mask = 16'h02BA;
defparam \myprocessor|my_displayPC|disp2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N2
cycloneive_lcell_comb \myprocessor|my_displayPC|disp2[4]~9 (
// Equation(s):
// \myprocessor|my_displayPC|disp2[4]~9_combout  = (\myprocessor|my_displayPC|disp2~8_combout ) # (!\sw0~input_o )

	.dataa(gnd),
	.datab(\sw0~input_o ),
	.datac(\myprocessor|my_displayPC|disp2~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp2[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp2[4]~9 .lut_mask = 16'hF3F3;
defparam \myprocessor|my_displayPC|disp2[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N20
cycloneive_lcell_comb \myprocessor|my_displayPC|disp2[5]~10 (
// Equation(s):
// \myprocessor|my_displayPC|disp2[5]~10_combout  = (\myprocessor|my_PC|bits:8:r~q  & (\myprocessor|my_PC|bits:11:r~q  $ (((\myprocessor|my_PC|bits:9:r~q ) # (!\myprocessor|my_PC|bits:10:r~q ))))) # (!\myprocessor|my_PC|bits:8:r~q  & 
// (\myprocessor|my_PC|bits:9:r~q  & (!\myprocessor|my_PC|bits:10:r~q  & !\myprocessor|my_PC|bits:11:r~q )))

	.dataa(\myprocessor|my_PC|bits:8:r~q ),
	.datab(\myprocessor|my_PC|bits:9:r~q ),
	.datac(\myprocessor|my_PC|bits:10:r~q ),
	.datad(\myprocessor|my_PC|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp2[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp2[5]~10 .lut_mask = 16'h208E;
defparam \myprocessor|my_displayPC|disp2[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N22
cycloneive_lcell_comb \myprocessor|my_displayPC|disp2[5]~11 (
// Equation(s):
// \myprocessor|my_displayPC|disp2[5]~11_combout  = (\myprocessor|my_displayPC|disp2[5]~10_combout ) # (!\sw0~input_o )

	.dataa(gnd),
	.datab(\myprocessor|my_displayPC|disp2[5]~10_combout ),
	.datac(\sw0~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp2[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp2[5]~11 .lut_mask = 16'hCFCF;
defparam \myprocessor|my_displayPC|disp2[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N16
cycloneive_lcell_comb \myprocessor|my_displayPC|disp2~12 (
// Equation(s):
// \myprocessor|my_displayPC|disp2~12_combout  = (\myprocessor|my_PC|bits:8:r~q  & ((\myprocessor|my_PC|bits:11:r~q ) # (\myprocessor|my_PC|bits:9:r~q  $ (\myprocessor|my_PC|bits:10:r~q )))) # (!\myprocessor|my_PC|bits:8:r~q  & 
// ((\myprocessor|my_PC|bits:9:r~q ) # (\myprocessor|my_PC|bits:10:r~q  $ (\myprocessor|my_PC|bits:11:r~q ))))

	.dataa(\myprocessor|my_PC|bits:8:r~q ),
	.datab(\myprocessor|my_PC|bits:9:r~q ),
	.datac(\myprocessor|my_PC|bits:10:r~q ),
	.datad(\myprocessor|my_PC|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp2~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp2~12 .lut_mask = 16'hEF7C;
defparam \myprocessor|my_displayPC|disp2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N10
cycloneive_lcell_comb \myprocessor|my_displayPC|disp2[6]~13 (
// Equation(s):
// \myprocessor|my_displayPC|disp2[6]~13_combout  = (!\sw0~input_o ) # (!\myprocessor|my_displayPC|disp2~12_combout )

	.dataa(gnd),
	.datab(\myprocessor|my_displayPC|disp2~12_combout ),
	.datac(\sw0~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp2[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp2[6]~13 .lut_mask = 16'h3F3F;
defparam \myprocessor|my_displayPC|disp2[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N24
cycloneive_lcell_comb \myprocessor|my_displayPC|disp1~0 (
// Equation(s):
// \myprocessor|my_displayPC|disp1~0_combout  = (\myprocessor|my_PC|bits:7:r~q  & (\myprocessor|my_PC|bits:4:r~q  & (\myprocessor|my_PC|bits:6:r~q  $ (\myprocessor|my_PC|bits:5:r~q )))) # (!\myprocessor|my_PC|bits:7:r~q  & (!\myprocessor|my_PC|bits:5:r~q  & 
// (\myprocessor|my_PC|bits:4:r~q  $ (\myprocessor|my_PC|bits:6:r~q ))))

	.dataa(\myprocessor|my_PC|bits:7:r~q ),
	.datab(\myprocessor|my_PC|bits:4:r~q ),
	.datac(\myprocessor|my_PC|bits:6:r~q ),
	.datad(\myprocessor|my_PC|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp1~0 .lut_mask = 16'h0894;
defparam \myprocessor|my_displayPC|disp1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N18
cycloneive_lcell_comb \myprocessor|my_displayPC|disp1[0]~1 (
// Equation(s):
// \myprocessor|my_displayPC|disp1[0]~1_combout  = (\myprocessor|my_displayPC|disp1~0_combout ) # (!\sw0~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sw0~input_o ),
	.datad(\myprocessor|my_displayPC|disp1~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp1[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp1[0]~1 .lut_mask = 16'hFF0F;
defparam \myprocessor|my_displayPC|disp1[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N20
cycloneive_lcell_comb \myprocessor|my_displayPC|disp1[1]~2 (
// Equation(s):
// \myprocessor|my_displayPC|disp1[1]~2_combout  = (\myprocessor|my_PC|bits:7:r~q  & ((\myprocessor|my_PC|bits:4:r~q  & ((\myprocessor|my_PC|bits:5:r~q ))) # (!\myprocessor|my_PC|bits:4:r~q  & (\myprocessor|my_PC|bits:6:r~q )))) # 
// (!\myprocessor|my_PC|bits:7:r~q  & (\myprocessor|my_PC|bits:6:r~q  & (\myprocessor|my_PC|bits:4:r~q  $ (\myprocessor|my_PC|bits:5:r~q ))))

	.dataa(\myprocessor|my_PC|bits:7:r~q ),
	.datab(\myprocessor|my_PC|bits:4:r~q ),
	.datac(\myprocessor|my_PC|bits:6:r~q ),
	.datad(\myprocessor|my_PC|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp1[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp1[1]~2 .lut_mask = 16'hB860;
defparam \myprocessor|my_displayPC|disp1[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N22
cycloneive_lcell_comb \myprocessor|my_displayPC|disp1[1]~3 (
// Equation(s):
// \myprocessor|my_displayPC|disp1[1]~3_combout  = (\myprocessor|my_displayPC|disp1[1]~2_combout ) # (!\sw0~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sw0~input_o ),
	.datad(\myprocessor|my_displayPC|disp1[1]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp1[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp1[1]~3 .lut_mask = 16'hFF0F;
defparam \myprocessor|my_displayPC|disp1[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N8
cycloneive_lcell_comb \myprocessor|my_displayPC|disp1[2]~4 (
// Equation(s):
// \myprocessor|my_displayPC|disp1[2]~4_combout  = (\myprocessor|my_PC|bits:7:r~q  & (\myprocessor|my_PC|bits:6:r~q  & ((\myprocessor|my_PC|bits:5:r~q ) # (!\myprocessor|my_PC|bits:4:r~q )))) # (!\myprocessor|my_PC|bits:7:r~q  & 
// (!\myprocessor|my_PC|bits:4:r~q  & (!\myprocessor|my_PC|bits:6:r~q  & \myprocessor|my_PC|bits:5:r~q )))

	.dataa(\myprocessor|my_PC|bits:7:r~q ),
	.datab(\myprocessor|my_PC|bits:4:r~q ),
	.datac(\myprocessor|my_PC|bits:6:r~q ),
	.datad(\myprocessor|my_PC|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp1[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp1[2]~4 .lut_mask = 16'hA120;
defparam \myprocessor|my_displayPC|disp1[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N10
cycloneive_lcell_comb \myprocessor|my_displayPC|disp1[2]~5 (
// Equation(s):
// \myprocessor|my_displayPC|disp1[2]~5_combout  = (\myprocessor|my_displayPC|disp1[2]~4_combout ) # (!\sw0~input_o )

	.dataa(gnd),
	.datab(\myprocessor|my_displayPC|disp1[2]~4_combout ),
	.datac(\sw0~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp1[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp1[2]~5 .lut_mask = 16'hCFCF;
defparam \myprocessor|my_displayPC|disp1[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N28
cycloneive_lcell_comb \myprocessor|my_displayPC|disp1~6 (
// Equation(s):
// \myprocessor|my_displayPC|disp1~6_combout  = (\myprocessor|my_PC|bits:5:r~q  & ((\myprocessor|my_PC|bits:4:r~q  & ((\myprocessor|my_PC|bits:6:r~q ))) # (!\myprocessor|my_PC|bits:4:r~q  & (\myprocessor|my_PC|bits:7:r~q  & !\myprocessor|my_PC|bits:6:r~q 
// )))) # (!\myprocessor|my_PC|bits:5:r~q  & (!\myprocessor|my_PC|bits:7:r~q  & (\myprocessor|my_PC|bits:4:r~q  $ (\myprocessor|my_PC|bits:6:r~q ))))

	.dataa(\myprocessor|my_PC|bits:7:r~q ),
	.datab(\myprocessor|my_PC|bits:4:r~q ),
	.datac(\myprocessor|my_PC|bits:6:r~q ),
	.datad(\myprocessor|my_PC|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp1~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp1~6 .lut_mask = 16'hC214;
defparam \myprocessor|my_displayPC|disp1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N30
cycloneive_lcell_comb \myprocessor|my_displayPC|disp1[3]~7 (
// Equation(s):
// \myprocessor|my_displayPC|disp1[3]~7_combout  = (\myprocessor|my_displayPC|disp1~6_combout ) # (!\sw0~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sw0~input_o ),
	.datad(\myprocessor|my_displayPC|disp1~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp1[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp1[3]~7 .lut_mask = 16'hFF0F;
defparam \myprocessor|my_displayPC|disp1[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N16
cycloneive_lcell_comb \myprocessor|my_displayPC|disp1~8 (
// Equation(s):
// \myprocessor|my_displayPC|disp1~8_combout  = (\myprocessor|my_PC|bits:5:r~q  & (!\myprocessor|my_PC|bits:7:r~q  & (\myprocessor|my_PC|bits:4:r~q ))) # (!\myprocessor|my_PC|bits:5:r~q  & ((\myprocessor|my_PC|bits:6:r~q  & (!\myprocessor|my_PC|bits:7:r~q )) 
// # (!\myprocessor|my_PC|bits:6:r~q  & ((\myprocessor|my_PC|bits:4:r~q )))))

	.dataa(\myprocessor|my_PC|bits:7:r~q ),
	.datab(\myprocessor|my_PC|bits:4:r~q ),
	.datac(\myprocessor|my_PC|bits:6:r~q ),
	.datad(\myprocessor|my_PC|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp1~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp1~8 .lut_mask = 16'h445C;
defparam \myprocessor|my_displayPC|disp1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N2
cycloneive_lcell_comb \myprocessor|my_displayPC|disp1[4]~9 (
// Equation(s):
// \myprocessor|my_displayPC|disp1[4]~9_combout  = (\myprocessor|my_displayPC|disp1~8_combout ) # (!\sw0~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sw0~input_o ),
	.datad(\myprocessor|my_displayPC|disp1~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp1[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp1[4]~9 .lut_mask = 16'hFF0F;
defparam \myprocessor|my_displayPC|disp1[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N12
cycloneive_lcell_comb \myprocessor|my_displayPC|disp1[5]~10 (
// Equation(s):
// \myprocessor|my_displayPC|disp1[5]~10_combout  = (\myprocessor|my_PC|bits:4:r~q  & (\myprocessor|my_PC|bits:7:r~q  $ (((\myprocessor|my_PC|bits:5:r~q ) # (!\myprocessor|my_PC|bits:6:r~q ))))) # (!\myprocessor|my_PC|bits:4:r~q  & 
// (!\myprocessor|my_PC|bits:7:r~q  & (!\myprocessor|my_PC|bits:6:r~q  & \myprocessor|my_PC|bits:5:r~q )))

	.dataa(\myprocessor|my_PC|bits:7:r~q ),
	.datab(\myprocessor|my_PC|bits:4:r~q ),
	.datac(\myprocessor|my_PC|bits:6:r~q ),
	.datad(\myprocessor|my_PC|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp1[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp1[5]~10 .lut_mask = 16'h4584;
defparam \myprocessor|my_displayPC|disp1[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N6
cycloneive_lcell_comb \myprocessor|my_displayPC|disp1[5]~11 (
// Equation(s):
// \myprocessor|my_displayPC|disp1[5]~11_combout  = (\myprocessor|my_displayPC|disp1[5]~10_combout ) # (!\sw0~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sw0~input_o ),
	.datad(\myprocessor|my_displayPC|disp1[5]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp1[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp1[5]~11 .lut_mask = 16'hFF0F;
defparam \myprocessor|my_displayPC|disp1[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N0
cycloneive_lcell_comb \myprocessor|my_displayPC|disp1~12 (
// Equation(s):
// \myprocessor|my_displayPC|disp1~12_combout  = (\myprocessor|my_PC|bits:4:r~q  & ((\myprocessor|my_PC|bits:7:r~q ) # (\myprocessor|my_PC|bits:6:r~q  $ (\myprocessor|my_PC|bits:5:r~q )))) # (!\myprocessor|my_PC|bits:4:r~q  & ((\myprocessor|my_PC|bits:5:r~q 
// ) # (\myprocessor|my_PC|bits:7:r~q  $ (\myprocessor|my_PC|bits:6:r~q ))))

	.dataa(\myprocessor|my_PC|bits:7:r~q ),
	.datab(\myprocessor|my_PC|bits:4:r~q ),
	.datac(\myprocessor|my_PC|bits:6:r~q ),
	.datad(\myprocessor|my_PC|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp1~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp1~12 .lut_mask = 16'hBFDA;
defparam \myprocessor|my_displayPC|disp1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N26
cycloneive_lcell_comb \myprocessor|my_displayPC|disp1[6]~13 (
// Equation(s):
// \myprocessor|my_displayPC|disp1[6]~13_combout  = (!\myprocessor|my_displayPC|disp1~12_combout ) # (!\sw0~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sw0~input_o ),
	.datad(\myprocessor|my_displayPC|disp1~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp1[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp1[6]~13 .lut_mask = 16'h0FFF;
defparam \myprocessor|my_displayPC|disp1[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y54_N16
cycloneive_lcell_comb \myprocessor|my_displayPC|disp0~0 (
// Equation(s):
// \myprocessor|my_displayPC|disp0~0_combout  = (\myprocessor|my_PC|bits:2:r~q  & (!\myprocessor|my_PC|bits:1:r~q  & (\myprocessor|my_PC|bits:0:r~q  $ (!\myprocessor|my_PC|bits:3:r~q )))) # (!\myprocessor|my_PC|bits:2:r~q  & (\myprocessor|my_PC|bits:0:r~q  & 
// (\myprocessor|my_PC|bits:1:r~q  $ (!\myprocessor|my_PC|bits:3:r~q ))))

	.dataa(\myprocessor|my_PC|bits:2:r~q ),
	.datab(\myprocessor|my_PC|bits:1:r~q ),
	.datac(\myprocessor|my_PC|bits:0:r~q ),
	.datad(\myprocessor|my_PC|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp0~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp0~0 .lut_mask = 16'h6012;
defparam \myprocessor|my_displayPC|disp0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y54_N10
cycloneive_lcell_comb \myprocessor|my_displayPC|disp0[0]~1 (
// Equation(s):
// \myprocessor|my_displayPC|disp0[0]~1_combout  = (\myprocessor|my_displayPC|disp0~0_combout ) # (!\sw0~input_o )

	.dataa(gnd),
	.datab(\myprocessor|my_displayPC|disp0~0_combout ),
	.datac(\sw0~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp0[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp0[0]~1 .lut_mask = 16'hCFCF;
defparam \myprocessor|my_displayPC|disp0[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y54_N20
cycloneive_lcell_comb \myprocessor|my_displayPC|disp0[1]~2 (
// Equation(s):
// \myprocessor|my_displayPC|disp0[1]~2_combout  = (\myprocessor|my_PC|bits:1:r~q  & ((\myprocessor|my_PC|bits:0:r~q  & ((\myprocessor|my_PC|bits:3:r~q ))) # (!\myprocessor|my_PC|bits:0:r~q  & (\myprocessor|my_PC|bits:2:r~q )))) # 
// (!\myprocessor|my_PC|bits:1:r~q  & (\myprocessor|my_PC|bits:2:r~q  & (\myprocessor|my_PC|bits:0:r~q  $ (\myprocessor|my_PC|bits:3:r~q ))))

	.dataa(\myprocessor|my_PC|bits:2:r~q ),
	.datab(\myprocessor|my_PC|bits:1:r~q ),
	.datac(\myprocessor|my_PC|bits:0:r~q ),
	.datad(\myprocessor|my_PC|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp0[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp0[1]~2 .lut_mask = 16'hCA28;
defparam \myprocessor|my_displayPC|disp0[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y54_N30
cycloneive_lcell_comb \myprocessor|my_displayPC|disp0[1]~3 (
// Equation(s):
// \myprocessor|my_displayPC|disp0[1]~3_combout  = (\myprocessor|my_displayPC|disp0[1]~2_combout ) # (!\sw0~input_o )

	.dataa(gnd),
	.datab(\myprocessor|my_displayPC|disp0[1]~2_combout ),
	.datac(\sw0~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp0[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp0[1]~3 .lut_mask = 16'hCFCF;
defparam \myprocessor|my_displayPC|disp0[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y54_N24
cycloneive_lcell_comb \myprocessor|my_displayPC|disp0[2]~4 (
// Equation(s):
// \myprocessor|my_displayPC|disp0[2]~4_combout  = (\myprocessor|my_PC|bits:2:r~q  & (\myprocessor|my_PC|bits:3:r~q  & ((\myprocessor|my_PC|bits:1:r~q ) # (!\myprocessor|my_PC|bits:0:r~q )))) # (!\myprocessor|my_PC|bits:2:r~q  & 
// (\myprocessor|my_PC|bits:1:r~q  & (!\myprocessor|my_PC|bits:0:r~q  & !\myprocessor|my_PC|bits:3:r~q )))

	.dataa(\myprocessor|my_PC|bits:2:r~q ),
	.datab(\myprocessor|my_PC|bits:1:r~q ),
	.datac(\myprocessor|my_PC|bits:0:r~q ),
	.datad(\myprocessor|my_PC|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp0[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp0[2]~4 .lut_mask = 16'h8A04;
defparam \myprocessor|my_displayPC|disp0[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y54_N26
cycloneive_lcell_comb \myprocessor|my_displayPC|disp0[2]~5 (
// Equation(s):
// \myprocessor|my_displayPC|disp0[2]~5_combout  = (\myprocessor|my_displayPC|disp0[2]~4_combout ) # (!\sw0~input_o )

	.dataa(gnd),
	.datab(\myprocessor|my_displayPC|disp0[2]~4_combout ),
	.datac(\sw0~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp0[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp0[2]~5 .lut_mask = 16'hCFCF;
defparam \myprocessor|my_displayPC|disp0[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y54_N12
cycloneive_lcell_comb \myprocessor|my_displayPC|disp0~6 (
// Equation(s):
// \myprocessor|my_displayPC|disp0~6_combout  = (\myprocessor|my_PC|bits:1:r~q  & ((\myprocessor|my_PC|bits:2:r~q  & (\myprocessor|my_PC|bits:0:r~q )) # (!\myprocessor|my_PC|bits:2:r~q  & (!\myprocessor|my_PC|bits:0:r~q  & \myprocessor|my_PC|bits:3:r~q )))) 
// # (!\myprocessor|my_PC|bits:1:r~q  & (!\myprocessor|my_PC|bits:3:r~q  & (\myprocessor|my_PC|bits:2:r~q  $ (\myprocessor|my_PC|bits:0:r~q ))))

	.dataa(\myprocessor|my_PC|bits:2:r~q ),
	.datab(\myprocessor|my_PC|bits:1:r~q ),
	.datac(\myprocessor|my_PC|bits:0:r~q ),
	.datad(\myprocessor|my_PC|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp0~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp0~6 .lut_mask = 16'h8492;
defparam \myprocessor|my_displayPC|disp0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y54_N6
cycloneive_lcell_comb \myprocessor|my_displayPC|disp0[3]~7 (
// Equation(s):
// \myprocessor|my_displayPC|disp0[3]~7_combout  = (\myprocessor|my_displayPC|disp0~6_combout ) # (!\sw0~input_o )

	.dataa(\myprocessor|my_displayPC|disp0~6_combout ),
	.datab(gnd),
	.datac(\sw0~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp0[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp0[3]~7 .lut_mask = 16'hAFAF;
defparam \myprocessor|my_displayPC|disp0[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y54_N8
cycloneive_lcell_comb \myprocessor|my_displayPC|disp0~8 (
// Equation(s):
// \myprocessor|my_displayPC|disp0~8_combout  = (\myprocessor|my_PC|bits:1:r~q  & (((\myprocessor|my_PC|bits:0:r~q  & !\myprocessor|my_PC|bits:3:r~q )))) # (!\myprocessor|my_PC|bits:1:r~q  & ((\myprocessor|my_PC|bits:2:r~q  & ((!\myprocessor|my_PC|bits:3:r~q 
// ))) # (!\myprocessor|my_PC|bits:2:r~q  & (\myprocessor|my_PC|bits:0:r~q ))))

	.dataa(\myprocessor|my_PC|bits:2:r~q ),
	.datab(\myprocessor|my_PC|bits:1:r~q ),
	.datac(\myprocessor|my_PC|bits:0:r~q ),
	.datad(\myprocessor|my_PC|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp0~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp0~8 .lut_mask = 16'h10F2;
defparam \myprocessor|my_displayPC|disp0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y54_N2
cycloneive_lcell_comb \myprocessor|my_displayPC|disp0[4]~9 (
// Equation(s):
// \myprocessor|my_displayPC|disp0[4]~9_combout  = (\myprocessor|my_displayPC|disp0~8_combout ) # (!\sw0~input_o )

	.dataa(gnd),
	.datab(\sw0~input_o ),
	.datac(\myprocessor|my_displayPC|disp0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp0[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp0[4]~9 .lut_mask = 16'hF3F3;
defparam \myprocessor|my_displayPC|disp0[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y54_N28
cycloneive_lcell_comb \myprocessor|my_displayPC|disp0[5]~10 (
// Equation(s):
// \myprocessor|my_displayPC|disp0[5]~10_combout  = (\myprocessor|my_PC|bits:2:r~q  & (\myprocessor|my_PC|bits:0:r~q  & (\myprocessor|my_PC|bits:1:r~q  $ (\myprocessor|my_PC|bits:3:r~q )))) # (!\myprocessor|my_PC|bits:2:r~q  & (!\myprocessor|my_PC|bits:3:r~q 
//  & ((\myprocessor|my_PC|bits:1:r~q ) # (\myprocessor|my_PC|bits:0:r~q ))))

	.dataa(\myprocessor|my_PC|bits:2:r~q ),
	.datab(\myprocessor|my_PC|bits:1:r~q ),
	.datac(\myprocessor|my_PC|bits:0:r~q ),
	.datad(\myprocessor|my_PC|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp0[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp0[5]~10 .lut_mask = 16'h20D4;
defparam \myprocessor|my_displayPC|disp0[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y54_N14
cycloneive_lcell_comb \myprocessor|my_displayPC|disp0[5]~11 (
// Equation(s):
// \myprocessor|my_displayPC|disp0[5]~11_combout  = (\myprocessor|my_displayPC|disp0[5]~10_combout ) # (!\sw0~input_o )

	.dataa(gnd),
	.datab(\myprocessor|my_displayPC|disp0[5]~10_combout ),
	.datac(\sw0~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp0[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp0[5]~11 .lut_mask = 16'hCFCF;
defparam \myprocessor|my_displayPC|disp0[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y54_N0
cycloneive_lcell_comb \myprocessor|my_displayPC|disp0~12 (
// Equation(s):
// \myprocessor|my_displayPC|disp0~12_combout  = (\myprocessor|my_PC|bits:0:r~q  & ((\myprocessor|my_PC|bits:3:r~q ) # (\myprocessor|my_PC|bits:2:r~q  $ (\myprocessor|my_PC|bits:1:r~q )))) # (!\myprocessor|my_PC|bits:0:r~q  & ((\myprocessor|my_PC|bits:1:r~q 
// ) # (\myprocessor|my_PC|bits:2:r~q  $ (\myprocessor|my_PC|bits:3:r~q ))))

	.dataa(\myprocessor|my_PC|bits:2:r~q ),
	.datab(\myprocessor|my_PC|bits:1:r~q ),
	.datac(\myprocessor|my_PC|bits:0:r~q ),
	.datad(\myprocessor|my_PC|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp0~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp0~12 .lut_mask = 16'hFD6E;
defparam \myprocessor|my_displayPC|disp0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y54_N18
cycloneive_lcell_comb \myprocessor|my_displayPC|disp0[6]~13 (
// Equation(s):
// \myprocessor|my_displayPC|disp0[6]~13_combout  = (!\sw0~input_o ) # (!\myprocessor|my_displayPC|disp0~12_combout )

	.dataa(gnd),
	.datab(\myprocessor|my_displayPC|disp0~12_combout ),
	.datac(\sw0~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_displayPC|disp0[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_displayPC|disp0[6]~13 .lut_mask = 16'h3F3F;
defparam \myprocessor|my_displayPC|disp0[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
