//------------------------------------------------------------------------------
// Company: 		 UIUC ECE Dept.
// Engineer:		 Stephen Kempf
//
// Create Date:    
// Design Name:    ECE 385 Lab 5 Given Code - SLC-3 top-level (Physical RAM)
// Module Name:    SLC3
//
// Comments:
//    Revised 03-22-2007
//    Spring 2007 Distribution
//    Revised 07-26-2013
//    Spring 2015 Distribution
//    Revised 09-22-2015 
//    Revised 06-09-2020
//	  Revised 03-02-2021
//------------------------------------------------------------------------------


module slc3(
	input logic [9:0] SW,
	input logic	Clk, Reset, Run, Continue,
	output logic [9:0] LED,
	input logic [15:0] Data_from_SRAM,
	output logic OE, WE,
	output logic [6:0] HEX0, HEX1, HEX2, HEX3,
	output logic [15:0] ADDR,
	output logic [15:0] Data_to_SRAM
);


// An array of 4-bit wires to connect the hex_drivers efficiently to wherever we want
// For Lab 1, they will direclty be connected to the IR register through an always_comb circuit
// For Lab 2, they will be patched into the MEM2IO module so that Memory-mapped IO can take place
logic [3:0] hex_4[3:0]; 
// HexDriver hex_drivers[3:0] (hex_4, {HEX3, HEX2, HEX1, HEX0});
// For week 1, put IR to hex drivers:

// This works thanks to http://stackoverflow.com/questions/1378159/verilog-can-we-have-an-array-of-custom-modules




// Internal connections
logic LD_MAR, LD_MDR, LD_IR, LD_BEN, LD_CC, LD_REG, LD_PC, LD_LED;
logic GatePC, GateMDR, GateALU, GateMARMUX;

// temp variables, keep or not, just for compilation
logic [15:0] ALUout, PC, DataMARMUX;

logic SR2MUX, ADDR1MUX, MARMUX;
logic BEN, MIO_EN, DRMUX, SR1MUX;
logic [1:0] PCMUX, ADDR2MUX, ALUK;
logic [15:0] MDR_In;
logic [15:0] MAR, MDR, IR;
logic [15:0] datapath;
logic [15:0] Data_to_CPU, Data_from_CPU, DataMDR;


HexDriver hex_drivers[3:0] ({IR[15:12], IR[11:8], IR[7:4], IR[3:0]}, {HEX3, HEX2, HEX1, HEX0});

// Connect MAR to ADDR, which is also connected as an input into MEM2IO
//	MEM2IO will determine what gets put onto Data_CPU (which serves as a potential
//	input into MDR)
//assign ADDR = MAR; // this is already done in MEM.sv
assign MIO_EN = OE;
// Connect everything to the data path (you have to figure out this part)
datapath d0 (.*,
	.DataPC(PC), 
	//.DataMDR(MDR_In), 
	.DataALU(ALUout), .DataMARMUX(DataMARMUX), // Different data
	.SelPC(GatePC), .SelMDR(GateMDR), .SelALU(GateALU), .SelMARMUX(GateMARMUX), // Data selected by DataBus one-hot signals
	.DataBus(datapath)
);

// Our SRAM and I/O controller (note, this plugs into MDR/MAR)

Mem2IO memory_subsystem(
    .*, .Reset(Reset), .ADDR(ADDR), .Switches(SW),
	 .OE(MIO_EN), .WE(WE), // Just assign OE and WE to wires in slc3
    .HEX0(hex_4[0][3:0]), .HEX1(hex_4[1][3:0]), .HEX2(hex_4[2][3:0]), .HEX3(hex_4[3][3:0]), //this line commented out for week1, replaced by following line:
	 //.HEX0(IR[15:12]), .HEX1(IR[11:8]), .HEX2(IR[7:4]), .HEX3(IR[3:0]),
    .Data_from_CPU(MDR), .Data_to_CPU(MDR_In),
    .Data_from_SRAM(Data_from_SRAM), .Data_to_SRAM(Data_to_SRAM)
);

// State machine, you need to fill in the code here as well
ISDU state_controller(
	.*, .Reset(Reset), .Run(Run), .Continue(Continue),
	.BEN(BEN), // Branch enable, make logic in slc3? Make module?
	.Opcode(IR[15:12]), .IR_5(IR[5]), .IR_11(IR[11]), // Takes in IR for instruction code and other parameters
	
	// The * takes care of all outputs that have same names as variables
	// so instantiation here should be good
	.Mem_OE(OE), .Mem_WE(WE)
);

ProgramCounter PCmodule(
	.*, // for Clk, LD_PC,, PCMUX, and PC
	.MARMUX(dataMARMUX), .datapath(datapath)
);



MDR_M MDRinstance (
	.*,
	.BUS(datapath));

//MAR I/O
/*
should be taken care of by .*
LD_MAR;
ADDR;
Data_to_CPU,
GateMDR,
Data_from_CPU;
*/


// SRAM WE register
//logic SRAM_WE_In, SRAM_WE;
//// SRAM WE synchronizer
//always_ff @(posedge Clk or posedge Reset_ah)
//begin
//	if (Reset_ah) SRAM_WE <= 1'b1; //resets to 1
//	else 
//		SRAM_WE <= SRAM_WE_In;
//end

	
endmodule
