5 stage MIPS processor. Detailed description at http://alexander.soto.io/mips-processor

Files in 447rtl were written for CMU's Computer Architecture Class (18-447). Files in rtl are the core Verilog files. Files in sw are software test files, along with a small kernel and TLB miss handler.

This product includes software developed by Carnegie Mellon University. 
Copyright (c) 2004 by Babak Falsafi and James Hoe,
Computer Architecture Lab at Carnegie Mellon (CALCM), 
Carnegie Mellon University.
