// Seed: 1015187344
module module_0;
  uwire id_1;
  reg   id_2;
  assign id_1 = 1;
  reg id_3;
  assign id_1 = id_1;
  supply0 id_4;
  initial
    @(id_3, posedge id_2 or posedge 1 == id_2)
    fork
      disable id_5;
      id_5 <= id_4 - 1;
      id_2 = id_5;
    join
  id_6(
      'b0, 1
  );
  wire id_7;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0
);
  wire id_2;
endmodule
module module_3 (
    input tri0 id_0,
    input tri1 id_1,
    output tri0 id_2,
    input tri id_3,
    output uwire id_4,
    output uwire id_5,
    input wand id_6,
    output wor id_7,
    output supply0 id_8,
    output uwire id_9,
    input uwire id_10,
    input tri1 id_11,
    output wire id_12,
    input tri1 id_13,
    input supply1 id_14,
    input tri id_15,
    input wor id_16,
    output tri id_17
);
  wire id_19;
  module_2 modCall_1 (id_0);
  wire id_20;
endmodule
