\doxysection{D\+:/\+Projects/\+Raspberrypi\+\_\+pico/pico\+\_\+freertos\+\_\+final/freertos\+\_\+pico2/pico\+\_\+freertos/\+Free\+RTOS-\/\+Kernel/portable/\+IAR/\+Atmel\+SAM7\+S64/port.c File Reference}
\hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c}{}\label{_i_a_r_2_atmel_s_a_m7_s64_2port_8c}\index{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/IAR/AtmelSAM7S64/port.c@{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/IAR/AtmelSAM7S64/port.c}}
{\ttfamily \#include $<$stdlib.\+h$>$}\newline
{\ttfamily \#include "{}Free\+RTOS.\+h"{}}\newline
{\ttfamily \#include "{}task.\+h"{}}\newline
Include dependency graph for port.\+c\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{_i_a_r_2_atmel_s_a_m7_s64_2port_8c__incl}
\end{center}
\end{figure}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_a153b1b0b2476d5fea865a32e6d27027d}{port\+INITIAL\+\_\+\+SPSR}}~( ( \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\+Type\+\_\+t}} ) 0x1f )      /\texorpdfstring{$\ast$}{*} System mode, ARM mode, interrupts enabled. \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_a156ba74bc35da2293a2482ab4195183b}{port\+THUMB\+\_\+\+MODE\+\_\+\+BIT}}~( ( \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\+Type\+\_\+t}} ) 0x20 )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_a4a09bb6297fbc0a50ed78a132ff9f0fe}{port\+INSTRUCTION\+\_\+\+SIZE}}~( ( \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\+Type\+\_\+t}} ) 4 )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_ac8ebc81d6d06194e138f7469e73c7e9f}{port\+PIT\+\_\+\+CLOCK\+\_\+\+DIVISOR}}~( ( uint32\+\_\+t ) 16 )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_a2d4bfcfe77c1d526880a32b37f3b93a3}{port\+PIT\+\_\+\+COUNTER\+\_\+\+VALUE}}~( ( ( \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2coverity_2_free_r_t_o_s_config_8h_aa68082df879e6fc96bcb9b26513639e7}{config\+CPU\+\_\+\+CLOCK\+\_\+\+HZ}} / \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2port_8c_ac8ebc81d6d06194e138f7469e73c7e9f}{port\+PIT\+\_\+\+CLOCK\+\_\+\+DIVISOR}} ) / 1000\+UL ) \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a554d9322ce7f698a86a22b21234bd8cd}{port\+TICK\+\_\+\+PERIOD\+\_\+\+MS}} )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_ab7c7cbbda4fb9a253c7e5086071db162}{port\+NO\+\_\+\+CRITICAL\+\_\+\+NESTING}}~( ( uint32\+\_\+t ) 0 )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_a3230887f4c3f901b75a9539e0d78f575}{port\+INT\+\_\+\+LEVEL\+\_\+\+SENSITIVE}}~0
\item 
\#define \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_a038863bde1f42af8e4252b68e47277b4}{port\+PIT\+\_\+\+ENABLE}}~( ( uint16\+\_\+t ) 0x1 $<$$<$ 24 )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_a08ab55fbcf6ed73fc3c8b368c481f2e0}{port\+PIT\+\_\+\+INT\+\_\+\+ENABLE}}~( ( uint16\+\_\+t ) 0x1 $<$$<$ 25 )
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\+Type\+\_\+t}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_aec89de59377079f7dc6a71dfbefd9a6f}{px\+Port\+Initialise\+Stack}} (\mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\+Type\+\_\+t}} \texorpdfstring{$\ast$}{*}px\+Top\+Of\+Stack, \mbox{\hyperlink{projdefs_8h_a0ab243e55144f5278d263729530dac14}{Task\+Function\+\_\+t}} px\+Code, void \texorpdfstring{$\ast$}{*}pv\+Parameters)
\item 
\mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a46fb21e00ae0729d7515c0fbf2269796}{Base\+Type\+\_\+t}} \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_ade5a8c6666e7413a0355cc252029c5c6}{x\+Port\+Start\+Scheduler}} (void)
\item 
void \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_af76f3c0b44c5b5c06fc046a4ee1a6423}{v\+Port\+End\+Scheduler}} (void)
\begin{DoxyCompactList}\small\item\em End the Free\+RTOS scheduler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_a2ed3554a3de09a3bd09d396ee081ab69}{v\+Port\+Enter\+Critical}} (void)
\begin{DoxyCompactList}\small\item\em Enter critical section. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_aed20ada05b957181a0de042802a82a5b}{v\+Port\+Exit\+Critical}} (void)
\begin{DoxyCompactList}\small\item\em Exit critical section. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_abd5c4f2fdb773b389a89cf1bb14f22c8}{ul\+Critical\+Nesting}} = ( uint32\+\_\+t ) 9999
\begin{DoxyCompactList}\small\item\em Variable used to keep track of critical section nesting. \end{DoxyCompactList}\end{DoxyCompactItemize}


\label{doc-define-members}
\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_doc-define-members}
\doxysubsection{Macro Definition Documentation}
\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_a153b1b0b2476d5fea865a32e6d27027d}\index{port.c@{port.c}!portINITIAL\_SPSR@{portINITIAL\_SPSR}}
\index{portINITIAL\_SPSR@{portINITIAL\_SPSR}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portINITIAL\_SPSR}{portINITIAL\_SPSR}}
{\footnotesize\ttfamily \label{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_a153b1b0b2476d5fea865a32e6d27027d} 
\#define port\+INITIAL\+\_\+\+SPSR~( ( \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\+Type\+\_\+t}} ) 0x1f )      /\texorpdfstring{$\ast$}{*} System mode, ARM mode, interrupts enabled. \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00042}{42}} of file \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_a4a09bb6297fbc0a50ed78a132ff9f0fe}\index{port.c@{port.c}!portINSTRUCTION\_SIZE@{portINSTRUCTION\_SIZE}}
\index{portINSTRUCTION\_SIZE@{portINSTRUCTION\_SIZE}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portINSTRUCTION\_SIZE}{portINSTRUCTION\_SIZE}}
{\footnotesize\ttfamily \label{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_a4a09bb6297fbc0a50ed78a132ff9f0fe} 
\#define port\+INSTRUCTION\+\_\+\+SIZE~( ( \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\+Type\+\_\+t}} ) 4 )}



Definition at line \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00044}{44}} of file \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_a3230887f4c3f901b75a9539e0d78f575}\index{port.c@{port.c}!portINT\_LEVEL\_SENSITIVE@{portINT\_LEVEL\_SENSITIVE}}
\index{portINT\_LEVEL\_SENSITIVE@{portINT\_LEVEL\_SENSITIVE}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portINT\_LEVEL\_SENSITIVE}{portINT\_LEVEL\_SENSITIVE}}
{\footnotesize\ttfamily \label{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_a3230887f4c3f901b75a9539e0d78f575} 
\#define port\+INT\+\_\+\+LEVEL\+\_\+\+SENSITIVE~0}



Definition at line \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00054}{54}} of file \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_ab7c7cbbda4fb9a253c7e5086071db162}\index{port.c@{port.c}!portNO\_CRITICAL\_NESTING@{portNO\_CRITICAL\_NESTING}}
\index{portNO\_CRITICAL\_NESTING@{portNO\_CRITICAL\_NESTING}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portNO\_CRITICAL\_NESTING}{portNO\_CRITICAL\_NESTING}}
{\footnotesize\ttfamily \label{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_ab7c7cbbda4fb9a253c7e5086071db162} 
\#define port\+NO\+\_\+\+CRITICAL\+\_\+\+NESTING~( ( uint32\+\_\+t ) 0 )}



Definition at line \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00051}{51}} of file \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_ac8ebc81d6d06194e138f7469e73c7e9f}\index{port.c@{port.c}!portPIT\_CLOCK\_DIVISOR@{portPIT\_CLOCK\_DIVISOR}}
\index{portPIT\_CLOCK\_DIVISOR@{portPIT\_CLOCK\_DIVISOR}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portPIT\_CLOCK\_DIVISOR}{portPIT\_CLOCK\_DIVISOR}}
{\footnotesize\ttfamily \label{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_ac8ebc81d6d06194e138f7469e73c7e9f} 
\#define port\+PIT\+\_\+\+CLOCK\+\_\+\+DIVISOR~( ( uint32\+\_\+t ) 16 )}



Definition at line \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00047}{47}} of file \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_a2d4bfcfe77c1d526880a32b37f3b93a3}\index{port.c@{port.c}!portPIT\_COUNTER\_VALUE@{portPIT\_COUNTER\_VALUE}}
\index{portPIT\_COUNTER\_VALUE@{portPIT\_COUNTER\_VALUE}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portPIT\_COUNTER\_VALUE}{portPIT\_COUNTER\_VALUE}}
{\footnotesize\ttfamily \label{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_a2d4bfcfe77c1d526880a32b37f3b93a3} 
\#define port\+PIT\+\_\+\+COUNTER\+\_\+\+VALUE~( ( ( \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2coverity_2_free_r_t_o_s_config_8h_aa68082df879e6fc96bcb9b26513639e7}{config\+CPU\+\_\+\+CLOCK\+\_\+\+HZ}} / \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2port_8c_ac8ebc81d6d06194e138f7469e73c7e9f}{port\+PIT\+\_\+\+CLOCK\+\_\+\+DIVISOR}} ) / 1000\+UL ) \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a554d9322ce7f698a86a22b21234bd8cd}{port\+TICK\+\_\+\+PERIOD\+\_\+\+MS}} )}



Definition at line \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00048}{48}} of file \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_a038863bde1f42af8e4252b68e47277b4}\index{port.c@{port.c}!portPIT\_ENABLE@{portPIT\_ENABLE}}
\index{portPIT\_ENABLE@{portPIT\_ENABLE}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portPIT\_ENABLE}{portPIT\_ENABLE}}
{\footnotesize\ttfamily \label{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_a038863bde1f42af8e4252b68e47277b4} 
\#define port\+PIT\+\_\+\+ENABLE~( ( uint16\+\_\+t ) 0x1 $<$$<$ 24 )}



Definition at line \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00055}{55}} of file \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_a08ab55fbcf6ed73fc3c8b368c481f2e0}\index{port.c@{port.c}!portPIT\_INT\_ENABLE@{portPIT\_INT\_ENABLE}}
\index{portPIT\_INT\_ENABLE@{portPIT\_INT\_ENABLE}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portPIT\_INT\_ENABLE}{portPIT\_INT\_ENABLE}}
{\footnotesize\ttfamily \label{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_a08ab55fbcf6ed73fc3c8b368c481f2e0} 
\#define port\+PIT\+\_\+\+INT\+\_\+\+ENABLE~( ( uint16\+\_\+t ) 0x1 $<$$<$ 25 )}



Definition at line \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00056}{56}} of file \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_a156ba74bc35da2293a2482ab4195183b}\index{port.c@{port.c}!portTHUMB\_MODE\_BIT@{portTHUMB\_MODE\_BIT}}
\index{portTHUMB\_MODE\_BIT@{portTHUMB\_MODE\_BIT}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portTHUMB\_MODE\_BIT}{portTHUMB\_MODE\_BIT}}
{\footnotesize\ttfamily \label{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_a156ba74bc35da2293a2482ab4195183b} 
\#define port\+THUMB\+\_\+\+MODE\+\_\+\+BIT~( ( \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\+Type\+\_\+t}} ) 0x20 )}



Definition at line \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00043}{43}} of file \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source}{port.\+c}}.



\label{doc-func-members}
\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_doc-func-members}
\doxysubsection{Function Documentation}
\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_aec89de59377079f7dc6a71dfbefd9a6f}\index{port.c@{port.c}!pxPortInitialiseStack@{pxPortInitialiseStack}}
\index{pxPortInitialiseStack@{pxPortInitialiseStack}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{pxPortInitialiseStack()}{pxPortInitialiseStack()}}
{\footnotesize\ttfamily \label{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_aec89de59377079f7dc6a71dfbefd9a6f} 
\mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\+Type\+\_\+t}} \texorpdfstring{$\ast$}{*} px\+Port\+Initialise\+Stack (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\+Type\+\_\+t}} \texorpdfstring{$\ast$}{*}}]{px\+Top\+Of\+Stack}{, }\item[{\mbox{\hyperlink{projdefs_8h_a0ab243e55144f5278d263729530dac14}{Task\+Function\+\_\+t}}}]{px\+Code}{, }\item[{void \texorpdfstring{$\ast$}{*}}]{pv\+Parameters}{}\end{DoxyParamCaption})}



Definition at line \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00075}{75}} of file \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_af76f3c0b44c5b5c06fc046a4ee1a6423}\index{port.c@{port.c}!vPortEndScheduler@{vPortEndScheduler}}
\index{vPortEndScheduler@{vPortEndScheduler}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{vPortEndScheduler()}{vPortEndScheduler()}}
{\footnotesize\ttfamily \label{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_af76f3c0b44c5b5c06fc046a4ee1a6423} 
void v\+Port\+End\+Scheduler (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



End the Free\+RTOS scheduler. 

Not implemented on this port. 

Definition at line \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00166}{166}} of file \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_a2ed3554a3de09a3bd09d396ee081ab69}\index{port.c@{port.c}!vPortEnterCritical@{vPortEnterCritical}}
\index{vPortEnterCritical@{vPortEnterCritical}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{vPortEnterCritical()}{vPortEnterCritical()}}
{\footnotesize\ttfamily \label{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_a2ed3554a3de09a3bd09d396ee081ab69} 
void v\+Port\+Enter\+Critical (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Enter critical section. 



Definition at line \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00225}{225}} of file \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_aed20ada05b957181a0de042802a82a5b}\index{port.c@{port.c}!vPortExitCritical@{vPortExitCritical}}
\index{vPortExitCritical@{vPortExitCritical}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{vPortExitCritical()}{vPortExitCritical()}}
{\footnotesize\ttfamily \label{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_aed20ada05b957181a0de042802a82a5b} 
void v\+Port\+Exit\+Critical (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Exit critical section. 



Definition at line \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00237}{237}} of file \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_ade5a8c6666e7413a0355cc252029c5c6}\index{port.c@{port.c}!xPortStartScheduler@{xPortStartScheduler}}
\index{xPortStartScheduler@{xPortStartScheduler}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{xPortStartScheduler()}{xPortStartScheduler()}}
{\footnotesize\ttfamily \label{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_ade5a8c6666e7413a0355cc252029c5c6} 
\mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a46fb21e00ae0729d7515c0fbf2269796}{Base\+Type\+\_\+t}} x\+Port\+Start\+Scheduler (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Definition at line \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00150}{150}} of file \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source}{port.\+c}}.

Here is the call graph for this function\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_ade5a8c6666e7413a0355cc252029c5c6_cgraph}
\end{center}
\end{figure}


\label{doc-var-members}
\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_doc-var-members}
\doxysubsection{Variable Documentation}
\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_abd5c4f2fdb773b389a89cf1bb14f22c8}\index{port.c@{port.c}!ulCriticalNesting@{ulCriticalNesting}}
\index{ulCriticalNesting@{ulCriticalNesting}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{ulCriticalNesting}{ulCriticalNesting}}
{\footnotesize\ttfamily \label{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_abd5c4f2fdb773b389a89cf1bb14f22c8} 
uint32\+\_\+t ul\+Critical\+Nesting = ( uint32\+\_\+t ) 9999}



Variable used to keep track of critical section nesting. 

This variable is stored as part of the task context and must be initialised to a non zero value to ensure interrupts don\textquotesingle{}t inadvertently become unmasked before the scheduler starts. As it is stored as part of the task context, it will be set to 0 when the first task is started. 

Definition at line \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00065}{65}} of file \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source}{port.\+c}}.

