#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Apr 22 09:14:17 2021
# Process ID: 144904
# Current directory: D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.runs/synth_1
# Command line: vivado.exe -log Top_Design.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Design.tcl
# Log file: D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.runs/synth_1/Top_Design.vds
# Journal file: D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_Design.tcl -notrace
Command: synth_design -top Top_Design -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 142508 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 873.906 ; gain = 235.184
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_Design' [D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/sources_1/imports/new/Top_Design.vhd:51]
INFO: [Synth 8-3491] module 'Clock_Divider' declared at 'D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/sources_1/imports/new/Clock_Divider.vhd:34' bound to instance 'Inst_Clock_Divider' of component 'Clock_Divider' [D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/sources_1/imports/new/Top_Design.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Clock_Divider' [D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/sources_1/imports/new/Clock_Divider.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Clock_Divider' (1#1) [D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/sources_1/imports/new/Clock_Divider.vhd:39]
INFO: [Synth 8-3491] module 'Graphics_Controller' declared at 'D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/sources_1/imports/new/Graphics_Controller.vhd:34' bound to instance 'Inst_Graphics_Controller' of component 'Graphics_Controller' [D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/sources_1/imports/new/Top_Design.vhd:99]
INFO: [Synth 8-638] synthesizing module 'Graphics_Controller' [D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/sources_1/imports/new/Graphics_Controller.vhd:47]
WARNING: [Synth 8-614] signal 'Last_Left_State' is read in the process but is not in the sensitivity list [D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/sources_1/imports/new/Graphics_Controller.vhd:67]
WARNING: [Synth 8-614] signal 'H_Location' is read in the process but is not in the sensitivity list [D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/sources_1/imports/new/Graphics_Controller.vhd:67]
WARNING: [Synth 8-614] signal 'Last_Right_State' is read in the process but is not in the sensitivity list [D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/sources_1/imports/new/Graphics_Controller.vhd:67]
WARNING: [Synth 8-614] signal 'Last_Up_State' is read in the process but is not in the sensitivity list [D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/sources_1/imports/new/Graphics_Controller.vhd:67]
WARNING: [Synth 8-614] signal 'V_Location' is read in the process but is not in the sensitivity list [D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/sources_1/imports/new/Graphics_Controller.vhd:67]
WARNING: [Synth 8-614] signal 'Last_Down_State' is read in the process but is not in the sensitivity list [D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/sources_1/imports/new/Graphics_Controller.vhd:67]
WARNING: [Synth 8-614] signal 'H_Location' is read in the process but is not in the sensitivity list [D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/sources_1/imports/new/Graphics_Controller.vhd:103]
WARNING: [Synth 8-614] signal 'V_Location' is read in the process but is not in the sensitivity list [D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/sources_1/imports/new/Graphics_Controller.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'Graphics_Controller' (2#1) [D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/sources_1/imports/new/Graphics_Controller.vhd:47]
INFO: [Synth 8-3491] module 'VGA_Controller' declared at 'D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/sources_1/imports/new/VGA_Controller.vhd:34' bound to instance 'Inst_VGA_Controller' of component 'VGA_Controller' [D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/sources_1/imports/new/Top_Design.vhd:111]
INFO: [Synth 8-638] synthesizing module 'VGA_Controller' [D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/sources_1/imports/new/VGA_Controller.vhd:48]
WARNING: [Synth 8-614] signal 'Color_Enable' is read in the process but is not in the sensitivity list [D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/sources_1/imports/new/VGA_Controller.vhd:161]
WARNING: [Synth 8-614] signal 'I_Red' is read in the process but is not in the sensitivity list [D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/sources_1/imports/new/VGA_Controller.vhd:161]
WARNING: [Synth 8-614] signal 'I_Green' is read in the process but is not in the sensitivity list [D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/sources_1/imports/new/VGA_Controller.vhd:161]
WARNING: [Synth 8-614] signal 'I_Blue' is read in the process but is not in the sensitivity list [D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/sources_1/imports/new/VGA_Controller.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'VGA_Controller' (3#1) [D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/sources_1/imports/new/VGA_Controller.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Top_Design' (4#1) [D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/sources_1/imports/new/Top_Design.vhd:51]
WARNING: [Synth 8-3331] design Top_Design has unconnected port I_Red[3]
WARNING: [Synth 8-3331] design Top_Design has unconnected port I_Red[2]
WARNING: [Synth 8-3331] design Top_Design has unconnected port I_Red[1]
WARNING: [Synth 8-3331] design Top_Design has unconnected port I_Red[0]
WARNING: [Synth 8-3331] design Top_Design has unconnected port I_Green[3]
WARNING: [Synth 8-3331] design Top_Design has unconnected port I_Green[2]
WARNING: [Synth 8-3331] design Top_Design has unconnected port I_Green[1]
WARNING: [Synth 8-3331] design Top_Design has unconnected port I_Green[0]
WARNING: [Synth 8-3331] design Top_Design has unconnected port I_Blue[3]
WARNING: [Synth 8-3331] design Top_Design has unconnected port I_Blue[2]
WARNING: [Synth 8-3331] design Top_Design has unconnected port I_Blue[1]
WARNING: [Synth 8-3331] design Top_Design has unconnected port I_Blue[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 946.109 ; gain = 307.387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 946.109 ; gain = 307.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 946.109 ; gain = 307.387
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 946.109 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/constrs_1/imports/Xilinx/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/constrs_1/imports/Xilinx/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/constrs_1/imports/Xilinx/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Design_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Design_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1039.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1039.516 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1039.516 ; gain = 400.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1039.516 ; gain = 400.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1039.516 ; gain = 400.793
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'V_Location_reg' [D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/sources_1/imports/new/Graphics_Controller.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'H_Location_reg' [D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/sources_1/imports/new/Graphics_Controller.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'Last_Down_State_reg' [D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/sources_1/imports/new/Graphics_Controller.vhd:94]
WARNING: [Synth 8-327] inferring latch for variable 'Last_Up_State_reg' [D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/sources_1/imports/new/Graphics_Controller.vhd:87]
WARNING: [Synth 8-327] inferring latch for variable 'Last_Right_State_reg' [D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/sources_1/imports/new/Graphics_Controller.vhd:80]
WARNING: [Synth 8-327] inferring latch for variable 'Last_Left_State_reg' [D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.srcs/sources_1/imports/new/Graphics_Controller.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1039.516 ; gain = 400.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Clock_Divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Graphics_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module VGA_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Top_Design has unconnected port I_Red[3]
WARNING: [Synth 8-3331] design Top_Design has unconnected port I_Red[2]
WARNING: [Synth 8-3331] design Top_Design has unconnected port I_Red[1]
WARNING: [Synth 8-3331] design Top_Design has unconnected port I_Red[0]
WARNING: [Synth 8-3331] design Top_Design has unconnected port I_Green[3]
WARNING: [Synth 8-3331] design Top_Design has unconnected port I_Green[2]
WARNING: [Synth 8-3331] design Top_Design has unconnected port I_Green[1]
WARNING: [Synth 8-3331] design Top_Design has unconnected port I_Green[0]
WARNING: [Synth 8-3331] design Top_Design has unconnected port I_Blue[3]
WARNING: [Synth 8-3331] design Top_Design has unconnected port I_Blue[2]
WARNING: [Synth 8-3331] design Top_Design has unconnected port I_Blue[1]
WARNING: [Synth 8-3331] design Top_Design has unconnected port I_Blue[0]
WARNING: [Synth 8-3332] Sequential element (Inst_Graphics_Controller/Last_Down_State_reg) is unused and will be removed from module Top_Design.
WARNING: [Synth 8-3332] Sequential element (Inst_Graphics_Controller/Last_Up_State_reg) is unused and will be removed from module Top_Design.
WARNING: [Synth 8-3332] Sequential element (Inst_Graphics_Controller/Last_Right_State_reg) is unused and will be removed from module Top_Design.
WARNING: [Synth 8-3332] Sequential element (Inst_Graphics_Controller/Last_Left_State_reg) is unused and will be removed from module Top_Design.
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[17]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[17]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[19]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[19]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[20]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[20]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[21]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[21]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[22]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[22]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[23]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[23]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[24]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[24]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[25]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[25]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[26]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[26]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[27]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[27]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[28]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[28]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[29]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[29]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[30]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[30]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[31]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/V_Location_reg[31]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[17]  is always disabled
WARNING: [Synth 8-264] enable of latch \Inst_Graphics_Controller/H_Location_reg[17]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1039.516 ; gain = 400.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1039.516 ; gain = 400.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1045.445 ; gain = 406.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1046.234 ; gain = 407.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1052.910 ; gain = 414.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1052.910 ; gain = 414.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1052.910 ; gain = 414.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1052.910 ; gain = 414.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1052.910 ; gain = 414.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1052.910 ; gain = 414.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |    10|
|4     |LUT2   |    25|
|5     |LUT3   |    23|
|6     |LUT4   |     5|
|7     |LUT5   |    12|
|8     |LUT6   |     8|
|9     |FDRE   |    29|
|10    |FDSE   |     2|
|11    |LDC    |     4|
|12    |IBUF   |     1|
|13    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+--------------------+------+
|      |Instance                   |Module              |Cells |
+------+---------------------------+--------------------+------+
|1     |top                        |                    |   147|
|2     |  Inst_Clock_Divider       |Clock_Divider       |     6|
|3     |  Inst_Graphics_Controller |Graphics_Controller |    16|
|4     |  Inst_VGA_Controller      |VGA_Controller      |   108|
+------+---------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1052.910 ; gain = 414.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 162 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1052.910 ; gain = 320.781
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1052.910 ; gain = 414.188
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1052.910 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1062.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 146 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1062.152 ; gain = 732.043
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1062.152 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.runs/synth_1/Top_Design.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Design_utilization_synth.rpt -pb Top_Design_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 22 09:15:19 2021...
