/****************************************************************************
* The confidential and proprietary information contained in this file may    *
* only be used by a person authorised under and to the extent permitted      *
* by a subsisting licensing agreement from ARM Limited or its affiliates.    *
* 	(C) COPYRIGHT [2001-2016] ARM Limited or its affiliates.	     *
*	    ALL RIGHTS RESERVED						     *
* This entire notice must be reproduced on all copies of this file           *
* and copies of this file may only be made by a person if such person is     *
* permitted to do so under the terms of a subsisting license agreement       *
* from ARM Limited or its affiliates.					     *
*****************************************************************************/

#ifndef __DX_NVM_H__
#define __DX_NVM_H__
// --------------------------------------
// BLOCK: NVM
// --------------------------------------
#define DX_HOST_DCU_EN_REG_OFFSET 	0xF64UL 
#define DX_HOST_DCU_EN_DEBUG_DOMAINS_BIT_SHIFT 	0x0UL
#define DX_HOST_DCU_EN_DEBUG_DOMAINS_BIT_SIZE 	0x1FUL
#define DX_HOST_DCU_EN_LOCK_BIT_BIT_SHIFT 	0x1FUL
#define DX_HOST_DCU_EN_LOCK_BIT_BIT_SIZE 	0x1UL
#define DX_HOST_SECURE_TIMER_BIST_KICK_REG_OFFSET 	0xF68UL 
#define DX_HOST_SECURE_TIMER_BIST_KICK_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_SECURE_TIMER_BIST_KICK_VALUE_BIT_SIZE 	0x1UL
#define DX_HOST_SECURE_TIMER_BIST_VAL_REG_OFFSET 	0xF6CUL 
#define DX_HOST_SECURE_TIMER_BIST_VAL_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_SECURE_TIMER_BIST_VAL_VALUE_BIT_SIZE 	0x10UL
#define DX_HOST_CC_AO_TEST_REG_OFFSET 	0xF70UL 
#define DX_HOST_CC_AO_TEST_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_CC_AO_TEST_VALUE_BIT_SIZE 	0x1UL
#define DX_HOST_LOW_RES_SECURE_TIMER_RST_REG_OFFSET 	0xF74UL 
#define DX_HOST_LOW_RES_SECURE_TIMER_RST_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_LOW_RES_SECURE_TIMER_RST_VALUE_BIT_SIZE 	0x1UL
#define DX_HOST_LOW_RES_SECURE_TIMER_0_REG_OFFSET 	0xF78UL 
#define DX_HOST_LOW_RES_SECURE_TIMER_0_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_LOW_RES_SECURE_TIMER_0_VALUE_BIT_SIZE 	0x20UL
#define DX_HOST_LOW_RES_SECURE_TIMER_1_REG_OFFSET 	0xF7CUL 
#define DX_HOST_LOW_RES_SECURE_TIMER_1_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_LOW_RES_SECURE_TIMER_1_VALUE_BIT_SIZE 	0x20UL
#define DX_HOST_HIGH_RES_SECURE_TIMER_RST_REG_OFFSET 	0xF80UL 
#define DX_HOST_HIGH_RES_SECURE_TIMER_RST_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_HIGH_RES_SECURE_TIMER_RST_VALUE_BIT_SIZE 	0x1UL
#define DX_HOST_HIGH_RES_SECURE_TIMER_0_REG_OFFSET 	0xF84UL 
#define DX_HOST_HIGH_RES_SECURE_TIMER_0_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_HIGH_RES_SECURE_TIMER_0_VALUE_BIT_SIZE 	0x20UL
#define DX_HOST_HIGH_RES_SECURE_TIMER_1_REG_OFFSET 	0xF88UL 
#define DX_HOST_HIGH_RES_SECURE_TIMER_1_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_HIGH_RES_SECURE_TIMER_1_VALUE_BIT_SIZE 	0x8UL
#define DX_HOST_HIGH_RES_SECURE_TIMER_TH_0_REG_OFFSET 	0xF8CUL 
#define DX_HOST_HIGH_RES_SECURE_TIMER_TH_0_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_HIGH_RES_SECURE_TIMER_TH_0_VALUE_BIT_SIZE 	0x20UL
#define DX_HOST_HIGH_RES_SECURE_TIMER_TH_1_REG_OFFSET 	0xF90UL 
#define DX_HOST_HIGH_RES_SECURE_TIMER_TH_1_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_HIGH_RES_SECURE_TIMER_TH_1_VALUE_BIT_SIZE 	0x8UL
#define DX_HOST_LATCHED_EXTERNAL_TIMER_0_REG_OFFSET 	0xF94UL 
#define DX_HOST_LATCHED_EXTERNAL_TIMER_0_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_LATCHED_EXTERNAL_TIMER_0_VALUE_BIT_SIZE 	0x20UL
#define DX_HOST_LATCHED_EXTERNAL_TIMER_1_REG_OFFSET 	0xF98UL 
#define DX_HOST_LATCHED_EXTERNAL_TIMER_1_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_LATCHED_EXTERNAL_TIMER_1_VALUE_BIT_SIZE 	0x20UL
#define DX_NVM_CC_BOOT_REG_OFFSET 	0xFA0UL 
#define DX_NVM_CC_BOOT_LARGE_RKEK_LOCAL_BIT_SHIFT 	0x1UL
#define DX_NVM_CC_BOOT_LARGE_RKEK_LOCAL_BIT_SIZE 	0x1UL
#define DX_NVM_CC_BOOT_HASH_IN_FUSES_LOCAL_BIT_SHIFT 	0x2UL
#define DX_NVM_CC_BOOT_HASH_IN_FUSES_LOCAL_BIT_SIZE 	0x1UL
#define DX_HOST_AIB_ADDR_REG_REG_OFFSET 	0xFA4UL 
#define DX_HOST_AIB_ADDR_REG_HOST_AIB_ADDR_REG_BIT_SHIFT 	0x0UL
#define DX_HOST_AIB_ADDR_REG_HOST_AIB_ADDR_REG_BIT_SIZE 	0xCUL
#define DX_HOST_AIB_ADDR_REG_READ_ACCESS_BIT_SHIFT 	0x10UL
#define DX_HOST_AIB_ADDR_REG_READ_ACCESS_BIT_SIZE 	0x1UL
#define DX_HOST_AIB_ADDR_REG_WRITE_ACCESS_BIT_SHIFT 	0x11UL
#define DX_HOST_AIB_ADDR_REG_WRITE_ACCESS_BIT_SIZE 	0x1UL
#define DX_HOST_AIB_WDATA_REG_REG_OFFSET 	0xFA8UL 
#define DX_HOST_AIB_WDATA_REG_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_AIB_WDATA_REG_VALUE_BIT_SIZE 	0x20UL
#define DX_HOST_AIB_RDATA_REG_REG_OFFSET 	0xFACUL 
#define DX_HOST_AIB_RDATA_REG_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_AIB_RDATA_REG_VALUE_BIT_SIZE 	0x20UL
#define DX_AIB_FUSE_PROG_COMPLETED_REG_OFFSET 	0xFB0UL 
#define DX_AIB_FUSE_PROG_COMPLETED_VALUE_BIT_SHIFT 	0x0UL
#define DX_AIB_FUSE_PROG_COMPLETED_VALUE_BIT_SIZE 	0x1UL
#define DX_AIB_FUSE_ACK_REG_OFFSET 	0xFB4UL 
#define DX_AIB_FUSE_ACK_VALUE_BIT_SHIFT 	0x0UL
#define DX_AIB_FUSE_ACK_VALUE_BIT_SIZE 	0x1UL
#define DX_AIB_DEBUG_STATUS_REG_OFFSET 	0xFB8UL 
#define DX_AIB_DEBUG_STATUS_VALUE_BIT_SHIFT 	0x0UL
#define DX_AIB_DEBUG_STATUS_VALUE_BIT_SIZE 	0x1UL
#define DX_LCS_IS_VALID_REG_OFFSET 	0xFBCUL 
#define DX_LCS_IS_VALID_VALUE_BIT_SHIFT 	0x0UL
#define DX_LCS_IS_VALID_VALUE_BIT_SIZE 	0x1UL
#define DX_HOST_SESSION_KEY0_REG_OFFSET 	0xFC0UL 
#define DX_HOST_SESSION_KEY0_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_SESSION_KEY0_VALUE_BIT_SIZE 	0x20UL
#define DX_HOST_SESSION_KEY1_REG_OFFSET 	0xFC4UL 
#define DX_HOST_SESSION_KEY1_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_SESSION_KEY1_VALUE_BIT_SIZE 	0x20UL
#define DX_HOST_SESSION_KEY2_REG_OFFSET 	0xFC8UL 
#define DX_HOST_SESSION_KEY2_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_SESSION_KEY2_VALUE_BIT_SIZE 	0x20UL
#define DX_HOST_SESSION_KEY3_REG_OFFSET 	0xFCCUL 
#define DX_HOST_SESSION_KEY3_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_SESSION_KEY3_VALUE_BIT_SIZE 	0x20UL
#define DX_HOST_SESSION_KEY_IS_VALID_REG_OFFSET 	0xFD0UL 
#define DX_HOST_SESSION_KEY_IS_VALID_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_SESSION_KEY_IS_VALID_VALUE_BIT_SIZE 	0x1UL
#define DX_LCS_REG_REG_OFFSET 	0xFD4UL 
#define DX_LCS_REG_LCS_REG_BIT_SHIFT 	0x0UL
#define DX_LCS_REG_LCS_REG_BIT_SIZE 	0x8UL
#define DX_LCS_REG_ERROR_KDR_ZERO_CNT_BIT_SHIFT 	0x8UL
#define DX_LCS_REG_ERROR_KDR_ZERO_CNT_BIT_SIZE 	0x1UL
#define DX_LCS_REG_ERROR_PROV_ZERO_CNT_BIT_SHIFT 	0x9UL
#define DX_LCS_REG_ERROR_PROV_ZERO_CNT_BIT_SIZE 	0x1UL
#define DX_LCS_REG_ERROR_KCST_ZERO_CNT_BIT_SHIFT 	0xAUL
#define DX_LCS_REG_ERROR_KCST_ZERO_CNT_BIT_SIZE 	0x1UL
#define DX_LCS_REG_RESREVED_BIT_SHIFT 	0xBUL
#define DX_LCS_REG_RESREVED_BIT_SIZE 	0x15UL
#define DX_HOST_CPC_SECURITY_DISABLE_REG_OFFSET 	0xFD8UL 
#define DX_HOST_CPC_SECURITY_DISABLE_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_CPC_SECURITY_DISABLE_VALUE_BIT_SIZE 	0x1UL
#define DX_HOST_AO_CC_STATE_COUNTER_REG_OFFSET 	0xFDCUL 
#define DX_HOST_AO_CC_STATE_COUNTER_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_AO_CC_STATE_COUNTER_VALUE_BIT_SIZE 	0x20UL
#define DX_HOST_CC_AO_STATE_COUNTER_INC_REG_OFFSET 	0xFE0UL 
#define DX_HOST_CC_AO_STATE_COUNTER_INC_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_CC_AO_STATE_COUNTER_INC_VALUE_BIT_SIZE 	0x1UL
#define DX_HOST_AO_CC_IS_SD_REG_OFFSET 	0xFE4UL 
#define DX_HOST_AO_CC_IS_SD_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_AO_CC_IS_SD_VALUE_BIT_SIZE 	0x1UL
#define DX_HOST_RMA_RKEK_WR_REG_OFFSET 	0xFE8UL 
#define DX_HOST_RMA_RKEK_WR_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_RMA_RKEK_WR_VALUE_BIT_SIZE 	0x1UL
#define DX_HOST_KCST_DISABLE_REG_OFFSET 	0xFECUL 
#define DX_HOST_KCST_DISABLE_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_KCST_DISABLE_VALUE_BIT_SIZE 	0x1UL
#define DX_HOST_KCST_VALID_REG_OFFSET 	0xFF0UL 
#define DX_HOST_KCST_VALID_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_KCST_VALID_VALUE_BIT_SIZE 	0x1UL
#define DX_HOST_KPLT_VALID_REG_OFFSET 	0xFF4UL 
#define DX_HOST_KPLT_VALID_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_KPLT_VALID_VALUE_BIT_SIZE 	0x1UL
#endif // __DX_NVM_H__
