question,A,B,C,D,E,answer,explanation
"<p>A CB amplifier has <span class=""symbol"">a</span> = 0.98 and R<sub>L</sub> = 600 Ω. If I<sub>E</sub> = 3.5 mA, the current gain is</p>",1,0.98,0.98 x 3.5,"<img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/321-316-1.png""/>",,B," <p>Current gain of CB amplifier is <span class=""symbol"">a</span>.</p> "
<p><i>f</i><sub><i>unity</i></sub> of an op-amp is about 1 kHz.</p>,True,False,,,,B, <p>It is about 1 MHz.</p> 
<p><p><b>Assertion (A):</b>  In an RC coupled amplifier the junction capacitances can be neglected at low frequencies but not at high frequencies</p><p><b>Reason (R):</b>  Capacitive reactance is inversely proportional to frequency.</p></p>,Both A and R are correct and R is correct explanation for A,Both A and R are correct but R is not correct explanation for A,A is correct R is wrong,A is wrong R is correct,,A, <p>At high frequencies X<sub>C</sub> is very small.</p> 
"<p>In figure, D<sub>1</sub> turns on when<br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/319-260-1.png""/></p>",<i>v</i><sub><i>i</i></sub> is more than V<sub>1</sub>,<i>v</i><sub><i>i</i></sub> is less than V<sub>1</sub>,<i>v</i><sub><i>i</i></sub> is between V<sub>1</sub> and V<sub>2</sub>,none of the above,,A, <p>D<sub>1</sub> is forward biased when <i>v</i><sub><i>i</i></sub> &gt; V<sub>1</sub>.</p> 
"<p>In a full wave rectifier circuit using centre tapped transformer, the peak voltage across half of the secondary winding is 30 V. Then PIV is</p>",30 V,60 V,15 V,10 V,,B, <p>In full wave circuit using centre tapped transformer PIV = 2V<sub><i>m</i></sub> .</p> 
"<p>In the circuit of figure both diodes are ideal. If <i>v</i><sub>1</sub> = 10 V and <i>v</i><sub>2</sub> = 10 V which diode will conduct?<br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/311-159-1.png""/></p>",D<sub>1</sub> only,D<sub>2</sub> only,Both D<sub>1</sub> and D<sub>2</sub>,Neither D<sub>1</sub> nor D<sub>2</sub>,,C, <p>Both D<sub>1</sub> and D<sub>2</sub> are forward biased.</p> 
<p>The output impedance of an ideal op-amp is</p>,zero,low,high,infinite,,A, <p>An ideal op-amp has zero output impedance and can deliver any amount of load current without any voltage drop.</p> 
"<p>In the circuit of the given figure, assume that the diodes are ideal and the meter is an average indicating ammeter, the ammeter will read<br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/334-531-1.png""/></p>","0.4<span class=""root"">2</span> A",0.4 A,"<img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/334-531-2.png""/>","0.4/<span class=""symbol"">p</span> mA",,D," <p>Ammeter will real during +ve half cycle only and</p>
<p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/366-531-1.png""/>.</p> "
<p>A virtual ground is a ground for</p>,voltage,current,both voltage and current,voltage but not for current,,D, <p>No current can flow through virtual ground. However voltage is zero.</p> 
"<p>As compared to a full wave diode rectifier circuit using centre tapped transformer, the bridge diode rectifier circuit has the main advantage of</p>",higher current carrying capacity,higher efficiency,lower ripple factor,lower PIV,,D," <p>For bridge rectifier, peak inverse voltage is equal to peak value of ac voltage while for the circuit using centre tapped transformer peak inverse voltage is 2 E<sub>m</sub>.</p> "
<p>A dc power supply has no load voltage of 30 V and full load voltage of 25 V at full load current of 1 A. The output resistance and voltage regulation respectively are</p>,5 Ω and 25%,25 Ω and 20%,5 Ω and 16.7%,25 Ω and 16.7%,,B," <p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/363-447-1.png""/></p>
<p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/363-447-2.png""/>.</p> "
<p>The main advantage of CC amplifier is</p>,High input impedance and low output impedance,Low input impedance and high output impedance,High voltage gain,High current gain,,A," <p>Therefore, it is suitable for impedance matching.</p> "
"<p>If <span class=""symbol"">a</span> = 0.995, I<sub>E</sub> = 10 mA, I<sub>CO</sub> = 0.5 mA, then I<sub>CEO</sub> will be</p>",100 μA,25 μA,10.1 μA,10.5 μA,,A," <p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/367-577-1.png""/>.</p> "
<p><p><b>Assertion (A):</b>  In class C amplifier the efficiency is more than that for other classes of amplifiers</p><p><b>Reason (R):</b>  In class C amplifier we can get high efficiency over a wideband</p></p>,Both A and R are correct and R is correct explanation for A,Both A and R are correct but R is not correct explanation for A,A is correct R is wrong,A is wrong R is correct,,C, <p>R is not correct because bandwidth of class C amplifier is narrow.</p> 
"<p>In the following figure C = 0.02 μF, and V<sub><i>th</i></sub> is known to be of frequency ω = 10<sup>7</sup> rad/sec and <i>r</i><sub><i>d</i></sub> = 2.5 Ω and Z<sub>Th</sub> = R<sub>Th</sub> = 10 Ω Then phase angle between <i>i</i><sub><i>d</i></sub> and V<sub><i>d</i></sub><br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/335-556-1.png""/></p>",26.5°,25°,30°,0°,,A," <p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/366-556-1.png""/></p>
<p>Z<sub><i>d</i></sub> = (<i>r</i><sub><i>d</i></sub>)11 (-<i>jx</i><sub><i>d</i></sub>) <img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/1-sym-imp.gif""/> 2 - JΩ</p>
<p>θ = tan<sup>-1</sup> (-1/2) <img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/1-sym-imp.gif""/> 26.56 .</p> "
"<p>A class C amplifier has input frequency of 200 kHz. If width of collector pulses is 0.1 μ<i>s</i>, duty cycle is</p>",1%,2%,10%,20%,,B," <p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/363-429-1.png""/> .</p> "
<p>Output of a phase splitter is</p>,a pair of sine waves of unequal amplitude,a pair of sine waves of equal amplitudes,a pair of sine waves of equal amplitudes and opposite phase,a pair of sine waves of unequal amplitudes and opposite phase,,C, <p>A phase shifter gives two voltages which have equal magnitudes but are out of phase by 180°.</p> 
<p>In a transistor the minimum and maximum values of β<sub><i>dc</i></sub> are 100 and 121. The proper value of β<sub><i>dc</i></sub> to be used to locate Q point is</p>,100,121,110.5,110,,D, <p>Lowest value of β should be used to locate Q point.</p> 
<p>The input to an op-amp integrating amplifier is a constant voltage. The output will be</p>,a constant voltage,a sawtooth wave,a ramp,ac voltage,,D, <p>Integral of a constant is <i>t</i>.</p> 
<p>FET amplifier is more difficult to analyse than BJT amplifier.</p>,True,False,,,,B, <p>FET amplifier is easier to analyse since gate current is negligible.</p> 
<p>To bypass a 100 ohm emitter resistor at</p>,10 μF,100 μF,1000 μF,1 μF,,C," <p>X<sub>C</sub> &lt; 0.1 x 100 or X<sub>C</sub> &lt; 10 Ω or 10 = <img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/362-321-1.png""/> or C <img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/1-sym-aa=.gif""/> 1000 mF.</p> "
<p>In a CE amplifier the dc load line is the same as ac load line when</p>,ac collector resistance and dc collector resistance are equal,ac collector resistance and dc emitter resistance are equal,ac collector resistance is very high,ac collector resistance is one half of dc collector resistance,,C," <p>When ac collector resistance is very high, the net resistance is the same as dc collector resistance.</p> "
"<p>If the output current wave shape of class C circuit has a period of 1 μs and a pulse width of 0.006 μs, the duty cycle is</p>",6%,0.6%,0.006%,0.06%,,B," <p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/362-375-1.png""/> .</p> "
<p>Which configuration is suitable for impedance matching?</p>,CB,CE,CC,CB and CE,,C, <p>CC has high input impedance and low output impedance. Hence suitable for impedance matching.</p> 
<p>A BJT is said to be operating in saturation region if</p>,both junctions are reverse biased,both junctions are forward biased,base emitter junction is forward biased and base collector junction is reverse biased,base collector junction is forward biased and base emitter junction is reverse biased,,B, <p>For saturation both junctions have to be forward biased.</p> 
<p>If an amplifier with gain of - 100 and feedback of β = - 0.1 has a gain change of 20% due to temperature the change in gain of the feedback amplifier will be</p>,0.02%,2%,0.1%,0.01%,,B," <p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/364-477-1.png""/>.</p> "
"<p>In figure the cut in voltage of diode is 0.7 V and its bulk resistance is 20 Ω. The peak value of circuit current of during positive and negative half cycles are<br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/316-216-1.png""/></p>",10 mA and zero,9.12 mA and zero,9.3 mA and zero,zero and 9.12 mA,,B," <p>During positive half cycle current I = <img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/361-216-1.png""/> or I <img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/1-sym-aa=.gif""/> 9.12 mA. During negative half cycle diode is reverse biased and current is zero.</p> "
"<p>A voltage gain of a CE amplifier connected in collector to base configuration is 50. Collector to base resistor R<sub>F</sub> = 1 kΩ, R<sub>C</sub> = 4Ω, the O/P resistance R<sub>0</sub> =?</p>",800 Ω,813 Ω,817 Ω,819 Ω,,B," <p>R<sub>0</sub> = R<sub>C</sub> || R<sub>F</sub>' and <img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/364-474-1.png""/>, where R<sub>F</sub> is Miller resistance.</p>
<p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/364-474-2.png""/></p>
<p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/364-474-3.png""/>.</p> "
"<p>A voltage multiplier circuit, using diodes and capacitors is suitable for</p>",high voltage high current device,high voltage low current device,low voltage low current device,low voltage high current device,,B, <p>It is a high voltage device. However current has to be low since diode rated currents are low.</p> 
<p>In a CE amplifier the ac emitter resistance</p>,is zero,is high,is very high,may have any value,,A, <p>Emitter is at ground potential for ac signals.</p> 
<p>Heat sink results in</p>,slower dissipation of heat to atmosphere,faster dissipation of heat to atmosphere,lower ambient temperature,lower transistor power,,B, <p>Surface area of heat dissipating surface increases. Therefore heat dissipation is faster.</p> 
<p>A buffer amplifier should have</p>,high input impedance and low output impedance,high input impedance and high output impedance,low input impedance and high output impedance,low input impedance and low output impedance,,A, <p>To provide impedance matching input impedance should be high and output impedance should be low.</p> 
"<p>In a CE amplifier, the output voltage is equal to product of</p>",ac collector current and ac collector resistance,ac base current and ac collector resistance,ac emitter current and ac emitter resistance,ac collector current and source resistance,,A," <p>Since output is taken from collector terminal, output voltage is equal to collector current multiplied by collector resistance.</p> "
"<p>In figure, V<sub>G</sub> =<br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/310-143-1.png""/></p>",2.22 V,22.2 V,0.22 V,0.022 V,,A," <p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/360-143-1.png""/>.</p> "
<p>A diode can have a very high forward resistance.</p>,True,False,,,,B, <p>Forward resistance of diode is low.</p> 
"<p>In figure the voltage drop across diode is 0.7 V. Then the voltage across diode during negative half cycle is<br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/316-215-1.png""/></p>",10 V,9.3 V,zero,10.7 V,,A, <p>PIV = 10 V.</p> 
"<p>In figure <i>v</i><sub><i>i</i></sub> = 10 mV dc maximum. The maximum possible dc output offset voltage is<br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/325-414-1.png""/></p>",60 mV dc,110 mV dc,130 mV dc,150 mV dc,,B," <p>Maximum dc output offset voltage = <img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/363-414-1.png""/>.</p> "
"<p>A transistor with <span class=""symbol"">a</span> = 0.9 and I<sub>CBO</sub> = 10 μA is biased so that I<sub>BQ</sub> = 90 μA. Then I<sub>CQ</sub> will be</p>",910 mA,5 mA,5.25 mA,4.95 mA,,A," <p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/366-559-1.png""/></p>
<p>I<sub>CEO</sub> = (β + 1)I<sub>CBO</sub> <img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/1-sym-imp.gif""/> (9 + 1) 10 μA <img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/1-sym-imp.gif""/> 100 μA</p>
<p>I<sub>CQ</sub> = 9 x 90 x 10<sup>-6</sup> + 100 x 10<sup>-6</sup> = 910 μA.</p> "
"<p>For the circuit of figure the critical frequency is<br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/325-392-1.png""/></p>","<img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/325-392-2.png""/>","<img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/325-392-3.png""/>","<img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/325-392-4.png""/>","<img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/325-392-5.png""/>",,B," <p>The two resistances are in parallel.</p>
<p>Critical frequency = <img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/363-392-1.png""/> .</p> "
"<p>The current through R<sub>1</sub> is(If β = 99, V<sub>BE</sub> = 0.74 V)<br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/331-483-1.png""/></p>",0.1 mA,0.35 mA,0.2 mA,none,,A," <p>I<sub>E</sub> = 1 mA, V<sub>BE</sub> = 0.7V, β = 99, </p>
<p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/364-483-1.png""/></p>
<p>I<sub>C</sub> = <span class=""symbol"">a</span>I<sub>E</sub>, I<sub>C</sub> = β, I<sub>B</sub> <img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/1-sym-imp.gif""/> 1 =<img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/364-483-2.png""/></p>
<p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/364-483-3.png""/></p>
<p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/364-483-4.png""/></p>
<p>I<sub>B</sub> = 0.01 mA.</p>
<p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/364-483-5.png""/></p>
<p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/1-sym-imp.gif""/> 0.1 mA.</p> "
<p>Which of the following can be used as a buffer amplifier?</p>,CE,CC,CB,Both (a) and (c),,B," <p>Because of high input impedance and low output impedance, CC amplifier is suitable as buffer amplifier.</p> "
"<p>The feedback technique employed in the following circuit is <br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/329-465-1.png""/></p>",voltage series feedback,current series feedback,voltage shunt feedback,current shunt feedback,,C," <p>It is a voltage shunt feedback because output voltage is sampled and feedback current at the input side. The circuit can be redrawn as follows.</p>
<p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/363-465-1.png""/></p> "
<p>A second order active bandpass filter can be obtained by cascading LP second order filter having higher cut off frequency <i>f</i><sub>OH</sub> with a second order HP filter having lower cut off frequency <i>f</i><sub>OL</sub> provided</p>,<i>f</i><sub>OL</sub> &lt; <i>f</i><sub>OH</sub>,<i>f</i><sub>OL</sub> &gt; <i>f</i><sub>OH</sub>,<i>f</i><sub>OH</sub> = <i>f</i><sub>OL</sub>,<i>f</i><sub>OH</sub> &lt; 0.5 <i>f</i><sub>OL</sub>,,A," <p>If <i>f</i><sub>OL</sub> is less than <i>f</i><sub>OH</sub>, a passband will exist from <i>f</i><sub>OL</sub> to <i>f</i><sub>OH</sub> .</p> "
"<p>In figure the approximate voltages of<br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/327-433-1.png""/></p>",base and emitter are - 8 V and - 7.3 V,base and collector are - 8 V and - 5 V,collector and emitter are - 5 V and - 7.3 V,"base, emitter and collector are - 8, - 7.3 and - 5 V",,A," <p>Base voltage = <img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/363-433-1.png""/>. Emitter voltage = - 8 + 0.7 = - 7.3 V.</p> "
"<p>The open loop gain of an amplifier is 50 but likely to decrease by 20% due to various factors. If negative feedback with β = 0.1 is used, the change in gain will be about</p>",20%,2%,0.5%,0.05%,,C, <p>The stabilisation of gain is one of the advantages of closed loop system.</p> 
<p>An increase in ambient temperature means that maximum power rating of transistor</p>,will increase,will decrease,may increase or decrease,may increase or remain the same,,B, <p>Increase of ambient temperature means that heat dissipation is slower.</p> 
"<p>Two CE stages are coupled through a capacitor. To calculate the quiescent base current of the two transistors, the capacitor is treated as</p>",open circuit,short circuit,neither (a) nor (b),either (a) or (b),,A, <p>Capacitor has infinite impedance for dc.</p> 
<p>If it is desired to have low output impedance in an amplifier circuit then we should use</p>,common collector circuit,common base circuit,common emitter circuit,either (b) or (c),,A, <p>Therefore CC configuration is used for impedance matching.</p> 
<p>Generally the gain of a transistor amplifier falls at high frequencies due to the</p>,internal capacitance of device,coupling capacitor at the I/P,skin effect,coupling capacitor at the O/P,,A," <p>At high frequency, internal capacitance comes into consideration.</p> "
"<p>Which one of the following is connect expression of <i>i</i><sub><i>d</i></sub> for figure?<br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/336-574-1.png""/></p>","<img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/336-574-2.png""/>","<img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/336-574-3.png""/>",0,<i>i</i><sub><i>d</i>1</sub> - <i>i</i><sub><i>d</i>2</sub>,,A," <p><i>i</i><sub>D</sub> = <i>i</i><sub>D1</sub> + <i>i</i><sub>D2</sub></p>
<p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/367-574-1.png""/></p>
<p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/367-574-2.png""/></p> "
