#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000018b05dfa180 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000018b05e391f0_0 .net "PC", 31 0, v0000018b05e33580_0;  1 drivers
v0000018b05e38d90_0 .var "clk", 0 0;
v0000018b05e39bf0_0 .net "clkout", 0 0, L_0000018b05e3a7f0;  1 drivers
v0000018b05e37fd0_0 .net "cycles_consumed", 31 0, v0000018b05e38bb0_0;  1 drivers
v0000018b05e38110_0 .var "rst", 0 0;
S_0000018b05dfa4a0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000018b05dfa180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000018b05e11900 .param/l "RType" 0 4 2, C4<000000>;
P_0000018b05e11938 .param/l "add" 0 4 5, C4<100000>;
P_0000018b05e11970 .param/l "addi" 0 4 8, C4<001000>;
P_0000018b05e119a8 .param/l "addu" 0 4 5, C4<100001>;
P_0000018b05e119e0 .param/l "and_" 0 4 5, C4<100100>;
P_0000018b05e11a18 .param/l "andi" 0 4 8, C4<001100>;
P_0000018b05e11a50 .param/l "beq" 0 4 10, C4<000100>;
P_0000018b05e11a88 .param/l "bne" 0 4 10, C4<000101>;
P_0000018b05e11ac0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000018b05e11af8 .param/l "j" 0 4 12, C4<000010>;
P_0000018b05e11b30 .param/l "jal" 0 4 12, C4<000011>;
P_0000018b05e11b68 .param/l "jr" 0 4 6, C4<001000>;
P_0000018b05e11ba0 .param/l "lw" 0 4 8, C4<100011>;
P_0000018b05e11bd8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000018b05e11c10 .param/l "or_" 0 4 5, C4<100101>;
P_0000018b05e11c48 .param/l "ori" 0 4 8, C4<001101>;
P_0000018b05e11c80 .param/l "sgt" 0 4 6, C4<101011>;
P_0000018b05e11cb8 .param/l "sll" 0 4 6, C4<000000>;
P_0000018b05e11cf0 .param/l "slt" 0 4 5, C4<101010>;
P_0000018b05e11d28 .param/l "slti" 0 4 8, C4<101010>;
P_0000018b05e11d60 .param/l "srl" 0 4 6, C4<000010>;
P_0000018b05e11d98 .param/l "sub" 0 4 5, C4<100010>;
P_0000018b05e11dd0 .param/l "subu" 0 4 5, C4<100011>;
P_0000018b05e11e08 .param/l "sw" 0 4 8, C4<101011>;
P_0000018b05e11e40 .param/l "xor_" 0 4 5, C4<100110>;
P_0000018b05e11e78 .param/l "xori" 0 4 8, C4<001110>;
L_0000018b05e3ada0 .functor NOT 1, v0000018b05e38110_0, C4<0>, C4<0>, C4<0>;
L_0000018b05e3aa20 .functor NOT 1, v0000018b05e38110_0, C4<0>, C4<0>, C4<0>;
L_0000018b05e3ab70 .functor NOT 1, v0000018b05e38110_0, C4<0>, C4<0>, C4<0>;
L_0000018b05e3b430 .functor NOT 1, v0000018b05e38110_0, C4<0>, C4<0>, C4<0>;
L_0000018b05e3b510 .functor NOT 1, v0000018b05e38110_0, C4<0>, C4<0>, C4<0>;
L_0000018b05e3b6d0 .functor NOT 1, v0000018b05e38110_0, C4<0>, C4<0>, C4<0>;
L_0000018b05e3acc0 .functor NOT 1, v0000018b05e38110_0, C4<0>, C4<0>, C4<0>;
L_0000018b05e3b040 .functor NOT 1, v0000018b05e38110_0, C4<0>, C4<0>, C4<0>;
L_0000018b05e3a7f0 .functor OR 1, v0000018b05e38d90_0, v0000018b05e02ab0_0, C4<0>, C4<0>;
L_0000018b05e3ad30 .functor OR 1, L_0000018b05eef8b0, L_0000018b05eef630, C4<0>, C4<0>;
L_0000018b05e3b2e0 .functor AND 1, L_0000018b05eeeaf0, L_0000018b05eef810, C4<1>, C4<1>;
L_0000018b05e3b200 .functor NOT 1, v0000018b05e38110_0, C4<0>, C4<0>, C4<0>;
L_0000018b05e3b350 .functor OR 1, L_0000018b05eee690, L_0000018b05eefdb0, C4<0>, C4<0>;
L_0000018b05e3b3c0 .functor OR 1, L_0000018b05e3b350, L_0000018b05eedfb0, C4<0>, C4<0>;
L_0000018b05e3ae10 .functor OR 1, L_0000018b05e3c5c0, L_0000018b05e3d1a0, C4<0>, C4<0>;
L_0000018b05e3abe0 .functor AND 1, L_0000018b05eeeeb0, L_0000018b05e3ae10, C4<1>, C4<1>;
L_0000018b05e3aef0 .functor OR 1, L_0000018b05e3d2e0, L_0000018b05e3bda0, C4<0>, C4<0>;
L_0000018b05e3b0b0 .functor AND 1, L_0000018b05e3d560, L_0000018b05e3aef0, C4<1>, C4<1>;
L_0000018b05e3b660 .functor NOT 1, L_0000018b05e3a7f0, C4<0>, C4<0>, C4<0>;
v0000018b05e32040_0 .net "ALUOp", 3 0, v0000018b05e016b0_0;  1 drivers
v0000018b05e320e0_0 .net "ALUResult", 31 0, v0000018b05e33300_0;  1 drivers
v0000018b05e35c70_0 .net "ALUSrc", 0 0, v0000018b05e03410_0;  1 drivers
v0000018b05e35bd0_0 .net "ALUin2", 31 0, L_0000018b05e3bb20;  1 drivers
v0000018b05e358b0_0 .net "MemReadEn", 0 0, v0000018b05e02830_0;  1 drivers
v0000018b05e342d0_0 .net "MemWriteEn", 0 0, v0000018b05e028d0_0;  1 drivers
v0000018b05e33fb0_0 .net "MemtoReg", 0 0, v0000018b05e01b10_0;  1 drivers
v0000018b05e35270_0 .net "PC", 31 0, v0000018b05e33580_0;  alias, 1 drivers
v0000018b05e35950_0 .net "PCPlus1", 31 0, L_0000018b05eee410;  1 drivers
v0000018b05e35130_0 .net "PCsrc", 0 0, v0000018b05e32a40_0;  1 drivers
v0000018b05e35e50_0 .net "RegDst", 0 0, v0000018b05e02290_0;  1 drivers
v0000018b05e34a50_0 .net "RegWriteEn", 0 0, v0000018b05e02a10_0;  1 drivers
v0000018b05e34230_0 .net "WriteRegister", 4 0, L_0000018b05eef770;  1 drivers
v0000018b05e35b30_0 .net *"_ivl_0", 0 0, L_0000018b05e3ada0;  1 drivers
L_0000018b05ea1f90 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018b05e35590_0 .net/2u *"_ivl_10", 4 0, L_0000018b05ea1f90;  1 drivers
L_0000018b05ea2380 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018b05e34910_0 .net *"_ivl_101", 15 0, L_0000018b05ea2380;  1 drivers
v0000018b05e35d10_0 .net *"_ivl_102", 31 0, L_0000018b05eeea50;  1 drivers
L_0000018b05ea23c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018b05e34050_0 .net *"_ivl_105", 25 0, L_0000018b05ea23c8;  1 drivers
L_0000018b05ea2410 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018b05e340f0_0 .net/2u *"_ivl_106", 31 0, L_0000018b05ea2410;  1 drivers
v0000018b05e359f0_0 .net *"_ivl_108", 0 0, L_0000018b05eeeaf0;  1 drivers
L_0000018b05ea2458 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000018b05e35db0_0 .net/2u *"_ivl_110", 5 0, L_0000018b05ea2458;  1 drivers
v0000018b05e356d0_0 .net *"_ivl_112", 0 0, L_0000018b05eef810;  1 drivers
v0000018b05e34190_0 .net *"_ivl_115", 0 0, L_0000018b05e3b2e0;  1 drivers
v0000018b05e34730_0 .net *"_ivl_116", 47 0, L_0000018b05eef130;  1 drivers
L_0000018b05ea24a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018b05e35770_0 .net *"_ivl_119", 15 0, L_0000018b05ea24a0;  1 drivers
L_0000018b05ea1fd8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018b05e34eb0_0 .net/2u *"_ivl_12", 5 0, L_0000018b05ea1fd8;  1 drivers
v0000018b05e34c30_0 .net *"_ivl_120", 47 0, L_0000018b05eeeb90;  1 drivers
L_0000018b05ea24e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018b05e344b0_0 .net *"_ivl_123", 15 0, L_0000018b05ea24e8;  1 drivers
v0000018b05e34af0_0 .net *"_ivl_125", 0 0, L_0000018b05eee190;  1 drivers
v0000018b05e35630_0 .net *"_ivl_126", 31 0, L_0000018b05eefe50;  1 drivers
v0000018b05e349b0_0 .net *"_ivl_128", 47 0, L_0000018b05eee550;  1 drivers
v0000018b05e34370_0 .net *"_ivl_130", 47 0, L_0000018b05eee230;  1 drivers
v0000018b05e35810_0 .net *"_ivl_132", 47 0, L_0000018b05eef270;  1 drivers
v0000018b05e34410_0 .net *"_ivl_134", 47 0, L_0000018b05eef950;  1 drivers
v0000018b05e35090_0 .net *"_ivl_14", 0 0, L_0000018b05e390b0;  1 drivers
v0000018b05e34550_0 .net *"_ivl_140", 0 0, L_0000018b05e3b200;  1 drivers
L_0000018b05ea2578 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018b05e34ff0_0 .net/2u *"_ivl_142", 31 0, L_0000018b05ea2578;  1 drivers
L_0000018b05ea2650 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000018b05e34cd0_0 .net/2u *"_ivl_146", 5 0, L_0000018b05ea2650;  1 drivers
v0000018b05e34b90_0 .net *"_ivl_148", 0 0, L_0000018b05eee690;  1 drivers
L_0000018b05ea2698 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000018b05e35a90_0 .net/2u *"_ivl_150", 5 0, L_0000018b05ea2698;  1 drivers
v0000018b05e34f50_0 .net *"_ivl_152", 0 0, L_0000018b05eefdb0;  1 drivers
v0000018b05e354f0_0 .net *"_ivl_155", 0 0, L_0000018b05e3b350;  1 drivers
L_0000018b05ea26e0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000018b05e347d0_0 .net/2u *"_ivl_156", 5 0, L_0000018b05ea26e0;  1 drivers
v0000018b05e351d0_0 .net *"_ivl_158", 0 0, L_0000018b05eedfb0;  1 drivers
L_0000018b05ea2020 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000018b05e345f0_0 .net/2u *"_ivl_16", 4 0, L_0000018b05ea2020;  1 drivers
v0000018b05e35310_0 .net *"_ivl_161", 0 0, L_0000018b05e3b3c0;  1 drivers
L_0000018b05ea2728 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018b05e34690_0 .net/2u *"_ivl_162", 15 0, L_0000018b05ea2728;  1 drivers
v0000018b05e353b0_0 .net *"_ivl_164", 31 0, L_0000018b05eee0f0;  1 drivers
v0000018b05e34870_0 .net *"_ivl_167", 0 0, L_0000018b05eeed70;  1 drivers
v0000018b05e34d70_0 .net *"_ivl_168", 15 0, L_0000018b05eee730;  1 drivers
v0000018b05e34e10_0 .net *"_ivl_170", 31 0, L_0000018b05eee7d0;  1 drivers
v0000018b05e35450_0 .net *"_ivl_174", 31 0, L_0000018b05eeee10;  1 drivers
L_0000018b05ea2770 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018b05e371e0_0 .net *"_ivl_177", 25 0, L_0000018b05ea2770;  1 drivers
L_0000018b05ea27b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018b05e35fc0_0 .net/2u *"_ivl_178", 31 0, L_0000018b05ea27b8;  1 drivers
v0000018b05e36420_0 .net *"_ivl_180", 0 0, L_0000018b05eeeeb0;  1 drivers
L_0000018b05ea2800 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018b05e37320_0 .net/2u *"_ivl_182", 5 0, L_0000018b05ea2800;  1 drivers
v0000018b05e36240_0 .net *"_ivl_184", 0 0, L_0000018b05e3c5c0;  1 drivers
L_0000018b05ea2848 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018b05e37000_0 .net/2u *"_ivl_186", 5 0, L_0000018b05ea2848;  1 drivers
v0000018b05e37960_0 .net *"_ivl_188", 0 0, L_0000018b05e3d1a0;  1 drivers
v0000018b05e36b00_0 .net *"_ivl_19", 4 0, L_0000018b05e38250;  1 drivers
v0000018b05e36ba0_0 .net *"_ivl_191", 0 0, L_0000018b05e3ae10;  1 drivers
v0000018b05e361a0_0 .net *"_ivl_193", 0 0, L_0000018b05e3abe0;  1 drivers
L_0000018b05ea2890 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018b05e36d80_0 .net/2u *"_ivl_194", 5 0, L_0000018b05ea2890;  1 drivers
v0000018b05e362e0_0 .net *"_ivl_196", 0 0, L_0000018b05e3d240;  1 drivers
L_0000018b05ea28d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000018b05e37280_0 .net/2u *"_ivl_198", 31 0, L_0000018b05ea28d8;  1 drivers
L_0000018b05ea1f48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018b05e37640_0 .net/2u *"_ivl_2", 5 0, L_0000018b05ea1f48;  1 drivers
v0000018b05e37a00_0 .net *"_ivl_20", 4 0, L_0000018b05e39150;  1 drivers
v0000018b05e37c80_0 .net *"_ivl_200", 31 0, L_0000018b05e3b800;  1 drivers
v0000018b05e36380_0 .net *"_ivl_204", 31 0, L_0000018b05e3cd40;  1 drivers
L_0000018b05ea2920 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018b05e369c0_0 .net *"_ivl_207", 25 0, L_0000018b05ea2920;  1 drivers
L_0000018b05ea2968 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018b05e36060_0 .net/2u *"_ivl_208", 31 0, L_0000018b05ea2968;  1 drivers
v0000018b05e37be0_0 .net *"_ivl_210", 0 0, L_0000018b05e3d560;  1 drivers
L_0000018b05ea29b0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018b05e373c0_0 .net/2u *"_ivl_212", 5 0, L_0000018b05ea29b0;  1 drivers
v0000018b05e364c0_0 .net *"_ivl_214", 0 0, L_0000018b05e3d2e0;  1 drivers
L_0000018b05ea29f8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018b05e37460_0 .net/2u *"_ivl_216", 5 0, L_0000018b05ea29f8;  1 drivers
v0000018b05e36600_0 .net *"_ivl_218", 0 0, L_0000018b05e3bda0;  1 drivers
v0000018b05e37aa0_0 .net *"_ivl_221", 0 0, L_0000018b05e3aef0;  1 drivers
v0000018b05e36a60_0 .net *"_ivl_223", 0 0, L_0000018b05e3b0b0;  1 drivers
L_0000018b05ea2a40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018b05e36e20_0 .net/2u *"_ivl_224", 5 0, L_0000018b05ea2a40;  1 drivers
v0000018b05e36100_0 .net *"_ivl_226", 0 0, L_0000018b05e3d600;  1 drivers
v0000018b05e36560_0 .net *"_ivl_228", 31 0, L_0000018b05e3b940;  1 drivers
v0000018b05e37dc0_0 .net *"_ivl_24", 0 0, L_0000018b05e3ab70;  1 drivers
L_0000018b05ea2068 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018b05e366a0_0 .net/2u *"_ivl_26", 4 0, L_0000018b05ea2068;  1 drivers
v0000018b05e37780_0 .net *"_ivl_29", 4 0, L_0000018b05e395b0;  1 drivers
v0000018b05e37d20_0 .net *"_ivl_32", 0 0, L_0000018b05e3b430;  1 drivers
L_0000018b05ea20b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018b05e36740_0 .net/2u *"_ivl_34", 4 0, L_0000018b05ea20b0;  1 drivers
v0000018b05e378c0_0 .net *"_ivl_37", 4 0, L_0000018b05eee2d0;  1 drivers
v0000018b05e37500_0 .net *"_ivl_40", 0 0, L_0000018b05e3b510;  1 drivers
L_0000018b05ea20f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018b05e36c40_0 .net/2u *"_ivl_42", 15 0, L_0000018b05ea20f8;  1 drivers
v0000018b05e375a0_0 .net *"_ivl_45", 15 0, L_0000018b05eef1d0;  1 drivers
v0000018b05e36ce0_0 .net *"_ivl_48", 0 0, L_0000018b05e3b6d0;  1 drivers
v0000018b05e367e0_0 .net *"_ivl_5", 5 0, L_0000018b05e38f70;  1 drivers
L_0000018b05ea2140 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018b05e376e0_0 .net/2u *"_ivl_50", 36 0, L_0000018b05ea2140;  1 drivers
L_0000018b05ea2188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018b05e37b40_0 .net/2u *"_ivl_52", 31 0, L_0000018b05ea2188;  1 drivers
v0000018b05e37e60_0 .net *"_ivl_55", 4 0, L_0000018b05eee370;  1 drivers
v0000018b05e36880_0 .net *"_ivl_56", 36 0, L_0000018b05eee4b0;  1 drivers
v0000018b05e37820_0 .net *"_ivl_58", 36 0, L_0000018b05eee9b0;  1 drivers
v0000018b05e36920_0 .net *"_ivl_62", 0 0, L_0000018b05e3acc0;  1 drivers
L_0000018b05ea21d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018b05e36ec0_0 .net/2u *"_ivl_64", 5 0, L_0000018b05ea21d0;  1 drivers
v0000018b05e36f60_0 .net *"_ivl_67", 5 0, L_0000018b05eeeff0;  1 drivers
v0000018b05e370a0_0 .net *"_ivl_70", 0 0, L_0000018b05e3b040;  1 drivers
L_0000018b05ea2218 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018b05e37140_0 .net/2u *"_ivl_72", 57 0, L_0000018b05ea2218;  1 drivers
L_0000018b05ea2260 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018b05e382f0_0 .net/2u *"_ivl_74", 31 0, L_0000018b05ea2260;  1 drivers
v0000018b05e389d0_0 .net *"_ivl_77", 25 0, L_0000018b05eef090;  1 drivers
v0000018b05e398d0_0 .net *"_ivl_78", 57 0, L_0000018b05eef4f0;  1 drivers
v0000018b05e39dd0_0 .net *"_ivl_8", 0 0, L_0000018b05e3aa20;  1 drivers
v0000018b05e39d30_0 .net *"_ivl_80", 57 0, L_0000018b05eefc70;  1 drivers
L_0000018b05ea22a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000018b05e39830_0 .net/2u *"_ivl_84", 31 0, L_0000018b05ea22a8;  1 drivers
L_0000018b05ea22f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018b05e38430_0 .net/2u *"_ivl_88", 5 0, L_0000018b05ea22f0;  1 drivers
v0000018b05e39e70_0 .net *"_ivl_90", 0 0, L_0000018b05eef8b0;  1 drivers
L_0000018b05ea2338 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018b05e39970_0 .net/2u *"_ivl_92", 5 0, L_0000018b05ea2338;  1 drivers
v0000018b05e38e30_0 .net *"_ivl_94", 0 0, L_0000018b05eef630;  1 drivers
v0000018b05e39330_0 .net *"_ivl_97", 0 0, L_0000018b05e3ad30;  1 drivers
v0000018b05e38b10_0 .net *"_ivl_98", 47 0, L_0000018b05eee050;  1 drivers
v0000018b05e38890_0 .net "adderResult", 31 0, L_0000018b05eef9f0;  1 drivers
v0000018b05e386b0_0 .net "address", 31 0, L_0000018b05eef310;  1 drivers
v0000018b05e39650_0 .net "clk", 0 0, L_0000018b05e3a7f0;  alias, 1 drivers
v0000018b05e38bb0_0 .var "cycles_consumed", 31 0;
v0000018b05e38390_0 .net "extImm", 31 0, L_0000018b05eee870;  1 drivers
v0000018b05e38c50_0 .net "funct", 5 0, L_0000018b05eef450;  1 drivers
v0000018b05e39290_0 .net "hlt", 0 0, v0000018b05e02ab0_0;  1 drivers
v0000018b05e38070_0 .net "imm", 15 0, L_0000018b05eee910;  1 drivers
v0000018b05e384d0_0 .net "immediate", 31 0, L_0000018b05e3bbc0;  1 drivers
v0000018b05e38a70_0 .net "input_clk", 0 0, v0000018b05e38d90_0;  1 drivers
v0000018b05e39c90_0 .net "instruction", 31 0, L_0000018b05eef3b0;  1 drivers
v0000018b05e38570_0 .net "memoryReadData", 31 0, v0000018b05e32720_0;  1 drivers
v0000018b05e38750_0 .net "nextPC", 31 0, L_0000018b05eee5f0;  1 drivers
v0000018b05e38cf0_0 .net "opcode", 5 0, L_0000018b05e39010;  1 drivers
v0000018b05e39ab0_0 .net "rd", 4 0, L_0000018b05e381b0;  1 drivers
v0000018b05e39510_0 .net "readData1", 31 0, L_0000018b05e3b190;  1 drivers
v0000018b05e39a10_0 .net "readData1_w", 31 0, L_0000018b05e3b8a0;  1 drivers
v0000018b05e38ed0_0 .net "readData2", 31 0, L_0000018b05e3a9b0;  1 drivers
v0000018b05e393d0_0 .net "rs", 4 0, L_0000018b05e39790;  1 drivers
v0000018b05e39b50_0 .net "rst", 0 0, v0000018b05e38110_0;  1 drivers
v0000018b05e38930_0 .net "rt", 4 0, L_0000018b05eeef50;  1 drivers
v0000018b05e387f0_0 .net "shamt", 31 0, L_0000018b05eefbd0;  1 drivers
v0000018b05e396f0_0 .net "wire_instruction", 31 0, L_0000018b05e3a940;  1 drivers
v0000018b05e38610_0 .net "writeData", 31 0, L_0000018b05e3cfc0;  1 drivers
v0000018b05e39470_0 .net "zero", 0 0, L_0000018b05e3cf20;  1 drivers
L_0000018b05e38f70 .part L_0000018b05eef3b0, 26, 6;
L_0000018b05e39010 .functor MUXZ 6, L_0000018b05e38f70, L_0000018b05ea1f48, L_0000018b05e3ada0, C4<>;
L_0000018b05e390b0 .cmp/eq 6, L_0000018b05e39010, L_0000018b05ea1fd8;
L_0000018b05e38250 .part L_0000018b05eef3b0, 11, 5;
L_0000018b05e39150 .functor MUXZ 5, L_0000018b05e38250, L_0000018b05ea2020, L_0000018b05e390b0, C4<>;
L_0000018b05e381b0 .functor MUXZ 5, L_0000018b05e39150, L_0000018b05ea1f90, L_0000018b05e3aa20, C4<>;
L_0000018b05e395b0 .part L_0000018b05eef3b0, 21, 5;
L_0000018b05e39790 .functor MUXZ 5, L_0000018b05e395b0, L_0000018b05ea2068, L_0000018b05e3ab70, C4<>;
L_0000018b05eee2d0 .part L_0000018b05eef3b0, 16, 5;
L_0000018b05eeef50 .functor MUXZ 5, L_0000018b05eee2d0, L_0000018b05ea20b0, L_0000018b05e3b430, C4<>;
L_0000018b05eef1d0 .part L_0000018b05eef3b0, 0, 16;
L_0000018b05eee910 .functor MUXZ 16, L_0000018b05eef1d0, L_0000018b05ea20f8, L_0000018b05e3b510, C4<>;
L_0000018b05eee370 .part L_0000018b05eef3b0, 6, 5;
L_0000018b05eee4b0 .concat [ 5 32 0 0], L_0000018b05eee370, L_0000018b05ea2188;
L_0000018b05eee9b0 .functor MUXZ 37, L_0000018b05eee4b0, L_0000018b05ea2140, L_0000018b05e3b6d0, C4<>;
L_0000018b05eefbd0 .part L_0000018b05eee9b0, 0, 32;
L_0000018b05eeeff0 .part L_0000018b05eef3b0, 0, 6;
L_0000018b05eef450 .functor MUXZ 6, L_0000018b05eeeff0, L_0000018b05ea21d0, L_0000018b05e3acc0, C4<>;
L_0000018b05eef090 .part L_0000018b05eef3b0, 0, 26;
L_0000018b05eef4f0 .concat [ 26 32 0 0], L_0000018b05eef090, L_0000018b05ea2260;
L_0000018b05eefc70 .functor MUXZ 58, L_0000018b05eef4f0, L_0000018b05ea2218, L_0000018b05e3b040, C4<>;
L_0000018b05eef310 .part L_0000018b05eefc70, 0, 32;
L_0000018b05eee410 .arith/sum 32, v0000018b05e33580_0, L_0000018b05ea22a8;
L_0000018b05eef8b0 .cmp/eq 6, L_0000018b05e39010, L_0000018b05ea22f0;
L_0000018b05eef630 .cmp/eq 6, L_0000018b05e39010, L_0000018b05ea2338;
L_0000018b05eee050 .concat [ 32 16 0 0], L_0000018b05eef310, L_0000018b05ea2380;
L_0000018b05eeea50 .concat [ 6 26 0 0], L_0000018b05e39010, L_0000018b05ea23c8;
L_0000018b05eeeaf0 .cmp/eq 32, L_0000018b05eeea50, L_0000018b05ea2410;
L_0000018b05eef810 .cmp/eq 6, L_0000018b05eef450, L_0000018b05ea2458;
L_0000018b05eef130 .concat [ 32 16 0 0], L_0000018b05e3b190, L_0000018b05ea24a0;
L_0000018b05eeeb90 .concat [ 32 16 0 0], v0000018b05e33580_0, L_0000018b05ea24e8;
L_0000018b05eee190 .part L_0000018b05eee910, 15, 1;
LS_0000018b05eefe50_0_0 .concat [ 1 1 1 1], L_0000018b05eee190, L_0000018b05eee190, L_0000018b05eee190, L_0000018b05eee190;
LS_0000018b05eefe50_0_4 .concat [ 1 1 1 1], L_0000018b05eee190, L_0000018b05eee190, L_0000018b05eee190, L_0000018b05eee190;
LS_0000018b05eefe50_0_8 .concat [ 1 1 1 1], L_0000018b05eee190, L_0000018b05eee190, L_0000018b05eee190, L_0000018b05eee190;
LS_0000018b05eefe50_0_12 .concat [ 1 1 1 1], L_0000018b05eee190, L_0000018b05eee190, L_0000018b05eee190, L_0000018b05eee190;
LS_0000018b05eefe50_0_16 .concat [ 1 1 1 1], L_0000018b05eee190, L_0000018b05eee190, L_0000018b05eee190, L_0000018b05eee190;
LS_0000018b05eefe50_0_20 .concat [ 1 1 1 1], L_0000018b05eee190, L_0000018b05eee190, L_0000018b05eee190, L_0000018b05eee190;
LS_0000018b05eefe50_0_24 .concat [ 1 1 1 1], L_0000018b05eee190, L_0000018b05eee190, L_0000018b05eee190, L_0000018b05eee190;
LS_0000018b05eefe50_0_28 .concat [ 1 1 1 1], L_0000018b05eee190, L_0000018b05eee190, L_0000018b05eee190, L_0000018b05eee190;
LS_0000018b05eefe50_1_0 .concat [ 4 4 4 4], LS_0000018b05eefe50_0_0, LS_0000018b05eefe50_0_4, LS_0000018b05eefe50_0_8, LS_0000018b05eefe50_0_12;
LS_0000018b05eefe50_1_4 .concat [ 4 4 4 4], LS_0000018b05eefe50_0_16, LS_0000018b05eefe50_0_20, LS_0000018b05eefe50_0_24, LS_0000018b05eefe50_0_28;
L_0000018b05eefe50 .concat [ 16 16 0 0], LS_0000018b05eefe50_1_0, LS_0000018b05eefe50_1_4;
L_0000018b05eee550 .concat [ 16 32 0 0], L_0000018b05eee910, L_0000018b05eefe50;
L_0000018b05eee230 .arith/sum 48, L_0000018b05eeeb90, L_0000018b05eee550;
L_0000018b05eef270 .functor MUXZ 48, L_0000018b05eee230, L_0000018b05eef130, L_0000018b05e3b2e0, C4<>;
L_0000018b05eef950 .functor MUXZ 48, L_0000018b05eef270, L_0000018b05eee050, L_0000018b05e3ad30, C4<>;
L_0000018b05eef9f0 .part L_0000018b05eef950, 0, 32;
L_0000018b05eee5f0 .functor MUXZ 32, L_0000018b05eee410, L_0000018b05eef9f0, v0000018b05e32a40_0, C4<>;
L_0000018b05eef3b0 .functor MUXZ 32, L_0000018b05e3a940, L_0000018b05ea2578, L_0000018b05e3b200, C4<>;
L_0000018b05eee690 .cmp/eq 6, L_0000018b05e39010, L_0000018b05ea2650;
L_0000018b05eefdb0 .cmp/eq 6, L_0000018b05e39010, L_0000018b05ea2698;
L_0000018b05eedfb0 .cmp/eq 6, L_0000018b05e39010, L_0000018b05ea26e0;
L_0000018b05eee0f0 .concat [ 16 16 0 0], L_0000018b05eee910, L_0000018b05ea2728;
L_0000018b05eeed70 .part L_0000018b05eee910, 15, 1;
LS_0000018b05eee730_0_0 .concat [ 1 1 1 1], L_0000018b05eeed70, L_0000018b05eeed70, L_0000018b05eeed70, L_0000018b05eeed70;
LS_0000018b05eee730_0_4 .concat [ 1 1 1 1], L_0000018b05eeed70, L_0000018b05eeed70, L_0000018b05eeed70, L_0000018b05eeed70;
LS_0000018b05eee730_0_8 .concat [ 1 1 1 1], L_0000018b05eeed70, L_0000018b05eeed70, L_0000018b05eeed70, L_0000018b05eeed70;
LS_0000018b05eee730_0_12 .concat [ 1 1 1 1], L_0000018b05eeed70, L_0000018b05eeed70, L_0000018b05eeed70, L_0000018b05eeed70;
L_0000018b05eee730 .concat [ 4 4 4 4], LS_0000018b05eee730_0_0, LS_0000018b05eee730_0_4, LS_0000018b05eee730_0_8, LS_0000018b05eee730_0_12;
L_0000018b05eee7d0 .concat [ 16 16 0 0], L_0000018b05eee910, L_0000018b05eee730;
L_0000018b05eee870 .functor MUXZ 32, L_0000018b05eee7d0, L_0000018b05eee0f0, L_0000018b05e3b3c0, C4<>;
L_0000018b05eeee10 .concat [ 6 26 0 0], L_0000018b05e39010, L_0000018b05ea2770;
L_0000018b05eeeeb0 .cmp/eq 32, L_0000018b05eeee10, L_0000018b05ea27b8;
L_0000018b05e3c5c0 .cmp/eq 6, L_0000018b05eef450, L_0000018b05ea2800;
L_0000018b05e3d1a0 .cmp/eq 6, L_0000018b05eef450, L_0000018b05ea2848;
L_0000018b05e3d240 .cmp/eq 6, L_0000018b05e39010, L_0000018b05ea2890;
L_0000018b05e3b800 .functor MUXZ 32, L_0000018b05eee870, L_0000018b05ea28d8, L_0000018b05e3d240, C4<>;
L_0000018b05e3bbc0 .functor MUXZ 32, L_0000018b05e3b800, L_0000018b05eefbd0, L_0000018b05e3abe0, C4<>;
L_0000018b05e3cd40 .concat [ 6 26 0 0], L_0000018b05e39010, L_0000018b05ea2920;
L_0000018b05e3d560 .cmp/eq 32, L_0000018b05e3cd40, L_0000018b05ea2968;
L_0000018b05e3d2e0 .cmp/eq 6, L_0000018b05eef450, L_0000018b05ea29b0;
L_0000018b05e3bda0 .cmp/eq 6, L_0000018b05eef450, L_0000018b05ea29f8;
L_0000018b05e3d600 .cmp/eq 6, L_0000018b05e39010, L_0000018b05ea2a40;
L_0000018b05e3b940 .functor MUXZ 32, L_0000018b05e3b190, v0000018b05e33580_0, L_0000018b05e3d600, C4<>;
L_0000018b05e3b8a0 .functor MUXZ 32, L_0000018b05e3b940, L_0000018b05e3a9b0, L_0000018b05e3b0b0, C4<>;
S_0000018b05dfa630 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000018b05dfa4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000018b05df9800 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000018b05e3ae80 .functor NOT 1, v0000018b05e03410_0, C4<0>, C4<0>, C4<0>;
v0000018b05e02470_0 .net *"_ivl_0", 0 0, L_0000018b05e3ae80;  1 drivers
v0000018b05e02330_0 .net "in1", 31 0, L_0000018b05e3a9b0;  alias, 1 drivers
v0000018b05e01a70_0 .net "in2", 31 0, L_0000018b05e3bbc0;  alias, 1 drivers
v0000018b05e03190_0 .net "out", 31 0, L_0000018b05e3bb20;  alias, 1 drivers
v0000018b05e020b0_0 .net "s", 0 0, v0000018b05e03410_0;  alias, 1 drivers
L_0000018b05e3bb20 .functor MUXZ 32, L_0000018b05e3bbc0, L_0000018b05e3a9b0, L_0000018b05e3ae80, C4<>;
S_0000018b05e10e90 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000018b05dfa4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000018b05ea0090 .param/l "RType" 0 4 2, C4<000000>;
P_0000018b05ea00c8 .param/l "add" 0 4 5, C4<100000>;
P_0000018b05ea0100 .param/l "addi" 0 4 8, C4<001000>;
P_0000018b05ea0138 .param/l "addu" 0 4 5, C4<100001>;
P_0000018b05ea0170 .param/l "and_" 0 4 5, C4<100100>;
P_0000018b05ea01a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000018b05ea01e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000018b05ea0218 .param/l "bne" 0 4 10, C4<000101>;
P_0000018b05ea0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000018b05ea0288 .param/l "j" 0 4 12, C4<000010>;
P_0000018b05ea02c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000018b05ea02f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000018b05ea0330 .param/l "lw" 0 4 8, C4<100011>;
P_0000018b05ea0368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000018b05ea03a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000018b05ea03d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000018b05ea0410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000018b05ea0448 .param/l "sll" 0 4 6, C4<000000>;
P_0000018b05ea0480 .param/l "slt" 0 4 5, C4<101010>;
P_0000018b05ea04b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000018b05ea04f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000018b05ea0528 .param/l "sub" 0 4 5, C4<100010>;
P_0000018b05ea0560 .param/l "subu" 0 4 5, C4<100011>;
P_0000018b05ea0598 .param/l "sw" 0 4 8, C4<101011>;
P_0000018b05ea05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000018b05ea0608 .param/l "xori" 0 4 8, C4<001110>;
v0000018b05e016b0_0 .var "ALUOp", 3 0;
v0000018b05e03410_0 .var "ALUSrc", 0 0;
v0000018b05e02830_0 .var "MemReadEn", 0 0;
v0000018b05e028d0_0 .var "MemWriteEn", 0 0;
v0000018b05e01b10_0 .var "MemtoReg", 0 0;
v0000018b05e02290_0 .var "RegDst", 0 0;
v0000018b05e02a10_0 .var "RegWriteEn", 0 0;
v0000018b05e023d0_0 .net "funct", 5 0, L_0000018b05eef450;  alias, 1 drivers
v0000018b05e02ab0_0 .var "hlt", 0 0;
v0000018b05e03050_0 .net "opcode", 5 0, L_0000018b05e39010;  alias, 1 drivers
v0000018b05e02b50_0 .net "rst", 0 0, v0000018b05e38110_0;  alias, 1 drivers
E_0000018b05df9b00 .event anyedge, v0000018b05e02b50_0, v0000018b05e03050_0, v0000018b05e023d0_0;
S_0000018b05da2d00 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000018b05dfa4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000018b05df8cc0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000018b05e3a940 .functor BUFZ 32, L_0000018b05eef6d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018b05e02bf0_0 .net "Data_Out", 31 0, L_0000018b05e3a940;  alias, 1 drivers
v0000018b05e01bb0 .array "InstMem", 0 1023, 31 0;
v0000018b05e02d30_0 .net *"_ivl_0", 31 0, L_0000018b05eef6d0;  1 drivers
v0000018b05e02dd0_0 .net *"_ivl_3", 9 0, L_0000018b05eefd10;  1 drivers
v0000018b05e02e70_0 .net *"_ivl_4", 11 0, L_0000018b05eef590;  1 drivers
L_0000018b05ea2530 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018b05e02f10_0 .net *"_ivl_7", 1 0, L_0000018b05ea2530;  1 drivers
v0000018b05e030f0_0 .net "addr", 31 0, v0000018b05e33580_0;  alias, 1 drivers
v0000018b05e03230_0 .var/i "i", 31 0;
L_0000018b05eef6d0 .array/port v0000018b05e01bb0, L_0000018b05eef590;
L_0000018b05eefd10 .part v0000018b05e33580_0, 0, 10;
L_0000018b05eef590 .concat [ 10 2 0 0], L_0000018b05eefd10, L_0000018b05ea2530;
S_0000018b05da2e90 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000018b05dfa4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000018b05e3b190 .functor BUFZ 32, L_0000018b05eeec30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018b05e3a9b0 .functor BUFZ 32, L_0000018b05eefa90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018b05e01750_0 .net *"_ivl_0", 31 0, L_0000018b05eeec30;  1 drivers
v0000018b05de4d50_0 .net *"_ivl_10", 6 0, L_0000018b05eefb30;  1 drivers
L_0000018b05ea2608 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018b05de38b0_0 .net *"_ivl_13", 1 0, L_0000018b05ea2608;  1 drivers
v0000018b05e33c60_0 .net *"_ivl_2", 6 0, L_0000018b05eeecd0;  1 drivers
L_0000018b05ea25c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018b05e32cc0_0 .net *"_ivl_5", 1 0, L_0000018b05ea25c0;  1 drivers
v0000018b05e32860_0 .net *"_ivl_8", 31 0, L_0000018b05eefa90;  1 drivers
v0000018b05e33a80_0 .net "clk", 0 0, L_0000018b05e3a7f0;  alias, 1 drivers
v0000018b05e336c0_0 .var/i "i", 31 0;
v0000018b05e32e00_0 .net "readData1", 31 0, L_0000018b05e3b190;  alias, 1 drivers
v0000018b05e32900_0 .net "readData2", 31 0, L_0000018b05e3a9b0;  alias, 1 drivers
v0000018b05e32f40_0 .net "readRegister1", 4 0, L_0000018b05e39790;  alias, 1 drivers
v0000018b05e324a0_0 .net "readRegister2", 4 0, L_0000018b05eeef50;  alias, 1 drivers
v0000018b05e33b20 .array "registers", 31 0, 31 0;
v0000018b05e32d60_0 .net "rst", 0 0, v0000018b05e38110_0;  alias, 1 drivers
v0000018b05e33bc0_0 .net "we", 0 0, v0000018b05e02a10_0;  alias, 1 drivers
v0000018b05e322c0_0 .net "writeData", 31 0, L_0000018b05e3cfc0;  alias, 1 drivers
v0000018b05e32540_0 .net "writeRegister", 4 0, L_0000018b05eef770;  alias, 1 drivers
E_0000018b05df9900/0 .event negedge, v0000018b05e02b50_0;
E_0000018b05df9900/1 .event posedge, v0000018b05e33a80_0;
E_0000018b05df9900 .event/or E_0000018b05df9900/0, E_0000018b05df9900/1;
L_0000018b05eeec30 .array/port v0000018b05e33b20, L_0000018b05eeecd0;
L_0000018b05eeecd0 .concat [ 5 2 0 0], L_0000018b05e39790, L_0000018b05ea25c0;
L_0000018b05eefa90 .array/port v0000018b05e33b20, L_0000018b05eefb30;
L_0000018b05eefb30 .concat [ 5 2 0 0], L_0000018b05eeef50, L_0000018b05ea2608;
S_0000018b05d529c0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000018b05da2e90;
 .timescale 0 0;
v0000018b05e03550_0 .var/i "i", 31 0;
S_0000018b05d52b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000018b05dfa4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000018b05df9940 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000018b05e3b120 .functor NOT 1, v0000018b05e02290_0, C4<0>, C4<0>, C4<0>;
v0000018b05e32fe0_0 .net *"_ivl_0", 0 0, L_0000018b05e3b120;  1 drivers
v0000018b05e329a0_0 .net "in1", 4 0, L_0000018b05eeef50;  alias, 1 drivers
v0000018b05e33940_0 .net "in2", 4 0, L_0000018b05e381b0;  alias, 1 drivers
v0000018b05e32ea0_0 .net "out", 4 0, L_0000018b05eef770;  alias, 1 drivers
v0000018b05e32220_0 .net "s", 0 0, v0000018b05e02290_0;  alias, 1 drivers
L_0000018b05eef770 .functor MUXZ 5, L_0000018b05e381b0, L_0000018b05eeef50, L_0000018b05e3b120, C4<>;
S_0000018b05da13b0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000018b05dfa4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000018b05df6900 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000018b05e3b580 .functor NOT 1, v0000018b05e01b10_0, C4<0>, C4<0>, C4<0>;
v0000018b05e33120_0 .net *"_ivl_0", 0 0, L_0000018b05e3b580;  1 drivers
v0000018b05e32360_0 .net "in1", 31 0, v0000018b05e33300_0;  alias, 1 drivers
v0000018b05e331c0_0 .net "in2", 31 0, v0000018b05e32720_0;  alias, 1 drivers
v0000018b05e338a0_0 .net "out", 31 0, L_0000018b05e3cfc0;  alias, 1 drivers
v0000018b05e33080_0 .net "s", 0 0, v0000018b05e01b10_0;  alias, 1 drivers
L_0000018b05e3cfc0 .functor MUXZ 32, v0000018b05e32720_0, v0000018b05e33300_0, L_0000018b05e3b580, C4<>;
S_0000018b05da1540 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000018b05dfa4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000018b05d8b160 .param/l "ADD" 0 9 12, C4<0000>;
P_0000018b05d8b198 .param/l "AND" 0 9 12, C4<0010>;
P_0000018b05d8b1d0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000018b05d8b208 .param/l "OR" 0 9 12, C4<0011>;
P_0000018b05d8b240 .param/l "SGT" 0 9 12, C4<0111>;
P_0000018b05d8b278 .param/l "SLL" 0 9 12, C4<1000>;
P_0000018b05d8b2b0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000018b05d8b2e8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000018b05d8b320 .param/l "SUB" 0 9 12, C4<0001>;
P_0000018b05d8b358 .param/l "XOR" 0 9 12, C4<0100>;
P_0000018b05d8b390 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000018b05d8b3c8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000018b05ea2a88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018b05e33800_0 .net/2u *"_ivl_0", 31 0, L_0000018b05ea2a88;  1 drivers
v0000018b05e32b80_0 .net "opSel", 3 0, v0000018b05e016b0_0;  alias, 1 drivers
v0000018b05e33260_0 .net "operand1", 31 0, L_0000018b05e3b8a0;  alias, 1 drivers
v0000018b05e33da0_0 .net "operand2", 31 0, L_0000018b05e3bb20;  alias, 1 drivers
v0000018b05e33300_0 .var "result", 31 0;
v0000018b05e32180_0 .net "zero", 0 0, L_0000018b05e3cf20;  alias, 1 drivers
E_0000018b05df5e40 .event anyedge, v0000018b05e016b0_0, v0000018b05e33260_0, v0000018b05e03190_0;
L_0000018b05e3cf20 .cmp/eq 32, v0000018b05e33300_0, L_0000018b05ea2a88;
S_0000018b05d8b410 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000018b05dfa4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000018b05ea1660 .param/l "RType" 0 4 2, C4<000000>;
P_0000018b05ea1698 .param/l "add" 0 4 5, C4<100000>;
P_0000018b05ea16d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000018b05ea1708 .param/l "addu" 0 4 5, C4<100001>;
P_0000018b05ea1740 .param/l "and_" 0 4 5, C4<100100>;
P_0000018b05ea1778 .param/l "andi" 0 4 8, C4<001100>;
P_0000018b05ea17b0 .param/l "beq" 0 4 10, C4<000100>;
P_0000018b05ea17e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000018b05ea1820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000018b05ea1858 .param/l "j" 0 4 12, C4<000010>;
P_0000018b05ea1890 .param/l "jal" 0 4 12, C4<000011>;
P_0000018b05ea18c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000018b05ea1900 .param/l "lw" 0 4 8, C4<100011>;
P_0000018b05ea1938 .param/l "nor_" 0 4 5, C4<100111>;
P_0000018b05ea1970 .param/l "or_" 0 4 5, C4<100101>;
P_0000018b05ea19a8 .param/l "ori" 0 4 8, C4<001101>;
P_0000018b05ea19e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000018b05ea1a18 .param/l "sll" 0 4 6, C4<000000>;
P_0000018b05ea1a50 .param/l "slt" 0 4 5, C4<101010>;
P_0000018b05ea1a88 .param/l "slti" 0 4 8, C4<101010>;
P_0000018b05ea1ac0 .param/l "srl" 0 4 6, C4<000010>;
P_0000018b05ea1af8 .param/l "sub" 0 4 5, C4<100010>;
P_0000018b05ea1b30 .param/l "subu" 0 4 5, C4<100011>;
P_0000018b05ea1b68 .param/l "sw" 0 4 8, C4<101011>;
P_0000018b05ea1ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000018b05ea1bd8 .param/l "xori" 0 4 8, C4<001110>;
v0000018b05e32a40_0 .var "PCsrc", 0 0;
v0000018b05e333a0_0 .net "funct", 5 0, L_0000018b05eef450;  alias, 1 drivers
v0000018b05e325e0_0 .net "opcode", 5 0, L_0000018b05e39010;  alias, 1 drivers
v0000018b05e32ae0_0 .net "operand1", 31 0, L_0000018b05e3b190;  alias, 1 drivers
v0000018b05e339e0_0 .net "operand2", 31 0, L_0000018b05e3bb20;  alias, 1 drivers
v0000018b05e32400_0 .net "rst", 0 0, v0000018b05e38110_0;  alias, 1 drivers
E_0000018b05df60c0/0 .event anyedge, v0000018b05e02b50_0, v0000018b05e03050_0, v0000018b05e32e00_0, v0000018b05e03190_0;
E_0000018b05df60c0/1 .event anyedge, v0000018b05e023d0_0;
E_0000018b05df60c0 .event/or E_0000018b05df60c0/0, E_0000018b05df60c0/1;
S_0000018b05ea1c20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000018b05dfa4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000018b05e33440 .array "DataMem", 0 1023, 31 0;
v0000018b05e32680_0 .net "address", 31 0, v0000018b05e33300_0;  alias, 1 drivers
v0000018b05e33d00_0 .net "clock", 0 0, L_0000018b05e3b660;  1 drivers
v0000018b05e33e40_0 .net "data", 31 0, L_0000018b05e3a9b0;  alias, 1 drivers
v0000018b05e334e0_0 .var/i "i", 31 0;
v0000018b05e32720_0 .var "q", 31 0;
v0000018b05e327c0_0 .net "rden", 0 0, v0000018b05e02830_0;  alias, 1 drivers
v0000018b05e32c20_0 .net "wren", 0 0, v0000018b05e028d0_0;  alias, 1 drivers
E_0000018b05df6080 .event posedge, v0000018b05e33d00_0;
S_0000018b05ea1db0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000018b05dfa4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000018b05df6100 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000018b05e31fa0_0 .net "PCin", 31 0, L_0000018b05eee5f0;  alias, 1 drivers
v0000018b05e33580_0 .var "PCout", 31 0;
v0000018b05e33620_0 .net "clk", 0 0, L_0000018b05e3a7f0;  alias, 1 drivers
v0000018b05e33760_0 .net "rst", 0 0, v0000018b05e38110_0;  alias, 1 drivers
    .scope S_0000018b05d8b410;
T_0 ;
    %wait E_0000018b05df60c0;
    %load/vec4 v0000018b05e32400_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018b05e32a40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018b05e325e0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000018b05e32ae0_0;
    %load/vec4 v0000018b05e339e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000018b05e325e0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000018b05e32ae0_0;
    %load/vec4 v0000018b05e339e0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000018b05e325e0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000018b05e325e0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000018b05e325e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000018b05e333a0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000018b05e32a40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000018b05ea1db0;
T_1 ;
    %wait E_0000018b05df9900;
    %load/vec4 v0000018b05e33760_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000018b05e33580_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000018b05e31fa0_0;
    %assign/vec4 v0000018b05e33580_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000018b05da2d00;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018b05e03230_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000018b05e03230_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018b05e03230_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018b05e01bb0, 0, 4;
    %load/vec4 v0000018b05e03230_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018b05e03230_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018b05e01bb0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018b05e01bb0, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018b05e01bb0, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018b05e01bb0, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018b05e01bb0, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018b05e01bb0, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018b05e01bb0, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018b05e01bb0, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018b05e01bb0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018b05e01bb0, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018b05e01bb0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018b05e01bb0, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018b05e01bb0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018b05e01bb0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018b05e01bb0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018b05e01bb0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018b05e01bb0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000018b05e10e90;
T_3 ;
    %wait E_0000018b05df9b00;
    %load/vec4 v0000018b05e02b50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000018b05e02ab0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000018b05e016b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018b05e03410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018b05e02a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018b05e028d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018b05e01b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018b05e02830_0, 0;
    %assign/vec4 v0000018b05e02290_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000018b05e02ab0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000018b05e016b0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000018b05e03410_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018b05e02a10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018b05e028d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018b05e01b10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018b05e02830_0, 0, 1;
    %store/vec4 v0000018b05e02290_0, 0, 1;
    %load/vec4 v0000018b05e03050_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018b05e02ab0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018b05e02290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018b05e02a10_0, 0;
    %load/vec4 v0000018b05e023d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018b05e016b0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018b05e016b0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018b05e016b0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018b05e016b0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000018b05e016b0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000018b05e016b0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000018b05e016b0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000018b05e016b0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000018b05e016b0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000018b05e016b0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018b05e03410_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000018b05e016b0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018b05e03410_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000018b05e016b0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018b05e016b0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018b05e02a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018b05e02290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018b05e03410_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018b05e02a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018b05e02290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018b05e03410_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000018b05e016b0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018b05e02a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018b05e03410_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000018b05e016b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018b05e02a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018b05e03410_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000018b05e016b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018b05e02a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018b05e03410_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000018b05e016b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018b05e02a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018b05e03410_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018b05e02830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018b05e02a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018b05e03410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018b05e01b10_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018b05e028d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018b05e03410_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018b05e016b0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018b05e016b0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000018b05da2e90;
T_4 ;
    %wait E_0000018b05df9900;
    %fork t_1, S_0000018b05d529c0;
    %jmp t_0;
    .scope S_0000018b05d529c0;
t_1 ;
    %load/vec4 v0000018b05e32d60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018b05e03550_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000018b05e03550_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018b05e03550_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018b05e33b20, 0, 4;
    %load/vec4 v0000018b05e03550_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018b05e03550_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000018b05e33bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000018b05e322c0_0;
    %load/vec4 v0000018b05e32540_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018b05e33b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018b05e33b20, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000018b05da2e90;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000018b05da2e90;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018b05e336c0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000018b05e336c0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000018b05e336c0_0;
    %ix/getv/s 4, v0000018b05e336c0_0;
    %load/vec4a v0000018b05e33b20, 4;
    %ix/getv/s 4, v0000018b05e336c0_0;
    %load/vec4a v0000018b05e33b20, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000018b05e336c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018b05e336c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000018b05da1540;
T_6 ;
    %wait E_0000018b05df5e40;
    %load/vec4 v0000018b05e32b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000018b05e33300_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000018b05e33260_0;
    %load/vec4 v0000018b05e33da0_0;
    %add;
    %assign/vec4 v0000018b05e33300_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000018b05e33260_0;
    %load/vec4 v0000018b05e33da0_0;
    %sub;
    %assign/vec4 v0000018b05e33300_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000018b05e33260_0;
    %load/vec4 v0000018b05e33da0_0;
    %and;
    %assign/vec4 v0000018b05e33300_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000018b05e33260_0;
    %load/vec4 v0000018b05e33da0_0;
    %or;
    %assign/vec4 v0000018b05e33300_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000018b05e33260_0;
    %load/vec4 v0000018b05e33da0_0;
    %xor;
    %assign/vec4 v0000018b05e33300_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000018b05e33260_0;
    %load/vec4 v0000018b05e33da0_0;
    %or;
    %inv;
    %assign/vec4 v0000018b05e33300_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000018b05e33260_0;
    %load/vec4 v0000018b05e33da0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000018b05e33300_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000018b05e33da0_0;
    %load/vec4 v0000018b05e33260_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000018b05e33300_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000018b05e33260_0;
    %ix/getv 4, v0000018b05e33da0_0;
    %shiftl 4;
    %assign/vec4 v0000018b05e33300_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000018b05e33260_0;
    %ix/getv 4, v0000018b05e33da0_0;
    %shiftr 4;
    %assign/vec4 v0000018b05e33300_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000018b05ea1c20;
T_7 ;
    %wait E_0000018b05df6080;
    %load/vec4 v0000018b05e327c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000018b05e32680_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018b05e33440, 4;
    %assign/vec4 v0000018b05e32720_0, 0;
T_7.0 ;
    %load/vec4 v0000018b05e32c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000018b05e33e40_0;
    %ix/getv 3, v0000018b05e32680_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018b05e33440, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000018b05ea1c20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018b05e334e0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000018b05e334e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018b05e334e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018b05e33440, 0, 4;
    %load/vec4 v0000018b05e334e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018b05e334e0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000018b05ea1c20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018b05e334e0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000018b05e334e0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000018b05e334e0_0;
    %load/vec4a v0000018b05e33440, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000018b05e334e0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000018b05e334e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018b05e334e0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000018b05dfa4a0;
T_10 ;
    %wait E_0000018b05df9900;
    %load/vec4 v0000018b05e39b50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018b05e38bb0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000018b05e38bb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000018b05e38bb0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000018b05dfa180;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018b05e38d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018b05e38110_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000018b05dfa180;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000018b05e38d90_0;
    %inv;
    %assign/vec4 v0000018b05e38d90_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000018b05dfa180;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018b05e38110_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018b05e38110_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000018b05e37fd0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
