<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cs224_lab_000008.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mem_controller_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mem_controller_test_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1646822239" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1646822239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646824600" xil_pn:in_ck="-7588765526764859227" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1646824600">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="mem_controller.v"/>
      <outfile xil_pn:name="mem_controller_test.v"/>
      <outfile xil_pn:name="sram_chip.v"/>
    </transform>
    <transform xil_pn:end_ts="1646822239" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4463869648417946312" xil_pn:start_ts="1646822239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646822239" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8985691284421190486" xil_pn:start_ts="1646822239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646822239" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5566261510433075807" xil_pn:start_ts="1646822239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646824600" xil_pn:in_ck="-7588765526764859227" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1646824600">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="mem_controller.v"/>
      <outfile xil_pn:name="mem_controller_test.v"/>
      <outfile xil_pn:name="sram_chip.v"/>
    </transform>
    <transform xil_pn:end_ts="1646824603" xil_pn:in_ck="-7588765526764859227" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3015358535377311105" xil_pn:start_ts="1646824600">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646822908" xil_pn:in_ck="-8255862528791202992" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="868213699555444162" xil_pn:start_ts="1646822908">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="mem_controller_test_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
