0.6
2019.1
May 24 2019
15:06:07
D:/Code/Digital-Logic-Lab/Lab.7/step4/step4.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/Code/Digital-Logic-Lab/Lab.7/step4/step4.srcs/sim_1/new/tb.v,1637805165,verilog,,,,tb,,,,,,,,
D:/Code/Digital-Logic-Lab/Lab.7/step4/step4.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v,1637804919,verilog,,D:/Code/Digital-Logic-Lab/Lab.7/step4/step4.srcs/sim_1/new/tb.v,,dist_mem_gen_0,,,,,,,,
