[{"DBLP title": "Techniques for bandwidth-efficient prefetching of linked data structures in hybrid prefetching systems.", "DBLP authors": ["Eiman Ebrahimi", "Onur Mutlu", "Yale N. Patt"], "year": 2009, "MAG papers": [{"PaperId": 2150143212, "PaperTitle": "techniques for bandwidth efficient prefetching of linked data structures in hybrid prefetching systems", "Year": 2009, "CitationCount": 77, "EstimatedCitation": 120, "Affiliations": ["university of texas at austin", "university of texas at austin", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Voltage emergency prediction: Using signatures to reduce operating margins.", "DBLP authors": ["Vijay Janapa Reddi", "Meeta Sharma Gupta", "Glenn H. Holloway", "Gu-Yeon Wei", "Michael D. Smith", "David M. Brooks"], "year": 2009, "MAG papers": [{"PaperId": 2023571465, "PaperTitle": "voltage emergency prediction using signatures to reduce operating margins", "Year": 2009, "CitationCount": 56, "EstimatedCitation": 85, "Affiliations": ["harvard university", "harvard university", "harvard university", "harvard university", "harvard university", "harvard university"]}], "source": "ES"}, {"DBLP title": "A low-radix and low-diameter 3D interconnection network design.", "DBLP authors": ["Yi Xu", "Yu Du", "Bo Zhao", "Xiuyi Zhou", "Youtao Zhang", "Jun Yang"], "year": 2009, "MAG papers": [{"PaperId": 2155739617, "PaperTitle": "a low radix and low diameter 3d interconnection network design", "Year": 2009, "CitationCount": 70, "EstimatedCitation": 98, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Adaptive Spill-Receive for robust high-performance caching in CMPs.", "DBLP authors": ["Moinuddin K. Qureshi"], "year": 2009, "MAG papers": [{"PaperId": 2161364792, "PaperTitle": "adaptive spill receive for robust high performance caching in cmps", "Year": 2009, "CitationCount": 93, "EstimatedCitation": 130, "Affiliations": ["ibm"]}], "source": "ES"}, {"DBLP title": "Design and implementation of software-managed caches for multicores with local memory.", "DBLP authors": ["Sangmin Seo", "Jaejin Lee", "Zehra Sura"], "year": 2009, "MAG papers": [{"PaperId": 2171134934, "PaperTitle": "design and implementation of software managed caches for multicores with local memory", "Year": 2009, "CitationCount": 34, "EstimatedCitation": 52, "Affiliations": ["ibm", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "In-Network Snoop Ordering (INSO): Snoopy coherence on unordered interconnects.", "DBLP authors": ["Niket Agarwal", "Li-Shiuan Peh", "Niraj K. Jha"], "year": 2009, "MAG papers": [{"PaperId": 2062265941, "PaperTitle": "in network snoop ordering inso snoopy coherence on unordered interconnects", "Year": 2009, "CitationCount": 45, "EstimatedCitation": 68, "Affiliations": ["princeton university", "princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Practical off-chip meta-data for temporal memory streaming.", "DBLP authors": ["Thomas F. Wenisch", "Michael Ferdman", "Anastasia Ailamaki", "Babak Falsafi", "Andreas Moshovos"], "year": 2009, "MAG papers": [{"PaperId": 2165113127, "PaperTitle": "practical off chip meta data for temporal memory streaming", "Year": 2009, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["university of toronto", "ecole polytechnique federale de lausanne", "university of michigan", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "Soft error vulnerability aware process variation mitigation.", "DBLP authors": ["Xin Fu", "Tao Li", "Jos\u00e9 A. B. Fortes"], "year": 2009, "MAG papers": [{"PaperId": 2145535077, "PaperTitle": "soft error vulnerability aware process variation mitigation", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["university of florida", "university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "Accurate microarchitecture-level fault modeling for studying hardware faults.", "DBLP authors": ["Man-Lap Li", "Pradeep Ramachandran", "Ulya R. Karpuzcu", "Siva Kumar Sastry Hari", "Sarita V. Adve"], "year": 2009, "MAG papers": [{"PaperId": 2159889776, "PaperTitle": "accurate microarchitecture level fault modeling for studying hardware faults", "Year": 2009, "CitationCount": 77, "EstimatedCitation": 111, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Eliminating microarchitectural dependency from Architectural Vulnerability.", "DBLP authors": ["Vilas Sridharan", "David R. Kaeli"], "year": 2009, "MAG papers": [{"PaperId": 2123907700, "PaperTitle": "eliminating microarchitectural dependency from architectural vulnerability", "Year": 2009, "CitationCount": 79, "EstimatedCitation": 125, "Affiliations": ["northeastern university", "northeastern university"]}], "source": "ES"}, {"DBLP title": "Versatile prediction and fast estimation of Architectural Vulnerability Factor from processor performance metrics.", "DBLP authors": ["Lide Duan", "Bin Li", "Lu Peng"], "year": 2009, "MAG papers": [{"PaperId": 2148844272, "PaperTitle": "versatile prediction and fast estimation of architectural vulnerability factor from processor performance metrics", "Year": 2009, "CitationCount": 57, "EstimatedCitation": 72, "Affiliations": ["louisiana state university", "louisiana state university", "louisiana state university"]}], "source": "ES"}, {"DBLP title": "Elastic-buffer flow control for on-chip networks.", "DBLP authors": ["George Michelogiannakis", "James D. Balfour", "William J. Dally"], "year": 2009, "MAG papers": [{"PaperId": 2085581890, "PaperTitle": "elastic buffer flow control for on chip networks", "Year": 2009, "CitationCount": 74, "EstimatedCitation": 110, "Affiliations": ["stanford university", "stanford university", "stanford university"]}], "source": "ES"}, {"DBLP title": "Express Cube Topologies for on-Chip Interconnects.", "DBLP authors": ["Boris Grot", "Joel Hestness", "Stephen W. Keckler", "Onur Mutlu"], "year": 2009, "MAG papers": [{"PaperId": 2167308910, "PaperTitle": "express cube topologies for on chip interconnects", "Year": 2009, "CitationCount": 135, "EstimatedCitation": 207, "Affiliations": ["university of texas at austin", "university of texas at austin", "university of texas at austin", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs.", "DBLP authors": ["Reetuparna Das", "Soumya Eachempati", "Asit K. Mishra", "Narayanan Vijaykrishnan", "Chita R. Das"], "year": 2009, "MAG papers": [{"PaperId": 2140834004, "PaperTitle": "design and evaluation of a hierarchical on chip interconnect for next generation cmps", "Year": 2009, "CitationCount": 141, "EstimatedCitation": 207, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Architectural Contesting.", "DBLP authors": ["Hashem Hashemi Najaf-abadi", "Eric Rotenberg"], "year": 2009, "MAG papers": [{"PaperId": 2293792374, "PaperTitle": "architectural contesting", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["north carolina state university", "north carolina state university"]}], "source": "ES"}, {"DBLP title": "Lightweight predication support for out of order processors.", "DBLP authors": ["Mark Stephenson", "Lixin Zhang", "Ram Rangan"], "year": 2009, "MAG papers": [{"PaperId": 2146583041, "PaperTitle": "lightweight predication support for out of order processors", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Blueshift: Designing processors for timing speculation from the ground up.", "DBLP authors": ["Brian Greskamp", "Lu Wan", "Ulya R. Karpuzcu", "Jeffrey J. Cook", "Josep Torrellas", "Deming Chen", "Craig B. Zilles"], "year": 2009, "MAG papers": [{"PaperId": 2163421219, "PaperTitle": "blueshift designing processors for timing speculation from the ground up", "Year": 2009, "CitationCount": 73, "EstimatedCitation": 103, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "PageNUCA: Selected policies for page-grain locality management in large shared chip-multiprocessor caches.", "DBLP authors": ["Mainak Chaudhuri"], "year": 2009, "MAG papers": [{"PaperId": 2127497003, "PaperTitle": "pagenuca selected policies for page grain locality management in large shared chip multiprocessor caches", "Year": 2009, "CitationCount": 69, "EstimatedCitation": 116, "Affiliations": ["indian institute of technology kanpur"]}], "source": "ES"}, {"DBLP title": "A novel architecture of the 3D stacked MRAM L2 cache for CMPs.", "DBLP authors": ["Guangyu Sun", "Xiangyu Dong", "Yuan Xie", "Jian Li", "Yiran Chen"], "year": 2009, "MAG papers": [{"PaperId": 2084007230, "PaperTitle": "a novel architecture of the 3d stacked mram l2 cache for cmps", "Year": 2009, "CitationCount": 309, "EstimatedCitation": 418, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "ibm", "pennsylvania state university", "seagate technology"]}], "source": "ES"}, {"DBLP title": "Dynamic hardware-assisted software-controlled page placement to manage capacity allocation and sharing within large caches.", "DBLP authors": ["Manu Awasthi", "Kshitij Sudan", "Rajeev Balasubramonian", "John B. Carter"], "year": 2009, "MAG papers": [{"PaperId": 2090776550, "PaperTitle": "dynamic hardware assisted software controlled page placement to manage capacity allocation and sharing within large caches", "Year": 2009, "CitationCount": 79, "EstimatedCitation": 107, "Affiliations": ["university of utah", "university of utah", "university of utah", "university of utah"]}], "source": "ES"}, {"DBLP title": "Optimizing communication and capacity in a 3D stacked reconfigurable cache hierarchy.", "DBLP authors": ["Niti Madan", "Li Zhao", "Naveen Muralimanohar", "Aniruddha N. Udipi", "Rajeev Balasubramonian", "Ravishankar R. Iyer", "Srihari Makineni", "Donald Newell"], "year": 2009, "MAG papers": [{"PaperId": 2047043979, "PaperTitle": "optimizing communication and capacity in a 3d stacked reconfigurable cache hierarchy", "Year": 2009, "CitationCount": 59, "EstimatedCitation": 77, "Affiliations": ["intel", "university of utah", "university of utah", "intel", "intel", "university of utah", "university of utah", "intel"]}], "source": "ES"}, {"DBLP title": "Reconciling specialization and flexibility through compound circuits.", "DBLP authors": ["Sami Yehia", "Sylvain Girbal", "Hugues Berry", "Olivier Temam"], "year": 2009, "MAG papers": [{"PaperId": 2145285494, "PaperTitle": "reconciling specialization and flexibility through compound circuits", "Year": 2009, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": ["french institute for research in computer science and automation", null, "french institute for research in computer science and automation", null]}], "source": "ES"}, {"DBLP title": "CAMP: A technique to estimate per-structure power at run-time using a few simple parameters.", "DBLP authors": ["Michael D. Powell", "Arijit Biswas", "Joel S. Emer", "Shubhendu S. Mukherjee", "Basit R. Sheikh", "Shrirang M. Yardi"], "year": 2009, "MAG papers": [{"PaperId": 2145207053, "PaperTitle": "camp a technique to estimate per structure power at run time using a few simple parameters", "Year": 2009, "CitationCount": 65, "EstimatedCitation": 100, "Affiliations": ["intel", "intel", "intel", "cornell university", "virginia tech", "intel"]}], "source": "ES"}, {"DBLP title": "Variation-aware dynamic voltage/frequency scaling.", "DBLP authors": ["Sebastian Herbert", "Diana Marculescu"], "year": 2009, "MAG papers": [{"PaperId": 2135021459, "PaperTitle": "variation aware dynamic voltage frequency scaling", "Year": 2009, "CitationCount": 90, "EstimatedCitation": 136, "Affiliations": ["carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Bridging the computation gap between programmable processors and hardwired accelerators.", "DBLP authors": ["Kevin Fan", "Manjunath Kudlur", "Ganesh S. Dasika", "Scott A. Mahlke"], "year": 2009, "MAG papers": [{"PaperId": 2136262589, "PaperTitle": "bridging the computation gap between programmable processors and hardwired accelerators", "Year": 2009, "CitationCount": 59, "EstimatedCitation": 84, "Affiliations": ["nvidia", "university of michigan", "university of michigan", null]}], "source": "ES"}, {"DBLP title": "A first-order fine-grained multithreaded throughput model.", "DBLP authors": ["Xi E. Chen", "Tor M. Aamodt"], "year": 2009, "MAG papers": [{"PaperId": 2115676933, "PaperTitle": "a first order fine grained multithreaded throughput model", "Year": 2009, "CitationCount": 65, "EstimatedCitation": 95, "Affiliations": ["university of british columbia", "university of british columbia"]}], "source": "ES"}, {"DBLP title": "Characterization of Direct Cache Access on multi-core systems and 10GbE.", "DBLP authors": ["Amit Kumar", "Ram Huggahalli", "Srihari Makineni"], "year": 2009, "MAG papers": [{"PaperId": 2097767932, "PaperTitle": "characterization of direct cache access on multi core systems and 10gbe", "Year": 2009, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "MRR: Enabling fully adaptive multicast routing for CMP interconnection networks.", "DBLP authors": ["Pablo Abad Fidalgo", "Valentin Puente", "Jos\u00e9-\u00c1ngel Gregorio"], "year": 2009, "MAG papers": [{"PaperId": 2156664767, "PaperTitle": "mrr enabling fully adaptive multicast routing for cmp interconnection networks", "Year": 2009, "CitationCount": 46, "EstimatedCitation": 66, "Affiliations": ["university of cantabria", "university of cantabria", "university of cantabria"]}], "source": "ES"}, {"DBLP title": "Prediction router: Yet another low latency on-chip router architecture.", "DBLP authors": ["Hiroki Matsutani", "Michihiro Koibuchi", "Hideharu Amano", "Tsutomu Yoshinaga"], "year": 2009, "MAG papers": [{"PaperId": 2120865579, "PaperTitle": "prediction router yet another low latency on chip router architecture", "Year": 2009, "CitationCount": 71, "EstimatedCitation": 110, "Affiliations": ["keio university", "keio university", "university of electro communications", "national institute of informatics"]}], "source": "ES"}, {"DBLP title": "Fast complete memory consistency verification.", "DBLP authors": ["Yunji Chen", "Yi Lv", "Weiwu Hu", "Tianshi Chen", "Haihua Shen", "Pengyu Wang", "Hong Pan"], "year": 2009, "MAG papers": [{"PaperId": 2135355961, "PaperTitle": "fast complete memory consistency verification", "Year": 2009, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": ["university of science and technology of china", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Hardware-software integrated approaches to defend against software cache-based side channel attacks.", "DBLP authors": ["Jingfei Kong", "Onur Acii\u00e7mez", "Jean-Pierre Seifert", "Huiyang Zhou"], "year": 2009, "MAG papers": [{"PaperId": 2097778649, "PaperTitle": "hardware software integrated approaches to defend against software cache based side channel attacks", "Year": 2009, "CitationCount": 69, "EstimatedCitation": 87, "Affiliations": ["university of central florida", "deutsche telekom", "samsung", "university of central florida"]}], "source": "ES"}, {"DBLP title": "Dacota: Post-silicon validation of the memory subsystem in multi-core designs.", "DBLP authors": ["Andrew DeOrio", "Ilya Wagner", "Valeria Bertacco"], "year": 2009, "MAG papers": [{"PaperId": 2110868591, "PaperTitle": "dacota post silicon validation of the memory subsystem in multi core designs", "Year": 2009, "CitationCount": 42, "EstimatedCitation": 55, "Affiliations": ["university of michigan", null, null]}], "source": "ES"}, {"DBLP title": "Criticality-based optimizations for efficient load processing.", "DBLP authors": ["Samantika Subramaniam", "Anne Bracy", "Hong Wang", "Gabriel H. Loh"], "year": 2009, "MAG papers": [{"PaperId": 2138571755, "PaperTitle": "criticality based optimizations for efficient load processing", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["georgia institute of technology college of computing", "intel", "intel", "georgia institute of technology college of computing"]}], "source": "ES"}, {"DBLP title": "iCFP: Tolerating all-level cache misses in in-order processors.", "DBLP authors": ["Andrew D. Hilton", "Santosh Nagarakatte", "Amir Roth"], "year": 2009, "MAG papers": [{"PaperId": 1975371390, "PaperTitle": "icfp tolerating all level cache misses in in order processors", "Year": 2009, "CitationCount": 35, "EstimatedCitation": 59, "Affiliations": ["university of pennsylvania", "university of pennsylvania", "university of pennsylvania"]}], "source": "ES"}, {"DBLP title": "Feedback mechanisms for improving probabilistic memory prefetching.", "DBLP authors": ["Ibrahim Hur", "Calvin Lin"], "year": 2009, "MAG papers": [{"PaperId": 2115402491, "PaperTitle": "feedback mechanisms for improving probabilistic memory prefetching", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["ibm", "university of texas at austin"]}], "source": "ES"}]