
MainController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008aa8  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08008c80  08008c80  00009c80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008cc0  08008cc0  0000a20c  2**0
                  CONTENTS
  4 .ARM          00000008  08008cc0  08008cc0  00009cc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008cc8  08008cc8  0000a20c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008cc8  08008cc8  00009cc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008ccc  08008ccc  00009ccc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000020c  20000000  08008cd0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ee8  2000020c  08008edc  0000a20c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200010f4  08008edc  0000b0f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a20c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016a03  00000000  00000000  0000a23c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ba7  00000000  00000000  00020c3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001210  00000000  00000000  000237e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e2f  00000000  00000000  000249f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026e96  00000000  00000000  00025827  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015fa9  00000000  00000000  0004c6bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fe850  00000000  00000000  00062666  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00160eb6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e18  00000000  00000000  00160efc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000087  00000000  00000000  00165d14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000020c 	.word	0x2000020c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08008c68 	.word	0x08008c68

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000210 	.word	0x20000210
 8000214:	08008c68 	.word	0x08008c68

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__aeabi_d2uiz>:
 80009b4:	004a      	lsls	r2, r1, #1
 80009b6:	d211      	bcs.n	80009dc <__aeabi_d2uiz+0x28>
 80009b8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80009bc:	d211      	bcs.n	80009e2 <__aeabi_d2uiz+0x2e>
 80009be:	d50d      	bpl.n	80009dc <__aeabi_d2uiz+0x28>
 80009c0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80009c4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009c8:	d40e      	bmi.n	80009e8 <__aeabi_d2uiz+0x34>
 80009ca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009ce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009d2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009d6:	fa23 f002 	lsr.w	r0, r3, r2
 80009da:	4770      	bx	lr
 80009dc:	f04f 0000 	mov.w	r0, #0
 80009e0:	4770      	bx	lr
 80009e2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009e6:	d102      	bne.n	80009ee <__aeabi_d2uiz+0x3a>
 80009e8:	f04f 30ff 	mov.w	r0, #4294967295
 80009ec:	4770      	bx	lr
 80009ee:	f04f 0000 	mov.w	r0, #0
 80009f2:	4770      	bx	lr

080009f4 <__aeabi_d2f>:
 80009f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009f8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009fc:	bf24      	itt	cs
 80009fe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a02:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a06:	d90d      	bls.n	8000a24 <__aeabi_d2f+0x30>
 8000a08:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a0c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a10:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a14:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a18:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a1c:	bf08      	it	eq
 8000a1e:	f020 0001 	biceq.w	r0, r0, #1
 8000a22:	4770      	bx	lr
 8000a24:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a28:	d121      	bne.n	8000a6e <__aeabi_d2f+0x7a>
 8000a2a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a2e:	bfbc      	itt	lt
 8000a30:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a34:	4770      	bxlt	lr
 8000a36:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a3a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a3e:	f1c2 0218 	rsb	r2, r2, #24
 8000a42:	f1c2 0c20 	rsb	ip, r2, #32
 8000a46:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a4a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a4e:	bf18      	it	ne
 8000a50:	f040 0001 	orrne.w	r0, r0, #1
 8000a54:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a58:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a5c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a60:	ea40 000c 	orr.w	r0, r0, ip
 8000a64:	fa23 f302 	lsr.w	r3, r3, r2
 8000a68:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a6c:	e7cc      	b.n	8000a08 <__aeabi_d2f+0x14>
 8000a6e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a72:	d107      	bne.n	8000a84 <__aeabi_d2f+0x90>
 8000a74:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a78:	bf1e      	ittt	ne
 8000a7a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a7e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a82:	4770      	bxne	lr
 8000a84:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a88:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a8c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop

08000a94 <__aeabi_uldivmod>:
 8000a94:	b953      	cbnz	r3, 8000aac <__aeabi_uldivmod+0x18>
 8000a96:	b94a      	cbnz	r2, 8000aac <__aeabi_uldivmod+0x18>
 8000a98:	2900      	cmp	r1, #0
 8000a9a:	bf08      	it	eq
 8000a9c:	2800      	cmpeq	r0, #0
 8000a9e:	bf1c      	itt	ne
 8000aa0:	f04f 31ff 	movne.w	r1, #4294967295
 8000aa4:	f04f 30ff 	movne.w	r0, #4294967295
 8000aa8:	f000 b96a 	b.w	8000d80 <__aeabi_idiv0>
 8000aac:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ab0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ab4:	f000 f806 	bl	8000ac4 <__udivmoddi4>
 8000ab8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000abc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac0:	b004      	add	sp, #16
 8000ac2:	4770      	bx	lr

08000ac4 <__udivmoddi4>:
 8000ac4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ac8:	9d08      	ldr	r5, [sp, #32]
 8000aca:	460c      	mov	r4, r1
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d14e      	bne.n	8000b6e <__udivmoddi4+0xaa>
 8000ad0:	4694      	mov	ip, r2
 8000ad2:	458c      	cmp	ip, r1
 8000ad4:	4686      	mov	lr, r0
 8000ad6:	fab2 f282 	clz	r2, r2
 8000ada:	d962      	bls.n	8000ba2 <__udivmoddi4+0xde>
 8000adc:	b14a      	cbz	r2, 8000af2 <__udivmoddi4+0x2e>
 8000ade:	f1c2 0320 	rsb	r3, r2, #32
 8000ae2:	4091      	lsls	r1, r2
 8000ae4:	fa20 f303 	lsr.w	r3, r0, r3
 8000ae8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000aec:	4319      	orrs	r1, r3
 8000aee:	fa00 fe02 	lsl.w	lr, r0, r2
 8000af2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000af6:	fa1f f68c 	uxth.w	r6, ip
 8000afa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000afe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b02:	fb07 1114 	mls	r1, r7, r4, r1
 8000b06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b0a:	fb04 f106 	mul.w	r1, r4, r6
 8000b0e:	4299      	cmp	r1, r3
 8000b10:	d90a      	bls.n	8000b28 <__udivmoddi4+0x64>
 8000b12:	eb1c 0303 	adds.w	r3, ip, r3
 8000b16:	f104 30ff 	add.w	r0, r4, #4294967295
 8000b1a:	f080 8112 	bcs.w	8000d42 <__udivmoddi4+0x27e>
 8000b1e:	4299      	cmp	r1, r3
 8000b20:	f240 810f 	bls.w	8000d42 <__udivmoddi4+0x27e>
 8000b24:	3c02      	subs	r4, #2
 8000b26:	4463      	add	r3, ip
 8000b28:	1a59      	subs	r1, r3, r1
 8000b2a:	fa1f f38e 	uxth.w	r3, lr
 8000b2e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b32:	fb07 1110 	mls	r1, r7, r0, r1
 8000b36:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b3a:	fb00 f606 	mul.w	r6, r0, r6
 8000b3e:	429e      	cmp	r6, r3
 8000b40:	d90a      	bls.n	8000b58 <__udivmoddi4+0x94>
 8000b42:	eb1c 0303 	adds.w	r3, ip, r3
 8000b46:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b4a:	f080 80fc 	bcs.w	8000d46 <__udivmoddi4+0x282>
 8000b4e:	429e      	cmp	r6, r3
 8000b50:	f240 80f9 	bls.w	8000d46 <__udivmoddi4+0x282>
 8000b54:	4463      	add	r3, ip
 8000b56:	3802      	subs	r0, #2
 8000b58:	1b9b      	subs	r3, r3, r6
 8000b5a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b5e:	2100      	movs	r1, #0
 8000b60:	b11d      	cbz	r5, 8000b6a <__udivmoddi4+0xa6>
 8000b62:	40d3      	lsrs	r3, r2
 8000b64:	2200      	movs	r2, #0
 8000b66:	e9c5 3200 	strd	r3, r2, [r5]
 8000b6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b6e:	428b      	cmp	r3, r1
 8000b70:	d905      	bls.n	8000b7e <__udivmoddi4+0xba>
 8000b72:	b10d      	cbz	r5, 8000b78 <__udivmoddi4+0xb4>
 8000b74:	e9c5 0100 	strd	r0, r1, [r5]
 8000b78:	2100      	movs	r1, #0
 8000b7a:	4608      	mov	r0, r1
 8000b7c:	e7f5      	b.n	8000b6a <__udivmoddi4+0xa6>
 8000b7e:	fab3 f183 	clz	r1, r3
 8000b82:	2900      	cmp	r1, #0
 8000b84:	d146      	bne.n	8000c14 <__udivmoddi4+0x150>
 8000b86:	42a3      	cmp	r3, r4
 8000b88:	d302      	bcc.n	8000b90 <__udivmoddi4+0xcc>
 8000b8a:	4290      	cmp	r0, r2
 8000b8c:	f0c0 80f0 	bcc.w	8000d70 <__udivmoddi4+0x2ac>
 8000b90:	1a86      	subs	r6, r0, r2
 8000b92:	eb64 0303 	sbc.w	r3, r4, r3
 8000b96:	2001      	movs	r0, #1
 8000b98:	2d00      	cmp	r5, #0
 8000b9a:	d0e6      	beq.n	8000b6a <__udivmoddi4+0xa6>
 8000b9c:	e9c5 6300 	strd	r6, r3, [r5]
 8000ba0:	e7e3      	b.n	8000b6a <__udivmoddi4+0xa6>
 8000ba2:	2a00      	cmp	r2, #0
 8000ba4:	f040 8090 	bne.w	8000cc8 <__udivmoddi4+0x204>
 8000ba8:	eba1 040c 	sub.w	r4, r1, ip
 8000bac:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bb0:	fa1f f78c 	uxth.w	r7, ip
 8000bb4:	2101      	movs	r1, #1
 8000bb6:	fbb4 f6f8 	udiv	r6, r4, r8
 8000bba:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bbe:	fb08 4416 	mls	r4, r8, r6, r4
 8000bc2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bc6:	fb07 f006 	mul.w	r0, r7, r6
 8000bca:	4298      	cmp	r0, r3
 8000bcc:	d908      	bls.n	8000be0 <__udivmoddi4+0x11c>
 8000bce:	eb1c 0303 	adds.w	r3, ip, r3
 8000bd2:	f106 34ff 	add.w	r4, r6, #4294967295
 8000bd6:	d202      	bcs.n	8000bde <__udivmoddi4+0x11a>
 8000bd8:	4298      	cmp	r0, r3
 8000bda:	f200 80cd 	bhi.w	8000d78 <__udivmoddi4+0x2b4>
 8000bde:	4626      	mov	r6, r4
 8000be0:	1a1c      	subs	r4, r3, r0
 8000be2:	fa1f f38e 	uxth.w	r3, lr
 8000be6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000bea:	fb08 4410 	mls	r4, r8, r0, r4
 8000bee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bf2:	fb00 f707 	mul.w	r7, r0, r7
 8000bf6:	429f      	cmp	r7, r3
 8000bf8:	d908      	bls.n	8000c0c <__udivmoddi4+0x148>
 8000bfa:	eb1c 0303 	adds.w	r3, ip, r3
 8000bfe:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c02:	d202      	bcs.n	8000c0a <__udivmoddi4+0x146>
 8000c04:	429f      	cmp	r7, r3
 8000c06:	f200 80b0 	bhi.w	8000d6a <__udivmoddi4+0x2a6>
 8000c0a:	4620      	mov	r0, r4
 8000c0c:	1bdb      	subs	r3, r3, r7
 8000c0e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c12:	e7a5      	b.n	8000b60 <__udivmoddi4+0x9c>
 8000c14:	f1c1 0620 	rsb	r6, r1, #32
 8000c18:	408b      	lsls	r3, r1
 8000c1a:	fa22 f706 	lsr.w	r7, r2, r6
 8000c1e:	431f      	orrs	r7, r3
 8000c20:	fa20 fc06 	lsr.w	ip, r0, r6
 8000c24:	fa04 f301 	lsl.w	r3, r4, r1
 8000c28:	ea43 030c 	orr.w	r3, r3, ip
 8000c2c:	40f4      	lsrs	r4, r6
 8000c2e:	fa00 f801 	lsl.w	r8, r0, r1
 8000c32:	0c38      	lsrs	r0, r7, #16
 8000c34:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c38:	fbb4 fef0 	udiv	lr, r4, r0
 8000c3c:	fa1f fc87 	uxth.w	ip, r7
 8000c40:	fb00 441e 	mls	r4, r0, lr, r4
 8000c44:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c48:	fb0e f90c 	mul.w	r9, lr, ip
 8000c4c:	45a1      	cmp	r9, r4
 8000c4e:	fa02 f201 	lsl.w	r2, r2, r1
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x1a6>
 8000c54:	193c      	adds	r4, r7, r4
 8000c56:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000c5a:	f080 8084 	bcs.w	8000d66 <__udivmoddi4+0x2a2>
 8000c5e:	45a1      	cmp	r9, r4
 8000c60:	f240 8081 	bls.w	8000d66 <__udivmoddi4+0x2a2>
 8000c64:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c68:	443c      	add	r4, r7
 8000c6a:	eba4 0409 	sub.w	r4, r4, r9
 8000c6e:	fa1f f983 	uxth.w	r9, r3
 8000c72:	fbb4 f3f0 	udiv	r3, r4, r0
 8000c76:	fb00 4413 	mls	r4, r0, r3, r4
 8000c7a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c7e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c82:	45a4      	cmp	ip, r4
 8000c84:	d907      	bls.n	8000c96 <__udivmoddi4+0x1d2>
 8000c86:	193c      	adds	r4, r7, r4
 8000c88:	f103 30ff 	add.w	r0, r3, #4294967295
 8000c8c:	d267      	bcs.n	8000d5e <__udivmoddi4+0x29a>
 8000c8e:	45a4      	cmp	ip, r4
 8000c90:	d965      	bls.n	8000d5e <__udivmoddi4+0x29a>
 8000c92:	3b02      	subs	r3, #2
 8000c94:	443c      	add	r4, r7
 8000c96:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000c9a:	fba0 9302 	umull	r9, r3, r0, r2
 8000c9e:	eba4 040c 	sub.w	r4, r4, ip
 8000ca2:	429c      	cmp	r4, r3
 8000ca4:	46ce      	mov	lr, r9
 8000ca6:	469c      	mov	ip, r3
 8000ca8:	d351      	bcc.n	8000d4e <__udivmoddi4+0x28a>
 8000caa:	d04e      	beq.n	8000d4a <__udivmoddi4+0x286>
 8000cac:	b155      	cbz	r5, 8000cc4 <__udivmoddi4+0x200>
 8000cae:	ebb8 030e 	subs.w	r3, r8, lr
 8000cb2:	eb64 040c 	sbc.w	r4, r4, ip
 8000cb6:	fa04 f606 	lsl.w	r6, r4, r6
 8000cba:	40cb      	lsrs	r3, r1
 8000cbc:	431e      	orrs	r6, r3
 8000cbe:	40cc      	lsrs	r4, r1
 8000cc0:	e9c5 6400 	strd	r6, r4, [r5]
 8000cc4:	2100      	movs	r1, #0
 8000cc6:	e750      	b.n	8000b6a <__udivmoddi4+0xa6>
 8000cc8:	f1c2 0320 	rsb	r3, r2, #32
 8000ccc:	fa20 f103 	lsr.w	r1, r0, r3
 8000cd0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cd4:	fa24 f303 	lsr.w	r3, r4, r3
 8000cd8:	4094      	lsls	r4, r2
 8000cda:	430c      	orrs	r4, r1
 8000cdc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ce0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ce4:	fa1f f78c 	uxth.w	r7, ip
 8000ce8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cec:	fb08 3110 	mls	r1, r8, r0, r3
 8000cf0:	0c23      	lsrs	r3, r4, #16
 8000cf2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cf6:	fb00 f107 	mul.w	r1, r0, r7
 8000cfa:	4299      	cmp	r1, r3
 8000cfc:	d908      	bls.n	8000d10 <__udivmoddi4+0x24c>
 8000cfe:	eb1c 0303 	adds.w	r3, ip, r3
 8000d02:	f100 36ff 	add.w	r6, r0, #4294967295
 8000d06:	d22c      	bcs.n	8000d62 <__udivmoddi4+0x29e>
 8000d08:	4299      	cmp	r1, r3
 8000d0a:	d92a      	bls.n	8000d62 <__udivmoddi4+0x29e>
 8000d0c:	3802      	subs	r0, #2
 8000d0e:	4463      	add	r3, ip
 8000d10:	1a5b      	subs	r3, r3, r1
 8000d12:	b2a4      	uxth	r4, r4
 8000d14:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d18:	fb08 3311 	mls	r3, r8, r1, r3
 8000d1c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d20:	fb01 f307 	mul.w	r3, r1, r7
 8000d24:	42a3      	cmp	r3, r4
 8000d26:	d908      	bls.n	8000d3a <__udivmoddi4+0x276>
 8000d28:	eb1c 0404 	adds.w	r4, ip, r4
 8000d2c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000d30:	d213      	bcs.n	8000d5a <__udivmoddi4+0x296>
 8000d32:	42a3      	cmp	r3, r4
 8000d34:	d911      	bls.n	8000d5a <__udivmoddi4+0x296>
 8000d36:	3902      	subs	r1, #2
 8000d38:	4464      	add	r4, ip
 8000d3a:	1ae4      	subs	r4, r4, r3
 8000d3c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d40:	e739      	b.n	8000bb6 <__udivmoddi4+0xf2>
 8000d42:	4604      	mov	r4, r0
 8000d44:	e6f0      	b.n	8000b28 <__udivmoddi4+0x64>
 8000d46:	4608      	mov	r0, r1
 8000d48:	e706      	b.n	8000b58 <__udivmoddi4+0x94>
 8000d4a:	45c8      	cmp	r8, r9
 8000d4c:	d2ae      	bcs.n	8000cac <__udivmoddi4+0x1e8>
 8000d4e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d52:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d56:	3801      	subs	r0, #1
 8000d58:	e7a8      	b.n	8000cac <__udivmoddi4+0x1e8>
 8000d5a:	4631      	mov	r1, r6
 8000d5c:	e7ed      	b.n	8000d3a <__udivmoddi4+0x276>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	e799      	b.n	8000c96 <__udivmoddi4+0x1d2>
 8000d62:	4630      	mov	r0, r6
 8000d64:	e7d4      	b.n	8000d10 <__udivmoddi4+0x24c>
 8000d66:	46d6      	mov	lr, sl
 8000d68:	e77f      	b.n	8000c6a <__udivmoddi4+0x1a6>
 8000d6a:	4463      	add	r3, ip
 8000d6c:	3802      	subs	r0, #2
 8000d6e:	e74d      	b.n	8000c0c <__udivmoddi4+0x148>
 8000d70:	4606      	mov	r6, r0
 8000d72:	4623      	mov	r3, r4
 8000d74:	4608      	mov	r0, r1
 8000d76:	e70f      	b.n	8000b98 <__udivmoddi4+0xd4>
 8000d78:	3e02      	subs	r6, #2
 8000d7a:	4463      	add	r3, ip
 8000d7c:	e730      	b.n	8000be0 <__udivmoddi4+0x11c>
 8000d7e:	bf00      	nop

08000d80 <__aeabi_idiv0>:
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop

08000d84 <modbus_1t5_Timeout>:
void Modbus_frame_response();
void modbus_ErrorTimeout(UART_HandleTypeDef* huart);

// function for interrupt
void modbus_1t5_Timeout()
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8000d88:	4b0d      	ldr	r3, [pc, #52]	@ (8000dc0 <modbus_1t5_Timeout+0x3c>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	751a      	strb	r2, [r3, #20]
	//set 3t5 Timer
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8000d90:	4b0b      	ldr	r3, [pc, #44]	@ (8000dc0 <modbus_1t5_Timeout+0x3c>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	691b      	ldr	r3, [r3, #16]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	2200      	movs	r2, #0
 8000d9a:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_ENABLE(hModbus->htim);
 8000d9c:	4b08      	ldr	r3, [pc, #32]	@ (8000dc0 <modbus_1t5_Timeout+0x3c>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	691b      	ldr	r3, [r3, #16]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	681a      	ldr	r2, [r3, #0]
 8000da6:	4b06      	ldr	r3, [pc, #24]	@ (8000dc0 <modbus_1t5_Timeout+0x3c>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	691b      	ldr	r3, [r3, #16]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	f042 0201 	orr.w	r2, r2, #1
 8000db2:	601a      	str	r2, [r3, #0]
}
 8000db4:	bf00      	nop
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop
 8000dc0:	20000228 	.word	0x20000228

08000dc4 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b083      	sub	sp, #12
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 8000dcc:	4b04      	ldr	r3, [pc, #16]	@ (8000de0 <modbus_3t5_Timeout+0x1c>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	755a      	strb	r2, [r3, #21]

}
 8000dd4:	bf00      	nop
 8000dd6:	370c      	adds	r7, #12
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dde:	4770      	bx	lr
 8000de0:	20000228 	.word	0x20000228

08000de4 <modbus_ErrorTimeout>:

void modbus_ErrorTimeout(UART_HandleTypeDef* huart)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
	if(HAL_UART_GetError(huart)==HAL_UART_ERROR_RTO)
 8000dec:	6878      	ldr	r0, [r7, #4]
 8000dee:	f006 fda3 	bl	8007938 <HAL_UART_GetError>
 8000df2:	4603      	mov	r3, r0
 8000df4:	2b20      	cmp	r3, #32
 8000df6:	d101      	bne.n	8000dfc <modbus_ErrorTimeout+0x18>
	{
		modbus_1t5_Timeout();
 8000df8:	f7ff ffc4 	bl	8000d84 <modbus_1t5_Timeout>

	}
}
 8000dfc:	bf00      	nop
 8000dfe:	3708      	adds	r7, #8
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}

08000e04 <Modbus_init>:



void Modbus_init(ModbusHandleTypedef* hmodbus,u16u8_t* RegisterStartAddress)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
 8000e0c:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 8000e0e:	4a25      	ldr	r2, [pc, #148]	@ (8000ea4 <Modbus_init+0xa0>)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 8000e14:	4b23      	ldr	r3, [pc, #140]	@ (8000ea4 <Modbus_init+0xa0>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	683a      	ldr	r2, [r7, #0]
 8000e1a:	605a      	str	r2, [r3, #4]

	//config timer interrupt

	HAL_TIM_RegisterCallback(hmodbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	691b      	ldr	r3, [r3, #16]
 8000e20:	4a21      	ldr	r2, [pc, #132]	@ (8000ea8 <Modbus_init+0xa4>)
 8000e22:	210e      	movs	r1, #14
 8000e24:	4618      	mov	r0, r3
 8000e26:	f004 fea9 	bl	8005b7c <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_ReceiverTimeout_Config(hmodbus->huart, 16);
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	68db      	ldr	r3, [r3, #12]
 8000e2e:	2110      	movs	r1, #16
 8000e30:	4618      	mov	r0, r3
 8000e32:	f006 fd2b 	bl	800788c <HAL_UART_ReceiverTimeout_Config>
	HAL_UART_EnableReceiverTimeout(hmodbus->huart);
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	68db      	ldr	r3, [r3, #12]
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f006 fd42 	bl	80078c4 <HAL_UART_EnableReceiverTimeout>

	HAL_UART_RegisterCallback(hmodbus->huart, HAL_UART_ERROR_CB_ID, (void*)modbus_ErrorTimeout);
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	68db      	ldr	r3, [r3, #12]
 8000e44:	4a19      	ldr	r2, [pc, #100]	@ (8000eac <Modbus_init+0xa8>)
 8000e46:	2104      	movs	r1, #4
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f006 f809 	bl	8006e60 <HAL_UART_RegisterCallback>
	//HAL_UART_RegisterCallback(hmodbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
	//start Receive
    HAL_UART_Receive_DMA(hModbus->huart,
 8000e4e:	4b15      	ldr	r3, [pc, #84]	@ (8000ea4 <Modbus_init+0xa0>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	68d8      	ldr	r0, [r3, #12]
    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 8000e54:	4b13      	ldr	r3, [pc, #76]	@ (8000ea4 <Modbus_init+0xa0>)
 8000e56:	681a      	ldr	r2, [r3, #0]
 8000e58:	4b12      	ldr	r3, [pc, #72]	@ (8000ea4 <Modbus_init+0xa0>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
    HAL_UART_Receive_DMA(hModbus->huart,
 8000e60:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 8000e64:	4413      	add	r3, r2
 8000e66:	3302      	adds	r3, #2
 8000e68:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	f006 f931 	bl	80070d4 <HAL_UART_Receive_DMA>
			MODBUS_UART_BUFFER_SIZE );


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 8000e72:	4b0c      	ldr	r3, [pc, #48]	@ (8000ea4 <Modbus_init+0xa0>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	691b      	ldr	r3, [r3, #16]
 8000e78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000e7c:	b2db      	uxtb	r3, r3
 8000e7e:	2b01      	cmp	r3, #1
 8000e80:	d10c      	bne.n	8000e9c <Modbus_init+0x98>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 8000e82:	4b08      	ldr	r3, [pc, #32]	@ (8000ea4 <Modbus_init+0xa0>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	691b      	ldr	r3, [r3, #16]
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f003 fd55 	bl	8004938 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 8000e8e:	4b05      	ldr	r3, [pc, #20]	@ (8000ea4 <Modbus_init+0xa0>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	691b      	ldr	r3, [r3, #16]
 8000e94:	2100      	movs	r1, #0
 8000e96:	4618      	mov	r0, r3
 8000e98:	f004 f8ac 	bl	8004ff4 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 8000e9c:	bf00      	nop
 8000e9e:	3708      	adds	r7, #8
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	20000228 	.word	0x20000228
 8000ea8:	08000dc5 	.word	0x08000dc5
 8000eac:	08000de5 	.word	0x08000de5

08000eb0 <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b085      	sub	sp, #20
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
 8000eb8:	460b      	mov	r3, r1
 8000eba:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 8000ebc:	23ff      	movs	r3, #255	@ 0xff
 8000ebe:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 8000ec0:	23ff      	movs	r3, #255	@ 0xff
 8000ec2:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 8000ec4:	e013      	b.n	8000eee <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	1c5a      	adds	r2, r3, #1
 8000eca:	607a      	str	r2, [r7, #4]
 8000ecc:	781a      	ldrb	r2, [r3, #0]
 8000ece:	7bbb      	ldrb	r3, [r7, #14]
 8000ed0:	4053      	eors	r3, r2
 8000ed2:	b2db      	uxtb	r3, r3
 8000ed4:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 8000ed6:	4a0f      	ldr	r2, [pc, #60]	@ (8000f14 <CRC16+0x64>)
 8000ed8:	68bb      	ldr	r3, [r7, #8]
 8000eda:	4413      	add	r3, r2
 8000edc:	781a      	ldrb	r2, [r3, #0]
 8000ede:	7bfb      	ldrb	r3, [r7, #15]
 8000ee0:	4053      	eors	r3, r2
 8000ee2:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 8000ee4:	4a0c      	ldr	r2, [pc, #48]	@ (8000f18 <CRC16+0x68>)
 8000ee6:	68bb      	ldr	r3, [r7, #8]
 8000ee8:	4413      	add	r3, r2
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 8000eee:	883b      	ldrh	r3, [r7, #0]
 8000ef0:	1e5a      	subs	r2, r3, #1
 8000ef2:	803a      	strh	r2, [r7, #0]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d1e6      	bne.n	8000ec6 <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 8000ef8:	7bfb      	ldrb	r3, [r7, #15]
 8000efa:	021b      	lsls	r3, r3, #8
 8000efc:	b21a      	sxth	r2, r3
 8000efe:	7bbb      	ldrb	r3, [r7, #14]
 8000f00:	b21b      	sxth	r3, r3
 8000f02:	4313      	orrs	r3, r2
 8000f04:	b21b      	sxth	r3, r3
 8000f06:	b29b      	uxth	r3, r3
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	3714      	adds	r7, #20
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f12:	4770      	bx	lr
 8000f14:	20000100 	.word	0x20000100
 8000f18:	20000000 	.word	0x20000000

08000f1c <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 8000f22:	4b7e      	ldr	r3, [pc, #504]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	7ddb      	ldrb	r3, [r3, #23]
 8000f28:	3b01      	subs	r3, #1
 8000f2a:	2b03      	cmp	r3, #3
 8000f2c:	d80a      	bhi.n	8000f44 <Modbus_Protocal_Worker+0x28>
 8000f2e:	a201      	add	r2, pc, #4	@ (adr r2, 8000f34 <Modbus_Protocal_Worker+0x18>)
 8000f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f34:	08000f4f 	.word	0x08000f4f
 8000f38:	080010e3 	.word	0x080010e3
 8000f3c:	08000fdb 	.word	0x08000fdb
 8000f40:	0800101f 	.word	0x0800101f
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 8000f44:	4b75      	ldr	r3, [pc, #468]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	2201      	movs	r2, #1
 8000f4a:	75da      	strb	r2, [r3, #23]
		break;
 8000f4c:	e0e1      	b.n	8001112 <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 8000f4e:	4b73      	ldr	r3, [pc, #460]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d006      	beq.n	8000f68 <Modbus_Protocal_Worker+0x4c>
		{
			/*set state*/
			hModbus->Mstatus= Modbus_state_Emission;
 8000f5a:	4b70      	ldr	r3, [pc, #448]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	2202      	movs	r2, #2
 8000f60:	75da      	strb	r2, [r3, #23]
			Modbus_Emission();
 8000f62:	f000 f9cd 	bl	8001300 <Modbus_Emission>
 8000f66:	e018      	b.n	8000f9a <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->huart->RxXferSize!=hModbus->huart->RxXferCount)
 8000f68:	4b6c      	ldr	r3, [pc, #432]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	68db      	ldr	r3, [r3, #12]
 8000f6e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8000f72:	4b6a      	ldr	r3, [pc, #424]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	68db      	ldr	r3, [r3, #12]
 8000f78:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8000f7c:	b29b      	uxth	r3, r3
 8000f7e:	429a      	cmp	r2, r3
 8000f80:	d00b      	beq.n	8000f9a <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 8000f82:	4b66      	ldr	r3, [pc, #408]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	2200      	movs	r2, #0
 8000f88:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 8000f8a:	4b64      	ldr	r3, [pc, #400]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	2200      	movs	r2, #0
 8000f90:	755a      	strb	r2, [r3, #21]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 8000f92:	4b62      	ldr	r3, [pc, #392]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	2203      	movs	r2, #3
 8000f98:	75da      	strb	r2, [r3, #23]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 8000f9a:	4b60      	ldr	r3, [pc, #384]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	68db      	ldr	r3, [r3, #12]
 8000fa0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000fa4:	2b20      	cmp	r3, #32
 8000fa6:	f040 80ad 	bne.w	8001104 <Modbus_Protocal_Worker+0x1e8>
		{
			hModbus->modbusUartStructure.RxTail =0;
 8000faa:	4b5c      	ldr	r3, [pc, #368]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	2200      	movs	r2, #0
 8000fb0:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 8000fb4:	4b59      	ldr	r3, [pc, #356]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	68d8      	ldr	r0, [r3, #12]
		    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 8000fba:	4b58      	ldr	r3, [pc, #352]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 8000fbc:	681a      	ldr	r2, [r3, #0]
 8000fbe:	4b57      	ldr	r3, [pc, #348]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 8000fc6:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 8000fca:	4413      	add	r3, r2
 8000fcc:	3302      	adds	r3, #2
 8000fce:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	f006 f87e 	bl	80070d4 <HAL_UART_Receive_DMA>
					MODBUS_UART_BUFFER_SIZE );


		}
		break;
 8000fd8:	e094      	b.n	8001104 <Modbus_Protocal_Worker+0x1e8>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 8000fda:	4b50      	ldr	r3, [pc, #320]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	7d1b      	ldrb	r3, [r3, #20]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	f000 8091 	beq.w	8001108 <Modbus_Protocal_Worker+0x1ec>
		{
			/*reset recived flag*/
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 8000fe6:	4b4d      	ldr	r3, [pc, #308]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	22fe      	movs	r2, #254	@ 0xfe
 8000fec:	759a      	strb	r2, [r3, #22]
			hModbus->modbusUartStructure.RxTail =
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 8000fee:	4b4b      	ldr	r3, [pc, #300]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	68db      	ldr	r3, [r3, #12]
 8000ff4:	f8b3 105c 	ldrh.w	r1, [r3, #92]	@ 0x5c
 8000ff8:	4b48      	ldr	r3, [pc, #288]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	68db      	ldr	r3, [r3, #12]
 8000ffe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	685b      	ldr	r3, [r3, #4]
 8001006:	b29a      	uxth	r2, r3
			hModbus->modbusUartStructure.RxTail =
 8001008:	4b44      	ldr	r3, [pc, #272]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 800100a:	681b      	ldr	r3, [r3, #0]
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 800100c:	1a8a      	subs	r2, r1, r2
 800100e:	b292      	uxth	r2, r2
			hModbus->modbusUartStructure.RxTail =
 8001010:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 8001014:	4b41      	ldr	r3, [pc, #260]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	2204      	movs	r2, #4
 800101a:	75da      	strb	r2, [r3, #23]
		}
		break;
 800101c:	e074      	b.n	8001108 <Modbus_Protocal_Worker+0x1ec>
	case Modbus_state_ControlAndWaiting:

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 800101e:	4b3f      	ldr	r3, [pc, #252]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	f993 3016 	ldrsb.w	r3, [r3, #22]
 8001026:	f113 0f02 	cmn.w	r3, #2
 800102a:	d150      	bne.n	80010ce <Modbus_Protocal_Worker+0x1b2>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 800102c:	4b3b      	ldr	r3, [pc, #236]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	2200      	movs	r2, #0
 8001032:	759a      	strb	r2, [r3, #22]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 8001034:	4b39      	ldr	r3, [pc, #228]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f203 2272 	addw	r2, r3, #626	@ 0x272
 800103c:	4b37      	ldr	r3, [pc, #220]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8001044:	3b02      	subs	r3, #2
 8001046:	4619      	mov	r1, r3
 8001048:	4610      	mov	r0, r2
 800104a:	f7ff ff31 	bl	8000eb0 <CRC16>
 800104e:	4603      	mov	r3, r0
 8001050:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8001052:	793a      	ldrb	r2, [r7, #4]
 8001054:	4b31      	ldr	r3, [pc, #196]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 8001056:	6819      	ldr	r1, [r3, #0]
 8001058:	4b30      	ldr	r3, [pc, #192]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8001060:	3b02      	subs	r3, #2
 8001062:	440b      	add	r3, r1
 8001064:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
 8001068:	429a      	cmp	r2, r3
 800106a:	d10c      	bne.n	8001086 <Modbus_Protocal_Worker+0x16a>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 800106c:	797a      	ldrb	r2, [r7, #5]
 800106e:	4b2b      	ldr	r3, [pc, #172]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 8001070:	6819      	ldr	r1, [r3, #0]
 8001072:	4b2a      	ldr	r3, [pc, #168]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 800107a:	3b01      	subs	r3, #1
 800107c:	440b      	add	r3, r1
 800107e:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8001082:	429a      	cmp	r2, r3
 8001084:	d004      	beq.n	8001090 <Modbus_Protocal_Worker+0x174>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 8001086:	4b25      	ldr	r3, [pc, #148]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	22ff      	movs	r2, #255	@ 0xff
 800108c:	759a      	strb	r2, [r3, #22]
				break;
 800108e:	e040      	b.n	8001112 <Modbus_Protocal_Worker+0x1f6>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 8001090:	4b22      	ldr	r3, [pc, #136]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f893 2272 	ldrb.w	r2, [r3, #626]	@ 0x272
 8001098:	4b20      	ldr	r3, [pc, #128]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	429a      	cmp	r2, r3
 80010a0:	d113      	bne.n	80010ca <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 80010a2:	4b1e      	ldr	r3, [pc, #120]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f103 0018 	add.w	r0, r3, #24
					hModbus->modbusUartStructure.MessageBufferRx+1,
 80010aa:	4b1c      	ldr	r3, [pc, #112]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	f203 2372 	addw	r3, r3, #626	@ 0x272
			memcpy(hModbus->Rxframe,
 80010b2:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 80010b4:	4b19      	ldr	r3, [pc, #100]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 80010bc:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 80010be:	461a      	mov	r2, r3
 80010c0:	f007 fdc4 	bl	8008c4c <memcpy>

			//execute command
			Modbus_frame_response();
 80010c4:	f000 f904 	bl	80012d0 <Modbus_frame_response>
 80010c8:	e001      	b.n	80010ce <Modbus_Protocal_Worker+0x1b2>
				break;
 80010ca:	bf00      	nop
					}
		break;


	}
}
 80010cc:	e021      	b.n	8001112 <Modbus_Protocal_Worker+0x1f6>
		if(hModbus->Flag_T35TimeOut)
 80010ce:	4b13      	ldr	r3, [pc, #76]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	7d5b      	ldrb	r3, [r3, #21]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d019      	beq.n	800110c <Modbus_Protocal_Worker+0x1f0>
			hModbus->Mstatus = Modbus_state_Idle;
 80010d8:	4b10      	ldr	r3, [pc, #64]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	2201      	movs	r2, #1
 80010de:	75da      	strb	r2, [r3, #23]
		break;
 80010e0:	e014      	b.n	800110c <Modbus_Protocal_Worker+0x1f0>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 80010e2:	4b0e      	ldr	r3, [pc, #56]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	68db      	ldr	r3, [r3, #12]
 80010e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010ec:	2b20      	cmp	r3, #32
 80010ee:	d10f      	bne.n	8001110 <Modbus_Protocal_Worker+0x1f4>
			hModbus->TxCount=0;
 80010f0:	4b0a      	ldr	r3, [pc, #40]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	2200      	movs	r2, #0
 80010f6:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
			hModbus->Mstatus = Modbus_state_Idle;
 80010fa:	4b08      	ldr	r3, [pc, #32]	@ (800111c <Modbus_Protocal_Worker+0x200>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	2201      	movs	r2, #1
 8001100:	75da      	strb	r2, [r3, #23]
		break;
 8001102:	e005      	b.n	8001110 <Modbus_Protocal_Worker+0x1f4>
		break;
 8001104:	bf00      	nop
 8001106:	e004      	b.n	8001112 <Modbus_Protocal_Worker+0x1f6>
		break;
 8001108:	bf00      	nop
 800110a:	e002      	b.n	8001112 <Modbus_Protocal_Worker+0x1f6>
		break;
 800110c:	bf00      	nop
 800110e:	e000      	b.n	8001112 <Modbus_Protocal_Worker+0x1f6>
		break;
 8001110:	bf00      	nop
}
 8001112:	bf00      	nop
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	20000228 	.word	0x20000228

08001120 <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 8001126:	4b1d      	ldr	r3, [pc, #116]	@ (800119c <modbusWrite1Register+0x7c>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	7e5b      	ldrb	r3, [r3, #25]
 800112c:	021b      	lsls	r3, r3, #8
 800112e:	b29b      	uxth	r3, r3
 8001130:	4a1a      	ldr	r2, [pc, #104]	@ (800119c <modbusWrite1Register+0x7c>)
 8001132:	6812      	ldr	r2, [r2, #0]
 8001134:	7e92      	ldrb	r2, [r2, #26]
 8001136:	4413      	add	r3, r2
 8001138:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 800113a:	88fa      	ldrh	r2, [r7, #6]
 800113c:	4b17      	ldr	r3, [pc, #92]	@ (800119c <modbusWrite1Register+0x7c>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	689b      	ldr	r3, [r3, #8]
 8001142:	429a      	cmp	r2, r3
 8001144:	d903      	bls.n	800114e <modbusWrite1Register+0x2e>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8001146:	2002      	movs	r0, #2
 8001148:	f000 f8a0 	bl	800128c <ModbusErrorReply>
			 return;
 800114c:	e023      	b.n	8001196 <modbusWrite1Register+0x76>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 800114e:	4b13      	ldr	r3, [pc, #76]	@ (800119c <modbusWrite1Register+0x7c>)
 8001150:	681a      	ldr	r2, [r3, #0]
 8001152:	4b12      	ldr	r3, [pc, #72]	@ (800119c <modbusWrite1Register+0x7c>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	6859      	ldr	r1, [r3, #4]
 8001158:	88fb      	ldrh	r3, [r7, #6]
 800115a:	005b      	lsls	r3, r3, #1
 800115c:	440b      	add	r3, r1
 800115e:	7ed2      	ldrb	r2, [r2, #27]
 8001160:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 8001162:	4b0e      	ldr	r3, [pc, #56]	@ (800119c <modbusWrite1Register+0x7c>)
 8001164:	681a      	ldr	r2, [r3, #0]
 8001166:	4b0d      	ldr	r3, [pc, #52]	@ (800119c <modbusWrite1Register+0x7c>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	6859      	ldr	r1, [r3, #4]
 800116c:	88fb      	ldrh	r3, [r7, #6]
 800116e:	005b      	lsls	r3, r3, #1
 8001170:	440b      	add	r3, r1
 8001172:	7f12      	ldrb	r2, [r2, #28]
 8001174:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 8001176:	4b09      	ldr	r3, [pc, #36]	@ (800119c <modbusWrite1Register+0x7c>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f503 70a2 	add.w	r0, r3, #324	@ 0x144
			hModbus->Rxframe,
 800117e:	4b07      	ldr	r3, [pc, #28]	@ (800119c <modbusWrite1Register+0x7c>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	3318      	adds	r3, #24
	memcpy(hModbus->Txframe,
 8001184:	2208      	movs	r2, #8
 8001186:	4619      	mov	r1, r3
 8001188:	f007 fd60 	bl	8008c4c <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 800118c:	4b03      	ldr	r3, [pc, #12]	@ (800119c <modbusWrite1Register+0x7c>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	2205      	movs	r2, #5
 8001192:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270



}
 8001196:	3708      	adds	r7, #8
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	20000228 	.word	0x20000228

080011a0 <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 80011a0:	b590      	push	{r4, r7, lr}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 80011a6:	4b38      	ldr	r3, [pc, #224]	@ (8001288 <modbusRead1Register+0xe8>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	7edb      	ldrb	r3, [r3, #27]
 80011ac:	021b      	lsls	r3, r3, #8
 80011ae:	b29b      	uxth	r3, r3
 80011b0:	4a35      	ldr	r2, [pc, #212]	@ (8001288 <modbusRead1Register+0xe8>)
 80011b2:	6812      	ldr	r2, [r2, #0]
 80011b4:	7f12      	ldrb	r2, [r2, #28]
 80011b6:	4413      	add	r3, r2
 80011b8:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 80011ba:	4b33      	ldr	r3, [pc, #204]	@ (8001288 <modbusRead1Register+0xe8>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	7e5b      	ldrb	r3, [r3, #25]
 80011c0:	021b      	lsls	r3, r3, #8
 80011c2:	b29b      	uxth	r3, r3
 80011c4:	4a30      	ldr	r2, [pc, #192]	@ (8001288 <modbusRead1Register+0xe8>)
 80011c6:	6812      	ldr	r2, [r2, #0]
 80011c8:	7e92      	ldrb	r2, [r2, #26]
 80011ca:	4413      	add	r3, r2
 80011cc:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 80011ce:	88fb      	ldrh	r3, [r7, #6]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d002      	beq.n	80011da <modbusRead1Register+0x3a>
 80011d4:	88fb      	ldrh	r3, [r7, #6]
 80011d6:	2b7d      	cmp	r3, #125	@ 0x7d
 80011d8:	d903      	bls.n	80011e2 <modbusRead1Register+0x42>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 80011da:	2003      	movs	r0, #3
 80011dc:	f000 f856 	bl	800128c <ModbusErrorReply>
		 return;
 80011e0:	e04e      	b.n	8001280 <modbusRead1Register+0xe0>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 80011e2:	88ba      	ldrh	r2, [r7, #4]
 80011e4:	4b28      	ldr	r3, [pc, #160]	@ (8001288 <modbusRead1Register+0xe8>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	689b      	ldr	r3, [r3, #8]
 80011ea:	429a      	cmp	r2, r3
 80011ec:	d808      	bhi.n	8001200 <modbusRead1Register+0x60>
 80011ee:	88ba      	ldrh	r2, [r7, #4]
 80011f0:	88fb      	ldrh	r3, [r7, #6]
 80011f2:	4413      	add	r3, r2
 80011f4:	461a      	mov	r2, r3
 80011f6:	4b24      	ldr	r3, [pc, #144]	@ (8001288 <modbusRead1Register+0xe8>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	689b      	ldr	r3, [r3, #8]
 80011fc:	429a      	cmp	r2, r3
 80011fe:	d903      	bls.n	8001208 <modbusRead1Register+0x68>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8001200:	2002      	movs	r0, #2
 8001202:	f000 f843 	bl	800128c <ModbusErrorReply>
		 return;
 8001206:	e03b      	b.n	8001280 <modbusRead1Register+0xe0>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 8001208:	4b1f      	ldr	r3, [pc, #124]	@ (8001288 <modbusRead1Register+0xe8>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	2203      	movs	r2, #3
 800120e:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 8001212:	88fb      	ldrh	r3, [r7, #6]
 8001214:	b2da      	uxtb	r2, r3
 8001216:	4b1c      	ldr	r3, [pc, #112]	@ (8001288 <modbusRead1Register+0xe8>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	0052      	lsls	r2, r2, #1
 800121c:	b2d2      	uxtb	r2, r2
 800121e:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 8001222:	2400      	movs	r4, #0
 8001224:	e020      	b.n	8001268 <modbusRead1Register+0xc8>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 8001226:	4b18      	ldr	r3, [pc, #96]	@ (8001288 <modbusRead1Register+0xe8>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	685a      	ldr	r2, [r3, #4]
 800122c:	88bb      	ldrh	r3, [r7, #4]
 800122e:	4423      	add	r3, r4
 8001230:	005b      	lsls	r3, r3, #1
 8001232:	18d1      	adds	r1, r2, r3
 8001234:	4b14      	ldr	r3, [pc, #80]	@ (8001288 <modbusRead1Register+0xe8>)
 8001236:	681a      	ldr	r2, [r3, #0]
 8001238:	1c63      	adds	r3, r4, #1
 800123a:	005b      	lsls	r3, r3, #1
 800123c:	7849      	ldrb	r1, [r1, #1]
 800123e:	4413      	add	r3, r2
 8001240:	460a      	mov	r2, r1
 8001242:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 8001246:	4b10      	ldr	r3, [pc, #64]	@ (8001288 <modbusRead1Register+0xe8>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	685a      	ldr	r2, [r3, #4]
 800124c:	88bb      	ldrh	r3, [r7, #4]
 800124e:	4423      	add	r3, r4
 8001250:	005b      	lsls	r3, r3, #1
 8001252:	18d1      	adds	r1, r2, r3
 8001254:	4b0c      	ldr	r3, [pc, #48]	@ (8001288 <modbusRead1Register+0xe8>)
 8001256:	681a      	ldr	r2, [r3, #0]
 8001258:	0063      	lsls	r3, r4, #1
 800125a:	3303      	adds	r3, #3
 800125c:	7809      	ldrb	r1, [r1, #0]
 800125e:	4413      	add	r3, r2
 8001260:	460a      	mov	r2, r1
 8001262:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	for(i=0; i<numberOfDataToRead;i++)
 8001266:	3401      	adds	r4, #1
 8001268:	88fb      	ldrh	r3, [r7, #6]
 800126a:	429c      	cmp	r4, r3
 800126c:	dbdb      	blt.n	8001226 <modbusRead1Register+0x86>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 800126e:	88fb      	ldrh	r3, [r7, #6]
 8001270:	3301      	adds	r3, #1
 8001272:	b2da      	uxtb	r2, r3
 8001274:	4b04      	ldr	r3, [pc, #16]	@ (8001288 <modbusRead1Register+0xe8>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	0052      	lsls	r2, r2, #1
 800127a:	b2d2      	uxtb	r2, r2
 800127c:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270

}
 8001280:	370c      	adds	r7, #12
 8001282:	46bd      	mov	sp, r7
 8001284:	bd90      	pop	{r4, r7, pc}
 8001286:	bf00      	nop
 8001288:	20000228 	.word	0x20000228

0800128c <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 8001296:	4b0d      	ldr	r3, [pc, #52]	@ (80012cc <ModbusErrorReply+0x40>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	7e1a      	ldrb	r2, [r3, #24]
 800129c:	4b0b      	ldr	r3, [pc, #44]	@ (80012cc <ModbusErrorReply+0x40>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80012a4:	b2d2      	uxtb	r2, r2
 80012a6:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = Errorcode;
 80012aa:	4b08      	ldr	r3, [pc, #32]	@ (80012cc <ModbusErrorReply+0x40>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	79fa      	ldrb	r2, [r7, #7]
 80012b0:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	hModbus->TxCount = 2;
 80012b4:	4b05      	ldr	r3, [pc, #20]	@ (80012cc <ModbusErrorReply+0x40>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	2202      	movs	r2, #2
 80012ba:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
}
 80012be:	bf00      	nop
 80012c0:	370c      	adds	r7, #12
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr
 80012ca:	bf00      	nop
 80012cc:	20000228 	.word	0x20000228

080012d0 <Modbus_frame_response>:

void Modbus_frame_response()
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 80012d4:	4b09      	ldr	r3, [pc, #36]	@ (80012fc <Modbus_frame_response+0x2c>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	7e1b      	ldrb	r3, [r3, #24]
 80012da:	2b03      	cmp	r3, #3
 80012dc:	d004      	beq.n	80012e8 <Modbus_frame_response+0x18>
 80012de:	2b06      	cmp	r3, #6
 80012e0:	d105      	bne.n	80012ee <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 80012e2:	f7ff ff1d 	bl	8001120 <modbusWrite1Register>
		break;
 80012e6:	e006      	b.n	80012f6 <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 80012e8:	f7ff ff5a 	bl	80011a0 <modbusRead1Register>
		break;
 80012ec:	e003      	b.n	80012f6 <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 80012ee:	2001      	movs	r0, #1
 80012f0:	f7ff ffcc 	bl	800128c <ModbusErrorReply>
		break;
 80012f4:	bf00      	nop

	}
}
 80012f6:	bf00      	nop
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	20000228 	.word	0x20000228

08001300 <Modbus_Emission>:

void Modbus_Emission()
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001306:	4b38      	ldr	r3, [pc, #224]	@ (80013e8 <Modbus_Emission+0xe8>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	68db      	ldr	r3, [r3, #12]
 800130c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001310:	2b20      	cmp	r3, #32
 8001312:	d15d      	bne.n	80013d0 <Modbus_Emission+0xd0>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 8001314:	4b34      	ldr	r3, [pc, #208]	@ (80013e8 <Modbus_Emission+0xe8>)
 8001316:	681a      	ldr	r2, [r3, #0]
 8001318:	4b33      	ldr	r3, [pc, #204]	@ (80013e8 <Modbus_Emission+0xe8>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	7812      	ldrb	r2, [r2, #0]
 800131e:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 8001322:	4b31      	ldr	r3, [pc, #196]	@ (80013e8 <Modbus_Emission+0xe8>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f503 7369 	add.w	r3, r3, #932	@ 0x3a4
		memcpy
 800132a:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 800132c:	4b2e      	ldr	r3, [pc, #184]	@ (80013e8 <Modbus_Emission+0xe8>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f503 71a2 	add.w	r1, r3, #324	@ 0x144
				hModbus->TxCount
 8001334:	4b2c      	ldr	r3, [pc, #176]	@ (80013e8 <Modbus_Emission+0xe8>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
		memcpy
 800133c:	461a      	mov	r2, r3
 800133e:	f007 fc85 	bl	8008c4c <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 8001342:	4b29      	ldr	r3, [pc, #164]	@ (80013e8 <Modbus_Emission+0xe8>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 800134a:	461a      	mov	r2, r3
 800134c:	4b26      	ldr	r3, [pc, #152]	@ (80013e8 <Modbus_Emission+0xe8>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	3203      	adds	r2, #3
 8001352:	b292      	uxth	r2, r2
 8001354:	f8a3 24d4 	strh.w	r2, [r3, #1236]	@ 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8001358:	4b23      	ldr	r3, [pc, #140]	@ (80013e8 <Modbus_Emission+0xe8>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f503 7269 	add.w	r2, r3, #932	@ 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 8001360:	4b21      	ldr	r3, [pc, #132]	@ (80013e8 <Modbus_Emission+0xe8>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8001368:	3b02      	subs	r3, #2
 800136a:	4619      	mov	r1, r3
 800136c:	4610      	mov	r0, r2
 800136e:	f7ff fd9f 	bl	8000eb0 <CRC16>
 8001372:	4603      	mov	r3, r0
 8001374:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 8001376:	4b1c      	ldr	r3, [pc, #112]	@ (80013e8 <Modbus_Emission+0xe8>)
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	4b1b      	ldr	r3, [pc, #108]	@ (80013e8 <Modbus_Emission+0xe8>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8001382:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 8001384:	7939      	ldrb	r1, [r7, #4]
 8001386:	4413      	add	r3, r2
 8001388:	460a      	mov	r2, r1
 800138a:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 800138e:	4b16      	ldr	r3, [pc, #88]	@ (80013e8 <Modbus_Emission+0xe8>)
 8001390:	681a      	ldr	r2, [r3, #0]
 8001392:	4b15      	ldr	r3, [pc, #84]	@ (80013e8 <Modbus_Emission+0xe8>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 800139a:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 800139c:	7979      	ldrb	r1, [r7, #5]
 800139e:	4413      	add	r3, r2
 80013a0:	460a      	mov	r2, r1
 80013a2:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 80013a6:	4b10      	ldr	r3, [pc, #64]	@ (80013e8 <Modbus_Emission+0xe8>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	68db      	ldr	r3, [r3, #12]
 80013ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013b0:	2b20      	cmp	r3, #32
 80013b2:	d10d      	bne.n	80013d0 <Modbus_Emission+0xd0>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 80013b4:	4b0c      	ldr	r3, [pc, #48]	@ (80013e8 <Modbus_Emission+0xe8>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 80013ba:	4b0b      	ldr	r3, [pc, #44]	@ (80013e8 <Modbus_Emission+0xe8>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f503 7169 	add.w	r1, r3, #932	@ 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 80013c2:	4b09      	ldr	r3, [pc, #36]	@ (80013e8 <Modbus_Emission+0xe8>)
 80013c4:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 80013c6:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 80013ca:	461a      	mov	r2, r3
 80013cc:	f005 fe02 	bl	8006fd4 <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 80013d0:	4b05      	ldr	r3, [pc, #20]	@ (80013e8 <Modbus_Emission+0xe8>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	2200      	movs	r2, #0
 80013d6:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 80013d8:	4b03      	ldr	r3, [pc, #12]	@ (80013e8 <Modbus_Emission+0xe8>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	2200      	movs	r2, #0
 80013de:	755a      	strb	r2, [r3, #21]

}
 80013e0:	bf00      	nop
 80013e2:	3708      	adds	r7, #8
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	20000228 	.word	0x20000228
 80013ec:	00000000 	.word	0x00000000

080013f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013f6:	f001 fb36 	bl	8002a66 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013fa:	f000 fa93 	bl	8001924 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013fe:	f000 fe31 	bl	8002064 <MX_GPIO_Init>
  MX_DMA_Init();
 8001402:	f000 fde1 	bl	8001fc8 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001406:	f000 fd45 	bl	8001e94 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800140a:	f000 fd8f 	bl	8001f2c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 800140e:	f000 fad5 	bl	80019bc <MX_TIM1_Init>
  MX_TIM2_Init();
 8001412:	f000 fba7 	bl	8001b64 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001416:	f000 fbf9 	bl	8001c0c <MX_TIM3_Init>
  MX_TIM5_Init();
 800141a:	f000 fcbb 	bl	8001d94 <MX_TIM5_Init>
  MX_TIM16_Init();
 800141e:	f000 fd09 	bl	8001e34 <MX_TIM16_Init>
  MX_TIM4_Init();
 8001422:	f000 fc69 	bl	8001cf8 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  ///TRAJECTORY
  PID.Kp = 10.0;
 8001426:	4b9c      	ldr	r3, [pc, #624]	@ (8001698 <main+0x2a8>)
 8001428:	4a9c      	ldr	r2, [pc, #624]	@ (800169c <main+0x2ac>)
 800142a:	619a      	str	r2, [r3, #24]
  PID.Ki = 0.0;
 800142c:	4b9a      	ldr	r3, [pc, #616]	@ (8001698 <main+0x2a8>)
 800142e:	f04f 0200 	mov.w	r2, #0
 8001432:	61da      	str	r2, [r3, #28]
  PID.Kd = 0.0;
 8001434:	4b98      	ldr	r3, [pc, #608]	@ (8001698 <main+0x2a8>)
 8001436:	f04f 0200 	mov.w	r2, #0
 800143a:	621a      	str	r2, [r3, #32]

  arm_pid_init_f32(&PID, 0);
 800143c:	2100      	movs	r1, #0
 800143e:	4896      	ldr	r0, [pc, #600]	@ (8001698 <main+0x2a8>)
 8001440:	f007 fba2 	bl	8008b88 <arm_pid_init_f32>
  // @User: Setup UART 1 for communication with joy stick
  HAL_UART_Receive_DMA(&huart1, joystickPayload, 10);
 8001444:	220a      	movs	r2, #10
 8001446:	4996      	ldr	r1, [pc, #600]	@ (80016a0 <main+0x2b0>)
 8001448:	4896      	ldr	r0, [pc, #600]	@ (80016a4 <main+0x2b4>)
 800144a:	f005 fe43 	bl	80070d4 <HAL_UART_Receive_DMA>

  // @User: Setup UART 2 for communication with Base system
  HAL_TIM_Base_Start_IT(&htim5); //open Timer 5 (interrupt)
 800144e:	4896      	ldr	r0, [pc, #600]	@ (80016a8 <main+0x2b8>)
 8001450:	f003 fa72 	bl	8004938 <HAL_TIM_Base_Start_IT>
  hmodbus.huart = &huart2;
 8001454:	4b95      	ldr	r3, [pc, #596]	@ (80016ac <main+0x2bc>)
 8001456:	4a96      	ldr	r2, [pc, #600]	@ (80016b0 <main+0x2c0>)
 8001458:	60da      	str	r2, [r3, #12]
  hmodbus.htim = &htim16;
 800145a:	4b94      	ldr	r3, [pc, #592]	@ (80016ac <main+0x2bc>)
 800145c:	4a95      	ldr	r2, [pc, #596]	@ (80016b4 <main+0x2c4>)
 800145e:	611a      	str	r2, [r3, #16]
  hmodbus.slaveAddress = 0x15;
 8001460:	4b92      	ldr	r3, [pc, #584]	@ (80016ac <main+0x2bc>)
 8001462:	2215      	movs	r2, #21
 8001464:	701a      	strb	r2, [r3, #0]
  hmodbus.RegisterSize =200;
 8001466:	4b91      	ldr	r3, [pc, #580]	@ (80016ac <main+0x2bc>)
 8001468:	22c8      	movs	r2, #200	@ 0xc8
 800146a:	609a      	str	r2, [r3, #8]
  Modbus_init(&hmodbus, registerFrame);
 800146c:	4992      	ldr	r1, [pc, #584]	@ (80016b8 <main+0x2c8>)
 800146e:	488f      	ldr	r0, [pc, #572]	@ (80016ac <main+0x2bc>)
 8001470:	f7ff fcc8 	bl	8000e04 <Modbus_init>
  reed = 0;
 8001474:	4b91      	ldr	r3, [pc, #580]	@ (80016bc <main+0x2cc>)
 8001476:	2200      	movs	r2, #0
 8001478:	701a      	strb	r2, [r3, #0]

  shelfPos[0] = 1;
 800147a:	4b91      	ldr	r3, [pc, #580]	@ (80016c0 <main+0x2d0>)
 800147c:	2201      	movs	r2, #1
 800147e:	801a      	strh	r2, [r3, #0]
  shelfPos[1] = 2;
 8001480:	4b8f      	ldr	r3, [pc, #572]	@ (80016c0 <main+0x2d0>)
 8001482:	2202      	movs	r2, #2
 8001484:	805a      	strh	r2, [r3, #2]
  shelfPos[2] = 3;
 8001486:	4b8e      	ldr	r3, [pc, #568]	@ (80016c0 <main+0x2d0>)
 8001488:	2203      	movs	r2, #3
 800148a:	809a      	strh	r2, [r3, #4]
  shelfPos[3] = 4;
 800148c:	4b8c      	ldr	r3, [pc, #560]	@ (80016c0 <main+0x2d0>)
 800148e:	2204      	movs	r2, #4
 8001490:	80da      	strh	r2, [r3, #6]
  shelfPos[4] = 5;
 8001492:	4b8b      	ldr	r3, [pc, #556]	@ (80016c0 <main+0x2d0>)
 8001494:	2205      	movs	r2, #5
 8001496:	811a      	strh	r2, [r3, #8]

  // @User: Setup Timer 1 for Motor drive
  HAL_TIM_Base_Start(&htim1);
 8001498:	488a      	ldr	r0, [pc, #552]	@ (80016c4 <main+0x2d4>)
 800149a:	f003 f9dd 	bl	8004858 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800149e:	2100      	movs	r1, #0
 80014a0:	4888      	ldr	r0, [pc, #544]	@ (80016c4 <main+0x2d4>)
 80014a2:	f003 fb2f 	bl	8004b04 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80014a6:	2104      	movs	r1, #4
 80014a8:	4886      	ldr	r0, [pc, #536]	@ (80016c4 <main+0x2d4>)
 80014aa:	f003 fb2b 	bl	8004b04 <HAL_TIM_PWM_Start>

  // @User: Setup Timer 2 as encoder interface
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 80014ae:	213c      	movs	r1, #60	@ 0x3c
 80014b0:	4885      	ldr	r0, [pc, #532]	@ (80016c8 <main+0x2d8>)
 80014b2:	f003 fee1 	bl	8005278 <HAL_TIM_Encoder_Start>


  // @User: Setup Timer 3 for sending led data
  HAL_TIM_Base_Start(&htim3);
 80014b6:	4885      	ldr	r0, [pc, #532]	@ (80016cc <main+0x2dc>)
 80014b8:	f003 f9ce 	bl	8004858 <HAL_TIM_Base_Start>

  // TODO: Test subroutine
//  uint16_t result = retractX();
//  uint16_t result = extendX();
  HAL_TIM_Base_Start_IT(&htim4);
 80014bc:	4884      	ldr	r0, [pc, #528]	@ (80016d0 <main+0x2e0>)
 80014be:	f003 fa3b 	bl	8004938 <HAL_TIM_Base_Start_IT>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */


	  if ( St == 1)
 80014c2:	4b84      	ldr	r3, [pc, #528]	@ (80016d4 <main+0x2e4>)
 80014c4:	881b      	ldrh	r3, [r3, #0]
 80014c6:	2b01      	cmp	r3, #1
 80014c8:	d10d      	bne.n	80014e6 <main+0xf6>
	  {
		  if (qeirawread <= (8192*5))
 80014ca:	4b83      	ldr	r3, [pc, #524]	@ (80016d8 <main+0x2e8>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80014d2:	d808      	bhi.n	80014e6 <main+0xf6>
		  	  {
		  		  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 65535);
 80014d4:	4b7b      	ldr	r3, [pc, #492]	@ (80016c4 <main+0x2d4>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014dc:	635a      	str	r2, [r3, #52]	@ 0x34
		  		  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 80014de:	4b79      	ldr	r3, [pc, #484]	@ (80016c4 <main+0x2d4>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	2200      	movs	r2, #0
 80014e4:	639a      	str	r2, [r3, #56]	@ 0x38
//	  }



	  // TODO: Test encoder QEI, remove later
	  qeiRaw = (__HAL_TIM_GET_COUNTER(&htim2))*(60.19/8192);
 80014e6:	4b78      	ldr	r3, [pc, #480]	@ (80016c8 <main+0x2d8>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7fe ffd5 	bl	800049c <__aeabi_ui2d>
 80014f2:	a367      	add	r3, pc, #412	@ (adr r3, 8001690 <main+0x2a0>)
 80014f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f8:	f7ff f84a 	bl	8000590 <__aeabi_dmul>
 80014fc:	4602      	mov	r2, r0
 80014fe:	460b      	mov	r3, r1
 8001500:	4610      	mov	r0, r2
 8001502:	4619      	mov	r1, r3
 8001504:	f7ff fa76 	bl	80009f4 <__aeabi_d2f>
 8001508:	4603      	mov	r3, r0
 800150a:	4a74      	ldr	r2, [pc, #464]	@ (80016dc <main+0x2ec>)
 800150c:	6013      	str	r3, [r2, #0]

	  Modbus_Protocal_Worker();
 800150e:	f7ff fd05 	bl	8000f1c <Modbus_Protocal_Worker>
	  vacuum = registerFrame[0x02].U16;
 8001512:	4b69      	ldr	r3, [pc, #420]	@ (80016b8 <main+0x2c8>)
 8001514:	889b      	ldrh	r3, [r3, #4]
 8001516:	b2da      	uxtb	r2, r3
 8001518:	4b71      	ldr	r3, [pc, #452]	@ (80016e0 <main+0x2f0>)
 800151a:	701a      	strb	r2, [r3, #0]
	  gripper = registerFrame[0x03].U16;
 800151c:	4b66      	ldr	r3, [pc, #408]	@ (80016b8 <main+0x2c8>)
 800151e:	88db      	ldrh	r3, [r3, #6]
 8001520:	b2da      	uxtb	r2, r3
 8001522:	4b70      	ldr	r3, [pc, #448]	@ (80016e4 <main+0x2f4>)
 8001524:	701a      	strb	r2, [r3, #0]
	  registerFrame[0x04].U16 = reed;
 8001526:	4b65      	ldr	r3, [pc, #404]	@ (80016bc <main+0x2cc>)
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	461a      	mov	r2, r3
 800152c:	4b62      	ldr	r3, [pc, #392]	@ (80016b8 <main+0x2c8>)
 800152e:	811a      	strh	r2, [r3, #8]

	  ///*MODBUS PART
	  if(registerFrame[0x00].U16 != 22881){
 8001530:	4b61      	ldr	r3, [pc, #388]	@ (80016b8 <main+0x2c8>)
 8001532:	881b      	ldrh	r3, [r3, #0]
 8001534:	f645 1261 	movw	r2, #22881	@ 0x5961
 8001538:	4293      	cmp	r3, r2
 800153a:	d009      	beq.n	8001550 <main+0x160>
		  registerFrame[0x00].U16 = 22881;
 800153c:	4b5e      	ldr	r3, [pc, #376]	@ (80016b8 <main+0x2c8>)
 800153e:	f645 1261 	movw	r2, #22881	@ 0x5961
 8001542:	801a      	strh	r2, [r3, #0]
		  deb++;
 8001544:	4b68      	ldr	r3, [pc, #416]	@ (80016e8 <main+0x2f8>)
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	3301      	adds	r3, #1
 800154a:	b2da      	uxtb	r2, r3
 800154c:	4b66      	ldr	r3, [pc, #408]	@ (80016e8 <main+0x2f8>)
 800154e:	701a      	strb	r2, [r3, #0]
	  }


 	  static uint16_t timestamp = 0;
 	  //Set shelves
 	  if(registerFrame[0x01].U16 == 1)
 8001550:	4b59      	ldr	r3, [pc, #356]	@ (80016b8 <main+0x2c8>)
 8001552:	885b      	ldrh	r3, [r3, #2]
 8001554:	2b01      	cmp	r3, #1
 8001556:	d127      	bne.n	80015a8 <main+0x1b8>
 	  {
 		  registerFrame[0x01].U16 = 0;
 8001558:	4b57      	ldr	r3, [pc, #348]	@ (80016b8 <main+0x2c8>)
 800155a:	2200      	movs	r2, #0
 800155c:	805a      	strh	r2, [r3, #2]
 		  registerFrame[0x10].U16 = 1;
 800155e:	4b56      	ldr	r3, [pc, #344]	@ (80016b8 <main+0x2c8>)
 8001560:	2201      	movs	r2, #1
 8001562:	841a      	strh	r2, [r3, #32]
 		  registerFrame[0x23].U16 = shelfPos[0];
 8001564:	4b56      	ldr	r3, [pc, #344]	@ (80016c0 <main+0x2d0>)
 8001566:	881a      	ldrh	r2, [r3, #0]
 8001568:	4b53      	ldr	r3, [pc, #332]	@ (80016b8 <main+0x2c8>)
 800156a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 		  registerFrame[0x24].U16 = shelfPos[1];
 800156e:	4b54      	ldr	r3, [pc, #336]	@ (80016c0 <main+0x2d0>)
 8001570:	885a      	ldrh	r2, [r3, #2]
 8001572:	4b51      	ldr	r3, [pc, #324]	@ (80016b8 <main+0x2c8>)
 8001574:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 		  registerFrame[0x25].U16 = shelfPos[2];
 8001578:	4b51      	ldr	r3, [pc, #324]	@ (80016c0 <main+0x2d0>)
 800157a:	889a      	ldrh	r2, [r3, #4]
 800157c:	4b4e      	ldr	r3, [pc, #312]	@ (80016b8 <main+0x2c8>)
 800157e:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
 		  registerFrame[0x26].U16 = shelfPos[3];
 8001582:	4b4f      	ldr	r3, [pc, #316]	@ (80016c0 <main+0x2d0>)
 8001584:	88da      	ldrh	r2, [r3, #6]
 8001586:	4b4c      	ldr	r3, [pc, #304]	@ (80016b8 <main+0x2c8>)
 8001588:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
 		  registerFrame[0x27].U16 = shelfPos[4];
 800158c:	4b4c      	ldr	r3, [pc, #304]	@ (80016c0 <main+0x2d0>)
 800158e:	891a      	ldrh	r2, [r3, #8]
 8001590:	4b49      	ldr	r3, [pc, #292]	@ (80016b8 <main+0x2c8>)
 8001592:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 		  //delay 2000ms
 		  timestamp = HAL_GetTick()+2000;
 8001596:	f001 facb 	bl	8002b30 <HAL_GetTick>
 800159a:	4603      	mov	r3, r0
 800159c:	b29b      	uxth	r3, r3
 800159e:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80015a2:	b29a      	uxth	r2, r3
 80015a4:	4b51      	ldr	r3, [pc, #324]	@ (80016ec <main+0x2fc>)
 80015a6:	801a      	strh	r2, [r3, #0]
 	  }
 	  if(HAL_GetTick() >= timestamp && (registerFrame[0x10].U16 == 1))
 80015a8:	f001 fac2 	bl	8002b30 <HAL_GetTick>
 80015ac:	4603      	mov	r3, r0
 80015ae:	4a4f      	ldr	r2, [pc, #316]	@ (80016ec <main+0x2fc>)
 80015b0:	8812      	ldrh	r2, [r2, #0]
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d306      	bcc.n	80015c4 <main+0x1d4>
 80015b6:	4b40      	ldr	r3, [pc, #256]	@ (80016b8 <main+0x2c8>)
 80015b8:	8c1b      	ldrh	r3, [r3, #32]
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	d102      	bne.n	80015c4 <main+0x1d4>
 	  {
 		  registerFrame[0x10].U16 = 0;
 80015be:	4b3e      	ldr	r3, [pc, #248]	@ (80016b8 <main+0x2c8>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	841a      	strh	r2, [r3, #32]
 	  }
 	  //Home
 	  if(registerFrame[0x01].U16 == 2)
 80015c4:	4b3c      	ldr	r3, [pc, #240]	@ (80016b8 <main+0x2c8>)
 80015c6:	885b      	ldrh	r3, [r3, #2]
 80015c8:	2b02      	cmp	r3, #2
 80015ca:	d109      	bne.n	80015e0 <main+0x1f0>
 	  {
 		  registerFrame[0x01].U16 = 0;
 80015cc:	4b3a      	ldr	r3, [pc, #232]	@ (80016b8 <main+0x2c8>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	805a      	strh	r2, [r3, #2]
 		  registerFrame[0x10].U16 = 2;
 80015d2:	4b39      	ldr	r3, [pc, #228]	@ (80016b8 <main+0x2c8>)
 80015d4:	2202      	movs	r2, #2
 80015d6:	841a      	strh	r2, [r3, #32]
 		  setPos =  shelfPos[0];
 80015d8:	4b39      	ldr	r3, [pc, #228]	@ (80016c0 <main+0x2d0>)
 80015da:	881a      	ldrh	r2, [r3, #0]
 80015dc:	4b44      	ldr	r3, [pc, #272]	@ (80016f0 <main+0x300>)
 80015de:	801a      	strh	r2, [r3, #0]
 	  }
 	  //point mode
 	  if(registerFrame[0x01].U16 == 8)
 80015e0:	4b35      	ldr	r3, [pc, #212]	@ (80016b8 <main+0x2c8>)
 80015e2:	885b      	ldrh	r3, [r3, #2]
 80015e4:	2b08      	cmp	r3, #8
 80015e6:	d10a      	bne.n	80015fe <main+0x20e>
 	  {
 		  registerFrame[0x01].U16 = 0;
 80015e8:	4b33      	ldr	r3, [pc, #204]	@ (80016b8 <main+0x2c8>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	805a      	strh	r2, [r3, #2]
 		  registerFrame[0x10].U16 = 16;
 80015ee:	4b32      	ldr	r3, [pc, #200]	@ (80016b8 <main+0x2c8>)
 80015f0:	2210      	movs	r2, #16
 80015f2:	841a      	strh	r2, [r3, #32]
 		  setPos =  registerFrame[0x30].U16;
 80015f4:	4b30      	ldr	r3, [pc, #192]	@ (80016b8 <main+0x2c8>)
 80015f6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 80015fa:	4b3d      	ldr	r3, [pc, #244]	@ (80016f0 <main+0x300>)
 80015fc:	801a      	strh	r2, [r3, #0]
 	  }
 	  //reset
 	  if(piingpong == 1 && (registerFrame[0x10].U16 == 2 || registerFrame[0x10].U16 == 16) )//check piingpong status
 80015fe:	4b3d      	ldr	r3, [pc, #244]	@ (80016f4 <main+0x304>)
 8001600:	881b      	ldrh	r3, [r3, #0]
 8001602:	2b01      	cmp	r3, #1
 8001604:	d10a      	bne.n	800161c <main+0x22c>
 8001606:	4b2c      	ldr	r3, [pc, #176]	@ (80016b8 <main+0x2c8>)
 8001608:	8c1b      	ldrh	r3, [r3, #32]
 800160a:	2b02      	cmp	r3, #2
 800160c:	d003      	beq.n	8001616 <main+0x226>
 800160e:	4b2a      	ldr	r3, [pc, #168]	@ (80016b8 <main+0x2c8>)
 8001610:	8c1b      	ldrh	r3, [r3, #32]
 8001612:	2b10      	cmp	r3, #16
 8001614:	d102      	bne.n	800161c <main+0x22c>
 	  {
 		  registerFrame[0x10].U16 = 0;
 8001616:	4b28      	ldr	r3, [pc, #160]	@ (80016b8 <main+0x2c8>)
 8001618:	2200      	movs	r2, #0
 800161a:	841a      	strh	r2, [r3, #32]
 	  }
 	  //jog mode
 	  if((registerFrame[0x01].U16 == 4))
 800161c:	4b26      	ldr	r3, [pc, #152]	@ (80016b8 <main+0x2c8>)
 800161e:	885b      	ldrh	r3, [r3, #2]
 8001620:	2b04      	cmp	r3, #4
 8001622:	f040 80ae 	bne.w	8001782 <main+0x392>
 	  {
 		  registerFrame[0x01].U16 = 0; //reset status
 8001626:	4b24      	ldr	r3, [pc, #144]	@ (80016b8 <main+0x2c8>)
 8001628:	2200      	movs	r2, #0
 800162a:	805a      	strh	r2, [r3, #2]

 	      temPick = (registerFrame[0x21].U16);
 800162c:	4b22      	ldr	r3, [pc, #136]	@ (80016b8 <main+0x2c8>)
 800162e:	f8b3 2042 	ldrh.w	r2, [r3, #66]	@ 0x42
 8001632:	4b31      	ldr	r3, [pc, #196]	@ (80016f8 <main+0x308>)
 8001634:	801a      	strh	r2, [r3, #0]
 	      temPlace = (registerFrame[0x22].U16);
 8001636:	4b20      	ldr	r3, [pc, #128]	@ (80016b8 <main+0x2c8>)
 8001638:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 800163c:	4b2f      	ldr	r3, [pc, #188]	@ (80016fc <main+0x30c>)
 800163e:	801a      	strh	r2, [r3, #0]
 	      rnd = 0;
 8001640:	4b2f      	ldr	r3, [pc, #188]	@ (8001700 <main+0x310>)
 8001642:	2200      	movs	r2, #0
 8001644:	701a      	strb	r2, [r3, #0]
 	      ////// Convert to string
 	      for(uint16_t i = 10000;i>=1;i/=10)
 8001646:	f242 7310 	movw	r3, #10000	@ 0x2710
 800164a:	80fb      	strh	r3, [r7, #6]
 800164c:	e094      	b.n	8001778 <main+0x388>
 	      {
 	    	  if(temPick/i == 0 || temPick/i > 5 || temPlace/i == 0 || temPlace/i > 5) // check if 0 or > 5
 800164e:	4b2a      	ldr	r3, [pc, #168]	@ (80016f8 <main+0x308>)
 8001650:	881b      	ldrh	r3, [r3, #0]
 8001652:	88fa      	ldrh	r2, [r7, #6]
 8001654:	429a      	cmp	r2, r3
 8001656:	d814      	bhi.n	8001682 <main+0x292>
 8001658:	4b27      	ldr	r3, [pc, #156]	@ (80016f8 <main+0x308>)
 800165a:	881a      	ldrh	r2, [r3, #0]
 800165c:	88fb      	ldrh	r3, [r7, #6]
 800165e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001662:	b29b      	uxth	r3, r3
 8001664:	2b05      	cmp	r3, #5
 8001666:	d80c      	bhi.n	8001682 <main+0x292>
 8001668:	4b24      	ldr	r3, [pc, #144]	@ (80016fc <main+0x30c>)
 800166a:	881b      	ldrh	r3, [r3, #0]
 800166c:	88fa      	ldrh	r2, [r7, #6]
 800166e:	429a      	cmp	r2, r3
 8001670:	d807      	bhi.n	8001682 <main+0x292>
 8001672:	4b22      	ldr	r3, [pc, #136]	@ (80016fc <main+0x30c>)
 8001674:	881a      	ldrh	r2, [r3, #0]
 8001676:	88fb      	ldrh	r3, [r7, #6]
 8001678:	fbb2 f3f3 	udiv	r3, r2, r3
 800167c:	b29b      	uxth	r3, r3
 800167e:	2b05      	cmp	r3, #5
 8001680:	d940      	bls.n	8001704 <main+0x314>
 	    	  {
 	    		  rnd = 0;
 8001682:	4b1f      	ldr	r3, [pc, #124]	@ (8001700 <main+0x310>)
 8001684:	2200      	movs	r2, #0
 8001686:	701a      	strb	r2, [r3, #0]
 	    		  break;
 8001688:	e130      	b.n	80018ec <main+0x4fc>
 800168a:	bf00      	nop
 800168c:	f3af 8000 	nop.w
 8001690:	eb851eb8 	.word	0xeb851eb8
 8001694:	3f7e1851 	.word	0x3f7e1851
 8001698:	200010bc 	.word	0x200010bc
 800169c:	41200000 	.word	0x41200000
 80016a0:	20000a0c 	.word	0x20000a0c
 80016a4:	20000754 	.word	0x20000754
 80016a8:	2000055c 	.word	0x2000055c
 80016ac:	20000a20 	.word	0x20000a20
 80016b0:	20000820 	.word	0x20000820
 80016b4:	20000628 	.word	0x20000628
 80016b8:	20000efc 	.word	0x20000efc
 80016bc:	20000efa 	.word	0x20000efa
 80016c0:	2000108c 	.word	0x2000108c
 80016c4:	2000022c 	.word	0x2000022c
 80016c8:	200002f8 	.word	0x200002f8
 80016cc:	200003c4 	.word	0x200003c4
 80016d0:	20000490 	.word	0x20000490
 80016d4:	200010b8 	.word	0x200010b8
 80016d8:	200010e0 	.word	0x200010e0
 80016dc:	20000a18 	.word	0x20000a18
 80016e0:	20000ef8 	.word	0x20000ef8
 80016e4:	20000ef9 	.word	0x20000ef9
 80016e8:	2000109a 	.word	0x2000109a
 80016ec:	200010ec 	.word	0x200010ec
 80016f0:	20001098 	.word	0x20001098
 80016f4:	20001096 	.word	0x20001096
 80016f8:	2000109c 	.word	0x2000109c
 80016fc:	2000109e 	.word	0x2000109e
 8001700:	200010b6 	.word	0x200010b6
 	    	  }
 	    	  pick[rnd] = temPick/i; // use this for pick
 8001704:	4b7a      	ldr	r3, [pc, #488]	@ (80018f0 <main+0x500>)
 8001706:	881a      	ldrh	r2, [r3, #0]
 8001708:	4b7a      	ldr	r3, [pc, #488]	@ (80018f4 <main+0x504>)
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	4619      	mov	r1, r3
 800170e:	88fb      	ldrh	r3, [r7, #6]
 8001710:	fbb2 f3f3 	udiv	r3, r2, r3
 8001714:	b29a      	uxth	r2, r3
 8001716:	4b78      	ldr	r3, [pc, #480]	@ (80018f8 <main+0x508>)
 8001718:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
 	    	  place[rnd] = temPlace/i; // use this for place
 800171c:	4b77      	ldr	r3, [pc, #476]	@ (80018fc <main+0x50c>)
 800171e:	881a      	ldrh	r2, [r3, #0]
 8001720:	4b74      	ldr	r3, [pc, #464]	@ (80018f4 <main+0x504>)
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	4619      	mov	r1, r3
 8001726:	88fb      	ldrh	r3, [r7, #6]
 8001728:	fbb2 f3f3 	udiv	r3, r2, r3
 800172c:	b29a      	uxth	r2, r3
 800172e:	4b74      	ldr	r3, [pc, #464]	@ (8001900 <main+0x510>)
 8001730:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
 	    	  temPick = temPick%i;
 8001734:	4b6e      	ldr	r3, [pc, #440]	@ (80018f0 <main+0x500>)
 8001736:	881b      	ldrh	r3, [r3, #0]
 8001738:	88fa      	ldrh	r2, [r7, #6]
 800173a:	fbb3 f1f2 	udiv	r1, r3, r2
 800173e:	fb01 f202 	mul.w	r2, r1, r2
 8001742:	1a9b      	subs	r3, r3, r2
 8001744:	b29a      	uxth	r2, r3
 8001746:	4b6a      	ldr	r3, [pc, #424]	@ (80018f0 <main+0x500>)
 8001748:	801a      	strh	r2, [r3, #0]
 	    	  temPlace = temPlace%i;
 800174a:	4b6c      	ldr	r3, [pc, #432]	@ (80018fc <main+0x50c>)
 800174c:	881b      	ldrh	r3, [r3, #0]
 800174e:	88fa      	ldrh	r2, [r7, #6]
 8001750:	fbb3 f1f2 	udiv	r1, r3, r2
 8001754:	fb01 f202 	mul.w	r2, r1, r2
 8001758:	1a9b      	subs	r3, r3, r2
 800175a:	b29a      	uxth	r2, r3
 800175c:	4b67      	ldr	r3, [pc, #412]	@ (80018fc <main+0x50c>)
 800175e:	801a      	strh	r2, [r3, #0]
 	    	  rnd++;
 8001760:	4b64      	ldr	r3, [pc, #400]	@ (80018f4 <main+0x504>)
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	3301      	adds	r3, #1
 8001766:	b2da      	uxtb	r2, r3
 8001768:	4b62      	ldr	r3, [pc, #392]	@ (80018f4 <main+0x504>)
 800176a:	701a      	strb	r2, [r3, #0]
 	      for(uint16_t i = 10000;i>=1;i/=10)
 800176c:	88fb      	ldrh	r3, [r7, #6]
 800176e:	4a65      	ldr	r2, [pc, #404]	@ (8001904 <main+0x514>)
 8001770:	fba2 2303 	umull	r2, r3, r2, r3
 8001774:	08db      	lsrs	r3, r3, #3
 8001776:	80fb      	strh	r3, [r7, #6]
 8001778:	88fb      	ldrh	r3, [r7, #6]
 800177a:	2b00      	cmp	r3, #0
 800177c:	f47f af67 	bne.w	800164e <main+0x25e>
 8001780:	e69f      	b.n	80014c2 <main+0xd2>
 	      }
 	  }
 	  else if(rnd > 0) //  run Jog
 8001782:	4b5c      	ldr	r3, [pc, #368]	@ (80018f4 <main+0x504>)
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	2b00      	cmp	r3, #0
 8001788:	f000 809d 	beq.w	80018c6 <main+0x4d6>
 	  {
 	  		if(registerFrame[0x10].U16 == 0 && rnd == 5 && gripper == 0 && reed == 1 && vacuum == 0) // first rev
 800178c:	4b5e      	ldr	r3, [pc, #376]	@ (8001908 <main+0x518>)
 800178e:	8c1b      	ldrh	r3, [r3, #32]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d11f      	bne.n	80017d4 <main+0x3e4>
 8001794:	4b57      	ldr	r3, [pc, #348]	@ (80018f4 <main+0x504>)
 8001796:	781b      	ldrb	r3, [r3, #0]
 8001798:	2b05      	cmp	r3, #5
 800179a:	d11b      	bne.n	80017d4 <main+0x3e4>
 800179c:	4b5b      	ldr	r3, [pc, #364]	@ (800190c <main+0x51c>)
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d117      	bne.n	80017d4 <main+0x3e4>
 80017a4:	4b5a      	ldr	r3, [pc, #360]	@ (8001910 <main+0x520>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	2b01      	cmp	r3, #1
 80017aa:	d113      	bne.n	80017d4 <main+0x3e4>
 80017ac:	4b59      	ldr	r3, [pc, #356]	@ (8001914 <main+0x524>)
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d10f      	bne.n	80017d4 <main+0x3e4>
 	  		{
 	  			(registerFrame[0x10].U16) = 4; // Z-go pick
 80017b4:	4b54      	ldr	r3, [pc, #336]	@ (8001908 <main+0x518>)
 80017b6:	2204      	movs	r2, #4
 80017b8:	841a      	strh	r2, [r3, #32]
 	  			setPos = shelfPos[pick[5-rnd]-1];
 80017ba:	4b4e      	ldr	r3, [pc, #312]	@ (80018f4 <main+0x504>)
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	f1c3 0305 	rsb	r3, r3, #5
 80017c2:	4a4d      	ldr	r2, [pc, #308]	@ (80018f8 <main+0x508>)
 80017c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80017c8:	3b01      	subs	r3, #1
 80017ca:	4a53      	ldr	r2, [pc, #332]	@ (8001918 <main+0x528>)
 80017cc:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80017d0:	4b52      	ldr	r3, [pc, #328]	@ (800191c <main+0x52c>)
 80017d2:	801a      	strh	r2, [r3, #0]
 	  		}
 	  		if((piingpong && registerFrame[0x10].U16 == 8)) // prev mode: place, do pick
 80017d4:	4b52      	ldr	r3, [pc, #328]	@ (8001920 <main+0x530>)
 80017d6:	881b      	ldrh	r3, [r3, #0]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d03c      	beq.n	8001856 <main+0x466>
 80017dc:	4b4a      	ldr	r3, [pc, #296]	@ (8001908 <main+0x518>)
 80017de:	8c1b      	ldrh	r3, [r3, #32]
 80017e0:	2b08      	cmp	r3, #8
 80017e2:	d138      	bne.n	8001856 <main+0x466>
 	  		{
 	  			///////place down

 	  			if(reed != 2){
 80017e4:	4b4a      	ldr	r3, [pc, #296]	@ (8001910 <main+0x520>)
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	2b02      	cmp	r3, #2
 80017ea:	d003      	beq.n	80017f4 <main+0x404>
 	  				registerFrame[0x03].U16 = 1; // gripper forward
 80017ec:	4b46      	ldr	r3, [pc, #280]	@ (8001908 <main+0x518>)
 80017ee:	2201      	movs	r2, #1
 80017f0:	80da      	strh	r2, [r3, #6]
 80017f2:	e005      	b.n	8001800 <main+0x410>
 	  			}
 	  			else //reached
 	  			{
 	  				registerFrame[0x02].U16 = 0; //vacuum off
 80017f4:	4b44      	ldr	r3, [pc, #272]	@ (8001908 <main+0x518>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	809a      	strh	r2, [r3, #4]
 	  					//Delay a few sec
 	  				registerFrame[0x03].U16 = 0; //gripper backward
 80017fa:	4b43      	ldr	r3, [pc, #268]	@ (8001908 <main+0x518>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	80da      	strh	r2, [r3, #6]
 	  			}
 	  			///////finish place -> move on
 	  			if(gripper == 0 && reed == 1 && vacuum == 0)
 8001800:	4b42      	ldr	r3, [pc, #264]	@ (800190c <main+0x51c>)
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d170      	bne.n	80018ea <main+0x4fa>
 8001808:	4b41      	ldr	r3, [pc, #260]	@ (8001910 <main+0x520>)
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	2b01      	cmp	r3, #1
 800180e:	d16c      	bne.n	80018ea <main+0x4fa>
 8001810:	4b40      	ldr	r3, [pc, #256]	@ (8001914 <main+0x524>)
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d168      	bne.n	80018ea <main+0x4fa>
 	  			{
 	  				rnd--;
 8001818:	4b36      	ldr	r3, [pc, #216]	@ (80018f4 <main+0x504>)
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	3b01      	subs	r3, #1
 800181e:	b2da      	uxtb	r2, r3
 8001820:	4b34      	ldr	r3, [pc, #208]	@ (80018f4 <main+0x504>)
 8001822:	701a      	strb	r2, [r3, #0]
 	  				if(rnd>0)
 8001824:	4b33      	ldr	r3, [pc, #204]	@ (80018f4 <main+0x504>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d010      	beq.n	800184e <main+0x45e>
 	  				{
 	  					(registerFrame[0x10].U16) = 4; // Z-go pick
 800182c:	4b36      	ldr	r3, [pc, #216]	@ (8001908 <main+0x518>)
 800182e:	2204      	movs	r2, #4
 8001830:	841a      	strh	r2, [r3, #32]
 	  					setPos = shelfPos[pick[5-rnd]-1];
 8001832:	4b30      	ldr	r3, [pc, #192]	@ (80018f4 <main+0x504>)
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	f1c3 0305 	rsb	r3, r3, #5
 800183a:	4a2f      	ldr	r2, [pc, #188]	@ (80018f8 <main+0x508>)
 800183c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001840:	3b01      	subs	r3, #1
 8001842:	4a35      	ldr	r2, [pc, #212]	@ (8001918 <main+0x528>)
 8001844:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001848:	4b34      	ldr	r3, [pc, #208]	@ (800191c <main+0x52c>)
 800184a:	801a      	strh	r2, [r3, #0]
 	  			if(gripper == 0 && reed == 1 && vacuum == 0)
 800184c:	e04d      	b.n	80018ea <main+0x4fa>
 	  				}
 	  				else
 	  				{
 	  					(registerFrame[0x10].U16 = 0); // End Jogs
 800184e:	4b2e      	ldr	r3, [pc, #184]	@ (8001908 <main+0x518>)
 8001850:	2200      	movs	r2, #0
 8001852:	841a      	strh	r2, [r3, #32]
 	  			if(gripper == 0 && reed == 1 && vacuum == 0)
 8001854:	e049      	b.n	80018ea <main+0x4fa>
 	  				}
 	  			}
 	  			//MoveTosetPos();
 	  		}
 	  		else if(piingpong && registerFrame[0x10].U16 == 4)// prev mode: pick, do place
 8001856:	4b32      	ldr	r3, [pc, #200]	@ (8001920 <main+0x530>)
 8001858:	881b      	ldrh	r3, [r3, #0]
 800185a:	2b00      	cmp	r3, #0
 800185c:	f43f ae31 	beq.w	80014c2 <main+0xd2>
 8001860:	4b29      	ldr	r3, [pc, #164]	@ (8001908 <main+0x518>)
 8001862:	8c1b      	ldrh	r3, [r3, #32]
 8001864:	2b04      	cmp	r3, #4
 8001866:	f47f ae2c 	bne.w	80014c2 <main+0xd2>
 	  		{
 	  			//////pick up
 	  			if(reed != 2)
 800186a:	4b29      	ldr	r3, [pc, #164]	@ (8001910 <main+0x520>)
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	2b02      	cmp	r3, #2
 8001870:	d003      	beq.n	800187a <main+0x48a>
 	  			{
 	  				registerFrame[0x03].U16 = 1; //gripper forward
 8001872:	4b25      	ldr	r3, [pc, #148]	@ (8001908 <main+0x518>)
 8001874:	2201      	movs	r2, #1
 8001876:	80da      	strh	r2, [r3, #6]
 8001878:	e005      	b.n	8001886 <main+0x496>
 	  			}
 	  			else
 	  			{
 	  				registerFrame[0x02].U16 = 1; //vacuum on
 800187a:	4b23      	ldr	r3, [pc, #140]	@ (8001908 <main+0x518>)
 800187c:	2201      	movs	r2, #1
 800187e:	809a      	strh	r2, [r3, #4]
 	  				// Delay a few sec
 	  				registerFrame[0x03].U16 = 0; //gripper backward
 8001880:	4b21      	ldr	r3, [pc, #132]	@ (8001908 <main+0x518>)
 8001882:	2200      	movs	r2, #0
 8001884:	80da      	strh	r2, [r3, #6]
 	  			}
 	  			///////finish pick -> move on
 	  			if(gripper == 0 && reed == 1 && vacuum == 1)
 8001886:	4b21      	ldr	r3, [pc, #132]	@ (800190c <main+0x51c>)
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	2b00      	cmp	r3, #0
 800188c:	f47f ae19 	bne.w	80014c2 <main+0xd2>
 8001890:	4b1f      	ldr	r3, [pc, #124]	@ (8001910 <main+0x520>)
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	2b01      	cmp	r3, #1
 8001896:	f47f ae14 	bne.w	80014c2 <main+0xd2>
 800189a:	4b1e      	ldr	r3, [pc, #120]	@ (8001914 <main+0x524>)
 800189c:	781b      	ldrb	r3, [r3, #0]
 800189e:	2b01      	cmp	r3, #1
 80018a0:	f47f ae0f 	bne.w	80014c2 <main+0xd2>
 	  			{
 	  				(registerFrame[0x10].U16) = 8; // Z-go place
 80018a4:	4b18      	ldr	r3, [pc, #96]	@ (8001908 <main+0x518>)
 80018a6:	2208      	movs	r2, #8
 80018a8:	841a      	strh	r2, [r3, #32]
 	  				setPos = shelfPos[place[5-rnd]-1];
 80018aa:	4b12      	ldr	r3, [pc, #72]	@ (80018f4 <main+0x504>)
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	f1c3 0305 	rsb	r3, r3, #5
 80018b2:	4a13      	ldr	r2, [pc, #76]	@ (8001900 <main+0x510>)
 80018b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80018b8:	3b01      	subs	r3, #1
 80018ba:	4a17      	ldr	r2, [pc, #92]	@ (8001918 <main+0x528>)
 80018bc:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80018c0:	4b16      	ldr	r3, [pc, #88]	@ (800191c <main+0x52c>)
 80018c2:	801a      	strh	r2, [r3, #0]
 80018c4:	e5fd      	b.n	80014c2 <main+0xd2>
 	  			}
 	  		}

 	  	}

 	  	else if(piingpong && (registerFrame[0x10].U16 == 2 || registerFrame[0x10].U16 == 16))
 80018c6:	4b16      	ldr	r3, [pc, #88]	@ (8001920 <main+0x530>)
 80018c8:	881b      	ldrh	r3, [r3, #0]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	f43f adf9 	beq.w	80014c2 <main+0xd2>
 80018d0:	4b0d      	ldr	r3, [pc, #52]	@ (8001908 <main+0x518>)
 80018d2:	8c1b      	ldrh	r3, [r3, #32]
 80018d4:	2b02      	cmp	r3, #2
 80018d6:	d004      	beq.n	80018e2 <main+0x4f2>
 80018d8:	4b0b      	ldr	r3, [pc, #44]	@ (8001908 <main+0x518>)
 80018da:	8c1b      	ldrh	r3, [r3, #32]
 80018dc:	2b10      	cmp	r3, #16
 80018de:	f47f adf0 	bne.w	80014c2 <main+0xd2>
 	  	{
 	  		//finish point & home mode
 	  		registerFrame[0x10].U16 = 0;
 80018e2:	4b09      	ldr	r3, [pc, #36]	@ (8001908 <main+0x518>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	841a      	strh	r2, [r3, #32]
 80018e8:	e5eb      	b.n	80014c2 <main+0xd2>
 	  			if(gripper == 0 && reed == 1 && vacuum == 0)
 80018ea:	bf00      	nop
  {
 80018ec:	e5e9      	b.n	80014c2 <main+0xd2>
 80018ee:	bf00      	nop
 80018f0:	2000109c 	.word	0x2000109c
 80018f4:	200010b6 	.word	0x200010b6
 80018f8:	200010a0 	.word	0x200010a0
 80018fc:	2000109e 	.word	0x2000109e
 8001900:	200010ac 	.word	0x200010ac
 8001904:	cccccccd 	.word	0xcccccccd
 8001908:	20000efc 	.word	0x20000efc
 800190c:	20000ef9 	.word	0x20000ef9
 8001910:	20000efa 	.word	0x20000efa
 8001914:	20000ef8 	.word	0x20000ef8
 8001918:	2000108c 	.word	0x2000108c
 800191c:	20001098 	.word	0x20001098
 8001920:	20001096 	.word	0x20001096

08001924 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b094      	sub	sp, #80	@ 0x50
 8001928:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800192a:	f107 0318 	add.w	r3, r7, #24
 800192e:	2238      	movs	r2, #56	@ 0x38
 8001930:	2100      	movs	r1, #0
 8001932:	4618      	mov	r0, r3
 8001934:	f007 f95e 	bl	8008bf4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001938:	1d3b      	adds	r3, r7, #4
 800193a:	2200      	movs	r2, #0
 800193c:	601a      	str	r2, [r3, #0]
 800193e:	605a      	str	r2, [r3, #4]
 8001940:	609a      	str	r2, [r3, #8]
 8001942:	60da      	str	r2, [r3, #12]
 8001944:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001946:	2000      	movs	r0, #0
 8001948:	f001 fef2 	bl	8003730 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800194c:	2302      	movs	r3, #2
 800194e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001950:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001954:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001956:	2340      	movs	r3, #64	@ 0x40
 8001958:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800195a:	2302      	movs	r3, #2
 800195c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800195e:	2302      	movs	r3, #2
 8001960:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001962:	2304      	movs	r3, #4
 8001964:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001966:	2355      	movs	r3, #85	@ 0x55
 8001968:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800196a:	2302      	movs	r3, #2
 800196c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800196e:	2302      	movs	r3, #2
 8001970:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001972:	2302      	movs	r3, #2
 8001974:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001976:	f107 0318 	add.w	r3, r7, #24
 800197a:	4618      	mov	r0, r3
 800197c:	f001 ff8c 	bl	8003898 <HAL_RCC_OscConfig>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001986:	f000 fcc9 	bl	800231c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800198a:	230f      	movs	r3, #15
 800198c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800198e:	2303      	movs	r3, #3
 8001990:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001992:	2300      	movs	r3, #0
 8001994:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001996:	2300      	movs	r3, #0
 8001998:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800199a:	2300      	movs	r3, #0
 800199c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800199e:	1d3b      	adds	r3, r7, #4
 80019a0:	2104      	movs	r1, #4
 80019a2:	4618      	mov	r0, r3
 80019a4:	f002 fa8a 	bl	8003ebc <HAL_RCC_ClockConfig>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d001      	beq.n	80019b2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80019ae:	f000 fcb5 	bl	800231c <Error_Handler>
  }
}
 80019b2:	bf00      	nop
 80019b4:	3750      	adds	r7, #80	@ 0x50
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
	...

080019bc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b09e      	sub	sp, #120	@ 0x78
 80019c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019c2:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80019c6:	2200      	movs	r2, #0
 80019c8:	601a      	str	r2, [r3, #0]
 80019ca:	605a      	str	r2, [r3, #4]
 80019cc:	609a      	str	r2, [r3, #8]
 80019ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019d0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	605a      	str	r2, [r3, #4]
 80019da:	609a      	str	r2, [r3, #8]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 80019dc:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80019e0:	2200      	movs	r2, #0
 80019e2:	601a      	str	r2, [r3, #0]
 80019e4:	605a      	str	r2, [r3, #4]
 80019e6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019e8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80019ec:	2200      	movs	r2, #0
 80019ee:	601a      	str	r2, [r3, #0]
 80019f0:	605a      	str	r2, [r3, #4]
 80019f2:	609a      	str	r2, [r3, #8]
 80019f4:	60da      	str	r2, [r3, #12]
 80019f6:	611a      	str	r2, [r3, #16]
 80019f8:	615a      	str	r2, [r3, #20]
 80019fa:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80019fc:	463b      	mov	r3, r7
 80019fe:	2234      	movs	r2, #52	@ 0x34
 8001a00:	2100      	movs	r1, #0
 8001a02:	4618      	mov	r0, r3
 8001a04:	f007 f8f6 	bl	8008bf4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001a08:	4b54      	ldr	r3, [pc, #336]	@ (8001b5c <MX_TIM1_Init+0x1a0>)
 8001a0a:	4a55      	ldr	r2, [pc, #340]	@ (8001b60 <MX_TIM1_Init+0x1a4>)
 8001a0c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 8001a0e:	4b53      	ldr	r3, [pc, #332]	@ (8001b5c <MX_TIM1_Init+0x1a0>)
 8001a10:	2201      	movs	r2, #1
 8001a12:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a14:	4b51      	ldr	r3, [pc, #324]	@ (8001b5c <MX_TIM1_Init+0x1a0>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001a1a:	4b50      	ldr	r3, [pc, #320]	@ (8001b5c <MX_TIM1_Init+0x1a0>)
 8001a1c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a20:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a22:	4b4e      	ldr	r3, [pc, #312]	@ (8001b5c <MX_TIM1_Init+0x1a0>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a28:	4b4c      	ldr	r3, [pc, #304]	@ (8001b5c <MX_TIM1_Init+0x1a0>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a2e:	4b4b      	ldr	r3, [pc, #300]	@ (8001b5c <MX_TIM1_Init+0x1a0>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001a34:	4849      	ldr	r0, [pc, #292]	@ (8001b5c <MX_TIM1_Init+0x1a0>)
 8001a36:	f002 feab 	bl	8004790 <HAL_TIM_Base_Init>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8001a40:	f000 fc6c 	bl	800231c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a44:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a48:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001a4a:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8001a4e:	4619      	mov	r1, r3
 8001a50:	4842      	ldr	r0, [pc, #264]	@ (8001b5c <MX_TIM1_Init+0x1a0>)
 8001a52:	f003 ff2d 	bl	80058b0 <HAL_TIM_ConfigClockSource>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001a5c:	f000 fc5e 	bl	800231c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001a60:	483e      	ldr	r0, [pc, #248]	@ (8001b5c <MX_TIM1_Init+0x1a0>)
 8001a62:	f002 ffe1 	bl	8004a28 <HAL_TIM_PWM_Init>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d001      	beq.n	8001a70 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8001a6c:	f000 fc56 	bl	800231c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a70:	2300      	movs	r3, #0
 8001a72:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001a74:	2300      	movs	r3, #0
 8001a76:	663b      	str	r3, [r7, #96]	@ 0x60
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a7c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001a80:	4619      	mov	r1, r3
 8001a82:	4836      	ldr	r0, [pc, #216]	@ (8001b5c <MX_TIM1_Init+0x1a0>)
 8001a84:	f004 fef0 	bl	8006868 <HAL_TIMEx_MasterConfigSynchronization>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001a8e:	f000 fc45 	bl	800231c <Error_Handler>
  }
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_BKIN;
 8001a92:	2301      	movs	r3, #1
 8001a94:	653b      	str	r3, [r7, #80]	@ 0x50
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 8001a96:	2301      	movs	r3, #1
 8001a98:	657b      	str	r3, [r7, #84]	@ 0x54
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_LOW;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8001a9e:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	2101      	movs	r1, #1
 8001aa6:	482d      	ldr	r0, [pc, #180]	@ (8001b5c <MX_TIM1_Init+0x1a0>)
 8001aa8:	f005 f808 	bl	8006abc <HAL_TIMEx_ConfigBreakInput>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d001      	beq.n	8001ab6 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8001ab2:	f000 fc33 	bl	800231c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ab6:	2360      	movs	r3, #96	@ 0x60
 8001ab8:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 8001aba:	2300      	movs	r3, #0
 8001abc:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001aca:	2300      	movs	r3, #0
 8001acc:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ad2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	4619      	mov	r1, r3
 8001ada:	4820      	ldr	r0, [pc, #128]	@ (8001b5c <MX_TIM1_Init+0x1a0>)
 8001adc:	f003 fdd4 	bl	8005688 <HAL_TIM_PWM_ConfigChannel>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d001      	beq.n	8001aea <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8001ae6:	f000 fc19 	bl	800231c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001aea:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001aee:	2204      	movs	r2, #4
 8001af0:	4619      	mov	r1, r3
 8001af2:	481a      	ldr	r0, [pc, #104]	@ (8001b5c <MX_TIM1_Init+0x1a0>)
 8001af4:	f003 fdc8 	bl	8005688 <HAL_TIM_PWM_ConfigChannel>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d001      	beq.n	8001b02 <MX_TIM1_Init+0x146>
  {
    Error_Handler();
 8001afe:	f000 fc0d 	bl	800231c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001b02:	2300      	movs	r3, #0
 8001b04:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001b06:	2300      	movs	r3, #0
 8001b08:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8001b12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b16:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_LOW;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001b20:	2300      	movs	r3, #0
 8001b22:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001b24:	2300      	movs	r3, #0
 8001b26:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001b28:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001b2c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001b32:	2300      	movs	r3, #0
 8001b34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001b36:	2300      	movs	r3, #0
 8001b38:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001b3a:	463b      	mov	r3, r7
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	4807      	ldr	r0, [pc, #28]	@ (8001b5c <MX_TIM1_Init+0x1a0>)
 8001b40:	f004 ff28 	bl	8006994 <HAL_TIMEx_ConfigBreakDeadTime>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <MX_TIM1_Init+0x192>
  {
    Error_Handler();
 8001b4a:	f000 fbe7 	bl	800231c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001b4e:	4803      	ldr	r0, [pc, #12]	@ (8001b5c <MX_TIM1_Init+0x1a0>)
 8001b50:	f000 fd30 	bl	80025b4 <HAL_TIM_MspPostInit>

}
 8001b54:	bf00      	nop
 8001b56:	3778      	adds	r7, #120	@ 0x78
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	2000022c 	.word	0x2000022c
 8001b60:	40012c00 	.word	0x40012c00

08001b64 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b08c      	sub	sp, #48	@ 0x30
 8001b68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001b6a:	f107 030c 	add.w	r3, r7, #12
 8001b6e:	2224      	movs	r2, #36	@ 0x24
 8001b70:	2100      	movs	r1, #0
 8001b72:	4618      	mov	r0, r3
 8001b74:	f007 f83e 	bl	8008bf4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b78:	463b      	mov	r3, r7
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	601a      	str	r2, [r3, #0]
 8001b7e:	605a      	str	r2, [r3, #4]
 8001b80:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b82:	4b21      	ldr	r3, [pc, #132]	@ (8001c08 <MX_TIM2_Init+0xa4>)
 8001b84:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b88:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001b8a:	4b1f      	ldr	r3, [pc, #124]	@ (8001c08 <MX_TIM2_Init+0xa4>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b90:	4b1d      	ldr	r3, [pc, #116]	@ (8001c08 <MX_TIM2_Init+0xa4>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001b96:	4b1c      	ldr	r3, [pc, #112]	@ (8001c08 <MX_TIM2_Init+0xa4>)
 8001b98:	f04f 32ff 	mov.w	r2, #4294967295
 8001b9c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b9e:	4b1a      	ldr	r3, [pc, #104]	@ (8001c08 <MX_TIM2_Init+0xa4>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ba4:	4b18      	ldr	r3, [pc, #96]	@ (8001c08 <MX_TIM2_Init+0xa4>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001baa:	2303      	movs	r3, #3
 8001bac:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001bce:	f107 030c 	add.w	r3, r7, #12
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	480c      	ldr	r0, [pc, #48]	@ (8001c08 <MX_TIM2_Init+0xa4>)
 8001bd6:	f003 fa9b 	bl	8005110 <HAL_TIM_Encoder_Init>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d001      	beq.n	8001be4 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8001be0:	f000 fb9c 	bl	800231c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001be4:	2300      	movs	r3, #0
 8001be6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001be8:	2300      	movs	r3, #0
 8001bea:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001bec:	463b      	mov	r3, r7
 8001bee:	4619      	mov	r1, r3
 8001bf0:	4805      	ldr	r0, [pc, #20]	@ (8001c08 <MX_TIM2_Init+0xa4>)
 8001bf2:	f004 fe39 	bl	8006868 <HAL_TIMEx_MasterConfigSynchronization>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d001      	beq.n	8001c00 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8001bfc:	f000 fb8e 	bl	800231c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c00:	bf00      	nop
 8001c02:	3730      	adds	r7, #48	@ 0x30
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	200002f8 	.word	0x200002f8

08001c0c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b08e      	sub	sp, #56	@ 0x38
 8001c10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c12:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c16:	2200      	movs	r2, #0
 8001c18:	601a      	str	r2, [r3, #0]
 8001c1a:	605a      	str	r2, [r3, #4]
 8001c1c:	609a      	str	r2, [r3, #8]
 8001c1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c20:	f107 031c 	add.w	r3, r7, #28
 8001c24:	2200      	movs	r2, #0
 8001c26:	601a      	str	r2, [r3, #0]
 8001c28:	605a      	str	r2, [r3, #4]
 8001c2a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c2c:	463b      	mov	r3, r7
 8001c2e:	2200      	movs	r2, #0
 8001c30:	601a      	str	r2, [r3, #0]
 8001c32:	605a      	str	r2, [r3, #4]
 8001c34:	609a      	str	r2, [r3, #8]
 8001c36:	60da      	str	r2, [r3, #12]
 8001c38:	611a      	str	r2, [r3, #16]
 8001c3a:	615a      	str	r2, [r3, #20]
 8001c3c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c3e:	4b2c      	ldr	r3, [pc, #176]	@ (8001cf0 <MX_TIM3_Init+0xe4>)
 8001c40:	4a2c      	ldr	r2, [pc, #176]	@ (8001cf4 <MX_TIM3_Init+0xe8>)
 8001c42:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 8001c44:	4b2a      	ldr	r3, [pc, #168]	@ (8001cf0 <MX_TIM3_Init+0xe4>)
 8001c46:	2201      	movs	r2, #1
 8001c48:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c4a:	4b29      	ldr	r3, [pc, #164]	@ (8001cf0 <MX_TIM3_Init+0xe4>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 106;
 8001c50:	4b27      	ldr	r3, [pc, #156]	@ (8001cf0 <MX_TIM3_Init+0xe4>)
 8001c52:	226a      	movs	r2, #106	@ 0x6a
 8001c54:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c56:	4b26      	ldr	r3, [pc, #152]	@ (8001cf0 <MX_TIM3_Init+0xe4>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c5c:	4b24      	ldr	r3, [pc, #144]	@ (8001cf0 <MX_TIM3_Init+0xe4>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001c62:	4823      	ldr	r0, [pc, #140]	@ (8001cf0 <MX_TIM3_Init+0xe4>)
 8001c64:	f002 fd94 	bl	8004790 <HAL_TIM_Base_Init>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d001      	beq.n	8001c72 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001c6e:	f000 fb55 	bl	800231c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c72:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c76:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001c78:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	481c      	ldr	r0, [pc, #112]	@ (8001cf0 <MX_TIM3_Init+0xe4>)
 8001c80:	f003 fe16 	bl	80058b0 <HAL_TIM_ConfigClockSource>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001c8a:	f000 fb47 	bl	800231c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001c8e:	4818      	ldr	r0, [pc, #96]	@ (8001cf0 <MX_TIM3_Init+0xe4>)
 8001c90:	f002 feca 	bl	8004a28 <HAL_TIM_PWM_Init>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d001      	beq.n	8001c9e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001c9a:	f000 fb3f 	bl	800231c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ca6:	f107 031c 	add.w	r3, r7, #28
 8001caa:	4619      	mov	r1, r3
 8001cac:	4810      	ldr	r0, [pc, #64]	@ (8001cf0 <MX_TIM3_Init+0xe4>)
 8001cae:	f004 fddb 	bl	8006868 <HAL_TIMEx_MasterConfigSynchronization>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d001      	beq.n	8001cbc <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001cb8:	f000 fb30 	bl	800231c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cbc:	2360      	movs	r3, #96	@ 0x60
 8001cbe:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ccc:	463b      	mov	r3, r7
 8001cce:	2204      	movs	r2, #4
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	4807      	ldr	r0, [pc, #28]	@ (8001cf0 <MX_TIM3_Init+0xe4>)
 8001cd4:	f003 fcd8 	bl	8005688 <HAL_TIM_PWM_ConfigChannel>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001cde:	f000 fb1d 	bl	800231c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001ce2:	4803      	ldr	r0, [pc, #12]	@ (8001cf0 <MX_TIM3_Init+0xe4>)
 8001ce4:	f000 fc66 	bl	80025b4 <HAL_TIM_MspPostInit>

}
 8001ce8:	bf00      	nop
 8001cea:	3738      	adds	r7, #56	@ 0x38
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	200003c4 	.word	0x200003c4
 8001cf4:	40000400 	.word	0x40000400

08001cf8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b088      	sub	sp, #32
 8001cfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cfe:	f107 0310 	add.w	r3, r7, #16
 8001d02:	2200      	movs	r2, #0
 8001d04:	601a      	str	r2, [r3, #0]
 8001d06:	605a      	str	r2, [r3, #4]
 8001d08:	609a      	str	r2, [r3, #8]
 8001d0a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d0c:	1d3b      	adds	r3, r7, #4
 8001d0e:	2200      	movs	r2, #0
 8001d10:	601a      	str	r2, [r3, #0]
 8001d12:	605a      	str	r2, [r3, #4]
 8001d14:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001d16:	4b1d      	ldr	r3, [pc, #116]	@ (8001d8c <MX_TIM4_Init+0x94>)
 8001d18:	4a1d      	ldr	r2, [pc, #116]	@ (8001d90 <MX_TIM4_Init+0x98>)
 8001d1a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 169;
 8001d1c:	4b1b      	ldr	r3, [pc, #108]	@ (8001d8c <MX_TIM4_Init+0x94>)
 8001d1e:	22a9      	movs	r2, #169	@ 0xa9
 8001d20:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d22:	4b1a      	ldr	r3, [pc, #104]	@ (8001d8c <MX_TIM4_Init+0x94>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8001d28:	4b18      	ldr	r3, [pc, #96]	@ (8001d8c <MX_TIM4_Init+0x94>)
 8001d2a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001d2e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d30:	4b16      	ldr	r3, [pc, #88]	@ (8001d8c <MX_TIM4_Init+0x94>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d36:	4b15      	ldr	r3, [pc, #84]	@ (8001d8c <MX_TIM4_Init+0x94>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001d3c:	4813      	ldr	r0, [pc, #76]	@ (8001d8c <MX_TIM4_Init+0x94>)
 8001d3e:	f002 fd27 	bl	8004790 <HAL_TIM_Base_Init>
 8001d42:	4603      	mov	r3, r0
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d001      	beq.n	8001d4c <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001d48:	f000 fae8 	bl	800231c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d4c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d50:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001d52:	f107 0310 	add.w	r3, r7, #16
 8001d56:	4619      	mov	r1, r3
 8001d58:	480c      	ldr	r0, [pc, #48]	@ (8001d8c <MX_TIM4_Init+0x94>)
 8001d5a:	f003 fda9 	bl	80058b0 <HAL_TIM_ConfigClockSource>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d001      	beq.n	8001d68 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001d64:	f000 fada 	bl	800231c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001d70:	1d3b      	adds	r3, r7, #4
 8001d72:	4619      	mov	r1, r3
 8001d74:	4805      	ldr	r0, [pc, #20]	@ (8001d8c <MX_TIM4_Init+0x94>)
 8001d76:	f004 fd77 	bl	8006868 <HAL_TIMEx_MasterConfigSynchronization>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d001      	beq.n	8001d84 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001d80:	f000 facc 	bl	800231c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001d84:	bf00      	nop
 8001d86:	3720      	adds	r7, #32
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	20000490 	.word	0x20000490
 8001d90:	40000800 	.word	0x40000800

08001d94 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b088      	sub	sp, #32
 8001d98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d9a:	f107 0310 	add.w	r3, r7, #16
 8001d9e:	2200      	movs	r2, #0
 8001da0:	601a      	str	r2, [r3, #0]
 8001da2:	605a      	str	r2, [r3, #4]
 8001da4:	609a      	str	r2, [r3, #8]
 8001da6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001da8:	1d3b      	adds	r3, r7, #4
 8001daa:	2200      	movs	r2, #0
 8001dac:	601a      	str	r2, [r3, #0]
 8001dae:	605a      	str	r2, [r3, #4]
 8001db0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001db2:	4b1e      	ldr	r3, [pc, #120]	@ (8001e2c <MX_TIM5_Init+0x98>)
 8001db4:	4a1e      	ldr	r2, [pc, #120]	@ (8001e30 <MX_TIM5_Init+0x9c>)
 8001db6:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 16999;
 8001db8:	4b1c      	ldr	r3, [pc, #112]	@ (8001e2c <MX_TIM5_Init+0x98>)
 8001dba:	f244 2267 	movw	r2, #16999	@ 0x4267
 8001dbe:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dc0:	4b1a      	ldr	r3, [pc, #104]	@ (8001e2c <MX_TIM5_Init+0x98>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1999;
 8001dc6:	4b19      	ldr	r3, [pc, #100]	@ (8001e2c <MX_TIM5_Init+0x98>)
 8001dc8:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8001dcc:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dce:	4b17      	ldr	r3, [pc, #92]	@ (8001e2c <MX_TIM5_Init+0x98>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dd4:	4b15      	ldr	r3, [pc, #84]	@ (8001e2c <MX_TIM5_Init+0x98>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001dda:	4814      	ldr	r0, [pc, #80]	@ (8001e2c <MX_TIM5_Init+0x98>)
 8001ddc:	f002 fcd8 	bl	8004790 <HAL_TIM_Base_Init>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d001      	beq.n	8001dea <MX_TIM5_Init+0x56>
  {
    Error_Handler();
 8001de6:	f000 fa99 	bl	800231c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dee:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001df0:	f107 0310 	add.w	r3, r7, #16
 8001df4:	4619      	mov	r1, r3
 8001df6:	480d      	ldr	r0, [pc, #52]	@ (8001e2c <MX_TIM5_Init+0x98>)
 8001df8:	f003 fd5a 	bl	80058b0 <HAL_TIM_ConfigClockSource>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d001      	beq.n	8001e06 <MX_TIM5_Init+0x72>
  {
    Error_Handler();
 8001e02:	f000 fa8b 	bl	800231c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e06:	2300      	movs	r3, #0
 8001e08:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001e0e:	1d3b      	adds	r3, r7, #4
 8001e10:	4619      	mov	r1, r3
 8001e12:	4806      	ldr	r0, [pc, #24]	@ (8001e2c <MX_TIM5_Init+0x98>)
 8001e14:	f004 fd28 	bl	8006868 <HAL_TIMEx_MasterConfigSynchronization>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d001      	beq.n	8001e22 <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 8001e1e:	f000 fa7d 	bl	800231c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001e22:	bf00      	nop
 8001e24:	3720      	adds	r7, #32
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	2000055c 	.word	0x2000055c
 8001e30:	40000c00 	.word	0x40000c00

08001e34 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001e38:	4b14      	ldr	r3, [pc, #80]	@ (8001e8c <MX_TIM16_Init+0x58>)
 8001e3a:	4a15      	ldr	r2, [pc, #84]	@ (8001e90 <MX_TIM16_Init+0x5c>)
 8001e3c:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 169;
 8001e3e:	4b13      	ldr	r3, [pc, #76]	@ (8001e8c <MX_TIM16_Init+0x58>)
 8001e40:	22a9      	movs	r2, #169	@ 0xa9
 8001e42:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e44:	4b11      	ldr	r3, [pc, #68]	@ (8001e8c <MX_TIM16_Init+0x58>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1145;
 8001e4a:	4b10      	ldr	r3, [pc, #64]	@ (8001e8c <MX_TIM16_Init+0x58>)
 8001e4c:	f240 4279 	movw	r2, #1145	@ 0x479
 8001e50:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e52:	4b0e      	ldr	r3, [pc, #56]	@ (8001e8c <MX_TIM16_Init+0x58>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001e58:	4b0c      	ldr	r3, [pc, #48]	@ (8001e8c <MX_TIM16_Init+0x58>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e5e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e8c <MX_TIM16_Init+0x58>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001e64:	4809      	ldr	r0, [pc, #36]	@ (8001e8c <MX_TIM16_Init+0x58>)
 8001e66:	f002 fc93 	bl	8004790 <HAL_TIM_Base_Init>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d001      	beq.n	8001e74 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8001e70:	f000 fa54 	bl	800231c <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 8001e74:	2108      	movs	r1, #8
 8001e76:	4805      	ldr	r0, [pc, #20]	@ (8001e8c <MX_TIM16_Init+0x58>)
 8001e78:	f003 f854 	bl	8004f24 <HAL_TIM_OnePulse_Init>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <MX_TIM16_Init+0x52>
  {
    Error_Handler();
 8001e82:	f000 fa4b 	bl	800231c <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8001e86:	bf00      	nop
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	20000628 	.word	0x20000628
 8001e90:	40014400 	.word	0x40014400

08001e94 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001e98:	4b22      	ldr	r3, [pc, #136]	@ (8001f24 <MX_USART1_UART_Init+0x90>)
 8001e9a:	4a23      	ldr	r2, [pc, #140]	@ (8001f28 <MX_USART1_UART_Init+0x94>)
 8001e9c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001e9e:	4b21      	ldr	r3, [pc, #132]	@ (8001f24 <MX_USART1_UART_Init+0x90>)
 8001ea0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ea4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ea6:	4b1f      	ldr	r3, [pc, #124]	@ (8001f24 <MX_USART1_UART_Init+0x90>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001eac:	4b1d      	ldr	r3, [pc, #116]	@ (8001f24 <MX_USART1_UART_Init+0x90>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001eb2:	4b1c      	ldr	r3, [pc, #112]	@ (8001f24 <MX_USART1_UART_Init+0x90>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001eb8:	4b1a      	ldr	r3, [pc, #104]	@ (8001f24 <MX_USART1_UART_Init+0x90>)
 8001eba:	220c      	movs	r2, #12
 8001ebc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ebe:	4b19      	ldr	r3, [pc, #100]	@ (8001f24 <MX_USART1_UART_Init+0x90>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ec4:	4b17      	ldr	r3, [pc, #92]	@ (8001f24 <MX_USART1_UART_Init+0x90>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001eca:	4b16      	ldr	r3, [pc, #88]	@ (8001f24 <MX_USART1_UART_Init+0x90>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001ed0:	4b14      	ldr	r3, [pc, #80]	@ (8001f24 <MX_USART1_UART_Init+0x90>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ed6:	4b13      	ldr	r3, [pc, #76]	@ (8001f24 <MX_USART1_UART_Init+0x90>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001edc:	4811      	ldr	r0, [pc, #68]	@ (8001f24 <MX_USART1_UART_Init+0x90>)
 8001ede:	f004 ff5f 	bl	8006da0 <HAL_UART_Init>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d001      	beq.n	8001eec <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001ee8:	f000 fa18 	bl	800231c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001eec:	2100      	movs	r1, #0
 8001eee:	480d      	ldr	r0, [pc, #52]	@ (8001f24 <MX_USART1_UART_Init+0x90>)
 8001ef0:	f006 fd7f 	bl	80089f2 <HAL_UARTEx_SetTxFifoThreshold>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001efa:	f000 fa0f 	bl	800231c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001efe:	2100      	movs	r1, #0
 8001f00:	4808      	ldr	r0, [pc, #32]	@ (8001f24 <MX_USART1_UART_Init+0x90>)
 8001f02:	f006 fdb4 	bl	8008a6e <HAL_UARTEx_SetRxFifoThreshold>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d001      	beq.n	8001f10 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001f0c:	f000 fa06 	bl	800231c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001f10:	4804      	ldr	r0, [pc, #16]	@ (8001f24 <MX_USART1_UART_Init+0x90>)
 8001f12:	f006 fd35 	bl	8008980 <HAL_UARTEx_DisableFifoMode>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d001      	beq.n	8001f20 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001f1c:	f000 f9fe 	bl	800231c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001f20:	bf00      	nop
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	20000754 	.word	0x20000754
 8001f28:	40013800 	.word	0x40013800

08001f2c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f30:	4b23      	ldr	r3, [pc, #140]	@ (8001fc0 <MX_USART2_UART_Init+0x94>)
 8001f32:	4a24      	ldr	r2, [pc, #144]	@ (8001fc4 <MX_USART2_UART_Init+0x98>)
 8001f34:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8001f36:	4b22      	ldr	r3, [pc, #136]	@ (8001fc0 <MX_USART2_UART_Init+0x94>)
 8001f38:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8001f3c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8001f3e:	4b20      	ldr	r3, [pc, #128]	@ (8001fc0 <MX_USART2_UART_Init+0x94>)
 8001f40:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001f44:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f46:	4b1e      	ldr	r3, [pc, #120]	@ (8001fc0 <MX_USART2_UART_Init+0x94>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8001f4c:	4b1c      	ldr	r3, [pc, #112]	@ (8001fc0 <MX_USART2_UART_Init+0x94>)
 8001f4e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f52:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f54:	4b1a      	ldr	r3, [pc, #104]	@ (8001fc0 <MX_USART2_UART_Init+0x94>)
 8001f56:	220c      	movs	r2, #12
 8001f58:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f5a:	4b19      	ldr	r3, [pc, #100]	@ (8001fc0 <MX_USART2_UART_Init+0x94>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f60:	4b17      	ldr	r3, [pc, #92]	@ (8001fc0 <MX_USART2_UART_Init+0x94>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f66:	4b16      	ldr	r3, [pc, #88]	@ (8001fc0 <MX_USART2_UART_Init+0x94>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001f6c:	4b14      	ldr	r3, [pc, #80]	@ (8001fc0 <MX_USART2_UART_Init+0x94>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f72:	4b13      	ldr	r3, [pc, #76]	@ (8001fc0 <MX_USART2_UART_Init+0x94>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f78:	4811      	ldr	r0, [pc, #68]	@ (8001fc0 <MX_USART2_UART_Init+0x94>)
 8001f7a:	f004 ff11 	bl	8006da0 <HAL_UART_Init>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d001      	beq.n	8001f88 <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 8001f84:	f000 f9ca 	bl	800231c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001f88:	2100      	movs	r1, #0
 8001f8a:	480d      	ldr	r0, [pc, #52]	@ (8001fc0 <MX_USART2_UART_Init+0x94>)
 8001f8c:	f006 fd31 	bl	80089f2 <HAL_UARTEx_SetTxFifoThreshold>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d001      	beq.n	8001f9a <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 8001f96:	f000 f9c1 	bl	800231c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001f9a:	2100      	movs	r1, #0
 8001f9c:	4808      	ldr	r0, [pc, #32]	@ (8001fc0 <MX_USART2_UART_Init+0x94>)
 8001f9e:	f006 fd66 	bl	8008a6e <HAL_UARTEx_SetRxFifoThreshold>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d001      	beq.n	8001fac <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 8001fa8:	f000 f9b8 	bl	800231c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001fac:	4804      	ldr	r0, [pc, #16]	@ (8001fc0 <MX_USART2_UART_Init+0x94>)
 8001fae:	f006 fce7 	bl	8008980 <HAL_UARTEx_DisableFifoMode>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d001      	beq.n	8001fbc <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 8001fb8:	f000 f9b0 	bl	800231c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001fbc:	bf00      	nop
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	20000820 	.word	0x20000820
 8001fc4:	40004400 	.word	0x40004400

08001fc8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b084      	sub	sp, #16
 8001fcc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001fce:	4b24      	ldr	r3, [pc, #144]	@ (8002060 <MX_DMA_Init+0x98>)
 8001fd0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fd2:	4a23      	ldr	r2, [pc, #140]	@ (8002060 <MX_DMA_Init+0x98>)
 8001fd4:	f043 0304 	orr.w	r3, r3, #4
 8001fd8:	6493      	str	r3, [r2, #72]	@ 0x48
 8001fda:	4b21      	ldr	r3, [pc, #132]	@ (8002060 <MX_DMA_Init+0x98>)
 8001fdc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fde:	f003 0304 	and.w	r3, r3, #4
 8001fe2:	60fb      	str	r3, [r7, #12]
 8001fe4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001fe6:	4b1e      	ldr	r3, [pc, #120]	@ (8002060 <MX_DMA_Init+0x98>)
 8001fe8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fea:	4a1d      	ldr	r2, [pc, #116]	@ (8002060 <MX_DMA_Init+0x98>)
 8001fec:	f043 0301 	orr.w	r3, r3, #1
 8001ff0:	6493      	str	r3, [r2, #72]	@ 0x48
 8001ff2:	4b1b      	ldr	r3, [pc, #108]	@ (8002060 <MX_DMA_Init+0x98>)
 8001ff4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ff6:	f003 0301 	and.w	r3, r3, #1
 8001ffa:	60bb      	str	r3, [r7, #8]
 8001ffc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001ffe:	4b18      	ldr	r3, [pc, #96]	@ (8002060 <MX_DMA_Init+0x98>)
 8002000:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002002:	4a17      	ldr	r2, [pc, #92]	@ (8002060 <MX_DMA_Init+0x98>)
 8002004:	f043 0302 	orr.w	r3, r3, #2
 8002008:	6493      	str	r3, [r2, #72]	@ 0x48
 800200a:	4b15      	ldr	r3, [pc, #84]	@ (8002060 <MX_DMA_Init+0x98>)
 800200c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800200e:	f003 0302 	and.w	r3, r3, #2
 8002012:	607b      	str	r3, [r7, #4]
 8002014:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002016:	2200      	movs	r2, #0
 8002018:	2100      	movs	r1, #0
 800201a:	200b      	movs	r0, #11
 800201c:	f000 fe6f 	bl	8002cfe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002020:	200b      	movs	r0, #11
 8002022:	f000 fe86 	bl	8002d32 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002026:	2200      	movs	r2, #0
 8002028:	2100      	movs	r1, #0
 800202a:	200c      	movs	r0, #12
 800202c:	f000 fe67 	bl	8002cfe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002030:	200c      	movs	r0, #12
 8002032:	f000 fe7e 	bl	8002d32 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8002036:	2200      	movs	r2, #0
 8002038:	2100      	movs	r1, #0
 800203a:	200d      	movs	r0, #13
 800203c:	f000 fe5f 	bl	8002cfe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002040:	200d      	movs	r0, #13
 8002042:	f000 fe76 	bl	8002d32 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 0, 0);
 8002046:	2200      	movs	r2, #0
 8002048:	2100      	movs	r1, #0
 800204a:	2039      	movs	r0, #57	@ 0x39
 800204c:	f000 fe57 	bl	8002cfe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 8002050:	2039      	movs	r0, #57	@ 0x39
 8002052:	f000 fe6e 	bl	8002d32 <HAL_NVIC_EnableIRQ>

}
 8002056:	bf00      	nop
 8002058:	3710      	adds	r7, #16
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	40021000 	.word	0x40021000

08002064 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b08a      	sub	sp, #40	@ 0x28
 8002068:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800206a:	f107 0314 	add.w	r3, r7, #20
 800206e:	2200      	movs	r2, #0
 8002070:	601a      	str	r2, [r3, #0]
 8002072:	605a      	str	r2, [r3, #4]
 8002074:	609a      	str	r2, [r3, #8]
 8002076:	60da      	str	r2, [r3, #12]
 8002078:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800207a:	4b57      	ldr	r3, [pc, #348]	@ (80021d8 <MX_GPIO_Init+0x174>)
 800207c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800207e:	4a56      	ldr	r2, [pc, #344]	@ (80021d8 <MX_GPIO_Init+0x174>)
 8002080:	f043 0304 	orr.w	r3, r3, #4
 8002084:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002086:	4b54      	ldr	r3, [pc, #336]	@ (80021d8 <MX_GPIO_Init+0x174>)
 8002088:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800208a:	f003 0304 	and.w	r3, r3, #4
 800208e:	613b      	str	r3, [r7, #16]
 8002090:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002092:	4b51      	ldr	r3, [pc, #324]	@ (80021d8 <MX_GPIO_Init+0x174>)
 8002094:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002096:	4a50      	ldr	r2, [pc, #320]	@ (80021d8 <MX_GPIO_Init+0x174>)
 8002098:	f043 0320 	orr.w	r3, r3, #32
 800209c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800209e:	4b4e      	ldr	r3, [pc, #312]	@ (80021d8 <MX_GPIO_Init+0x174>)
 80020a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020a2:	f003 0320 	and.w	r3, r3, #32
 80020a6:	60fb      	str	r3, [r7, #12]
 80020a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020aa:	4b4b      	ldr	r3, [pc, #300]	@ (80021d8 <MX_GPIO_Init+0x174>)
 80020ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ae:	4a4a      	ldr	r2, [pc, #296]	@ (80021d8 <MX_GPIO_Init+0x174>)
 80020b0:	f043 0301 	orr.w	r3, r3, #1
 80020b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020b6:	4b48      	ldr	r3, [pc, #288]	@ (80021d8 <MX_GPIO_Init+0x174>)
 80020b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ba:	f003 0301 	and.w	r3, r3, #1
 80020be:	60bb      	str	r3, [r7, #8]
 80020c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020c2:	4b45      	ldr	r3, [pc, #276]	@ (80021d8 <MX_GPIO_Init+0x174>)
 80020c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020c6:	4a44      	ldr	r2, [pc, #272]	@ (80021d8 <MX_GPIO_Init+0x174>)
 80020c8:	f043 0302 	orr.w	r3, r3, #2
 80020cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020ce:	4b42      	ldr	r3, [pc, #264]	@ (80021d8 <MX_GPIO_Init+0x174>)
 80020d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020d2:	f003 0302 	and.w	r3, r3, #2
 80020d6:	607b      	str	r3, [r7, #4]
 80020d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_10|GPIO_PIN_4, GPIO_PIN_RESET);
 80020da:	2200      	movs	r2, #0
 80020dc:	f240 4111 	movw	r1, #1041	@ 0x411
 80020e0:	483e      	ldr	r0, [pc, #248]	@ (80021dc <MX_GPIO_Init+0x178>)
 80020e2:	f001 faf5 	bl	80036d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80020e6:	2200      	movs	r2, #0
 80020e8:	2180      	movs	r1, #128	@ 0x80
 80020ea:	483d      	ldr	r0, [pc, #244]	@ (80021e0 <MX_GPIO_Init+0x17c>)
 80020ec:	f001 faf0 	bl	80036d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80020f0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80020f6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80020fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020fc:	2300      	movs	r3, #0
 80020fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002100:	f107 0314 	add.w	r3, r7, #20
 8002104:	4619      	mov	r1, r3
 8002106:	4836      	ldr	r0, [pc, #216]	@ (80021e0 <MX_GPIO_Init+0x17c>)
 8002108:	f001 f960 	bl	80033cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800210c:	2380      	movs	r3, #128	@ 0x80
 800210e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002110:	2300      	movs	r3, #0
 8002112:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002114:	2301      	movs	r3, #1
 8002116:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002118:	f107 0314 	add.w	r3, r7, #20
 800211c:	4619      	mov	r1, r3
 800211e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002122:	f001 f953 	bl	80033cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB10 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_10|GPIO_PIN_4;
 8002126:	f240 4311 	movw	r3, #1041	@ 0x411
 800212a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800212c:	2301      	movs	r3, #1
 800212e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002130:	2300      	movs	r3, #0
 8002132:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002134:	2300      	movs	r3, #0
 8002136:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002138:	f107 0314 	add.w	r3, r7, #20
 800213c:	4619      	mov	r1, r3
 800213e:	4827      	ldr	r0, [pc, #156]	@ (80021dc <MX_GPIO_Init+0x178>)
 8002140:	f001 f944 	bl	80033cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002144:	2380      	movs	r3, #128	@ 0x80
 8002146:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002148:	2301      	movs	r3, #1
 800214a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800214c:	2300      	movs	r3, #0
 800214e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002150:	2300      	movs	r3, #0
 8002152:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002154:	f107 0314 	add.w	r3, r7, #20
 8002158:	4619      	mov	r1, r3
 800215a:	4821      	ldr	r0, [pc, #132]	@ (80021e0 <MX_GPIO_Init+0x17c>)
 800215c:	f001 f936 	bl	80033cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002160:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002164:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002166:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800216a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800216c:	2301      	movs	r3, #1
 800216e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002170:	f107 0314 	add.w	r3, r7, #20
 8002174:	4619      	mov	r1, r3
 8002176:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800217a:	f001 f927 	bl	80033cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800217e:	2320      	movs	r3, #32
 8002180:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002182:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002186:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002188:	2301      	movs	r3, #1
 800218a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800218c:	f107 0314 	add.w	r3, r7, #20
 8002190:	4619      	mov	r1, r3
 8002192:	4812      	ldr	r0, [pc, #72]	@ (80021dc <MX_GPIO_Init+0x178>)
 8002194:	f001 f91a 	bl	80033cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002198:	2340      	movs	r3, #64	@ 0x40
 800219a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800219c:	2300      	movs	r3, #0
 800219e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021a0:	2301      	movs	r3, #1
 80021a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021a4:	f107 0314 	add.w	r3, r7, #20
 80021a8:	4619      	mov	r1, r3
 80021aa:	480c      	ldr	r0, [pc, #48]	@ (80021dc <MX_GPIO_Init+0x178>)
 80021ac:	f001 f90e 	bl	80033cc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80021b0:	2200      	movs	r2, #0
 80021b2:	2100      	movs	r1, #0
 80021b4:	2017      	movs	r0, #23
 80021b6:	f000 fda2 	bl	8002cfe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80021ba:	2017      	movs	r0, #23
 80021bc:	f000 fdb9 	bl	8002d32 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80021c0:	2200      	movs	r2, #0
 80021c2:	2100      	movs	r1, #0
 80021c4:	2028      	movs	r0, #40	@ 0x28
 80021c6:	f000 fd9a 	bl	8002cfe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80021ca:	2028      	movs	r0, #40	@ 0x28
 80021cc:	f000 fdb1 	bl	8002d32 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80021d0:	bf00      	nop
 80021d2:	3728      	adds	r7, #40	@ 0x28
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	40021000 	.word	0x40021000
 80021dc:	48000400 	.word	0x48000400
 80021e0:	48000800 	.word	0x48000800

080021e4 <getEncoderValue>:
 *		void
 *
 */


uint32_t getEncoderValue(){
 80021e4:	b480      	push	{r7}
 80021e6:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim2);
 80021e8:	4b03      	ldr	r3, [pc, #12]	@ (80021f8 <getEncoderValue+0x14>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr
 80021f8:	200002f8 	.word	0x200002f8

080021fc <HAL_GPIO_EXTI_Callback>:
uint8_t getZStop(){
	return zStop;
}

// @User : Stop motor when hit the end stop
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80021fc:	b480      	push	{r7}
 80021fe:	b083      	sub	sp, #12
 8002200:	af00      	add	r7, sp, #0
 8002202:	4603      	mov	r3, r0
 8002204:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_5 || GPIO_Pin == GPIO_PIN_10){
 8002206:	88fb      	ldrh	r3, [r7, #6]
 8002208:	2b20      	cmp	r3, #32
 800220a:	d003      	beq.n	8002214 <HAL_GPIO_EXTI_Callback+0x18>
 800220c:	88fb      	ldrh	r3, [r7, #6]
 800220e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002212:	d10b      	bne.n	800222c <HAL_GPIO_EXTI_Callback+0x30>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8002214:	4b0c      	ldr	r3, [pc, #48]	@ (8002248 <HAL_GPIO_EXTI_Callback+0x4c>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	2200      	movs	r2, #0
 800221a:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 800221c:	4b0a      	ldr	r3, [pc, #40]	@ (8002248 <HAL_GPIO_EXTI_Callback+0x4c>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	2200      	movs	r2, #0
 8002222:	639a      	str	r2, [r3, #56]	@ 0x38
		zStop = 1;
 8002224:	4b09      	ldr	r3, [pc, #36]	@ (800224c <HAL_GPIO_EXTI_Callback+0x50>)
 8002226:	2201      	movs	r2, #1
 8002228:	701a      	strb	r2, [r3, #0]
	else if(GPIO_Pin == GPIO_PIN_13)
	{
		St = 1;
	}

}
 800222a:	e006      	b.n	800223a <HAL_GPIO_EXTI_Callback+0x3e>
	else if(GPIO_Pin == GPIO_PIN_13)
 800222c:	88fb      	ldrh	r3, [r7, #6]
 800222e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002232:	d102      	bne.n	800223a <HAL_GPIO_EXTI_Callback+0x3e>
		St = 1;
 8002234:	4b06      	ldr	r3, [pc, #24]	@ (8002250 <HAL_GPIO_EXTI_Callback+0x54>)
 8002236:	2201      	movs	r2, #1
 8002238:	801a      	strh	r2, [r3, #0]
}
 800223a:	bf00      	nop
 800223c:	370c      	adds	r7, #12
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	2000022c 	.word	0x2000022c
 800224c:	20000a1c 	.word	0x20000a1c
 8002250:	200010b8 	.word	0x200010b8

08002254 <HAL_TIM_PWM_PulseFinishedCallback>:


// @User : Stop timer3 that send data to led
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b082      	sub	sp, #8
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
	if(htim -> Instance == TIM3){
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a05      	ldr	r2, [pc, #20]	@ (8002278 <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d103      	bne.n	800226e <HAL_TIM_PWM_PulseFinishedCallback+0x1a>
		HAL_TIM_PWM_Stop_DMA(&htim3, TIM_CHANNEL_2);
 8002266:	2104      	movs	r1, #4
 8002268:	4804      	ldr	r0, [pc, #16]	@ (800227c <HAL_TIM_PWM_PulseFinishedCallback+0x28>)
 800226a:	f002 fd5d 	bl	8004d28 <HAL_TIM_PWM_Stop_DMA>
	}

}
 800226e:	bf00      	nop
 8002270:	3708      	adds	r7, #8
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	40000400 	.word	0x40000400
 800227c:	200003c4 	.word	0x200003c4

08002280 <HAL_TIM_PeriodElapsedCallback>:

//Callback -> Timer finish
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
	if(htim == &htim5)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	4a1d      	ldr	r2, [pc, #116]	@ (8002300 <HAL_TIM_PeriodElapsedCallback+0x80>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d103      	bne.n	8002298 <HAL_TIM_PeriodElapsedCallback+0x18>
	{
		registerFrame[0x00].U16 = 22881; //send "Ya"
 8002290:	4b1c      	ldr	r3, [pc, #112]	@ (8002304 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8002292:	f645 1261 	movw	r2, #22881	@ 0x5961
 8002296:	801a      	strh	r2, [r3, #0]
	}
	if(htim == &htim4)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	4a1b      	ldr	r2, [pc, #108]	@ (8002308 <HAL_TIM_PeriodElapsedCallback+0x88>)
 800229c:	4293      	cmp	r3, r2
 800229e:	d126      	bne.n	80022ee <HAL_TIM_PeriodElapsedCallback+0x6e>
	{
		qeirawread = getEncoderValue();
 80022a0:	f7ff ffa0 	bl	80021e4 <getEncoderValue>
 80022a4:	4603      	mov	r3, r0
 80022a6:	4a19      	ldr	r2, [pc, #100]	@ (800230c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80022a8:	6013      	str	r3, [r2, #0]
		spd = (qeirawread * 1000) * (60.19/8192);
 80022aa:	4b18      	ldr	r3, [pc, #96]	@ (800230c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80022b2:	fb02 f303 	mul.w	r3, r2, r3
 80022b6:	4618      	mov	r0, r3
 80022b8:	f7fe f8f0 	bl	800049c <__aeabi_ui2d>
 80022bc:	a30e      	add	r3, pc, #56	@ (adr r3, 80022f8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80022be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022c2:	f7fe f965 	bl	8000590 <__aeabi_dmul>
 80022c6:	4602      	mov	r2, r0
 80022c8:	460b      	mov	r3, r1
 80022ca:	4610      	mov	r0, r2
 80022cc:	4619      	mov	r1, r3
 80022ce:	f7fe fb71 	bl	80009b4 <__aeabi_d2uiz>
 80022d2:	4603      	mov	r3, r0
 80022d4:	4a0e      	ldr	r2, [pc, #56]	@ (8002310 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80022d6:	6013      	str	r3, [r2, #0]
		pos += spd;
 80022d8:	4b0e      	ldr	r3, [pc, #56]	@ (8002314 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002310 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4413      	add	r3, r2
 80022e2:	4a0c      	ldr	r2, [pc, #48]	@ (8002314 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80022e4:	6013      	str	r3, [r2, #0]
		__HAL_TIM_SET_COUNTER(&htim2, 0);
 80022e6:	4b0c      	ldr	r3, [pc, #48]	@ (8002318 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	2200      	movs	r2, #0
 80022ec:	625a      	str	r2, [r3, #36]	@ 0x24
//		i+=1;
//		generate_Velocity();

	}

}
 80022ee:	bf00      	nop
 80022f0:	3708      	adds	r7, #8
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	eb851eb8 	.word	0xeb851eb8
 80022fc:	3f7e1851 	.word	0x3f7e1851
 8002300:	2000055c 	.word	0x2000055c
 8002304:	20000efc 	.word	0x20000efc
 8002308:	20000490 	.word	0x20000490
 800230c:	200010e0 	.word	0x200010e0
 8002310:	200010e4 	.word	0x200010e4
 8002314:	200010e8 	.word	0x200010e8
 8002318:	200002f8 	.word	0x200002f8

0800231c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002320:	b672      	cpsid	i
}
 8002322:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002324:	bf00      	nop
 8002326:	e7fd      	b.n	8002324 <Error_Handler+0x8>

08002328 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800232e:	4b0f      	ldr	r3, [pc, #60]	@ (800236c <HAL_MspInit+0x44>)
 8002330:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002332:	4a0e      	ldr	r2, [pc, #56]	@ (800236c <HAL_MspInit+0x44>)
 8002334:	f043 0301 	orr.w	r3, r3, #1
 8002338:	6613      	str	r3, [r2, #96]	@ 0x60
 800233a:	4b0c      	ldr	r3, [pc, #48]	@ (800236c <HAL_MspInit+0x44>)
 800233c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800233e:	f003 0301 	and.w	r3, r3, #1
 8002342:	607b      	str	r3, [r7, #4]
 8002344:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002346:	4b09      	ldr	r3, [pc, #36]	@ (800236c <HAL_MspInit+0x44>)
 8002348:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800234a:	4a08      	ldr	r2, [pc, #32]	@ (800236c <HAL_MspInit+0x44>)
 800234c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002350:	6593      	str	r3, [r2, #88]	@ 0x58
 8002352:	4b06      	ldr	r3, [pc, #24]	@ (800236c <HAL_MspInit+0x44>)
 8002354:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002356:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800235a:	603b      	str	r3, [r7, #0]
 800235c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800235e:	f001 fa8b 	bl	8003878 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002362:	bf00      	nop
 8002364:	3708      	adds	r7, #8
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	40021000 	.word	0x40021000

08002370 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b08e      	sub	sp, #56	@ 0x38
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002378:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800237c:	2200      	movs	r2, #0
 800237e:	601a      	str	r2, [r3, #0]
 8002380:	605a      	str	r2, [r3, #4]
 8002382:	609a      	str	r2, [r3, #8]
 8002384:	60da      	str	r2, [r3, #12]
 8002386:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a61      	ldr	r2, [pc, #388]	@ (8002514 <HAL_TIM_Base_MspInit+0x1a4>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d131      	bne.n	80023f6 <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002392:	4b61      	ldr	r3, [pc, #388]	@ (8002518 <HAL_TIM_Base_MspInit+0x1a8>)
 8002394:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002396:	4a60      	ldr	r2, [pc, #384]	@ (8002518 <HAL_TIM_Base_MspInit+0x1a8>)
 8002398:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800239c:	6613      	str	r3, [r2, #96]	@ 0x60
 800239e:	4b5e      	ldr	r3, [pc, #376]	@ (8002518 <HAL_TIM_Base_MspInit+0x1a8>)
 80023a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80023a6:	623b      	str	r3, [r7, #32]
 80023a8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023aa:	4b5b      	ldr	r3, [pc, #364]	@ (8002518 <HAL_TIM_Base_MspInit+0x1a8>)
 80023ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023ae:	4a5a      	ldr	r2, [pc, #360]	@ (8002518 <HAL_TIM_Base_MspInit+0x1a8>)
 80023b0:	f043 0301 	orr.w	r3, r3, #1
 80023b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023b6:	4b58      	ldr	r3, [pc, #352]	@ (8002518 <HAL_TIM_Base_MspInit+0x1a8>)
 80023b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023ba:	f003 0301 	and.w	r3, r3, #1
 80023be:	61fb      	str	r3, [r7, #28]
 80023c0:	69fb      	ldr	r3, [r7, #28]
    /**TIM1 GPIO Configuration
    PA6     ------> TIM1_BKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80023c2:	2340      	movs	r3, #64	@ 0x40
 80023c4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80023c6:	2312      	movs	r3, #18
 80023c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023ca:	2301      	movs	r3, #1
 80023cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023ce:	2300      	movs	r3, #0
 80023d0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80023d2:	2306      	movs	r3, #6
 80023d4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023da:	4619      	mov	r1, r3
 80023dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023e0:	f000 fff4 	bl	80033cc <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80023e4:	2200      	movs	r2, #0
 80023e6:	2100      	movs	r1, #0
 80023e8:	2019      	movs	r0, #25
 80023ea:	f000 fc88 	bl	8002cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80023ee:	2019      	movs	r0, #25
 80023f0:	f000 fc9f 	bl	8002d32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 80023f4:	e089      	b.n	800250a <HAL_TIM_Base_MspInit+0x19a>
  else if(htim_base->Instance==TIM3)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a48      	ldr	r2, [pc, #288]	@ (800251c <HAL_TIM_Base_MspInit+0x1ac>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d137      	bne.n	8002470 <HAL_TIM_Base_MspInit+0x100>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002400:	4b45      	ldr	r3, [pc, #276]	@ (8002518 <HAL_TIM_Base_MspInit+0x1a8>)
 8002402:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002404:	4a44      	ldr	r2, [pc, #272]	@ (8002518 <HAL_TIM_Base_MspInit+0x1a8>)
 8002406:	f043 0302 	orr.w	r3, r3, #2
 800240a:	6593      	str	r3, [r2, #88]	@ 0x58
 800240c:	4b42      	ldr	r3, [pc, #264]	@ (8002518 <HAL_TIM_Base_MspInit+0x1a8>)
 800240e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002410:	f003 0302 	and.w	r3, r3, #2
 8002414:	61bb      	str	r3, [r7, #24]
 8002416:	69bb      	ldr	r3, [r7, #24]
    hdma_tim3_ch2.Instance = DMA1_Channel3;
 8002418:	4b41      	ldr	r3, [pc, #260]	@ (8002520 <HAL_TIM_Base_MspInit+0x1b0>)
 800241a:	4a42      	ldr	r2, [pc, #264]	@ (8002524 <HAL_TIM_Base_MspInit+0x1b4>)
 800241c:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch2.Init.Request = DMA_REQUEST_TIM3_CH2;
 800241e:	4b40      	ldr	r3, [pc, #256]	@ (8002520 <HAL_TIM_Base_MspInit+0x1b0>)
 8002420:	223e      	movs	r2, #62	@ 0x3e
 8002422:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002424:	4b3e      	ldr	r3, [pc, #248]	@ (8002520 <HAL_TIM_Base_MspInit+0x1b0>)
 8002426:	2210      	movs	r2, #16
 8002428:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 800242a:	4b3d      	ldr	r3, [pc, #244]	@ (8002520 <HAL_TIM_Base_MspInit+0x1b0>)
 800242c:	2200      	movs	r2, #0
 800242e:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8002430:	4b3b      	ldr	r3, [pc, #236]	@ (8002520 <HAL_TIM_Base_MspInit+0x1b0>)
 8002432:	2280      	movs	r2, #128	@ 0x80
 8002434:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002436:	4b3a      	ldr	r3, [pc, #232]	@ (8002520 <HAL_TIM_Base_MspInit+0x1b0>)
 8002438:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800243c:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800243e:	4b38      	ldr	r3, [pc, #224]	@ (8002520 <HAL_TIM_Base_MspInit+0x1b0>)
 8002440:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002444:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch2.Init.Mode = DMA_NORMAL;
 8002446:	4b36      	ldr	r3, [pc, #216]	@ (8002520 <HAL_TIM_Base_MspInit+0x1b0>)
 8002448:	2200      	movs	r2, #0
 800244a:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch2.Init.Priority = DMA_PRIORITY_LOW;
 800244c:	4b34      	ldr	r3, [pc, #208]	@ (8002520 <HAL_TIM_Base_MspInit+0x1b0>)
 800244e:	2200      	movs	r2, #0
 8002450:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch2) != HAL_OK)
 8002452:	4833      	ldr	r0, [pc, #204]	@ (8002520 <HAL_TIM_Base_MspInit+0x1b0>)
 8002454:	f000 fc88 	bl	8002d68 <HAL_DMA_Init>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d001      	beq.n	8002462 <HAL_TIM_Base_MspInit+0xf2>
      Error_Handler();
 800245e:	f7ff ff5d 	bl	800231c <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim3_ch2);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	4a2e      	ldr	r2, [pc, #184]	@ (8002520 <HAL_TIM_Base_MspInit+0x1b0>)
 8002466:	629a      	str	r2, [r3, #40]	@ 0x28
 8002468:	4a2d      	ldr	r2, [pc, #180]	@ (8002520 <HAL_TIM_Base_MspInit+0x1b0>)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6293      	str	r3, [r2, #40]	@ 0x28
}
 800246e:	e04c      	b.n	800250a <HAL_TIM_Base_MspInit+0x19a>
  else if(htim_base->Instance==TIM4)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a2c      	ldr	r2, [pc, #176]	@ (8002528 <HAL_TIM_Base_MspInit+0x1b8>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d114      	bne.n	80024a4 <HAL_TIM_Base_MspInit+0x134>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800247a:	4b27      	ldr	r3, [pc, #156]	@ (8002518 <HAL_TIM_Base_MspInit+0x1a8>)
 800247c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800247e:	4a26      	ldr	r2, [pc, #152]	@ (8002518 <HAL_TIM_Base_MspInit+0x1a8>)
 8002480:	f043 0304 	orr.w	r3, r3, #4
 8002484:	6593      	str	r3, [r2, #88]	@ 0x58
 8002486:	4b24      	ldr	r3, [pc, #144]	@ (8002518 <HAL_TIM_Base_MspInit+0x1a8>)
 8002488:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800248a:	f003 0304 	and.w	r3, r3, #4
 800248e:	617b      	str	r3, [r7, #20]
 8002490:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002492:	2200      	movs	r2, #0
 8002494:	2100      	movs	r1, #0
 8002496:	201e      	movs	r0, #30
 8002498:	f000 fc31 	bl	8002cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800249c:	201e      	movs	r0, #30
 800249e:	f000 fc48 	bl	8002d32 <HAL_NVIC_EnableIRQ>
}
 80024a2:	e032      	b.n	800250a <HAL_TIM_Base_MspInit+0x19a>
  else if(htim_base->Instance==TIM5)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a20      	ldr	r2, [pc, #128]	@ (800252c <HAL_TIM_Base_MspInit+0x1bc>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d114      	bne.n	80024d8 <HAL_TIM_Base_MspInit+0x168>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80024ae:	4b1a      	ldr	r3, [pc, #104]	@ (8002518 <HAL_TIM_Base_MspInit+0x1a8>)
 80024b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024b2:	4a19      	ldr	r2, [pc, #100]	@ (8002518 <HAL_TIM_Base_MspInit+0x1a8>)
 80024b4:	f043 0308 	orr.w	r3, r3, #8
 80024b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80024ba:	4b17      	ldr	r3, [pc, #92]	@ (8002518 <HAL_TIM_Base_MspInit+0x1a8>)
 80024bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024be:	f003 0308 	and.w	r3, r3, #8
 80024c2:	613b      	str	r3, [r7, #16]
 80024c4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80024c6:	2200      	movs	r2, #0
 80024c8:	2100      	movs	r1, #0
 80024ca:	2032      	movs	r0, #50	@ 0x32
 80024cc:	f000 fc17 	bl	8002cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80024d0:	2032      	movs	r0, #50	@ 0x32
 80024d2:	f000 fc2e 	bl	8002d32 <HAL_NVIC_EnableIRQ>
}
 80024d6:	e018      	b.n	800250a <HAL_TIM_Base_MspInit+0x19a>
  else if(htim_base->Instance==TIM16)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a14      	ldr	r2, [pc, #80]	@ (8002530 <HAL_TIM_Base_MspInit+0x1c0>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d113      	bne.n	800250a <HAL_TIM_Base_MspInit+0x19a>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80024e2:	4b0d      	ldr	r3, [pc, #52]	@ (8002518 <HAL_TIM_Base_MspInit+0x1a8>)
 80024e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024e6:	4a0c      	ldr	r2, [pc, #48]	@ (8002518 <HAL_TIM_Base_MspInit+0x1a8>)
 80024e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024ec:	6613      	str	r3, [r2, #96]	@ 0x60
 80024ee:	4b0a      	ldr	r3, [pc, #40]	@ (8002518 <HAL_TIM_Base_MspInit+0x1a8>)
 80024f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024f6:	60fb      	str	r3, [r7, #12]
 80024f8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80024fa:	2200      	movs	r2, #0
 80024fc:	2100      	movs	r1, #0
 80024fe:	2019      	movs	r0, #25
 8002500:	f000 fbfd 	bl	8002cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002504:	2019      	movs	r0, #25
 8002506:	f000 fc14 	bl	8002d32 <HAL_NVIC_EnableIRQ>
}
 800250a:	bf00      	nop
 800250c:	3738      	adds	r7, #56	@ 0x38
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	40012c00 	.word	0x40012c00
 8002518:	40021000 	.word	0x40021000
 800251c:	40000400 	.word	0x40000400
 8002520:	200006f4 	.word	0x200006f4
 8002524:	40020030 	.word	0x40020030
 8002528:	40000800 	.word	0x40000800
 800252c:	40000c00 	.word	0x40000c00
 8002530:	40014400 	.word	0x40014400

08002534 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b08a      	sub	sp, #40	@ 0x28
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800253c:	f107 0314 	add.w	r3, r7, #20
 8002540:	2200      	movs	r2, #0
 8002542:	601a      	str	r2, [r3, #0]
 8002544:	605a      	str	r2, [r3, #4]
 8002546:	609a      	str	r2, [r3, #8]
 8002548:	60da      	str	r2, [r3, #12]
 800254a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002554:	d128      	bne.n	80025a8 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002556:	4b16      	ldr	r3, [pc, #88]	@ (80025b0 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002558:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800255a:	4a15      	ldr	r2, [pc, #84]	@ (80025b0 <HAL_TIM_Encoder_MspInit+0x7c>)
 800255c:	f043 0301 	orr.w	r3, r3, #1
 8002560:	6593      	str	r3, [r2, #88]	@ 0x58
 8002562:	4b13      	ldr	r3, [pc, #76]	@ (80025b0 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002564:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002566:	f003 0301 	and.w	r3, r3, #1
 800256a:	613b      	str	r3, [r7, #16]
 800256c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800256e:	4b10      	ldr	r3, [pc, #64]	@ (80025b0 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002570:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002572:	4a0f      	ldr	r2, [pc, #60]	@ (80025b0 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002574:	f043 0301 	orr.w	r3, r3, #1
 8002578:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800257a:	4b0d      	ldr	r3, [pc, #52]	@ (80025b0 <HAL_TIM_Encoder_MspInit+0x7c>)
 800257c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800257e:	f003 0301 	and.w	r3, r3, #1
 8002582:	60fb      	str	r3, [r7, #12]
 8002584:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 8002586:	2322      	movs	r3, #34	@ 0x22
 8002588:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800258a:	2302      	movs	r3, #2
 800258c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800258e:	2300      	movs	r3, #0
 8002590:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002592:	2300      	movs	r3, #0
 8002594:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002596:	2301      	movs	r3, #1
 8002598:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800259a:	f107 0314 	add.w	r3, r7, #20
 800259e:	4619      	mov	r1, r3
 80025a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80025a4:	f000 ff12 	bl	80033cc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80025a8:	bf00      	nop
 80025aa:	3728      	adds	r7, #40	@ 0x28
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	40021000 	.word	0x40021000

080025b4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b08a      	sub	sp, #40	@ 0x28
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025bc:	f107 0314 	add.w	r3, r7, #20
 80025c0:	2200      	movs	r2, #0
 80025c2:	601a      	str	r2, [r3, #0]
 80025c4:	605a      	str	r2, [r3, #4]
 80025c6:	609a      	str	r2, [r3, #8]
 80025c8:	60da      	str	r2, [r3, #12]
 80025ca:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a23      	ldr	r2, [pc, #140]	@ (8002660 <HAL_TIM_MspPostInit+0xac>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d11e      	bne.n	8002614 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025d6:	4b23      	ldr	r3, [pc, #140]	@ (8002664 <HAL_TIM_MspPostInit+0xb0>)
 80025d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025da:	4a22      	ldr	r2, [pc, #136]	@ (8002664 <HAL_TIM_MspPostInit+0xb0>)
 80025dc:	f043 0301 	orr.w	r3, r3, #1
 80025e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80025e2:	4b20      	ldr	r3, [pc, #128]	@ (8002664 <HAL_TIM_MspPostInit+0xb0>)
 80025e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025e6:	f003 0301 	and.w	r3, r3, #1
 80025ea:	613b      	str	r3, [r7, #16]
 80025ec:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80025ee:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80025f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025f4:	2302      	movs	r3, #2
 80025f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f8:	2300      	movs	r3, #0
 80025fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025fc:	2300      	movs	r3, #0
 80025fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002600:	2306      	movs	r3, #6
 8002602:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002604:	f107 0314 	add.w	r3, r7, #20
 8002608:	4619      	mov	r1, r3
 800260a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800260e:	f000 fedd 	bl	80033cc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002612:	e021      	b.n	8002658 <HAL_TIM_MspPostInit+0xa4>
  else if(htim->Instance==TIM3)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a13      	ldr	r2, [pc, #76]	@ (8002668 <HAL_TIM_MspPostInit+0xb4>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d11c      	bne.n	8002658 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800261e:	4b11      	ldr	r3, [pc, #68]	@ (8002664 <HAL_TIM_MspPostInit+0xb0>)
 8002620:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002622:	4a10      	ldr	r2, [pc, #64]	@ (8002664 <HAL_TIM_MspPostInit+0xb0>)
 8002624:	f043 0301 	orr.w	r3, r3, #1
 8002628:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800262a:	4b0e      	ldr	r3, [pc, #56]	@ (8002664 <HAL_TIM_MspPostInit+0xb0>)
 800262c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800262e:	f003 0301 	and.w	r3, r3, #1
 8002632:	60fb      	str	r3, [r7, #12]
 8002634:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002636:	2310      	movs	r3, #16
 8002638:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800263a:	2302      	movs	r3, #2
 800263c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800263e:	2300      	movs	r3, #0
 8002640:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002642:	2300      	movs	r3, #0
 8002644:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002646:	2302      	movs	r3, #2
 8002648:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800264a:	f107 0314 	add.w	r3, r7, #20
 800264e:	4619      	mov	r1, r3
 8002650:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002654:	f000 feba 	bl	80033cc <HAL_GPIO_Init>
}
 8002658:	bf00      	nop
 800265a:	3728      	adds	r7, #40	@ 0x28
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}
 8002660:	40012c00 	.word	0x40012c00
 8002664:	40021000 	.word	0x40021000
 8002668:	40000400 	.word	0x40000400

0800266c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b0a0      	sub	sp, #128	@ 0x80
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002674:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002678:	2200      	movs	r2, #0
 800267a:	601a      	str	r2, [r3, #0]
 800267c:	605a      	str	r2, [r3, #4]
 800267e:	609a      	str	r2, [r3, #8]
 8002680:	60da      	str	r2, [r3, #12]
 8002682:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002684:	f107 0318 	add.w	r3, r7, #24
 8002688:	2254      	movs	r2, #84	@ 0x54
 800268a:	2100      	movs	r1, #0
 800268c:	4618      	mov	r0, r3
 800268e:	f006 fab1 	bl	8008bf4 <memset>
  if(huart->Instance==USART1)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a80      	ldr	r2, [pc, #512]	@ (8002898 <HAL_UART_MspInit+0x22c>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d161      	bne.n	8002760 <HAL_UART_MspInit+0xf4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800269c:	2301      	movs	r3, #1
 800269e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80026a0:	2300      	movs	r3, #0
 80026a2:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80026a4:	f107 0318 	add.w	r3, r7, #24
 80026a8:	4618      	mov	r0, r3
 80026aa:	f001 fe23 	bl	80042f4 <HAL_RCCEx_PeriphCLKConfig>
 80026ae:	4603      	mov	r3, r0
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d001      	beq.n	80026b8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80026b4:	f7ff fe32 	bl	800231c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80026b8:	4b78      	ldr	r3, [pc, #480]	@ (800289c <HAL_UART_MspInit+0x230>)
 80026ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026bc:	4a77      	ldr	r2, [pc, #476]	@ (800289c <HAL_UART_MspInit+0x230>)
 80026be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026c2:	6613      	str	r3, [r2, #96]	@ 0x60
 80026c4:	4b75      	ldr	r3, [pc, #468]	@ (800289c <HAL_UART_MspInit+0x230>)
 80026c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026cc:	617b      	str	r3, [r7, #20]
 80026ce:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80026d0:	4b72      	ldr	r3, [pc, #456]	@ (800289c <HAL_UART_MspInit+0x230>)
 80026d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026d4:	4a71      	ldr	r2, [pc, #452]	@ (800289c <HAL_UART_MspInit+0x230>)
 80026d6:	f043 0304 	orr.w	r3, r3, #4
 80026da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026dc:	4b6f      	ldr	r3, [pc, #444]	@ (800289c <HAL_UART_MspInit+0x230>)
 80026de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026e0:	f003 0304 	and.w	r3, r3, #4
 80026e4:	613b      	str	r3, [r7, #16]
 80026e6:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80026e8:	2330      	movs	r3, #48	@ 0x30
 80026ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ec:	2302      	movs	r3, #2
 80026ee:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f0:	2300      	movs	r3, #0
 80026f2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026f4:	2300      	movs	r3, #0
 80026f6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80026f8:	2307      	movs	r3, #7
 80026fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026fc:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002700:	4619      	mov	r1, r3
 8002702:	4867      	ldr	r0, [pc, #412]	@ (80028a0 <HAL_UART_MspInit+0x234>)
 8002704:	f000 fe62 	bl	80033cc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Channel2;
 8002708:	4b66      	ldr	r3, [pc, #408]	@ (80028a4 <HAL_UART_MspInit+0x238>)
 800270a:	4a67      	ldr	r2, [pc, #412]	@ (80028a8 <HAL_UART_MspInit+0x23c>)
 800270c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 800270e:	4b65      	ldr	r3, [pc, #404]	@ (80028a4 <HAL_UART_MspInit+0x238>)
 8002710:	2218      	movs	r2, #24
 8002712:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002714:	4b63      	ldr	r3, [pc, #396]	@ (80028a4 <HAL_UART_MspInit+0x238>)
 8002716:	2200      	movs	r2, #0
 8002718:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800271a:	4b62      	ldr	r3, [pc, #392]	@ (80028a4 <HAL_UART_MspInit+0x238>)
 800271c:	2200      	movs	r2, #0
 800271e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002720:	4b60      	ldr	r3, [pc, #384]	@ (80028a4 <HAL_UART_MspInit+0x238>)
 8002722:	2280      	movs	r2, #128	@ 0x80
 8002724:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002726:	4b5f      	ldr	r3, [pc, #380]	@ (80028a4 <HAL_UART_MspInit+0x238>)
 8002728:	2200      	movs	r2, #0
 800272a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800272c:	4b5d      	ldr	r3, [pc, #372]	@ (80028a4 <HAL_UART_MspInit+0x238>)
 800272e:	2200      	movs	r2, #0
 8002730:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002732:	4b5c      	ldr	r3, [pc, #368]	@ (80028a4 <HAL_UART_MspInit+0x238>)
 8002734:	2220      	movs	r2, #32
 8002736:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002738:	4b5a      	ldr	r3, [pc, #360]	@ (80028a4 <HAL_UART_MspInit+0x238>)
 800273a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800273e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002740:	4858      	ldr	r0, [pc, #352]	@ (80028a4 <HAL_UART_MspInit+0x238>)
 8002742:	f000 fb11 	bl	8002d68 <HAL_DMA_Init>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	d001      	beq.n	8002750 <HAL_UART_MspInit+0xe4>
    {
      Error_Handler();
 800274c:	f7ff fde6 	bl	800231c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	4a54      	ldr	r2, [pc, #336]	@ (80028a4 <HAL_UART_MspInit+0x238>)
 8002754:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002758:	4a52      	ldr	r2, [pc, #328]	@ (80028a4 <HAL_UART_MspInit+0x238>)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6293      	str	r3, [r2, #40]	@ 0x28
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800275e:	e097      	b.n	8002890 <HAL_UART_MspInit+0x224>
  else if(huart->Instance==USART2)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a51      	ldr	r2, [pc, #324]	@ (80028ac <HAL_UART_MspInit+0x240>)
 8002766:	4293      	cmp	r3, r2
 8002768:	f040 8092 	bne.w	8002890 <HAL_UART_MspInit+0x224>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800276c:	2302      	movs	r3, #2
 800276e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002770:	2300      	movs	r3, #0
 8002772:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002774:	f107 0318 	add.w	r3, r7, #24
 8002778:	4618      	mov	r0, r3
 800277a:	f001 fdbb 	bl	80042f4 <HAL_RCCEx_PeriphCLKConfig>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	d001      	beq.n	8002788 <HAL_UART_MspInit+0x11c>
      Error_Handler();
 8002784:	f7ff fdca 	bl	800231c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002788:	4b44      	ldr	r3, [pc, #272]	@ (800289c <HAL_UART_MspInit+0x230>)
 800278a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800278c:	4a43      	ldr	r2, [pc, #268]	@ (800289c <HAL_UART_MspInit+0x230>)
 800278e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002792:	6593      	str	r3, [r2, #88]	@ 0x58
 8002794:	4b41      	ldr	r3, [pc, #260]	@ (800289c <HAL_UART_MspInit+0x230>)
 8002796:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002798:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800279c:	60fb      	str	r3, [r7, #12]
 800279e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027a0:	4b3e      	ldr	r3, [pc, #248]	@ (800289c <HAL_UART_MspInit+0x230>)
 80027a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027a4:	4a3d      	ldr	r2, [pc, #244]	@ (800289c <HAL_UART_MspInit+0x230>)
 80027a6:	f043 0301 	orr.w	r3, r3, #1
 80027aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80027ac:	4b3b      	ldr	r3, [pc, #236]	@ (800289c <HAL_UART_MspInit+0x230>)
 80027ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027b0:	f003 0301 	and.w	r3, r3, #1
 80027b4:	60bb      	str	r3, [r7, #8]
 80027b6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80027b8:	230c      	movs	r3, #12
 80027ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027bc:	2302      	movs	r3, #2
 80027be:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c0:	2300      	movs	r3, #0
 80027c2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027c4:	2300      	movs	r3, #0
 80027c6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80027c8:	2307      	movs	r3, #7
 80027ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027cc:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80027d0:	4619      	mov	r1, r3
 80027d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80027d6:	f000 fdf9 	bl	80033cc <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel2;
 80027da:	4b35      	ldr	r3, [pc, #212]	@ (80028b0 <HAL_UART_MspInit+0x244>)
 80027dc:	4a35      	ldr	r2, [pc, #212]	@ (80028b4 <HAL_UART_MspInit+0x248>)
 80027de:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80027e0:	4b33      	ldr	r3, [pc, #204]	@ (80028b0 <HAL_UART_MspInit+0x244>)
 80027e2:	221a      	movs	r2, #26
 80027e4:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80027e6:	4b32      	ldr	r3, [pc, #200]	@ (80028b0 <HAL_UART_MspInit+0x244>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80027ec:	4b30      	ldr	r3, [pc, #192]	@ (80028b0 <HAL_UART_MspInit+0x244>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80027f2:	4b2f      	ldr	r3, [pc, #188]	@ (80028b0 <HAL_UART_MspInit+0x244>)
 80027f4:	2280      	movs	r2, #128	@ 0x80
 80027f6:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80027f8:	4b2d      	ldr	r3, [pc, #180]	@ (80028b0 <HAL_UART_MspInit+0x244>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80027fe:	4b2c      	ldr	r3, [pc, #176]	@ (80028b0 <HAL_UART_MspInit+0x244>)
 8002800:	2200      	movs	r2, #0
 8002802:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002804:	4b2a      	ldr	r3, [pc, #168]	@ (80028b0 <HAL_UART_MspInit+0x244>)
 8002806:	2200      	movs	r2, #0
 8002808:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800280a:	4b29      	ldr	r3, [pc, #164]	@ (80028b0 <HAL_UART_MspInit+0x244>)
 800280c:	2200      	movs	r2, #0
 800280e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002810:	4827      	ldr	r0, [pc, #156]	@ (80028b0 <HAL_UART_MspInit+0x244>)
 8002812:	f000 faa9 	bl	8002d68 <HAL_DMA_Init>
 8002816:	4603      	mov	r3, r0
 8002818:	2b00      	cmp	r3, #0
 800281a:	d001      	beq.n	8002820 <HAL_UART_MspInit+0x1b4>
      Error_Handler();
 800281c:	f7ff fd7e 	bl	800231c <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	4a23      	ldr	r2, [pc, #140]	@ (80028b0 <HAL_UART_MspInit+0x244>)
 8002824:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002828:	4a21      	ldr	r2, [pc, #132]	@ (80028b0 <HAL_UART_MspInit+0x244>)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_usart2_tx.Instance = DMA1_Channel1;
 800282e:	4b22      	ldr	r3, [pc, #136]	@ (80028b8 <HAL_UART_MspInit+0x24c>)
 8002830:	4a22      	ldr	r2, [pc, #136]	@ (80028bc <HAL_UART_MspInit+0x250>)
 8002832:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8002834:	4b20      	ldr	r3, [pc, #128]	@ (80028b8 <HAL_UART_MspInit+0x24c>)
 8002836:	221b      	movs	r2, #27
 8002838:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800283a:	4b1f      	ldr	r3, [pc, #124]	@ (80028b8 <HAL_UART_MspInit+0x24c>)
 800283c:	2210      	movs	r2, #16
 800283e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002840:	4b1d      	ldr	r3, [pc, #116]	@ (80028b8 <HAL_UART_MspInit+0x24c>)
 8002842:	2200      	movs	r2, #0
 8002844:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002846:	4b1c      	ldr	r3, [pc, #112]	@ (80028b8 <HAL_UART_MspInit+0x24c>)
 8002848:	2280      	movs	r2, #128	@ 0x80
 800284a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800284c:	4b1a      	ldr	r3, [pc, #104]	@ (80028b8 <HAL_UART_MspInit+0x24c>)
 800284e:	2200      	movs	r2, #0
 8002850:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002852:	4b19      	ldr	r3, [pc, #100]	@ (80028b8 <HAL_UART_MspInit+0x24c>)
 8002854:	2200      	movs	r2, #0
 8002856:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002858:	4b17      	ldr	r3, [pc, #92]	@ (80028b8 <HAL_UART_MspInit+0x24c>)
 800285a:	2200      	movs	r2, #0
 800285c:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800285e:	4b16      	ldr	r3, [pc, #88]	@ (80028b8 <HAL_UART_MspInit+0x24c>)
 8002860:	2200      	movs	r2, #0
 8002862:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002864:	4814      	ldr	r0, [pc, #80]	@ (80028b8 <HAL_UART_MspInit+0x24c>)
 8002866:	f000 fa7f 	bl	8002d68 <HAL_DMA_Init>
 800286a:	4603      	mov	r3, r0
 800286c:	2b00      	cmp	r3, #0
 800286e:	d001      	beq.n	8002874 <HAL_UART_MspInit+0x208>
      Error_Handler();
 8002870:	f7ff fd54 	bl	800231c <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	4a10      	ldr	r2, [pc, #64]	@ (80028b8 <HAL_UART_MspInit+0x24c>)
 8002878:	67da      	str	r2, [r3, #124]	@ 0x7c
 800287a:	4a0f      	ldr	r2, [pc, #60]	@ (80028b8 <HAL_UART_MspInit+0x24c>)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002880:	2200      	movs	r2, #0
 8002882:	2100      	movs	r1, #0
 8002884:	2026      	movs	r0, #38	@ 0x26
 8002886:	f000 fa3a 	bl	8002cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800288a:	2026      	movs	r0, #38	@ 0x26
 800288c:	f000 fa51 	bl	8002d32 <HAL_NVIC_EnableIRQ>
}
 8002890:	bf00      	nop
 8002892:	3780      	adds	r7, #128	@ 0x80
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}
 8002898:	40013800 	.word	0x40013800
 800289c:	40021000 	.word	0x40021000
 80028a0:	48000800 	.word	0x48000800
 80028a4:	200008ec 	.word	0x200008ec
 80028a8:	4002041c 	.word	0x4002041c
 80028ac:	40004400 	.word	0x40004400
 80028b0:	2000094c 	.word	0x2000094c
 80028b4:	4002001c 	.word	0x4002001c
 80028b8:	200009ac 	.word	0x200009ac
 80028bc:	40020008 	.word	0x40020008

080028c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80028c0:	b480      	push	{r7}
 80028c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80028c4:	bf00      	nop
 80028c6:	e7fd      	b.n	80028c4 <NMI_Handler+0x4>

080028c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80028c8:	b480      	push	{r7}
 80028ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028cc:	bf00      	nop
 80028ce:	e7fd      	b.n	80028cc <HardFault_Handler+0x4>

080028d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80028d0:	b480      	push	{r7}
 80028d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80028d4:	bf00      	nop
 80028d6:	e7fd      	b.n	80028d4 <MemManage_Handler+0x4>

080028d8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80028d8:	b480      	push	{r7}
 80028da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028dc:	bf00      	nop
 80028de:	e7fd      	b.n	80028dc <BusFault_Handler+0x4>

080028e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028e0:	b480      	push	{r7}
 80028e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028e4:	bf00      	nop
 80028e6:	e7fd      	b.n	80028e4 <UsageFault_Handler+0x4>

080028e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028e8:	b480      	push	{r7}
 80028ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028ec:	bf00      	nop
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr

080028f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028f6:	b480      	push	{r7}
 80028f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80028fa:	bf00      	nop
 80028fc:	46bd      	mov	sp, r7
 80028fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002902:	4770      	bx	lr

08002904 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002904:	b480      	push	{r7}
 8002906:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002908:	bf00      	nop
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr

08002912 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002912:	b580      	push	{r7, lr}
 8002914:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002916:	f000 f8f9 	bl	8002b0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800291a:	bf00      	nop
 800291c:	bd80      	pop	{r7, pc}
	...

08002920 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002924:	4802      	ldr	r0, [pc, #8]	@ (8002930 <DMA1_Channel1_IRQHandler+0x10>)
 8002926:	f000 fc02 	bl	800312e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800292a:	bf00      	nop
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	200009ac 	.word	0x200009ac

08002934 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002938:	4802      	ldr	r0, [pc, #8]	@ (8002944 <DMA1_Channel2_IRQHandler+0x10>)
 800293a:	f000 fbf8 	bl	800312e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800293e:	bf00      	nop
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	2000094c 	.word	0x2000094c

08002948 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch2);
 800294c:	4802      	ldr	r0, [pc, #8]	@ (8002958 <DMA1_Channel3_IRQHandler+0x10>)
 800294e:	f000 fbee 	bl	800312e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002952:	bf00      	nop
 8002954:	bd80      	pop	{r7, pc}
 8002956:	bf00      	nop
 8002958:	200006f4 	.word	0x200006f4

0800295c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8002960:	2020      	movs	r0, #32
 8002962:	f000 fecd 	bl	8003700 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002966:	bf00      	nop
 8002968:	bd80      	pop	{r7, pc}
	...

0800296c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002970:	4803      	ldr	r0, [pc, #12]	@ (8002980 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8002972:	f002 fd0f 	bl	8005394 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 8002976:	4803      	ldr	r0, [pc, #12]	@ (8002984 <TIM1_UP_TIM16_IRQHandler+0x18>)
 8002978:	f002 fd0c 	bl	8005394 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800297c:	bf00      	nop
 800297e:	bd80      	pop	{r7, pc}
 8002980:	2000022c 	.word	0x2000022c
 8002984:	20000628 	.word	0x20000628

08002988 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800298c:	4802      	ldr	r0, [pc, #8]	@ (8002998 <TIM4_IRQHandler+0x10>)
 800298e:	f002 fd01 	bl	8005394 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002992:	bf00      	nop
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	20000490 	.word	0x20000490

0800299c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80029a0:	4802      	ldr	r0, [pc, #8]	@ (80029ac <USART2_IRQHandler+0x10>)
 80029a2:	f004 fbe3 	bl	800716c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80029a6:	bf00      	nop
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	20000820 	.word	0x20000820

080029b0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80029b4:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80029b8:	f000 fea2 	bl	8003700 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80029bc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80029c0:	f000 fe9e 	bl	8003700 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80029c4:	bf00      	nop
 80029c6:	bd80      	pop	{r7, pc}

080029c8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80029cc:	4802      	ldr	r0, [pc, #8]	@ (80029d8 <TIM5_IRQHandler+0x10>)
 80029ce:	f002 fce1 	bl	8005394 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80029d2:	bf00      	nop
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	2000055c 	.word	0x2000055c

080029dc <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80029e0:	4802      	ldr	r0, [pc, #8]	@ (80029ec <DMA2_Channel2_IRQHandler+0x10>)
 80029e2:	f000 fba4 	bl	800312e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 80029e6:	bf00      	nop
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	200008ec 	.word	0x200008ec

080029f0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80029f0:	b480      	push	{r7}
 80029f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80029f4:	4b06      	ldr	r3, [pc, #24]	@ (8002a10 <SystemInit+0x20>)
 80029f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029fa:	4a05      	ldr	r2, [pc, #20]	@ (8002a10 <SystemInit+0x20>)
 80029fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002a00:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a04:	bf00      	nop
 8002a06:	46bd      	mov	sp, r7
 8002a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0c:	4770      	bx	lr
 8002a0e:	bf00      	nop
 8002a10:	e000ed00 	.word	0xe000ed00

08002a14 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002a14:	480d      	ldr	r0, [pc, #52]	@ (8002a4c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002a16:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002a18:	f7ff ffea 	bl	80029f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a1c:	480c      	ldr	r0, [pc, #48]	@ (8002a50 <LoopForever+0x6>)
  ldr r1, =_edata
 8002a1e:	490d      	ldr	r1, [pc, #52]	@ (8002a54 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002a20:	4a0d      	ldr	r2, [pc, #52]	@ (8002a58 <LoopForever+0xe>)
  movs r3, #0
 8002a22:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002a24:	e002      	b.n	8002a2c <LoopCopyDataInit>

08002a26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a2a:	3304      	adds	r3, #4

08002a2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a30:	d3f9      	bcc.n	8002a26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a32:	4a0a      	ldr	r2, [pc, #40]	@ (8002a5c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002a34:	4c0a      	ldr	r4, [pc, #40]	@ (8002a60 <LoopForever+0x16>)
  movs r3, #0
 8002a36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a38:	e001      	b.n	8002a3e <LoopFillZerobss>

08002a3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a3c:	3204      	adds	r2, #4

08002a3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a40:	d3fb      	bcc.n	8002a3a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002a42:	f006 f8df 	bl	8008c04 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002a46:	f7fe fcd3 	bl	80013f0 <main>

08002a4a <LoopForever>:

LoopForever:
    b LoopForever
 8002a4a:	e7fe      	b.n	8002a4a <LoopForever>
  ldr   r0, =_estack
 8002a4c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002a50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a54:	2000020c 	.word	0x2000020c
  ldr r2, =_sidata
 8002a58:	08008cd0 	.word	0x08008cd0
  ldr r2, =_sbss
 8002a5c:	2000020c 	.word	0x2000020c
  ldr r4, =_ebss
 8002a60:	200010f4 	.word	0x200010f4

08002a64 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002a64:	e7fe      	b.n	8002a64 <ADC1_2_IRQHandler>

08002a66 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a66:	b580      	push	{r7, lr}
 8002a68:	b082      	sub	sp, #8
 8002a6a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a70:	2003      	movs	r0, #3
 8002a72:	f000 f939 	bl	8002ce8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002a76:	2000      	movs	r0, #0
 8002a78:	f000 f80e 	bl	8002a98 <HAL_InitTick>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d002      	beq.n	8002a88 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	71fb      	strb	r3, [r7, #7]
 8002a86:	e001      	b.n	8002a8c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002a88:	f7ff fc4e 	bl	8002328 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002a8c:	79fb      	ldrb	r3, [r7, #7]

}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3708      	adds	r7, #8
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
	...

08002a98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b084      	sub	sp, #16
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002aa4:	4b16      	ldr	r3, [pc, #88]	@ (8002b00 <HAL_InitTick+0x68>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d022      	beq.n	8002af2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002aac:	4b15      	ldr	r3, [pc, #84]	@ (8002b04 <HAL_InitTick+0x6c>)
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	4b13      	ldr	r3, [pc, #76]	@ (8002b00 <HAL_InitTick+0x68>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002ab8:	fbb1 f3f3 	udiv	r3, r1, r3
 8002abc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f000 f944 	bl	8002d4e <HAL_SYSTICK_Config>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d10f      	bne.n	8002aec <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2b0f      	cmp	r3, #15
 8002ad0:	d809      	bhi.n	8002ae6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	6879      	ldr	r1, [r7, #4]
 8002ad6:	f04f 30ff 	mov.w	r0, #4294967295
 8002ada:	f000 f910 	bl	8002cfe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002ade:	4a0a      	ldr	r2, [pc, #40]	@ (8002b08 <HAL_InitTick+0x70>)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6013      	str	r3, [r2, #0]
 8002ae4:	e007      	b.n	8002af6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	73fb      	strb	r3, [r7, #15]
 8002aea:	e004      	b.n	8002af6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002aec:	2301      	movs	r3, #1
 8002aee:	73fb      	strb	r3, [r7, #15]
 8002af0:	e001      	b.n	8002af6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002af6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	3710      	adds	r7, #16
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	20000208 	.word	0x20000208
 8002b04:	20000200 	.word	0x20000200
 8002b08:	20000204 	.word	0x20000204

08002b0c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b10:	4b05      	ldr	r3, [pc, #20]	@ (8002b28 <HAL_IncTick+0x1c>)
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	4b05      	ldr	r3, [pc, #20]	@ (8002b2c <HAL_IncTick+0x20>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4413      	add	r3, r2
 8002b1a:	4a03      	ldr	r2, [pc, #12]	@ (8002b28 <HAL_IncTick+0x1c>)
 8002b1c:	6013      	str	r3, [r2, #0]
}
 8002b1e:	bf00      	nop
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr
 8002b28:	200010f0 	.word	0x200010f0
 8002b2c:	20000208 	.word	0x20000208

08002b30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b30:	b480      	push	{r7}
 8002b32:	af00      	add	r7, sp, #0
  return uwTick;
 8002b34:	4b03      	ldr	r3, [pc, #12]	@ (8002b44 <HAL_GetTick+0x14>)
 8002b36:	681b      	ldr	r3, [r3, #0]
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr
 8002b42:	bf00      	nop
 8002b44:	200010f0 	.word	0x200010f0

08002b48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b085      	sub	sp, #20
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	f003 0307 	and.w	r3, r3, #7
 8002b56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b58:	4b0c      	ldr	r3, [pc, #48]	@ (8002b8c <__NVIC_SetPriorityGrouping+0x44>)
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b5e:	68ba      	ldr	r2, [r7, #8]
 8002b60:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002b64:	4013      	ands	r3, r2
 8002b66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b70:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002b74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b7a:	4a04      	ldr	r2, [pc, #16]	@ (8002b8c <__NVIC_SetPriorityGrouping+0x44>)
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	60d3      	str	r3, [r2, #12]
}
 8002b80:	bf00      	nop
 8002b82:	3714      	adds	r7, #20
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr
 8002b8c:	e000ed00 	.word	0xe000ed00

08002b90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b90:	b480      	push	{r7}
 8002b92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b94:	4b04      	ldr	r3, [pc, #16]	@ (8002ba8 <__NVIC_GetPriorityGrouping+0x18>)
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	0a1b      	lsrs	r3, r3, #8
 8002b9a:	f003 0307 	and.w	r3, r3, #7
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba6:	4770      	bx	lr
 8002ba8:	e000ed00 	.word	0xe000ed00

08002bac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b083      	sub	sp, #12
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	db0b      	blt.n	8002bd6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002bbe:	79fb      	ldrb	r3, [r7, #7]
 8002bc0:	f003 021f 	and.w	r2, r3, #31
 8002bc4:	4907      	ldr	r1, [pc, #28]	@ (8002be4 <__NVIC_EnableIRQ+0x38>)
 8002bc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bca:	095b      	lsrs	r3, r3, #5
 8002bcc:	2001      	movs	r0, #1
 8002bce:	fa00 f202 	lsl.w	r2, r0, r2
 8002bd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002bd6:	bf00      	nop
 8002bd8:	370c      	adds	r7, #12
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr
 8002be2:	bf00      	nop
 8002be4:	e000e100 	.word	0xe000e100

08002be8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b083      	sub	sp, #12
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	4603      	mov	r3, r0
 8002bf0:	6039      	str	r1, [r7, #0]
 8002bf2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	db0a      	blt.n	8002c12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	b2da      	uxtb	r2, r3
 8002c00:	490c      	ldr	r1, [pc, #48]	@ (8002c34 <__NVIC_SetPriority+0x4c>)
 8002c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c06:	0112      	lsls	r2, r2, #4
 8002c08:	b2d2      	uxtb	r2, r2
 8002c0a:	440b      	add	r3, r1
 8002c0c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c10:	e00a      	b.n	8002c28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	b2da      	uxtb	r2, r3
 8002c16:	4908      	ldr	r1, [pc, #32]	@ (8002c38 <__NVIC_SetPriority+0x50>)
 8002c18:	79fb      	ldrb	r3, [r7, #7]
 8002c1a:	f003 030f 	and.w	r3, r3, #15
 8002c1e:	3b04      	subs	r3, #4
 8002c20:	0112      	lsls	r2, r2, #4
 8002c22:	b2d2      	uxtb	r2, r2
 8002c24:	440b      	add	r3, r1
 8002c26:	761a      	strb	r2, [r3, #24]
}
 8002c28:	bf00      	nop
 8002c2a:	370c      	adds	r7, #12
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c32:	4770      	bx	lr
 8002c34:	e000e100 	.word	0xe000e100
 8002c38:	e000ed00 	.word	0xe000ed00

08002c3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b089      	sub	sp, #36	@ 0x24
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	60f8      	str	r0, [r7, #12]
 8002c44:	60b9      	str	r1, [r7, #8]
 8002c46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	f003 0307 	and.w	r3, r3, #7
 8002c4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c50:	69fb      	ldr	r3, [r7, #28]
 8002c52:	f1c3 0307 	rsb	r3, r3, #7
 8002c56:	2b04      	cmp	r3, #4
 8002c58:	bf28      	it	cs
 8002c5a:	2304      	movcs	r3, #4
 8002c5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c5e:	69fb      	ldr	r3, [r7, #28]
 8002c60:	3304      	adds	r3, #4
 8002c62:	2b06      	cmp	r3, #6
 8002c64:	d902      	bls.n	8002c6c <NVIC_EncodePriority+0x30>
 8002c66:	69fb      	ldr	r3, [r7, #28]
 8002c68:	3b03      	subs	r3, #3
 8002c6a:	e000      	b.n	8002c6e <NVIC_EncodePriority+0x32>
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c70:	f04f 32ff 	mov.w	r2, #4294967295
 8002c74:	69bb      	ldr	r3, [r7, #24]
 8002c76:	fa02 f303 	lsl.w	r3, r2, r3
 8002c7a:	43da      	mvns	r2, r3
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	401a      	ands	r2, r3
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c84:	f04f 31ff 	mov.w	r1, #4294967295
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c8e:	43d9      	mvns	r1, r3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c94:	4313      	orrs	r3, r2
         );
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	3724      	adds	r7, #36	@ 0x24
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr
	...

08002ca4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b082      	sub	sp, #8
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	3b01      	subs	r3, #1
 8002cb0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002cb4:	d301      	bcc.n	8002cba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e00f      	b.n	8002cda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cba:	4a0a      	ldr	r2, [pc, #40]	@ (8002ce4 <SysTick_Config+0x40>)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	3b01      	subs	r3, #1
 8002cc0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002cc2:	210f      	movs	r1, #15
 8002cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8002cc8:	f7ff ff8e 	bl	8002be8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ccc:	4b05      	ldr	r3, [pc, #20]	@ (8002ce4 <SysTick_Config+0x40>)
 8002cce:	2200      	movs	r2, #0
 8002cd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cd2:	4b04      	ldr	r3, [pc, #16]	@ (8002ce4 <SysTick_Config+0x40>)
 8002cd4:	2207      	movs	r2, #7
 8002cd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002cd8:	2300      	movs	r3, #0
}
 8002cda:	4618      	mov	r0, r3
 8002cdc:	3708      	adds	r7, #8
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	e000e010 	.word	0xe000e010

08002ce8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cf0:	6878      	ldr	r0, [r7, #4]
 8002cf2:	f7ff ff29 	bl	8002b48 <__NVIC_SetPriorityGrouping>
}
 8002cf6:	bf00      	nop
 8002cf8:	3708      	adds	r7, #8
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}

08002cfe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cfe:	b580      	push	{r7, lr}
 8002d00:	b086      	sub	sp, #24
 8002d02:	af00      	add	r7, sp, #0
 8002d04:	4603      	mov	r3, r0
 8002d06:	60b9      	str	r1, [r7, #8]
 8002d08:	607a      	str	r2, [r7, #4]
 8002d0a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002d0c:	f7ff ff40 	bl	8002b90 <__NVIC_GetPriorityGrouping>
 8002d10:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d12:	687a      	ldr	r2, [r7, #4]
 8002d14:	68b9      	ldr	r1, [r7, #8]
 8002d16:	6978      	ldr	r0, [r7, #20]
 8002d18:	f7ff ff90 	bl	8002c3c <NVIC_EncodePriority>
 8002d1c:	4602      	mov	r2, r0
 8002d1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d22:	4611      	mov	r1, r2
 8002d24:	4618      	mov	r0, r3
 8002d26:	f7ff ff5f 	bl	8002be8 <__NVIC_SetPriority>
}
 8002d2a:	bf00      	nop
 8002d2c:	3718      	adds	r7, #24
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}

08002d32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d32:	b580      	push	{r7, lr}
 8002d34:	b082      	sub	sp, #8
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	4603      	mov	r3, r0
 8002d3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d40:	4618      	mov	r0, r3
 8002d42:	f7ff ff33 	bl	8002bac <__NVIC_EnableIRQ>
}
 8002d46:	bf00      	nop
 8002d48:	3708      	adds	r7, #8
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}

08002d4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d4e:	b580      	push	{r7, lr}
 8002d50:	b082      	sub	sp, #8
 8002d52:	af00      	add	r7, sp, #0
 8002d54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f7ff ffa4 	bl	8002ca4 <SysTick_Config>
 8002d5c:	4603      	mov	r3, r0
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3708      	adds	r7, #8
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
	...

08002d68 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b084      	sub	sp, #16
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d101      	bne.n	8002d7a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	e08d      	b.n	8002e96 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	461a      	mov	r2, r3
 8002d80:	4b47      	ldr	r3, [pc, #284]	@ (8002ea0 <HAL_DMA_Init+0x138>)
 8002d82:	429a      	cmp	r2, r3
 8002d84:	d80f      	bhi.n	8002da6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	461a      	mov	r2, r3
 8002d8c:	4b45      	ldr	r3, [pc, #276]	@ (8002ea4 <HAL_DMA_Init+0x13c>)
 8002d8e:	4413      	add	r3, r2
 8002d90:	4a45      	ldr	r2, [pc, #276]	@ (8002ea8 <HAL_DMA_Init+0x140>)
 8002d92:	fba2 2303 	umull	r2, r3, r2, r3
 8002d96:	091b      	lsrs	r3, r3, #4
 8002d98:	009a      	lsls	r2, r3, #2
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	4a42      	ldr	r2, [pc, #264]	@ (8002eac <HAL_DMA_Init+0x144>)
 8002da2:	641a      	str	r2, [r3, #64]	@ 0x40
 8002da4:	e00e      	b.n	8002dc4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	461a      	mov	r2, r3
 8002dac:	4b40      	ldr	r3, [pc, #256]	@ (8002eb0 <HAL_DMA_Init+0x148>)
 8002dae:	4413      	add	r3, r2
 8002db0:	4a3d      	ldr	r2, [pc, #244]	@ (8002ea8 <HAL_DMA_Init+0x140>)
 8002db2:	fba2 2303 	umull	r2, r3, r2, r3
 8002db6:	091b      	lsrs	r3, r3, #4
 8002db8:	009a      	lsls	r2, r3, #2
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	4a3c      	ldr	r2, [pc, #240]	@ (8002eb4 <HAL_DMA_Init+0x14c>)
 8002dc2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2202      	movs	r2, #2
 8002dc8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002dda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002dde:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002de8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	691b      	ldr	r3, [r3, #16]
 8002dee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002df4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	699b      	ldr	r3, [r3, #24]
 8002dfa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e00:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6a1b      	ldr	r3, [r3, #32]
 8002e06:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002e08:	68fa      	ldr	r2, [r7, #12]
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	68fa      	ldr	r2, [r7, #12]
 8002e14:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002e16:	6878      	ldr	r0, [r7, #4]
 8002e18:	f000 fa76 	bl	8003308 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002e24:	d102      	bne.n	8002e2c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	685a      	ldr	r2, [r3, #4]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e34:	b2d2      	uxtb	r2, r2
 8002e36:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e3c:	687a      	ldr	r2, [r7, #4]
 8002e3e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002e40:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d010      	beq.n	8002e6c <HAL_DMA_Init+0x104>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	2b04      	cmp	r3, #4
 8002e50:	d80c      	bhi.n	8002e6c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f000 fa96 	bl	8003384 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e64:	687a      	ldr	r2, [r7, #4]
 8002e66:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002e68:	605a      	str	r2, [r3, #4]
 8002e6a:	e008      	b.n	8002e7e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2200      	movs	r2, #0
 8002e76:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2200      	movs	r2, #0
 8002e82:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2201      	movs	r2, #1
 8002e88:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002e94:	2300      	movs	r3, #0
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	3710      	adds	r7, #16
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	40020407 	.word	0x40020407
 8002ea4:	bffdfff8 	.word	0xbffdfff8
 8002ea8:	cccccccd 	.word	0xcccccccd
 8002eac:	40020000 	.word	0x40020000
 8002eb0:	bffdfbf8 	.word	0xbffdfbf8
 8002eb4:	40020400 	.word	0x40020400

08002eb8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b086      	sub	sp, #24
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	60f8      	str	r0, [r7, #12]
 8002ec0:	60b9      	str	r1, [r7, #8]
 8002ec2:	607a      	str	r2, [r7, #4]
 8002ec4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002ed0:	2b01      	cmp	r3, #1
 8002ed2:	d101      	bne.n	8002ed8 <HAL_DMA_Start_IT+0x20>
 8002ed4:	2302      	movs	r3, #2
 8002ed6:	e066      	b.n	8002fa6 <HAL_DMA_Start_IT+0xee>
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	2201      	movs	r2, #1
 8002edc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002ee6:	b2db      	uxtb	r3, r3
 8002ee8:	2b01      	cmp	r3, #1
 8002eea:	d155      	bne.n	8002f98 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	2202      	movs	r2, #2
 8002ef0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f022 0201 	bic.w	r2, r2, #1
 8002f08:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	687a      	ldr	r2, [r7, #4]
 8002f0e:	68b9      	ldr	r1, [r7, #8]
 8002f10:	68f8      	ldr	r0, [r7, #12]
 8002f12:	f000 f9bb 	bl	800328c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d008      	beq.n	8002f30 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f042 020e 	orr.w	r2, r2, #14
 8002f2c:	601a      	str	r2, [r3, #0]
 8002f2e:	e00f      	b.n	8002f50 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f022 0204 	bic.w	r2, r2, #4
 8002f3e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f042 020a 	orr.w	r2, r2, #10
 8002f4e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d007      	beq.n	8002f6e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f62:	681a      	ldr	r2, [r3, #0]
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f68:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f6c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d007      	beq.n	8002f86 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f7a:	681a      	ldr	r2, [r3, #0]
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f80:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f84:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f042 0201 	orr.w	r2, r2, #1
 8002f94:	601a      	str	r2, [r3, #0]
 8002f96:	e005      	b.n	8002fa4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002fa0:	2302      	movs	r3, #2
 8002fa2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002fa4:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3718      	adds	r7, #24
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}

08002fae <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002fae:	b480      	push	{r7}
 8002fb0:	b085      	sub	sp, #20
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	2b02      	cmp	r3, #2
 8002fc4:	d005      	beq.n	8002fd2 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2204      	movs	r2, #4
 8002fca:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	73fb      	strb	r3, [r7, #15]
 8002fd0:	e037      	b.n	8003042 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	681a      	ldr	r2, [r3, #0]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f022 020e 	bic.w	r2, r2, #14
 8002fe0:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002ff0:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	681a      	ldr	r2, [r3, #0]
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f022 0201 	bic.w	r2, r2, #1
 8003000:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003006:	f003 021f 	and.w	r2, r3, #31
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800300e:	2101      	movs	r1, #1
 8003010:	fa01 f202 	lsl.w	r2, r1, r2
 8003014:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800301a:	687a      	ldr	r2, [r7, #4]
 800301c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800301e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003024:	2b00      	cmp	r3, #0
 8003026:	d00c      	beq.n	8003042 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003032:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003036:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800303c:	687a      	ldr	r2, [r7, #4]
 800303e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003040:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2201      	movs	r2, #1
 8003046:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2200      	movs	r2, #0
 800304e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8003052:	7bfb      	ldrb	r3, [r7, #15]
}
 8003054:	4618      	mov	r0, r3
 8003056:	3714      	adds	r7, #20
 8003058:	46bd      	mov	sp, r7
 800305a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305e:	4770      	bx	lr

08003060 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b084      	sub	sp, #16
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003068:	2300      	movs	r3, #0
 800306a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003072:	b2db      	uxtb	r3, r3
 8003074:	2b02      	cmp	r3, #2
 8003076:	d00d      	beq.n	8003094 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2204      	movs	r2, #4
 800307c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2201      	movs	r2, #1
 8003082:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2200      	movs	r2, #0
 800308a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	73fb      	strb	r3, [r7, #15]
 8003092:	e047      	b.n	8003124 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f022 020e 	bic.w	r2, r2, #14
 80030a2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f022 0201 	bic.w	r2, r2, #1
 80030b2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030b8:	681a      	ldr	r2, [r3, #0]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030be:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80030c2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030c8:	f003 021f 	and.w	r2, r3, #31
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030d0:	2101      	movs	r1, #1
 80030d2:	fa01 f202 	lsl.w	r2, r1, r2
 80030d6:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030dc:	687a      	ldr	r2, [r7, #4]
 80030de:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80030e0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d00c      	beq.n	8003104 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030ee:	681a      	ldr	r2, [r3, #0]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030f4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80030f8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030fe:	687a      	ldr	r2, [r7, #4]
 8003100:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003102:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2201      	movs	r2, #1
 8003108:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003118:	2b00      	cmp	r3, #0
 800311a:	d003      	beq.n	8003124 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003120:	6878      	ldr	r0, [r7, #4]
 8003122:	4798      	blx	r3
    }
  }
  return status;
 8003124:	7bfb      	ldrb	r3, [r7, #15]
}
 8003126:	4618      	mov	r0, r3
 8003128:	3710      	adds	r7, #16
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}

0800312e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800312e:	b580      	push	{r7, lr}
 8003130:	b084      	sub	sp, #16
 8003132:	af00      	add	r7, sp, #0
 8003134:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800314a:	f003 031f 	and.w	r3, r3, #31
 800314e:	2204      	movs	r2, #4
 8003150:	409a      	lsls	r2, r3
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	4013      	ands	r3, r2
 8003156:	2b00      	cmp	r3, #0
 8003158:	d026      	beq.n	80031a8 <HAL_DMA_IRQHandler+0x7a>
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	f003 0304 	and.w	r3, r3, #4
 8003160:	2b00      	cmp	r3, #0
 8003162:	d021      	beq.n	80031a8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f003 0320 	and.w	r3, r3, #32
 800316e:	2b00      	cmp	r3, #0
 8003170:	d107      	bne.n	8003182 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f022 0204 	bic.w	r2, r2, #4
 8003180:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003186:	f003 021f 	and.w	r2, r3, #31
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800318e:	2104      	movs	r1, #4
 8003190:	fa01 f202 	lsl.w	r2, r1, r2
 8003194:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800319a:	2b00      	cmp	r3, #0
 800319c:	d071      	beq.n	8003282 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031a2:	6878      	ldr	r0, [r7, #4]
 80031a4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80031a6:	e06c      	b.n	8003282 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031ac:	f003 031f 	and.w	r3, r3, #31
 80031b0:	2202      	movs	r2, #2
 80031b2:	409a      	lsls	r2, r3
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	4013      	ands	r3, r2
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d02e      	beq.n	800321a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	f003 0302 	and.w	r3, r3, #2
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d029      	beq.n	800321a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 0320 	and.w	r3, r3, #32
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d10b      	bne.n	80031ec <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f022 020a 	bic.w	r2, r2, #10
 80031e2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2201      	movs	r2, #1
 80031e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031f0:	f003 021f 	and.w	r2, r3, #31
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031f8:	2102      	movs	r1, #2
 80031fa:	fa01 f202 	lsl.w	r2, r1, r2
 80031fe:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2200      	movs	r2, #0
 8003204:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800320c:	2b00      	cmp	r3, #0
 800320e:	d038      	beq.n	8003282 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003218:	e033      	b.n	8003282 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800321e:	f003 031f 	and.w	r3, r3, #31
 8003222:	2208      	movs	r2, #8
 8003224:	409a      	lsls	r2, r3
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	4013      	ands	r3, r2
 800322a:	2b00      	cmp	r3, #0
 800322c:	d02a      	beq.n	8003284 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800322e:	68bb      	ldr	r3, [r7, #8]
 8003230:	f003 0308 	and.w	r3, r3, #8
 8003234:	2b00      	cmp	r3, #0
 8003236:	d025      	beq.n	8003284 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f022 020e 	bic.w	r2, r2, #14
 8003246:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800324c:	f003 021f 	and.w	r2, r3, #31
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003254:	2101      	movs	r1, #1
 8003256:	fa01 f202 	lsl.w	r2, r1, r2
 800325a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2201      	movs	r2, #1
 8003260:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2201      	movs	r2, #1
 8003266:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2200      	movs	r2, #0
 800326e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003276:	2b00      	cmp	r3, #0
 8003278:	d004      	beq.n	8003284 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003282:	bf00      	nop
 8003284:	bf00      	nop
}
 8003286:	3710      	adds	r7, #16
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}

0800328c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800328c:	b480      	push	{r7}
 800328e:	b085      	sub	sp, #20
 8003290:	af00      	add	r7, sp, #0
 8003292:	60f8      	str	r0, [r7, #12]
 8003294:	60b9      	str	r1, [r7, #8]
 8003296:	607a      	str	r2, [r7, #4]
 8003298:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800329e:	68fa      	ldr	r2, [r7, #12]
 80032a0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80032a2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d004      	beq.n	80032b6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032b0:	68fa      	ldr	r2, [r7, #12]
 80032b2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80032b4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032ba:	f003 021f 	and.w	r2, r3, #31
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032c2:	2101      	movs	r1, #1
 80032c4:	fa01 f202 	lsl.w	r2, r1, r2
 80032c8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	683a      	ldr	r2, [r7, #0]
 80032d0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	689b      	ldr	r3, [r3, #8]
 80032d6:	2b10      	cmp	r3, #16
 80032d8:	d108      	bne.n	80032ec <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	687a      	ldr	r2, [r7, #4]
 80032e0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	68ba      	ldr	r2, [r7, #8]
 80032e8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80032ea:	e007      	b.n	80032fc <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	68ba      	ldr	r2, [r7, #8]
 80032f2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	687a      	ldr	r2, [r7, #4]
 80032fa:	60da      	str	r2, [r3, #12]
}
 80032fc:	bf00      	nop
 80032fe:	3714      	adds	r7, #20
 8003300:	46bd      	mov	sp, r7
 8003302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003306:	4770      	bx	lr

08003308 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003308:	b480      	push	{r7}
 800330a:	b087      	sub	sp, #28
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	461a      	mov	r2, r3
 8003316:	4b16      	ldr	r3, [pc, #88]	@ (8003370 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8003318:	429a      	cmp	r2, r3
 800331a:	d802      	bhi.n	8003322 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800331c:	4b15      	ldr	r3, [pc, #84]	@ (8003374 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800331e:	617b      	str	r3, [r7, #20]
 8003320:	e001      	b.n	8003326 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8003322:	4b15      	ldr	r3, [pc, #84]	@ (8003378 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003324:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	b2db      	uxtb	r3, r3
 8003330:	3b08      	subs	r3, #8
 8003332:	4a12      	ldr	r2, [pc, #72]	@ (800337c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003334:	fba2 2303 	umull	r2, r3, r2, r3
 8003338:	091b      	lsrs	r3, r3, #4
 800333a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003340:	089b      	lsrs	r3, r3, #2
 8003342:	009a      	lsls	r2, r3, #2
 8003344:	693b      	ldr	r3, [r7, #16]
 8003346:	4413      	add	r3, r2
 8003348:	461a      	mov	r2, r3
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	4a0b      	ldr	r2, [pc, #44]	@ (8003380 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003352:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	f003 031f 	and.w	r3, r3, #31
 800335a:	2201      	movs	r2, #1
 800335c:	409a      	lsls	r2, r3
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003362:	bf00      	nop
 8003364:	371c      	adds	r7, #28
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr
 800336e:	bf00      	nop
 8003370:	40020407 	.word	0x40020407
 8003374:	40020800 	.word	0x40020800
 8003378:	40020820 	.word	0x40020820
 800337c:	cccccccd 	.word	0xcccccccd
 8003380:	40020880 	.word	0x40020880

08003384 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003384:	b480      	push	{r7}
 8003386:	b085      	sub	sp, #20
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	b2db      	uxtb	r3, r3
 8003392:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003394:	68fa      	ldr	r2, [r7, #12]
 8003396:	4b0b      	ldr	r3, [pc, #44]	@ (80033c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003398:	4413      	add	r3, r2
 800339a:	009b      	lsls	r3, r3, #2
 800339c:	461a      	mov	r2, r3
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	4a08      	ldr	r2, [pc, #32]	@ (80033c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80033a6:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	3b01      	subs	r3, #1
 80033ac:	f003 031f 	and.w	r3, r3, #31
 80033b0:	2201      	movs	r2, #1
 80033b2:	409a      	lsls	r2, r3
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80033b8:	bf00      	nop
 80033ba:	3714      	adds	r7, #20
 80033bc:	46bd      	mov	sp, r7
 80033be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c2:	4770      	bx	lr
 80033c4:	1000823f 	.word	0x1000823f
 80033c8:	40020940 	.word	0x40020940

080033cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b087      	sub	sp, #28
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
 80033d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80033d6:	2300      	movs	r3, #0
 80033d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80033da:	e15a      	b.n	8003692 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	681a      	ldr	r2, [r3, #0]
 80033e0:	2101      	movs	r1, #1
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	fa01 f303 	lsl.w	r3, r1, r3
 80033e8:	4013      	ands	r3, r2
 80033ea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	f000 814c 	beq.w	800368c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	f003 0303 	and.w	r3, r3, #3
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d005      	beq.n	800340c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003408:	2b02      	cmp	r3, #2
 800340a:	d130      	bne.n	800346e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003412:	697b      	ldr	r3, [r7, #20]
 8003414:	005b      	lsls	r3, r3, #1
 8003416:	2203      	movs	r2, #3
 8003418:	fa02 f303 	lsl.w	r3, r2, r3
 800341c:	43db      	mvns	r3, r3
 800341e:	693a      	ldr	r2, [r7, #16]
 8003420:	4013      	ands	r3, r2
 8003422:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	68da      	ldr	r2, [r3, #12]
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	005b      	lsls	r3, r3, #1
 800342c:	fa02 f303 	lsl.w	r3, r2, r3
 8003430:	693a      	ldr	r2, [r7, #16]
 8003432:	4313      	orrs	r3, r2
 8003434:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	693a      	ldr	r2, [r7, #16]
 800343a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003442:	2201      	movs	r2, #1
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	fa02 f303 	lsl.w	r3, r2, r3
 800344a:	43db      	mvns	r3, r3
 800344c:	693a      	ldr	r2, [r7, #16]
 800344e:	4013      	ands	r3, r2
 8003450:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	091b      	lsrs	r3, r3, #4
 8003458:	f003 0201 	and.w	r2, r3, #1
 800345c:	697b      	ldr	r3, [r7, #20]
 800345e:	fa02 f303 	lsl.w	r3, r2, r3
 8003462:	693a      	ldr	r2, [r7, #16]
 8003464:	4313      	orrs	r3, r2
 8003466:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	693a      	ldr	r2, [r7, #16]
 800346c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	f003 0303 	and.w	r3, r3, #3
 8003476:	2b03      	cmp	r3, #3
 8003478:	d017      	beq.n	80034aa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	68db      	ldr	r3, [r3, #12]
 800347e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	005b      	lsls	r3, r3, #1
 8003484:	2203      	movs	r2, #3
 8003486:	fa02 f303 	lsl.w	r3, r2, r3
 800348a:	43db      	mvns	r3, r3
 800348c:	693a      	ldr	r2, [r7, #16]
 800348e:	4013      	ands	r3, r2
 8003490:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	689a      	ldr	r2, [r3, #8]
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	005b      	lsls	r3, r3, #1
 800349a:	fa02 f303 	lsl.w	r3, r2, r3
 800349e:	693a      	ldr	r2, [r7, #16]
 80034a0:	4313      	orrs	r3, r2
 80034a2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	693a      	ldr	r2, [r7, #16]
 80034a8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	f003 0303 	and.w	r3, r3, #3
 80034b2:	2b02      	cmp	r3, #2
 80034b4:	d123      	bne.n	80034fe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	08da      	lsrs	r2, r3, #3
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	3208      	adds	r2, #8
 80034be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034c2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	f003 0307 	and.w	r3, r3, #7
 80034ca:	009b      	lsls	r3, r3, #2
 80034cc:	220f      	movs	r2, #15
 80034ce:	fa02 f303 	lsl.w	r3, r2, r3
 80034d2:	43db      	mvns	r3, r3
 80034d4:	693a      	ldr	r2, [r7, #16]
 80034d6:	4013      	ands	r3, r2
 80034d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	691a      	ldr	r2, [r3, #16]
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	f003 0307 	and.w	r3, r3, #7
 80034e4:	009b      	lsls	r3, r3, #2
 80034e6:	fa02 f303 	lsl.w	r3, r2, r3
 80034ea:	693a      	ldr	r2, [r7, #16]
 80034ec:	4313      	orrs	r3, r2
 80034ee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	08da      	lsrs	r2, r3, #3
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	3208      	adds	r2, #8
 80034f8:	6939      	ldr	r1, [r7, #16]
 80034fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	005b      	lsls	r3, r3, #1
 8003508:	2203      	movs	r2, #3
 800350a:	fa02 f303 	lsl.w	r3, r2, r3
 800350e:	43db      	mvns	r3, r3
 8003510:	693a      	ldr	r2, [r7, #16]
 8003512:	4013      	ands	r3, r2
 8003514:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	f003 0203 	and.w	r2, r3, #3
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	005b      	lsls	r3, r3, #1
 8003522:	fa02 f303 	lsl.w	r3, r2, r3
 8003526:	693a      	ldr	r2, [r7, #16]
 8003528:	4313      	orrs	r3, r2
 800352a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	693a      	ldr	r2, [r7, #16]
 8003530:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800353a:	2b00      	cmp	r3, #0
 800353c:	f000 80a6 	beq.w	800368c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003540:	4b5b      	ldr	r3, [pc, #364]	@ (80036b0 <HAL_GPIO_Init+0x2e4>)
 8003542:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003544:	4a5a      	ldr	r2, [pc, #360]	@ (80036b0 <HAL_GPIO_Init+0x2e4>)
 8003546:	f043 0301 	orr.w	r3, r3, #1
 800354a:	6613      	str	r3, [r2, #96]	@ 0x60
 800354c:	4b58      	ldr	r3, [pc, #352]	@ (80036b0 <HAL_GPIO_Init+0x2e4>)
 800354e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003550:	f003 0301 	and.w	r3, r3, #1
 8003554:	60bb      	str	r3, [r7, #8]
 8003556:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003558:	4a56      	ldr	r2, [pc, #344]	@ (80036b4 <HAL_GPIO_Init+0x2e8>)
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	089b      	lsrs	r3, r3, #2
 800355e:	3302      	adds	r3, #2
 8003560:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003564:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	f003 0303 	and.w	r3, r3, #3
 800356c:	009b      	lsls	r3, r3, #2
 800356e:	220f      	movs	r2, #15
 8003570:	fa02 f303 	lsl.w	r3, r2, r3
 8003574:	43db      	mvns	r3, r3
 8003576:	693a      	ldr	r2, [r7, #16]
 8003578:	4013      	ands	r3, r2
 800357a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003582:	d01f      	beq.n	80035c4 <HAL_GPIO_Init+0x1f8>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	4a4c      	ldr	r2, [pc, #304]	@ (80036b8 <HAL_GPIO_Init+0x2ec>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d019      	beq.n	80035c0 <HAL_GPIO_Init+0x1f4>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	4a4b      	ldr	r2, [pc, #300]	@ (80036bc <HAL_GPIO_Init+0x2f0>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d013      	beq.n	80035bc <HAL_GPIO_Init+0x1f0>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	4a4a      	ldr	r2, [pc, #296]	@ (80036c0 <HAL_GPIO_Init+0x2f4>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d00d      	beq.n	80035b8 <HAL_GPIO_Init+0x1ec>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	4a49      	ldr	r2, [pc, #292]	@ (80036c4 <HAL_GPIO_Init+0x2f8>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d007      	beq.n	80035b4 <HAL_GPIO_Init+0x1e8>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	4a48      	ldr	r2, [pc, #288]	@ (80036c8 <HAL_GPIO_Init+0x2fc>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d101      	bne.n	80035b0 <HAL_GPIO_Init+0x1e4>
 80035ac:	2305      	movs	r3, #5
 80035ae:	e00a      	b.n	80035c6 <HAL_GPIO_Init+0x1fa>
 80035b0:	2306      	movs	r3, #6
 80035b2:	e008      	b.n	80035c6 <HAL_GPIO_Init+0x1fa>
 80035b4:	2304      	movs	r3, #4
 80035b6:	e006      	b.n	80035c6 <HAL_GPIO_Init+0x1fa>
 80035b8:	2303      	movs	r3, #3
 80035ba:	e004      	b.n	80035c6 <HAL_GPIO_Init+0x1fa>
 80035bc:	2302      	movs	r3, #2
 80035be:	e002      	b.n	80035c6 <HAL_GPIO_Init+0x1fa>
 80035c0:	2301      	movs	r3, #1
 80035c2:	e000      	b.n	80035c6 <HAL_GPIO_Init+0x1fa>
 80035c4:	2300      	movs	r3, #0
 80035c6:	697a      	ldr	r2, [r7, #20]
 80035c8:	f002 0203 	and.w	r2, r2, #3
 80035cc:	0092      	lsls	r2, r2, #2
 80035ce:	4093      	lsls	r3, r2
 80035d0:	693a      	ldr	r2, [r7, #16]
 80035d2:	4313      	orrs	r3, r2
 80035d4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80035d6:	4937      	ldr	r1, [pc, #220]	@ (80036b4 <HAL_GPIO_Init+0x2e8>)
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	089b      	lsrs	r3, r3, #2
 80035dc:	3302      	adds	r3, #2
 80035de:	693a      	ldr	r2, [r7, #16]
 80035e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80035e4:	4b39      	ldr	r3, [pc, #228]	@ (80036cc <HAL_GPIO_Init+0x300>)
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	43db      	mvns	r3, r3
 80035ee:	693a      	ldr	r2, [r7, #16]
 80035f0:	4013      	ands	r3, r2
 80035f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d003      	beq.n	8003608 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003600:	693a      	ldr	r2, [r7, #16]
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	4313      	orrs	r3, r2
 8003606:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003608:	4a30      	ldr	r2, [pc, #192]	@ (80036cc <HAL_GPIO_Init+0x300>)
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800360e:	4b2f      	ldr	r3, [pc, #188]	@ (80036cc <HAL_GPIO_Init+0x300>)
 8003610:	68db      	ldr	r3, [r3, #12]
 8003612:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	43db      	mvns	r3, r3
 8003618:	693a      	ldr	r2, [r7, #16]
 800361a:	4013      	ands	r3, r2
 800361c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003626:	2b00      	cmp	r3, #0
 8003628:	d003      	beq.n	8003632 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800362a:	693a      	ldr	r2, [r7, #16]
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	4313      	orrs	r3, r2
 8003630:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003632:	4a26      	ldr	r2, [pc, #152]	@ (80036cc <HAL_GPIO_Init+0x300>)
 8003634:	693b      	ldr	r3, [r7, #16]
 8003636:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003638:	4b24      	ldr	r3, [pc, #144]	@ (80036cc <HAL_GPIO_Init+0x300>)
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	43db      	mvns	r3, r3
 8003642:	693a      	ldr	r2, [r7, #16]
 8003644:	4013      	ands	r3, r2
 8003646:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003650:	2b00      	cmp	r3, #0
 8003652:	d003      	beq.n	800365c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003654:	693a      	ldr	r2, [r7, #16]
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	4313      	orrs	r3, r2
 800365a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800365c:	4a1b      	ldr	r2, [pc, #108]	@ (80036cc <HAL_GPIO_Init+0x300>)
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003662:	4b1a      	ldr	r3, [pc, #104]	@ (80036cc <HAL_GPIO_Init+0x300>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	43db      	mvns	r3, r3
 800366c:	693a      	ldr	r2, [r7, #16]
 800366e:	4013      	ands	r3, r2
 8003670:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800367a:	2b00      	cmp	r3, #0
 800367c:	d003      	beq.n	8003686 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800367e:	693a      	ldr	r2, [r7, #16]
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	4313      	orrs	r3, r2
 8003684:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003686:	4a11      	ldr	r2, [pc, #68]	@ (80036cc <HAL_GPIO_Init+0x300>)
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800368c:	697b      	ldr	r3, [r7, #20]
 800368e:	3301      	adds	r3, #1
 8003690:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	fa22 f303 	lsr.w	r3, r2, r3
 800369c:	2b00      	cmp	r3, #0
 800369e:	f47f ae9d 	bne.w	80033dc <HAL_GPIO_Init+0x10>
  }
}
 80036a2:	bf00      	nop
 80036a4:	bf00      	nop
 80036a6:	371c      	adds	r7, #28
 80036a8:	46bd      	mov	sp, r7
 80036aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ae:	4770      	bx	lr
 80036b0:	40021000 	.word	0x40021000
 80036b4:	40010000 	.word	0x40010000
 80036b8:	48000400 	.word	0x48000400
 80036bc:	48000800 	.word	0x48000800
 80036c0:	48000c00 	.word	0x48000c00
 80036c4:	48001000 	.word	0x48001000
 80036c8:	48001400 	.word	0x48001400
 80036cc:	40010400 	.word	0x40010400

080036d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b083      	sub	sp, #12
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	460b      	mov	r3, r1
 80036da:	807b      	strh	r3, [r7, #2]
 80036dc:	4613      	mov	r3, r2
 80036de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80036e0:	787b      	ldrb	r3, [r7, #1]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d003      	beq.n	80036ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80036e6:	887a      	ldrh	r2, [r7, #2]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80036ec:	e002      	b.n	80036f4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80036ee:	887a      	ldrh	r2, [r7, #2]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80036f4:	bf00      	nop
 80036f6:	370c      	adds	r7, #12
 80036f8:	46bd      	mov	sp, r7
 80036fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fe:	4770      	bx	lr

08003700 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b082      	sub	sp, #8
 8003704:	af00      	add	r7, sp, #0
 8003706:	4603      	mov	r3, r0
 8003708:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800370a:	4b08      	ldr	r3, [pc, #32]	@ (800372c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800370c:	695a      	ldr	r2, [r3, #20]
 800370e:	88fb      	ldrh	r3, [r7, #6]
 8003710:	4013      	ands	r3, r2
 8003712:	2b00      	cmp	r3, #0
 8003714:	d006      	beq.n	8003724 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003716:	4a05      	ldr	r2, [pc, #20]	@ (800372c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003718:	88fb      	ldrh	r3, [r7, #6]
 800371a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800371c:	88fb      	ldrh	r3, [r7, #6]
 800371e:	4618      	mov	r0, r3
 8003720:	f7fe fd6c 	bl	80021fc <HAL_GPIO_EXTI_Callback>
  }
}
 8003724:	bf00      	nop
 8003726:	3708      	adds	r7, #8
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}
 800372c:	40010400 	.word	0x40010400

08003730 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003730:	b480      	push	{r7}
 8003732:	b085      	sub	sp, #20
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d141      	bne.n	80037c2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800373e:	4b4b      	ldr	r3, [pc, #300]	@ (800386c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003746:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800374a:	d131      	bne.n	80037b0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800374c:	4b47      	ldr	r3, [pc, #284]	@ (800386c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800374e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003752:	4a46      	ldr	r2, [pc, #280]	@ (800386c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003754:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003758:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800375c:	4b43      	ldr	r3, [pc, #268]	@ (800386c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003764:	4a41      	ldr	r2, [pc, #260]	@ (800386c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003766:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800376a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800376c:	4b40      	ldr	r3, [pc, #256]	@ (8003870 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	2232      	movs	r2, #50	@ 0x32
 8003772:	fb02 f303 	mul.w	r3, r2, r3
 8003776:	4a3f      	ldr	r2, [pc, #252]	@ (8003874 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003778:	fba2 2303 	umull	r2, r3, r2, r3
 800377c:	0c9b      	lsrs	r3, r3, #18
 800377e:	3301      	adds	r3, #1
 8003780:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003782:	e002      	b.n	800378a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	3b01      	subs	r3, #1
 8003788:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800378a:	4b38      	ldr	r3, [pc, #224]	@ (800386c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800378c:	695b      	ldr	r3, [r3, #20]
 800378e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003792:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003796:	d102      	bne.n	800379e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d1f2      	bne.n	8003784 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800379e:	4b33      	ldr	r3, [pc, #204]	@ (800386c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037a0:	695b      	ldr	r3, [r3, #20]
 80037a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037aa:	d158      	bne.n	800385e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80037ac:	2303      	movs	r3, #3
 80037ae:	e057      	b.n	8003860 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80037b0:	4b2e      	ldr	r3, [pc, #184]	@ (800386c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037b6:	4a2d      	ldr	r2, [pc, #180]	@ (800386c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80037bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80037c0:	e04d      	b.n	800385e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037c8:	d141      	bne.n	800384e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80037ca:	4b28      	ldr	r3, [pc, #160]	@ (800386c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80037d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037d6:	d131      	bne.n	800383c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80037d8:	4b24      	ldr	r3, [pc, #144]	@ (800386c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037de:	4a23      	ldr	r2, [pc, #140]	@ (800386c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037e4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80037e8:	4b20      	ldr	r3, [pc, #128]	@ (800386c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80037f0:	4a1e      	ldr	r2, [pc, #120]	@ (800386c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80037f6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80037f8:	4b1d      	ldr	r3, [pc, #116]	@ (8003870 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	2232      	movs	r2, #50	@ 0x32
 80037fe:	fb02 f303 	mul.w	r3, r2, r3
 8003802:	4a1c      	ldr	r2, [pc, #112]	@ (8003874 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003804:	fba2 2303 	umull	r2, r3, r2, r3
 8003808:	0c9b      	lsrs	r3, r3, #18
 800380a:	3301      	adds	r3, #1
 800380c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800380e:	e002      	b.n	8003816 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	3b01      	subs	r3, #1
 8003814:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003816:	4b15      	ldr	r3, [pc, #84]	@ (800386c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003818:	695b      	ldr	r3, [r3, #20]
 800381a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800381e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003822:	d102      	bne.n	800382a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d1f2      	bne.n	8003810 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800382a:	4b10      	ldr	r3, [pc, #64]	@ (800386c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800382c:	695b      	ldr	r3, [r3, #20]
 800382e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003832:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003836:	d112      	bne.n	800385e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003838:	2303      	movs	r3, #3
 800383a:	e011      	b.n	8003860 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800383c:	4b0b      	ldr	r3, [pc, #44]	@ (800386c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800383e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003842:	4a0a      	ldr	r2, [pc, #40]	@ (800386c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003844:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003848:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800384c:	e007      	b.n	800385e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800384e:	4b07      	ldr	r3, [pc, #28]	@ (800386c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003856:	4a05      	ldr	r2, [pc, #20]	@ (800386c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003858:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800385c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800385e:	2300      	movs	r3, #0
}
 8003860:	4618      	mov	r0, r3
 8003862:	3714      	adds	r7, #20
 8003864:	46bd      	mov	sp, r7
 8003866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386a:	4770      	bx	lr
 800386c:	40007000 	.word	0x40007000
 8003870:	20000200 	.word	0x20000200
 8003874:	431bde83 	.word	0x431bde83

08003878 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003878:	b480      	push	{r7}
 800387a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800387c:	4b05      	ldr	r3, [pc, #20]	@ (8003894 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	4a04      	ldr	r2, [pc, #16]	@ (8003894 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003882:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003886:	6093      	str	r3, [r2, #8]
}
 8003888:	bf00      	nop
 800388a:	46bd      	mov	sp, r7
 800388c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003890:	4770      	bx	lr
 8003892:	bf00      	nop
 8003894:	40007000 	.word	0x40007000

08003898 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b088      	sub	sp, #32
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d101      	bne.n	80038aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	e2fe      	b.n	8003ea8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 0301 	and.w	r3, r3, #1
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d075      	beq.n	80039a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038b6:	4b97      	ldr	r3, [pc, #604]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	f003 030c 	and.w	r3, r3, #12
 80038be:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80038c0:	4b94      	ldr	r3, [pc, #592]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 80038c2:	68db      	ldr	r3, [r3, #12]
 80038c4:	f003 0303 	and.w	r3, r3, #3
 80038c8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80038ca:	69bb      	ldr	r3, [r7, #24]
 80038cc:	2b0c      	cmp	r3, #12
 80038ce:	d102      	bne.n	80038d6 <HAL_RCC_OscConfig+0x3e>
 80038d0:	697b      	ldr	r3, [r7, #20]
 80038d2:	2b03      	cmp	r3, #3
 80038d4:	d002      	beq.n	80038dc <HAL_RCC_OscConfig+0x44>
 80038d6:	69bb      	ldr	r3, [r7, #24]
 80038d8:	2b08      	cmp	r3, #8
 80038da:	d10b      	bne.n	80038f4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038dc:	4b8d      	ldr	r3, [pc, #564]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d05b      	beq.n	80039a0 <HAL_RCC_OscConfig+0x108>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d157      	bne.n	80039a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	e2d9      	b.n	8003ea8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038fc:	d106      	bne.n	800390c <HAL_RCC_OscConfig+0x74>
 80038fe:	4b85      	ldr	r3, [pc, #532]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a84      	ldr	r2, [pc, #528]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 8003904:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003908:	6013      	str	r3, [r2, #0]
 800390a:	e01d      	b.n	8003948 <HAL_RCC_OscConfig+0xb0>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003914:	d10c      	bne.n	8003930 <HAL_RCC_OscConfig+0x98>
 8003916:	4b7f      	ldr	r3, [pc, #508]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a7e      	ldr	r2, [pc, #504]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 800391c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003920:	6013      	str	r3, [r2, #0]
 8003922:	4b7c      	ldr	r3, [pc, #496]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a7b      	ldr	r2, [pc, #492]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 8003928:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800392c:	6013      	str	r3, [r2, #0]
 800392e:	e00b      	b.n	8003948 <HAL_RCC_OscConfig+0xb0>
 8003930:	4b78      	ldr	r3, [pc, #480]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a77      	ldr	r2, [pc, #476]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 8003936:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800393a:	6013      	str	r3, [r2, #0]
 800393c:	4b75      	ldr	r3, [pc, #468]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a74      	ldr	r2, [pc, #464]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 8003942:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003946:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d013      	beq.n	8003978 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003950:	f7ff f8ee 	bl	8002b30 <HAL_GetTick>
 8003954:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003956:	e008      	b.n	800396a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003958:	f7ff f8ea 	bl	8002b30 <HAL_GetTick>
 800395c:	4602      	mov	r2, r0
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	2b64      	cmp	r3, #100	@ 0x64
 8003964:	d901      	bls.n	800396a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003966:	2303      	movs	r3, #3
 8003968:	e29e      	b.n	8003ea8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800396a:	4b6a      	ldr	r3, [pc, #424]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d0f0      	beq.n	8003958 <HAL_RCC_OscConfig+0xc0>
 8003976:	e014      	b.n	80039a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003978:	f7ff f8da 	bl	8002b30 <HAL_GetTick>
 800397c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800397e:	e008      	b.n	8003992 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003980:	f7ff f8d6 	bl	8002b30 <HAL_GetTick>
 8003984:	4602      	mov	r2, r0
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	1ad3      	subs	r3, r2, r3
 800398a:	2b64      	cmp	r3, #100	@ 0x64
 800398c:	d901      	bls.n	8003992 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800398e:	2303      	movs	r3, #3
 8003990:	e28a      	b.n	8003ea8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003992:	4b60      	ldr	r3, [pc, #384]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800399a:	2b00      	cmp	r3, #0
 800399c:	d1f0      	bne.n	8003980 <HAL_RCC_OscConfig+0xe8>
 800399e:	e000      	b.n	80039a2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 0302 	and.w	r3, r3, #2
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d075      	beq.n	8003a9a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039ae:	4b59      	ldr	r3, [pc, #356]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	f003 030c 	and.w	r3, r3, #12
 80039b6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80039b8:	4b56      	ldr	r3, [pc, #344]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 80039ba:	68db      	ldr	r3, [r3, #12]
 80039bc:	f003 0303 	and.w	r3, r3, #3
 80039c0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80039c2:	69bb      	ldr	r3, [r7, #24]
 80039c4:	2b0c      	cmp	r3, #12
 80039c6:	d102      	bne.n	80039ce <HAL_RCC_OscConfig+0x136>
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	2b02      	cmp	r3, #2
 80039cc:	d002      	beq.n	80039d4 <HAL_RCC_OscConfig+0x13c>
 80039ce:	69bb      	ldr	r3, [r7, #24]
 80039d0:	2b04      	cmp	r3, #4
 80039d2:	d11f      	bne.n	8003a14 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80039d4:	4b4f      	ldr	r3, [pc, #316]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d005      	beq.n	80039ec <HAL_RCC_OscConfig+0x154>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	68db      	ldr	r3, [r3, #12]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d101      	bne.n	80039ec <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	e25d      	b.n	8003ea8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039ec:	4b49      	ldr	r3, [pc, #292]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	691b      	ldr	r3, [r3, #16]
 80039f8:	061b      	lsls	r3, r3, #24
 80039fa:	4946      	ldr	r1, [pc, #280]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 80039fc:	4313      	orrs	r3, r2
 80039fe:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003a00:	4b45      	ldr	r3, [pc, #276]	@ (8003b18 <HAL_RCC_OscConfig+0x280>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4618      	mov	r0, r3
 8003a06:	f7ff f847 	bl	8002a98 <HAL_InitTick>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d043      	beq.n	8003a98 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e249      	b.n	8003ea8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	68db      	ldr	r3, [r3, #12]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d023      	beq.n	8003a64 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a1c:	4b3d      	ldr	r3, [pc, #244]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a3c      	ldr	r2, [pc, #240]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 8003a22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a28:	f7ff f882 	bl	8002b30 <HAL_GetTick>
 8003a2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a2e:	e008      	b.n	8003a42 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a30:	f7ff f87e 	bl	8002b30 <HAL_GetTick>
 8003a34:	4602      	mov	r2, r0
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	1ad3      	subs	r3, r2, r3
 8003a3a:	2b02      	cmp	r3, #2
 8003a3c:	d901      	bls.n	8003a42 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003a3e:	2303      	movs	r3, #3
 8003a40:	e232      	b.n	8003ea8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a42:	4b34      	ldr	r3, [pc, #208]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d0f0      	beq.n	8003a30 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a4e:	4b31      	ldr	r3, [pc, #196]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	691b      	ldr	r3, [r3, #16]
 8003a5a:	061b      	lsls	r3, r3, #24
 8003a5c:	492d      	ldr	r1, [pc, #180]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	604b      	str	r3, [r1, #4]
 8003a62:	e01a      	b.n	8003a9a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a64:	4b2b      	ldr	r3, [pc, #172]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a2a      	ldr	r2, [pc, #168]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 8003a6a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a70:	f7ff f85e 	bl	8002b30 <HAL_GetTick>
 8003a74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a76:	e008      	b.n	8003a8a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a78:	f7ff f85a 	bl	8002b30 <HAL_GetTick>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	1ad3      	subs	r3, r2, r3
 8003a82:	2b02      	cmp	r3, #2
 8003a84:	d901      	bls.n	8003a8a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003a86:	2303      	movs	r3, #3
 8003a88:	e20e      	b.n	8003ea8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a8a:	4b22      	ldr	r3, [pc, #136]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d1f0      	bne.n	8003a78 <HAL_RCC_OscConfig+0x1e0>
 8003a96:	e000      	b.n	8003a9a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a98:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 0308 	and.w	r3, r3, #8
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d041      	beq.n	8003b2a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	695b      	ldr	r3, [r3, #20]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d01c      	beq.n	8003ae8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003aae:	4b19      	ldr	r3, [pc, #100]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 8003ab0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ab4:	4a17      	ldr	r2, [pc, #92]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 8003ab6:	f043 0301 	orr.w	r3, r3, #1
 8003aba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003abe:	f7ff f837 	bl	8002b30 <HAL_GetTick>
 8003ac2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ac4:	e008      	b.n	8003ad8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ac6:	f7ff f833 	bl	8002b30 <HAL_GetTick>
 8003aca:	4602      	mov	r2, r0
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	1ad3      	subs	r3, r2, r3
 8003ad0:	2b02      	cmp	r3, #2
 8003ad2:	d901      	bls.n	8003ad8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003ad4:	2303      	movs	r3, #3
 8003ad6:	e1e7      	b.n	8003ea8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ad8:	4b0e      	ldr	r3, [pc, #56]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 8003ada:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ade:	f003 0302 	and.w	r3, r3, #2
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d0ef      	beq.n	8003ac6 <HAL_RCC_OscConfig+0x22e>
 8003ae6:	e020      	b.n	8003b2a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ae8:	4b0a      	ldr	r3, [pc, #40]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 8003aea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003aee:	4a09      	ldr	r2, [pc, #36]	@ (8003b14 <HAL_RCC_OscConfig+0x27c>)
 8003af0:	f023 0301 	bic.w	r3, r3, #1
 8003af4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003af8:	f7ff f81a 	bl	8002b30 <HAL_GetTick>
 8003afc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003afe:	e00d      	b.n	8003b1c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b00:	f7ff f816 	bl	8002b30 <HAL_GetTick>
 8003b04:	4602      	mov	r2, r0
 8003b06:	693b      	ldr	r3, [r7, #16]
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	2b02      	cmp	r3, #2
 8003b0c:	d906      	bls.n	8003b1c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003b0e:	2303      	movs	r3, #3
 8003b10:	e1ca      	b.n	8003ea8 <HAL_RCC_OscConfig+0x610>
 8003b12:	bf00      	nop
 8003b14:	40021000 	.word	0x40021000
 8003b18:	20000204 	.word	0x20000204
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b1c:	4b8c      	ldr	r3, [pc, #560]	@ (8003d50 <HAL_RCC_OscConfig+0x4b8>)
 8003b1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b22:	f003 0302 	and.w	r3, r3, #2
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d1ea      	bne.n	8003b00 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 0304 	and.w	r3, r3, #4
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	f000 80a6 	beq.w	8003c84 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003b3c:	4b84      	ldr	r3, [pc, #528]	@ (8003d50 <HAL_RCC_OscConfig+0x4b8>)
 8003b3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d101      	bne.n	8003b4c <HAL_RCC_OscConfig+0x2b4>
 8003b48:	2301      	movs	r3, #1
 8003b4a:	e000      	b.n	8003b4e <HAL_RCC_OscConfig+0x2b6>
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d00d      	beq.n	8003b6e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b52:	4b7f      	ldr	r3, [pc, #508]	@ (8003d50 <HAL_RCC_OscConfig+0x4b8>)
 8003b54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b56:	4a7e      	ldr	r2, [pc, #504]	@ (8003d50 <HAL_RCC_OscConfig+0x4b8>)
 8003b58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b5e:	4b7c      	ldr	r3, [pc, #496]	@ (8003d50 <HAL_RCC_OscConfig+0x4b8>)
 8003b60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b66:	60fb      	str	r3, [r7, #12]
 8003b68:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b6e:	4b79      	ldr	r3, [pc, #484]	@ (8003d54 <HAL_RCC_OscConfig+0x4bc>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d118      	bne.n	8003bac <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b7a:	4b76      	ldr	r3, [pc, #472]	@ (8003d54 <HAL_RCC_OscConfig+0x4bc>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a75      	ldr	r2, [pc, #468]	@ (8003d54 <HAL_RCC_OscConfig+0x4bc>)
 8003b80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b86:	f7fe ffd3 	bl	8002b30 <HAL_GetTick>
 8003b8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b8c:	e008      	b.n	8003ba0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b8e:	f7fe ffcf 	bl	8002b30 <HAL_GetTick>
 8003b92:	4602      	mov	r2, r0
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	1ad3      	subs	r3, r2, r3
 8003b98:	2b02      	cmp	r3, #2
 8003b9a:	d901      	bls.n	8003ba0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003b9c:	2303      	movs	r3, #3
 8003b9e:	e183      	b.n	8003ea8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ba0:	4b6c      	ldr	r3, [pc, #432]	@ (8003d54 <HAL_RCC_OscConfig+0x4bc>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d0f0      	beq.n	8003b8e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	689b      	ldr	r3, [r3, #8]
 8003bb0:	2b01      	cmp	r3, #1
 8003bb2:	d108      	bne.n	8003bc6 <HAL_RCC_OscConfig+0x32e>
 8003bb4:	4b66      	ldr	r3, [pc, #408]	@ (8003d50 <HAL_RCC_OscConfig+0x4b8>)
 8003bb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bba:	4a65      	ldr	r2, [pc, #404]	@ (8003d50 <HAL_RCC_OscConfig+0x4b8>)
 8003bbc:	f043 0301 	orr.w	r3, r3, #1
 8003bc0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003bc4:	e024      	b.n	8003c10 <HAL_RCC_OscConfig+0x378>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	689b      	ldr	r3, [r3, #8]
 8003bca:	2b05      	cmp	r3, #5
 8003bcc:	d110      	bne.n	8003bf0 <HAL_RCC_OscConfig+0x358>
 8003bce:	4b60      	ldr	r3, [pc, #384]	@ (8003d50 <HAL_RCC_OscConfig+0x4b8>)
 8003bd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bd4:	4a5e      	ldr	r2, [pc, #376]	@ (8003d50 <HAL_RCC_OscConfig+0x4b8>)
 8003bd6:	f043 0304 	orr.w	r3, r3, #4
 8003bda:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003bde:	4b5c      	ldr	r3, [pc, #368]	@ (8003d50 <HAL_RCC_OscConfig+0x4b8>)
 8003be0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003be4:	4a5a      	ldr	r2, [pc, #360]	@ (8003d50 <HAL_RCC_OscConfig+0x4b8>)
 8003be6:	f043 0301 	orr.w	r3, r3, #1
 8003bea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003bee:	e00f      	b.n	8003c10 <HAL_RCC_OscConfig+0x378>
 8003bf0:	4b57      	ldr	r3, [pc, #348]	@ (8003d50 <HAL_RCC_OscConfig+0x4b8>)
 8003bf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bf6:	4a56      	ldr	r2, [pc, #344]	@ (8003d50 <HAL_RCC_OscConfig+0x4b8>)
 8003bf8:	f023 0301 	bic.w	r3, r3, #1
 8003bfc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003c00:	4b53      	ldr	r3, [pc, #332]	@ (8003d50 <HAL_RCC_OscConfig+0x4b8>)
 8003c02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c06:	4a52      	ldr	r2, [pc, #328]	@ (8003d50 <HAL_RCC_OscConfig+0x4b8>)
 8003c08:	f023 0304 	bic.w	r3, r3, #4
 8003c0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d016      	beq.n	8003c46 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c18:	f7fe ff8a 	bl	8002b30 <HAL_GetTick>
 8003c1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c1e:	e00a      	b.n	8003c36 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c20:	f7fe ff86 	bl	8002b30 <HAL_GetTick>
 8003c24:	4602      	mov	r2, r0
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	1ad3      	subs	r3, r2, r3
 8003c2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d901      	bls.n	8003c36 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003c32:	2303      	movs	r3, #3
 8003c34:	e138      	b.n	8003ea8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c36:	4b46      	ldr	r3, [pc, #280]	@ (8003d50 <HAL_RCC_OscConfig+0x4b8>)
 8003c38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c3c:	f003 0302 	and.w	r3, r3, #2
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d0ed      	beq.n	8003c20 <HAL_RCC_OscConfig+0x388>
 8003c44:	e015      	b.n	8003c72 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c46:	f7fe ff73 	bl	8002b30 <HAL_GetTick>
 8003c4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c4c:	e00a      	b.n	8003c64 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c4e:	f7fe ff6f 	bl	8002b30 <HAL_GetTick>
 8003c52:	4602      	mov	r2, r0
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	1ad3      	subs	r3, r2, r3
 8003c58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d901      	bls.n	8003c64 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003c60:	2303      	movs	r3, #3
 8003c62:	e121      	b.n	8003ea8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c64:	4b3a      	ldr	r3, [pc, #232]	@ (8003d50 <HAL_RCC_OscConfig+0x4b8>)
 8003c66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c6a:	f003 0302 	and.w	r3, r3, #2
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d1ed      	bne.n	8003c4e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003c72:	7ffb      	ldrb	r3, [r7, #31]
 8003c74:	2b01      	cmp	r3, #1
 8003c76:	d105      	bne.n	8003c84 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c78:	4b35      	ldr	r3, [pc, #212]	@ (8003d50 <HAL_RCC_OscConfig+0x4b8>)
 8003c7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c7c:	4a34      	ldr	r2, [pc, #208]	@ (8003d50 <HAL_RCC_OscConfig+0x4b8>)
 8003c7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c82:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f003 0320 	and.w	r3, r3, #32
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d03c      	beq.n	8003d0a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	699b      	ldr	r3, [r3, #24]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d01c      	beq.n	8003cd2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003c98:	4b2d      	ldr	r3, [pc, #180]	@ (8003d50 <HAL_RCC_OscConfig+0x4b8>)
 8003c9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c9e:	4a2c      	ldr	r2, [pc, #176]	@ (8003d50 <HAL_RCC_OscConfig+0x4b8>)
 8003ca0:	f043 0301 	orr.w	r3, r3, #1
 8003ca4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ca8:	f7fe ff42 	bl	8002b30 <HAL_GetTick>
 8003cac:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003cae:	e008      	b.n	8003cc2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003cb0:	f7fe ff3e 	bl	8002b30 <HAL_GetTick>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	1ad3      	subs	r3, r2, r3
 8003cba:	2b02      	cmp	r3, #2
 8003cbc:	d901      	bls.n	8003cc2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003cbe:	2303      	movs	r3, #3
 8003cc0:	e0f2      	b.n	8003ea8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003cc2:	4b23      	ldr	r3, [pc, #140]	@ (8003d50 <HAL_RCC_OscConfig+0x4b8>)
 8003cc4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003cc8:	f003 0302 	and.w	r3, r3, #2
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d0ef      	beq.n	8003cb0 <HAL_RCC_OscConfig+0x418>
 8003cd0:	e01b      	b.n	8003d0a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003cd2:	4b1f      	ldr	r3, [pc, #124]	@ (8003d50 <HAL_RCC_OscConfig+0x4b8>)
 8003cd4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003cd8:	4a1d      	ldr	r2, [pc, #116]	@ (8003d50 <HAL_RCC_OscConfig+0x4b8>)
 8003cda:	f023 0301 	bic.w	r3, r3, #1
 8003cde:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ce2:	f7fe ff25 	bl	8002b30 <HAL_GetTick>
 8003ce6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003ce8:	e008      	b.n	8003cfc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003cea:	f7fe ff21 	bl	8002b30 <HAL_GetTick>
 8003cee:	4602      	mov	r2, r0
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	1ad3      	subs	r3, r2, r3
 8003cf4:	2b02      	cmp	r3, #2
 8003cf6:	d901      	bls.n	8003cfc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	e0d5      	b.n	8003ea8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003cfc:	4b14      	ldr	r3, [pc, #80]	@ (8003d50 <HAL_RCC_OscConfig+0x4b8>)
 8003cfe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003d02:	f003 0302 	and.w	r3, r3, #2
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d1ef      	bne.n	8003cea <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	69db      	ldr	r3, [r3, #28]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	f000 80c9 	beq.w	8003ea6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003d14:	4b0e      	ldr	r3, [pc, #56]	@ (8003d50 <HAL_RCC_OscConfig+0x4b8>)
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	f003 030c 	and.w	r3, r3, #12
 8003d1c:	2b0c      	cmp	r3, #12
 8003d1e:	f000 8083 	beq.w	8003e28 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	69db      	ldr	r3, [r3, #28]
 8003d26:	2b02      	cmp	r3, #2
 8003d28:	d15e      	bne.n	8003de8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d2a:	4b09      	ldr	r3, [pc, #36]	@ (8003d50 <HAL_RCC_OscConfig+0x4b8>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a08      	ldr	r2, [pc, #32]	@ (8003d50 <HAL_RCC_OscConfig+0x4b8>)
 8003d30:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d36:	f7fe fefb 	bl	8002b30 <HAL_GetTick>
 8003d3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d3c:	e00c      	b.n	8003d58 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d3e:	f7fe fef7 	bl	8002b30 <HAL_GetTick>
 8003d42:	4602      	mov	r2, r0
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	1ad3      	subs	r3, r2, r3
 8003d48:	2b02      	cmp	r3, #2
 8003d4a:	d905      	bls.n	8003d58 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003d4c:	2303      	movs	r3, #3
 8003d4e:	e0ab      	b.n	8003ea8 <HAL_RCC_OscConfig+0x610>
 8003d50:	40021000 	.word	0x40021000
 8003d54:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d58:	4b55      	ldr	r3, [pc, #340]	@ (8003eb0 <HAL_RCC_OscConfig+0x618>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d1ec      	bne.n	8003d3e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d64:	4b52      	ldr	r3, [pc, #328]	@ (8003eb0 <HAL_RCC_OscConfig+0x618>)
 8003d66:	68da      	ldr	r2, [r3, #12]
 8003d68:	4b52      	ldr	r3, [pc, #328]	@ (8003eb4 <HAL_RCC_OscConfig+0x61c>)
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	687a      	ldr	r2, [r7, #4]
 8003d6e:	6a11      	ldr	r1, [r2, #32]
 8003d70:	687a      	ldr	r2, [r7, #4]
 8003d72:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d74:	3a01      	subs	r2, #1
 8003d76:	0112      	lsls	r2, r2, #4
 8003d78:	4311      	orrs	r1, r2
 8003d7a:	687a      	ldr	r2, [r7, #4]
 8003d7c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003d7e:	0212      	lsls	r2, r2, #8
 8003d80:	4311      	orrs	r1, r2
 8003d82:	687a      	ldr	r2, [r7, #4]
 8003d84:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003d86:	0852      	lsrs	r2, r2, #1
 8003d88:	3a01      	subs	r2, #1
 8003d8a:	0552      	lsls	r2, r2, #21
 8003d8c:	4311      	orrs	r1, r2
 8003d8e:	687a      	ldr	r2, [r7, #4]
 8003d90:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003d92:	0852      	lsrs	r2, r2, #1
 8003d94:	3a01      	subs	r2, #1
 8003d96:	0652      	lsls	r2, r2, #25
 8003d98:	4311      	orrs	r1, r2
 8003d9a:	687a      	ldr	r2, [r7, #4]
 8003d9c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003d9e:	06d2      	lsls	r2, r2, #27
 8003da0:	430a      	orrs	r2, r1
 8003da2:	4943      	ldr	r1, [pc, #268]	@ (8003eb0 <HAL_RCC_OscConfig+0x618>)
 8003da4:	4313      	orrs	r3, r2
 8003da6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003da8:	4b41      	ldr	r3, [pc, #260]	@ (8003eb0 <HAL_RCC_OscConfig+0x618>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a40      	ldr	r2, [pc, #256]	@ (8003eb0 <HAL_RCC_OscConfig+0x618>)
 8003dae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003db2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003db4:	4b3e      	ldr	r3, [pc, #248]	@ (8003eb0 <HAL_RCC_OscConfig+0x618>)
 8003db6:	68db      	ldr	r3, [r3, #12]
 8003db8:	4a3d      	ldr	r2, [pc, #244]	@ (8003eb0 <HAL_RCC_OscConfig+0x618>)
 8003dba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003dbe:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dc0:	f7fe feb6 	bl	8002b30 <HAL_GetTick>
 8003dc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dc6:	e008      	b.n	8003dda <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dc8:	f7fe feb2 	bl	8002b30 <HAL_GetTick>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	1ad3      	subs	r3, r2, r3
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d901      	bls.n	8003dda <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	e066      	b.n	8003ea8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dda:	4b35      	ldr	r3, [pc, #212]	@ (8003eb0 <HAL_RCC_OscConfig+0x618>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d0f0      	beq.n	8003dc8 <HAL_RCC_OscConfig+0x530>
 8003de6:	e05e      	b.n	8003ea6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003de8:	4b31      	ldr	r3, [pc, #196]	@ (8003eb0 <HAL_RCC_OscConfig+0x618>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a30      	ldr	r2, [pc, #192]	@ (8003eb0 <HAL_RCC_OscConfig+0x618>)
 8003dee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003df2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003df4:	f7fe fe9c 	bl	8002b30 <HAL_GetTick>
 8003df8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003dfa:	e008      	b.n	8003e0e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dfc:	f7fe fe98 	bl	8002b30 <HAL_GetTick>
 8003e00:	4602      	mov	r2, r0
 8003e02:	693b      	ldr	r3, [r7, #16]
 8003e04:	1ad3      	subs	r3, r2, r3
 8003e06:	2b02      	cmp	r3, #2
 8003e08:	d901      	bls.n	8003e0e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003e0a:	2303      	movs	r3, #3
 8003e0c:	e04c      	b.n	8003ea8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e0e:	4b28      	ldr	r3, [pc, #160]	@ (8003eb0 <HAL_RCC_OscConfig+0x618>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d1f0      	bne.n	8003dfc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003e1a:	4b25      	ldr	r3, [pc, #148]	@ (8003eb0 <HAL_RCC_OscConfig+0x618>)
 8003e1c:	68da      	ldr	r2, [r3, #12]
 8003e1e:	4924      	ldr	r1, [pc, #144]	@ (8003eb0 <HAL_RCC_OscConfig+0x618>)
 8003e20:	4b25      	ldr	r3, [pc, #148]	@ (8003eb8 <HAL_RCC_OscConfig+0x620>)
 8003e22:	4013      	ands	r3, r2
 8003e24:	60cb      	str	r3, [r1, #12]
 8003e26:	e03e      	b.n	8003ea6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	69db      	ldr	r3, [r3, #28]
 8003e2c:	2b01      	cmp	r3, #1
 8003e2e:	d101      	bne.n	8003e34 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	e039      	b.n	8003ea8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003e34:	4b1e      	ldr	r3, [pc, #120]	@ (8003eb0 <HAL_RCC_OscConfig+0x618>)
 8003e36:	68db      	ldr	r3, [r3, #12]
 8003e38:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	f003 0203 	and.w	r2, r3, #3
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6a1b      	ldr	r3, [r3, #32]
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d12c      	bne.n	8003ea2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e52:	3b01      	subs	r3, #1
 8003e54:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e56:	429a      	cmp	r2, r3
 8003e58:	d123      	bne.n	8003ea2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e64:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e66:	429a      	cmp	r2, r3
 8003e68:	d11b      	bne.n	8003ea2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e74:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e76:	429a      	cmp	r2, r3
 8003e78:	d113      	bne.n	8003ea2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e84:	085b      	lsrs	r3, r3, #1
 8003e86:	3b01      	subs	r3, #1
 8003e88:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d109      	bne.n	8003ea2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e98:	085b      	lsrs	r3, r3, #1
 8003e9a:	3b01      	subs	r3, #1
 8003e9c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e9e:	429a      	cmp	r2, r3
 8003ea0:	d001      	beq.n	8003ea6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e000      	b.n	8003ea8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003ea6:	2300      	movs	r3, #0
}
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	3720      	adds	r7, #32
 8003eac:	46bd      	mov	sp, r7
 8003eae:	bd80      	pop	{r7, pc}
 8003eb0:	40021000 	.word	0x40021000
 8003eb4:	019f800c 	.word	0x019f800c
 8003eb8:	feeefffc 	.word	0xfeeefffc

08003ebc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b086      	sub	sp, #24
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
 8003ec4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d101      	bne.n	8003ed4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	e11e      	b.n	8004112 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ed4:	4b91      	ldr	r3, [pc, #580]	@ (800411c <HAL_RCC_ClockConfig+0x260>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f003 030f 	and.w	r3, r3, #15
 8003edc:	683a      	ldr	r2, [r7, #0]
 8003ede:	429a      	cmp	r2, r3
 8003ee0:	d910      	bls.n	8003f04 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ee2:	4b8e      	ldr	r3, [pc, #568]	@ (800411c <HAL_RCC_ClockConfig+0x260>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f023 020f 	bic.w	r2, r3, #15
 8003eea:	498c      	ldr	r1, [pc, #560]	@ (800411c <HAL_RCC_ClockConfig+0x260>)
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ef2:	4b8a      	ldr	r3, [pc, #552]	@ (800411c <HAL_RCC_ClockConfig+0x260>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f003 030f 	and.w	r3, r3, #15
 8003efa:	683a      	ldr	r2, [r7, #0]
 8003efc:	429a      	cmp	r2, r3
 8003efe:	d001      	beq.n	8003f04 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	e106      	b.n	8004112 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f003 0301 	and.w	r3, r3, #1
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d073      	beq.n	8003ff8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	2b03      	cmp	r3, #3
 8003f16:	d129      	bne.n	8003f6c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f18:	4b81      	ldr	r3, [pc, #516]	@ (8004120 <HAL_RCC_ClockConfig+0x264>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d101      	bne.n	8003f28 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003f24:	2301      	movs	r3, #1
 8003f26:	e0f4      	b.n	8004112 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003f28:	f000 f99e 	bl	8004268 <RCC_GetSysClockFreqFromPLLSource>
 8003f2c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003f2e:	693b      	ldr	r3, [r7, #16]
 8003f30:	4a7c      	ldr	r2, [pc, #496]	@ (8004124 <HAL_RCC_ClockConfig+0x268>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d93f      	bls.n	8003fb6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003f36:	4b7a      	ldr	r3, [pc, #488]	@ (8004120 <HAL_RCC_ClockConfig+0x264>)
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d009      	beq.n	8003f56 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d033      	beq.n	8003fb6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d12f      	bne.n	8003fb6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003f56:	4b72      	ldr	r3, [pc, #456]	@ (8004120 <HAL_RCC_ClockConfig+0x264>)
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003f5e:	4a70      	ldr	r2, [pc, #448]	@ (8004120 <HAL_RCC_ClockConfig+0x264>)
 8003f60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f64:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003f66:	2380      	movs	r3, #128	@ 0x80
 8003f68:	617b      	str	r3, [r7, #20]
 8003f6a:	e024      	b.n	8003fb6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	2b02      	cmp	r3, #2
 8003f72:	d107      	bne.n	8003f84 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f74:	4b6a      	ldr	r3, [pc, #424]	@ (8004120 <HAL_RCC_ClockConfig+0x264>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d109      	bne.n	8003f94 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	e0c6      	b.n	8004112 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f84:	4b66      	ldr	r3, [pc, #408]	@ (8004120 <HAL_RCC_ClockConfig+0x264>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d101      	bne.n	8003f94 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e0be      	b.n	8004112 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003f94:	f000 f8ce 	bl	8004134 <HAL_RCC_GetSysClockFreq>
 8003f98:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003f9a:	693b      	ldr	r3, [r7, #16]
 8003f9c:	4a61      	ldr	r2, [pc, #388]	@ (8004124 <HAL_RCC_ClockConfig+0x268>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d909      	bls.n	8003fb6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003fa2:	4b5f      	ldr	r3, [pc, #380]	@ (8004120 <HAL_RCC_ClockConfig+0x264>)
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003faa:	4a5d      	ldr	r2, [pc, #372]	@ (8004120 <HAL_RCC_ClockConfig+0x264>)
 8003fac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fb0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003fb2:	2380      	movs	r3, #128	@ 0x80
 8003fb4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003fb6:	4b5a      	ldr	r3, [pc, #360]	@ (8004120 <HAL_RCC_ClockConfig+0x264>)
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	f023 0203 	bic.w	r2, r3, #3
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	4957      	ldr	r1, [pc, #348]	@ (8004120 <HAL_RCC_ClockConfig+0x264>)
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fc8:	f7fe fdb2 	bl	8002b30 <HAL_GetTick>
 8003fcc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fce:	e00a      	b.n	8003fe6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fd0:	f7fe fdae 	bl	8002b30 <HAL_GetTick>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	1ad3      	subs	r3, r2, r3
 8003fda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d901      	bls.n	8003fe6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003fe2:	2303      	movs	r3, #3
 8003fe4:	e095      	b.n	8004112 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fe6:	4b4e      	ldr	r3, [pc, #312]	@ (8004120 <HAL_RCC_ClockConfig+0x264>)
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	f003 020c 	and.w	r2, r3, #12
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d1eb      	bne.n	8003fd0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f003 0302 	and.w	r3, r3, #2
 8004000:	2b00      	cmp	r3, #0
 8004002:	d023      	beq.n	800404c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f003 0304 	and.w	r3, r3, #4
 800400c:	2b00      	cmp	r3, #0
 800400e:	d005      	beq.n	800401c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004010:	4b43      	ldr	r3, [pc, #268]	@ (8004120 <HAL_RCC_ClockConfig+0x264>)
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	4a42      	ldr	r2, [pc, #264]	@ (8004120 <HAL_RCC_ClockConfig+0x264>)
 8004016:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800401a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f003 0308 	and.w	r3, r3, #8
 8004024:	2b00      	cmp	r3, #0
 8004026:	d007      	beq.n	8004038 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004028:	4b3d      	ldr	r3, [pc, #244]	@ (8004120 <HAL_RCC_ClockConfig+0x264>)
 800402a:	689b      	ldr	r3, [r3, #8]
 800402c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004030:	4a3b      	ldr	r2, [pc, #236]	@ (8004120 <HAL_RCC_ClockConfig+0x264>)
 8004032:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004036:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004038:	4b39      	ldr	r3, [pc, #228]	@ (8004120 <HAL_RCC_ClockConfig+0x264>)
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	689b      	ldr	r3, [r3, #8]
 8004044:	4936      	ldr	r1, [pc, #216]	@ (8004120 <HAL_RCC_ClockConfig+0x264>)
 8004046:	4313      	orrs	r3, r2
 8004048:	608b      	str	r3, [r1, #8]
 800404a:	e008      	b.n	800405e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800404c:	697b      	ldr	r3, [r7, #20]
 800404e:	2b80      	cmp	r3, #128	@ 0x80
 8004050:	d105      	bne.n	800405e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004052:	4b33      	ldr	r3, [pc, #204]	@ (8004120 <HAL_RCC_ClockConfig+0x264>)
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	4a32      	ldr	r2, [pc, #200]	@ (8004120 <HAL_RCC_ClockConfig+0x264>)
 8004058:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800405c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800405e:	4b2f      	ldr	r3, [pc, #188]	@ (800411c <HAL_RCC_ClockConfig+0x260>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f003 030f 	and.w	r3, r3, #15
 8004066:	683a      	ldr	r2, [r7, #0]
 8004068:	429a      	cmp	r2, r3
 800406a:	d21d      	bcs.n	80040a8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800406c:	4b2b      	ldr	r3, [pc, #172]	@ (800411c <HAL_RCC_ClockConfig+0x260>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f023 020f 	bic.w	r2, r3, #15
 8004074:	4929      	ldr	r1, [pc, #164]	@ (800411c <HAL_RCC_ClockConfig+0x260>)
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	4313      	orrs	r3, r2
 800407a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800407c:	f7fe fd58 	bl	8002b30 <HAL_GetTick>
 8004080:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004082:	e00a      	b.n	800409a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004084:	f7fe fd54 	bl	8002b30 <HAL_GetTick>
 8004088:	4602      	mov	r2, r0
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	1ad3      	subs	r3, r2, r3
 800408e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004092:	4293      	cmp	r3, r2
 8004094:	d901      	bls.n	800409a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004096:	2303      	movs	r3, #3
 8004098:	e03b      	b.n	8004112 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800409a:	4b20      	ldr	r3, [pc, #128]	@ (800411c <HAL_RCC_ClockConfig+0x260>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 030f 	and.w	r3, r3, #15
 80040a2:	683a      	ldr	r2, [r7, #0]
 80040a4:	429a      	cmp	r2, r3
 80040a6:	d1ed      	bne.n	8004084 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f003 0304 	and.w	r3, r3, #4
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d008      	beq.n	80040c6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80040b4:	4b1a      	ldr	r3, [pc, #104]	@ (8004120 <HAL_RCC_ClockConfig+0x264>)
 80040b6:	689b      	ldr	r3, [r3, #8]
 80040b8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	4917      	ldr	r1, [pc, #92]	@ (8004120 <HAL_RCC_ClockConfig+0x264>)
 80040c2:	4313      	orrs	r3, r2
 80040c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f003 0308 	and.w	r3, r3, #8
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d009      	beq.n	80040e6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80040d2:	4b13      	ldr	r3, [pc, #76]	@ (8004120 <HAL_RCC_ClockConfig+0x264>)
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	691b      	ldr	r3, [r3, #16]
 80040de:	00db      	lsls	r3, r3, #3
 80040e0:	490f      	ldr	r1, [pc, #60]	@ (8004120 <HAL_RCC_ClockConfig+0x264>)
 80040e2:	4313      	orrs	r3, r2
 80040e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80040e6:	f000 f825 	bl	8004134 <HAL_RCC_GetSysClockFreq>
 80040ea:	4602      	mov	r2, r0
 80040ec:	4b0c      	ldr	r3, [pc, #48]	@ (8004120 <HAL_RCC_ClockConfig+0x264>)
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	091b      	lsrs	r3, r3, #4
 80040f2:	f003 030f 	and.w	r3, r3, #15
 80040f6:	490c      	ldr	r1, [pc, #48]	@ (8004128 <HAL_RCC_ClockConfig+0x26c>)
 80040f8:	5ccb      	ldrb	r3, [r1, r3]
 80040fa:	f003 031f 	and.w	r3, r3, #31
 80040fe:	fa22 f303 	lsr.w	r3, r2, r3
 8004102:	4a0a      	ldr	r2, [pc, #40]	@ (800412c <HAL_RCC_ClockConfig+0x270>)
 8004104:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004106:	4b0a      	ldr	r3, [pc, #40]	@ (8004130 <HAL_RCC_ClockConfig+0x274>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4618      	mov	r0, r3
 800410c:	f7fe fcc4 	bl	8002a98 <HAL_InitTick>
 8004110:	4603      	mov	r3, r0
}
 8004112:	4618      	mov	r0, r3
 8004114:	3718      	adds	r7, #24
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}
 800411a:	bf00      	nop
 800411c:	40022000 	.word	0x40022000
 8004120:	40021000 	.word	0x40021000
 8004124:	04c4b400 	.word	0x04c4b400
 8004128:	08008c80 	.word	0x08008c80
 800412c:	20000200 	.word	0x20000200
 8004130:	20000204 	.word	0x20000204

08004134 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004134:	b480      	push	{r7}
 8004136:	b087      	sub	sp, #28
 8004138:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800413a:	4b2c      	ldr	r3, [pc, #176]	@ (80041ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	f003 030c 	and.w	r3, r3, #12
 8004142:	2b04      	cmp	r3, #4
 8004144:	d102      	bne.n	800414c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004146:	4b2a      	ldr	r3, [pc, #168]	@ (80041f0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004148:	613b      	str	r3, [r7, #16]
 800414a:	e047      	b.n	80041dc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800414c:	4b27      	ldr	r3, [pc, #156]	@ (80041ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	f003 030c 	and.w	r3, r3, #12
 8004154:	2b08      	cmp	r3, #8
 8004156:	d102      	bne.n	800415e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004158:	4b26      	ldr	r3, [pc, #152]	@ (80041f4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800415a:	613b      	str	r3, [r7, #16]
 800415c:	e03e      	b.n	80041dc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800415e:	4b23      	ldr	r3, [pc, #140]	@ (80041ec <HAL_RCC_GetSysClockFreq+0xb8>)
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	f003 030c 	and.w	r3, r3, #12
 8004166:	2b0c      	cmp	r3, #12
 8004168:	d136      	bne.n	80041d8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800416a:	4b20      	ldr	r3, [pc, #128]	@ (80041ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800416c:	68db      	ldr	r3, [r3, #12]
 800416e:	f003 0303 	and.w	r3, r3, #3
 8004172:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004174:	4b1d      	ldr	r3, [pc, #116]	@ (80041ec <HAL_RCC_GetSysClockFreq+0xb8>)
 8004176:	68db      	ldr	r3, [r3, #12]
 8004178:	091b      	lsrs	r3, r3, #4
 800417a:	f003 030f 	and.w	r3, r3, #15
 800417e:	3301      	adds	r3, #1
 8004180:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	2b03      	cmp	r3, #3
 8004186:	d10c      	bne.n	80041a2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004188:	4a1a      	ldr	r2, [pc, #104]	@ (80041f4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004190:	4a16      	ldr	r2, [pc, #88]	@ (80041ec <HAL_RCC_GetSysClockFreq+0xb8>)
 8004192:	68d2      	ldr	r2, [r2, #12]
 8004194:	0a12      	lsrs	r2, r2, #8
 8004196:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800419a:	fb02 f303 	mul.w	r3, r2, r3
 800419e:	617b      	str	r3, [r7, #20]
      break;
 80041a0:	e00c      	b.n	80041bc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80041a2:	4a13      	ldr	r2, [pc, #76]	@ (80041f0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80041aa:	4a10      	ldr	r2, [pc, #64]	@ (80041ec <HAL_RCC_GetSysClockFreq+0xb8>)
 80041ac:	68d2      	ldr	r2, [r2, #12]
 80041ae:	0a12      	lsrs	r2, r2, #8
 80041b0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80041b4:	fb02 f303 	mul.w	r3, r2, r3
 80041b8:	617b      	str	r3, [r7, #20]
      break;
 80041ba:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80041bc:	4b0b      	ldr	r3, [pc, #44]	@ (80041ec <HAL_RCC_GetSysClockFreq+0xb8>)
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	0e5b      	lsrs	r3, r3, #25
 80041c2:	f003 0303 	and.w	r3, r3, #3
 80041c6:	3301      	adds	r3, #1
 80041c8:	005b      	lsls	r3, r3, #1
 80041ca:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80041cc:	697a      	ldr	r2, [r7, #20]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80041d4:	613b      	str	r3, [r7, #16]
 80041d6:	e001      	b.n	80041dc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80041d8:	2300      	movs	r3, #0
 80041da:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80041dc:	693b      	ldr	r3, [r7, #16]
}
 80041de:	4618      	mov	r0, r3
 80041e0:	371c      	adds	r7, #28
 80041e2:	46bd      	mov	sp, r7
 80041e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e8:	4770      	bx	lr
 80041ea:	bf00      	nop
 80041ec:	40021000 	.word	0x40021000
 80041f0:	00f42400 	.word	0x00f42400
 80041f4:	016e3600 	.word	0x016e3600

080041f8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041f8:	b480      	push	{r7}
 80041fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80041fc:	4b03      	ldr	r3, [pc, #12]	@ (800420c <HAL_RCC_GetHCLKFreq+0x14>)
 80041fe:	681b      	ldr	r3, [r3, #0]
}
 8004200:	4618      	mov	r0, r3
 8004202:	46bd      	mov	sp, r7
 8004204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004208:	4770      	bx	lr
 800420a:	bf00      	nop
 800420c:	20000200 	.word	0x20000200

08004210 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004214:	f7ff fff0 	bl	80041f8 <HAL_RCC_GetHCLKFreq>
 8004218:	4602      	mov	r2, r0
 800421a:	4b06      	ldr	r3, [pc, #24]	@ (8004234 <HAL_RCC_GetPCLK1Freq+0x24>)
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	0a1b      	lsrs	r3, r3, #8
 8004220:	f003 0307 	and.w	r3, r3, #7
 8004224:	4904      	ldr	r1, [pc, #16]	@ (8004238 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004226:	5ccb      	ldrb	r3, [r1, r3]
 8004228:	f003 031f 	and.w	r3, r3, #31
 800422c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004230:	4618      	mov	r0, r3
 8004232:	bd80      	pop	{r7, pc}
 8004234:	40021000 	.word	0x40021000
 8004238:	08008c90 	.word	0x08008c90

0800423c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004240:	f7ff ffda 	bl	80041f8 <HAL_RCC_GetHCLKFreq>
 8004244:	4602      	mov	r2, r0
 8004246:	4b06      	ldr	r3, [pc, #24]	@ (8004260 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004248:	689b      	ldr	r3, [r3, #8]
 800424a:	0adb      	lsrs	r3, r3, #11
 800424c:	f003 0307 	and.w	r3, r3, #7
 8004250:	4904      	ldr	r1, [pc, #16]	@ (8004264 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004252:	5ccb      	ldrb	r3, [r1, r3]
 8004254:	f003 031f 	and.w	r3, r3, #31
 8004258:	fa22 f303 	lsr.w	r3, r2, r3
}
 800425c:	4618      	mov	r0, r3
 800425e:	bd80      	pop	{r7, pc}
 8004260:	40021000 	.word	0x40021000
 8004264:	08008c90 	.word	0x08008c90

08004268 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004268:	b480      	push	{r7}
 800426a:	b087      	sub	sp, #28
 800426c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800426e:	4b1e      	ldr	r3, [pc, #120]	@ (80042e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004270:	68db      	ldr	r3, [r3, #12]
 8004272:	f003 0303 	and.w	r3, r3, #3
 8004276:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004278:	4b1b      	ldr	r3, [pc, #108]	@ (80042e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800427a:	68db      	ldr	r3, [r3, #12]
 800427c:	091b      	lsrs	r3, r3, #4
 800427e:	f003 030f 	and.w	r3, r3, #15
 8004282:	3301      	adds	r3, #1
 8004284:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	2b03      	cmp	r3, #3
 800428a:	d10c      	bne.n	80042a6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800428c:	4a17      	ldr	r2, [pc, #92]	@ (80042ec <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	fbb2 f3f3 	udiv	r3, r2, r3
 8004294:	4a14      	ldr	r2, [pc, #80]	@ (80042e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004296:	68d2      	ldr	r2, [r2, #12]
 8004298:	0a12      	lsrs	r2, r2, #8
 800429a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800429e:	fb02 f303 	mul.w	r3, r2, r3
 80042a2:	617b      	str	r3, [r7, #20]
    break;
 80042a4:	e00c      	b.n	80042c0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80042a6:	4a12      	ldr	r2, [pc, #72]	@ (80042f0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80042ae:	4a0e      	ldr	r2, [pc, #56]	@ (80042e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80042b0:	68d2      	ldr	r2, [r2, #12]
 80042b2:	0a12      	lsrs	r2, r2, #8
 80042b4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80042b8:	fb02 f303 	mul.w	r3, r2, r3
 80042bc:	617b      	str	r3, [r7, #20]
    break;
 80042be:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80042c0:	4b09      	ldr	r3, [pc, #36]	@ (80042e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80042c2:	68db      	ldr	r3, [r3, #12]
 80042c4:	0e5b      	lsrs	r3, r3, #25
 80042c6:	f003 0303 	and.w	r3, r3, #3
 80042ca:	3301      	adds	r3, #1
 80042cc:	005b      	lsls	r3, r3, #1
 80042ce:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80042d0:	697a      	ldr	r2, [r7, #20]
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80042d8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80042da:	687b      	ldr	r3, [r7, #4]
}
 80042dc:	4618      	mov	r0, r3
 80042de:	371c      	adds	r7, #28
 80042e0:	46bd      	mov	sp, r7
 80042e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e6:	4770      	bx	lr
 80042e8:	40021000 	.word	0x40021000
 80042ec:	016e3600 	.word	0x016e3600
 80042f0:	00f42400 	.word	0x00f42400

080042f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b086      	sub	sp, #24
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80042fc:	2300      	movs	r3, #0
 80042fe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004300:	2300      	movs	r3, #0
 8004302:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800430c:	2b00      	cmp	r3, #0
 800430e:	f000 8098 	beq.w	8004442 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004312:	2300      	movs	r3, #0
 8004314:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004316:	4b43      	ldr	r3, [pc, #268]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004318:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800431a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800431e:	2b00      	cmp	r3, #0
 8004320:	d10d      	bne.n	800433e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004322:	4b40      	ldr	r3, [pc, #256]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004324:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004326:	4a3f      	ldr	r2, [pc, #252]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004328:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800432c:	6593      	str	r3, [r2, #88]	@ 0x58
 800432e:	4b3d      	ldr	r3, [pc, #244]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004330:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004332:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004336:	60bb      	str	r3, [r7, #8]
 8004338:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800433a:	2301      	movs	r3, #1
 800433c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800433e:	4b3a      	ldr	r3, [pc, #232]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a39      	ldr	r2, [pc, #228]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004344:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004348:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800434a:	f7fe fbf1 	bl	8002b30 <HAL_GetTick>
 800434e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004350:	e009      	b.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004352:	f7fe fbed 	bl	8002b30 <HAL_GetTick>
 8004356:	4602      	mov	r2, r0
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	1ad3      	subs	r3, r2, r3
 800435c:	2b02      	cmp	r3, #2
 800435e:	d902      	bls.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004360:	2303      	movs	r3, #3
 8004362:	74fb      	strb	r3, [r7, #19]
        break;
 8004364:	e005      	b.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004366:	4b30      	ldr	r3, [pc, #192]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800436e:	2b00      	cmp	r3, #0
 8004370:	d0ef      	beq.n	8004352 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004372:	7cfb      	ldrb	r3, [r7, #19]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d159      	bne.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004378:	4b2a      	ldr	r3, [pc, #168]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800437a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800437e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004382:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d01e      	beq.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800438e:	697a      	ldr	r2, [r7, #20]
 8004390:	429a      	cmp	r2, r3
 8004392:	d019      	beq.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004394:	4b23      	ldr	r3, [pc, #140]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004396:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800439a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800439e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80043a0:	4b20      	ldr	r3, [pc, #128]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043a6:	4a1f      	ldr	r2, [pc, #124]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80043b0:	4b1c      	ldr	r3, [pc, #112]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043b6:	4a1b      	ldr	r2, [pc, #108]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80043c0:	4a18      	ldr	r2, [pc, #96]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	f003 0301 	and.w	r3, r3, #1
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d016      	beq.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043d2:	f7fe fbad 	bl	8002b30 <HAL_GetTick>
 80043d6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043d8:	e00b      	b.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043da:	f7fe fba9 	bl	8002b30 <HAL_GetTick>
 80043de:	4602      	mov	r2, r0
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	1ad3      	subs	r3, r2, r3
 80043e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d902      	bls.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80043ec:	2303      	movs	r3, #3
 80043ee:	74fb      	strb	r3, [r7, #19]
            break;
 80043f0:	e006      	b.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043f2:	4b0c      	ldr	r3, [pc, #48]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043f8:	f003 0302 	and.w	r3, r3, #2
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d0ec      	beq.n	80043da <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004400:	7cfb      	ldrb	r3, [r7, #19]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d10b      	bne.n	800441e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004406:	4b07      	ldr	r3, [pc, #28]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004408:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800440c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004414:	4903      	ldr	r1, [pc, #12]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004416:	4313      	orrs	r3, r2
 8004418:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800441c:	e008      	b.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800441e:	7cfb      	ldrb	r3, [r7, #19]
 8004420:	74bb      	strb	r3, [r7, #18]
 8004422:	e005      	b.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004424:	40021000 	.word	0x40021000
 8004428:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800442c:	7cfb      	ldrb	r3, [r7, #19]
 800442e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004430:	7c7b      	ldrb	r3, [r7, #17]
 8004432:	2b01      	cmp	r3, #1
 8004434:	d105      	bne.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004436:	4ba7      	ldr	r3, [pc, #668]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004438:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800443a:	4aa6      	ldr	r2, [pc, #664]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800443c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004440:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f003 0301 	and.w	r3, r3, #1
 800444a:	2b00      	cmp	r3, #0
 800444c:	d00a      	beq.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800444e:	4ba1      	ldr	r3, [pc, #644]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004450:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004454:	f023 0203 	bic.w	r2, r3, #3
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	499d      	ldr	r1, [pc, #628]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800445e:	4313      	orrs	r3, r2
 8004460:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f003 0302 	and.w	r3, r3, #2
 800446c:	2b00      	cmp	r3, #0
 800446e:	d00a      	beq.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004470:	4b98      	ldr	r3, [pc, #608]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004472:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004476:	f023 020c 	bic.w	r2, r3, #12
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	4995      	ldr	r1, [pc, #596]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004480:	4313      	orrs	r3, r2
 8004482:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 0304 	and.w	r3, r3, #4
 800448e:	2b00      	cmp	r3, #0
 8004490:	d00a      	beq.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004492:	4b90      	ldr	r3, [pc, #576]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004494:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004498:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	498c      	ldr	r1, [pc, #560]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044a2:	4313      	orrs	r3, r2
 80044a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f003 0308 	and.w	r3, r3, #8
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d00a      	beq.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80044b4:	4b87      	ldr	r3, [pc, #540]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044ba:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	691b      	ldr	r3, [r3, #16]
 80044c2:	4984      	ldr	r1, [pc, #528]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044c4:	4313      	orrs	r3, r2
 80044c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f003 0310 	and.w	r3, r3, #16
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d00a      	beq.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80044d6:	4b7f      	ldr	r3, [pc, #508]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044dc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	695b      	ldr	r3, [r3, #20]
 80044e4:	497b      	ldr	r1, [pc, #492]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044e6:	4313      	orrs	r3, r2
 80044e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f003 0320 	and.w	r3, r3, #32
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d00a      	beq.n	800450e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80044f8:	4b76      	ldr	r3, [pc, #472]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044fe:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	699b      	ldr	r3, [r3, #24]
 8004506:	4973      	ldr	r1, [pc, #460]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004508:	4313      	orrs	r3, r2
 800450a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004516:	2b00      	cmp	r3, #0
 8004518:	d00a      	beq.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800451a:	4b6e      	ldr	r3, [pc, #440]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800451c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004520:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	69db      	ldr	r3, [r3, #28]
 8004528:	496a      	ldr	r1, [pc, #424]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800452a:	4313      	orrs	r3, r2
 800452c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004538:	2b00      	cmp	r3, #0
 800453a:	d00a      	beq.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800453c:	4b65      	ldr	r3, [pc, #404]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800453e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004542:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6a1b      	ldr	r3, [r3, #32]
 800454a:	4962      	ldr	r1, [pc, #392]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800454c:	4313      	orrs	r3, r2
 800454e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800455a:	2b00      	cmp	r3, #0
 800455c:	d00a      	beq.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800455e:	4b5d      	ldr	r3, [pc, #372]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004560:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004564:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800456c:	4959      	ldr	r1, [pc, #356]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800456e:	4313      	orrs	r3, r2
 8004570:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800457c:	2b00      	cmp	r3, #0
 800457e:	d00a      	beq.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004580:	4b54      	ldr	r3, [pc, #336]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004582:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004586:	f023 0203 	bic.w	r2, r3, #3
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800458e:	4951      	ldr	r1, [pc, #324]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004590:	4313      	orrs	r3, r2
 8004592:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d00a      	beq.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80045a2:	4b4c      	ldr	r3, [pc, #304]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045a8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045b0:	4948      	ldr	r1, [pc, #288]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045b2:	4313      	orrs	r3, r2
 80045b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d015      	beq.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80045c4:	4b43      	ldr	r3, [pc, #268]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045ca:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045d2:	4940      	ldr	r1, [pc, #256]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045d4:	4313      	orrs	r3, r2
 80045d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80045e2:	d105      	bne.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045e4:	4b3b      	ldr	r3, [pc, #236]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045e6:	68db      	ldr	r3, [r3, #12]
 80045e8:	4a3a      	ldr	r2, [pc, #232]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80045ee:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d015      	beq.n	8004628 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80045fc:	4b35      	ldr	r3, [pc, #212]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004602:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800460a:	4932      	ldr	r1, [pc, #200]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800460c:	4313      	orrs	r3, r2
 800460e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004616:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800461a:	d105      	bne.n	8004628 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800461c:	4b2d      	ldr	r3, [pc, #180]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800461e:	68db      	ldr	r3, [r3, #12]
 8004620:	4a2c      	ldr	r2, [pc, #176]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004622:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004626:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004630:	2b00      	cmp	r3, #0
 8004632:	d015      	beq.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004634:	4b27      	ldr	r3, [pc, #156]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004636:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800463a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004642:	4924      	ldr	r1, [pc, #144]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004644:	4313      	orrs	r3, r2
 8004646:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800464e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004652:	d105      	bne.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004654:	4b1f      	ldr	r3, [pc, #124]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004656:	68db      	ldr	r3, [r3, #12]
 8004658:	4a1e      	ldr	r2, [pc, #120]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800465a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800465e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004668:	2b00      	cmp	r3, #0
 800466a:	d015      	beq.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800466c:	4b19      	ldr	r3, [pc, #100]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800466e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004672:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800467a:	4916      	ldr	r1, [pc, #88]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800467c:	4313      	orrs	r3, r2
 800467e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004686:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800468a:	d105      	bne.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800468c:	4b11      	ldr	r3, [pc, #68]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800468e:	68db      	ldr	r3, [r3, #12]
 8004690:	4a10      	ldr	r2, [pc, #64]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004692:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004696:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d019      	beq.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80046a4:	4b0b      	ldr	r3, [pc, #44]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046aa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046b2:	4908      	ldr	r1, [pc, #32]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046b4:	4313      	orrs	r3, r2
 80046b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80046c2:	d109      	bne.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046c4:	4b03      	ldr	r3, [pc, #12]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046c6:	68db      	ldr	r3, [r3, #12]
 80046c8:	4a02      	ldr	r2, [pc, #8]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80046ce:	60d3      	str	r3, [r2, #12]
 80046d0:	e002      	b.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80046d2:	bf00      	nop
 80046d4:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d015      	beq.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80046e4:	4b29      	ldr	r3, [pc, #164]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80046e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046ea:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046f2:	4926      	ldr	r1, [pc, #152]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80046f4:	4313      	orrs	r3, r2
 80046f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004702:	d105      	bne.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004704:	4b21      	ldr	r3, [pc, #132]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004706:	68db      	ldr	r3, [r3, #12]
 8004708:	4a20      	ldr	r2, [pc, #128]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800470a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800470e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004718:	2b00      	cmp	r3, #0
 800471a:	d015      	beq.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800471c:	4b1b      	ldr	r3, [pc, #108]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800471e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004722:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800472a:	4918      	ldr	r1, [pc, #96]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800472c:	4313      	orrs	r3, r2
 800472e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004736:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800473a:	d105      	bne.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800473c:	4b13      	ldr	r3, [pc, #76]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800473e:	68db      	ldr	r3, [r3, #12]
 8004740:	4a12      	ldr	r2, [pc, #72]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004742:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004746:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004750:	2b00      	cmp	r3, #0
 8004752:	d015      	beq.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004754:	4b0d      	ldr	r3, [pc, #52]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004756:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800475a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004762:	490a      	ldr	r1, [pc, #40]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004764:	4313      	orrs	r3, r2
 8004766:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800476e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004772:	d105      	bne.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004774:	4b05      	ldr	r3, [pc, #20]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004776:	68db      	ldr	r3, [r3, #12]
 8004778:	4a04      	ldr	r2, [pc, #16]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800477a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800477e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004780:	7cbb      	ldrb	r3, [r7, #18]
}
 8004782:	4618      	mov	r0, r3
 8004784:	3718      	adds	r7, #24
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}
 800478a:	bf00      	nop
 800478c:	40021000 	.word	0x40021000

08004790 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b082      	sub	sp, #8
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d101      	bne.n	80047a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800479e:	2301      	movs	r3, #1
 80047a0:	e054      	b.n	800484c <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047a8:	b2db      	uxtb	r3, r3
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d111      	bne.n	80047d2 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2200      	movs	r2, #0
 80047b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80047b6:	6878      	ldr	r0, [r7, #4]
 80047b8:	f001 ffe0 	bl	800677c <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d102      	bne.n	80047ca <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	4a23      	ldr	r2, [pc, #140]	@ (8004854 <HAL_TIM_Base_Init+0xc4>)
 80047c8:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047ce:	6878      	ldr	r0, [r7, #4]
 80047d0:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2202      	movs	r2, #2
 80047d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	3304      	adds	r3, #4
 80047e2:	4619      	mov	r1, r3
 80047e4:	4610      	mov	r0, r2
 80047e6:	f001 fb29 	bl	8005e3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2201      	movs	r2, #1
 80047ee:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2201      	movs	r2, #1
 80047f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2201      	movs	r2, #1
 80047fe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2201      	movs	r2, #1
 8004806:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2201      	movs	r2, #1
 800480e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2201      	movs	r2, #1
 8004816:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2201      	movs	r2, #1
 800481e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2201      	movs	r2, #1
 8004826:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2201      	movs	r2, #1
 800482e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2201      	movs	r2, #1
 8004836:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2201      	movs	r2, #1
 800483e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2201      	movs	r2, #1
 8004846:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800484a:	2300      	movs	r3, #0
}
 800484c:	4618      	mov	r0, r3
 800484e:	3708      	adds	r7, #8
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}
 8004854:	08002371 	.word	0x08002371

08004858 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004858:	b480      	push	{r7}
 800485a:	b085      	sub	sp, #20
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004866:	b2db      	uxtb	r3, r3
 8004868:	2b01      	cmp	r3, #1
 800486a:	d001      	beq.n	8004870 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800486c:	2301      	movs	r3, #1
 800486e:	e04c      	b.n	800490a <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2202      	movs	r2, #2
 8004874:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a26      	ldr	r2, [pc, #152]	@ (8004918 <HAL_TIM_Base_Start+0xc0>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d022      	beq.n	80048c8 <HAL_TIM_Base_Start+0x70>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800488a:	d01d      	beq.n	80048c8 <HAL_TIM_Base_Start+0x70>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a22      	ldr	r2, [pc, #136]	@ (800491c <HAL_TIM_Base_Start+0xc4>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d018      	beq.n	80048c8 <HAL_TIM_Base_Start+0x70>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a21      	ldr	r2, [pc, #132]	@ (8004920 <HAL_TIM_Base_Start+0xc8>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d013      	beq.n	80048c8 <HAL_TIM_Base_Start+0x70>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4a1f      	ldr	r2, [pc, #124]	@ (8004924 <HAL_TIM_Base_Start+0xcc>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d00e      	beq.n	80048c8 <HAL_TIM_Base_Start+0x70>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4a1e      	ldr	r2, [pc, #120]	@ (8004928 <HAL_TIM_Base_Start+0xd0>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d009      	beq.n	80048c8 <HAL_TIM_Base_Start+0x70>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a1c      	ldr	r2, [pc, #112]	@ (800492c <HAL_TIM_Base_Start+0xd4>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d004      	beq.n	80048c8 <HAL_TIM_Base_Start+0x70>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a1b      	ldr	r2, [pc, #108]	@ (8004930 <HAL_TIM_Base_Start+0xd8>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d115      	bne.n	80048f4 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	689a      	ldr	r2, [r3, #8]
 80048ce:	4b19      	ldr	r3, [pc, #100]	@ (8004934 <HAL_TIM_Base_Start+0xdc>)
 80048d0:	4013      	ands	r3, r2
 80048d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2b06      	cmp	r3, #6
 80048d8:	d015      	beq.n	8004906 <HAL_TIM_Base_Start+0xae>
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048e0:	d011      	beq.n	8004906 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	681a      	ldr	r2, [r3, #0]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f042 0201 	orr.w	r2, r2, #1
 80048f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048f2:	e008      	b.n	8004906 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	681a      	ldr	r2, [r3, #0]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f042 0201 	orr.w	r2, r2, #1
 8004902:	601a      	str	r2, [r3, #0]
 8004904:	e000      	b.n	8004908 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004906:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004908:	2300      	movs	r3, #0
}
 800490a:	4618      	mov	r0, r3
 800490c:	3714      	adds	r7, #20
 800490e:	46bd      	mov	sp, r7
 8004910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004914:	4770      	bx	lr
 8004916:	bf00      	nop
 8004918:	40012c00 	.word	0x40012c00
 800491c:	40000400 	.word	0x40000400
 8004920:	40000800 	.word	0x40000800
 8004924:	40000c00 	.word	0x40000c00
 8004928:	40013400 	.word	0x40013400
 800492c:	40014000 	.word	0x40014000
 8004930:	40015000 	.word	0x40015000
 8004934:	00010007 	.word	0x00010007

08004938 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004938:	b480      	push	{r7}
 800493a:	b085      	sub	sp, #20
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004946:	b2db      	uxtb	r3, r3
 8004948:	2b01      	cmp	r3, #1
 800494a:	d001      	beq.n	8004950 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800494c:	2301      	movs	r3, #1
 800494e:	e054      	b.n	80049fa <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2202      	movs	r2, #2
 8004954:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	68da      	ldr	r2, [r3, #12]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f042 0201 	orr.w	r2, r2, #1
 8004966:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a26      	ldr	r2, [pc, #152]	@ (8004a08 <HAL_TIM_Base_Start_IT+0xd0>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d022      	beq.n	80049b8 <HAL_TIM_Base_Start_IT+0x80>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800497a:	d01d      	beq.n	80049b8 <HAL_TIM_Base_Start_IT+0x80>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a22      	ldr	r2, [pc, #136]	@ (8004a0c <HAL_TIM_Base_Start_IT+0xd4>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d018      	beq.n	80049b8 <HAL_TIM_Base_Start_IT+0x80>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a21      	ldr	r2, [pc, #132]	@ (8004a10 <HAL_TIM_Base_Start_IT+0xd8>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d013      	beq.n	80049b8 <HAL_TIM_Base_Start_IT+0x80>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a1f      	ldr	r2, [pc, #124]	@ (8004a14 <HAL_TIM_Base_Start_IT+0xdc>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d00e      	beq.n	80049b8 <HAL_TIM_Base_Start_IT+0x80>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4a1e      	ldr	r2, [pc, #120]	@ (8004a18 <HAL_TIM_Base_Start_IT+0xe0>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d009      	beq.n	80049b8 <HAL_TIM_Base_Start_IT+0x80>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a1c      	ldr	r2, [pc, #112]	@ (8004a1c <HAL_TIM_Base_Start_IT+0xe4>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d004      	beq.n	80049b8 <HAL_TIM_Base_Start_IT+0x80>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a1b      	ldr	r2, [pc, #108]	@ (8004a20 <HAL_TIM_Base_Start_IT+0xe8>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d115      	bne.n	80049e4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	689a      	ldr	r2, [r3, #8]
 80049be:	4b19      	ldr	r3, [pc, #100]	@ (8004a24 <HAL_TIM_Base_Start_IT+0xec>)
 80049c0:	4013      	ands	r3, r2
 80049c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	2b06      	cmp	r3, #6
 80049c8:	d015      	beq.n	80049f6 <HAL_TIM_Base_Start_IT+0xbe>
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049d0:	d011      	beq.n	80049f6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	681a      	ldr	r2, [r3, #0]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f042 0201 	orr.w	r2, r2, #1
 80049e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049e2:	e008      	b.n	80049f6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	681a      	ldr	r2, [r3, #0]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f042 0201 	orr.w	r2, r2, #1
 80049f2:	601a      	str	r2, [r3, #0]
 80049f4:	e000      	b.n	80049f8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049f6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80049f8:	2300      	movs	r3, #0
}
 80049fa:	4618      	mov	r0, r3
 80049fc:	3714      	adds	r7, #20
 80049fe:	46bd      	mov	sp, r7
 8004a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a04:	4770      	bx	lr
 8004a06:	bf00      	nop
 8004a08:	40012c00 	.word	0x40012c00
 8004a0c:	40000400 	.word	0x40000400
 8004a10:	40000800 	.word	0x40000800
 8004a14:	40000c00 	.word	0x40000c00
 8004a18:	40013400 	.word	0x40013400
 8004a1c:	40014000 	.word	0x40014000
 8004a20:	40015000 	.word	0x40015000
 8004a24:	00010007 	.word	0x00010007

08004a28 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b082      	sub	sp, #8
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d101      	bne.n	8004a3a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004a36:	2301      	movs	r3, #1
 8004a38:	e054      	b.n	8004ae4 <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a40:	b2db      	uxtb	r3, r3
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d111      	bne.n	8004a6a <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8004a4e:	6878      	ldr	r0, [r7, #4]
 8004a50:	f001 fe94 	bl	800677c <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d102      	bne.n	8004a62 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	4a23      	ldr	r2, [pc, #140]	@ (8004aec <HAL_TIM_PWM_Init+0xc4>)
 8004a60:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2202      	movs	r2, #2
 8004a6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	3304      	adds	r3, #4
 8004a7a:	4619      	mov	r1, r3
 8004a7c:	4610      	mov	r0, r2
 8004a7e:	f001 f9dd 	bl	8005e3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2201      	movs	r2, #1
 8004a86:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2201      	movs	r2, #1
 8004a8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2201      	movs	r2, #1
 8004a96:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2201      	movs	r2, #1
 8004a9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2201      	movs	r2, #1
 8004aa6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2201      	movs	r2, #1
 8004aae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2201      	movs	r2, #1
 8004ab6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2201      	movs	r2, #1
 8004abe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2201      	movs	r2, #1
 8004ac6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2201      	movs	r2, #1
 8004ace:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2201      	movs	r2, #1
 8004ade:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ae2:	2300      	movs	r3, #0
}
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	3708      	adds	r7, #8
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd80      	pop	{r7, pc}
 8004aec:	08004af1 	.word	0x08004af1

08004af0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004af0:	b480      	push	{r7}
 8004af2:	b083      	sub	sp, #12
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004af8:	bf00      	nop
 8004afa:	370c      	adds	r7, #12
 8004afc:	46bd      	mov	sp, r7
 8004afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b02:	4770      	bx	lr

08004b04 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b084      	sub	sp, #16
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
 8004b0c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d109      	bne.n	8004b28 <HAL_TIM_PWM_Start+0x24>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004b1a:	b2db      	uxtb	r3, r3
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	bf14      	ite	ne
 8004b20:	2301      	movne	r3, #1
 8004b22:	2300      	moveq	r3, #0
 8004b24:	b2db      	uxtb	r3, r3
 8004b26:	e03c      	b.n	8004ba2 <HAL_TIM_PWM_Start+0x9e>
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	2b04      	cmp	r3, #4
 8004b2c:	d109      	bne.n	8004b42 <HAL_TIM_PWM_Start+0x3e>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004b34:	b2db      	uxtb	r3, r3
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	bf14      	ite	ne
 8004b3a:	2301      	movne	r3, #1
 8004b3c:	2300      	moveq	r3, #0
 8004b3e:	b2db      	uxtb	r3, r3
 8004b40:	e02f      	b.n	8004ba2 <HAL_TIM_PWM_Start+0x9e>
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	2b08      	cmp	r3, #8
 8004b46:	d109      	bne.n	8004b5c <HAL_TIM_PWM_Start+0x58>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004b4e:	b2db      	uxtb	r3, r3
 8004b50:	2b01      	cmp	r3, #1
 8004b52:	bf14      	ite	ne
 8004b54:	2301      	movne	r3, #1
 8004b56:	2300      	moveq	r3, #0
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	e022      	b.n	8004ba2 <HAL_TIM_PWM_Start+0x9e>
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	2b0c      	cmp	r3, #12
 8004b60:	d109      	bne.n	8004b76 <HAL_TIM_PWM_Start+0x72>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b68:	b2db      	uxtb	r3, r3
 8004b6a:	2b01      	cmp	r3, #1
 8004b6c:	bf14      	ite	ne
 8004b6e:	2301      	movne	r3, #1
 8004b70:	2300      	moveq	r3, #0
 8004b72:	b2db      	uxtb	r3, r3
 8004b74:	e015      	b.n	8004ba2 <HAL_TIM_PWM_Start+0x9e>
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	2b10      	cmp	r3, #16
 8004b7a:	d109      	bne.n	8004b90 <HAL_TIM_PWM_Start+0x8c>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004b82:	b2db      	uxtb	r3, r3
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	bf14      	ite	ne
 8004b88:	2301      	movne	r3, #1
 8004b8a:	2300      	moveq	r3, #0
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	e008      	b.n	8004ba2 <HAL_TIM_PWM_Start+0x9e>
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004b96:	b2db      	uxtb	r3, r3
 8004b98:	2b01      	cmp	r3, #1
 8004b9a:	bf14      	ite	ne
 8004b9c:	2301      	movne	r3, #1
 8004b9e:	2300      	moveq	r3, #0
 8004ba0:	b2db      	uxtb	r3, r3
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d001      	beq.n	8004baa <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e0a6      	b.n	8004cf8 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d104      	bne.n	8004bba <HAL_TIM_PWM_Start+0xb6>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2202      	movs	r2, #2
 8004bb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004bb8:	e023      	b.n	8004c02 <HAL_TIM_PWM_Start+0xfe>
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	2b04      	cmp	r3, #4
 8004bbe:	d104      	bne.n	8004bca <HAL_TIM_PWM_Start+0xc6>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2202      	movs	r2, #2
 8004bc4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004bc8:	e01b      	b.n	8004c02 <HAL_TIM_PWM_Start+0xfe>
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	2b08      	cmp	r3, #8
 8004bce:	d104      	bne.n	8004bda <HAL_TIM_PWM_Start+0xd6>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2202      	movs	r2, #2
 8004bd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004bd8:	e013      	b.n	8004c02 <HAL_TIM_PWM_Start+0xfe>
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	2b0c      	cmp	r3, #12
 8004bde:	d104      	bne.n	8004bea <HAL_TIM_PWM_Start+0xe6>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2202      	movs	r2, #2
 8004be4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004be8:	e00b      	b.n	8004c02 <HAL_TIM_PWM_Start+0xfe>
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	2b10      	cmp	r3, #16
 8004bee:	d104      	bne.n	8004bfa <HAL_TIM_PWM_Start+0xf6>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2202      	movs	r2, #2
 8004bf4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004bf8:	e003      	b.n	8004c02 <HAL_TIM_PWM_Start+0xfe>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2202      	movs	r2, #2
 8004bfe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	2201      	movs	r2, #1
 8004c08:	6839      	ldr	r1, [r7, #0]
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f001 fd90 	bl	8006730 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a3a      	ldr	r2, [pc, #232]	@ (8004d00 <HAL_TIM_PWM_Start+0x1fc>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d018      	beq.n	8004c4c <HAL_TIM_PWM_Start+0x148>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4a39      	ldr	r2, [pc, #228]	@ (8004d04 <HAL_TIM_PWM_Start+0x200>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d013      	beq.n	8004c4c <HAL_TIM_PWM_Start+0x148>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a37      	ldr	r2, [pc, #220]	@ (8004d08 <HAL_TIM_PWM_Start+0x204>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d00e      	beq.n	8004c4c <HAL_TIM_PWM_Start+0x148>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4a36      	ldr	r2, [pc, #216]	@ (8004d0c <HAL_TIM_PWM_Start+0x208>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d009      	beq.n	8004c4c <HAL_TIM_PWM_Start+0x148>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a34      	ldr	r2, [pc, #208]	@ (8004d10 <HAL_TIM_PWM_Start+0x20c>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d004      	beq.n	8004c4c <HAL_TIM_PWM_Start+0x148>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4a33      	ldr	r2, [pc, #204]	@ (8004d14 <HAL_TIM_PWM_Start+0x210>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d101      	bne.n	8004c50 <HAL_TIM_PWM_Start+0x14c>
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	e000      	b.n	8004c52 <HAL_TIM_PWM_Start+0x14e>
 8004c50:	2300      	movs	r3, #0
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d007      	beq.n	8004c66 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004c64:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a25      	ldr	r2, [pc, #148]	@ (8004d00 <HAL_TIM_PWM_Start+0x1fc>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d022      	beq.n	8004cb6 <HAL_TIM_PWM_Start+0x1b2>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c78:	d01d      	beq.n	8004cb6 <HAL_TIM_PWM_Start+0x1b2>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a26      	ldr	r2, [pc, #152]	@ (8004d18 <HAL_TIM_PWM_Start+0x214>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d018      	beq.n	8004cb6 <HAL_TIM_PWM_Start+0x1b2>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4a24      	ldr	r2, [pc, #144]	@ (8004d1c <HAL_TIM_PWM_Start+0x218>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d013      	beq.n	8004cb6 <HAL_TIM_PWM_Start+0x1b2>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a23      	ldr	r2, [pc, #140]	@ (8004d20 <HAL_TIM_PWM_Start+0x21c>)
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d00e      	beq.n	8004cb6 <HAL_TIM_PWM_Start+0x1b2>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a19      	ldr	r2, [pc, #100]	@ (8004d04 <HAL_TIM_PWM_Start+0x200>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d009      	beq.n	8004cb6 <HAL_TIM_PWM_Start+0x1b2>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a18      	ldr	r2, [pc, #96]	@ (8004d08 <HAL_TIM_PWM_Start+0x204>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d004      	beq.n	8004cb6 <HAL_TIM_PWM_Start+0x1b2>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a18      	ldr	r2, [pc, #96]	@ (8004d14 <HAL_TIM_PWM_Start+0x210>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d115      	bne.n	8004ce2 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	689a      	ldr	r2, [r3, #8]
 8004cbc:	4b19      	ldr	r3, [pc, #100]	@ (8004d24 <HAL_TIM_PWM_Start+0x220>)
 8004cbe:	4013      	ands	r3, r2
 8004cc0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2b06      	cmp	r3, #6
 8004cc6:	d015      	beq.n	8004cf4 <HAL_TIM_PWM_Start+0x1f0>
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cce:	d011      	beq.n	8004cf4 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	681a      	ldr	r2, [r3, #0]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f042 0201 	orr.w	r2, r2, #1
 8004cde:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ce0:	e008      	b.n	8004cf4 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	681a      	ldr	r2, [r3, #0]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f042 0201 	orr.w	r2, r2, #1
 8004cf0:	601a      	str	r2, [r3, #0]
 8004cf2:	e000      	b.n	8004cf6 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cf4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004cf6:	2300      	movs	r3, #0
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	3710      	adds	r7, #16
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}
 8004d00:	40012c00 	.word	0x40012c00
 8004d04:	40013400 	.word	0x40013400
 8004d08:	40014000 	.word	0x40014000
 8004d0c:	40014400 	.word	0x40014400
 8004d10:	40014800 	.word	0x40014800
 8004d14:	40015000 	.word	0x40015000
 8004d18:	40000400 	.word	0x40000400
 8004d1c:	40000800 	.word	0x40000800
 8004d20:	40000c00 	.word	0x40000c00
 8004d24:	00010007 	.word	0x00010007

08004d28 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b084      	sub	sp, #16
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
 8004d30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d32:	2300      	movs	r3, #0
 8004d34:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	2b0c      	cmp	r3, #12
 8004d3a:	d855      	bhi.n	8004de8 <HAL_TIM_PWM_Stop_DMA+0xc0>
 8004d3c:	a201      	add	r2, pc, #4	@ (adr r2, 8004d44 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8004d3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d42:	bf00      	nop
 8004d44:	08004d79 	.word	0x08004d79
 8004d48:	08004de9 	.word	0x08004de9
 8004d4c:	08004de9 	.word	0x08004de9
 8004d50:	08004de9 	.word	0x08004de9
 8004d54:	08004d95 	.word	0x08004d95
 8004d58:	08004de9 	.word	0x08004de9
 8004d5c:	08004de9 	.word	0x08004de9
 8004d60:	08004de9 	.word	0x08004de9
 8004d64:	08004db1 	.word	0x08004db1
 8004d68:	08004de9 	.word	0x08004de9
 8004d6c:	08004de9 	.word	0x08004de9
 8004d70:	08004de9 	.word	0x08004de9
 8004d74:	08004dcd 	.word	0x08004dcd
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	68da      	ldr	r2, [r3, #12]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004d86:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	f7fe f967 	bl	8003060 <HAL_DMA_Abort_IT>
      break;
 8004d92:	e02c      	b.n	8004dee <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	68da      	ldr	r2, [r3, #12]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004da2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004da8:	4618      	mov	r0, r3
 8004daa:	f7fe f959 	bl	8003060 <HAL_DMA_Abort_IT>
      break;
 8004dae:	e01e      	b.n	8004dee <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	68da      	ldr	r2, [r3, #12]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004dbe:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	f7fe f94b 	bl	8003060 <HAL_DMA_Abort_IT>
      break;
 8004dca:	e010      	b.n	8004dee <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	68da      	ldr	r2, [r3, #12]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004dda:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004de0:	4618      	mov	r0, r3
 8004de2:	f7fe f93d 	bl	8003060 <HAL_DMA_Abort_IT>
      break;
 8004de6:	e002      	b.n	8004dee <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8004de8:	2301      	movs	r3, #1
 8004dea:	73fb      	strb	r3, [r7, #15]
      break;
 8004dec:	bf00      	nop
  }

  if (status == HAL_OK)
 8004dee:	7bfb      	ldrb	r3, [r7, #15]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	f040 8086 	bne.w	8004f02 <HAL_TIM_PWM_Stop_DMA+0x1da>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	6839      	ldr	r1, [r7, #0]
 8004dfe:	4618      	mov	r0, r3
 8004e00:	f001 fc96 	bl	8006730 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4a40      	ldr	r2, [pc, #256]	@ (8004f0c <HAL_TIM_PWM_Stop_DMA+0x1e4>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d018      	beq.n	8004e40 <HAL_TIM_PWM_Stop_DMA+0x118>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a3f      	ldr	r2, [pc, #252]	@ (8004f10 <HAL_TIM_PWM_Stop_DMA+0x1e8>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d013      	beq.n	8004e40 <HAL_TIM_PWM_Stop_DMA+0x118>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4a3d      	ldr	r2, [pc, #244]	@ (8004f14 <HAL_TIM_PWM_Stop_DMA+0x1ec>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d00e      	beq.n	8004e40 <HAL_TIM_PWM_Stop_DMA+0x118>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4a3c      	ldr	r2, [pc, #240]	@ (8004f18 <HAL_TIM_PWM_Stop_DMA+0x1f0>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d009      	beq.n	8004e40 <HAL_TIM_PWM_Stop_DMA+0x118>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a3a      	ldr	r2, [pc, #232]	@ (8004f1c <HAL_TIM_PWM_Stop_DMA+0x1f4>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d004      	beq.n	8004e40 <HAL_TIM_PWM_Stop_DMA+0x118>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a39      	ldr	r2, [pc, #228]	@ (8004f20 <HAL_TIM_PWM_Stop_DMA+0x1f8>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d101      	bne.n	8004e44 <HAL_TIM_PWM_Stop_DMA+0x11c>
 8004e40:	2301      	movs	r3, #1
 8004e42:	e000      	b.n	8004e46 <HAL_TIM_PWM_Stop_DMA+0x11e>
 8004e44:	2300      	movs	r3, #0
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d017      	beq.n	8004e7a <HAL_TIM_PWM_Stop_DMA+0x152>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	6a1a      	ldr	r2, [r3, #32]
 8004e50:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004e54:	4013      	ands	r3, r2
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d10f      	bne.n	8004e7a <HAL_TIM_PWM_Stop_DMA+0x152>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	6a1a      	ldr	r2, [r3, #32]
 8004e60:	f244 4344 	movw	r3, #17476	@ 0x4444
 8004e64:	4013      	ands	r3, r2
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d107      	bne.n	8004e7a <HAL_TIM_PWM_Stop_DMA+0x152>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004e78:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	6a1a      	ldr	r2, [r3, #32]
 8004e80:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004e84:	4013      	ands	r3, r2
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d10f      	bne.n	8004eaa <HAL_TIM_PWM_Stop_DMA+0x182>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	6a1a      	ldr	r2, [r3, #32]
 8004e90:	f244 4344 	movw	r3, #17476	@ 0x4444
 8004e94:	4013      	ands	r3, r2
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d107      	bne.n	8004eaa <HAL_TIM_PWM_Stop_DMA+0x182>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f022 0201 	bic.w	r2, r2, #1
 8004ea8:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d104      	bne.n	8004eba <HAL_TIM_PWM_Stop_DMA+0x192>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004eb8:	e023      	b.n	8004f02 <HAL_TIM_PWM_Stop_DMA+0x1da>
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	2b04      	cmp	r3, #4
 8004ebe:	d104      	bne.n	8004eca <HAL_TIM_PWM_Stop_DMA+0x1a2>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ec8:	e01b      	b.n	8004f02 <HAL_TIM_PWM_Stop_DMA+0x1da>
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	2b08      	cmp	r3, #8
 8004ece:	d104      	bne.n	8004eda <HAL_TIM_PWM_Stop_DMA+0x1b2>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ed8:	e013      	b.n	8004f02 <HAL_TIM_PWM_Stop_DMA+0x1da>
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	2b0c      	cmp	r3, #12
 8004ede:	d104      	bne.n	8004eea <HAL_TIM_PWM_Stop_DMA+0x1c2>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ee8:	e00b      	b.n	8004f02 <HAL_TIM_PWM_Stop_DMA+0x1da>
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	2b10      	cmp	r3, #16
 8004eee:	d104      	bne.n	8004efa <HAL_TIM_PWM_Stop_DMA+0x1d2>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ef8:	e003      	b.n	8004f02 <HAL_TIM_PWM_Stop_DMA+0x1da>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2201      	movs	r2, #1
 8004efe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 8004f02:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f04:	4618      	mov	r0, r3
 8004f06:	3710      	adds	r7, #16
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	bd80      	pop	{r7, pc}
 8004f0c:	40012c00 	.word	0x40012c00
 8004f10:	40013400 	.word	0x40013400
 8004f14:	40014000 	.word	0x40014000
 8004f18:	40014400 	.word	0x40014400
 8004f1c:	40014800 	.word	0x40014800
 8004f20:	40015000 	.word	0x40015000

08004f24 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b082      	sub	sp, #8
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
 8004f2c:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d101      	bne.n	8004f38 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	e04c      	b.n	8004fd2 <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f3e:	b2db      	uxtb	r3, r3
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d111      	bne.n	8004f68 <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2200      	movs	r2, #0
 8004f48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8004f4c:	6878      	ldr	r0, [r7, #4]
 8004f4e:	f001 fc15 	bl	800677c <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d102      	bne.n	8004f60 <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	4a1f      	ldr	r2, [pc, #124]	@ (8004fdc <HAL_TIM_OnePulse_Init+0xb8>)
 8004f5e:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f64:	6878      	ldr	r0, [r7, #4]
 8004f66:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2202      	movs	r2, #2
 8004f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681a      	ldr	r2, [r3, #0]
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	3304      	adds	r3, #4
 8004f78:	4619      	mov	r1, r3
 8004f7a:	4610      	mov	r0, r2
 8004f7c:	f000 ff5e 	bl	8005e3c <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f022 0208 	bic.w	r2, r2, #8
 8004f8e:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	6819      	ldr	r1, [r3, #0]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	683a      	ldr	r2, [r7, #0]
 8004f9c:	430a      	orrs	r2, r1
 8004f9e:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2201      	movs	r2, #1
 8004fac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2201      	movs	r2, #1
 8004fbc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2201      	movs	r2, #1
 8004fcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004fd0:	2300      	movs	r3, #0
}
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	3708      	adds	r7, #8
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}
 8004fda:	bf00      	nop
 8004fdc:	08004fe1 	.word	0x08004fe1

08004fe0 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b083      	sub	sp, #12
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8004fe8:	bf00      	nop
 8004fea:	370c      	adds	r7, #12
 8004fec:	46bd      	mov	sp, r7
 8004fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff2:	4770      	bx	lr

08004ff4 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b084      	sub	sp, #16
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
 8004ffc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005004:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800500c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005014:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800501c:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800501e:	7bfb      	ldrb	r3, [r7, #15]
 8005020:	2b01      	cmp	r3, #1
 8005022:	d108      	bne.n	8005036 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005024:	7bbb      	ldrb	r3, [r7, #14]
 8005026:	2b01      	cmp	r3, #1
 8005028:	d105      	bne.n	8005036 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800502a:	7b7b      	ldrb	r3, [r7, #13]
 800502c:	2b01      	cmp	r3, #1
 800502e:	d102      	bne.n	8005036 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005030:	7b3b      	ldrb	r3, [r7, #12]
 8005032:	2b01      	cmp	r3, #1
 8005034:	d001      	beq.n	800503a <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 8005036:	2301      	movs	r3, #1
 8005038:	e059      	b.n	80050ee <HAL_TIM_OnePulse_Start_IT+0xfa>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2202      	movs	r2, #2
 800503e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2202      	movs	r2, #2
 8005046:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2202      	movs	r2, #2
 800504e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2202      	movs	r2, #2
 8005056:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	68da      	ldr	r2, [r3, #12]
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f042 0202 	orr.w	r2, r2, #2
 8005068:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	68da      	ldr	r2, [r3, #12]
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f042 0204 	orr.w	r2, r2, #4
 8005078:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	2201      	movs	r2, #1
 8005080:	2100      	movs	r1, #0
 8005082:	4618      	mov	r0, r3
 8005084:	f001 fb54 	bl	8006730 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	2201      	movs	r2, #1
 800508e:	2104      	movs	r1, #4
 8005090:	4618      	mov	r0, r3
 8005092:	f001 fb4d 	bl	8006730 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4a17      	ldr	r2, [pc, #92]	@ (80050f8 <HAL_TIM_OnePulse_Start_IT+0x104>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d018      	beq.n	80050d2 <HAL_TIM_OnePulse_Start_IT+0xde>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4a15      	ldr	r2, [pc, #84]	@ (80050fc <HAL_TIM_OnePulse_Start_IT+0x108>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d013      	beq.n	80050d2 <HAL_TIM_OnePulse_Start_IT+0xde>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4a14      	ldr	r2, [pc, #80]	@ (8005100 <HAL_TIM_OnePulse_Start_IT+0x10c>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d00e      	beq.n	80050d2 <HAL_TIM_OnePulse_Start_IT+0xde>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4a12      	ldr	r2, [pc, #72]	@ (8005104 <HAL_TIM_OnePulse_Start_IT+0x110>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d009      	beq.n	80050d2 <HAL_TIM_OnePulse_Start_IT+0xde>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	4a11      	ldr	r2, [pc, #68]	@ (8005108 <HAL_TIM_OnePulse_Start_IT+0x114>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d004      	beq.n	80050d2 <HAL_TIM_OnePulse_Start_IT+0xde>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a0f      	ldr	r2, [pc, #60]	@ (800510c <HAL_TIM_OnePulse_Start_IT+0x118>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d101      	bne.n	80050d6 <HAL_TIM_OnePulse_Start_IT+0xe2>
 80050d2:	2301      	movs	r3, #1
 80050d4:	e000      	b.n	80050d8 <HAL_TIM_OnePulse_Start_IT+0xe4>
 80050d6:	2300      	movs	r3, #0
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d007      	beq.n	80050ec <HAL_TIM_OnePulse_Start_IT+0xf8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80050ea:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80050ec:	2300      	movs	r3, #0
}
 80050ee:	4618      	mov	r0, r3
 80050f0:	3710      	adds	r7, #16
 80050f2:	46bd      	mov	sp, r7
 80050f4:	bd80      	pop	{r7, pc}
 80050f6:	bf00      	nop
 80050f8:	40012c00 	.word	0x40012c00
 80050fc:	40013400 	.word	0x40013400
 8005100:	40014000 	.word	0x40014000
 8005104:	40014400 	.word	0x40014400
 8005108:	40014800 	.word	0x40014800
 800510c:	40015000 	.word	0x40015000

08005110 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b086      	sub	sp, #24
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
 8005118:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d101      	bne.n	8005124 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005120:	2301      	movs	r3, #1
 8005122:	e0a2      	b.n	800526a <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800512a:	b2db      	uxtb	r3, r3
 800512c:	2b00      	cmp	r3, #0
 800512e:	d111      	bne.n	8005154 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2200      	movs	r2, #0
 8005134:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8005138:	6878      	ldr	r0, [r7, #4]
 800513a:	f001 fb1f 	bl	800677c <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005142:	2b00      	cmp	r3, #0
 8005144:	d102      	bne.n	800514c <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	4a4a      	ldr	r2, [pc, #296]	@ (8005274 <HAL_TIM_Encoder_Init+0x164>)
 800514a:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005150:	6878      	ldr	r0, [r7, #4]
 8005152:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2202      	movs	r2, #2
 8005158:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	689b      	ldr	r3, [r3, #8]
 8005162:	687a      	ldr	r2, [r7, #4]
 8005164:	6812      	ldr	r2, [r2, #0]
 8005166:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800516a:	f023 0307 	bic.w	r3, r3, #7
 800516e:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681a      	ldr	r2, [r3, #0]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	3304      	adds	r3, #4
 8005178:	4619      	mov	r1, r3
 800517a:	4610      	mov	r0, r2
 800517c:	f000 fe5e 	bl	8005e3c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	689b      	ldr	r3, [r3, #8]
 8005186:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	699b      	ldr	r3, [r3, #24]
 800518e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	6a1b      	ldr	r3, [r3, #32]
 8005196:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	697a      	ldr	r2, [r7, #20]
 800519e:	4313      	orrs	r3, r2
 80051a0:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80051a2:	693b      	ldr	r3, [r7, #16]
 80051a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051a8:	f023 0303 	bic.w	r3, r3, #3
 80051ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	689a      	ldr	r2, [r3, #8]
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	699b      	ldr	r3, [r3, #24]
 80051b6:	021b      	lsls	r3, r3, #8
 80051b8:	4313      	orrs	r3, r2
 80051ba:	693a      	ldr	r2, [r7, #16]
 80051bc:	4313      	orrs	r3, r2
 80051be:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80051c6:	f023 030c 	bic.w	r3, r3, #12
 80051ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80051cc:	693b      	ldr	r3, [r7, #16]
 80051ce:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80051d2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80051d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	68da      	ldr	r2, [r3, #12]
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	69db      	ldr	r3, [r3, #28]
 80051e0:	021b      	lsls	r3, r3, #8
 80051e2:	4313      	orrs	r3, r2
 80051e4:	693a      	ldr	r2, [r7, #16]
 80051e6:	4313      	orrs	r3, r2
 80051e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	691b      	ldr	r3, [r3, #16]
 80051ee:	011a      	lsls	r2, r3, #4
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	6a1b      	ldr	r3, [r3, #32]
 80051f4:	031b      	lsls	r3, r3, #12
 80051f6:	4313      	orrs	r3, r2
 80051f8:	693a      	ldr	r2, [r7, #16]
 80051fa:	4313      	orrs	r3, r2
 80051fc:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005204:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800520c:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	685a      	ldr	r2, [r3, #4]
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	695b      	ldr	r3, [r3, #20]
 8005216:	011b      	lsls	r3, r3, #4
 8005218:	4313      	orrs	r3, r2
 800521a:	68fa      	ldr	r2, [r7, #12]
 800521c:	4313      	orrs	r3, r2
 800521e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	697a      	ldr	r2, [r7, #20]
 8005226:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	693a      	ldr	r2, [r7, #16]
 800522e:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	68fa      	ldr	r2, [r7, #12]
 8005236:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2201      	movs	r2, #1
 800523c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2201      	movs	r2, #1
 8005244:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2201      	movs	r2, #1
 800524c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2201      	movs	r2, #1
 8005254:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2201      	movs	r2, #1
 800525c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2201      	movs	r2, #1
 8005264:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005268:	2300      	movs	r3, #0
}
 800526a:	4618      	mov	r0, r3
 800526c:	3718      	adds	r7, #24
 800526e:	46bd      	mov	sp, r7
 8005270:	bd80      	pop	{r7, pc}
 8005272:	bf00      	nop
 8005274:	08002535 	.word	0x08002535

08005278 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b084      	sub	sp, #16
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
 8005280:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005288:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005290:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005298:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80052a0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d110      	bne.n	80052ca <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80052a8:	7bfb      	ldrb	r3, [r7, #15]
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	d102      	bne.n	80052b4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80052ae:	7b7b      	ldrb	r3, [r7, #13]
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	d001      	beq.n	80052b8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80052b4:	2301      	movs	r3, #1
 80052b6:	e069      	b.n	800538c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2202      	movs	r2, #2
 80052bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2202      	movs	r2, #2
 80052c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052c8:	e031      	b.n	800532e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	2b04      	cmp	r3, #4
 80052ce:	d110      	bne.n	80052f2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80052d0:	7bbb      	ldrb	r3, [r7, #14]
 80052d2:	2b01      	cmp	r3, #1
 80052d4:	d102      	bne.n	80052dc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80052d6:	7b3b      	ldrb	r3, [r7, #12]
 80052d8:	2b01      	cmp	r3, #1
 80052da:	d001      	beq.n	80052e0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80052dc:	2301      	movs	r3, #1
 80052de:	e055      	b.n	800538c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2202      	movs	r2, #2
 80052e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2202      	movs	r2, #2
 80052ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80052f0:	e01d      	b.n	800532e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80052f2:	7bfb      	ldrb	r3, [r7, #15]
 80052f4:	2b01      	cmp	r3, #1
 80052f6:	d108      	bne.n	800530a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80052f8:	7bbb      	ldrb	r3, [r7, #14]
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	d105      	bne.n	800530a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80052fe:	7b7b      	ldrb	r3, [r7, #13]
 8005300:	2b01      	cmp	r3, #1
 8005302:	d102      	bne.n	800530a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005304:	7b3b      	ldrb	r3, [r7, #12]
 8005306:	2b01      	cmp	r3, #1
 8005308:	d001      	beq.n	800530e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800530a:	2301      	movs	r3, #1
 800530c:	e03e      	b.n	800538c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2202      	movs	r2, #2
 8005312:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2202      	movs	r2, #2
 800531a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2202      	movs	r2, #2
 8005322:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2202      	movs	r2, #2
 800532a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d003      	beq.n	800533c <HAL_TIM_Encoder_Start+0xc4>
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	2b04      	cmp	r3, #4
 8005338:	d008      	beq.n	800534c <HAL_TIM_Encoder_Start+0xd4>
 800533a:	e00f      	b.n	800535c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	2201      	movs	r2, #1
 8005342:	2100      	movs	r1, #0
 8005344:	4618      	mov	r0, r3
 8005346:	f001 f9f3 	bl	8006730 <TIM_CCxChannelCmd>
      break;
 800534a:	e016      	b.n	800537a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	2201      	movs	r2, #1
 8005352:	2104      	movs	r1, #4
 8005354:	4618      	mov	r0, r3
 8005356:	f001 f9eb 	bl	8006730 <TIM_CCxChannelCmd>
      break;
 800535a:	e00e      	b.n	800537a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	2201      	movs	r2, #1
 8005362:	2100      	movs	r1, #0
 8005364:	4618      	mov	r0, r3
 8005366:	f001 f9e3 	bl	8006730 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	2201      	movs	r2, #1
 8005370:	2104      	movs	r1, #4
 8005372:	4618      	mov	r0, r3
 8005374:	f001 f9dc 	bl	8006730 <TIM_CCxChannelCmd>
      break;
 8005378:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	681a      	ldr	r2, [r3, #0]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f042 0201 	orr.w	r2, r2, #1
 8005388:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800538a:	2300      	movs	r3, #0
}
 800538c:	4618      	mov	r0, r3
 800538e:	3710      	adds	r7, #16
 8005390:	46bd      	mov	sp, r7
 8005392:	bd80      	pop	{r7, pc}

08005394 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b084      	sub	sp, #16
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	68db      	ldr	r3, [r3, #12]
 80053a2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	691b      	ldr	r3, [r3, #16]
 80053aa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	f003 0302 	and.w	r3, r3, #2
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d026      	beq.n	8005404 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	f003 0302 	and.w	r3, r3, #2
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d021      	beq.n	8005404 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f06f 0202 	mvn.w	r2, #2
 80053c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2201      	movs	r2, #1
 80053ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	699b      	ldr	r3, [r3, #24]
 80053d6:	f003 0303 	and.w	r3, r3, #3
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d005      	beq.n	80053ea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053e4:	6878      	ldr	r0, [r7, #4]
 80053e6:	4798      	blx	r3
 80053e8:	e009      	b.n	80053fe <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80053f0:	6878      	ldr	r0, [r7, #4]
 80053f2:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2200      	movs	r2, #0
 8005402:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005404:	68bb      	ldr	r3, [r7, #8]
 8005406:	f003 0304 	and.w	r3, r3, #4
 800540a:	2b00      	cmp	r3, #0
 800540c:	d026      	beq.n	800545c <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	f003 0304 	and.w	r3, r3, #4
 8005414:	2b00      	cmp	r3, #0
 8005416:	d021      	beq.n	800545c <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f06f 0204 	mvn.w	r2, #4
 8005420:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2202      	movs	r2, #2
 8005426:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	699b      	ldr	r3, [r3, #24]
 800542e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005432:	2b00      	cmp	r3, #0
 8005434:	d005      	beq.n	8005442 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800543c:	6878      	ldr	r0, [r7, #4]
 800543e:	4798      	blx	r3
 8005440:	e009      	b.n	8005456 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005448:	6878      	ldr	r0, [r7, #4]
 800544a:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2200      	movs	r2, #0
 800545a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	f003 0308 	and.w	r3, r3, #8
 8005462:	2b00      	cmp	r3, #0
 8005464:	d026      	beq.n	80054b4 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	f003 0308 	and.w	r3, r3, #8
 800546c:	2b00      	cmp	r3, #0
 800546e:	d021      	beq.n	80054b4 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f06f 0208 	mvn.w	r2, #8
 8005478:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2204      	movs	r2, #4
 800547e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	69db      	ldr	r3, [r3, #28]
 8005486:	f003 0303 	and.w	r3, r3, #3
 800548a:	2b00      	cmp	r3, #0
 800548c:	d005      	beq.n	800549a <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005494:	6878      	ldr	r0, [r7, #4]
 8005496:	4798      	blx	r3
 8005498:	e009      	b.n	80054ae <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80054a0:	6878      	ldr	r0, [r7, #4]
 80054a2:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80054aa:	6878      	ldr	r0, [r7, #4]
 80054ac:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2200      	movs	r2, #0
 80054b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	f003 0310 	and.w	r3, r3, #16
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d026      	beq.n	800550c <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	f003 0310 	and.w	r3, r3, #16
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d021      	beq.n	800550c <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f06f 0210 	mvn.w	r2, #16
 80054d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2208      	movs	r2, #8
 80054d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	69db      	ldr	r3, [r3, #28]
 80054de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d005      	beq.n	80054f2 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80054ec:	6878      	ldr	r0, [r7, #4]
 80054ee:	4798      	blx	r3
 80054f0:	e009      	b.n	8005506 <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80054f8:	6878      	ldr	r0, [r7, #4]
 80054fa:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2200      	movs	r2, #0
 800550a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	f003 0301 	and.w	r3, r3, #1
 8005512:	2b00      	cmp	r3, #0
 8005514:	d00e      	beq.n	8005534 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	f003 0301 	and.w	r3, r3, #1
 800551c:	2b00      	cmp	r3, #0
 800551e:	d009      	beq.n	8005534 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f06f 0201 	mvn.w	r2, #1
 8005528:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005530:	6878      	ldr	r0, [r7, #4]
 8005532:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005534:	68bb      	ldr	r3, [r7, #8]
 8005536:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800553a:	2b00      	cmp	r3, #0
 800553c:	d104      	bne.n	8005548 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005544:	2b00      	cmp	r3, #0
 8005546:	d00e      	beq.n	8005566 <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800554e:	2b00      	cmp	r3, #0
 8005550:	d009      	beq.n	8005566 <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800555a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005562:	6878      	ldr	r0, [r7, #4]
 8005564:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800556c:	2b00      	cmp	r3, #0
 800556e:	d00e      	beq.n	800558e <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005576:	2b00      	cmp	r3, #0
 8005578:	d009      	beq.n	800558e <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005582:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005594:	2b00      	cmp	r3, #0
 8005596:	d00e      	beq.n	80055b6 <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d009      	beq.n	80055b6 <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80055aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80055b6:	68bb      	ldr	r3, [r7, #8]
 80055b8:	f003 0320 	and.w	r3, r3, #32
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d00e      	beq.n	80055de <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f003 0320 	and.w	r3, r3, #32
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d009      	beq.n	80055de <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f06f 0220 	mvn.w	r2, #32
 80055d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80055da:	6878      	ldr	r0, [r7, #4]
 80055dc:	4798      	blx	r3
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d00e      	beq.n	8005606 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d009      	beq.n	8005606 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80055fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005602:	6878      	ldr	r0, [r7, #4]
 8005604:	4798      	blx	r3
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800560c:	2b00      	cmp	r3, #0
 800560e:	d00e      	beq.n	800562e <HAL_TIM_IRQHandler+0x29a>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005616:	2b00      	cmp	r3, #0
 8005618:	d009      	beq.n	800562e <HAL_TIM_IRQHandler+0x29a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8005622:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	4798      	blx	r3
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005634:	2b00      	cmp	r3, #0
 8005636:	d00e      	beq.n	8005656 <HAL_TIM_IRQHandler+0x2c2>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800563e:	2b00      	cmp	r3, #0
 8005640:	d009      	beq.n	8005656 <HAL_TIM_IRQHandler+0x2c2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800564a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	4798      	blx	r3
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800565c:	2b00      	cmp	r3, #0
 800565e:	d00e      	beq.n	800567e <HAL_TIM_IRQHandler+0x2ea>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005666:	2b00      	cmp	r3, #0
 8005668:	d009      	beq.n	800567e <HAL_TIM_IRQHandler+0x2ea>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8005672:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800567a:	6878      	ldr	r0, [r7, #4]
 800567c:	4798      	blx	r3
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800567e:	bf00      	nop
 8005680:	3710      	adds	r7, #16
 8005682:	46bd      	mov	sp, r7
 8005684:	bd80      	pop	{r7, pc}
	...

08005688 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b086      	sub	sp, #24
 800568c:	af00      	add	r7, sp, #0
 800568e:	60f8      	str	r0, [r7, #12]
 8005690:	60b9      	str	r1, [r7, #8]
 8005692:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005694:	2300      	movs	r3, #0
 8005696:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800569e:	2b01      	cmp	r3, #1
 80056a0:	d101      	bne.n	80056a6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80056a2:	2302      	movs	r3, #2
 80056a4:	e0ff      	b.n	80058a6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	2201      	movs	r2, #1
 80056aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2b14      	cmp	r3, #20
 80056b2:	f200 80f0 	bhi.w	8005896 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80056b6:	a201      	add	r2, pc, #4	@ (adr r2, 80056bc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80056b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056bc:	08005711 	.word	0x08005711
 80056c0:	08005897 	.word	0x08005897
 80056c4:	08005897 	.word	0x08005897
 80056c8:	08005897 	.word	0x08005897
 80056cc:	08005751 	.word	0x08005751
 80056d0:	08005897 	.word	0x08005897
 80056d4:	08005897 	.word	0x08005897
 80056d8:	08005897 	.word	0x08005897
 80056dc:	08005793 	.word	0x08005793
 80056e0:	08005897 	.word	0x08005897
 80056e4:	08005897 	.word	0x08005897
 80056e8:	08005897 	.word	0x08005897
 80056ec:	080057d3 	.word	0x080057d3
 80056f0:	08005897 	.word	0x08005897
 80056f4:	08005897 	.word	0x08005897
 80056f8:	08005897 	.word	0x08005897
 80056fc:	08005815 	.word	0x08005815
 8005700:	08005897 	.word	0x08005897
 8005704:	08005897 	.word	0x08005897
 8005708:	08005897 	.word	0x08005897
 800570c:	08005855 	.word	0x08005855
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	68b9      	ldr	r1, [r7, #8]
 8005716:	4618      	mov	r0, r3
 8005718:	f000 fc44 	bl	8005fa4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	699a      	ldr	r2, [r3, #24]
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f042 0208 	orr.w	r2, r2, #8
 800572a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	699a      	ldr	r2, [r3, #24]
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f022 0204 	bic.w	r2, r2, #4
 800573a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	6999      	ldr	r1, [r3, #24]
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	691a      	ldr	r2, [r3, #16]
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	430a      	orrs	r2, r1
 800574c:	619a      	str	r2, [r3, #24]
      break;
 800574e:	e0a5      	b.n	800589c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	68b9      	ldr	r1, [r7, #8]
 8005756:	4618      	mov	r0, r3
 8005758:	f000 fcbe 	bl	80060d8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	699a      	ldr	r2, [r3, #24]
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800576a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	699a      	ldr	r2, [r3, #24]
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800577a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	6999      	ldr	r1, [r3, #24]
 8005782:	68bb      	ldr	r3, [r7, #8]
 8005784:	691b      	ldr	r3, [r3, #16]
 8005786:	021a      	lsls	r2, r3, #8
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	430a      	orrs	r2, r1
 800578e:	619a      	str	r2, [r3, #24]
      break;
 8005790:	e084      	b.n	800589c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	68b9      	ldr	r1, [r7, #8]
 8005798:	4618      	mov	r0, r3
 800579a:	f000 fd31 	bl	8006200 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	69da      	ldr	r2, [r3, #28]
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f042 0208 	orr.w	r2, r2, #8
 80057ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	69da      	ldr	r2, [r3, #28]
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f022 0204 	bic.w	r2, r2, #4
 80057bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	69d9      	ldr	r1, [r3, #28]
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	691a      	ldr	r2, [r3, #16]
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	430a      	orrs	r2, r1
 80057ce:	61da      	str	r2, [r3, #28]
      break;
 80057d0:	e064      	b.n	800589c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	68b9      	ldr	r1, [r7, #8]
 80057d8:	4618      	mov	r0, r3
 80057da:	f000 fda3 	bl	8006324 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	69da      	ldr	r2, [r3, #28]
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80057ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	69da      	ldr	r2, [r3, #28]
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	69d9      	ldr	r1, [r3, #28]
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	691b      	ldr	r3, [r3, #16]
 8005808:	021a      	lsls	r2, r3, #8
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	430a      	orrs	r2, r1
 8005810:	61da      	str	r2, [r3, #28]
      break;
 8005812:	e043      	b.n	800589c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	68b9      	ldr	r1, [r7, #8]
 800581a:	4618      	mov	r0, r3
 800581c:	f000 fe16 	bl	800644c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f042 0208 	orr.w	r2, r2, #8
 800582e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f022 0204 	bic.w	r2, r2, #4
 800583e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	691a      	ldr	r2, [r3, #16]
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	430a      	orrs	r2, r1
 8005850:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005852:	e023      	b.n	800589c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	68b9      	ldr	r1, [r7, #8]
 800585a:	4618      	mov	r0, r3
 800585c:	f000 fe60 	bl	8006520 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800586e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800587e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	691b      	ldr	r3, [r3, #16]
 800588a:	021a      	lsls	r2, r3, #8
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	430a      	orrs	r2, r1
 8005892:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005894:	e002      	b.n	800589c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005896:	2301      	movs	r3, #1
 8005898:	75fb      	strb	r3, [r7, #23]
      break;
 800589a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2200      	movs	r2, #0
 80058a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80058a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	3718      	adds	r7, #24
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}
 80058ae:	bf00      	nop

080058b0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b084      	sub	sp, #16
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
 80058b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80058ba:	2300      	movs	r3, #0
 80058bc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80058c4:	2b01      	cmp	r3, #1
 80058c6:	d101      	bne.n	80058cc <HAL_TIM_ConfigClockSource+0x1c>
 80058c8:	2302      	movs	r3, #2
 80058ca:	e0f6      	b.n	8005aba <HAL_TIM_ConfigClockSource+0x20a>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2201      	movs	r2, #1
 80058d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2202      	movs	r2, #2
 80058d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	689b      	ldr	r3, [r3, #8]
 80058e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80058ea:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80058ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80058f6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	68ba      	ldr	r2, [r7, #8]
 80058fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a6f      	ldr	r2, [pc, #444]	@ (8005ac4 <HAL_TIM_ConfigClockSource+0x214>)
 8005906:	4293      	cmp	r3, r2
 8005908:	f000 80c1 	beq.w	8005a8e <HAL_TIM_ConfigClockSource+0x1de>
 800590c:	4a6d      	ldr	r2, [pc, #436]	@ (8005ac4 <HAL_TIM_ConfigClockSource+0x214>)
 800590e:	4293      	cmp	r3, r2
 8005910:	f200 80c6 	bhi.w	8005aa0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005914:	4a6c      	ldr	r2, [pc, #432]	@ (8005ac8 <HAL_TIM_ConfigClockSource+0x218>)
 8005916:	4293      	cmp	r3, r2
 8005918:	f000 80b9 	beq.w	8005a8e <HAL_TIM_ConfigClockSource+0x1de>
 800591c:	4a6a      	ldr	r2, [pc, #424]	@ (8005ac8 <HAL_TIM_ConfigClockSource+0x218>)
 800591e:	4293      	cmp	r3, r2
 8005920:	f200 80be 	bhi.w	8005aa0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005924:	4a69      	ldr	r2, [pc, #420]	@ (8005acc <HAL_TIM_ConfigClockSource+0x21c>)
 8005926:	4293      	cmp	r3, r2
 8005928:	f000 80b1 	beq.w	8005a8e <HAL_TIM_ConfigClockSource+0x1de>
 800592c:	4a67      	ldr	r2, [pc, #412]	@ (8005acc <HAL_TIM_ConfigClockSource+0x21c>)
 800592e:	4293      	cmp	r3, r2
 8005930:	f200 80b6 	bhi.w	8005aa0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005934:	4a66      	ldr	r2, [pc, #408]	@ (8005ad0 <HAL_TIM_ConfigClockSource+0x220>)
 8005936:	4293      	cmp	r3, r2
 8005938:	f000 80a9 	beq.w	8005a8e <HAL_TIM_ConfigClockSource+0x1de>
 800593c:	4a64      	ldr	r2, [pc, #400]	@ (8005ad0 <HAL_TIM_ConfigClockSource+0x220>)
 800593e:	4293      	cmp	r3, r2
 8005940:	f200 80ae 	bhi.w	8005aa0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005944:	4a63      	ldr	r2, [pc, #396]	@ (8005ad4 <HAL_TIM_ConfigClockSource+0x224>)
 8005946:	4293      	cmp	r3, r2
 8005948:	f000 80a1 	beq.w	8005a8e <HAL_TIM_ConfigClockSource+0x1de>
 800594c:	4a61      	ldr	r2, [pc, #388]	@ (8005ad4 <HAL_TIM_ConfigClockSource+0x224>)
 800594e:	4293      	cmp	r3, r2
 8005950:	f200 80a6 	bhi.w	8005aa0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005954:	4a60      	ldr	r2, [pc, #384]	@ (8005ad8 <HAL_TIM_ConfigClockSource+0x228>)
 8005956:	4293      	cmp	r3, r2
 8005958:	f000 8099 	beq.w	8005a8e <HAL_TIM_ConfigClockSource+0x1de>
 800595c:	4a5e      	ldr	r2, [pc, #376]	@ (8005ad8 <HAL_TIM_ConfigClockSource+0x228>)
 800595e:	4293      	cmp	r3, r2
 8005960:	f200 809e 	bhi.w	8005aa0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005964:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005968:	f000 8091 	beq.w	8005a8e <HAL_TIM_ConfigClockSource+0x1de>
 800596c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005970:	f200 8096 	bhi.w	8005aa0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005974:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005978:	f000 8089 	beq.w	8005a8e <HAL_TIM_ConfigClockSource+0x1de>
 800597c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005980:	f200 808e 	bhi.w	8005aa0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005984:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005988:	d03e      	beq.n	8005a08 <HAL_TIM_ConfigClockSource+0x158>
 800598a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800598e:	f200 8087 	bhi.w	8005aa0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005992:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005996:	f000 8086 	beq.w	8005aa6 <HAL_TIM_ConfigClockSource+0x1f6>
 800599a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800599e:	d87f      	bhi.n	8005aa0 <HAL_TIM_ConfigClockSource+0x1f0>
 80059a0:	2b70      	cmp	r3, #112	@ 0x70
 80059a2:	d01a      	beq.n	80059da <HAL_TIM_ConfigClockSource+0x12a>
 80059a4:	2b70      	cmp	r3, #112	@ 0x70
 80059a6:	d87b      	bhi.n	8005aa0 <HAL_TIM_ConfigClockSource+0x1f0>
 80059a8:	2b60      	cmp	r3, #96	@ 0x60
 80059aa:	d050      	beq.n	8005a4e <HAL_TIM_ConfigClockSource+0x19e>
 80059ac:	2b60      	cmp	r3, #96	@ 0x60
 80059ae:	d877      	bhi.n	8005aa0 <HAL_TIM_ConfigClockSource+0x1f0>
 80059b0:	2b50      	cmp	r3, #80	@ 0x50
 80059b2:	d03c      	beq.n	8005a2e <HAL_TIM_ConfigClockSource+0x17e>
 80059b4:	2b50      	cmp	r3, #80	@ 0x50
 80059b6:	d873      	bhi.n	8005aa0 <HAL_TIM_ConfigClockSource+0x1f0>
 80059b8:	2b40      	cmp	r3, #64	@ 0x40
 80059ba:	d058      	beq.n	8005a6e <HAL_TIM_ConfigClockSource+0x1be>
 80059bc:	2b40      	cmp	r3, #64	@ 0x40
 80059be:	d86f      	bhi.n	8005aa0 <HAL_TIM_ConfigClockSource+0x1f0>
 80059c0:	2b30      	cmp	r3, #48	@ 0x30
 80059c2:	d064      	beq.n	8005a8e <HAL_TIM_ConfigClockSource+0x1de>
 80059c4:	2b30      	cmp	r3, #48	@ 0x30
 80059c6:	d86b      	bhi.n	8005aa0 <HAL_TIM_ConfigClockSource+0x1f0>
 80059c8:	2b20      	cmp	r3, #32
 80059ca:	d060      	beq.n	8005a8e <HAL_TIM_ConfigClockSource+0x1de>
 80059cc:	2b20      	cmp	r3, #32
 80059ce:	d867      	bhi.n	8005aa0 <HAL_TIM_ConfigClockSource+0x1f0>
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d05c      	beq.n	8005a8e <HAL_TIM_ConfigClockSource+0x1de>
 80059d4:	2b10      	cmp	r3, #16
 80059d6:	d05a      	beq.n	8005a8e <HAL_TIM_ConfigClockSource+0x1de>
 80059d8:	e062      	b.n	8005aa0 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80059ea:	f000 fe81 	bl	80066f0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	689b      	ldr	r3, [r3, #8]
 80059f4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80059fc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	68ba      	ldr	r2, [r7, #8]
 8005a04:	609a      	str	r2, [r3, #8]
      break;
 8005a06:	e04f      	b.n	8005aa8 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a18:	f000 fe6a 	bl	80066f0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	689a      	ldr	r2, [r3, #8]
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005a2a:	609a      	str	r2, [r3, #8]
      break;
 8005a2c:	e03c      	b.n	8005aa8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a3a:	461a      	mov	r2, r3
 8005a3c:	f000 fddc 	bl	80065f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	2150      	movs	r1, #80	@ 0x50
 8005a46:	4618      	mov	r0, r3
 8005a48:	f000 fe35 	bl	80066b6 <TIM_ITRx_SetConfig>
      break;
 8005a4c:	e02c      	b.n	8005aa8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a5a:	461a      	mov	r2, r3
 8005a5c:	f000 fdfb 	bl	8006656 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	2160      	movs	r1, #96	@ 0x60
 8005a66:	4618      	mov	r0, r3
 8005a68:	f000 fe25 	bl	80066b6 <TIM_ITRx_SetConfig>
      break;
 8005a6c:	e01c      	b.n	8005aa8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a7a:	461a      	mov	r2, r3
 8005a7c:	f000 fdbc 	bl	80065f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	2140      	movs	r1, #64	@ 0x40
 8005a86:	4618      	mov	r0, r3
 8005a88:	f000 fe15 	bl	80066b6 <TIM_ITRx_SetConfig>
      break;
 8005a8c:	e00c      	b.n	8005aa8 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681a      	ldr	r2, [r3, #0]
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4619      	mov	r1, r3
 8005a98:	4610      	mov	r0, r2
 8005a9a:	f000 fe0c 	bl	80066b6 <TIM_ITRx_SetConfig>
      break;
 8005a9e:	e003      	b.n	8005aa8 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	73fb      	strb	r3, [r7, #15]
      break;
 8005aa4:	e000      	b.n	8005aa8 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8005aa6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2201      	movs	r2, #1
 8005aac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005ab8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005aba:	4618      	mov	r0, r3
 8005abc:	3710      	adds	r7, #16
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}
 8005ac2:	bf00      	nop
 8005ac4:	00100070 	.word	0x00100070
 8005ac8:	00100060 	.word	0x00100060
 8005acc:	00100050 	.word	0x00100050
 8005ad0:	00100040 	.word	0x00100040
 8005ad4:	00100030 	.word	0x00100030
 8005ad8:	00100020 	.word	0x00100020

08005adc <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005adc:	b480      	push	{r7}
 8005ade:	b083      	sub	sp, #12
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8005ae4:	bf00      	nop
 8005ae6:	370c      	adds	r7, #12
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr

08005af0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b083      	sub	sp, #12
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005af8:	bf00      	nop
 8005afa:	370c      	adds	r7, #12
 8005afc:	46bd      	mov	sp, r7
 8005afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b02:	4770      	bx	lr

08005b04 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b04:	b480      	push	{r7}
 8005b06:	b083      	sub	sp, #12
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b0c:	bf00      	nop
 8005b0e:	370c      	adds	r7, #12
 8005b10:	46bd      	mov	sp, r7
 8005b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b16:	4770      	bx	lr

08005b18 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005b18:	b480      	push	{r7}
 8005b1a:	b083      	sub	sp, #12
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8005b20:	bf00      	nop
 8005b22:	370c      	adds	r7, #12
 8005b24:	46bd      	mov	sp, r7
 8005b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2a:	4770      	bx	lr

08005b2c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	b083      	sub	sp, #12
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8005b34:	bf00      	nop
 8005b36:	370c      	adds	r7, #12
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr

08005b40 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b083      	sub	sp, #12
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b48:	bf00      	nop
 8005b4a:	370c      	adds	r7, #12
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b52:	4770      	bx	lr

08005b54 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005b54:	b480      	push	{r7}
 8005b56:	b083      	sub	sp, #12
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8005b5c:	bf00      	nop
 8005b5e:	370c      	adds	r7, #12
 8005b60:	46bd      	mov	sp, r7
 8005b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b66:	4770      	bx	lr

08005b68 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8005b68:	b480      	push	{r7}
 8005b6a:	b083      	sub	sp, #12
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8005b70:	bf00      	nop
 8005b72:	370c      	adds	r7, #12
 8005b74:	46bd      	mov	sp, r7
 8005b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7a:	4770      	bx	lr

08005b7c <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	b087      	sub	sp, #28
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	60f8      	str	r0, [r7, #12]
 8005b84:	460b      	mov	r3, r1
 8005b86:	607a      	str	r2, [r7, #4]
 8005b88:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d101      	bne.n	8005b98 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8005b94:	2301      	movs	r3, #1
 8005b96:	e14a      	b.n	8005e2e <HAL_TIM_RegisterCallback+0x2b2>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b9e:	b2db      	uxtb	r3, r3
 8005ba0:	2b01      	cmp	r3, #1
 8005ba2:	f040 80dd 	bne.w	8005d60 <HAL_TIM_RegisterCallback+0x1e4>
  {
    switch (CallbackID)
 8005ba6:	7afb      	ldrb	r3, [r7, #11]
 8005ba8:	2b1f      	cmp	r3, #31
 8005baa:	f200 80d6 	bhi.w	8005d5a <HAL_TIM_RegisterCallback+0x1de>
 8005bae:	a201      	add	r2, pc, #4	@ (adr r2, 8005bb4 <HAL_TIM_RegisterCallback+0x38>)
 8005bb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bb4:	08005c35 	.word	0x08005c35
 8005bb8:	08005c3d 	.word	0x08005c3d
 8005bbc:	08005c45 	.word	0x08005c45
 8005bc0:	08005c4d 	.word	0x08005c4d
 8005bc4:	08005c55 	.word	0x08005c55
 8005bc8:	08005c5d 	.word	0x08005c5d
 8005bcc:	08005c65 	.word	0x08005c65
 8005bd0:	08005c6d 	.word	0x08005c6d
 8005bd4:	08005c75 	.word	0x08005c75
 8005bd8:	08005c7d 	.word	0x08005c7d
 8005bdc:	08005c85 	.word	0x08005c85
 8005be0:	08005c8d 	.word	0x08005c8d
 8005be4:	08005c95 	.word	0x08005c95
 8005be8:	08005c9d 	.word	0x08005c9d
 8005bec:	08005ca7 	.word	0x08005ca7
 8005bf0:	08005cb1 	.word	0x08005cb1
 8005bf4:	08005cbb 	.word	0x08005cbb
 8005bf8:	08005cc5 	.word	0x08005cc5
 8005bfc:	08005ccf 	.word	0x08005ccf
 8005c00:	08005cd9 	.word	0x08005cd9
 8005c04:	08005ce3 	.word	0x08005ce3
 8005c08:	08005ced 	.word	0x08005ced
 8005c0c:	08005cf7 	.word	0x08005cf7
 8005c10:	08005d01 	.word	0x08005d01
 8005c14:	08005d0b 	.word	0x08005d0b
 8005c18:	08005d15 	.word	0x08005d15
 8005c1c:	08005d1f 	.word	0x08005d1f
 8005c20:	08005d29 	.word	0x08005d29
 8005c24:	08005d33 	.word	0x08005d33
 8005c28:	08005d3d 	.word	0x08005d3d
 8005c2c:	08005d47 	.word	0x08005d47
 8005c30:	08005d51 	.word	0x08005d51
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	687a      	ldr	r2, [r7, #4]
 8005c38:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8005c3a:	e0f7      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	687a      	ldr	r2, [r7, #4]
 8005c40:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8005c42:	e0f3      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	687a      	ldr	r2, [r7, #4]
 8005c48:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8005c4a:	e0ef      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	687a      	ldr	r2, [r7, #4]
 8005c50:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8005c52:	e0eb      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	687a      	ldr	r2, [r7, #4]
 8005c58:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8005c5a:	e0e7      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	687a      	ldr	r2, [r7, #4]
 8005c60:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8005c62:	e0e3      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	687a      	ldr	r2, [r7, #4]
 8005c68:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8005c6a:	e0df      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	687a      	ldr	r2, [r7, #4]
 8005c70:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8005c72:	e0db      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	687a      	ldr	r2, [r7, #4]
 8005c78:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8005c7a:	e0d7      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	687a      	ldr	r2, [r7, #4]
 8005c80:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8005c82:	e0d3      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	687a      	ldr	r2, [r7, #4]
 8005c88:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8005c8a:	e0cf      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	687a      	ldr	r2, [r7, #4]
 8005c90:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8005c92:	e0cb      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	687a      	ldr	r2, [r7, #4]
 8005c98:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8005c9a:	e0c7      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	687a      	ldr	r2, [r7, #4]
 8005ca0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8005ca4:	e0c2      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	687a      	ldr	r2, [r7, #4]
 8005caa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 8005cae:	e0bd      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	687a      	ldr	r2, [r7, #4]
 8005cb4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 8005cb8:	e0b8      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	687a      	ldr	r2, [r7, #4]
 8005cbe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8005cc2:	e0b3      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	687a      	ldr	r2, [r7, #4]
 8005cc8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 8005ccc:	e0ae      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	687a      	ldr	r2, [r7, #4]
 8005cd2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8005cd6:	e0a9      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	687a      	ldr	r2, [r7, #4]
 8005cdc:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8005ce0:	e0a4      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	687a      	ldr	r2, [r7, #4]
 8005ce6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8005cea:	e09f      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	687a      	ldr	r2, [r7, #4]
 8005cf0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8005cf4:	e09a      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	687a      	ldr	r2, [r7, #4]
 8005cfa:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8005cfe:	e095      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	687a      	ldr	r2, [r7, #4]
 8005d04:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8005d08:	e090      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	687a      	ldr	r2, [r7, #4]
 8005d0e:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8005d12:	e08b      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	687a      	ldr	r2, [r7, #4]
 8005d18:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8005d1c:	e086      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	687a      	ldr	r2, [r7, #4]
 8005d22:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 8005d26:	e081      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	687a      	ldr	r2, [r7, #4]
 8005d2c:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 8005d30:	e07c      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_INDEX_CB_ID :
        htim->EncoderIndexCallback                 = pCallback;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	687a      	ldr	r2, [r7, #4]
 8005d36:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 8005d3a:	e077      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_DIRECTION_CHANGE_CB_ID :
        htim->DirectionChangeCallback              = pCallback;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	687a      	ldr	r2, [r7, #4]
 8005d40:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
        break;
 8005d44:	e072      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_INDEX_ERROR_CB_ID :
        htim->IndexErrorCallback                   = pCallback;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	687a      	ldr	r2, [r7, #4]
 8005d4a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 8005d4e:	e06d      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRANSITION_ERROR_CB_ID :
        htim->TransitionErrorCallback              = pCallback;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	687a      	ldr	r2, [r7, #4]
 8005d54:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8005d58:	e068      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	75fb      	strb	r3, [r7, #23]
        break;
 8005d5e:	e065      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d66:	b2db      	uxtb	r3, r3
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d15d      	bne.n	8005e28 <HAL_TIM_RegisterCallback+0x2ac>
  {
    switch (CallbackID)
 8005d6c:	7afb      	ldrb	r3, [r7, #11]
 8005d6e:	2b0d      	cmp	r3, #13
 8005d70:	d857      	bhi.n	8005e22 <HAL_TIM_RegisterCallback+0x2a6>
 8005d72:	a201      	add	r2, pc, #4	@ (adr r2, 8005d78 <HAL_TIM_RegisterCallback+0x1fc>)
 8005d74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d78:	08005db1 	.word	0x08005db1
 8005d7c:	08005db9 	.word	0x08005db9
 8005d80:	08005dc1 	.word	0x08005dc1
 8005d84:	08005dc9 	.word	0x08005dc9
 8005d88:	08005dd1 	.word	0x08005dd1
 8005d8c:	08005dd9 	.word	0x08005dd9
 8005d90:	08005de1 	.word	0x08005de1
 8005d94:	08005de9 	.word	0x08005de9
 8005d98:	08005df1 	.word	0x08005df1
 8005d9c:	08005df9 	.word	0x08005df9
 8005da0:	08005e01 	.word	0x08005e01
 8005da4:	08005e09 	.word	0x08005e09
 8005da8:	08005e11 	.word	0x08005e11
 8005dac:	08005e19 	.word	0x08005e19
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	687a      	ldr	r2, [r7, #4]
 8005db4:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8005db6:	e039      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	687a      	ldr	r2, [r7, #4]
 8005dbc:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8005dbe:	e035      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	687a      	ldr	r2, [r7, #4]
 8005dc4:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8005dc6:	e031      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	687a      	ldr	r2, [r7, #4]
 8005dcc:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8005dce:	e02d      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	687a      	ldr	r2, [r7, #4]
 8005dd4:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8005dd6:	e029      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	687a      	ldr	r2, [r7, #4]
 8005ddc:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8005dde:	e025      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	687a      	ldr	r2, [r7, #4]
 8005de4:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8005de6:	e021      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	687a      	ldr	r2, [r7, #4]
 8005dec:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8005dee:	e01d      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	687a      	ldr	r2, [r7, #4]
 8005df4:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8005df6:	e019      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	687a      	ldr	r2, [r7, #4]
 8005dfc:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8005dfe:	e015      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	687a      	ldr	r2, [r7, #4]
 8005e04:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8005e06:	e011      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	687a      	ldr	r2, [r7, #4]
 8005e0c:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8005e0e:	e00d      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	687a      	ldr	r2, [r7, #4]
 8005e14:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8005e16:	e009      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	687a      	ldr	r2, [r7, #4]
 8005e1c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8005e20:	e004      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8005e22:	2301      	movs	r3, #1
 8005e24:	75fb      	strb	r3, [r7, #23]
        break;
 8005e26:	e001      	b.n	8005e2c <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 8005e28:	2301      	movs	r3, #1
 8005e2a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005e2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e2e:	4618      	mov	r0, r3
 8005e30:	371c      	adds	r7, #28
 8005e32:	46bd      	mov	sp, r7
 8005e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e38:	4770      	bx	lr
 8005e3a:	bf00      	nop

08005e3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b085      	sub	sp, #20
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
 8005e44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	4a4c      	ldr	r2, [pc, #304]	@ (8005f80 <TIM_Base_SetConfig+0x144>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d017      	beq.n	8005e84 <TIM_Base_SetConfig+0x48>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e5a:	d013      	beq.n	8005e84 <TIM_Base_SetConfig+0x48>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	4a49      	ldr	r2, [pc, #292]	@ (8005f84 <TIM_Base_SetConfig+0x148>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d00f      	beq.n	8005e84 <TIM_Base_SetConfig+0x48>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	4a48      	ldr	r2, [pc, #288]	@ (8005f88 <TIM_Base_SetConfig+0x14c>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d00b      	beq.n	8005e84 <TIM_Base_SetConfig+0x48>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	4a47      	ldr	r2, [pc, #284]	@ (8005f8c <TIM_Base_SetConfig+0x150>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d007      	beq.n	8005e84 <TIM_Base_SetConfig+0x48>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	4a46      	ldr	r2, [pc, #280]	@ (8005f90 <TIM_Base_SetConfig+0x154>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d003      	beq.n	8005e84 <TIM_Base_SetConfig+0x48>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	4a45      	ldr	r2, [pc, #276]	@ (8005f94 <TIM_Base_SetConfig+0x158>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d108      	bne.n	8005e96 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	68fa      	ldr	r2, [r7, #12]
 8005e92:	4313      	orrs	r3, r2
 8005e94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	4a39      	ldr	r2, [pc, #228]	@ (8005f80 <TIM_Base_SetConfig+0x144>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d023      	beq.n	8005ee6 <TIM_Base_SetConfig+0xaa>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ea4:	d01f      	beq.n	8005ee6 <TIM_Base_SetConfig+0xaa>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	4a36      	ldr	r2, [pc, #216]	@ (8005f84 <TIM_Base_SetConfig+0x148>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d01b      	beq.n	8005ee6 <TIM_Base_SetConfig+0xaa>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	4a35      	ldr	r2, [pc, #212]	@ (8005f88 <TIM_Base_SetConfig+0x14c>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d017      	beq.n	8005ee6 <TIM_Base_SetConfig+0xaa>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	4a34      	ldr	r2, [pc, #208]	@ (8005f8c <TIM_Base_SetConfig+0x150>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d013      	beq.n	8005ee6 <TIM_Base_SetConfig+0xaa>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	4a33      	ldr	r2, [pc, #204]	@ (8005f90 <TIM_Base_SetConfig+0x154>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d00f      	beq.n	8005ee6 <TIM_Base_SetConfig+0xaa>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	4a33      	ldr	r2, [pc, #204]	@ (8005f98 <TIM_Base_SetConfig+0x15c>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d00b      	beq.n	8005ee6 <TIM_Base_SetConfig+0xaa>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	4a32      	ldr	r2, [pc, #200]	@ (8005f9c <TIM_Base_SetConfig+0x160>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d007      	beq.n	8005ee6 <TIM_Base_SetConfig+0xaa>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	4a31      	ldr	r2, [pc, #196]	@ (8005fa0 <TIM_Base_SetConfig+0x164>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d003      	beq.n	8005ee6 <TIM_Base_SetConfig+0xaa>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	4a2c      	ldr	r2, [pc, #176]	@ (8005f94 <TIM_Base_SetConfig+0x158>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d108      	bne.n	8005ef8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005eec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	68db      	ldr	r3, [r3, #12]
 8005ef2:	68fa      	ldr	r2, [r7, #12]
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	695b      	ldr	r3, [r3, #20]
 8005f02:	4313      	orrs	r3, r2
 8005f04:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	68fa      	ldr	r2, [r7, #12]
 8005f0a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	689a      	ldr	r2, [r3, #8]
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	681a      	ldr	r2, [r3, #0]
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	4a18      	ldr	r2, [pc, #96]	@ (8005f80 <TIM_Base_SetConfig+0x144>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d013      	beq.n	8005f4c <TIM_Base_SetConfig+0x110>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	4a1a      	ldr	r2, [pc, #104]	@ (8005f90 <TIM_Base_SetConfig+0x154>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d00f      	beq.n	8005f4c <TIM_Base_SetConfig+0x110>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	4a1a      	ldr	r2, [pc, #104]	@ (8005f98 <TIM_Base_SetConfig+0x15c>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d00b      	beq.n	8005f4c <TIM_Base_SetConfig+0x110>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	4a19      	ldr	r2, [pc, #100]	@ (8005f9c <TIM_Base_SetConfig+0x160>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d007      	beq.n	8005f4c <TIM_Base_SetConfig+0x110>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	4a18      	ldr	r2, [pc, #96]	@ (8005fa0 <TIM_Base_SetConfig+0x164>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d003      	beq.n	8005f4c <TIM_Base_SetConfig+0x110>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	4a13      	ldr	r2, [pc, #76]	@ (8005f94 <TIM_Base_SetConfig+0x158>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d103      	bne.n	8005f54 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	691a      	ldr	r2, [r3, #16]
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2201      	movs	r2, #1
 8005f58:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	691b      	ldr	r3, [r3, #16]
 8005f5e:	f003 0301 	and.w	r3, r3, #1
 8005f62:	2b01      	cmp	r3, #1
 8005f64:	d105      	bne.n	8005f72 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	691b      	ldr	r3, [r3, #16]
 8005f6a:	f023 0201 	bic.w	r2, r3, #1
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	611a      	str	r2, [r3, #16]
  }
}
 8005f72:	bf00      	nop
 8005f74:	3714      	adds	r7, #20
 8005f76:	46bd      	mov	sp, r7
 8005f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7c:	4770      	bx	lr
 8005f7e:	bf00      	nop
 8005f80:	40012c00 	.word	0x40012c00
 8005f84:	40000400 	.word	0x40000400
 8005f88:	40000800 	.word	0x40000800
 8005f8c:	40000c00 	.word	0x40000c00
 8005f90:	40013400 	.word	0x40013400
 8005f94:	40015000 	.word	0x40015000
 8005f98:	40014000 	.word	0x40014000
 8005f9c:	40014400 	.word	0x40014400
 8005fa0:	40014800 	.word	0x40014800

08005fa4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b087      	sub	sp, #28
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
 8005fac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6a1b      	ldr	r3, [r3, #32]
 8005fb2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6a1b      	ldr	r3, [r3, #32]
 8005fb8:	f023 0201 	bic.w	r2, r3, #1
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	685b      	ldr	r3, [r3, #4]
 8005fc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	699b      	ldr	r3, [r3, #24]
 8005fca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005fd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	f023 0303 	bic.w	r3, r3, #3
 8005fde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	68fa      	ldr	r2, [r7, #12]
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	f023 0302 	bic.w	r3, r3, #2
 8005ff0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	689b      	ldr	r3, [r3, #8]
 8005ff6:	697a      	ldr	r2, [r7, #20]
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	4a30      	ldr	r2, [pc, #192]	@ (80060c0 <TIM_OC1_SetConfig+0x11c>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d013      	beq.n	800602c <TIM_OC1_SetConfig+0x88>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	4a2f      	ldr	r2, [pc, #188]	@ (80060c4 <TIM_OC1_SetConfig+0x120>)
 8006008:	4293      	cmp	r3, r2
 800600a:	d00f      	beq.n	800602c <TIM_OC1_SetConfig+0x88>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	4a2e      	ldr	r2, [pc, #184]	@ (80060c8 <TIM_OC1_SetConfig+0x124>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d00b      	beq.n	800602c <TIM_OC1_SetConfig+0x88>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	4a2d      	ldr	r2, [pc, #180]	@ (80060cc <TIM_OC1_SetConfig+0x128>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d007      	beq.n	800602c <TIM_OC1_SetConfig+0x88>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	4a2c      	ldr	r2, [pc, #176]	@ (80060d0 <TIM_OC1_SetConfig+0x12c>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d003      	beq.n	800602c <TIM_OC1_SetConfig+0x88>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	4a2b      	ldr	r2, [pc, #172]	@ (80060d4 <TIM_OC1_SetConfig+0x130>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d10c      	bne.n	8006046 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	f023 0308 	bic.w	r3, r3, #8
 8006032:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	68db      	ldr	r3, [r3, #12]
 8006038:	697a      	ldr	r2, [r7, #20]
 800603a:	4313      	orrs	r3, r2
 800603c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800603e:	697b      	ldr	r3, [r7, #20]
 8006040:	f023 0304 	bic.w	r3, r3, #4
 8006044:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	4a1d      	ldr	r2, [pc, #116]	@ (80060c0 <TIM_OC1_SetConfig+0x11c>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d013      	beq.n	8006076 <TIM_OC1_SetConfig+0xd2>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	4a1c      	ldr	r2, [pc, #112]	@ (80060c4 <TIM_OC1_SetConfig+0x120>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d00f      	beq.n	8006076 <TIM_OC1_SetConfig+0xd2>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	4a1b      	ldr	r2, [pc, #108]	@ (80060c8 <TIM_OC1_SetConfig+0x124>)
 800605a:	4293      	cmp	r3, r2
 800605c:	d00b      	beq.n	8006076 <TIM_OC1_SetConfig+0xd2>
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	4a1a      	ldr	r2, [pc, #104]	@ (80060cc <TIM_OC1_SetConfig+0x128>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d007      	beq.n	8006076 <TIM_OC1_SetConfig+0xd2>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	4a19      	ldr	r2, [pc, #100]	@ (80060d0 <TIM_OC1_SetConfig+0x12c>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d003      	beq.n	8006076 <TIM_OC1_SetConfig+0xd2>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	4a18      	ldr	r2, [pc, #96]	@ (80060d4 <TIM_OC1_SetConfig+0x130>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d111      	bne.n	800609a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006076:	693b      	ldr	r3, [r7, #16]
 8006078:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800607c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800607e:	693b      	ldr	r3, [r7, #16]
 8006080:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006084:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	695b      	ldr	r3, [r3, #20]
 800608a:	693a      	ldr	r2, [r7, #16]
 800608c:	4313      	orrs	r3, r2
 800608e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	699b      	ldr	r3, [r3, #24]
 8006094:	693a      	ldr	r2, [r7, #16]
 8006096:	4313      	orrs	r3, r2
 8006098:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	693a      	ldr	r2, [r7, #16]
 800609e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	68fa      	ldr	r2, [r7, #12]
 80060a4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	685a      	ldr	r2, [r3, #4]
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	697a      	ldr	r2, [r7, #20]
 80060b2:	621a      	str	r2, [r3, #32]
}
 80060b4:	bf00      	nop
 80060b6:	371c      	adds	r7, #28
 80060b8:	46bd      	mov	sp, r7
 80060ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060be:	4770      	bx	lr
 80060c0:	40012c00 	.word	0x40012c00
 80060c4:	40013400 	.word	0x40013400
 80060c8:	40014000 	.word	0x40014000
 80060cc:	40014400 	.word	0x40014400
 80060d0:	40014800 	.word	0x40014800
 80060d4:	40015000 	.word	0x40015000

080060d8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060d8:	b480      	push	{r7}
 80060da:	b087      	sub	sp, #28
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
 80060e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6a1b      	ldr	r3, [r3, #32]
 80060e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6a1b      	ldr	r3, [r3, #32]
 80060ec:	f023 0210 	bic.w	r2, r3, #16
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	685b      	ldr	r3, [r3, #4]
 80060f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	699b      	ldr	r3, [r3, #24]
 80060fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006106:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800610a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006112:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	021b      	lsls	r3, r3, #8
 800611a:	68fa      	ldr	r2, [r7, #12]
 800611c:	4313      	orrs	r3, r2
 800611e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	f023 0320 	bic.w	r3, r3, #32
 8006126:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	689b      	ldr	r3, [r3, #8]
 800612c:	011b      	lsls	r3, r3, #4
 800612e:	697a      	ldr	r2, [r7, #20]
 8006130:	4313      	orrs	r3, r2
 8006132:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	4a2c      	ldr	r2, [pc, #176]	@ (80061e8 <TIM_OC2_SetConfig+0x110>)
 8006138:	4293      	cmp	r3, r2
 800613a:	d007      	beq.n	800614c <TIM_OC2_SetConfig+0x74>
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	4a2b      	ldr	r2, [pc, #172]	@ (80061ec <TIM_OC2_SetConfig+0x114>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d003      	beq.n	800614c <TIM_OC2_SetConfig+0x74>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	4a2a      	ldr	r2, [pc, #168]	@ (80061f0 <TIM_OC2_SetConfig+0x118>)
 8006148:	4293      	cmp	r3, r2
 800614a:	d10d      	bne.n	8006168 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006152:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	68db      	ldr	r3, [r3, #12]
 8006158:	011b      	lsls	r3, r3, #4
 800615a:	697a      	ldr	r2, [r7, #20]
 800615c:	4313      	orrs	r3, r2
 800615e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006160:	697b      	ldr	r3, [r7, #20]
 8006162:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006166:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	4a1f      	ldr	r2, [pc, #124]	@ (80061e8 <TIM_OC2_SetConfig+0x110>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d013      	beq.n	8006198 <TIM_OC2_SetConfig+0xc0>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	4a1e      	ldr	r2, [pc, #120]	@ (80061ec <TIM_OC2_SetConfig+0x114>)
 8006174:	4293      	cmp	r3, r2
 8006176:	d00f      	beq.n	8006198 <TIM_OC2_SetConfig+0xc0>
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	4a1e      	ldr	r2, [pc, #120]	@ (80061f4 <TIM_OC2_SetConfig+0x11c>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d00b      	beq.n	8006198 <TIM_OC2_SetConfig+0xc0>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	4a1d      	ldr	r2, [pc, #116]	@ (80061f8 <TIM_OC2_SetConfig+0x120>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d007      	beq.n	8006198 <TIM_OC2_SetConfig+0xc0>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	4a1c      	ldr	r2, [pc, #112]	@ (80061fc <TIM_OC2_SetConfig+0x124>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d003      	beq.n	8006198 <TIM_OC2_SetConfig+0xc0>
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	4a17      	ldr	r2, [pc, #92]	@ (80061f0 <TIM_OC2_SetConfig+0x118>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d113      	bne.n	80061c0 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006198:	693b      	ldr	r3, [r7, #16]
 800619a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800619e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80061a0:	693b      	ldr	r3, [r7, #16]
 80061a2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80061a6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	695b      	ldr	r3, [r3, #20]
 80061ac:	009b      	lsls	r3, r3, #2
 80061ae:	693a      	ldr	r2, [r7, #16]
 80061b0:	4313      	orrs	r3, r2
 80061b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	699b      	ldr	r3, [r3, #24]
 80061b8:	009b      	lsls	r3, r3, #2
 80061ba:	693a      	ldr	r2, [r7, #16]
 80061bc:	4313      	orrs	r3, r2
 80061be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	693a      	ldr	r2, [r7, #16]
 80061c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	68fa      	ldr	r2, [r7, #12]
 80061ca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	685a      	ldr	r2, [r3, #4]
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	697a      	ldr	r2, [r7, #20]
 80061d8:	621a      	str	r2, [r3, #32]
}
 80061da:	bf00      	nop
 80061dc:	371c      	adds	r7, #28
 80061de:	46bd      	mov	sp, r7
 80061e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e4:	4770      	bx	lr
 80061e6:	bf00      	nop
 80061e8:	40012c00 	.word	0x40012c00
 80061ec:	40013400 	.word	0x40013400
 80061f0:	40015000 	.word	0x40015000
 80061f4:	40014000 	.word	0x40014000
 80061f8:	40014400 	.word	0x40014400
 80061fc:	40014800 	.word	0x40014800

08006200 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006200:	b480      	push	{r7}
 8006202:	b087      	sub	sp, #28
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
 8006208:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6a1b      	ldr	r3, [r3, #32]
 800620e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6a1b      	ldr	r3, [r3, #32]
 8006214:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	69db      	ldr	r3, [r3, #28]
 8006226:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800622e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006232:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	f023 0303 	bic.w	r3, r3, #3
 800623a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	68fa      	ldr	r2, [r7, #12]
 8006242:	4313      	orrs	r3, r2
 8006244:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006246:	697b      	ldr	r3, [r7, #20]
 8006248:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800624c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	689b      	ldr	r3, [r3, #8]
 8006252:	021b      	lsls	r3, r3, #8
 8006254:	697a      	ldr	r2, [r7, #20]
 8006256:	4313      	orrs	r3, r2
 8006258:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	4a2b      	ldr	r2, [pc, #172]	@ (800630c <TIM_OC3_SetConfig+0x10c>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d007      	beq.n	8006272 <TIM_OC3_SetConfig+0x72>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	4a2a      	ldr	r2, [pc, #168]	@ (8006310 <TIM_OC3_SetConfig+0x110>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d003      	beq.n	8006272 <TIM_OC3_SetConfig+0x72>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	4a29      	ldr	r2, [pc, #164]	@ (8006314 <TIM_OC3_SetConfig+0x114>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d10d      	bne.n	800628e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006272:	697b      	ldr	r3, [r7, #20]
 8006274:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006278:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	68db      	ldr	r3, [r3, #12]
 800627e:	021b      	lsls	r3, r3, #8
 8006280:	697a      	ldr	r2, [r7, #20]
 8006282:	4313      	orrs	r3, r2
 8006284:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006286:	697b      	ldr	r3, [r7, #20]
 8006288:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800628c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	4a1e      	ldr	r2, [pc, #120]	@ (800630c <TIM_OC3_SetConfig+0x10c>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d013      	beq.n	80062be <TIM_OC3_SetConfig+0xbe>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	4a1d      	ldr	r2, [pc, #116]	@ (8006310 <TIM_OC3_SetConfig+0x110>)
 800629a:	4293      	cmp	r3, r2
 800629c:	d00f      	beq.n	80062be <TIM_OC3_SetConfig+0xbe>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	4a1d      	ldr	r2, [pc, #116]	@ (8006318 <TIM_OC3_SetConfig+0x118>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d00b      	beq.n	80062be <TIM_OC3_SetConfig+0xbe>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	4a1c      	ldr	r2, [pc, #112]	@ (800631c <TIM_OC3_SetConfig+0x11c>)
 80062aa:	4293      	cmp	r3, r2
 80062ac:	d007      	beq.n	80062be <TIM_OC3_SetConfig+0xbe>
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	4a1b      	ldr	r2, [pc, #108]	@ (8006320 <TIM_OC3_SetConfig+0x120>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d003      	beq.n	80062be <TIM_OC3_SetConfig+0xbe>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	4a16      	ldr	r2, [pc, #88]	@ (8006314 <TIM_OC3_SetConfig+0x114>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d113      	bne.n	80062e6 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80062c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80062c6:	693b      	ldr	r3, [r7, #16]
 80062c8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80062cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	695b      	ldr	r3, [r3, #20]
 80062d2:	011b      	lsls	r3, r3, #4
 80062d4:	693a      	ldr	r2, [r7, #16]
 80062d6:	4313      	orrs	r3, r2
 80062d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	699b      	ldr	r3, [r3, #24]
 80062de:	011b      	lsls	r3, r3, #4
 80062e0:	693a      	ldr	r2, [r7, #16]
 80062e2:	4313      	orrs	r3, r2
 80062e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	693a      	ldr	r2, [r7, #16]
 80062ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	68fa      	ldr	r2, [r7, #12]
 80062f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	685a      	ldr	r2, [r3, #4]
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	697a      	ldr	r2, [r7, #20]
 80062fe:	621a      	str	r2, [r3, #32]
}
 8006300:	bf00      	nop
 8006302:	371c      	adds	r7, #28
 8006304:	46bd      	mov	sp, r7
 8006306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630a:	4770      	bx	lr
 800630c:	40012c00 	.word	0x40012c00
 8006310:	40013400 	.word	0x40013400
 8006314:	40015000 	.word	0x40015000
 8006318:	40014000 	.word	0x40014000
 800631c:	40014400 	.word	0x40014400
 8006320:	40014800 	.word	0x40014800

08006324 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006324:	b480      	push	{r7}
 8006326:	b087      	sub	sp, #28
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
 800632c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6a1b      	ldr	r3, [r3, #32]
 8006332:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6a1b      	ldr	r3, [r3, #32]
 8006338:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	685b      	ldr	r3, [r3, #4]
 8006344:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	69db      	ldr	r3, [r3, #28]
 800634a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006352:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006356:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800635e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	021b      	lsls	r3, r3, #8
 8006366:	68fa      	ldr	r2, [r7, #12]
 8006368:	4313      	orrs	r3, r2
 800636a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800636c:	697b      	ldr	r3, [r7, #20]
 800636e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006372:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	689b      	ldr	r3, [r3, #8]
 8006378:	031b      	lsls	r3, r3, #12
 800637a:	697a      	ldr	r2, [r7, #20]
 800637c:	4313      	orrs	r3, r2
 800637e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	4a2c      	ldr	r2, [pc, #176]	@ (8006434 <TIM_OC4_SetConfig+0x110>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d007      	beq.n	8006398 <TIM_OC4_SetConfig+0x74>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	4a2b      	ldr	r2, [pc, #172]	@ (8006438 <TIM_OC4_SetConfig+0x114>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d003      	beq.n	8006398 <TIM_OC4_SetConfig+0x74>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	4a2a      	ldr	r2, [pc, #168]	@ (800643c <TIM_OC4_SetConfig+0x118>)
 8006394:	4293      	cmp	r3, r2
 8006396:	d10d      	bne.n	80063b4 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006398:	697b      	ldr	r3, [r7, #20]
 800639a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800639e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	68db      	ldr	r3, [r3, #12]
 80063a4:	031b      	lsls	r3, r3, #12
 80063a6:	697a      	ldr	r2, [r7, #20]
 80063a8:	4313      	orrs	r3, r2
 80063aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80063ac:	697b      	ldr	r3, [r7, #20]
 80063ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80063b2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	4a1f      	ldr	r2, [pc, #124]	@ (8006434 <TIM_OC4_SetConfig+0x110>)
 80063b8:	4293      	cmp	r3, r2
 80063ba:	d013      	beq.n	80063e4 <TIM_OC4_SetConfig+0xc0>
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	4a1e      	ldr	r2, [pc, #120]	@ (8006438 <TIM_OC4_SetConfig+0x114>)
 80063c0:	4293      	cmp	r3, r2
 80063c2:	d00f      	beq.n	80063e4 <TIM_OC4_SetConfig+0xc0>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	4a1e      	ldr	r2, [pc, #120]	@ (8006440 <TIM_OC4_SetConfig+0x11c>)
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d00b      	beq.n	80063e4 <TIM_OC4_SetConfig+0xc0>
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	4a1d      	ldr	r2, [pc, #116]	@ (8006444 <TIM_OC4_SetConfig+0x120>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d007      	beq.n	80063e4 <TIM_OC4_SetConfig+0xc0>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	4a1c      	ldr	r2, [pc, #112]	@ (8006448 <TIM_OC4_SetConfig+0x124>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d003      	beq.n	80063e4 <TIM_OC4_SetConfig+0xc0>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	4a17      	ldr	r2, [pc, #92]	@ (800643c <TIM_OC4_SetConfig+0x118>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d113      	bne.n	800640c <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80063e4:	693b      	ldr	r3, [r7, #16]
 80063e6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80063ea:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80063ec:	693b      	ldr	r3, [r7, #16]
 80063ee:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80063f2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	695b      	ldr	r3, [r3, #20]
 80063f8:	019b      	lsls	r3, r3, #6
 80063fa:	693a      	ldr	r2, [r7, #16]
 80063fc:	4313      	orrs	r3, r2
 80063fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	699b      	ldr	r3, [r3, #24]
 8006404:	019b      	lsls	r3, r3, #6
 8006406:	693a      	ldr	r2, [r7, #16]
 8006408:	4313      	orrs	r3, r2
 800640a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	693a      	ldr	r2, [r7, #16]
 8006410:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	68fa      	ldr	r2, [r7, #12]
 8006416:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	685a      	ldr	r2, [r3, #4]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	697a      	ldr	r2, [r7, #20]
 8006424:	621a      	str	r2, [r3, #32]
}
 8006426:	bf00      	nop
 8006428:	371c      	adds	r7, #28
 800642a:	46bd      	mov	sp, r7
 800642c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006430:	4770      	bx	lr
 8006432:	bf00      	nop
 8006434:	40012c00 	.word	0x40012c00
 8006438:	40013400 	.word	0x40013400
 800643c:	40015000 	.word	0x40015000
 8006440:	40014000 	.word	0x40014000
 8006444:	40014400 	.word	0x40014400
 8006448:	40014800 	.word	0x40014800

0800644c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800644c:	b480      	push	{r7}
 800644e:	b087      	sub	sp, #28
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
 8006454:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6a1b      	ldr	r3, [r3, #32]
 800645a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6a1b      	ldr	r3, [r3, #32]
 8006460:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	685b      	ldr	r3, [r3, #4]
 800646c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006472:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800647a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800647e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	68fa      	ldr	r2, [r7, #12]
 8006486:	4313      	orrs	r3, r2
 8006488:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006490:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	689b      	ldr	r3, [r3, #8]
 8006496:	041b      	lsls	r3, r3, #16
 8006498:	693a      	ldr	r2, [r7, #16]
 800649a:	4313      	orrs	r3, r2
 800649c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	4a19      	ldr	r2, [pc, #100]	@ (8006508 <TIM_OC5_SetConfig+0xbc>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d013      	beq.n	80064ce <TIM_OC5_SetConfig+0x82>
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	4a18      	ldr	r2, [pc, #96]	@ (800650c <TIM_OC5_SetConfig+0xc0>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d00f      	beq.n	80064ce <TIM_OC5_SetConfig+0x82>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	4a17      	ldr	r2, [pc, #92]	@ (8006510 <TIM_OC5_SetConfig+0xc4>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d00b      	beq.n	80064ce <TIM_OC5_SetConfig+0x82>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	4a16      	ldr	r2, [pc, #88]	@ (8006514 <TIM_OC5_SetConfig+0xc8>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d007      	beq.n	80064ce <TIM_OC5_SetConfig+0x82>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	4a15      	ldr	r2, [pc, #84]	@ (8006518 <TIM_OC5_SetConfig+0xcc>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d003      	beq.n	80064ce <TIM_OC5_SetConfig+0x82>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	4a14      	ldr	r2, [pc, #80]	@ (800651c <TIM_OC5_SetConfig+0xd0>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d109      	bne.n	80064e2 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80064ce:	697b      	ldr	r3, [r7, #20]
 80064d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80064d4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	695b      	ldr	r3, [r3, #20]
 80064da:	021b      	lsls	r3, r3, #8
 80064dc:	697a      	ldr	r2, [r7, #20]
 80064de:	4313      	orrs	r3, r2
 80064e0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	697a      	ldr	r2, [r7, #20]
 80064e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	68fa      	ldr	r2, [r7, #12]
 80064ec:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	685a      	ldr	r2, [r3, #4]
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	693a      	ldr	r2, [r7, #16]
 80064fa:	621a      	str	r2, [r3, #32]
}
 80064fc:	bf00      	nop
 80064fe:	371c      	adds	r7, #28
 8006500:	46bd      	mov	sp, r7
 8006502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006506:	4770      	bx	lr
 8006508:	40012c00 	.word	0x40012c00
 800650c:	40013400 	.word	0x40013400
 8006510:	40014000 	.word	0x40014000
 8006514:	40014400 	.word	0x40014400
 8006518:	40014800 	.word	0x40014800
 800651c:	40015000 	.word	0x40015000

08006520 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006520:	b480      	push	{r7}
 8006522:	b087      	sub	sp, #28
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
 8006528:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6a1b      	ldr	r3, [r3, #32]
 800652e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6a1b      	ldr	r3, [r3, #32]
 8006534:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	685b      	ldr	r3, [r3, #4]
 8006540:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006546:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800654e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006552:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	021b      	lsls	r3, r3, #8
 800655a:	68fa      	ldr	r2, [r7, #12]
 800655c:	4313      	orrs	r3, r2
 800655e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006560:	693b      	ldr	r3, [r7, #16]
 8006562:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006566:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	689b      	ldr	r3, [r3, #8]
 800656c:	051b      	lsls	r3, r3, #20
 800656e:	693a      	ldr	r2, [r7, #16]
 8006570:	4313      	orrs	r3, r2
 8006572:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	4a1a      	ldr	r2, [pc, #104]	@ (80065e0 <TIM_OC6_SetConfig+0xc0>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d013      	beq.n	80065a4 <TIM_OC6_SetConfig+0x84>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	4a19      	ldr	r2, [pc, #100]	@ (80065e4 <TIM_OC6_SetConfig+0xc4>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d00f      	beq.n	80065a4 <TIM_OC6_SetConfig+0x84>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	4a18      	ldr	r2, [pc, #96]	@ (80065e8 <TIM_OC6_SetConfig+0xc8>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d00b      	beq.n	80065a4 <TIM_OC6_SetConfig+0x84>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	4a17      	ldr	r2, [pc, #92]	@ (80065ec <TIM_OC6_SetConfig+0xcc>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d007      	beq.n	80065a4 <TIM_OC6_SetConfig+0x84>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	4a16      	ldr	r2, [pc, #88]	@ (80065f0 <TIM_OC6_SetConfig+0xd0>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d003      	beq.n	80065a4 <TIM_OC6_SetConfig+0x84>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	4a15      	ldr	r2, [pc, #84]	@ (80065f4 <TIM_OC6_SetConfig+0xd4>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d109      	bne.n	80065b8 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80065a4:	697b      	ldr	r3, [r7, #20]
 80065a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80065aa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	695b      	ldr	r3, [r3, #20]
 80065b0:	029b      	lsls	r3, r3, #10
 80065b2:	697a      	ldr	r2, [r7, #20]
 80065b4:	4313      	orrs	r3, r2
 80065b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	697a      	ldr	r2, [r7, #20]
 80065bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	68fa      	ldr	r2, [r7, #12]
 80065c2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	685a      	ldr	r2, [r3, #4]
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	693a      	ldr	r2, [r7, #16]
 80065d0:	621a      	str	r2, [r3, #32]
}
 80065d2:	bf00      	nop
 80065d4:	371c      	adds	r7, #28
 80065d6:	46bd      	mov	sp, r7
 80065d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065dc:	4770      	bx	lr
 80065de:	bf00      	nop
 80065e0:	40012c00 	.word	0x40012c00
 80065e4:	40013400 	.word	0x40013400
 80065e8:	40014000 	.word	0x40014000
 80065ec:	40014400 	.word	0x40014400
 80065f0:	40014800 	.word	0x40014800
 80065f4:	40015000 	.word	0x40015000

080065f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80065f8:	b480      	push	{r7}
 80065fa:	b087      	sub	sp, #28
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	60f8      	str	r0, [r7, #12]
 8006600:	60b9      	str	r1, [r7, #8]
 8006602:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	6a1b      	ldr	r3, [r3, #32]
 8006608:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	6a1b      	ldr	r3, [r3, #32]
 800660e:	f023 0201 	bic.w	r2, r3, #1
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	699b      	ldr	r3, [r3, #24]
 800661a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800661c:	693b      	ldr	r3, [r7, #16]
 800661e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006622:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	011b      	lsls	r3, r3, #4
 8006628:	693a      	ldr	r2, [r7, #16]
 800662a:	4313      	orrs	r3, r2
 800662c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800662e:	697b      	ldr	r3, [r7, #20]
 8006630:	f023 030a 	bic.w	r3, r3, #10
 8006634:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006636:	697a      	ldr	r2, [r7, #20]
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	4313      	orrs	r3, r2
 800663c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	693a      	ldr	r2, [r7, #16]
 8006642:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	697a      	ldr	r2, [r7, #20]
 8006648:	621a      	str	r2, [r3, #32]
}
 800664a:	bf00      	nop
 800664c:	371c      	adds	r7, #28
 800664e:	46bd      	mov	sp, r7
 8006650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006654:	4770      	bx	lr

08006656 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006656:	b480      	push	{r7}
 8006658:	b087      	sub	sp, #28
 800665a:	af00      	add	r7, sp, #0
 800665c:	60f8      	str	r0, [r7, #12]
 800665e:	60b9      	str	r1, [r7, #8]
 8006660:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	6a1b      	ldr	r3, [r3, #32]
 8006666:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	6a1b      	ldr	r3, [r3, #32]
 800666c:	f023 0210 	bic.w	r2, r3, #16
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	699b      	ldr	r3, [r3, #24]
 8006678:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006680:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	031b      	lsls	r3, r3, #12
 8006686:	693a      	ldr	r2, [r7, #16]
 8006688:	4313      	orrs	r3, r2
 800668a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800668c:	697b      	ldr	r3, [r7, #20]
 800668e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006692:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	011b      	lsls	r3, r3, #4
 8006698:	697a      	ldr	r2, [r7, #20]
 800669a:	4313      	orrs	r3, r2
 800669c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	693a      	ldr	r2, [r7, #16]
 80066a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	697a      	ldr	r2, [r7, #20]
 80066a8:	621a      	str	r2, [r3, #32]
}
 80066aa:	bf00      	nop
 80066ac:	371c      	adds	r7, #28
 80066ae:	46bd      	mov	sp, r7
 80066b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b4:	4770      	bx	lr

080066b6 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80066b6:	b480      	push	{r7}
 80066b8:	b085      	sub	sp, #20
 80066ba:	af00      	add	r7, sp, #0
 80066bc:	6078      	str	r0, [r7, #4]
 80066be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	689b      	ldr	r3, [r3, #8]
 80066c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80066cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80066d2:	683a      	ldr	r2, [r7, #0]
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	4313      	orrs	r3, r2
 80066d8:	f043 0307 	orr.w	r3, r3, #7
 80066dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	68fa      	ldr	r2, [r7, #12]
 80066e2:	609a      	str	r2, [r3, #8]
}
 80066e4:	bf00      	nop
 80066e6:	3714      	adds	r7, #20
 80066e8:	46bd      	mov	sp, r7
 80066ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ee:	4770      	bx	lr

080066f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80066f0:	b480      	push	{r7}
 80066f2:	b087      	sub	sp, #28
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	60f8      	str	r0, [r7, #12]
 80066f8:	60b9      	str	r1, [r7, #8]
 80066fa:	607a      	str	r2, [r7, #4]
 80066fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	689b      	ldr	r3, [r3, #8]
 8006702:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006704:	697b      	ldr	r3, [r7, #20]
 8006706:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800670a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	021a      	lsls	r2, r3, #8
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	431a      	orrs	r2, r3
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	4313      	orrs	r3, r2
 8006718:	697a      	ldr	r2, [r7, #20]
 800671a:	4313      	orrs	r3, r2
 800671c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	697a      	ldr	r2, [r7, #20]
 8006722:	609a      	str	r2, [r3, #8]
}
 8006724:	bf00      	nop
 8006726:	371c      	adds	r7, #28
 8006728:	46bd      	mov	sp, r7
 800672a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672e:	4770      	bx	lr

08006730 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006730:	b480      	push	{r7}
 8006732:	b087      	sub	sp, #28
 8006734:	af00      	add	r7, sp, #0
 8006736:	60f8      	str	r0, [r7, #12]
 8006738:	60b9      	str	r1, [r7, #8]
 800673a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800673c:	68bb      	ldr	r3, [r7, #8]
 800673e:	f003 031f 	and.w	r3, r3, #31
 8006742:	2201      	movs	r2, #1
 8006744:	fa02 f303 	lsl.w	r3, r2, r3
 8006748:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	6a1a      	ldr	r2, [r3, #32]
 800674e:	697b      	ldr	r3, [r7, #20]
 8006750:	43db      	mvns	r3, r3
 8006752:	401a      	ands	r2, r3
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	6a1a      	ldr	r2, [r3, #32]
 800675c:	68bb      	ldr	r3, [r7, #8]
 800675e:	f003 031f 	and.w	r3, r3, #31
 8006762:	6879      	ldr	r1, [r7, #4]
 8006764:	fa01 f303 	lsl.w	r3, r1, r3
 8006768:	431a      	orrs	r2, r3
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	621a      	str	r2, [r3, #32]
}
 800676e:	bf00      	nop
 8006770:	371c      	adds	r7, #28
 8006772:	46bd      	mov	sp, r7
 8006774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006778:	4770      	bx	lr
	...

0800677c <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 800677c:	b480      	push	{r7}
 800677e:	b083      	sub	sp, #12
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	4a26      	ldr	r2, [pc, #152]	@ (8006820 <TIM_ResetCallback+0xa4>)
 8006788:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	4a25      	ldr	r2, [pc, #148]	@ (8006824 <TIM_ResetCallback+0xa8>)
 8006790:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	4a24      	ldr	r2, [pc, #144]	@ (8006828 <TIM_ResetCallback+0xac>)
 8006798:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	4a23      	ldr	r2, [pc, #140]	@ (800682c <TIM_ResetCallback+0xb0>)
 80067a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	4a22      	ldr	r2, [pc, #136]	@ (8006830 <TIM_ResetCallback+0xb4>)
 80067a8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	4a21      	ldr	r2, [pc, #132]	@ (8006834 <TIM_ResetCallback+0xb8>)
 80067b0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	4a20      	ldr	r2, [pc, #128]	@ (8006838 <TIM_ResetCallback+0xbc>)
 80067b8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	4a1f      	ldr	r2, [pc, #124]	@ (800683c <TIM_ResetCallback+0xc0>)
 80067c0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	4a1e      	ldr	r2, [pc, #120]	@ (8006840 <TIM_ResetCallback+0xc4>)
 80067c8:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	4a1d      	ldr	r2, [pc, #116]	@ (8006844 <TIM_ResetCallback+0xc8>)
 80067d0:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	4a1c      	ldr	r2, [pc, #112]	@ (8006848 <TIM_ResetCallback+0xcc>)
 80067d8:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	4a1b      	ldr	r2, [pc, #108]	@ (800684c <TIM_ResetCallback+0xd0>)
 80067e0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	4a1a      	ldr	r2, [pc, #104]	@ (8006850 <TIM_ResetCallback+0xd4>)
 80067e8:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	4a19      	ldr	r2, [pc, #100]	@ (8006854 <TIM_ResetCallback+0xd8>)
 80067f0:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	4a18      	ldr	r2, [pc, #96]	@ (8006858 <TIM_ResetCallback+0xdc>)
 80067f8:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	4a17      	ldr	r2, [pc, #92]	@ (800685c <TIM_ResetCallback+0xe0>)
 8006800:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	4a16      	ldr	r2, [pc, #88]	@ (8006860 <TIM_ResetCallback+0xe4>)
 8006808:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	4a15      	ldr	r2, [pc, #84]	@ (8006864 <TIM_ResetCallback+0xe8>)
 8006810:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 8006814:	bf00      	nop
 8006816:	370c      	adds	r7, #12
 8006818:	46bd      	mov	sp, r7
 800681a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681e:	4770      	bx	lr
 8006820:	08002281 	.word	0x08002281
 8006824:	08005add 	.word	0x08005add
 8006828:	08005b41 	.word	0x08005b41
 800682c:	08005b55 	.word	0x08005b55
 8006830:	08005b05 	.word	0x08005b05
 8006834:	08005b19 	.word	0x08005b19
 8006838:	08005af1 	.word	0x08005af1
 800683c:	08002255 	.word	0x08002255
 8006840:	08005b2d 	.word	0x08005b2d
 8006844:	08005b69 	.word	0x08005b69
 8006848:	08006d01 	.word	0x08006d01
 800684c:	08006d15 	.word	0x08006d15
 8006850:	08006d29 	.word	0x08006d29
 8006854:	08006d3d 	.word	0x08006d3d
 8006858:	08006d51 	.word	0x08006d51
 800685c:	08006d65 	.word	0x08006d65
 8006860:	08006d79 	.word	0x08006d79
 8006864:	08006d8d 	.word	0x08006d8d

08006868 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006868:	b480      	push	{r7}
 800686a:	b085      	sub	sp, #20
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
 8006870:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006878:	2b01      	cmp	r3, #1
 800687a:	d101      	bne.n	8006880 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800687c:	2302      	movs	r3, #2
 800687e:	e074      	b.n	800696a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2201      	movs	r2, #1
 8006884:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2202      	movs	r2, #2
 800688c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	685b      	ldr	r3, [r3, #4]
 8006896:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	689b      	ldr	r3, [r3, #8]
 800689e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	4a34      	ldr	r2, [pc, #208]	@ (8006978 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d009      	beq.n	80068be <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	4a33      	ldr	r2, [pc, #204]	@ (800697c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d004      	beq.n	80068be <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	4a31      	ldr	r2, [pc, #196]	@ (8006980 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80068ba:	4293      	cmp	r3, r2
 80068bc:	d108      	bne.n	80068d0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80068c4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	685b      	ldr	r3, [r3, #4]
 80068ca:	68fa      	ldr	r2, [r7, #12]
 80068cc:	4313      	orrs	r3, r2
 80068ce:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80068d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	68fa      	ldr	r2, [r7, #12]
 80068e2:	4313      	orrs	r3, r2
 80068e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	68fa      	ldr	r2, [r7, #12]
 80068ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	4a21      	ldr	r2, [pc, #132]	@ (8006978 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d022      	beq.n	800693e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006900:	d01d      	beq.n	800693e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	4a1f      	ldr	r2, [pc, #124]	@ (8006984 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006908:	4293      	cmp	r3, r2
 800690a:	d018      	beq.n	800693e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	4a1d      	ldr	r2, [pc, #116]	@ (8006988 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d013      	beq.n	800693e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	4a1c      	ldr	r2, [pc, #112]	@ (800698c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800691c:	4293      	cmp	r3, r2
 800691e:	d00e      	beq.n	800693e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	4a15      	ldr	r2, [pc, #84]	@ (800697c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d009      	beq.n	800693e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	4a18      	ldr	r2, [pc, #96]	@ (8006990 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006930:	4293      	cmp	r3, r2
 8006932:	d004      	beq.n	800693e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	4a11      	ldr	r2, [pc, #68]	@ (8006980 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800693a:	4293      	cmp	r3, r2
 800693c:	d10c      	bne.n	8006958 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006944:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	689b      	ldr	r3, [r3, #8]
 800694a:	68ba      	ldr	r2, [r7, #8]
 800694c:	4313      	orrs	r3, r2
 800694e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	68ba      	ldr	r2, [r7, #8]
 8006956:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2201      	movs	r2, #1
 800695c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2200      	movs	r2, #0
 8006964:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006968:	2300      	movs	r3, #0
}
 800696a:	4618      	mov	r0, r3
 800696c:	3714      	adds	r7, #20
 800696e:	46bd      	mov	sp, r7
 8006970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006974:	4770      	bx	lr
 8006976:	bf00      	nop
 8006978:	40012c00 	.word	0x40012c00
 800697c:	40013400 	.word	0x40013400
 8006980:	40015000 	.word	0x40015000
 8006984:	40000400 	.word	0x40000400
 8006988:	40000800 	.word	0x40000800
 800698c:	40000c00 	.word	0x40000c00
 8006990:	40014000 	.word	0x40014000

08006994 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006994:	b480      	push	{r7}
 8006996:	b085      	sub	sp, #20
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
 800699c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800699e:	2300      	movs	r3, #0
 80069a0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069a8:	2b01      	cmp	r3, #1
 80069aa:	d101      	bne.n	80069b0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80069ac:	2302      	movs	r3, #2
 80069ae:	e078      	b.n	8006aa2 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2201      	movs	r2, #1
 80069b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	68db      	ldr	r3, [r3, #12]
 80069c2:	4313      	orrs	r3, r2
 80069c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	689b      	ldr	r3, [r3, #8]
 80069d0:	4313      	orrs	r3, r2
 80069d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	685b      	ldr	r3, [r3, #4]
 80069de:	4313      	orrs	r3, r2
 80069e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4313      	orrs	r3, r2
 80069ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	691b      	ldr	r3, [r3, #16]
 80069fa:	4313      	orrs	r3, r2
 80069fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	695b      	ldr	r3, [r3, #20]
 8006a08:	4313      	orrs	r3, r2
 8006a0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a16:	4313      	orrs	r3, r2
 8006a18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	699b      	ldr	r3, [r3, #24]
 8006a24:	041b      	lsls	r3, r3, #16
 8006a26:	4313      	orrs	r3, r2
 8006a28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	69db      	ldr	r3, [r3, #28]
 8006a34:	4313      	orrs	r3, r2
 8006a36:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	4a1c      	ldr	r2, [pc, #112]	@ (8006ab0 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d009      	beq.n	8006a56 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	4a1b      	ldr	r2, [pc, #108]	@ (8006ab4 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d004      	beq.n	8006a56 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4a19      	ldr	r2, [pc, #100]	@ (8006ab8 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d11c      	bne.n	8006a90 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a60:	051b      	lsls	r3, r3, #20
 8006a62:	4313      	orrs	r3, r2
 8006a64:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	6a1b      	ldr	r3, [r3, #32]
 8006a70:	4313      	orrs	r3, r2
 8006a72:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a7e:	4313      	orrs	r3, r2
 8006a80:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a8c:	4313      	orrs	r3, r2
 8006a8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	68fa      	ldr	r2, [r7, #12]
 8006a96:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006aa0:	2300      	movs	r3, #0
}
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	3714      	adds	r7, #20
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aac:	4770      	bx	lr
 8006aae:	bf00      	nop
 8006ab0:	40012c00 	.word	0x40012c00
 8006ab4:	40013400 	.word	0x40013400
 8006ab8:	40015000 	.word	0x40015000

08006abc <HAL_TIMEx_ConfigBreakInput>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             const TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)
{
 8006abc:	b480      	push	{r7}
 8006abe:	b08b      	sub	sp, #44	@ 0x2c
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	60f8      	str	r0, [r7, #12]
 8006ac4:	60b9      	str	r1, [r7, #8]
 8006ac6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006ac8:	2300      	movs	r3, #0
 8006aca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ad4:	2b01      	cmp	r3, #1
 8006ad6:	d101      	bne.n	8006adc <HAL_TIMEx_ConfigBreakInput+0x20>
 8006ad8:	2302      	movs	r3, #2
 8006ada:	e10b      	b.n	8006cf4 <HAL_TIMEx_ConfigBreakInput+0x238>
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	2201      	movs	r2, #1
 8006ae0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (sBreakInputConfig->Source)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	2b80      	cmp	r3, #128	@ 0x80
 8006aea:	f000 8096 	beq.w	8006c1a <HAL_TIMEx_ConfigBreakInput+0x15e>
 8006aee:	2b80      	cmp	r3, #128	@ 0x80
 8006af0:	f200 809c 	bhi.w	8006c2c <HAL_TIMEx_ConfigBreakInput+0x170>
 8006af4:	2b20      	cmp	r3, #32
 8006af6:	d849      	bhi.n	8006b8c <HAL_TIMEx_ConfigBreakInput+0xd0>
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	f000 8097 	beq.w	8006c2c <HAL_TIMEx_ConfigBreakInput+0x170>
 8006afe:	3b01      	subs	r3, #1
 8006b00:	2b1f      	cmp	r3, #31
 8006b02:	f200 8093 	bhi.w	8006c2c <HAL_TIMEx_ConfigBreakInput+0x170>
 8006b06:	a201      	add	r2, pc, #4	@ (adr r2, 8006b0c <HAL_TIMEx_ConfigBreakInput+0x50>)
 8006b08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b0c:	08006b93 	.word	0x08006b93
 8006b10:	08006ba7 	.word	0x08006ba7
 8006b14:	08006c2d 	.word	0x08006c2d
 8006b18:	08006bbb 	.word	0x08006bbb
 8006b1c:	08006c2d 	.word	0x08006c2d
 8006b20:	08006c2d 	.word	0x08006c2d
 8006b24:	08006c2d 	.word	0x08006c2d
 8006b28:	08006bcf 	.word	0x08006bcf
 8006b2c:	08006c2d 	.word	0x08006c2d
 8006b30:	08006c2d 	.word	0x08006c2d
 8006b34:	08006c2d 	.word	0x08006c2d
 8006b38:	08006c2d 	.word	0x08006c2d
 8006b3c:	08006c2d 	.word	0x08006c2d
 8006b40:	08006c2d 	.word	0x08006c2d
 8006b44:	08006c2d 	.word	0x08006c2d
 8006b48:	08006be3 	.word	0x08006be3
 8006b4c:	08006c2d 	.word	0x08006c2d
 8006b50:	08006c2d 	.word	0x08006c2d
 8006b54:	08006c2d 	.word	0x08006c2d
 8006b58:	08006c2d 	.word	0x08006c2d
 8006b5c:	08006c2d 	.word	0x08006c2d
 8006b60:	08006c2d 	.word	0x08006c2d
 8006b64:	08006c2d 	.word	0x08006c2d
 8006b68:	08006c2d 	.word	0x08006c2d
 8006b6c:	08006c2d 	.word	0x08006c2d
 8006b70:	08006c2d 	.word	0x08006c2d
 8006b74:	08006c2d 	.word	0x08006c2d
 8006b78:	08006c2d 	.word	0x08006c2d
 8006b7c:	08006c2d 	.word	0x08006c2d
 8006b80:	08006c2d 	.word	0x08006c2d
 8006b84:	08006c2d 	.word	0x08006c2d
 8006b88:	08006bf7 	.word	0x08006bf7
 8006b8c:	2b40      	cmp	r3, #64	@ 0x40
 8006b8e:	d03b      	beq.n	8006c08 <HAL_TIMEx_ConfigBreakInput+0x14c>
 8006b90:	e04c      	b.n	8006c2c <HAL_TIMEx_ConfigBreakInput+0x170>
  {
    case TIM_BREAKINPUTSOURCE_BKIN:
    {
      bkin_enable_mask = TIM1_AF1_BKINE;
 8006b92:	2301      	movs	r3, #1
 8006b94:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKINE_Pos;
 8006b96:	2300      	movs	r3, #0
 8006b98:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKINP;
 8006b9a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006b9e:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKINP_Pos;
 8006ba0:	2309      	movs	r3, #9
 8006ba2:	617b      	str	r3, [r7, #20]
      break;
 8006ba4:	e04b      	b.n	8006c3e <HAL_TIMEx_ConfigBreakInput+0x182>
    }
    case TIM_BREAKINPUTSOURCE_COMP1:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP1E;
 8006ba6:	2302      	movs	r3, #2
 8006ba8:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP1E_Pos;
 8006baa:	2301      	movs	r3, #1
 8006bac:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP1P;
 8006bae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006bb2:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP1P_Pos;
 8006bb4:	230a      	movs	r3, #10
 8006bb6:	617b      	str	r3, [r7, #20]
      break;
 8006bb8:	e041      	b.n	8006c3e <HAL_TIMEx_ConfigBreakInput+0x182>
    }
    case TIM_BREAKINPUTSOURCE_COMP2:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP2E;
 8006bba:	2304      	movs	r3, #4
 8006bbc:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP2E_Pos;
 8006bbe:	2302      	movs	r3, #2
 8006bc0:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP2P;
 8006bc2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006bc6:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP2P_Pos;
 8006bc8:	230b      	movs	r3, #11
 8006bca:	617b      	str	r3, [r7, #20]
      break;
 8006bcc:	e037      	b.n	8006c3e <HAL_TIMEx_ConfigBreakInput+0x182>
    }
    case TIM_BREAKINPUTSOURCE_COMP3:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP3E;
 8006bce:	2308      	movs	r3, #8
 8006bd0:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP3E_Pos;
 8006bd2:	2303      	movs	r3, #3
 8006bd4:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP3P;
 8006bd6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006bda:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP3P_Pos;
 8006bdc:	230c      	movs	r3, #12
 8006bde:	617b      	str	r3, [r7, #20]
      break;
 8006be0:	e02d      	b.n	8006c3e <HAL_TIMEx_ConfigBreakInput+0x182>
    }
    case TIM_BREAKINPUTSOURCE_COMP4:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP4E;
 8006be2:	2310      	movs	r3, #16
 8006be4:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP4E_Pos;
 8006be6:	2304      	movs	r3, #4
 8006be8:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP4P;
 8006bea:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006bee:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP4P_Pos;
 8006bf0:	230d      	movs	r3, #13
 8006bf2:	617b      	str	r3, [r7, #20]
      break;
 8006bf4:	e023      	b.n	8006c3e <HAL_TIMEx_ConfigBreakInput+0x182>
    }
#if defined (COMP5)
    case TIM_BREAKINPUTSOURCE_COMP5:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP5E;
 8006bf6:	2320      	movs	r3, #32
 8006bf8:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP5E_Pos;
 8006bfa:	2305      	movs	r3, #5
 8006bfc:	61bb      	str	r3, [r7, #24]
      /* No palarity bit for this COMP. Variable bkin_polarity_mask keeps its default value 0 */
      bkin_polarity_mask = 0U;
 8006bfe:	2300      	movs	r3, #0
 8006c00:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = 0U;
 8006c02:	2300      	movs	r3, #0
 8006c04:	617b      	str	r3, [r7, #20]
      break;
 8006c06:	e01a      	b.n	8006c3e <HAL_TIMEx_ConfigBreakInput+0x182>
    }
#endif /* COMP5 */
#if defined (COMP6)
    case TIM_BREAKINPUTSOURCE_COMP6:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP6E;
 8006c08:	2340      	movs	r3, #64	@ 0x40
 8006c0a:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP6E_Pos;
 8006c0c:	2306      	movs	r3, #6
 8006c0e:	61bb      	str	r3, [r7, #24]
      /* No palarity bit for this COMP. Variable bkin_polarity_mask keeps its default value 0 */
      bkin_polarity_mask = 0U;
 8006c10:	2300      	movs	r3, #0
 8006c12:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = 0U;
 8006c14:	2300      	movs	r3, #0
 8006c16:	617b      	str	r3, [r7, #20]
      break;
 8006c18:	e011      	b.n	8006c3e <HAL_TIMEx_ConfigBreakInput+0x182>
    }
#endif /* COMP7 */
#if defined (COMP7)
    case TIM_BREAKINPUTSOURCE_COMP7:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP7E;
 8006c1a:	2380      	movs	r3, #128	@ 0x80
 8006c1c:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP7E_Pos;
 8006c1e:	2307      	movs	r3, #7
 8006c20:	61bb      	str	r3, [r7, #24]
      /* No palarity bit for this COMP. Variable bkin_polarity_mask keeps its default value 0 */
      bkin_polarity_mask = 0U;
 8006c22:	2300      	movs	r3, #0
 8006c24:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = 0U;
 8006c26:	2300      	movs	r3, #0
 8006c28:	617b      	str	r3, [r7, #20]
      break;
 8006c2a:	e008      	b.n	8006c3e <HAL_TIMEx_ConfigBreakInput+0x182>
    }
#endif /* COMP7 */

    default:
    {
      bkin_enable_mask = 0U;
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	623b      	str	r3, [r7, #32]
      bkin_polarity_mask = 0U;
 8006c30:	2300      	movs	r3, #0
 8006c32:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = 0U;
 8006c34:	2300      	movs	r3, #0
 8006c36:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = 0U;
 8006c38:	2300      	movs	r3, #0
 8006c3a:	617b      	str	r3, [r7, #20]
      break;
 8006c3c:	bf00      	nop
    }
  }

  switch (BreakInput)
 8006c3e:	68bb      	ldr	r3, [r7, #8]
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	d003      	beq.n	8006c4c <HAL_TIMEx_ConfigBreakInput+0x190>
 8006c44:	68bb      	ldr	r3, [r7, #8]
 8006c46:	2b02      	cmp	r3, #2
 8006c48:	d025      	beq.n	8006c96 <HAL_TIMEx_ConfigBreakInput+0x1da>
 8006c4a:	e049      	b.n	8006ce0 <HAL_TIMEx_ConfigBreakInput+0x224>
  {
    case TIM_BREAKINPUT_BRK:
    {
      /* Get the TIMx_AF1 register value */
      tmporx = htim->Instance->AF1;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c52:	613b      	str	r3, [r7, #16]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 8006c54:	6a3b      	ldr	r3, [r7, #32]
 8006c56:	43db      	mvns	r3, r3
 8006c58:	693a      	ldr	r2, [r7, #16]
 8006c5a:	4013      	ands	r3, r2
 8006c5c:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	685a      	ldr	r2, [r3, #4]
 8006c62:	69bb      	ldr	r3, [r7, #24]
 8006c64:	409a      	lsls	r2, r3
 8006c66:	6a3b      	ldr	r3, [r7, #32]
 8006c68:	4013      	ands	r3, r2
 8006c6a:	693a      	ldr	r2, [r7, #16]
 8006c6c:	4313      	orrs	r3, r2
 8006c6e:	613b      	str	r3, [r7, #16]

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
 8006c70:	69fb      	ldr	r3, [r7, #28]
 8006c72:	43db      	mvns	r3, r3
 8006c74:	693a      	ldr	r2, [r7, #16]
 8006c76:	4013      	ands	r3, r2
 8006c78:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	689a      	ldr	r2, [r3, #8]
 8006c7e:	697b      	ldr	r3, [r7, #20]
 8006c80:	409a      	lsls	r2, r3
 8006c82:	69fb      	ldr	r3, [r7, #28]
 8006c84:	4013      	ands	r3, r2
 8006c86:	693a      	ldr	r2, [r7, #16]
 8006c88:	4313      	orrs	r3, r2
 8006c8a:	613b      	str	r3, [r7, #16]

      /* Set TIMx_AF1 */
      htim->Instance->AF1 = tmporx;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	693a      	ldr	r2, [r7, #16]
 8006c92:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 8006c94:	e028      	b.n	8006ce8 <HAL_TIMEx_ConfigBreakInput+0x22c>
    }
    case TIM_BREAKINPUT_BRK2:
    {
      /* Get the TIMx_AF2 register value */
      tmporx = htim->Instance->AF2;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006c9c:	613b      	str	r3, [r7, #16]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 8006c9e:	6a3b      	ldr	r3, [r7, #32]
 8006ca0:	43db      	mvns	r3, r3
 8006ca2:	693a      	ldr	r2, [r7, #16]
 8006ca4:	4013      	ands	r3, r2
 8006ca6:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	685a      	ldr	r2, [r3, #4]
 8006cac:	69bb      	ldr	r3, [r7, #24]
 8006cae:	409a      	lsls	r2, r3
 8006cb0:	6a3b      	ldr	r3, [r7, #32]
 8006cb2:	4013      	ands	r3, r2
 8006cb4:	693a      	ldr	r2, [r7, #16]
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	613b      	str	r3, [r7, #16]

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
 8006cba:	69fb      	ldr	r3, [r7, #28]
 8006cbc:	43db      	mvns	r3, r3
 8006cbe:	693a      	ldr	r2, [r7, #16]
 8006cc0:	4013      	ands	r3, r2
 8006cc2:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	689a      	ldr	r2, [r3, #8]
 8006cc8:	697b      	ldr	r3, [r7, #20]
 8006cca:	409a      	lsls	r2, r3
 8006ccc:	69fb      	ldr	r3, [r7, #28]
 8006cce:	4013      	ands	r3, r2
 8006cd0:	693a      	ldr	r2, [r7, #16]
 8006cd2:	4313      	orrs	r3, r2
 8006cd4:	613b      	str	r3, [r7, #16]

      /* Set TIMx_AF2 */
      htim->Instance->AF2 = tmporx;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	693a      	ldr	r2, [r7, #16]
 8006cdc:	665a      	str	r2, [r3, #100]	@ 0x64
      break;
 8006cde:	e003      	b.n	8006ce8 <HAL_TIMEx_ConfigBreakInput+0x22c>
    }
    default:
      status = HAL_ERROR;
 8006ce0:	2301      	movs	r3, #1
 8006ce2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8006ce6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	2200      	movs	r2, #0
 8006cec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006cf0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	372c      	adds	r7, #44	@ 0x2c
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfe:	4770      	bx	lr

08006d00 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006d00:	b480      	push	{r7}
 8006d02:	b083      	sub	sp, #12
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006d08:	bf00      	nop
 8006d0a:	370c      	adds	r7, #12
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d12:	4770      	bx	lr

08006d14 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006d14:	b480      	push	{r7}
 8006d16:	b083      	sub	sp, #12
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8006d1c:	bf00      	nop
 8006d1e:	370c      	adds	r7, #12
 8006d20:	46bd      	mov	sp, r7
 8006d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d26:	4770      	bx	lr

08006d28 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006d28:	b480      	push	{r7}
 8006d2a:	b083      	sub	sp, #12
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006d30:	bf00      	nop
 8006d32:	370c      	adds	r7, #12
 8006d34:	46bd      	mov	sp, r7
 8006d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3a:	4770      	bx	lr

08006d3c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	b083      	sub	sp, #12
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006d44:	bf00      	nop
 8006d46:	370c      	adds	r7, #12
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4e:	4770      	bx	lr

08006d50 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8006d50:	b480      	push	{r7}
 8006d52:	b083      	sub	sp, #12
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8006d58:	bf00      	nop
 8006d5a:	370c      	adds	r7, #12
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d62:	4770      	bx	lr

08006d64 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8006d64:	b480      	push	{r7}
 8006d66:	b083      	sub	sp, #12
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8006d6c:	bf00      	nop
 8006d6e:	370c      	adds	r7, #12
 8006d70:	46bd      	mov	sp, r7
 8006d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d76:	4770      	bx	lr

08006d78 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006d78:	b480      	push	{r7}
 8006d7a:	b083      	sub	sp, #12
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8006d80:	bf00      	nop
 8006d82:	370c      	adds	r7, #12
 8006d84:	46bd      	mov	sp, r7
 8006d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8a:	4770      	bx	lr

08006d8c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b083      	sub	sp, #12
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8006d94:	bf00      	nop
 8006d96:	370c      	adds	r7, #12
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9e:	4770      	bx	lr

08006da0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b082      	sub	sp, #8
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d101      	bne.n	8006db2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006dae:	2301      	movs	r3, #1
 8006db0:	e050      	b.n	8006e54 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d114      	bne.n	8006de6 <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8006dc4:	6878      	ldr	r0, [r7, #4]
 8006dc6:	f000 fdc5 	bl	8007954 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d103      	bne.n	8006ddc <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	4a21      	ldr	r2, [pc, #132]	@ (8006e5c <HAL_UART_Init+0xbc>)
 8006dd8:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006de2:	6878      	ldr	r0, [r7, #4]
 8006de4:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2224      	movs	r2, #36	@ 0x24
 8006dea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	681a      	ldr	r2, [r3, #0]
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f022 0201 	bic.w	r2, r2, #1
 8006dfc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d002      	beq.n	8006e0c <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 8006e06:	6878      	ldr	r0, [r7, #4]
 8006e08:	f001 f8f2 	bl	8007ff0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006e0c:	6878      	ldr	r0, [r7, #4]
 8006e0e:	f000 fdf3 	bl	80079f8 <UART_SetConfig>
 8006e12:	4603      	mov	r3, r0
 8006e14:	2b01      	cmp	r3, #1
 8006e16:	d101      	bne.n	8006e1c <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 8006e18:	2301      	movs	r3, #1
 8006e1a:	e01b      	b.n	8006e54 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	685a      	ldr	r2, [r3, #4]
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006e2a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	689a      	ldr	r2, [r3, #8]
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006e3a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	681a      	ldr	r2, [r3, #0]
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f042 0201 	orr.w	r2, r2, #1
 8006e4a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006e4c:	6878      	ldr	r0, [r7, #4]
 8006e4e:	f001 f971 	bl	8008134 <UART_CheckIdleState>
 8006e52:	4603      	mov	r3, r0
}
 8006e54:	4618      	mov	r0, r3
 8006e56:	3708      	adds	r7, #8
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	bd80      	pop	{r7, pc}
 8006e5c:	0800266d 	.word	0x0800266d

08006e60 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 8006e60:	b480      	push	{r7}
 8006e62:	b087      	sub	sp, #28
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	60f8      	str	r0, [r7, #12]
 8006e68:	460b      	mov	r3, r1
 8006e6a:	607a      	str	r2, [r7, #4]
 8006e6c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8006e6e:	2300      	movs	r3, #0
 8006e70:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d109      	bne.n	8006e8c <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e7e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 8006e88:	2301      	movs	r3, #1
 8006e8a:	e09c      	b.n	8006fc6 <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e92:	2b20      	cmp	r3, #32
 8006e94:	d16c      	bne.n	8006f70 <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 8006e96:	7afb      	ldrb	r3, [r7, #11]
 8006e98:	2b0c      	cmp	r3, #12
 8006e9a:	d85e      	bhi.n	8006f5a <HAL_UART_RegisterCallback+0xfa>
 8006e9c:	a201      	add	r2, pc, #4	@ (adr r2, 8006ea4 <HAL_UART_RegisterCallback+0x44>)
 8006e9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ea2:	bf00      	nop
 8006ea4:	08006ed9 	.word	0x08006ed9
 8006ea8:	08006ee3 	.word	0x08006ee3
 8006eac:	08006eed 	.word	0x08006eed
 8006eb0:	08006ef7 	.word	0x08006ef7
 8006eb4:	08006f01 	.word	0x08006f01
 8006eb8:	08006f0b 	.word	0x08006f0b
 8006ebc:	08006f15 	.word	0x08006f15
 8006ec0:	08006f1f 	.word	0x08006f1f
 8006ec4:	08006f29 	.word	0x08006f29
 8006ec8:	08006f33 	.word	0x08006f33
 8006ecc:	08006f3d 	.word	0x08006f3d
 8006ed0:	08006f47 	.word	0x08006f47
 8006ed4:	08006f51 	.word	0x08006f51
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	687a      	ldr	r2, [r7, #4]
 8006edc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8006ee0:	e070      	b.n	8006fc4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	687a      	ldr	r2, [r7, #4]
 8006ee6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8006eea:	e06b      	b.n	8006fc4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	687a      	ldr	r2, [r7, #4]
 8006ef0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8006ef4:	e066      	b.n	8006fc4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	687a      	ldr	r2, [r7, #4]
 8006efa:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8006efe:	e061      	b.n	8006fc4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	687a      	ldr	r2, [r7, #4]
 8006f04:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8006f08:	e05c      	b.n	8006fc4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	687a      	ldr	r2, [r7, #4]
 8006f0e:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8006f12:	e057      	b.n	8006fc4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	687a      	ldr	r2, [r7, #4]
 8006f18:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8006f1c:	e052      	b.n	8006fc4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	687a      	ldr	r2, [r7, #4]
 8006f22:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8006f26:	e04d      	b.n	8006fc4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	687a      	ldr	r2, [r7, #4]
 8006f2c:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 8006f30:	e048      	b.n	8006fc4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	687a      	ldr	r2, [r7, #4]
 8006f36:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 8006f3a:	e043      	b.n	8006fc4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	687a      	ldr	r2, [r7, #4]
 8006f40:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 8006f44:	e03e      	b.n	8006fc4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	687a      	ldr	r2, [r7, #4]
 8006f4a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 8006f4e:	e039      	b.n	8006fc4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	687a      	ldr	r2, [r7, #4]
 8006f54:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8006f58:	e034      	b.n	8006fc4 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f60:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	75fb      	strb	r3, [r7, #23]
        break;
 8006f6e:	e029      	b.n	8006fc4 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d11a      	bne.n	8006fb0 <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 8006f7a:	7afb      	ldrb	r3, [r7, #11]
 8006f7c:	2b0b      	cmp	r3, #11
 8006f7e:	d002      	beq.n	8006f86 <HAL_UART_RegisterCallback+0x126>
 8006f80:	2b0c      	cmp	r3, #12
 8006f82:	d005      	beq.n	8006f90 <HAL_UART_RegisterCallback+0x130>
 8006f84:	e009      	b.n	8006f9a <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	687a      	ldr	r2, [r7, #4]
 8006f8a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 8006f8e:	e019      	b.n	8006fc4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	687a      	ldr	r2, [r7, #4]
 8006f94:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8006f98:	e014      	b.n	8006fc4 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006fa0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 8006faa:	2301      	movs	r3, #1
 8006fac:	75fb      	strb	r3, [r7, #23]
        break;
 8006fae:	e009      	b.n	8006fc4 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006fb6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 8006fc0:	2301      	movs	r3, #1
 8006fc2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8006fc4:	7dfb      	ldrb	r3, [r7, #23]
}
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	371c      	adds	r7, #28
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd0:	4770      	bx	lr
 8006fd2:	bf00      	nop

08006fd4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	b08a      	sub	sp, #40	@ 0x28
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	60f8      	str	r0, [r7, #12]
 8006fdc:	60b9      	str	r1, [r7, #8]
 8006fde:	4613      	mov	r3, r2
 8006fe0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fe8:	2b20      	cmp	r3, #32
 8006fea:	d167      	bne.n	80070bc <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006fec:	68bb      	ldr	r3, [r7, #8]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d002      	beq.n	8006ff8 <HAL_UART_Transmit_DMA+0x24>
 8006ff2:	88fb      	ldrh	r3, [r7, #6]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d101      	bne.n	8006ffc <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	e060      	b.n	80070be <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	68ba      	ldr	r2, [r7, #8]
 8007000:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	88fa      	ldrh	r2, [r7, #6]
 8007006:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	88fa      	ldrh	r2, [r7, #6]
 800700e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	2200      	movs	r2, #0
 8007016:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	2221      	movs	r2, #33	@ 0x21
 800701e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007026:	2b00      	cmp	r3, #0
 8007028:	d028      	beq.n	800707c <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800702e:	4a26      	ldr	r2, [pc, #152]	@ (80070c8 <HAL_UART_Transmit_DMA+0xf4>)
 8007030:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007036:	4a25      	ldr	r2, [pc, #148]	@ (80070cc <HAL_UART_Transmit_DMA+0xf8>)
 8007038:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800703e:	4a24      	ldr	r2, [pc, #144]	@ (80070d0 <HAL_UART_Transmit_DMA+0xfc>)
 8007040:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007046:	2200      	movs	r2, #0
 8007048:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007052:	4619      	mov	r1, r3
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	3328      	adds	r3, #40	@ 0x28
 800705a:	461a      	mov	r2, r3
 800705c:	88fb      	ldrh	r3, [r7, #6]
 800705e:	f7fb ff2b 	bl	8002eb8 <HAL_DMA_Start_IT>
 8007062:	4603      	mov	r3, r0
 8007064:	2b00      	cmp	r3, #0
 8007066:	d009      	beq.n	800707c <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	2210      	movs	r2, #16
 800706c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	2220      	movs	r2, #32
 8007074:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8007078:	2301      	movs	r3, #1
 800707a:	e020      	b.n	80070be <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	2240      	movs	r2, #64	@ 0x40
 8007082:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	3308      	adds	r3, #8
 800708a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800708c:	697b      	ldr	r3, [r7, #20]
 800708e:	e853 3f00 	ldrex	r3, [r3]
 8007092:	613b      	str	r3, [r7, #16]
   return(result);
 8007094:	693b      	ldr	r3, [r7, #16]
 8007096:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800709a:	627b      	str	r3, [r7, #36]	@ 0x24
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	3308      	adds	r3, #8
 80070a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070a4:	623a      	str	r2, [r7, #32]
 80070a6:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070a8:	69f9      	ldr	r1, [r7, #28]
 80070aa:	6a3a      	ldr	r2, [r7, #32]
 80070ac:	e841 2300 	strex	r3, r2, [r1]
 80070b0:	61bb      	str	r3, [r7, #24]
   return(result);
 80070b2:	69bb      	ldr	r3, [r7, #24]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d1e5      	bne.n	8007084 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 80070b8:	2300      	movs	r3, #0
 80070ba:	e000      	b.n	80070be <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80070bc:	2302      	movs	r3, #2
  }
}
 80070be:	4618      	mov	r0, r3
 80070c0:	3728      	adds	r7, #40	@ 0x28
 80070c2:	46bd      	mov	sp, r7
 80070c4:	bd80      	pop	{r7, pc}
 80070c6:	bf00      	nop
 80070c8:	080085ff 	.word	0x080085ff
 80070cc:	0800869d 	.word	0x0800869d
 80070d0:	08008837 	.word	0x08008837

080070d4 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80070d4:	b580      	push	{r7, lr}
 80070d6:	b08a      	sub	sp, #40	@ 0x28
 80070d8:	af00      	add	r7, sp, #0
 80070da:	60f8      	str	r0, [r7, #12]
 80070dc:	60b9      	str	r1, [r7, #8]
 80070de:	4613      	mov	r3, r2
 80070e0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80070e8:	2b20      	cmp	r3, #32
 80070ea:	d137      	bne.n	800715c <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d002      	beq.n	80070f8 <HAL_UART_Receive_DMA+0x24>
 80070f2:	88fb      	ldrh	r3, [r7, #6]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d101      	bne.n	80070fc <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 80070f8:	2301      	movs	r3, #1
 80070fa:	e030      	b.n	800715e <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	2200      	movs	r2, #0
 8007100:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	4a18      	ldr	r2, [pc, #96]	@ (8007168 <HAL_UART_Receive_DMA+0x94>)
 8007108:	4293      	cmp	r3, r2
 800710a:	d01f      	beq.n	800714c <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	685b      	ldr	r3, [r3, #4]
 8007112:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007116:	2b00      	cmp	r3, #0
 8007118:	d018      	beq.n	800714c <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007120:	697b      	ldr	r3, [r7, #20]
 8007122:	e853 3f00 	ldrex	r3, [r3]
 8007126:	613b      	str	r3, [r7, #16]
   return(result);
 8007128:	693b      	ldr	r3, [r7, #16]
 800712a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800712e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	461a      	mov	r2, r3
 8007136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007138:	623b      	str	r3, [r7, #32]
 800713a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800713c:	69f9      	ldr	r1, [r7, #28]
 800713e:	6a3a      	ldr	r2, [r7, #32]
 8007140:	e841 2300 	strex	r3, r2, [r1]
 8007144:	61bb      	str	r3, [r7, #24]
   return(result);
 8007146:	69bb      	ldr	r3, [r7, #24]
 8007148:	2b00      	cmp	r3, #0
 800714a:	d1e6      	bne.n	800711a <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800714c:	88fb      	ldrh	r3, [r7, #6]
 800714e:	461a      	mov	r2, r3
 8007150:	68b9      	ldr	r1, [r7, #8]
 8007152:	68f8      	ldr	r0, [r7, #12]
 8007154:	f001 f906 	bl	8008364 <UART_Start_Receive_DMA>
 8007158:	4603      	mov	r3, r0
 800715a:	e000      	b.n	800715e <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800715c:	2302      	movs	r3, #2
  }
}
 800715e:	4618      	mov	r0, r3
 8007160:	3728      	adds	r7, #40	@ 0x28
 8007162:	46bd      	mov	sp, r7
 8007164:	bd80      	pop	{r7, pc}
 8007166:	bf00      	nop
 8007168:	40008000 	.word	0x40008000

0800716c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b0ba      	sub	sp, #232	@ 0xe8
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	69db      	ldr	r3, [r3, #28]
 800717a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	689b      	ldr	r3, [r3, #8]
 800718e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007192:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007196:	f640 030f 	movw	r3, #2063	@ 0x80f
 800719a:	4013      	ands	r3, r2
 800719c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80071a0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d11b      	bne.n	80071e0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80071a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071ac:	f003 0320 	and.w	r3, r3, #32
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d015      	beq.n	80071e0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80071b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071b8:	f003 0320 	and.w	r3, r3, #32
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d105      	bne.n	80071cc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80071c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80071c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d009      	beq.n	80071e0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	f000 82f3 	beq.w	80077bc <HAL_UART_IRQHandler+0x650>
      {
        huart->RxISR(huart);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	4798      	blx	r3
      }
      return;
 80071de:	e2ed      	b.n	80077bc <HAL_UART_IRQHandler+0x650>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80071e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	f000 8129 	beq.w	800743c <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80071ea:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80071ee:	4b90      	ldr	r3, [pc, #576]	@ (8007430 <HAL_UART_IRQHandler+0x2c4>)
 80071f0:	4013      	ands	r3, r2
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d106      	bne.n	8007204 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80071f6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80071fa:	4b8e      	ldr	r3, [pc, #568]	@ (8007434 <HAL_UART_IRQHandler+0x2c8>)
 80071fc:	4013      	ands	r3, r2
 80071fe:	2b00      	cmp	r3, #0
 8007200:	f000 811c 	beq.w	800743c <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007204:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007208:	f003 0301 	and.w	r3, r3, #1
 800720c:	2b00      	cmp	r3, #0
 800720e:	d011      	beq.n	8007234 <HAL_UART_IRQHandler+0xc8>
 8007210:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007214:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007218:	2b00      	cmp	r3, #0
 800721a:	d00b      	beq.n	8007234 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	2201      	movs	r2, #1
 8007222:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800722a:	f043 0201 	orr.w	r2, r3, #1
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007234:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007238:	f003 0302 	and.w	r3, r3, #2
 800723c:	2b00      	cmp	r3, #0
 800723e:	d011      	beq.n	8007264 <HAL_UART_IRQHandler+0xf8>
 8007240:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007244:	f003 0301 	and.w	r3, r3, #1
 8007248:	2b00      	cmp	r3, #0
 800724a:	d00b      	beq.n	8007264 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	2202      	movs	r2, #2
 8007252:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800725a:	f043 0204 	orr.w	r2, r3, #4
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007264:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007268:	f003 0304 	and.w	r3, r3, #4
 800726c:	2b00      	cmp	r3, #0
 800726e:	d011      	beq.n	8007294 <HAL_UART_IRQHandler+0x128>
 8007270:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007274:	f003 0301 	and.w	r3, r3, #1
 8007278:	2b00      	cmp	r3, #0
 800727a:	d00b      	beq.n	8007294 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	2204      	movs	r2, #4
 8007282:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800728a:	f043 0202 	orr.w	r2, r3, #2
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007294:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007298:	f003 0308 	and.w	r3, r3, #8
 800729c:	2b00      	cmp	r3, #0
 800729e:	d017      	beq.n	80072d0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80072a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072a4:	f003 0320 	and.w	r3, r3, #32
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d105      	bne.n	80072b8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80072ac:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80072b0:	4b5f      	ldr	r3, [pc, #380]	@ (8007430 <HAL_UART_IRQHandler+0x2c4>)
 80072b2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d00b      	beq.n	80072d0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	2208      	movs	r2, #8
 80072be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072c6:	f043 0208 	orr.w	r2, r3, #8
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80072d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d012      	beq.n	8007302 <HAL_UART_IRQHandler+0x196>
 80072dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072e0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d00c      	beq.n	8007302 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80072f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072f8:	f043 0220 	orr.w	r2, r3, #32
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007308:	2b00      	cmp	r3, #0
 800730a:	f000 8259 	beq.w	80077c0 <HAL_UART_IRQHandler+0x654>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800730e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007312:	f003 0320 	and.w	r3, r3, #32
 8007316:	2b00      	cmp	r3, #0
 8007318:	d013      	beq.n	8007342 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800731a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800731e:	f003 0320 	and.w	r3, r3, #32
 8007322:	2b00      	cmp	r3, #0
 8007324:	d105      	bne.n	8007332 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007326:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800732a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800732e:	2b00      	cmp	r3, #0
 8007330:	d007      	beq.n	8007342 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007336:	2b00      	cmp	r3, #0
 8007338:	d003      	beq.n	8007342 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800733e:	6878      	ldr	r0, [r7, #4]
 8007340:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007348:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	689b      	ldr	r3, [r3, #8]
 8007352:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007356:	2b40      	cmp	r3, #64	@ 0x40
 8007358:	d005      	beq.n	8007366 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800735a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800735e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007362:	2b00      	cmp	r3, #0
 8007364:	d058      	beq.n	8007418 <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	f001 f8e3 	bl	8008532 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	689b      	ldr	r3, [r3, #8]
 8007372:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007376:	2b40      	cmp	r3, #64	@ 0x40
 8007378:	d148      	bne.n	800740c <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	3308      	adds	r3, #8
 8007380:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007384:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007388:	e853 3f00 	ldrex	r3, [r3]
 800738c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007390:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007394:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007398:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	3308      	adds	r3, #8
 80073a2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80073a6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80073aa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80073b2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80073b6:	e841 2300 	strex	r3, r2, [r1]
 80073ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80073be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d1d9      	bne.n	800737a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d017      	beq.n	8007400 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80073d6:	4a18      	ldr	r2, [pc, #96]	@ (8007438 <HAL_UART_IRQHandler+0x2cc>)
 80073d8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80073e0:	4618      	mov	r0, r3
 80073e2:	f7fb fe3d 	bl	8003060 <HAL_DMA_Abort_IT>
 80073e6:	4603      	mov	r3, r0
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d01f      	beq.n	800742c <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80073f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073f4:	687a      	ldr	r2, [r7, #4]
 80073f6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80073fa:	4610      	mov	r0, r2
 80073fc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073fe:	e015      	b.n	800742c <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800740a:	e00f      	b.n	800742c <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007412:	6878      	ldr	r0, [r7, #4]
 8007414:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007416:	e009      	b.n	800742c <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800741e:	6878      	ldr	r0, [r7, #4]
 8007420:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2200      	movs	r2, #0
 8007426:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800742a:	e1c9      	b.n	80077c0 <HAL_UART_IRQHandler+0x654>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800742c:	bf00      	nop
    return;
 800742e:	e1c7      	b.n	80077c0 <HAL_UART_IRQHandler+0x654>
 8007430:	10000001 	.word	0x10000001
 8007434:	04000120 	.word	0x04000120
 8007438:	080088bb 	.word	0x080088bb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007440:	2b01      	cmp	r3, #1
 8007442:	f040 8157 	bne.w	80076f4 <HAL_UART_IRQHandler+0x588>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007446:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800744a:	f003 0310 	and.w	r3, r3, #16
 800744e:	2b00      	cmp	r3, #0
 8007450:	f000 8150 	beq.w	80076f4 <HAL_UART_IRQHandler+0x588>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007454:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007458:	f003 0310 	and.w	r3, r3, #16
 800745c:	2b00      	cmp	r3, #0
 800745e:	f000 8149 	beq.w	80076f4 <HAL_UART_IRQHandler+0x588>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	2210      	movs	r2, #16
 8007468:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	689b      	ldr	r3, [r3, #8]
 8007470:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007474:	2b40      	cmp	r3, #64	@ 0x40
 8007476:	f040 80bd 	bne.w	80075f4 <HAL_UART_IRQHandler+0x488>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	685b      	ldr	r3, [r3, #4]
 8007484:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007488:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800748c:	2b00      	cmp	r3, #0
 800748e:	f000 8199 	beq.w	80077c4 <HAL_UART_IRQHandler+0x658>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007498:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800749c:	429a      	cmp	r2, r3
 800749e:	f080 8191 	bcs.w	80077c4 <HAL_UART_IRQHandler+0x658>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80074a8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f003 0320 	and.w	r3, r3, #32
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	f040 8087 	bne.w	80075ce <HAL_UART_IRQHandler+0x462>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80074cc:	e853 3f00 	ldrex	r3, [r3]
 80074d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80074d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80074d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80074dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	461a      	mov	r2, r3
 80074e6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80074ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80074ee:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074f2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80074f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80074fa:	e841 2300 	strex	r3, r2, [r1]
 80074fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007502:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007506:	2b00      	cmp	r3, #0
 8007508:	d1da      	bne.n	80074c0 <HAL_UART_IRQHandler+0x354>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	3308      	adds	r3, #8
 8007510:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007512:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007514:	e853 3f00 	ldrex	r3, [r3]
 8007518:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800751a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800751c:	f023 0301 	bic.w	r3, r3, #1
 8007520:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	3308      	adds	r3, #8
 800752a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800752e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007532:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007534:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007536:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800753a:	e841 2300 	strex	r3, r2, [r1]
 800753e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007540:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007542:	2b00      	cmp	r3, #0
 8007544:	d1e1      	bne.n	800750a <HAL_UART_IRQHandler+0x39e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	3308      	adds	r3, #8
 800754c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800754e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007550:	e853 3f00 	ldrex	r3, [r3]
 8007554:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007556:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007558:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800755c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	3308      	adds	r3, #8
 8007566:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800756a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800756c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800756e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007570:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007572:	e841 2300 	strex	r3, r2, [r1]
 8007576:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007578:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800757a:	2b00      	cmp	r3, #0
 800757c:	d1e3      	bne.n	8007546 <HAL_UART_IRQHandler+0x3da>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2220      	movs	r2, #32
 8007582:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2200      	movs	r2, #0
 800758a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007592:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007594:	e853 3f00 	ldrex	r3, [r3]
 8007598:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800759a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800759c:	f023 0310 	bic.w	r3, r3, #16
 80075a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	461a      	mov	r2, r3
 80075aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80075ae:	65bb      	str	r3, [r7, #88]	@ 0x58
 80075b0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075b2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80075b4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80075b6:	e841 2300 	strex	r3, r2, [r1]
 80075ba:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80075bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d1e4      	bne.n	800758c <HAL_UART_IRQHandler+0x420>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075c8:	4618      	mov	r0, r3
 80075ca:	f7fb fcf0 	bl	8002fae <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2202      	movs	r2, #2
 80075d2:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80075da:	687a      	ldr	r2, [r7, #4]
 80075dc:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 80075e0:	687a      	ldr	r2, [r7, #4]
 80075e2:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 80075e6:	b292      	uxth	r2, r2
 80075e8:	1a8a      	subs	r2, r1, r2
 80075ea:	b292      	uxth	r2, r2
 80075ec:	4611      	mov	r1, r2
 80075ee:	6878      	ldr	r0, [r7, #4]
 80075f0:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80075f2:	e0e7      	b.n	80077c4 <HAL_UART_IRQHandler+0x658>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007600:	b29b      	uxth	r3, r3
 8007602:	1ad3      	subs	r3, r2, r3
 8007604:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800760e:	b29b      	uxth	r3, r3
 8007610:	2b00      	cmp	r3, #0
 8007612:	f000 80d9 	beq.w	80077c8 <HAL_UART_IRQHandler+0x65c>
          && (nb_rx_data > 0U))
 8007616:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800761a:	2b00      	cmp	r3, #0
 800761c:	f000 80d4 	beq.w	80077c8 <HAL_UART_IRQHandler+0x65c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007626:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007628:	e853 3f00 	ldrex	r3, [r3]
 800762c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800762e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007630:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007634:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	461a      	mov	r2, r3
 800763e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007642:	647b      	str	r3, [r7, #68]	@ 0x44
 8007644:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007646:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007648:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800764a:	e841 2300 	strex	r3, r2, [r1]
 800764e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007650:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007652:	2b00      	cmp	r3, #0
 8007654:	d1e4      	bne.n	8007620 <HAL_UART_IRQHandler+0x4b4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	3308      	adds	r3, #8
 800765c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800765e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007660:	e853 3f00 	ldrex	r3, [r3]
 8007664:	623b      	str	r3, [r7, #32]
   return(result);
 8007666:	6a3b      	ldr	r3, [r7, #32]
 8007668:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800766c:	f023 0301 	bic.w	r3, r3, #1
 8007670:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	3308      	adds	r3, #8
 800767a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800767e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007680:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007682:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007684:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007686:	e841 2300 	strex	r3, r2, [r1]
 800768a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800768c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800768e:	2b00      	cmp	r3, #0
 8007690:	d1e1      	bne.n	8007656 <HAL_UART_IRQHandler+0x4ea>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2220      	movs	r2, #32
 8007696:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2200      	movs	r2, #0
 800769e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2200      	movs	r2, #0
 80076a4:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ac:	693b      	ldr	r3, [r7, #16]
 80076ae:	e853 3f00 	ldrex	r3, [r3]
 80076b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	f023 0310 	bic.w	r3, r3, #16
 80076ba:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	461a      	mov	r2, r3
 80076c4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80076c8:	61fb      	str	r3, [r7, #28]
 80076ca:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076cc:	69b9      	ldr	r1, [r7, #24]
 80076ce:	69fa      	ldr	r2, [r7, #28]
 80076d0:	e841 2300 	strex	r3, r2, [r1]
 80076d4:	617b      	str	r3, [r7, #20]
   return(result);
 80076d6:	697b      	ldr	r3, [r7, #20]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d1e4      	bne.n	80076a6 <HAL_UART_IRQHandler+0x53a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2202      	movs	r2, #2
 80076e0:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80076e8:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 80076ec:	4611      	mov	r1, r2
 80076ee:	6878      	ldr	r0, [r7, #4]
 80076f0:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80076f2:	e069      	b.n	80077c8 <HAL_UART_IRQHandler+0x65c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80076f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d010      	beq.n	8007722 <HAL_UART_IRQHandler+0x5b6>
 8007700:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007704:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007708:	2b00      	cmp	r3, #0
 800770a:	d00a      	beq.n	8007722 <HAL_UART_IRQHandler+0x5b6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007714:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800771c:	6878      	ldr	r0, [r7, #4]
 800771e:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007720:	e055      	b.n	80077ce <HAL_UART_IRQHandler+0x662>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007722:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007726:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800772a:	2b00      	cmp	r3, #0
 800772c:	d014      	beq.n	8007758 <HAL_UART_IRQHandler+0x5ec>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800772e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007732:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007736:	2b00      	cmp	r3, #0
 8007738:	d105      	bne.n	8007746 <HAL_UART_IRQHandler+0x5da>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800773a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800773e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007742:	2b00      	cmp	r3, #0
 8007744:	d008      	beq.n	8007758 <HAL_UART_IRQHandler+0x5ec>
  {
    if (huart->TxISR != NULL)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800774a:	2b00      	cmp	r3, #0
 800774c:	d03e      	beq.n	80077cc <HAL_UART_IRQHandler+0x660>
    {
      huart->TxISR(huart);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007752:	6878      	ldr	r0, [r7, #4]
 8007754:	4798      	blx	r3
    }
    return;
 8007756:	e039      	b.n	80077cc <HAL_UART_IRQHandler+0x660>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007758:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800775c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007760:	2b00      	cmp	r3, #0
 8007762:	d009      	beq.n	8007778 <HAL_UART_IRQHandler+0x60c>
 8007764:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007768:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800776c:	2b00      	cmp	r3, #0
 800776e:	d003      	beq.n	8007778 <HAL_UART_IRQHandler+0x60c>
  {
    UART_EndTransmit_IT(huart);
 8007770:	6878      	ldr	r0, [r7, #4]
 8007772:	f001 f8ba 	bl	80088ea <UART_EndTransmit_IT>
    return;
 8007776:	e02a      	b.n	80077ce <HAL_UART_IRQHandler+0x662>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007778:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800777c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007780:	2b00      	cmp	r3, #0
 8007782:	d00b      	beq.n	800779c <HAL_UART_IRQHandler+0x630>
 8007784:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007788:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800778c:	2b00      	cmp	r3, #0
 800778e:	d005      	beq.n	800779c <HAL_UART_IRQHandler+0x630>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007796:	6878      	ldr	r0, [r7, #4]
 8007798:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800779a:	e018      	b.n	80077ce <HAL_UART_IRQHandler+0x662>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800779c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077a0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d012      	beq.n	80077ce <HAL_UART_IRQHandler+0x662>
 80077a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	da0e      	bge.n	80077ce <HAL_UART_IRQHandler+0x662>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80077b6:	6878      	ldr	r0, [r7, #4]
 80077b8:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80077ba:	e008      	b.n	80077ce <HAL_UART_IRQHandler+0x662>
      return;
 80077bc:	bf00      	nop
 80077be:	e006      	b.n	80077ce <HAL_UART_IRQHandler+0x662>
    return;
 80077c0:	bf00      	nop
 80077c2:	e004      	b.n	80077ce <HAL_UART_IRQHandler+0x662>
      return;
 80077c4:	bf00      	nop
 80077c6:	e002      	b.n	80077ce <HAL_UART_IRQHandler+0x662>
      return;
 80077c8:	bf00      	nop
 80077ca:	e000      	b.n	80077ce <HAL_UART_IRQHandler+0x662>
    return;
 80077cc:	bf00      	nop
  }
}
 80077ce:	37e8      	adds	r7, #232	@ 0xe8
 80077d0:	46bd      	mov	sp, r7
 80077d2:	bd80      	pop	{r7, pc}

080077d4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80077d4:	b480      	push	{r7}
 80077d6:	b083      	sub	sp, #12
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80077dc:	bf00      	nop
 80077de:	370c      	adds	r7, #12
 80077e0:	46bd      	mov	sp, r7
 80077e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e6:	4770      	bx	lr

080077e8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80077e8:	b480      	push	{r7}
 80077ea:	b083      	sub	sp, #12
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80077f0:	bf00      	nop
 80077f2:	370c      	adds	r7, #12
 80077f4:	46bd      	mov	sp, r7
 80077f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fa:	4770      	bx	lr

080077fc <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80077fc:	b480      	push	{r7}
 80077fe:	b083      	sub	sp, #12
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8007804:	bf00      	nop
 8007806:	370c      	adds	r7, #12
 8007808:	46bd      	mov	sp, r7
 800780a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780e:	4770      	bx	lr

08007810 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007810:	b480      	push	{r7}
 8007812:	b083      	sub	sp, #12
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007818:	bf00      	nop
 800781a:	370c      	adds	r7, #12
 800781c:	46bd      	mov	sp, r7
 800781e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007822:	4770      	bx	lr

08007824 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007824:	b480      	push	{r7}
 8007826:	b083      	sub	sp, #12
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800782c:	bf00      	nop
 800782e:	370c      	adds	r7, #12
 8007830:	46bd      	mov	sp, r7
 8007832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007836:	4770      	bx	lr

08007838 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8007838:	b480      	push	{r7}
 800783a:	b083      	sub	sp, #12
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8007840:	bf00      	nop
 8007842:	370c      	adds	r7, #12
 8007844:	46bd      	mov	sp, r7
 8007846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784a:	4770      	bx	lr

0800784c <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800784c:	b480      	push	{r7}
 800784e:	b083      	sub	sp, #12
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8007854:	bf00      	nop
 8007856:	370c      	adds	r7, #12
 8007858:	46bd      	mov	sp, r7
 800785a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785e:	4770      	bx	lr

08007860 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8007860:	b480      	push	{r7}
 8007862:	b083      	sub	sp, #12
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8007868:	bf00      	nop
 800786a:	370c      	adds	r7, #12
 800786c:	46bd      	mov	sp, r7
 800786e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007872:	4770      	bx	lr

08007874 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007874:	b480      	push	{r7}
 8007876:	b083      	sub	sp, #12
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
 800787c:	460b      	mov	r3, r1
 800787e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007880:	bf00      	nop
 8007882:	370c      	adds	r7, #12
 8007884:	46bd      	mov	sp, r7
 8007886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788a:	4770      	bx	lr

0800788c <HAL_UART_ReceiverTimeout_Config>:
  * @param  TimeoutValue receiver timeout value in number of baud blocks. The timeout
  *                     value must be less or equal to 0x0FFFFFFFF.
  * @retval None
  */
void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)
{
 800788c:	b480      	push	{r7}
 800788e:	b083      	sub	sp, #12
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
 8007894:	6039      	str	r1, [r7, #0]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	4a09      	ldr	r2, [pc, #36]	@ (80078c0 <HAL_UART_ReceiverTimeout_Config+0x34>)
 800789c:	4293      	cmp	r3, r2
 800789e:	d009      	beq.n	80078b4 <HAL_UART_ReceiverTimeout_Config+0x28>
  {
    assert_param(IS_UART_RECEIVER_TIMEOUT_VALUE(TimeoutValue));
    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	695b      	ldr	r3, [r3, #20]
 80078a6:	f003 417f 	and.w	r1, r3, #4278190080	@ 0xff000000
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	683a      	ldr	r2, [r7, #0]
 80078b0:	430a      	orrs	r2, r1
 80078b2:	615a      	str	r2, [r3, #20]
  }
}
 80078b4:	bf00      	nop
 80078b6:	370c      	adds	r7, #12
 80078b8:	46bd      	mov	sp, r7
 80078ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078be:	4770      	bx	lr
 80078c0:	40008000 	.word	0x40008000

080078c4 <HAL_UART_EnableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
{
 80078c4:	b480      	push	{r7}
 80078c6:	b083      	sub	sp, #12
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	4a18      	ldr	r2, [pc, #96]	@ (8007934 <HAL_UART_EnableReceiverTimeout+0x70>)
 80078d2:	4293      	cmp	r3, r2
 80078d4:	d027      	beq.n	8007926 <HAL_UART_EnableReceiverTimeout+0x62>
  {
    if (huart->gState == HAL_UART_STATE_READY)
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078dc:	2b20      	cmp	r3, #32
 80078de:	d120      	bne.n	8007922 <HAL_UART_EnableReceiverTimeout+0x5e>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80078e6:	2b01      	cmp	r3, #1
 80078e8:	d101      	bne.n	80078ee <HAL_UART_EnableReceiverTimeout+0x2a>
 80078ea:	2302      	movs	r3, #2
 80078ec:	e01c      	b.n	8007928 <HAL_UART_EnableReceiverTimeout+0x64>
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2201      	movs	r2, #1
 80078f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2224      	movs	r2, #36	@ 0x24
 80078fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Set the USART RTOEN bit */
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	685a      	ldr	r2, [r3, #4]
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800790c:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2220      	movs	r2, #32
 8007912:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2200      	movs	r2, #0
 800791a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
 800791e:	2300      	movs	r3, #0
 8007920:	e002      	b.n	8007928 <HAL_UART_EnableReceiverTimeout+0x64>
    }
    else
    {
      return HAL_BUSY;
 8007922:	2302      	movs	r3, #2
 8007924:	e000      	b.n	8007928 <HAL_UART_EnableReceiverTimeout+0x64>
    }
  }
  else
  {
    return HAL_ERROR;
 8007926:	2301      	movs	r3, #1
  }
}
 8007928:	4618      	mov	r0, r3
 800792a:	370c      	adds	r7, #12
 800792c:	46bd      	mov	sp, r7
 800792e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007932:	4770      	bx	lr
 8007934:	40008000 	.word	0x40008000

08007938 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 8007938:	b480      	push	{r7}
 800793a:	b083      	sub	sp, #12
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
 8007946:	4618      	mov	r0, r3
 8007948:	370c      	adds	r7, #12
 800794a:	46bd      	mov	sp, r7
 800794c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007950:	4770      	bx	lr
	...

08007954 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8007954:	b480      	push	{r7}
 8007956:	b083      	sub	sp, #12
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	4a1a      	ldr	r2, [pc, #104]	@ (80079c8 <UART_InitCallbacksToDefault+0x74>)
 8007960:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	4a19      	ldr	r2, [pc, #100]	@ (80079cc <UART_InitCallbacksToDefault+0x78>)
 8007968:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	4a18      	ldr	r2, [pc, #96]	@ (80079d0 <UART_InitCallbacksToDefault+0x7c>)
 8007970:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	4a17      	ldr	r2, [pc, #92]	@ (80079d4 <UART_InitCallbacksToDefault+0x80>)
 8007978:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	4a16      	ldr	r2, [pc, #88]	@ (80079d8 <UART_InitCallbacksToDefault+0x84>)
 8007980:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	4a15      	ldr	r2, [pc, #84]	@ (80079dc <UART_InitCallbacksToDefault+0x88>)
 8007988:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	4a14      	ldr	r2, [pc, #80]	@ (80079e0 <UART_InitCallbacksToDefault+0x8c>)
 8007990:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	4a13      	ldr	r2, [pc, #76]	@ (80079e4 <UART_InitCallbacksToDefault+0x90>)
 8007998:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	4a12      	ldr	r2, [pc, #72]	@ (80079e8 <UART_InitCallbacksToDefault+0x94>)
 80079a0:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	4a11      	ldr	r2, [pc, #68]	@ (80079ec <UART_InitCallbacksToDefault+0x98>)
 80079a8:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	4a10      	ldr	r2, [pc, #64]	@ (80079f0 <UART_InitCallbacksToDefault+0x9c>)
 80079b0:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	4a0f      	ldr	r2, [pc, #60]	@ (80079f4 <UART_InitCallbacksToDefault+0xa0>)
 80079b8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 80079bc:	bf00      	nop
 80079be:	370c      	adds	r7, #12
 80079c0:	46bd      	mov	sp, r7
 80079c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c6:	4770      	bx	lr
 80079c8:	080077e9 	.word	0x080077e9
 80079cc:	080077d5 	.word	0x080077d5
 80079d0:	08007811 	.word	0x08007811
 80079d4:	080077fd 	.word	0x080077fd
 80079d8:	08007825 	.word	0x08007825
 80079dc:	08007839 	.word	0x08007839
 80079e0:	0800784d 	.word	0x0800784d
 80079e4:	08007861 	.word	0x08007861
 80079e8:	08008945 	.word	0x08008945
 80079ec:	08008959 	.word	0x08008959
 80079f0:	0800896d 	.word	0x0800896d
 80079f4:	08007875 	.word	0x08007875

080079f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80079f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80079fc:	b08c      	sub	sp, #48	@ 0x30
 80079fe:	af00      	add	r7, sp, #0
 8007a00:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007a02:	2300      	movs	r3, #0
 8007a04:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007a08:	697b      	ldr	r3, [r7, #20]
 8007a0a:	689a      	ldr	r2, [r3, #8]
 8007a0c:	697b      	ldr	r3, [r7, #20]
 8007a0e:	691b      	ldr	r3, [r3, #16]
 8007a10:	431a      	orrs	r2, r3
 8007a12:	697b      	ldr	r3, [r7, #20]
 8007a14:	695b      	ldr	r3, [r3, #20]
 8007a16:	431a      	orrs	r2, r3
 8007a18:	697b      	ldr	r3, [r7, #20]
 8007a1a:	69db      	ldr	r3, [r3, #28]
 8007a1c:	4313      	orrs	r3, r2
 8007a1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007a20:	697b      	ldr	r3, [r7, #20]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	681a      	ldr	r2, [r3, #0]
 8007a26:	4baa      	ldr	r3, [pc, #680]	@ (8007cd0 <UART_SetConfig+0x2d8>)
 8007a28:	4013      	ands	r3, r2
 8007a2a:	697a      	ldr	r2, [r7, #20]
 8007a2c:	6812      	ldr	r2, [r2, #0]
 8007a2e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007a30:	430b      	orrs	r3, r1
 8007a32:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a34:	697b      	ldr	r3, [r7, #20]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	685b      	ldr	r3, [r3, #4]
 8007a3a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007a3e:	697b      	ldr	r3, [r7, #20]
 8007a40:	68da      	ldr	r2, [r3, #12]
 8007a42:	697b      	ldr	r3, [r7, #20]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	430a      	orrs	r2, r1
 8007a48:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007a4a:	697b      	ldr	r3, [r7, #20]
 8007a4c:	699b      	ldr	r3, [r3, #24]
 8007a4e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007a50:	697b      	ldr	r3, [r7, #20]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	4a9f      	ldr	r2, [pc, #636]	@ (8007cd4 <UART_SetConfig+0x2dc>)
 8007a56:	4293      	cmp	r3, r2
 8007a58:	d004      	beq.n	8007a64 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007a5a:	697b      	ldr	r3, [r7, #20]
 8007a5c:	6a1b      	ldr	r3, [r3, #32]
 8007a5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a60:	4313      	orrs	r3, r2
 8007a62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007a64:	697b      	ldr	r3, [r7, #20]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	689b      	ldr	r3, [r3, #8]
 8007a6a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007a6e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007a72:	697a      	ldr	r2, [r7, #20]
 8007a74:	6812      	ldr	r2, [r2, #0]
 8007a76:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007a78:	430b      	orrs	r3, r1
 8007a7a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007a7c:	697b      	ldr	r3, [r7, #20]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a82:	f023 010f 	bic.w	r1, r3, #15
 8007a86:	697b      	ldr	r3, [r7, #20]
 8007a88:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007a8a:	697b      	ldr	r3, [r7, #20]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	430a      	orrs	r2, r1
 8007a90:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007a92:	697b      	ldr	r3, [r7, #20]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	4a90      	ldr	r2, [pc, #576]	@ (8007cd8 <UART_SetConfig+0x2e0>)
 8007a98:	4293      	cmp	r3, r2
 8007a9a:	d125      	bne.n	8007ae8 <UART_SetConfig+0xf0>
 8007a9c:	4b8f      	ldr	r3, [pc, #572]	@ (8007cdc <UART_SetConfig+0x2e4>)
 8007a9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007aa2:	f003 0303 	and.w	r3, r3, #3
 8007aa6:	2b03      	cmp	r3, #3
 8007aa8:	d81a      	bhi.n	8007ae0 <UART_SetConfig+0xe8>
 8007aaa:	a201      	add	r2, pc, #4	@ (adr r2, 8007ab0 <UART_SetConfig+0xb8>)
 8007aac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ab0:	08007ac1 	.word	0x08007ac1
 8007ab4:	08007ad1 	.word	0x08007ad1
 8007ab8:	08007ac9 	.word	0x08007ac9
 8007abc:	08007ad9 	.word	0x08007ad9
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ac6:	e116      	b.n	8007cf6 <UART_SetConfig+0x2fe>
 8007ac8:	2302      	movs	r3, #2
 8007aca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ace:	e112      	b.n	8007cf6 <UART_SetConfig+0x2fe>
 8007ad0:	2304      	movs	r3, #4
 8007ad2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ad6:	e10e      	b.n	8007cf6 <UART_SetConfig+0x2fe>
 8007ad8:	2308      	movs	r3, #8
 8007ada:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ade:	e10a      	b.n	8007cf6 <UART_SetConfig+0x2fe>
 8007ae0:	2310      	movs	r3, #16
 8007ae2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ae6:	e106      	b.n	8007cf6 <UART_SetConfig+0x2fe>
 8007ae8:	697b      	ldr	r3, [r7, #20]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	4a7c      	ldr	r2, [pc, #496]	@ (8007ce0 <UART_SetConfig+0x2e8>)
 8007aee:	4293      	cmp	r3, r2
 8007af0:	d138      	bne.n	8007b64 <UART_SetConfig+0x16c>
 8007af2:	4b7a      	ldr	r3, [pc, #488]	@ (8007cdc <UART_SetConfig+0x2e4>)
 8007af4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007af8:	f003 030c 	and.w	r3, r3, #12
 8007afc:	2b0c      	cmp	r3, #12
 8007afe:	d82d      	bhi.n	8007b5c <UART_SetConfig+0x164>
 8007b00:	a201      	add	r2, pc, #4	@ (adr r2, 8007b08 <UART_SetConfig+0x110>)
 8007b02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b06:	bf00      	nop
 8007b08:	08007b3d 	.word	0x08007b3d
 8007b0c:	08007b5d 	.word	0x08007b5d
 8007b10:	08007b5d 	.word	0x08007b5d
 8007b14:	08007b5d 	.word	0x08007b5d
 8007b18:	08007b4d 	.word	0x08007b4d
 8007b1c:	08007b5d 	.word	0x08007b5d
 8007b20:	08007b5d 	.word	0x08007b5d
 8007b24:	08007b5d 	.word	0x08007b5d
 8007b28:	08007b45 	.word	0x08007b45
 8007b2c:	08007b5d 	.word	0x08007b5d
 8007b30:	08007b5d 	.word	0x08007b5d
 8007b34:	08007b5d 	.word	0x08007b5d
 8007b38:	08007b55 	.word	0x08007b55
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b42:	e0d8      	b.n	8007cf6 <UART_SetConfig+0x2fe>
 8007b44:	2302      	movs	r3, #2
 8007b46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b4a:	e0d4      	b.n	8007cf6 <UART_SetConfig+0x2fe>
 8007b4c:	2304      	movs	r3, #4
 8007b4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b52:	e0d0      	b.n	8007cf6 <UART_SetConfig+0x2fe>
 8007b54:	2308      	movs	r3, #8
 8007b56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b5a:	e0cc      	b.n	8007cf6 <UART_SetConfig+0x2fe>
 8007b5c:	2310      	movs	r3, #16
 8007b5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b62:	e0c8      	b.n	8007cf6 <UART_SetConfig+0x2fe>
 8007b64:	697b      	ldr	r3, [r7, #20]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	4a5e      	ldr	r2, [pc, #376]	@ (8007ce4 <UART_SetConfig+0x2ec>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d125      	bne.n	8007bba <UART_SetConfig+0x1c2>
 8007b6e:	4b5b      	ldr	r3, [pc, #364]	@ (8007cdc <UART_SetConfig+0x2e4>)
 8007b70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b74:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007b78:	2b30      	cmp	r3, #48	@ 0x30
 8007b7a:	d016      	beq.n	8007baa <UART_SetConfig+0x1b2>
 8007b7c:	2b30      	cmp	r3, #48	@ 0x30
 8007b7e:	d818      	bhi.n	8007bb2 <UART_SetConfig+0x1ba>
 8007b80:	2b20      	cmp	r3, #32
 8007b82:	d00a      	beq.n	8007b9a <UART_SetConfig+0x1a2>
 8007b84:	2b20      	cmp	r3, #32
 8007b86:	d814      	bhi.n	8007bb2 <UART_SetConfig+0x1ba>
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d002      	beq.n	8007b92 <UART_SetConfig+0x19a>
 8007b8c:	2b10      	cmp	r3, #16
 8007b8e:	d008      	beq.n	8007ba2 <UART_SetConfig+0x1aa>
 8007b90:	e00f      	b.n	8007bb2 <UART_SetConfig+0x1ba>
 8007b92:	2300      	movs	r3, #0
 8007b94:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b98:	e0ad      	b.n	8007cf6 <UART_SetConfig+0x2fe>
 8007b9a:	2302      	movs	r3, #2
 8007b9c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ba0:	e0a9      	b.n	8007cf6 <UART_SetConfig+0x2fe>
 8007ba2:	2304      	movs	r3, #4
 8007ba4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ba8:	e0a5      	b.n	8007cf6 <UART_SetConfig+0x2fe>
 8007baa:	2308      	movs	r3, #8
 8007bac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007bb0:	e0a1      	b.n	8007cf6 <UART_SetConfig+0x2fe>
 8007bb2:	2310      	movs	r3, #16
 8007bb4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007bb8:	e09d      	b.n	8007cf6 <UART_SetConfig+0x2fe>
 8007bba:	697b      	ldr	r3, [r7, #20]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	4a4a      	ldr	r2, [pc, #296]	@ (8007ce8 <UART_SetConfig+0x2f0>)
 8007bc0:	4293      	cmp	r3, r2
 8007bc2:	d125      	bne.n	8007c10 <UART_SetConfig+0x218>
 8007bc4:	4b45      	ldr	r3, [pc, #276]	@ (8007cdc <UART_SetConfig+0x2e4>)
 8007bc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bca:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007bce:	2bc0      	cmp	r3, #192	@ 0xc0
 8007bd0:	d016      	beq.n	8007c00 <UART_SetConfig+0x208>
 8007bd2:	2bc0      	cmp	r3, #192	@ 0xc0
 8007bd4:	d818      	bhi.n	8007c08 <UART_SetConfig+0x210>
 8007bd6:	2b80      	cmp	r3, #128	@ 0x80
 8007bd8:	d00a      	beq.n	8007bf0 <UART_SetConfig+0x1f8>
 8007bda:	2b80      	cmp	r3, #128	@ 0x80
 8007bdc:	d814      	bhi.n	8007c08 <UART_SetConfig+0x210>
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d002      	beq.n	8007be8 <UART_SetConfig+0x1f0>
 8007be2:	2b40      	cmp	r3, #64	@ 0x40
 8007be4:	d008      	beq.n	8007bf8 <UART_SetConfig+0x200>
 8007be6:	e00f      	b.n	8007c08 <UART_SetConfig+0x210>
 8007be8:	2300      	movs	r3, #0
 8007bea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007bee:	e082      	b.n	8007cf6 <UART_SetConfig+0x2fe>
 8007bf0:	2302      	movs	r3, #2
 8007bf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007bf6:	e07e      	b.n	8007cf6 <UART_SetConfig+0x2fe>
 8007bf8:	2304      	movs	r3, #4
 8007bfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007bfe:	e07a      	b.n	8007cf6 <UART_SetConfig+0x2fe>
 8007c00:	2308      	movs	r3, #8
 8007c02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c06:	e076      	b.n	8007cf6 <UART_SetConfig+0x2fe>
 8007c08:	2310      	movs	r3, #16
 8007c0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c0e:	e072      	b.n	8007cf6 <UART_SetConfig+0x2fe>
 8007c10:	697b      	ldr	r3, [r7, #20]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	4a35      	ldr	r2, [pc, #212]	@ (8007cec <UART_SetConfig+0x2f4>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d12a      	bne.n	8007c70 <UART_SetConfig+0x278>
 8007c1a:	4b30      	ldr	r3, [pc, #192]	@ (8007cdc <UART_SetConfig+0x2e4>)
 8007c1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c20:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c24:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007c28:	d01a      	beq.n	8007c60 <UART_SetConfig+0x268>
 8007c2a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007c2e:	d81b      	bhi.n	8007c68 <UART_SetConfig+0x270>
 8007c30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c34:	d00c      	beq.n	8007c50 <UART_SetConfig+0x258>
 8007c36:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c3a:	d815      	bhi.n	8007c68 <UART_SetConfig+0x270>
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d003      	beq.n	8007c48 <UART_SetConfig+0x250>
 8007c40:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c44:	d008      	beq.n	8007c58 <UART_SetConfig+0x260>
 8007c46:	e00f      	b.n	8007c68 <UART_SetConfig+0x270>
 8007c48:	2300      	movs	r3, #0
 8007c4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c4e:	e052      	b.n	8007cf6 <UART_SetConfig+0x2fe>
 8007c50:	2302      	movs	r3, #2
 8007c52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c56:	e04e      	b.n	8007cf6 <UART_SetConfig+0x2fe>
 8007c58:	2304      	movs	r3, #4
 8007c5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c5e:	e04a      	b.n	8007cf6 <UART_SetConfig+0x2fe>
 8007c60:	2308      	movs	r3, #8
 8007c62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c66:	e046      	b.n	8007cf6 <UART_SetConfig+0x2fe>
 8007c68:	2310      	movs	r3, #16
 8007c6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c6e:	e042      	b.n	8007cf6 <UART_SetConfig+0x2fe>
 8007c70:	697b      	ldr	r3, [r7, #20]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	4a17      	ldr	r2, [pc, #92]	@ (8007cd4 <UART_SetConfig+0x2dc>)
 8007c76:	4293      	cmp	r3, r2
 8007c78:	d13a      	bne.n	8007cf0 <UART_SetConfig+0x2f8>
 8007c7a:	4b18      	ldr	r3, [pc, #96]	@ (8007cdc <UART_SetConfig+0x2e4>)
 8007c7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c80:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007c84:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007c88:	d01a      	beq.n	8007cc0 <UART_SetConfig+0x2c8>
 8007c8a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007c8e:	d81b      	bhi.n	8007cc8 <UART_SetConfig+0x2d0>
 8007c90:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c94:	d00c      	beq.n	8007cb0 <UART_SetConfig+0x2b8>
 8007c96:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c9a:	d815      	bhi.n	8007cc8 <UART_SetConfig+0x2d0>
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d003      	beq.n	8007ca8 <UART_SetConfig+0x2b0>
 8007ca0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ca4:	d008      	beq.n	8007cb8 <UART_SetConfig+0x2c0>
 8007ca6:	e00f      	b.n	8007cc8 <UART_SetConfig+0x2d0>
 8007ca8:	2300      	movs	r3, #0
 8007caa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cae:	e022      	b.n	8007cf6 <UART_SetConfig+0x2fe>
 8007cb0:	2302      	movs	r3, #2
 8007cb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cb6:	e01e      	b.n	8007cf6 <UART_SetConfig+0x2fe>
 8007cb8:	2304      	movs	r3, #4
 8007cba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cbe:	e01a      	b.n	8007cf6 <UART_SetConfig+0x2fe>
 8007cc0:	2308      	movs	r3, #8
 8007cc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cc6:	e016      	b.n	8007cf6 <UART_SetConfig+0x2fe>
 8007cc8:	2310      	movs	r3, #16
 8007cca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cce:	e012      	b.n	8007cf6 <UART_SetConfig+0x2fe>
 8007cd0:	cfff69f3 	.word	0xcfff69f3
 8007cd4:	40008000 	.word	0x40008000
 8007cd8:	40013800 	.word	0x40013800
 8007cdc:	40021000 	.word	0x40021000
 8007ce0:	40004400 	.word	0x40004400
 8007ce4:	40004800 	.word	0x40004800
 8007ce8:	40004c00 	.word	0x40004c00
 8007cec:	40005000 	.word	0x40005000
 8007cf0:	2310      	movs	r3, #16
 8007cf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007cf6:	697b      	ldr	r3, [r7, #20]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	4aae      	ldr	r2, [pc, #696]	@ (8007fb4 <UART_SetConfig+0x5bc>)
 8007cfc:	4293      	cmp	r3, r2
 8007cfe:	f040 8097 	bne.w	8007e30 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007d02:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007d06:	2b08      	cmp	r3, #8
 8007d08:	d823      	bhi.n	8007d52 <UART_SetConfig+0x35a>
 8007d0a:	a201      	add	r2, pc, #4	@ (adr r2, 8007d10 <UART_SetConfig+0x318>)
 8007d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d10:	08007d35 	.word	0x08007d35
 8007d14:	08007d53 	.word	0x08007d53
 8007d18:	08007d3d 	.word	0x08007d3d
 8007d1c:	08007d53 	.word	0x08007d53
 8007d20:	08007d43 	.word	0x08007d43
 8007d24:	08007d53 	.word	0x08007d53
 8007d28:	08007d53 	.word	0x08007d53
 8007d2c:	08007d53 	.word	0x08007d53
 8007d30:	08007d4b 	.word	0x08007d4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d34:	f7fc fa6c 	bl	8004210 <HAL_RCC_GetPCLK1Freq>
 8007d38:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007d3a:	e010      	b.n	8007d5e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007d3c:	4b9e      	ldr	r3, [pc, #632]	@ (8007fb8 <UART_SetConfig+0x5c0>)
 8007d3e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007d40:	e00d      	b.n	8007d5e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d42:	f7fc f9f7 	bl	8004134 <HAL_RCC_GetSysClockFreq>
 8007d46:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007d48:	e009      	b.n	8007d5e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007d4e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007d50:	e005      	b.n	8007d5e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007d52:	2300      	movs	r3, #0
 8007d54:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007d56:	2301      	movs	r3, #1
 8007d58:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007d5c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	f000 8130 	beq.w	8007fc6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007d66:	697b      	ldr	r3, [r7, #20]
 8007d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d6a:	4a94      	ldr	r2, [pc, #592]	@ (8007fbc <UART_SetConfig+0x5c4>)
 8007d6c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007d70:	461a      	mov	r2, r3
 8007d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d74:	fbb3 f3f2 	udiv	r3, r3, r2
 8007d78:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007d7a:	697b      	ldr	r3, [r7, #20]
 8007d7c:	685a      	ldr	r2, [r3, #4]
 8007d7e:	4613      	mov	r3, r2
 8007d80:	005b      	lsls	r3, r3, #1
 8007d82:	4413      	add	r3, r2
 8007d84:	69ba      	ldr	r2, [r7, #24]
 8007d86:	429a      	cmp	r2, r3
 8007d88:	d305      	bcc.n	8007d96 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007d8a:	697b      	ldr	r3, [r7, #20]
 8007d8c:	685b      	ldr	r3, [r3, #4]
 8007d8e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007d90:	69ba      	ldr	r2, [r7, #24]
 8007d92:	429a      	cmp	r2, r3
 8007d94:	d903      	bls.n	8007d9e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8007d96:	2301      	movs	r3, #1
 8007d98:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007d9c:	e113      	b.n	8007fc6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007da0:	2200      	movs	r2, #0
 8007da2:	60bb      	str	r3, [r7, #8]
 8007da4:	60fa      	str	r2, [r7, #12]
 8007da6:	697b      	ldr	r3, [r7, #20]
 8007da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007daa:	4a84      	ldr	r2, [pc, #528]	@ (8007fbc <UART_SetConfig+0x5c4>)
 8007dac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007db0:	b29b      	uxth	r3, r3
 8007db2:	2200      	movs	r2, #0
 8007db4:	603b      	str	r3, [r7, #0]
 8007db6:	607a      	str	r2, [r7, #4]
 8007db8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007dbc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007dc0:	f7f8 fe68 	bl	8000a94 <__aeabi_uldivmod>
 8007dc4:	4602      	mov	r2, r0
 8007dc6:	460b      	mov	r3, r1
 8007dc8:	4610      	mov	r0, r2
 8007dca:	4619      	mov	r1, r3
 8007dcc:	f04f 0200 	mov.w	r2, #0
 8007dd0:	f04f 0300 	mov.w	r3, #0
 8007dd4:	020b      	lsls	r3, r1, #8
 8007dd6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007dda:	0202      	lsls	r2, r0, #8
 8007ddc:	6979      	ldr	r1, [r7, #20]
 8007dde:	6849      	ldr	r1, [r1, #4]
 8007de0:	0849      	lsrs	r1, r1, #1
 8007de2:	2000      	movs	r0, #0
 8007de4:	460c      	mov	r4, r1
 8007de6:	4605      	mov	r5, r0
 8007de8:	eb12 0804 	adds.w	r8, r2, r4
 8007dec:	eb43 0905 	adc.w	r9, r3, r5
 8007df0:	697b      	ldr	r3, [r7, #20]
 8007df2:	685b      	ldr	r3, [r3, #4]
 8007df4:	2200      	movs	r2, #0
 8007df6:	469a      	mov	sl, r3
 8007df8:	4693      	mov	fp, r2
 8007dfa:	4652      	mov	r2, sl
 8007dfc:	465b      	mov	r3, fp
 8007dfe:	4640      	mov	r0, r8
 8007e00:	4649      	mov	r1, r9
 8007e02:	f7f8 fe47 	bl	8000a94 <__aeabi_uldivmod>
 8007e06:	4602      	mov	r2, r0
 8007e08:	460b      	mov	r3, r1
 8007e0a:	4613      	mov	r3, r2
 8007e0c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007e0e:	6a3b      	ldr	r3, [r7, #32]
 8007e10:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007e14:	d308      	bcc.n	8007e28 <UART_SetConfig+0x430>
 8007e16:	6a3b      	ldr	r3, [r7, #32]
 8007e18:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007e1c:	d204      	bcs.n	8007e28 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007e1e:	697b      	ldr	r3, [r7, #20]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	6a3a      	ldr	r2, [r7, #32]
 8007e24:	60da      	str	r2, [r3, #12]
 8007e26:	e0ce      	b.n	8007fc6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007e28:	2301      	movs	r3, #1
 8007e2a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007e2e:	e0ca      	b.n	8007fc6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007e30:	697b      	ldr	r3, [r7, #20]
 8007e32:	69db      	ldr	r3, [r3, #28]
 8007e34:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e38:	d166      	bne.n	8007f08 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007e3a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007e3e:	2b08      	cmp	r3, #8
 8007e40:	d827      	bhi.n	8007e92 <UART_SetConfig+0x49a>
 8007e42:	a201      	add	r2, pc, #4	@ (adr r2, 8007e48 <UART_SetConfig+0x450>)
 8007e44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e48:	08007e6d 	.word	0x08007e6d
 8007e4c:	08007e75 	.word	0x08007e75
 8007e50:	08007e7d 	.word	0x08007e7d
 8007e54:	08007e93 	.word	0x08007e93
 8007e58:	08007e83 	.word	0x08007e83
 8007e5c:	08007e93 	.word	0x08007e93
 8007e60:	08007e93 	.word	0x08007e93
 8007e64:	08007e93 	.word	0x08007e93
 8007e68:	08007e8b 	.word	0x08007e8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e6c:	f7fc f9d0 	bl	8004210 <HAL_RCC_GetPCLK1Freq>
 8007e70:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007e72:	e014      	b.n	8007e9e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007e74:	f7fc f9e2 	bl	800423c <HAL_RCC_GetPCLK2Freq>
 8007e78:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007e7a:	e010      	b.n	8007e9e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e7c:	4b4e      	ldr	r3, [pc, #312]	@ (8007fb8 <UART_SetConfig+0x5c0>)
 8007e7e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007e80:	e00d      	b.n	8007e9e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e82:	f7fc f957 	bl	8004134 <HAL_RCC_GetSysClockFreq>
 8007e86:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007e88:	e009      	b.n	8007e9e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e8e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007e90:	e005      	b.n	8007e9e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007e92:	2300      	movs	r3, #0
 8007e94:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007e96:	2301      	movs	r3, #1
 8007e98:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007e9c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	f000 8090 	beq.w	8007fc6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ea6:	697b      	ldr	r3, [r7, #20]
 8007ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eaa:	4a44      	ldr	r2, [pc, #272]	@ (8007fbc <UART_SetConfig+0x5c4>)
 8007eac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007eb0:	461a      	mov	r2, r3
 8007eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eb4:	fbb3 f3f2 	udiv	r3, r3, r2
 8007eb8:	005a      	lsls	r2, r3, #1
 8007eba:	697b      	ldr	r3, [r7, #20]
 8007ebc:	685b      	ldr	r3, [r3, #4]
 8007ebe:	085b      	lsrs	r3, r3, #1
 8007ec0:	441a      	add	r2, r3
 8007ec2:	697b      	ldr	r3, [r7, #20]
 8007ec4:	685b      	ldr	r3, [r3, #4]
 8007ec6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007eca:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ecc:	6a3b      	ldr	r3, [r7, #32]
 8007ece:	2b0f      	cmp	r3, #15
 8007ed0:	d916      	bls.n	8007f00 <UART_SetConfig+0x508>
 8007ed2:	6a3b      	ldr	r3, [r7, #32]
 8007ed4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ed8:	d212      	bcs.n	8007f00 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007eda:	6a3b      	ldr	r3, [r7, #32]
 8007edc:	b29b      	uxth	r3, r3
 8007ede:	f023 030f 	bic.w	r3, r3, #15
 8007ee2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007ee4:	6a3b      	ldr	r3, [r7, #32]
 8007ee6:	085b      	lsrs	r3, r3, #1
 8007ee8:	b29b      	uxth	r3, r3
 8007eea:	f003 0307 	and.w	r3, r3, #7
 8007eee:	b29a      	uxth	r2, r3
 8007ef0:	8bfb      	ldrh	r3, [r7, #30]
 8007ef2:	4313      	orrs	r3, r2
 8007ef4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007ef6:	697b      	ldr	r3, [r7, #20]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	8bfa      	ldrh	r2, [r7, #30]
 8007efc:	60da      	str	r2, [r3, #12]
 8007efe:	e062      	b.n	8007fc6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007f00:	2301      	movs	r3, #1
 8007f02:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007f06:	e05e      	b.n	8007fc6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007f08:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007f0c:	2b08      	cmp	r3, #8
 8007f0e:	d828      	bhi.n	8007f62 <UART_SetConfig+0x56a>
 8007f10:	a201      	add	r2, pc, #4	@ (adr r2, 8007f18 <UART_SetConfig+0x520>)
 8007f12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f16:	bf00      	nop
 8007f18:	08007f3d 	.word	0x08007f3d
 8007f1c:	08007f45 	.word	0x08007f45
 8007f20:	08007f4d 	.word	0x08007f4d
 8007f24:	08007f63 	.word	0x08007f63
 8007f28:	08007f53 	.word	0x08007f53
 8007f2c:	08007f63 	.word	0x08007f63
 8007f30:	08007f63 	.word	0x08007f63
 8007f34:	08007f63 	.word	0x08007f63
 8007f38:	08007f5b 	.word	0x08007f5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007f3c:	f7fc f968 	bl	8004210 <HAL_RCC_GetPCLK1Freq>
 8007f40:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007f42:	e014      	b.n	8007f6e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007f44:	f7fc f97a 	bl	800423c <HAL_RCC_GetPCLK2Freq>
 8007f48:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007f4a:	e010      	b.n	8007f6e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007f4c:	4b1a      	ldr	r3, [pc, #104]	@ (8007fb8 <UART_SetConfig+0x5c0>)
 8007f4e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007f50:	e00d      	b.n	8007f6e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f52:	f7fc f8ef 	bl	8004134 <HAL_RCC_GetSysClockFreq>
 8007f56:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007f58:	e009      	b.n	8007f6e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f5e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007f60:	e005      	b.n	8007f6e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007f62:	2300      	movs	r3, #0
 8007f64:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007f66:	2301      	movs	r3, #1
 8007f68:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007f6c:	bf00      	nop
    }

    if (pclk != 0U)
 8007f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d028      	beq.n	8007fc6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007f74:	697b      	ldr	r3, [r7, #20]
 8007f76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f78:	4a10      	ldr	r2, [pc, #64]	@ (8007fbc <UART_SetConfig+0x5c4>)
 8007f7a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f7e:	461a      	mov	r2, r3
 8007f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f82:	fbb3 f2f2 	udiv	r2, r3, r2
 8007f86:	697b      	ldr	r3, [r7, #20]
 8007f88:	685b      	ldr	r3, [r3, #4]
 8007f8a:	085b      	lsrs	r3, r3, #1
 8007f8c:	441a      	add	r2, r3
 8007f8e:	697b      	ldr	r3, [r7, #20]
 8007f90:	685b      	ldr	r3, [r3, #4]
 8007f92:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f96:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007f98:	6a3b      	ldr	r3, [r7, #32]
 8007f9a:	2b0f      	cmp	r3, #15
 8007f9c:	d910      	bls.n	8007fc0 <UART_SetConfig+0x5c8>
 8007f9e:	6a3b      	ldr	r3, [r7, #32]
 8007fa0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007fa4:	d20c      	bcs.n	8007fc0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007fa6:	6a3b      	ldr	r3, [r7, #32]
 8007fa8:	b29a      	uxth	r2, r3
 8007faa:	697b      	ldr	r3, [r7, #20]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	60da      	str	r2, [r3, #12]
 8007fb0:	e009      	b.n	8007fc6 <UART_SetConfig+0x5ce>
 8007fb2:	bf00      	nop
 8007fb4:	40008000 	.word	0x40008000
 8007fb8:	00f42400 	.word	0x00f42400
 8007fbc:	08008c98 	.word	0x08008c98
      }
      else
      {
        ret = HAL_ERROR;
 8007fc0:	2301      	movs	r3, #1
 8007fc2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007fc6:	697b      	ldr	r3, [r7, #20]
 8007fc8:	2201      	movs	r2, #1
 8007fca:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007fce:	697b      	ldr	r3, [r7, #20]
 8007fd0:	2201      	movs	r2, #1
 8007fd2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007fd6:	697b      	ldr	r3, [r7, #20]
 8007fd8:	2200      	movs	r2, #0
 8007fda:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007fdc:	697b      	ldr	r3, [r7, #20]
 8007fde:	2200      	movs	r2, #0
 8007fe0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007fe2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	3730      	adds	r7, #48	@ 0x30
 8007fea:	46bd      	mov	sp, r7
 8007fec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007ff0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007ff0:	b480      	push	{r7}
 8007ff2:	b083      	sub	sp, #12
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ffc:	f003 0308 	and.w	r3, r3, #8
 8008000:	2b00      	cmp	r3, #0
 8008002:	d00a      	beq.n	800801a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	685b      	ldr	r3, [r3, #4]
 800800a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	430a      	orrs	r2, r1
 8008018:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800801e:	f003 0301 	and.w	r3, r3, #1
 8008022:	2b00      	cmp	r3, #0
 8008024:	d00a      	beq.n	800803c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	685b      	ldr	r3, [r3, #4]
 800802c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	430a      	orrs	r2, r1
 800803a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008040:	f003 0302 	and.w	r3, r3, #2
 8008044:	2b00      	cmp	r3, #0
 8008046:	d00a      	beq.n	800805e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	685b      	ldr	r3, [r3, #4]
 800804e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	430a      	orrs	r2, r1
 800805c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008062:	f003 0304 	and.w	r3, r3, #4
 8008066:	2b00      	cmp	r3, #0
 8008068:	d00a      	beq.n	8008080 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	685b      	ldr	r3, [r3, #4]
 8008070:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	430a      	orrs	r2, r1
 800807e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008084:	f003 0310 	and.w	r3, r3, #16
 8008088:	2b00      	cmp	r3, #0
 800808a:	d00a      	beq.n	80080a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	689b      	ldr	r3, [r3, #8]
 8008092:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	430a      	orrs	r2, r1
 80080a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080a6:	f003 0320 	and.w	r3, r3, #32
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d00a      	beq.n	80080c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	689b      	ldr	r3, [r3, #8]
 80080b4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	430a      	orrs	r2, r1
 80080c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d01a      	beq.n	8008106 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	685b      	ldr	r3, [r3, #4]
 80080d6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	430a      	orrs	r2, r1
 80080e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80080ee:	d10a      	bne.n	8008106 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	685b      	ldr	r3, [r3, #4]
 80080f6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	430a      	orrs	r2, r1
 8008104:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800810a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800810e:	2b00      	cmp	r3, #0
 8008110:	d00a      	beq.n	8008128 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	685b      	ldr	r3, [r3, #4]
 8008118:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	430a      	orrs	r2, r1
 8008126:	605a      	str	r2, [r3, #4]
  }
}
 8008128:	bf00      	nop
 800812a:	370c      	adds	r7, #12
 800812c:	46bd      	mov	sp, r7
 800812e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008132:	4770      	bx	lr

08008134 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008134:	b580      	push	{r7, lr}
 8008136:	b098      	sub	sp, #96	@ 0x60
 8008138:	af02      	add	r7, sp, #8
 800813a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2200      	movs	r2, #0
 8008140:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008144:	f7fa fcf4 	bl	8002b30 <HAL_GetTick>
 8008148:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f003 0308 	and.w	r3, r3, #8
 8008154:	2b08      	cmp	r3, #8
 8008156:	d12f      	bne.n	80081b8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008158:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800815c:	9300      	str	r3, [sp, #0]
 800815e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008160:	2200      	movs	r2, #0
 8008162:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008166:	6878      	ldr	r0, [r7, #4]
 8008168:	f000 f88e 	bl	8008288 <UART_WaitOnFlagUntilTimeout>
 800816c:	4603      	mov	r3, r0
 800816e:	2b00      	cmp	r3, #0
 8008170:	d022      	beq.n	80081b8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008178:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800817a:	e853 3f00 	ldrex	r3, [r3]
 800817e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008180:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008182:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008186:	653b      	str	r3, [r7, #80]	@ 0x50
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	461a      	mov	r2, r3
 800818e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008190:	647b      	str	r3, [r7, #68]	@ 0x44
 8008192:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008194:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008196:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008198:	e841 2300 	strex	r3, r2, [r1]
 800819c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800819e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d1e6      	bne.n	8008172 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2220      	movs	r2, #32
 80081a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	2200      	movs	r2, #0
 80081b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80081b4:	2303      	movs	r3, #3
 80081b6:	e063      	b.n	8008280 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f003 0304 	and.w	r3, r3, #4
 80081c2:	2b04      	cmp	r3, #4
 80081c4:	d149      	bne.n	800825a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80081c6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80081ca:	9300      	str	r3, [sp, #0]
 80081cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80081ce:	2200      	movs	r2, #0
 80081d0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80081d4:	6878      	ldr	r0, [r7, #4]
 80081d6:	f000 f857 	bl	8008288 <UART_WaitOnFlagUntilTimeout>
 80081da:	4603      	mov	r3, r0
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d03c      	beq.n	800825a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081e8:	e853 3f00 	ldrex	r3, [r3]
 80081ec:	623b      	str	r3, [r7, #32]
   return(result);
 80081ee:	6a3b      	ldr	r3, [r7, #32]
 80081f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80081f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	461a      	mov	r2, r3
 80081fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081fe:	633b      	str	r3, [r7, #48]	@ 0x30
 8008200:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008202:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008204:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008206:	e841 2300 	strex	r3, r2, [r1]
 800820a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800820c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800820e:	2b00      	cmp	r3, #0
 8008210:	d1e6      	bne.n	80081e0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	3308      	adds	r3, #8
 8008218:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800821a:	693b      	ldr	r3, [r7, #16]
 800821c:	e853 3f00 	ldrex	r3, [r3]
 8008220:	60fb      	str	r3, [r7, #12]
   return(result);
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	f023 0301 	bic.w	r3, r3, #1
 8008228:	64bb      	str	r3, [r7, #72]	@ 0x48
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	3308      	adds	r3, #8
 8008230:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008232:	61fa      	str	r2, [r7, #28]
 8008234:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008236:	69b9      	ldr	r1, [r7, #24]
 8008238:	69fa      	ldr	r2, [r7, #28]
 800823a:	e841 2300 	strex	r3, r2, [r1]
 800823e:	617b      	str	r3, [r7, #20]
   return(result);
 8008240:	697b      	ldr	r3, [r7, #20]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d1e5      	bne.n	8008212 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	2220      	movs	r2, #32
 800824a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	2200      	movs	r2, #0
 8008252:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008256:	2303      	movs	r3, #3
 8008258:	e012      	b.n	8008280 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	2220      	movs	r2, #32
 800825e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	2220      	movs	r2, #32
 8008266:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	2200      	movs	r2, #0
 800826e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	2200      	movs	r2, #0
 8008274:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	2200      	movs	r2, #0
 800827a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800827e:	2300      	movs	r3, #0
}
 8008280:	4618      	mov	r0, r3
 8008282:	3758      	adds	r7, #88	@ 0x58
 8008284:	46bd      	mov	sp, r7
 8008286:	bd80      	pop	{r7, pc}

08008288 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008288:	b580      	push	{r7, lr}
 800828a:	b084      	sub	sp, #16
 800828c:	af00      	add	r7, sp, #0
 800828e:	60f8      	str	r0, [r7, #12]
 8008290:	60b9      	str	r1, [r7, #8]
 8008292:	603b      	str	r3, [r7, #0]
 8008294:	4613      	mov	r3, r2
 8008296:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008298:	e04f      	b.n	800833a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800829a:	69bb      	ldr	r3, [r7, #24]
 800829c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082a0:	d04b      	beq.n	800833a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80082a2:	f7fa fc45 	bl	8002b30 <HAL_GetTick>
 80082a6:	4602      	mov	r2, r0
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	1ad3      	subs	r3, r2, r3
 80082ac:	69ba      	ldr	r2, [r7, #24]
 80082ae:	429a      	cmp	r2, r3
 80082b0:	d302      	bcc.n	80082b8 <UART_WaitOnFlagUntilTimeout+0x30>
 80082b2:	69bb      	ldr	r3, [r7, #24]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d101      	bne.n	80082bc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80082b8:	2303      	movs	r3, #3
 80082ba:	e04e      	b.n	800835a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	f003 0304 	and.w	r3, r3, #4
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d037      	beq.n	800833a <UART_WaitOnFlagUntilTimeout+0xb2>
 80082ca:	68bb      	ldr	r3, [r7, #8]
 80082cc:	2b80      	cmp	r3, #128	@ 0x80
 80082ce:	d034      	beq.n	800833a <UART_WaitOnFlagUntilTimeout+0xb2>
 80082d0:	68bb      	ldr	r3, [r7, #8]
 80082d2:	2b40      	cmp	r3, #64	@ 0x40
 80082d4:	d031      	beq.n	800833a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	69db      	ldr	r3, [r3, #28]
 80082dc:	f003 0308 	and.w	r3, r3, #8
 80082e0:	2b08      	cmp	r3, #8
 80082e2:	d110      	bne.n	8008306 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	2208      	movs	r2, #8
 80082ea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80082ec:	68f8      	ldr	r0, [r7, #12]
 80082ee:	f000 f920 	bl	8008532 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	2208      	movs	r2, #8
 80082f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	2200      	movs	r2, #0
 80082fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008302:	2301      	movs	r3, #1
 8008304:	e029      	b.n	800835a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	69db      	ldr	r3, [r3, #28]
 800830c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008310:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008314:	d111      	bne.n	800833a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800831e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008320:	68f8      	ldr	r0, [r7, #12]
 8008322:	f000 f906 	bl	8008532 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	2220      	movs	r2, #32
 800832a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	2200      	movs	r2, #0
 8008332:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008336:	2303      	movs	r3, #3
 8008338:	e00f      	b.n	800835a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	69da      	ldr	r2, [r3, #28]
 8008340:	68bb      	ldr	r3, [r7, #8]
 8008342:	4013      	ands	r3, r2
 8008344:	68ba      	ldr	r2, [r7, #8]
 8008346:	429a      	cmp	r2, r3
 8008348:	bf0c      	ite	eq
 800834a:	2301      	moveq	r3, #1
 800834c:	2300      	movne	r3, #0
 800834e:	b2db      	uxtb	r3, r3
 8008350:	461a      	mov	r2, r3
 8008352:	79fb      	ldrb	r3, [r7, #7]
 8008354:	429a      	cmp	r2, r3
 8008356:	d0a0      	beq.n	800829a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008358:	2300      	movs	r3, #0
}
 800835a:	4618      	mov	r0, r3
 800835c:	3710      	adds	r7, #16
 800835e:	46bd      	mov	sp, r7
 8008360:	bd80      	pop	{r7, pc}
	...

08008364 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008364:	b580      	push	{r7, lr}
 8008366:	b096      	sub	sp, #88	@ 0x58
 8008368:	af00      	add	r7, sp, #0
 800836a:	60f8      	str	r0, [r7, #12]
 800836c:	60b9      	str	r1, [r7, #8]
 800836e:	4613      	mov	r3, r2
 8008370:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	68ba      	ldr	r2, [r7, #8]
 8008376:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	88fa      	ldrh	r2, [r7, #6]
 800837c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	2200      	movs	r2, #0
 8008384:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	2222      	movs	r2, #34	@ 0x22
 800838c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008396:	2b00      	cmp	r3, #0
 8008398:	d02d      	beq.n	80083f6 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80083a0:	4a40      	ldr	r2, [pc, #256]	@ (80084a4 <UART_Start_Receive_DMA+0x140>)
 80083a2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80083aa:	4a3f      	ldr	r2, [pc, #252]	@ (80084a8 <UART_Start_Receive_DMA+0x144>)
 80083ac:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80083b4:	4a3d      	ldr	r2, [pc, #244]	@ (80084ac <UART_Start_Receive_DMA+0x148>)
 80083b6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80083be:	2200      	movs	r2, #0
 80083c0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	3324      	adds	r3, #36	@ 0x24
 80083ce:	4619      	mov	r1, r3
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083d4:	461a      	mov	r2, r3
 80083d6:	88fb      	ldrh	r3, [r7, #6]
 80083d8:	f7fa fd6e 	bl	8002eb8 <HAL_DMA_Start_IT>
 80083dc:	4603      	mov	r3, r0
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d009      	beq.n	80083f6 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	2210      	movs	r2, #16
 80083e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	2220      	movs	r2, #32
 80083ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 80083f2:	2301      	movs	r3, #1
 80083f4:	e051      	b.n	800849a <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	691b      	ldr	r3, [r3, #16]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d018      	beq.n	8008430 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008404:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008406:	e853 3f00 	ldrex	r3, [r3]
 800840a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800840c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800840e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008412:	657b      	str	r3, [r7, #84]	@ 0x54
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	461a      	mov	r2, r3
 800841a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800841c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800841e:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008420:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008422:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008424:	e841 2300 	strex	r3, r2, [r1]
 8008428:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800842a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800842c:	2b00      	cmp	r3, #0
 800842e:	d1e6      	bne.n	80083fe <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	3308      	adds	r3, #8
 8008436:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800843a:	e853 3f00 	ldrex	r3, [r3]
 800843e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008442:	f043 0301 	orr.w	r3, r3, #1
 8008446:	653b      	str	r3, [r7, #80]	@ 0x50
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	3308      	adds	r3, #8
 800844e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008450:	637a      	str	r2, [r7, #52]	@ 0x34
 8008452:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008454:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008456:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008458:	e841 2300 	strex	r3, r2, [r1]
 800845c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800845e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008460:	2b00      	cmp	r3, #0
 8008462:	d1e5      	bne.n	8008430 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	3308      	adds	r3, #8
 800846a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800846c:	697b      	ldr	r3, [r7, #20]
 800846e:	e853 3f00 	ldrex	r3, [r3]
 8008472:	613b      	str	r3, [r7, #16]
   return(result);
 8008474:	693b      	ldr	r3, [r7, #16]
 8008476:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800847a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	3308      	adds	r3, #8
 8008482:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008484:	623a      	str	r2, [r7, #32]
 8008486:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008488:	69f9      	ldr	r1, [r7, #28]
 800848a:	6a3a      	ldr	r2, [r7, #32]
 800848c:	e841 2300 	strex	r3, r2, [r1]
 8008490:	61bb      	str	r3, [r7, #24]
   return(result);
 8008492:	69bb      	ldr	r3, [r7, #24]
 8008494:	2b00      	cmp	r3, #0
 8008496:	d1e5      	bne.n	8008464 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8008498:	2300      	movs	r3, #0
}
 800849a:	4618      	mov	r0, r3
 800849c:	3758      	adds	r7, #88	@ 0x58
 800849e:	46bd      	mov	sp, r7
 80084a0:	bd80      	pop	{r7, pc}
 80084a2:	bf00      	nop
 80084a4:	080086bd 	.word	0x080086bd
 80084a8:	080087f1 	.word	0x080087f1
 80084ac:	08008837 	.word	0x08008837

080084b0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80084b0:	b480      	push	{r7}
 80084b2:	b08f      	sub	sp, #60	@ 0x3c
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084be:	6a3b      	ldr	r3, [r7, #32]
 80084c0:	e853 3f00 	ldrex	r3, [r3]
 80084c4:	61fb      	str	r3, [r7, #28]
   return(result);
 80084c6:	69fb      	ldr	r3, [r7, #28]
 80084c8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80084cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	461a      	mov	r2, r3
 80084d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80084d8:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80084dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80084de:	e841 2300 	strex	r3, r2, [r1]
 80084e2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80084e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d1e6      	bne.n	80084b8 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	3308      	adds	r3, #8
 80084f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	e853 3f00 	ldrex	r3, [r3]
 80084f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80084fa:	68bb      	ldr	r3, [r7, #8]
 80084fc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008500:	633b      	str	r3, [r7, #48]	@ 0x30
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	3308      	adds	r3, #8
 8008508:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800850a:	61ba      	str	r2, [r7, #24]
 800850c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800850e:	6979      	ldr	r1, [r7, #20]
 8008510:	69ba      	ldr	r2, [r7, #24]
 8008512:	e841 2300 	strex	r3, r2, [r1]
 8008516:	613b      	str	r3, [r7, #16]
   return(result);
 8008518:	693b      	ldr	r3, [r7, #16]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d1e5      	bne.n	80084ea <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	2220      	movs	r2, #32
 8008522:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8008526:	bf00      	nop
 8008528:	373c      	adds	r7, #60	@ 0x3c
 800852a:	46bd      	mov	sp, r7
 800852c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008530:	4770      	bx	lr

08008532 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008532:	b480      	push	{r7}
 8008534:	b095      	sub	sp, #84	@ 0x54
 8008536:	af00      	add	r7, sp, #0
 8008538:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008540:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008542:	e853 3f00 	ldrex	r3, [r3]
 8008546:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800854a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800854e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	461a      	mov	r2, r3
 8008556:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008558:	643b      	str	r3, [r7, #64]	@ 0x40
 800855a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800855c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800855e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008560:	e841 2300 	strex	r3, r2, [r1]
 8008564:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008568:	2b00      	cmp	r3, #0
 800856a:	d1e6      	bne.n	800853a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	3308      	adds	r3, #8
 8008572:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008574:	6a3b      	ldr	r3, [r7, #32]
 8008576:	e853 3f00 	ldrex	r3, [r3]
 800857a:	61fb      	str	r3, [r7, #28]
   return(result);
 800857c:	69fb      	ldr	r3, [r7, #28]
 800857e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008582:	f023 0301 	bic.w	r3, r3, #1
 8008586:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	3308      	adds	r3, #8
 800858e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008590:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008592:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008594:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008596:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008598:	e841 2300 	strex	r3, r2, [r1]
 800859c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800859e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d1e3      	bne.n	800856c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80085a8:	2b01      	cmp	r3, #1
 80085aa:	d118      	bne.n	80085de <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	e853 3f00 	ldrex	r3, [r3]
 80085b8:	60bb      	str	r3, [r7, #8]
   return(result);
 80085ba:	68bb      	ldr	r3, [r7, #8]
 80085bc:	f023 0310 	bic.w	r3, r3, #16
 80085c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	461a      	mov	r2, r3
 80085c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80085ca:	61bb      	str	r3, [r7, #24]
 80085cc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085ce:	6979      	ldr	r1, [r7, #20]
 80085d0:	69ba      	ldr	r2, [r7, #24]
 80085d2:	e841 2300 	strex	r3, r2, [r1]
 80085d6:	613b      	str	r3, [r7, #16]
   return(result);
 80085d8:	693b      	ldr	r3, [r7, #16]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d1e6      	bne.n	80085ac <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	2220      	movs	r2, #32
 80085e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	2200      	movs	r2, #0
 80085ea:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2200      	movs	r2, #0
 80085f0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80085f2:	bf00      	nop
 80085f4:	3754      	adds	r7, #84	@ 0x54
 80085f6:	46bd      	mov	sp, r7
 80085f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fc:	4770      	bx	lr

080085fe <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80085fe:	b580      	push	{r7, lr}
 8008600:	b090      	sub	sp, #64	@ 0x40
 8008602:	af00      	add	r7, sp, #0
 8008604:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800860a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	f003 0320 	and.w	r3, r3, #32
 8008616:	2b00      	cmp	r3, #0
 8008618:	d137      	bne.n	800868a <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800861a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800861c:	2200      	movs	r2, #0
 800861e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008622:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	3308      	adds	r3, #8
 8008628:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800862a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800862c:	e853 3f00 	ldrex	r3, [r3]
 8008630:	623b      	str	r3, [r7, #32]
   return(result);
 8008632:	6a3b      	ldr	r3, [r7, #32]
 8008634:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008638:	63bb      	str	r3, [r7, #56]	@ 0x38
 800863a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	3308      	adds	r3, #8
 8008640:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008642:	633a      	str	r2, [r7, #48]	@ 0x30
 8008644:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008646:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008648:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800864a:	e841 2300 	strex	r3, r2, [r1]
 800864e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008652:	2b00      	cmp	r3, #0
 8008654:	d1e5      	bne.n	8008622 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008656:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800865c:	693b      	ldr	r3, [r7, #16]
 800865e:	e853 3f00 	ldrex	r3, [r3]
 8008662:	60fb      	str	r3, [r7, #12]
   return(result);
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800866a:	637b      	str	r3, [r7, #52]	@ 0x34
 800866c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	461a      	mov	r2, r3
 8008672:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008674:	61fb      	str	r3, [r7, #28]
 8008676:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008678:	69b9      	ldr	r1, [r7, #24]
 800867a:	69fa      	ldr	r2, [r7, #28]
 800867c:	e841 2300 	strex	r3, r2, [r1]
 8008680:	617b      	str	r3, [r7, #20]
   return(result);
 8008682:	697b      	ldr	r3, [r7, #20]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d1e6      	bne.n	8008656 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008688:	e004      	b.n	8008694 <UART_DMATransmitCplt+0x96>
    huart->TxCpltCallback(huart);
 800868a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800868c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008690:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8008692:	4798      	blx	r3
}
 8008694:	bf00      	nop
 8008696:	3740      	adds	r7, #64	@ 0x40
 8008698:	46bd      	mov	sp, r7
 800869a:	bd80      	pop	{r7, pc}

0800869c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800869c:	b580      	push	{r7, lr}
 800869e:	b084      	sub	sp, #16
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086a8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80086b0:	68f8      	ldr	r0, [r7, #12]
 80086b2:	4798      	blx	r3
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80086b4:	bf00      	nop
 80086b6:	3710      	adds	r7, #16
 80086b8:	46bd      	mov	sp, r7
 80086ba:	bd80      	pop	{r7, pc}

080086bc <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80086bc:	b580      	push	{r7, lr}
 80086be:	b09c      	sub	sp, #112	@ 0x70
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086c8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	f003 0320 	and.w	r3, r3, #32
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d171      	bne.n	80087bc <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80086d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80086da:	2200      	movs	r2, #0
 80086dc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80086e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80086e8:	e853 3f00 	ldrex	r3, [r3]
 80086ec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80086ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80086f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80086f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80086f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	461a      	mov	r2, r3
 80086fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80086fe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008700:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008702:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008704:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008706:	e841 2300 	strex	r3, r2, [r1]
 800870a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800870c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800870e:	2b00      	cmp	r3, #0
 8008710:	d1e6      	bne.n	80086e0 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008712:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	3308      	adds	r3, #8
 8008718:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800871a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800871c:	e853 3f00 	ldrex	r3, [r3]
 8008720:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008722:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008724:	f023 0301 	bic.w	r3, r3, #1
 8008728:	667b      	str	r3, [r7, #100]	@ 0x64
 800872a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	3308      	adds	r3, #8
 8008730:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008732:	647a      	str	r2, [r7, #68]	@ 0x44
 8008734:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008736:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008738:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800873a:	e841 2300 	strex	r3, r2, [r1]
 800873e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008740:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008742:	2b00      	cmp	r3, #0
 8008744:	d1e5      	bne.n	8008712 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008746:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	3308      	adds	r3, #8
 800874c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800874e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008750:	e853 3f00 	ldrex	r3, [r3]
 8008754:	623b      	str	r3, [r7, #32]
   return(result);
 8008756:	6a3b      	ldr	r3, [r7, #32]
 8008758:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800875c:	663b      	str	r3, [r7, #96]	@ 0x60
 800875e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	3308      	adds	r3, #8
 8008764:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008766:	633a      	str	r2, [r7, #48]	@ 0x30
 8008768:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800876a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800876c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800876e:	e841 2300 	strex	r3, r2, [r1]
 8008772:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008774:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008776:	2b00      	cmp	r3, #0
 8008778:	d1e5      	bne.n	8008746 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800877a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800877c:	2220      	movs	r2, #32
 800877e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008782:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008784:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008786:	2b01      	cmp	r3, #1
 8008788:	d118      	bne.n	80087bc <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800878a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008790:	693b      	ldr	r3, [r7, #16]
 8008792:	e853 3f00 	ldrex	r3, [r3]
 8008796:	60fb      	str	r3, [r7, #12]
   return(result);
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	f023 0310 	bic.w	r3, r3, #16
 800879e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80087a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	461a      	mov	r2, r3
 80087a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80087a8:	61fb      	str	r3, [r7, #28]
 80087aa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087ac:	69b9      	ldr	r1, [r7, #24]
 80087ae:	69fa      	ldr	r2, [r7, #28]
 80087b0:	e841 2300 	strex	r3, r2, [r1]
 80087b4:	617b      	str	r3, [r7, #20]
   return(result);
 80087b6:	697b      	ldr	r3, [r7, #20]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d1e6      	bne.n	800878a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80087bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80087be:	2200      	movs	r2, #0
 80087c0:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80087c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80087c6:	2b01      	cmp	r3, #1
 80087c8:	d109      	bne.n	80087de <UART_DMAReceiveCplt+0x122>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 80087ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80087cc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80087d0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80087d2:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 80087d6:	4611      	mov	r1, r2
 80087d8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80087da:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80087dc:	e004      	b.n	80087e8 <UART_DMAReceiveCplt+0x12c>
    huart->RxCpltCallback(huart);
 80087de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80087e0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80087e4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80087e6:	4798      	blx	r3
}
 80087e8:	bf00      	nop
 80087ea:	3770      	adds	r7, #112	@ 0x70
 80087ec:	46bd      	mov	sp, r7
 80087ee:	bd80      	pop	{r7, pc}

080087f0 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	b084      	sub	sp, #16
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087fc:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	2201      	movs	r2, #1
 8008802:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008808:	2b01      	cmp	r3, #1
 800880a:	d10b      	bne.n	8008824 <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008812:	68fa      	ldr	r2, [r7, #12]
 8008814:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 8008818:	0852      	lsrs	r2, r2, #1
 800881a:	b292      	uxth	r2, r2
 800881c:	4611      	mov	r1, r2
 800881e:	68f8      	ldr	r0, [r7, #12]
 8008820:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008822:	e004      	b.n	800882e <UART_DMARxHalfCplt+0x3e>
    huart->RxHalfCpltCallback(huart);
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800882a:	68f8      	ldr	r0, [r7, #12]
 800882c:	4798      	blx	r3
}
 800882e:	bf00      	nop
 8008830:	3710      	adds	r7, #16
 8008832:	46bd      	mov	sp, r7
 8008834:	bd80      	pop	{r7, pc}

08008836 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008836:	b580      	push	{r7, lr}
 8008838:	b086      	sub	sp, #24
 800883a:	af00      	add	r7, sp, #0
 800883c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008842:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008844:	697b      	ldr	r3, [r7, #20]
 8008846:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800884a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800884c:	697b      	ldr	r3, [r7, #20]
 800884e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008852:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008854:	697b      	ldr	r3, [r7, #20]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	689b      	ldr	r3, [r3, #8]
 800885a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800885e:	2b80      	cmp	r3, #128	@ 0x80
 8008860:	d109      	bne.n	8008876 <UART_DMAError+0x40>
 8008862:	693b      	ldr	r3, [r7, #16]
 8008864:	2b21      	cmp	r3, #33	@ 0x21
 8008866:	d106      	bne.n	8008876 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008868:	697b      	ldr	r3, [r7, #20]
 800886a:	2200      	movs	r2, #0
 800886c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8008870:	6978      	ldr	r0, [r7, #20]
 8008872:	f7ff fe1d 	bl	80084b0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008876:	697b      	ldr	r3, [r7, #20]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	689b      	ldr	r3, [r3, #8]
 800887c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008880:	2b40      	cmp	r3, #64	@ 0x40
 8008882:	d109      	bne.n	8008898 <UART_DMAError+0x62>
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	2b22      	cmp	r3, #34	@ 0x22
 8008888:	d106      	bne.n	8008898 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800888a:	697b      	ldr	r3, [r7, #20]
 800888c:	2200      	movs	r2, #0
 800888e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8008892:	6978      	ldr	r0, [r7, #20]
 8008894:	f7ff fe4d 	bl	8008532 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008898:	697b      	ldr	r3, [r7, #20]
 800889a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800889e:	f043 0210 	orr.w	r2, r3, #16
 80088a2:	697b      	ldr	r3, [r7, #20]
 80088a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 80088a8:	697b      	ldr	r3, [r7, #20]
 80088aa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80088ae:	6978      	ldr	r0, [r7, #20]
 80088b0:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80088b2:	bf00      	nop
 80088b4:	3718      	adds	r7, #24
 80088b6:	46bd      	mov	sp, r7
 80088b8:	bd80      	pop	{r7, pc}

080088ba <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80088ba:	b580      	push	{r7, lr}
 80088bc:	b084      	sub	sp, #16
 80088be:	af00      	add	r7, sp, #0
 80088c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088c6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	2200      	movs	r2, #0
 80088cc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	2200      	movs	r2, #0
 80088d4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80088de:	68f8      	ldr	r0, [r7, #12]
 80088e0:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80088e2:	bf00      	nop
 80088e4:	3710      	adds	r7, #16
 80088e6:	46bd      	mov	sp, r7
 80088e8:	bd80      	pop	{r7, pc}

080088ea <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80088ea:	b580      	push	{r7, lr}
 80088ec:	b088      	sub	sp, #32
 80088ee:	af00      	add	r7, sp, #0
 80088f0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	e853 3f00 	ldrex	r3, [r3]
 80088fe:	60bb      	str	r3, [r7, #8]
   return(result);
 8008900:	68bb      	ldr	r3, [r7, #8]
 8008902:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008906:	61fb      	str	r3, [r7, #28]
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	461a      	mov	r2, r3
 800890e:	69fb      	ldr	r3, [r7, #28]
 8008910:	61bb      	str	r3, [r7, #24]
 8008912:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008914:	6979      	ldr	r1, [r7, #20]
 8008916:	69ba      	ldr	r2, [r7, #24]
 8008918:	e841 2300 	strex	r3, r2, [r1]
 800891c:	613b      	str	r3, [r7, #16]
   return(result);
 800891e:	693b      	ldr	r3, [r7, #16]
 8008920:	2b00      	cmp	r3, #0
 8008922:	d1e6      	bne.n	80088f2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	2220      	movs	r2, #32
 8008928:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2200      	movs	r2, #0
 8008930:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008938:	6878      	ldr	r0, [r7, #4]
 800893a:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800893c:	bf00      	nop
 800893e:	3720      	adds	r7, #32
 8008940:	46bd      	mov	sp, r7
 8008942:	bd80      	pop	{r7, pc}

08008944 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008944:	b480      	push	{r7}
 8008946:	b083      	sub	sp, #12
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800894c:	bf00      	nop
 800894e:	370c      	adds	r7, #12
 8008950:	46bd      	mov	sp, r7
 8008952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008956:	4770      	bx	lr

08008958 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008958:	b480      	push	{r7}
 800895a:	b083      	sub	sp, #12
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008960:	bf00      	nop
 8008962:	370c      	adds	r7, #12
 8008964:	46bd      	mov	sp, r7
 8008966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896a:	4770      	bx	lr

0800896c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800896c:	b480      	push	{r7}
 800896e:	b083      	sub	sp, #12
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008974:	bf00      	nop
 8008976:	370c      	adds	r7, #12
 8008978:	46bd      	mov	sp, r7
 800897a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897e:	4770      	bx	lr

08008980 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008980:	b480      	push	{r7}
 8008982:	b085      	sub	sp, #20
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800898e:	2b01      	cmp	r3, #1
 8008990:	d101      	bne.n	8008996 <HAL_UARTEx_DisableFifoMode+0x16>
 8008992:	2302      	movs	r3, #2
 8008994:	e027      	b.n	80089e6 <HAL_UARTEx_DisableFifoMode+0x66>
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	2201      	movs	r2, #1
 800899a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	2224      	movs	r2, #36	@ 0x24
 80089a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	681a      	ldr	r2, [r3, #0]
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f022 0201 	bic.w	r2, r2, #1
 80089bc:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80089c4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	2200      	movs	r2, #0
 80089ca:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	68fa      	ldr	r2, [r7, #12]
 80089d2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	2220      	movs	r2, #32
 80089d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2200      	movs	r2, #0
 80089e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80089e4:	2300      	movs	r3, #0
}
 80089e6:	4618      	mov	r0, r3
 80089e8:	3714      	adds	r7, #20
 80089ea:	46bd      	mov	sp, r7
 80089ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f0:	4770      	bx	lr

080089f2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80089f2:	b580      	push	{r7, lr}
 80089f4:	b084      	sub	sp, #16
 80089f6:	af00      	add	r7, sp, #0
 80089f8:	6078      	str	r0, [r7, #4]
 80089fa:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008a02:	2b01      	cmp	r3, #1
 8008a04:	d101      	bne.n	8008a0a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008a06:	2302      	movs	r3, #2
 8008a08:	e02d      	b.n	8008a66 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	2201      	movs	r2, #1
 8008a0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	2224      	movs	r2, #36	@ 0x24
 8008a16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	681a      	ldr	r2, [r3, #0]
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	f022 0201 	bic.w	r2, r2, #1
 8008a30:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	689b      	ldr	r3, [r3, #8]
 8008a38:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	683a      	ldr	r2, [r7, #0]
 8008a42:	430a      	orrs	r2, r1
 8008a44:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008a46:	6878      	ldr	r0, [r7, #4]
 8008a48:	f000 f850 	bl	8008aec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	68fa      	ldr	r2, [r7, #12]
 8008a52:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	2220      	movs	r2, #32
 8008a58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	2200      	movs	r2, #0
 8008a60:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008a64:	2300      	movs	r3, #0
}
 8008a66:	4618      	mov	r0, r3
 8008a68:	3710      	adds	r7, #16
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	bd80      	pop	{r7, pc}

08008a6e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008a6e:	b580      	push	{r7, lr}
 8008a70:	b084      	sub	sp, #16
 8008a72:	af00      	add	r7, sp, #0
 8008a74:	6078      	str	r0, [r7, #4]
 8008a76:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008a7e:	2b01      	cmp	r3, #1
 8008a80:	d101      	bne.n	8008a86 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008a82:	2302      	movs	r3, #2
 8008a84:	e02d      	b.n	8008ae2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	2201      	movs	r2, #1
 8008a8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	2224      	movs	r2, #36	@ 0x24
 8008a92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	681a      	ldr	r2, [r3, #0]
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f022 0201 	bic.w	r2, r2, #1
 8008aac:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	689b      	ldr	r3, [r3, #8]
 8008ab4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	683a      	ldr	r2, [r7, #0]
 8008abe:	430a      	orrs	r2, r1
 8008ac0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008ac2:	6878      	ldr	r0, [r7, #4]
 8008ac4:	f000 f812 	bl	8008aec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	68fa      	ldr	r2, [r7, #12]
 8008ace:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	2220      	movs	r2, #32
 8008ad4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	2200      	movs	r2, #0
 8008adc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008ae0:	2300      	movs	r3, #0
}
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	3710      	adds	r7, #16
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	bd80      	pop	{r7, pc}
	...

08008aec <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008aec:	b480      	push	{r7}
 8008aee:	b085      	sub	sp, #20
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d108      	bne.n	8008b0e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2201      	movs	r2, #1
 8008b00:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2201      	movs	r2, #1
 8008b08:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008b0c:	e031      	b.n	8008b72 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008b0e:	2308      	movs	r3, #8
 8008b10:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008b12:	2308      	movs	r3, #8
 8008b14:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	689b      	ldr	r3, [r3, #8]
 8008b1c:	0e5b      	lsrs	r3, r3, #25
 8008b1e:	b2db      	uxtb	r3, r3
 8008b20:	f003 0307 	and.w	r3, r3, #7
 8008b24:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	689b      	ldr	r3, [r3, #8]
 8008b2c:	0f5b      	lsrs	r3, r3, #29
 8008b2e:	b2db      	uxtb	r3, r3
 8008b30:	f003 0307 	and.w	r3, r3, #7
 8008b34:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008b36:	7bbb      	ldrb	r3, [r7, #14]
 8008b38:	7b3a      	ldrb	r2, [r7, #12]
 8008b3a:	4911      	ldr	r1, [pc, #68]	@ (8008b80 <UARTEx_SetNbDataToProcess+0x94>)
 8008b3c:	5c8a      	ldrb	r2, [r1, r2]
 8008b3e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008b42:	7b3a      	ldrb	r2, [r7, #12]
 8008b44:	490f      	ldr	r1, [pc, #60]	@ (8008b84 <UARTEx_SetNbDataToProcess+0x98>)
 8008b46:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008b48:	fb93 f3f2 	sdiv	r3, r3, r2
 8008b4c:	b29a      	uxth	r2, r3
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008b54:	7bfb      	ldrb	r3, [r7, #15]
 8008b56:	7b7a      	ldrb	r2, [r7, #13]
 8008b58:	4909      	ldr	r1, [pc, #36]	@ (8008b80 <UARTEx_SetNbDataToProcess+0x94>)
 8008b5a:	5c8a      	ldrb	r2, [r1, r2]
 8008b5c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008b60:	7b7a      	ldrb	r2, [r7, #13]
 8008b62:	4908      	ldr	r1, [pc, #32]	@ (8008b84 <UARTEx_SetNbDataToProcess+0x98>)
 8008b64:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008b66:	fb93 f3f2 	sdiv	r3, r3, r2
 8008b6a:	b29a      	uxth	r2, r3
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008b72:	bf00      	nop
 8008b74:	3714      	adds	r7, #20
 8008b76:	46bd      	mov	sp, r7
 8008b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7c:	4770      	bx	lr
 8008b7e:	bf00      	nop
 8008b80:	08008cb0 	.word	0x08008cb0
 8008b84:	08008cb8 	.word	0x08008cb8

08008b88 <arm_pid_init_f32>:
 */

void arm_pid_init_f32(
  arm_pid_instance_f32 * S,
  int32_t resetStateFlag)
{
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	b082      	sub	sp, #8
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	6078      	str	r0, [r7, #4]
 8008b90:	6039      	str	r1, [r7, #0]
  /* Derived coefficient A0 */
  S->A0 = S->Kp + S->Ki + S->Kd;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	ed93 7a06 	vldr	s14, [r3, #24]
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	edd3 7a07 	vldr	s15, [r3, #28]
 8008b9e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	edd3 7a08 	vldr	s15, [r3, #32]
 8008ba8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	edc3 7a00 	vstr	s15, [r3]

  /* Derived coefficient A1 */
  S->A1 = (-S->Kp) - ((float32_t) 2.0f * S->Kd);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	edd3 7a06 	vldr	s15, [r3, #24]
 8008bb8:	eeb1 7a67 	vneg.f32	s14, s15
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	edd3 7a08 	vldr	s15, [r3, #32]
 8008bc2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8008bc6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	edc3 7a01 	vstr	s15, [r3, #4]

  /* Derived coefficient A2 */
  S->A2 = S->Kd;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	6a1a      	ldr	r2, [r3, #32]
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	609a      	str	r2, [r3, #8]

  /* Check whether state needs reset or not */
  if (resetStateFlag)
 8008bd8:	683b      	ldr	r3, [r7, #0]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d006      	beq.n	8008bec <arm_pid_init_f32+0x64>
  {
    /* Reset state to zero, The size will be always 3 samples */
    memset(S->state, 0, 3U * sizeof(float32_t));
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	330c      	adds	r3, #12
 8008be2:	220c      	movs	r2, #12
 8008be4:	2100      	movs	r1, #0
 8008be6:	4618      	mov	r0, r3
 8008be8:	f000 f804 	bl	8008bf4 <memset>
  }

}
 8008bec:	bf00      	nop
 8008bee:	3708      	adds	r7, #8
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	bd80      	pop	{r7, pc}

08008bf4 <memset>:
 8008bf4:	4402      	add	r2, r0
 8008bf6:	4603      	mov	r3, r0
 8008bf8:	4293      	cmp	r3, r2
 8008bfa:	d100      	bne.n	8008bfe <memset+0xa>
 8008bfc:	4770      	bx	lr
 8008bfe:	f803 1b01 	strb.w	r1, [r3], #1
 8008c02:	e7f9      	b.n	8008bf8 <memset+0x4>

08008c04 <__libc_init_array>:
 8008c04:	b570      	push	{r4, r5, r6, lr}
 8008c06:	4d0d      	ldr	r5, [pc, #52]	@ (8008c3c <__libc_init_array+0x38>)
 8008c08:	4c0d      	ldr	r4, [pc, #52]	@ (8008c40 <__libc_init_array+0x3c>)
 8008c0a:	1b64      	subs	r4, r4, r5
 8008c0c:	10a4      	asrs	r4, r4, #2
 8008c0e:	2600      	movs	r6, #0
 8008c10:	42a6      	cmp	r6, r4
 8008c12:	d109      	bne.n	8008c28 <__libc_init_array+0x24>
 8008c14:	4d0b      	ldr	r5, [pc, #44]	@ (8008c44 <__libc_init_array+0x40>)
 8008c16:	4c0c      	ldr	r4, [pc, #48]	@ (8008c48 <__libc_init_array+0x44>)
 8008c18:	f000 f826 	bl	8008c68 <_init>
 8008c1c:	1b64      	subs	r4, r4, r5
 8008c1e:	10a4      	asrs	r4, r4, #2
 8008c20:	2600      	movs	r6, #0
 8008c22:	42a6      	cmp	r6, r4
 8008c24:	d105      	bne.n	8008c32 <__libc_init_array+0x2e>
 8008c26:	bd70      	pop	{r4, r5, r6, pc}
 8008c28:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c2c:	4798      	blx	r3
 8008c2e:	3601      	adds	r6, #1
 8008c30:	e7ee      	b.n	8008c10 <__libc_init_array+0xc>
 8008c32:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c36:	4798      	blx	r3
 8008c38:	3601      	adds	r6, #1
 8008c3a:	e7f2      	b.n	8008c22 <__libc_init_array+0x1e>
 8008c3c:	08008cc8 	.word	0x08008cc8
 8008c40:	08008cc8 	.word	0x08008cc8
 8008c44:	08008cc8 	.word	0x08008cc8
 8008c48:	08008ccc 	.word	0x08008ccc

08008c4c <memcpy>:
 8008c4c:	440a      	add	r2, r1
 8008c4e:	4291      	cmp	r1, r2
 8008c50:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c54:	d100      	bne.n	8008c58 <memcpy+0xc>
 8008c56:	4770      	bx	lr
 8008c58:	b510      	push	{r4, lr}
 8008c5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c5e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c62:	4291      	cmp	r1, r2
 8008c64:	d1f9      	bne.n	8008c5a <memcpy+0xe>
 8008c66:	bd10      	pop	{r4, pc}

08008c68 <_init>:
 8008c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c6a:	bf00      	nop
 8008c6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c6e:	bc08      	pop	{r3}
 8008c70:	469e      	mov	lr, r3
 8008c72:	4770      	bx	lr

08008c74 <_fini>:
 8008c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c76:	bf00      	nop
 8008c78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c7a:	bc08      	pop	{r3}
 8008c7c:	469e      	mov	lr, r3
 8008c7e:	4770      	bx	lr
