Simulator report for Musicplayer
Sun Dec 24 20:02:22 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 312 nodes    ;
; Simulation Coverage         ;      15.43 % ;
; Total Number of Transitions ; 7046         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                ;
+--------------------------------------------------------------------------------------------+--------------------------------------+---------------+
; Option                                                                                     ; Setting                              ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                           ; Timing        ;
; Start time                                                                                 ; 0 ns                                 ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                  ;               ;
; Vector input source                                                                        ; D:/Verilog/Project_Class2/i2c_wf.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                   ; On            ;
; Check outputs                                                                              ; Off                                  ; Off           ;
; Report simulation coverage                                                                 ; On                                   ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                   ; On            ;
; Display missing 1-value coverage report                                                    ; On                                   ; On            ;
; Display missing 0-value coverage report                                                    ; On                                   ; On            ;
; Detect setup and hold time violations                                                      ; Off                                  ; Off           ;
; Detect glitches                                                                            ; Off                                  ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                  ; Off           ;
; Generate Signal Activity File                                                              ; Off                                  ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                  ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                  ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                   ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                           ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                  ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                  ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                 ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      15.43 % ;
; Total nodes checked                                 ; 312          ;
; Total output ports checked                          ; 311          ;
; Total output ports with complete 1/0-value coverage ; 48           ;
; Total output ports with no 1/0-value coverage       ; 241          ;
; Total output ports with no 1-value coverage         ; 255          ;
; Total output ports with no 0-value coverage         ; 249          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------+
; Complete 1/0-Value Coverage                                    ;
+----------------------+----------------------+------------------+
; Node Name            ; Output Port Name     ; Output Port Type ;
+----------------------+----------------------+------------------+
; |i2c|clkCount~1      ; |i2c|clkCount~1      ; out              ;
; |i2c|clkCount~2      ; |i2c|clkCount~2      ; out              ;
; |i2c|clkCount~3      ; |i2c|clkCount~3      ; out              ;
; |i2c|clkCount~4      ; |i2c|clkCount~4      ; out              ;
; |i2c|clkCount~5      ; |i2c|clkCount~5      ; out              ;
; |i2c|clkCount~6      ; |i2c|clkCount~6      ; out              ;
; |i2c|clkCount~7      ; |i2c|clkCount~7      ; out              ;
; |i2c|clkCount~8      ; |i2c|clkCount~8      ; out              ;
; |i2c|clkCount~9      ; |i2c|clkCount~9      ; out              ;
; |i2c|clkCount[7]     ; |i2c|clkCount[7]     ; regout           ;
; |i2c|clkCount[6]     ; |i2c|clkCount[6]     ; regout           ;
; |i2c|clkCount[5]     ; |i2c|clkCount[5]     ; regout           ;
; |i2c|clkCount[4]     ; |i2c|clkCount[4]     ; regout           ;
; |i2c|clkCount[3]     ; |i2c|clkCount[3]     ; regout           ;
; |i2c|clkCount[2]     ; |i2c|clkCount[2]     ; regout           ;
; |i2c|clkCount[1]     ; |i2c|clkCount[1]     ; regout           ;
; |i2c|clkCount[0]     ; |i2c|clkCount[0]     ; regout           ;
; |i2c|errorReg~7      ; |i2c|errorReg~7      ; out              ;
; |i2c|errorReg~9      ; |i2c|errorReg~9      ; out              ;
; |i2c|errorReg~15     ; |i2c|errorReg~15     ; out              ;
; |i2c|errorReg~16     ; |i2c|errorReg~16     ; out              ;
; |i2c|errorReg.0000~0 ; |i2c|errorReg.0000~0 ; out              ;
; |i2c|errorReg~18     ; |i2c|errorReg~18     ; out              ;
; |i2c|SDAT~direct     ; |i2c|SDAT~direct     ; out0             ;
; |i2c|clk             ; |i2c|clk             ; out              ;
; |i2c|SDAT            ; |i2c|SDAT            ; out              ;
; |i2c|SDAT            ; |i2c|SDAT~result     ; pin_out          ;
; |i2c|SDAT~2          ; |i2c|SDAT~2          ; out0             ;
; |i2c|errorReg~25     ; |i2c|errorReg~25     ; out0             ;
; |i2c|errorReg.0000~1 ; |i2c|errorReg.0000~1 ; out0             ;
; |i2c|errorReg~41     ; |i2c|errorReg~41     ; out0             ;
; |i2c|Selector0~0     ; |i2c|Selector0~0     ; out0             ;
; |i2c|Add0~0          ; |i2c|Add0~0          ; out0             ;
; |i2c|Add0~1          ; |i2c|Add0~1          ; out0             ;
; |i2c|Add0~2          ; |i2c|Add0~2          ; out0             ;
; |i2c|Add0~3          ; |i2c|Add0~3          ; out0             ;
; |i2c|Add0~4          ; |i2c|Add0~4          ; out0             ;
; |i2c|Add0~5          ; |i2c|Add0~5          ; out0             ;
; |i2c|Add0~6          ; |i2c|Add0~6          ; out0             ;
; |i2c|Add0~7          ; |i2c|Add0~7          ; out0             ;
; |i2c|Add0~8          ; |i2c|Add0~8          ; out0             ;
; |i2c|Add0~9          ; |i2c|Add0~9          ; out0             ;
; |i2c|Add0~10         ; |i2c|Add0~10         ; out0             ;
; |i2c|Add0~11         ; |i2c|Add0~11         ; out0             ;
; |i2c|Add0~12         ; |i2c|Add0~12         ; out0             ;
; |i2c|Add0~13         ; |i2c|Add0~13         ; out0             ;
; |i2c|Add0~14         ; |i2c|Add0~14         ; out0             ;
; |i2c|Equal0~0        ; |i2c|Equal0~0        ; out0             ;
+----------------------+----------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------+
; Missing 1-Value Coverage                                       ;
+----------------------+----------------------+------------------+
; Node Name            ; Output Port Name     ; Output Port Type ;
+----------------------+----------------------+------------------+
; |i2c|clkCount~0      ; |i2c|clkCount~0      ; out              ;
; |i2c|clkCount[9]     ; |i2c|clkCount[9]     ; regout           ;
; |i2c|clkCount[8]     ; |i2c|clkCount[8]     ; regout           ;
; |i2c|always1~0       ; |i2c|always1~0       ; out0             ;
; |i2c|errorReg~0      ; |i2c|errorReg~0      ; out              ;
; |i2c|errorReg~1      ; |i2c|errorReg~1      ; out              ;
; |i2c|errorReg~2      ; |i2c|errorReg~2      ; out              ;
; |i2c|errorReg~3      ; |i2c|errorReg~3      ; out              ;
; |i2c|errorReg~4      ; |i2c|errorReg~4      ; out              ;
; |i2c|errorReg~5      ; |i2c|errorReg~5      ; out              ;
; |i2c|errorReg~6      ; |i2c|errorReg~6      ; out              ;
; |i2c|errorReg~8      ; |i2c|errorReg~8      ; out              ;
; |i2c|errorReg~10     ; |i2c|errorReg~10     ; out              ;
; |i2c|errorReg~11     ; |i2c|errorReg~11     ; out              ;
; |i2c|errorReg~12     ; |i2c|errorReg~12     ; out              ;
; |i2c|errorReg~13     ; |i2c|errorReg~13     ; out              ;
; |i2c|errorReg~14     ; |i2c|errorReg~14     ; out              ;
; |i2c|errorReg.0001~0 ; |i2c|errorReg.0001~0 ; out              ;
; |i2c|errorReg.0010~0 ; |i2c|errorReg.0010~0 ; out              ;
; |i2c|errorReg.0011~0 ; |i2c|errorReg.0011~0 ; out              ;
; |i2c|errorReg.0100~0 ; |i2c|errorReg.0100~0 ; out              ;
; |i2c|errorReg.0101~0 ; |i2c|errorReg.0101~0 ; out              ;
; |i2c|errorReg.1111~0 ; |i2c|errorReg.1111~0 ; out              ;
; |i2c|WideNor0        ; |i2c|WideNor0        ; out0             ;
; |i2c|WideOr1         ; |i2c|WideOr1         ; out0             ;
; |i2c|WideOr3         ; |i2c|WideOr3         ; out0             ;
; |i2c|WideOr5         ; |i2c|WideOr5         ; out0             ;
; |i2c|done~0          ; |i2c|done~0          ; out              ;
; |i2c|errorReg~19     ; |i2c|errorReg~19     ; out              ;
; |i2c|errorReg~20     ; |i2c|errorReg~20     ; out              ;
; |i2c|errorReg~21     ; |i2c|errorReg~21     ; out              ;
; |i2c|errorReg~22     ; |i2c|errorReg~22     ; out              ;
; |i2c|errorReg~23     ; |i2c|errorReg~23     ; out              ;
; |i2c|errorReg~24     ; |i2c|errorReg~24     ; out              ;
; |i2c|SDCLKOUT~0      ; |i2c|SDCLKOUT~0      ; out              ;
; |i2c|SDATOUT~0       ; |i2c|SDATOUT~0       ; out              ;
; |i2c|i2cState[9]     ; |i2c|i2cState[9]     ; regout           ;
; |i2c|i2cState[8]     ; |i2c|i2cState[8]     ; regout           ;
; |i2c|i2cState[7]     ; |i2c|i2cState[7]     ; regout           ;
; |i2c|i2cState[6]     ; |i2c|i2cState[6]     ; regout           ;
; |i2c|i2cState[5]     ; |i2c|i2cState[5]     ; regout           ;
; |i2c|i2cState[4]     ; |i2c|i2cState[4]     ; regout           ;
; |i2c|i2cState[3]     ; |i2c|i2cState[3]     ; regout           ;
; |i2c|i2cState[2]     ; |i2c|i2cState[2]     ; regout           ;
; |i2c|i2cState[1]     ; |i2c|i2cState[1]     ; regout           ;
; |i2c|done~reg0       ; |i2c|done~reg0       ; regout           ;
; |i2c|errorReg.0000   ; |i2c|errorReg.0000   ; regout           ;
; |i2c|errorReg.0001   ; |i2c|errorReg.0001   ; regout           ;
; |i2c|errorReg.0010   ; |i2c|errorReg.0010   ; regout           ;
; |i2c|errorReg.0011   ; |i2c|errorReg.0011   ; regout           ;
; |i2c|errorReg.0100   ; |i2c|errorReg.0100   ; regout           ;
; |i2c|errorReg.0101   ; |i2c|errorReg.0101   ; regout           ;
; |i2c|errorReg.1111   ; |i2c|errorReg.1111   ; regout           ;
; |i2c|SDAT~1          ; |i2c|SDAT~1          ; out              ;
; |i2c|WideOr6         ; |i2c|WideOr6         ; out0             ;
; |i2c|WideOr7         ; |i2c|WideOr7         ; out0             ;
; |i2c|WideOr8         ; |i2c|WideOr8         ; out0             ;
; |i2c|rst             ; |i2c|rst             ; out              ;
; |i2c|address[0]      ; |i2c|address[0]      ; out              ;
; |i2c|address[1]      ; |i2c|address[1]      ; out              ;
; |i2c|address[2]      ; |i2c|address[2]      ; out              ;
; |i2c|address[3]      ; |i2c|address[3]      ; out              ;
; |i2c|address[4]      ; |i2c|address[4]      ; out              ;
; |i2c|address[5]      ; |i2c|address[5]      ; out              ;
; |i2c|address[6]      ; |i2c|address[6]      ; out              ;
; |i2c|register[0]     ; |i2c|register[0]     ; out              ;
; |i2c|register[1]     ; |i2c|register[1]     ; out              ;
; |i2c|register[2]     ; |i2c|register[2]     ; out              ;
; |i2c|register[3]     ; |i2c|register[3]     ; out              ;
; |i2c|register[4]     ; |i2c|register[4]     ; out              ;
; |i2c|register[5]     ; |i2c|register[5]     ; out              ;
; |i2c|register[6]     ; |i2c|register[6]     ; out              ;
; |i2c|data[0]         ; |i2c|data[0]         ; out              ;
; |i2c|data[1]         ; |i2c|data[1]         ; out              ;
; |i2c|data[2]         ; |i2c|data[2]         ; out              ;
; |i2c|data[3]         ; |i2c|data[3]         ; out              ;
; |i2c|data[4]         ; |i2c|data[4]         ; out              ;
; |i2c|data[5]         ; |i2c|data[5]         ; out              ;
; |i2c|data[6]         ; |i2c|data[6]         ; out              ;
; |i2c|data[7]         ; |i2c|data[7]         ; out              ;
; |i2c|data[8]         ; |i2c|data[8]         ; out              ;
; |i2c|rw              ; |i2c|rw              ; out              ;
; |i2c|error[0]        ; |i2c|error[0]        ; pin_out          ;
; |i2c|error[1]        ; |i2c|error[1]        ; pin_out          ;
; |i2c|error[2]        ; |i2c|error[2]        ; pin_out          ;
; |i2c|error[3]        ; |i2c|error[3]        ; pin_out          ;
; |i2c|done            ; |i2c|done            ; pin_out          ;
; |i2c|errorReg~27     ; |i2c|errorReg~27     ; out0             ;
; |i2c|errorReg.0001~1 ; |i2c|errorReg.0001~1 ; out0             ;
; |i2c|errorReg~29     ; |i2c|errorReg~29     ; out0             ;
; |i2c|errorReg.0010~1 ; |i2c|errorReg.0010~1 ; out0             ;
; |i2c|errorReg~31     ; |i2c|errorReg~31     ; out0             ;
; |i2c|errorReg.0011~1 ; |i2c|errorReg.0011~1 ; out0             ;
; |i2c|errorReg~33     ; |i2c|errorReg~33     ; out0             ;
; |i2c|errorReg.0100~1 ; |i2c|errorReg.0100~1 ; out0             ;
; |i2c|errorReg~35     ; |i2c|errorReg~35     ; out0             ;
; |i2c|errorReg.0101~1 ; |i2c|errorReg.0101~1 ; out0             ;
; |i2c|errorReg~37     ; |i2c|errorReg~37     ; out0             ;
; |i2c|errorReg.1111~1 ; |i2c|errorReg.1111~1 ; out0             ;
; |i2c|error[3]~0      ; |i2c|error[3]~0      ; out0             ;
; |i2c|Selector0~1     ; |i2c|Selector0~1     ; out0             ;
; |i2c|Selector0~2     ; |i2c|Selector0~2     ; out0             ;
; |i2c|Selector0~3     ; |i2c|Selector0~3     ; out0             ;
; |i2c|Selector0~5     ; |i2c|Selector0~5     ; out0             ;
; |i2c|Selector1~0     ; |i2c|Selector1~0     ; out0             ;
; |i2c|Selector1~1     ; |i2c|Selector1~1     ; out0             ;
; |i2c|Selector1~2     ; |i2c|Selector1~2     ; out0             ;
; |i2c|Selector1~3     ; |i2c|Selector1~3     ; out0             ;
; |i2c|Selector1~4     ; |i2c|Selector1~4     ; out0             ;
; |i2c|Selector1~5     ; |i2c|Selector1~5     ; out0             ;
; |i2c|Selector2~0     ; |i2c|Selector2~0     ; out0             ;
; |i2c|Selector2~1     ; |i2c|Selector2~1     ; out0             ;
; |i2c|Selector2~2     ; |i2c|Selector2~2     ; out0             ;
; |i2c|Selector2~3     ; |i2c|Selector2~3     ; out0             ;
; |i2c|Selector2~4     ; |i2c|Selector2~4     ; out0             ;
; |i2c|Selector2~5     ; |i2c|Selector2~5     ; out0             ;
; |i2c|Selector3~0     ; |i2c|Selector3~0     ; out0             ;
; |i2c|Selector3~1     ; |i2c|Selector3~1     ; out0             ;
; |i2c|Selector3~2     ; |i2c|Selector3~2     ; out0             ;
; |i2c|Selector3~3     ; |i2c|Selector3~3     ; out0             ;
; |i2c|Selector3~4     ; |i2c|Selector3~4     ; out0             ;
; |i2c|Selector3~5     ; |i2c|Selector3~5     ; out0             ;
; |i2c|Selector4~0     ; |i2c|Selector4~0     ; out0             ;
; |i2c|Selector4~1     ; |i2c|Selector4~1     ; out0             ;
; |i2c|Selector4~2     ; |i2c|Selector4~2     ; out0             ;
; |i2c|Selector4~3     ; |i2c|Selector4~3     ; out0             ;
; |i2c|Selector4~4     ; |i2c|Selector4~4     ; out0             ;
; |i2c|Selector4~5     ; |i2c|Selector4~5     ; out0             ;
; |i2c|Selector5~0     ; |i2c|Selector5~0     ; out0             ;
; |i2c|Selector5~1     ; |i2c|Selector5~1     ; out0             ;
; |i2c|Selector5~2     ; |i2c|Selector5~2     ; out0             ;
; |i2c|Selector5~3     ; |i2c|Selector5~3     ; out0             ;
; |i2c|Selector5~4     ; |i2c|Selector5~4     ; out0             ;
; |i2c|Selector5~5     ; |i2c|Selector5~5     ; out0             ;
; |i2c|Selector6~0     ; |i2c|Selector6~0     ; out0             ;
; |i2c|Selector6~1     ; |i2c|Selector6~1     ; out0             ;
; |i2c|Selector6~2     ; |i2c|Selector6~2     ; out0             ;
; |i2c|Selector6~3     ; |i2c|Selector6~3     ; out0             ;
; |i2c|Selector6~4     ; |i2c|Selector6~4     ; out0             ;
; |i2c|Selector6~5     ; |i2c|Selector6~5     ; out0             ;
; |i2c|Selector7~0     ; |i2c|Selector7~0     ; out0             ;
; |i2c|Selector7~1     ; |i2c|Selector7~1     ; out0             ;
; |i2c|Selector8~0     ; |i2c|Selector8~0     ; out0             ;
; |i2c|Selector8~1     ; |i2c|Selector8~1     ; out0             ;
; |i2c|Selector8~2     ; |i2c|Selector8~2     ; out0             ;
; |i2c|Selector8~3     ; |i2c|Selector8~3     ; out0             ;
; |i2c|Selector8~4     ; |i2c|Selector8~4     ; out0             ;
; |i2c|Selector8~5     ; |i2c|Selector8~5     ; out0             ;
; |i2c|Selector8~6     ; |i2c|Selector8~6     ; out0             ;
; |i2c|Selector8~7     ; |i2c|Selector8~7     ; out0             ;
; |i2c|Selector8~8     ; |i2c|Selector8~8     ; out0             ;
; |i2c|Selector8~9     ; |i2c|Selector8~9     ; out0             ;
; |i2c|Selector8~10    ; |i2c|Selector8~10    ; out0             ;
; |i2c|Selector8~11    ; |i2c|Selector8~11    ; out0             ;
; |i2c|Selector8~12    ; |i2c|Selector8~12    ; out0             ;
; |i2c|Selector8~13    ; |i2c|Selector8~13    ; out0             ;
; |i2c|Selector8~14    ; |i2c|Selector8~14    ; out0             ;
; |i2c|Selector8~15    ; |i2c|Selector8~15    ; out0             ;
; |i2c|Selector8~16    ; |i2c|Selector8~16    ; out0             ;
; |i2c|Selector8~17    ; |i2c|Selector8~17    ; out0             ;
; |i2c|Selector8~18    ; |i2c|Selector8~18    ; out0             ;
; |i2c|Selector8~19    ; |i2c|Selector8~19    ; out0             ;
; |i2c|Selector8~20    ; |i2c|Selector8~20    ; out0             ;
; |i2c|Selector8~21    ; |i2c|Selector8~21    ; out0             ;
; |i2c|Selector8~22    ; |i2c|Selector8~22    ; out0             ;
; |i2c|Selector8~23    ; |i2c|Selector8~23    ; out0             ;
; |i2c|Selector8~24    ; |i2c|Selector8~24    ; out0             ;
; |i2c|Selector8~25    ; |i2c|Selector8~25    ; out0             ;
; |i2c|LessThan0~0     ; |i2c|LessThan0~0     ; out0             ;
; |i2c|LessThan0~1     ; |i2c|LessThan0~1     ; out0             ;
; |i2c|LessThan0~2     ; |i2c|LessThan0~2     ; out0             ;
; |i2c|LessThan0~3     ; |i2c|LessThan0~3     ; out0             ;
; |i2c|LessThan0~4     ; |i2c|LessThan0~4     ; out0             ;
; |i2c|LessThan0~5     ; |i2c|LessThan0~5     ; out0             ;
; |i2c|LessThan0~6     ; |i2c|LessThan0~6     ; out0             ;
; |i2c|LessThan0~7     ; |i2c|LessThan0~7     ; out0             ;
; |i2c|LessThan0~8     ; |i2c|LessThan0~8     ; out0             ;
; |i2c|LessThan0~9     ; |i2c|LessThan0~9     ; out0             ;
; |i2c|LessThan0~10    ; |i2c|LessThan0~10    ; out0             ;
; |i2c|Add0~15         ; |i2c|Add0~15         ; out0             ;
; |i2c|Add0~16         ; |i2c|Add0~16         ; out0             ;
; |i2c|Add1~1          ; |i2c|Add1~1          ; out0             ;
; |i2c|Add1~2          ; |i2c|Add1~2          ; out0             ;
; |i2c|Add1~3          ; |i2c|Add1~3          ; out0             ;
; |i2c|Add1~4          ; |i2c|Add1~4          ; out0             ;
; |i2c|Add1~5          ; |i2c|Add1~5          ; out0             ;
; |i2c|Add1~6          ; |i2c|Add1~6          ; out0             ;
; |i2c|Add1~7          ; |i2c|Add1~7          ; out0             ;
; |i2c|Add1~8          ; |i2c|Add1~8          ; out0             ;
; |i2c|Add1~9          ; |i2c|Add1~9          ; out0             ;
; |i2c|Add1~10         ; |i2c|Add1~10         ; out0             ;
; |i2c|Add1~11         ; |i2c|Add1~11         ; out0             ;
; |i2c|Add1~12         ; |i2c|Add1~12         ; out0             ;
; |i2c|Add1~13         ; |i2c|Add1~13         ; out0             ;
; |i2c|Add1~14         ; |i2c|Add1~14         ; out0             ;
; |i2c|Add1~15         ; |i2c|Add1~15         ; out0             ;
; |i2c|Add1~16         ; |i2c|Add1~16         ; out0             ;
; |i2c|Equal1~0        ; |i2c|Equal1~0        ; out0             ;
; |i2c|Equal3~0        ; |i2c|Equal3~0        ; out0             ;
; |i2c|Equal4~0        ; |i2c|Equal4~0        ; out0             ;
; |i2c|Equal5~0        ; |i2c|Equal5~0        ; out0             ;
; |i2c|Equal6~0        ; |i2c|Equal6~0        ; out0             ;
; |i2c|Equal7~0        ; |i2c|Equal7~0        ; out0             ;
; |i2c|Equal8~0        ; |i2c|Equal8~0        ; out0             ;
; |i2c|Equal9~0        ; |i2c|Equal9~0        ; out0             ;
; |i2c|Equal10~0       ; |i2c|Equal10~0       ; out0             ;
; |i2c|Equal11~0       ; |i2c|Equal11~0       ; out0             ;
; |i2c|Equal12~0       ; |i2c|Equal12~0       ; out0             ;
; |i2c|Equal13~0       ; |i2c|Equal13~0       ; out0             ;
; |i2c|Equal14~0       ; |i2c|Equal14~0       ; out0             ;
; |i2c|Equal15~0       ; |i2c|Equal15~0       ; out0             ;
; |i2c|Equal16~0       ; |i2c|Equal16~0       ; out0             ;
; |i2c|Equal17~0       ; |i2c|Equal17~0       ; out0             ;
; |i2c|Equal18~0       ; |i2c|Equal18~0       ; out0             ;
; |i2c|Equal19~0       ; |i2c|Equal19~0       ; out0             ;
; |i2c|Equal20~0       ; |i2c|Equal20~0       ; out0             ;
; |i2c|Equal21~0       ; |i2c|Equal21~0       ; out0             ;
; |i2c|Equal22~0       ; |i2c|Equal22~0       ; out0             ;
; |i2c|Equal23~0       ; |i2c|Equal23~0       ; out0             ;
; |i2c|Equal24~0       ; |i2c|Equal24~0       ; out0             ;
; |i2c|Equal25~0       ; |i2c|Equal25~0       ; out0             ;
; |i2c|Equal26~0       ; |i2c|Equal26~0       ; out0             ;
; |i2c|Equal27~0       ; |i2c|Equal27~0       ; out0             ;
; |i2c|Equal28~0       ; |i2c|Equal28~0       ; out0             ;
; |i2c|Equal29~0       ; |i2c|Equal29~0       ; out0             ;
; |i2c|Equal30~0       ; |i2c|Equal30~0       ; out0             ;
; |i2c|Equal31~0       ; |i2c|Equal31~0       ; out0             ;
; |i2c|Equal32~0       ; |i2c|Equal32~0       ; out0             ;
; |i2c|Equal33~0       ; |i2c|Equal33~0       ; out0             ;
; |i2c|Equal34~0       ; |i2c|Equal34~0       ; out0             ;
; |i2c|Equal35~0       ; |i2c|Equal35~0       ; out0             ;
; |i2c|Equal36~0       ; |i2c|Equal36~0       ; out0             ;
; |i2c|Equal37~0       ; |i2c|Equal37~0       ; out0             ;
; |i2c|Equal38~0       ; |i2c|Equal38~0       ; out0             ;
; |i2c|Equal39~0       ; |i2c|Equal39~0       ; out0             ;
; |i2c|Equal40~0       ; |i2c|Equal40~0       ; out0             ;
; |i2c|Equal41~0       ; |i2c|Equal41~0       ; out0             ;
; |i2c|Equal42~0       ; |i2c|Equal42~0       ; out0             ;
; |i2c|Equal43~0       ; |i2c|Equal43~0       ; out0             ;
; |i2c|Equal44~0       ; |i2c|Equal44~0       ; out0             ;
; |i2c|Equal45~0       ; |i2c|Equal45~0       ; out0             ;
; |i2c|Equal46~0       ; |i2c|Equal46~0       ; out0             ;
; |i2c|Equal47~0       ; |i2c|Equal47~0       ; out0             ;
; |i2c|Equal48~0       ; |i2c|Equal48~0       ; out0             ;
; |i2c|Equal49~0       ; |i2c|Equal49~0       ; out0             ;
; |i2c|Equal50~0       ; |i2c|Equal50~0       ; out0             ;
; |i2c|Equal51~0       ; |i2c|Equal51~0       ; out0             ;
; |i2c|Equal52~0       ; |i2c|Equal52~0       ; out0             ;
; |i2c|Equal53~0       ; |i2c|Equal53~0       ; out0             ;
; |i2c|Equal54~0       ; |i2c|Equal54~0       ; out0             ;
; |i2c|Equal55~0       ; |i2c|Equal55~0       ; out0             ;
; |i2c|Equal56~0       ; |i2c|Equal56~0       ; out0             ;
; |i2c|Equal57~0       ; |i2c|Equal57~0       ; out0             ;
; |i2c|Equal58~0       ; |i2c|Equal58~0       ; out0             ;
; |i2c|Equal59~0       ; |i2c|Equal59~0       ; out0             ;
+----------------------+----------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------+
; Missing 0-Value Coverage                                       ;
+----------------------+----------------------+------------------+
; Node Name            ; Output Port Name     ; Output Port Type ;
+----------------------+----------------------+------------------+
; |i2c|clkCount~0      ; |i2c|clkCount~0      ; out              ;
; |i2c|clkCount[9]     ; |i2c|clkCount[9]     ; regout           ;
; |i2c|clkCount[8]     ; |i2c|clkCount[8]     ; regout           ;
; |i2c|always1~0       ; |i2c|always1~0       ; out0             ;
; |i2c|errorReg~0      ; |i2c|errorReg~0      ; out              ;
; |i2c|errorReg~1      ; |i2c|errorReg~1      ; out              ;
; |i2c|errorReg~2      ; |i2c|errorReg~2      ; out              ;
; |i2c|errorReg~3      ; |i2c|errorReg~3      ; out              ;
; |i2c|errorReg~4      ; |i2c|errorReg~4      ; out              ;
; |i2c|errorReg~5      ; |i2c|errorReg~5      ; out              ;
; |i2c|errorReg~6      ; |i2c|errorReg~6      ; out              ;
; |i2c|errorReg~8      ; |i2c|errorReg~8      ; out              ;
; |i2c|errorReg~10     ; |i2c|errorReg~10     ; out              ;
; |i2c|errorReg~11     ; |i2c|errorReg~11     ; out              ;
; |i2c|errorReg~12     ; |i2c|errorReg~12     ; out              ;
; |i2c|errorReg~13     ; |i2c|errorReg~13     ; out              ;
; |i2c|errorReg~14     ; |i2c|errorReg~14     ; out              ;
; |i2c|errorReg.0001~0 ; |i2c|errorReg.0001~0 ; out              ;
; |i2c|errorReg.0010~0 ; |i2c|errorReg.0010~0 ; out              ;
; |i2c|errorReg.0011~0 ; |i2c|errorReg.0011~0 ; out              ;
; |i2c|errorReg.0100~0 ; |i2c|errorReg.0100~0 ; out              ;
; |i2c|errorReg.0101~0 ; |i2c|errorReg.0101~0 ; out              ;
; |i2c|errorReg.1111~0 ; |i2c|errorReg.1111~0 ; out              ;
; |i2c|WideNor0        ; |i2c|WideNor0        ; out0             ;
; |i2c|WideOr0         ; |i2c|WideOr0         ; out0             ;
; |i2c|WideOr1         ; |i2c|WideOr1         ; out0             ;
; |i2c|WideOr5         ; |i2c|WideOr5         ; out0             ;
; |i2c|done~0          ; |i2c|done~0          ; out              ;
; |i2c|errorReg~19     ; |i2c|errorReg~19     ; out              ;
; |i2c|errorReg~20     ; |i2c|errorReg~20     ; out              ;
; |i2c|errorReg~21     ; |i2c|errorReg~21     ; out              ;
; |i2c|errorReg~22     ; |i2c|errorReg~22     ; out              ;
; |i2c|errorReg~23     ; |i2c|errorReg~23     ; out              ;
; |i2c|errorReg~24     ; |i2c|errorReg~24     ; out              ;
; |i2c|SDCLKOUT~0      ; |i2c|SDCLKOUT~0      ; out              ;
; |i2c|i2cState[9]     ; |i2c|i2cState[9]     ; regout           ;
; |i2c|i2cState[8]     ; |i2c|i2cState[8]     ; regout           ;
; |i2c|i2cState[7]     ; |i2c|i2cState[7]     ; regout           ;
; |i2c|i2cState[6]     ; |i2c|i2cState[6]     ; regout           ;
; |i2c|i2cState[5]     ; |i2c|i2cState[5]     ; regout           ;
; |i2c|i2cState[4]     ; |i2c|i2cState[4]     ; regout           ;
; |i2c|i2cState[3]     ; |i2c|i2cState[3]     ; regout           ;
; |i2c|i2cState[2]     ; |i2c|i2cState[2]     ; regout           ;
; |i2c|i2cState[1]     ; |i2c|i2cState[1]     ; regout           ;
; |i2c|done~reg0       ; |i2c|done~reg0       ; regout           ;
; |i2c|errorReg.0000   ; |i2c|errorReg.0000   ; regout           ;
; |i2c|errorReg.0001   ; |i2c|errorReg.0001   ; regout           ;
; |i2c|errorReg.0010   ; |i2c|errorReg.0010   ; regout           ;
; |i2c|errorReg.0011   ; |i2c|errorReg.0011   ; regout           ;
; |i2c|errorReg.0100   ; |i2c|errorReg.0100   ; regout           ;
; |i2c|errorReg.0101   ; |i2c|errorReg.0101   ; regout           ;
; |i2c|errorReg.1111   ; |i2c|errorReg.1111   ; regout           ;
; |i2c|SDCLKOUT        ; |i2c|SDCLKOUT        ; regout           ;
; |i2c|SDAT~0          ; |i2c|SDAT~0          ; out              ;
; |i2c|SDAT~1          ; |i2c|SDAT~1          ; out              ;
; |i2c|SDATOUT         ; |i2c|SDATOUT         ; regout           ;
; |i2c|WideOr6         ; |i2c|WideOr6         ; out0             ;
; |i2c|WideOr7         ; |i2c|WideOr7         ; out0             ;
; |i2c|WideOr8         ; |i2c|WideOr8         ; out0             ;
; |i2c|rst             ; |i2c|rst             ; out              ;
; |i2c|address[0]      ; |i2c|address[0]      ; out              ;
; |i2c|address[2]      ; |i2c|address[2]      ; out              ;
; |i2c|address[5]      ; |i2c|address[5]      ; out              ;
; |i2c|address[6]      ; |i2c|address[6]      ; out              ;
; |i2c|register[0]     ; |i2c|register[0]     ; out              ;
; |i2c|register[3]     ; |i2c|register[3]     ; out              ;
; |i2c|register[4]     ; |i2c|register[4]     ; out              ;
; |i2c|register[5]     ; |i2c|register[5]     ; out              ;
; |i2c|register[6]     ; |i2c|register[6]     ; out              ;
; |i2c|data[4]         ; |i2c|data[4]         ; out              ;
; |i2c|data[5]         ; |i2c|data[5]         ; out              ;
; |i2c|data[6]         ; |i2c|data[6]         ; out              ;
; |i2c|data[7]         ; |i2c|data[7]         ; out              ;
; |i2c|data[8]         ; |i2c|data[8]         ; out              ;
; |i2c|rw              ; |i2c|rw              ; out              ;
; |i2c|error[0]        ; |i2c|error[0]        ; pin_out          ;
; |i2c|error[1]        ; |i2c|error[1]        ; pin_out          ;
; |i2c|error[2]        ; |i2c|error[2]        ; pin_out          ;
; |i2c|error[3]        ; |i2c|error[3]        ; pin_out          ;
; |i2c|SDCLK           ; |i2c|SDCLK           ; pin_out          ;
; |i2c|done            ; |i2c|done            ; pin_out          ;
; |i2c|errorReg~27     ; |i2c|errorReg~27     ; out0             ;
; |i2c|errorReg.0001~1 ; |i2c|errorReg.0001~1 ; out0             ;
; |i2c|errorReg~29     ; |i2c|errorReg~29     ; out0             ;
; |i2c|errorReg.0010~1 ; |i2c|errorReg.0010~1 ; out0             ;
; |i2c|errorReg~31     ; |i2c|errorReg~31     ; out0             ;
; |i2c|errorReg.0011~1 ; |i2c|errorReg.0011~1 ; out0             ;
; |i2c|errorReg~33     ; |i2c|errorReg~33     ; out0             ;
; |i2c|errorReg.0100~1 ; |i2c|errorReg.0100~1 ; out0             ;
; |i2c|errorReg~35     ; |i2c|errorReg~35     ; out0             ;
; |i2c|errorReg.0101~1 ; |i2c|errorReg.0101~1 ; out0             ;
; |i2c|errorReg~37     ; |i2c|errorReg~37     ; out0             ;
; |i2c|errorReg.1111~1 ; |i2c|errorReg.1111~1 ; out0             ;
; |i2c|error[3]~0      ; |i2c|error[3]~0      ; out0             ;
; |i2c|Selector0~1     ; |i2c|Selector0~1     ; out0             ;
; |i2c|Selector0~2     ; |i2c|Selector0~2     ; out0             ;
; |i2c|Selector0~3     ; |i2c|Selector0~3     ; out0             ;
; |i2c|Selector0~4     ; |i2c|Selector0~4     ; out0             ;
; |i2c|Selector1~0     ; |i2c|Selector1~0     ; out0             ;
; |i2c|Selector1~1     ; |i2c|Selector1~1     ; out0             ;
; |i2c|Selector1~2     ; |i2c|Selector1~2     ; out0             ;
; |i2c|Selector1~3     ; |i2c|Selector1~3     ; out0             ;
; |i2c|Selector1~4     ; |i2c|Selector1~4     ; out0             ;
; |i2c|Selector1~5     ; |i2c|Selector1~5     ; out0             ;
; |i2c|Selector2~0     ; |i2c|Selector2~0     ; out0             ;
; |i2c|Selector2~1     ; |i2c|Selector2~1     ; out0             ;
; |i2c|Selector2~2     ; |i2c|Selector2~2     ; out0             ;
; |i2c|Selector2~3     ; |i2c|Selector2~3     ; out0             ;
; |i2c|Selector2~4     ; |i2c|Selector2~4     ; out0             ;
; |i2c|Selector2~5     ; |i2c|Selector2~5     ; out0             ;
; |i2c|Selector3~0     ; |i2c|Selector3~0     ; out0             ;
; |i2c|Selector3~1     ; |i2c|Selector3~1     ; out0             ;
; |i2c|Selector3~2     ; |i2c|Selector3~2     ; out0             ;
; |i2c|Selector3~3     ; |i2c|Selector3~3     ; out0             ;
; |i2c|Selector3~4     ; |i2c|Selector3~4     ; out0             ;
; |i2c|Selector3~5     ; |i2c|Selector3~5     ; out0             ;
; |i2c|Selector4~0     ; |i2c|Selector4~0     ; out0             ;
; |i2c|Selector4~1     ; |i2c|Selector4~1     ; out0             ;
; |i2c|Selector4~2     ; |i2c|Selector4~2     ; out0             ;
; |i2c|Selector4~3     ; |i2c|Selector4~3     ; out0             ;
; |i2c|Selector4~4     ; |i2c|Selector4~4     ; out0             ;
; |i2c|Selector4~5     ; |i2c|Selector4~5     ; out0             ;
; |i2c|Selector5~0     ; |i2c|Selector5~0     ; out0             ;
; |i2c|Selector5~1     ; |i2c|Selector5~1     ; out0             ;
; |i2c|Selector5~2     ; |i2c|Selector5~2     ; out0             ;
; |i2c|Selector5~3     ; |i2c|Selector5~3     ; out0             ;
; |i2c|Selector5~4     ; |i2c|Selector5~4     ; out0             ;
; |i2c|Selector5~5     ; |i2c|Selector5~5     ; out0             ;
; |i2c|Selector6~0     ; |i2c|Selector6~0     ; out0             ;
; |i2c|Selector6~1     ; |i2c|Selector6~1     ; out0             ;
; |i2c|Selector6~2     ; |i2c|Selector6~2     ; out0             ;
; |i2c|Selector6~3     ; |i2c|Selector6~3     ; out0             ;
; |i2c|Selector6~4     ; |i2c|Selector6~4     ; out0             ;
; |i2c|Selector6~5     ; |i2c|Selector6~5     ; out0             ;
; |i2c|Selector7~0     ; |i2c|Selector7~0     ; out0             ;
; |i2c|Selector7~1     ; |i2c|Selector7~1     ; out0             ;
; |i2c|Selector8~1     ; |i2c|Selector8~1     ; out0             ;
; |i2c|Selector8~2     ; |i2c|Selector8~2     ; out0             ;
; |i2c|Selector8~3     ; |i2c|Selector8~3     ; out0             ;
; |i2c|Selector8~4     ; |i2c|Selector8~4     ; out0             ;
; |i2c|Selector8~5     ; |i2c|Selector8~5     ; out0             ;
; |i2c|Selector8~6     ; |i2c|Selector8~6     ; out0             ;
; |i2c|Selector8~7     ; |i2c|Selector8~7     ; out0             ;
; |i2c|Selector8~8     ; |i2c|Selector8~8     ; out0             ;
; |i2c|Selector8~9     ; |i2c|Selector8~9     ; out0             ;
; |i2c|Selector8~10    ; |i2c|Selector8~10    ; out0             ;
; |i2c|Selector8~11    ; |i2c|Selector8~11    ; out0             ;
; |i2c|Selector8~12    ; |i2c|Selector8~12    ; out0             ;
; |i2c|Selector8~13    ; |i2c|Selector8~13    ; out0             ;
; |i2c|Selector8~14    ; |i2c|Selector8~14    ; out0             ;
; |i2c|Selector8~15    ; |i2c|Selector8~15    ; out0             ;
; |i2c|Selector8~16    ; |i2c|Selector8~16    ; out0             ;
; |i2c|Selector8~17    ; |i2c|Selector8~17    ; out0             ;
; |i2c|Selector8~18    ; |i2c|Selector8~18    ; out0             ;
; |i2c|Selector8~19    ; |i2c|Selector8~19    ; out0             ;
; |i2c|Selector8~20    ; |i2c|Selector8~20    ; out0             ;
; |i2c|Selector8~21    ; |i2c|Selector8~21    ; out0             ;
; |i2c|Selector8~22    ; |i2c|Selector8~22    ; out0             ;
; |i2c|Selector8~23    ; |i2c|Selector8~23    ; out0             ;
; |i2c|Selector8~24    ; |i2c|Selector8~24    ; out0             ;
; |i2c|Selector8~25    ; |i2c|Selector8~25    ; out0             ;
; |i2c|LessThan0~0     ; |i2c|LessThan0~0     ; out0             ;
; |i2c|LessThan0~1     ; |i2c|LessThan0~1     ; out0             ;
; |i2c|LessThan0~2     ; |i2c|LessThan0~2     ; out0             ;
; |i2c|LessThan0~3     ; |i2c|LessThan0~3     ; out0             ;
; |i2c|LessThan0~4     ; |i2c|LessThan0~4     ; out0             ;
; |i2c|LessThan0~5     ; |i2c|LessThan0~5     ; out0             ;
; |i2c|LessThan0~6     ; |i2c|LessThan0~6     ; out0             ;
; |i2c|LessThan0~7     ; |i2c|LessThan0~7     ; out0             ;
; |i2c|LessThan0~8     ; |i2c|LessThan0~8     ; out0             ;
; |i2c|LessThan0~9     ; |i2c|LessThan0~9     ; out0             ;
; |i2c|LessThan0~10    ; |i2c|LessThan0~10    ; out0             ;
; |i2c|Add0~15         ; |i2c|Add0~15         ; out0             ;
; |i2c|Add0~16         ; |i2c|Add0~16         ; out0             ;
; |i2c|Add1~0          ; |i2c|Add1~0          ; out0             ;
; |i2c|Add1~1          ; |i2c|Add1~1          ; out0             ;
; |i2c|Add1~2          ; |i2c|Add1~2          ; out0             ;
; |i2c|Add1~3          ; |i2c|Add1~3          ; out0             ;
; |i2c|Add1~4          ; |i2c|Add1~4          ; out0             ;
; |i2c|Add1~5          ; |i2c|Add1~5          ; out0             ;
; |i2c|Add1~6          ; |i2c|Add1~6          ; out0             ;
; |i2c|Add1~7          ; |i2c|Add1~7          ; out0             ;
; |i2c|Add1~8          ; |i2c|Add1~8          ; out0             ;
; |i2c|Add1~9          ; |i2c|Add1~9          ; out0             ;
; |i2c|Add1~10         ; |i2c|Add1~10         ; out0             ;
; |i2c|Add1~11         ; |i2c|Add1~11         ; out0             ;
; |i2c|Add1~12         ; |i2c|Add1~12         ; out0             ;
; |i2c|Add1~13         ; |i2c|Add1~13         ; out0             ;
; |i2c|Add1~14         ; |i2c|Add1~14         ; out0             ;
; |i2c|Add1~15         ; |i2c|Add1~15         ; out0             ;
; |i2c|Add1~16         ; |i2c|Add1~16         ; out0             ;
; |i2c|Equal2~0        ; |i2c|Equal2~0        ; out0             ;
; |i2c|Equal3~0        ; |i2c|Equal3~0        ; out0             ;
; |i2c|Equal4~0        ; |i2c|Equal4~0        ; out0             ;
; |i2c|Equal5~0        ; |i2c|Equal5~0        ; out0             ;
; |i2c|Equal6~0        ; |i2c|Equal6~0        ; out0             ;
; |i2c|Equal7~0        ; |i2c|Equal7~0        ; out0             ;
; |i2c|Equal8~0        ; |i2c|Equal8~0        ; out0             ;
; |i2c|Equal9~0        ; |i2c|Equal9~0        ; out0             ;
; |i2c|Equal10~0       ; |i2c|Equal10~0       ; out0             ;
; |i2c|Equal11~0       ; |i2c|Equal11~0       ; out0             ;
; |i2c|Equal12~0       ; |i2c|Equal12~0       ; out0             ;
; |i2c|Equal13~0       ; |i2c|Equal13~0       ; out0             ;
; |i2c|Equal14~0       ; |i2c|Equal14~0       ; out0             ;
; |i2c|Equal15~0       ; |i2c|Equal15~0       ; out0             ;
; |i2c|Equal16~0       ; |i2c|Equal16~0       ; out0             ;
; |i2c|Equal17~0       ; |i2c|Equal17~0       ; out0             ;
; |i2c|Equal18~0       ; |i2c|Equal18~0       ; out0             ;
; |i2c|Equal19~0       ; |i2c|Equal19~0       ; out0             ;
; |i2c|Equal20~0       ; |i2c|Equal20~0       ; out0             ;
; |i2c|Equal21~0       ; |i2c|Equal21~0       ; out0             ;
; |i2c|Equal22~0       ; |i2c|Equal22~0       ; out0             ;
; |i2c|Equal23~0       ; |i2c|Equal23~0       ; out0             ;
; |i2c|Equal24~0       ; |i2c|Equal24~0       ; out0             ;
; |i2c|Equal25~0       ; |i2c|Equal25~0       ; out0             ;
; |i2c|Equal26~0       ; |i2c|Equal26~0       ; out0             ;
; |i2c|Equal27~0       ; |i2c|Equal27~0       ; out0             ;
; |i2c|Equal28~0       ; |i2c|Equal28~0       ; out0             ;
; |i2c|Equal29~0       ; |i2c|Equal29~0       ; out0             ;
; |i2c|Equal30~0       ; |i2c|Equal30~0       ; out0             ;
; |i2c|Equal31~0       ; |i2c|Equal31~0       ; out0             ;
; |i2c|Equal32~0       ; |i2c|Equal32~0       ; out0             ;
; |i2c|Equal33~0       ; |i2c|Equal33~0       ; out0             ;
; |i2c|Equal34~0       ; |i2c|Equal34~0       ; out0             ;
; |i2c|Equal35~0       ; |i2c|Equal35~0       ; out0             ;
; |i2c|Equal36~0       ; |i2c|Equal36~0       ; out0             ;
; |i2c|Equal37~0       ; |i2c|Equal37~0       ; out0             ;
; |i2c|Equal38~0       ; |i2c|Equal38~0       ; out0             ;
; |i2c|Equal39~0       ; |i2c|Equal39~0       ; out0             ;
; |i2c|Equal40~0       ; |i2c|Equal40~0       ; out0             ;
; |i2c|Equal41~0       ; |i2c|Equal41~0       ; out0             ;
; |i2c|Equal42~0       ; |i2c|Equal42~0       ; out0             ;
; |i2c|Equal43~0       ; |i2c|Equal43~0       ; out0             ;
; |i2c|Equal44~0       ; |i2c|Equal44~0       ; out0             ;
; |i2c|Equal45~0       ; |i2c|Equal45~0       ; out0             ;
; |i2c|Equal46~0       ; |i2c|Equal46~0       ; out0             ;
; |i2c|Equal47~0       ; |i2c|Equal47~0       ; out0             ;
; |i2c|Equal48~0       ; |i2c|Equal48~0       ; out0             ;
; |i2c|Equal49~0       ; |i2c|Equal49~0       ; out0             ;
; |i2c|Equal50~0       ; |i2c|Equal50~0       ; out0             ;
; |i2c|Equal51~0       ; |i2c|Equal51~0       ; out0             ;
; |i2c|Equal52~0       ; |i2c|Equal52~0       ; out0             ;
; |i2c|Equal53~0       ; |i2c|Equal53~0       ; out0             ;
; |i2c|Equal54~0       ; |i2c|Equal54~0       ; out0             ;
; |i2c|Equal55~0       ; |i2c|Equal55~0       ; out0             ;
; |i2c|Equal56~0       ; |i2c|Equal56~0       ; out0             ;
; |i2c|Equal57~0       ; |i2c|Equal57~0       ; out0             ;
; |i2c|Equal58~0       ; |i2c|Equal58~0       ; out0             ;
; |i2c|Equal59~0       ; |i2c|Equal59~0       ; out0             ;
+----------------------+----------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 24 20:02:22 2023
Info: Command: quartus_sim --simulation_results_format=VWF Musicplayer -c Musicplayer
Info (324025): Using vector source file "D:/Verilog/Project_Class2/i2c_wf.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning (324031): Found logic contention at time 200.0 ns on bus node "|i2c|SDAT~2"
    Info (324033): Node "SDAT" has logic level of 1
    Info (324033): Node "SDAT~1" has logic level of 0
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      15.43 %
Info (328052): Number of transitions in simulation is 7046
Info (324045): Vector file Musicplayer.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4444 megabytes
    Info: Processing ended: Sun Dec 24 20:02:22 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


