;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-50
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @127, 106
	ADD 210, 30
	SUB #951, 186
	SUB #951, 186
	SPL <0, #1
	DJN -1, @-20
	SUB @121, 103
	SLT 10, 20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -77, <-20
	SPL -700, -600
	SUB 12, @210
	SUB <0, @2
	ADD 270, 60
	SUB #12, @0
	DJN -1, @-20
	CMP @0, @1
	SPL 1, @-21
	CMP @0, @1
	SPL 1, @-21
	SUB @-127, 100
	CMP 10, 20
	SUB @-127, 100
	SUB @121, 108
	CMP @-127, 100
	SUB @121, 108
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SPL 1, @-21
	CMP -207, <-120
	SLT #300, @66
	CMP -207, <-120
	SPL 0, <802
	SLT #300, @66
	CMP -207, <-120
	JMZ <208, 85
	SPL 0, <802
	SPL 0, <802
	SPL 0, <802
	MOV -1, <-50
	MOV -7, <-20
	MOV -7, <-20
