Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 16 16:01:13 2018
| Host         : YC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab8_1_2_timing_summary_routed.rpt -pb lab8_1_2_timing_summary_routed.pb -rpx lab8_1_2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab8_1_2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.988        0.000                      0                   28        0.335        0.000                      0                   28        3.000        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                       ------------         ----------      --------------
CLK100MHZ                                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                        {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0                        {0.000 25.000}       50.000          20.000          
nolabel_line34/nolabel_line25/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_2                      {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_2                      {0.000 25.000}       50.000          20.000          
sys_clk_pin                                 {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_3                      {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_3                      {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                                         13.360        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                                         47.845        0.000                       0                     3  
nolabel_line34/nolabel_line25/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_2                          194.988        0.000                      0                   28        0.335        0.000                      0                   28       13.360        0.000                       0                    16  
  clkfbout_clk_wiz_0_2                                                                                                                                                                       47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_3                                                                                                                                                                       13.360        0.000                       0                     2  
  clkfbout_clk_wiz_0_3                                                                                                                                                                       47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line33/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line33/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line33/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line33/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line33/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line33/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { nolabel_line33/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y17   nolabel_line33/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line33/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   nolabel_line33/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line33/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line33/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  nolabel_line33/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  nolabel_line33/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line34/nolabel_line25/inst/clk_in1
  To Clock:  nolabel_line34/nolabel_line25/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line34/nolabel_line25/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line34/nolabel_line25/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_2
  To Clock:  clk_out1_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack      194.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.988ns  (required time - arrival time)
  Source:                 nolabel_line34/nolabel_line26/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line34/nolabel_line26/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_2 rise@200.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 0.934ns (25.368%)  route 2.748ns (74.632%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 201.604 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.877ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.752ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           1.809     1.809    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          1.721     1.723    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y90          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     2.179 r  nolabel_line34/nolabel_line26/cnt_reg[2]/Q
                         net (fo=3, routed)           1.327     3.507    nolabel_line34/nolabel_line26/cnt_reg[2]
    SLICE_X1Y90          LUT5 (Prop_lut5_I2_O)        0.152     3.659 r  nolabel_line34/nolabel_line26/cnt[0]_i_4/O
                         net (fo=1, routed)           0.782     4.440    nolabel_line34/nolabel_line26/cnt[0]_i_4_n_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I1_O)        0.326     4.766 r  nolabel_line34/nolabel_line26/cnt[0]_i_1/O
                         net (fo=14, routed)          0.639     5.405    nolabel_line34/nolabel_line26/clear
    SLICE_X0Y92          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           1.683   201.683    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          1.601   201.604    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y92          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[10]/C
                         clock pessimism              0.095   201.699    
                         clock uncertainty           -0.877   200.822    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429   200.393    nolabel_line34/nolabel_line26/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        200.393    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                194.988    

Slack (MET) :             194.988ns  (required time - arrival time)
  Source:                 nolabel_line34/nolabel_line26/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line34/nolabel_line26/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_2 rise@200.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 0.934ns (25.368%)  route 2.748ns (74.632%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 201.604 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.877ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.752ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           1.809     1.809    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          1.721     1.723    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y90          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     2.179 r  nolabel_line34/nolabel_line26/cnt_reg[2]/Q
                         net (fo=3, routed)           1.327     3.507    nolabel_line34/nolabel_line26/cnt_reg[2]
    SLICE_X1Y90          LUT5 (Prop_lut5_I2_O)        0.152     3.659 r  nolabel_line34/nolabel_line26/cnt[0]_i_4/O
                         net (fo=1, routed)           0.782     4.440    nolabel_line34/nolabel_line26/cnt[0]_i_4_n_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I1_O)        0.326     4.766 r  nolabel_line34/nolabel_line26/cnt[0]_i_1/O
                         net (fo=14, routed)          0.639     5.405    nolabel_line34/nolabel_line26/clear
    SLICE_X0Y92          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           1.683   201.683    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          1.601   201.604    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y92          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[11]/C
                         clock pessimism              0.095   201.699    
                         clock uncertainty           -0.877   200.822    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429   200.393    nolabel_line34/nolabel_line26/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        200.393    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                194.988    

Slack (MET) :             194.988ns  (required time - arrival time)
  Source:                 nolabel_line34/nolabel_line26/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line34/nolabel_line26/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_2 rise@200.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 0.934ns (25.368%)  route 2.748ns (74.632%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 201.604 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.877ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.752ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           1.809     1.809    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          1.721     1.723    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y90          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     2.179 r  nolabel_line34/nolabel_line26/cnt_reg[2]/Q
                         net (fo=3, routed)           1.327     3.507    nolabel_line34/nolabel_line26/cnt_reg[2]
    SLICE_X1Y90          LUT5 (Prop_lut5_I2_O)        0.152     3.659 r  nolabel_line34/nolabel_line26/cnt[0]_i_4/O
                         net (fo=1, routed)           0.782     4.440    nolabel_line34/nolabel_line26/cnt[0]_i_4_n_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I1_O)        0.326     4.766 r  nolabel_line34/nolabel_line26/cnt[0]_i_1/O
                         net (fo=14, routed)          0.639     5.405    nolabel_line34/nolabel_line26/clear
    SLICE_X0Y92          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           1.683   201.683    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          1.601   201.604    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y92          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[8]/C
                         clock pessimism              0.095   201.699    
                         clock uncertainty           -0.877   200.822    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429   200.393    nolabel_line34/nolabel_line26/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        200.393    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                194.988    

Slack (MET) :             194.988ns  (required time - arrival time)
  Source:                 nolabel_line34/nolabel_line26/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line34/nolabel_line26/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_2 rise@200.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 0.934ns (25.368%)  route 2.748ns (74.632%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 201.604 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.877ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.752ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           1.809     1.809    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          1.721     1.723    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y90          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     2.179 r  nolabel_line34/nolabel_line26/cnt_reg[2]/Q
                         net (fo=3, routed)           1.327     3.507    nolabel_line34/nolabel_line26/cnt_reg[2]
    SLICE_X1Y90          LUT5 (Prop_lut5_I2_O)        0.152     3.659 r  nolabel_line34/nolabel_line26/cnt[0]_i_4/O
                         net (fo=1, routed)           0.782     4.440    nolabel_line34/nolabel_line26/cnt[0]_i_4_n_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I1_O)        0.326     4.766 r  nolabel_line34/nolabel_line26/cnt[0]_i_1/O
                         net (fo=14, routed)          0.639     5.405    nolabel_line34/nolabel_line26/clear
    SLICE_X0Y92          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           1.683   201.683    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          1.601   201.604    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y92          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[9]/C
                         clock pessimism              0.095   201.699    
                         clock uncertainty           -0.877   200.822    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429   200.393    nolabel_line34/nolabel_line26/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        200.393    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                194.988    

Slack (MET) :             195.125ns  (required time - arrival time)
  Source:                 nolabel_line34/nolabel_line26/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line34/nolabel_line26/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_2 rise@200.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.934ns (26.335%)  route 2.613ns (73.665%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 201.605 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.877ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.752ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           1.809     1.809    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          1.721     1.723    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y90          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     2.179 r  nolabel_line34/nolabel_line26/cnt_reg[2]/Q
                         net (fo=3, routed)           1.327     3.507    nolabel_line34/nolabel_line26/cnt_reg[2]
    SLICE_X1Y90          LUT5 (Prop_lut5_I2_O)        0.152     3.659 r  nolabel_line34/nolabel_line26/cnt[0]_i_4/O
                         net (fo=1, routed)           0.782     4.440    nolabel_line34/nolabel_line26/cnt[0]_i_4_n_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I1_O)        0.326     4.766 r  nolabel_line34/nolabel_line26/cnt[0]_i_1/O
                         net (fo=14, routed)          0.504     5.270    nolabel_line34/nolabel_line26/clear
    SLICE_X0Y93          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           1.683   201.683    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          1.602   201.605    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y93          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[12]/C
                         clock pessimism              0.095   201.700    
                         clock uncertainty           -0.877   200.823    
    SLICE_X0Y93          FDRE (Setup_fdre_C_R)       -0.429   200.394    nolabel_line34/nolabel_line26/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                        200.394    
                         arrival time                          -5.270    
  -------------------------------------------------------------------
                         slack                                195.125    

Slack (MET) :             195.125ns  (required time - arrival time)
  Source:                 nolabel_line34/nolabel_line26/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line34/nolabel_line26/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_2 rise@200.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.934ns (26.335%)  route 2.613ns (73.665%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 201.605 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.877ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.752ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           1.809     1.809    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          1.721     1.723    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y90          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     2.179 r  nolabel_line34/nolabel_line26/cnt_reg[2]/Q
                         net (fo=3, routed)           1.327     3.507    nolabel_line34/nolabel_line26/cnt_reg[2]
    SLICE_X1Y90          LUT5 (Prop_lut5_I2_O)        0.152     3.659 r  nolabel_line34/nolabel_line26/cnt[0]_i_4/O
                         net (fo=1, routed)           0.782     4.440    nolabel_line34/nolabel_line26/cnt[0]_i_4_n_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I1_O)        0.326     4.766 r  nolabel_line34/nolabel_line26/cnt[0]_i_1/O
                         net (fo=14, routed)          0.504     5.270    nolabel_line34/nolabel_line26/clear
    SLICE_X0Y93          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           1.683   201.683    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          1.602   201.605    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y93          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[13]/C
                         clock pessimism              0.095   201.700    
                         clock uncertainty           -0.877   200.823    
    SLICE_X0Y93          FDRE (Setup_fdre_C_R)       -0.429   200.394    nolabel_line34/nolabel_line26/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        200.394    
                         arrival time                          -5.270    
  -------------------------------------------------------------------
                         slack                                195.125    

Slack (MET) :             195.134ns  (required time - arrival time)
  Source:                 nolabel_line34/nolabel_line26/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line34/nolabel_line26/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_2 rise@200.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.934ns (26.233%)  route 2.626ns (73.767%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 201.603 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.877ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.752ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           1.809     1.809    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          1.721     1.723    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y90          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     2.179 r  nolabel_line34/nolabel_line26/cnt_reg[2]/Q
                         net (fo=3, routed)           1.327     3.507    nolabel_line34/nolabel_line26/cnt_reg[2]
    SLICE_X1Y90          LUT5 (Prop_lut5_I2_O)        0.152     3.659 r  nolabel_line34/nolabel_line26/cnt[0]_i_4/O
                         net (fo=1, routed)           0.782     4.440    nolabel_line34/nolabel_line26/cnt[0]_i_4_n_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I1_O)        0.326     4.766 r  nolabel_line34/nolabel_line26/cnt[0]_i_1/O
                         net (fo=14, routed)          0.518     5.284    nolabel_line34/nolabel_line26/clear
    SLICE_X0Y90          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           1.683   201.683    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          1.600   201.603    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y90          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[0]/C
                         clock pessimism              0.120   201.723    
                         clock uncertainty           -0.877   200.846    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429   200.417    nolabel_line34/nolabel_line26/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        200.417    
                         arrival time                          -5.284    
  -------------------------------------------------------------------
                         slack                                195.134    

Slack (MET) :             195.134ns  (required time - arrival time)
  Source:                 nolabel_line34/nolabel_line26/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line34/nolabel_line26/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_2 rise@200.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.934ns (26.233%)  route 2.626ns (73.767%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 201.603 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.877ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.752ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           1.809     1.809    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          1.721     1.723    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y90          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     2.179 r  nolabel_line34/nolabel_line26/cnt_reg[2]/Q
                         net (fo=3, routed)           1.327     3.507    nolabel_line34/nolabel_line26/cnt_reg[2]
    SLICE_X1Y90          LUT5 (Prop_lut5_I2_O)        0.152     3.659 r  nolabel_line34/nolabel_line26/cnt[0]_i_4/O
                         net (fo=1, routed)           0.782     4.440    nolabel_line34/nolabel_line26/cnt[0]_i_4_n_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I1_O)        0.326     4.766 r  nolabel_line34/nolabel_line26/cnt[0]_i_1/O
                         net (fo=14, routed)          0.518     5.284    nolabel_line34/nolabel_line26/clear
    SLICE_X0Y90          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           1.683   201.683    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          1.600   201.603    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y90          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[1]/C
                         clock pessimism              0.120   201.723    
                         clock uncertainty           -0.877   200.846    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429   200.417    nolabel_line34/nolabel_line26/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        200.417    
                         arrival time                          -5.284    
  -------------------------------------------------------------------
                         slack                                195.134    

Slack (MET) :             195.134ns  (required time - arrival time)
  Source:                 nolabel_line34/nolabel_line26/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line34/nolabel_line26/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_2 rise@200.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.934ns (26.233%)  route 2.626ns (73.767%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 201.603 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.877ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.752ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           1.809     1.809    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          1.721     1.723    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y90          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     2.179 r  nolabel_line34/nolabel_line26/cnt_reg[2]/Q
                         net (fo=3, routed)           1.327     3.507    nolabel_line34/nolabel_line26/cnt_reg[2]
    SLICE_X1Y90          LUT5 (Prop_lut5_I2_O)        0.152     3.659 r  nolabel_line34/nolabel_line26/cnt[0]_i_4/O
                         net (fo=1, routed)           0.782     4.440    nolabel_line34/nolabel_line26/cnt[0]_i_4_n_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I1_O)        0.326     4.766 r  nolabel_line34/nolabel_line26/cnt[0]_i_1/O
                         net (fo=14, routed)          0.518     5.284    nolabel_line34/nolabel_line26/clear
    SLICE_X0Y90          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           1.683   201.683    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          1.600   201.603    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y90          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[2]/C
                         clock pessimism              0.120   201.723    
                         clock uncertainty           -0.877   200.846    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429   200.417    nolabel_line34/nolabel_line26/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        200.417    
                         arrival time                          -5.284    
  -------------------------------------------------------------------
                         slack                                195.134    

Slack (MET) :             195.134ns  (required time - arrival time)
  Source:                 nolabel_line34/nolabel_line26/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line34/nolabel_line26/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_2 rise@200.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.934ns (26.233%)  route 2.626ns (73.767%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 201.603 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.877ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.752ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           1.809     1.809    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          1.721     1.723    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y90          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     2.179 r  nolabel_line34/nolabel_line26/cnt_reg[2]/Q
                         net (fo=3, routed)           1.327     3.507    nolabel_line34/nolabel_line26/cnt_reg[2]
    SLICE_X1Y90          LUT5 (Prop_lut5_I2_O)        0.152     3.659 r  nolabel_line34/nolabel_line26/cnt[0]_i_4/O
                         net (fo=1, routed)           0.782     4.440    nolabel_line34/nolabel_line26/cnt[0]_i_4_n_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I1_O)        0.326     4.766 r  nolabel_line34/nolabel_line26/cnt[0]_i_1/O
                         net (fo=14, routed)          0.518     5.284    nolabel_line34/nolabel_line26/clear
    SLICE_X0Y90          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           1.683   201.683    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          1.600   201.603    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y90          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[3]/C
                         clock pessimism              0.120   201.723    
                         clock uncertainty           -0.877   200.846    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429   200.417    nolabel_line34/nolabel_line26/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        200.417    
                         arrival time                          -5.284    
  -------------------------------------------------------------------
                         slack                                195.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 nolabel_line34/nolabel_line26/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line34/nolabel_line26/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           0.624     0.624    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          0.601     0.603    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y90          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     0.744 f  nolabel_line34/nolabel_line26/cnt_reg[0]/Q
                         net (fo=3, routed)           0.184     0.927    nolabel_line34/nolabel_line26/cnt_reg[0]
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.045     0.972 r  nolabel_line34/nolabel_line26/cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     0.972    nolabel_line34/nolabel_line26/cnt[0]_i_5_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.042 r  nolabel_line34/nolabel_line26/cnt_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.042    nolabel_line34/nolabel_line26/cnt_reg[0]_i_2_n_7
    SLICE_X0Y90          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           0.898     0.898    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          0.874     0.876    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y90          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[0]/C
                         clock pessimism             -0.273     0.603    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.105     0.708    nolabel_line34/nolabel_line26/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 nolabel_line34/nolabel_line26/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line34/nolabel_line26/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.213%)  route 0.194ns (43.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           0.624     0.624    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          0.601     0.603    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y90          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  nolabel_line34/nolabel_line26/cnt_reg[3]/Q
                         net (fo=3, routed)           0.194     0.938    nolabel_line34/nolabel_line26/cnt_reg[3]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.046 r  nolabel_line34/nolabel_line26/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.046    nolabel_line34/nolabel_line26/cnt_reg[0]_i_2_n_4
    SLICE_X0Y90          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           0.898     0.898    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          0.874     0.876    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y90          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[3]/C
                         clock pessimism             -0.273     0.603    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.105     0.708    nolabel_line34/nolabel_line26/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 nolabel_line34/nolabel_line26/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line34/nolabel_line26/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.256ns (57.743%)  route 0.187ns (42.257%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           0.624     0.624    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          0.602     0.604    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y93          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     0.745 r  nolabel_line34/nolabel_line26/cnt_reg[12]/Q
                         net (fo=3, routed)           0.187     0.932    nolabel_line34/nolabel_line26/cnt_reg[12]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.047 r  nolabel_line34/nolabel_line26/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.047    nolabel_line34/nolabel_line26/cnt_reg[12]_i_1_n_7
    SLICE_X0Y93          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           0.898     0.898    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          0.875     0.877    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y93          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[12]/C
                         clock pessimism             -0.273     0.604    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.105     0.709    nolabel_line34/nolabel_line26/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 nolabel_line34/nolabel_line26/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line34/nolabel_line26/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.256ns (56.180%)  route 0.200ns (43.820%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           0.624     0.624    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          0.601     0.603    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y91          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  nolabel_line34/nolabel_line26/cnt_reg[4]/Q
                         net (fo=3, routed)           0.200     0.943    nolabel_line34/nolabel_line26/cnt_reg[4]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.058 r  nolabel_line34/nolabel_line26/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.058    nolabel_line34/nolabel_line26/cnt_reg[4]_i_1_n_7
    SLICE_X0Y91          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           0.898     0.898    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          0.874     0.876    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y91          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[4]/C
                         clock pessimism             -0.273     0.603    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.105     0.708    nolabel_line34/nolabel_line26/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 nolabel_line34/nolabel_line26/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line34/nolabel_line26/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.292ns (61.383%)  route 0.184ns (38.617%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           0.624     0.624    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          0.601     0.603    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y90          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     0.744 f  nolabel_line34/nolabel_line26/cnt_reg[0]/Q
                         net (fo=3, routed)           0.184     0.927    nolabel_line34/nolabel_line26/cnt_reg[0]
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.045     0.972 r  nolabel_line34/nolabel_line26/cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     0.972    nolabel_line34/nolabel_line26/cnt[0]_i_5_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.078 r  nolabel_line34/nolabel_line26/cnt_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.078    nolabel_line34/nolabel_line26/cnt_reg[0]_i_2_n_6
    SLICE_X0Y90          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           0.898     0.898    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          0.874     0.876    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y90          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[1]/C
                         clock pessimism             -0.273     0.603    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.105     0.708    nolabel_line34/nolabel_line26/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 nolabel_line34/nolabel_line26/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line34/nolabel_line26/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.292ns (60.917%)  route 0.187ns (39.083%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           0.624     0.624    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          0.602     0.604    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y93          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     0.745 r  nolabel_line34/nolabel_line26/cnt_reg[12]/Q
                         net (fo=3, routed)           0.187     0.932    nolabel_line34/nolabel_line26/cnt_reg[12]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.083 r  nolabel_line34/nolabel_line26/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.083    nolabel_line34/nolabel_line26/cnt_reg[12]_i_1_n_6
    SLICE_X0Y93          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           0.898     0.898    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          0.875     0.877    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y93          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[13]/C
                         clock pessimism             -0.273     0.604    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.105     0.709    nolabel_line34/nolabel_line26/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 nolabel_line34/nolabel_line26/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line34/nolabel_line26/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.292ns (59.388%)  route 0.200ns (40.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           0.624     0.624    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          0.601     0.603    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y91          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  nolabel_line34/nolabel_line26/cnt_reg[4]/Q
                         net (fo=3, routed)           0.200     0.943    nolabel_line34/nolabel_line26/cnt_reg[4]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.094 r  nolabel_line34/nolabel_line26/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.094    nolabel_line34/nolabel_line26/cnt_reg[4]_i_1_n_6
    SLICE_X0Y91          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           0.898     0.898    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          0.874     0.876    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y91          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[5]/C
                         clock pessimism             -0.273     0.603    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.105     0.708    nolabel_line34/nolabel_line26/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 nolabel_line34/nolabel_line26/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line34/nolabel_line26/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.332ns (64.378%)  route 0.184ns (35.622%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           0.624     0.624    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          0.601     0.603    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y90          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     0.744 f  nolabel_line34/nolabel_line26/cnt_reg[0]/Q
                         net (fo=3, routed)           0.184     0.927    nolabel_line34/nolabel_line26/cnt_reg[0]
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.045     0.972 r  nolabel_line34/nolabel_line26/cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     0.972    nolabel_line34/nolabel_line26/cnt[0]_i_5_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.118 r  nolabel_line34/nolabel_line26/cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.118    nolabel_line34/nolabel_line26/cnt_reg[0]_i_2_n_5
    SLICE_X0Y90          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           0.898     0.898    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          0.874     0.876    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y90          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[2]/C
                         clock pessimism             -0.273     0.603    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.105     0.708    nolabel_line34/nolabel_line26/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 nolabel_line34/nolabel_line26/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line34/nolabel_line26/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.256ns (49.058%)  route 0.266ns (50.943%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           0.624     0.624    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          0.601     0.603    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y92          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  nolabel_line34/nolabel_line26/cnt_reg[8]/Q
                         net (fo=3, routed)           0.266     1.009    nolabel_line34/nolabel_line26/cnt_reg[8]
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.124 r  nolabel_line34/nolabel_line26/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.124    nolabel_line34/nolabel_line26/cnt_reg[8]_i_1_n_7
    SLICE_X0Y92          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           0.898     0.898    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          0.874     0.876    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y92          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[8]/C
                         clock pessimism             -0.273     0.603    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.105     0.708    nolabel_line34/nolabel_line26/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 nolabel_line34/nolabel_line26/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line34/nolabel_line26/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.332ns (62.443%)  route 0.200ns (37.557%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           0.624     0.624    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          0.601     0.603    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y91          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  nolabel_line34/nolabel_line26/cnt_reg[4]/Q
                         net (fo=3, routed)           0.200     0.943    nolabel_line34/nolabel_line26/cnt_reg[4]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     1.134 r  nolabel_line34/nolabel_line26/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.134    nolabel_line34/nolabel_line26/cnt_reg[4]_i_1_n_5
    SLICE_X0Y91          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=1, routed)           0.898     0.898    nolabel_line34/nolabel_line25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line34/nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line34/nolabel_line25/inst/clkout1_buf/O
                         net (fo=14, routed)          0.874     0.876    nolabel_line34/nolabel_line26/clk_out1
    SLICE_X0Y91          FDRE                                         r  nolabel_line34/nolabel_line26/cnt_reg[6]/C
                         clock pessimism             -0.273     0.603    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.105     0.708    nolabel_line34/nolabel_line26/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.427    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_2
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    nolabel_line34/nolabel_line25/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y90      nolabel_line34/nolabel_line26/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y92      nolabel_line34/nolabel_line26/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y92      nolabel_line34/nolabel_line26/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y93      nolabel_line34/nolabel_line26/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y93      nolabel_line34/nolabel_line26/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y90      nolabel_line34/nolabel_line26/cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y90      nolabel_line34/nolabel_line26/cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y90      nolabel_line34/nolabel_line26/cnt_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      nolabel_line34/nolabel_line26/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      nolabel_line34/nolabel_line26/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      nolabel_line34/nolabel_line26/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      nolabel_line34/nolabel_line26/cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      nolabel_line34/nolabel_line26/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y92      nolabel_line34/nolabel_line26/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y92      nolabel_line34/nolabel_line26/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      nolabel_line34/nolabel_line26/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      nolabel_line34/nolabel_line26/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      nolabel_line34/nolabel_line26/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      nolabel_line34/nolabel_line26/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y92      nolabel_line34/nolabel_line26/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y92      nolabel_line34/nolabel_line26/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      nolabel_line34/nolabel_line26/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      nolabel_line34/nolabel_line26/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      nolabel_line34/nolabel_line26/cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y91      nolabel_line34/nolabel_line26/cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y91      nolabel_line34/nolabel_line26/cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y91      nolabel_line34/nolabel_line26/cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y91      nolabel_line34/nolabel_line26/cnt_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_2
  To Clock:  clkfbout_clk_wiz_0_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_2
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    nolabel_line34/nolabel_line25/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  nolabel_line34/nolabel_line25/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line33/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line33/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line33/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line33/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line33/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line33/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_3
  To Clock:  clk_out1_clk_wiz_0_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_3
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { nolabel_line33/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y17   nolabel_line33/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_3
  To Clock:  clkfbout_clk_wiz_0_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_3
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line33/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   nolabel_line33/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line33/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line33/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  nolabel_line33/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  nolabel_line33/inst/mmcm_adv_inst/CLKFBOUT



