#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Dec  3 14:58:52 2021
# Process ID: 27768
# Current directory: F:/projects/ad9361Test/adi_hdl/library/axi_dmac
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27152 F:\projects\ad9361Test\adi_hdl\library\axi_dmac\axi_dmac.xpr
# Log file: F:/projects/ad9361Test/adi_hdl/library/axi_dmac/vivado.log
# Journal file: F:/projects/ad9361Test/adi_hdl/library/axi_dmac\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/projects/ad9361Test/adi_hdl/library/axi_dmac/axi_dmac.xpr
INFO: [Project 1-313] Project file moved from 'D:/projects/adi_hdl/library/axi_dmac' since last save.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'F:/projects/ad9361Test/ghdl/library', nor could it be found using path 'D:/projects/ghdl/library'.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'F:/projects/ad9361Test/adi_hdl/library/axi_dmac/axi_dmac.gen/sources_1', nor could it be found using path 'D:/projects/adi_hdl/library/axi_dmac/axi_dmac.gen/sources_1'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'F:/projects/ad9361Test/adi_hdl/library/axi_dmac/axi_dmac.ip_user_files', nor could it be found using path 'D:/projects/adi_hdl/library/axi_dmac/axi_dmac.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/projects/ad9361Test/adi_hdl/library'.
INFO: [IP_Flow 19-3656] If you move the project, the path for repository 'f:/projects/ad9361Test/adi_hdl/library' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'f:/projects/ad9361Test/adi_hdl/library/axi_dmac'.)
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/projects/ad9361Test/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'analog.com:user:axi_ad9361:1.0'. The one found in IP location 'f:/projects/ad9361Test/adi_hdl/library/axi_ad9361' will take precedence over the same IP in location f:/projects/ad9361Test/adi_hdl/library/axi_ad9361_ryan
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1138.301 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a12ticsg325-1L
Top: axi_dmac
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1514.035 ; gain = 269.449
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_dmac' [F:/projects/ad9361Test/adi_hdl/library/axi_dmac/axi_dmac.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap' [F:/projects/ad9361Test/adi_hdl/library/axi_dmac/axi_dmac_regmap.v:38]
	Parameter DISABLE_DEBUG_REGISTERS bound to: 0 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter DMA_CYCLIC bound to: 1 - type: integer 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter DMA_2D_TRANSFER bound to: 0 - type: integer 
	Parameter SYNC_TRANSFER_START bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/projects/ad9361Test/adi_hdl/library/axi_dmac/axi_dmac_regmap.v:180]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap_request' [F:/projects/ad9361Test/adi_hdl/library/axi_dmac/axi_dmac_regmap_request.v:38]
	Parameter DISABLE_DEBUG_REGISTERS bound to: 0 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter DMA_CYCLIC bound to: 1 - type: integer 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter DMA_2D_TRANSFER bound to: 0 - type: integer 
	Parameter SYNC_TRANSFER_START bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/projects/ad9361Test/adi_hdl/library/axi_dmac/axi_dmac_regmap_request.v:148]
ERROR: [Synth 8-439] module 'util_axis_fifo' not found [F:/projects/ad9361Test/adi_hdl/library/axi_dmac/axi_dmac_regmap_request.v:296]
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000011010 
	Parameter ADDRESS_WIDTH bound to: 32'sb00000000000000000000000000000010 
	Parameter ASYNC_CLK bound to: 32'sb00000000000000000000000000000000 
ERROR: [Synth 8-6156] failed synthesizing module 'axi_dmac_regmap_request' [F:/projects/ad9361Test/adi_hdl/library/axi_dmac/axi_dmac_regmap_request.v:38]
ERROR: [Synth 8-6156] failed synthesizing module 'axi_dmac_regmap' [F:/projects/ad9361Test/adi_hdl/library/axi_dmac/axi_dmac_regmap.v:38]
ERROR: [Synth 8-6156] failed synthesizing module 'axi_dmac' [F:/projects/ad9361Test/adi_hdl/library/axi_dmac/axi_dmac.v:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1590.199 ; gain = 345.613
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  3 15:00:20 2021...
