INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a/Lab0a.srcs/sources_1/new/sandwhich.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sandwhich
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/luisg/Desktop/Fall 2018/CPE 133/simTemplate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simTemplate
