$date
	Thu Nov 28 16:31:30 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module bufferNbits_tb $end
$var wire 8 ! out [7:0] $end
$var reg 1 " en $end
$var reg 8 # in [7:0] $end
$scope module buffer $end
$var wire 1 " en $end
$var wire 8 $ in [7:0] $end
$var wire 8 % out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz %
b11111111 $
b11111111 #
0"
bz !
$end
#10
b11111111 !
b11111111 %
1"
#20
b11110000 !
b11110000 %
b11110000 #
b11110000 $
#30
bz !
bz %
0"
#40
b1111 !
b1111 %
1"
b1111 #
b1111 $
