{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666346353516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666346353521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 21 12:59:13 2022 " "Processing started: Fri Oct 21 12:59:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666346353521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666346353521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Altera_Tutorial -c Altera_Tutorial " "Command: quartus_map --read_settings_files=on --write_settings_files=off Altera_Tutorial -c Altera_Tutorial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666346353521 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666346353880 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666346353880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_tx-behave " "Found design unit 1: my_tx-behave" {  } { { "my_tx.vhd" "" { Text "D:/Quartus Projects/Project_Moob/Altera Tutorial/my_tx.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666346363313 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_tx " "Found entity 1: my_tx" {  } { { "my_tx.vhd" "" { Text "D:/Quartus Projects/Project_Moob/Altera Tutorial/my_tx.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666346363313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666346363313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motor_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Motor_Ctrl-behave " "Found design unit 1: Motor_Ctrl-behave" {  } { { "Motor_Ctrl.vhd" "" { Text "D:/Quartus Projects/Project_Moob/Altera Tutorial/Motor_Ctrl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666346363314 ""} { "Info" "ISGN_ENTITY_NAME" "1 Motor_Ctrl " "Found entity 1: Motor_Ctrl" {  } { { "Motor_Ctrl.vhd" "" { Text "D:/Quartus Projects/Project_Moob/Altera Tutorial/Motor_Ctrl.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666346363314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666346363314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_motor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_motor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_Motor-RTL " "Found design unit 1: PWM_Motor-RTL" {  } { { "PWM_Motor.vhd" "" { Text "D:/Quartus Projects/Project_Moob/Altera Tutorial/PWM_Motor.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666346363315 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_Motor " "Found entity 1: PWM_Motor" {  } { { "PWM_Motor.vhd" "" { Text "D:/Quartus Projects/Project_Moob/Altera Tutorial/PWM_Motor.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666346363315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666346363315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_tutorial_schematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file altera_tutorial_schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_Tutorial_Schematic " "Found entity 1: Altera_Tutorial_Schematic" {  } { { "Altera_Tutorial_Schematic.bdf" "" { Schematic "D:/Quartus Projects/Project_Moob/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666346363317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666346363317 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RX_ALTERA.vhd " "Can't analyze file -- file RX_ALTERA.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1666346363319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx-behave " "Found design unit 1: rx-behave" {  } { { "rx.vhd" "" { Text "D:/Quartus Projects/Project_Moob/Altera Tutorial/rx.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666346363321 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "rx.vhd" "" { Text "D:/Quartus Projects/Project_Moob/Altera Tutorial/rx.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666346363321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666346363321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boud_rate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file boud_rate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BOUD_RATE-behave " "Found design unit 1: BOUD_RATE-behave" {  } { { "BOUD_RATE.vhd" "" { Text "D:/Quartus Projects/Project_Moob/Altera Tutorial/BOUD_RATE.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666346363321 ""} { "Info" "ISGN_ENTITY_NAME" "1 BOUD_RATE " "Found entity 1: BOUD_RATE" {  } { { "BOUD_RATE.vhd" "" { Text "D:/Quartus Projects/Project_Moob/Altera Tutorial/BOUD_RATE.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666346363321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666346363321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led-behave " "Found design unit 1: led-behave" {  } { { "led.vhd" "" { Text "D:/Quartus Projects/Project_Moob/Altera Tutorial/led.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666346363322 ""} { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "led.vhd" "" { Text "D:/Quartus Projects/Project_Moob/Altera Tutorial/led.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666346363322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666346363322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_ctrl_example.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pwm_ctrl_example.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_ctrl_example " "Found entity 1: PWM_ctrl_example" {  } { { "PWM_ctrl_example.bdf" "" { Schematic "D:/Quartus Projects/Project_Moob/Altera Tutorial/PWM_ctrl_example.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666346363323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666346363323 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PWM_ctrl_example " "Elaborating entity \"PWM_ctrl_example\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666346363355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Motor_Ctrl Motor_Ctrl:inst " "Elaborating entity \"Motor_Ctrl\" for hierarchy \"Motor_Ctrl:inst\"" {  } { { "PWM_ctrl_example.bdf" "inst" { Schematic "D:/Quartus Projects/Project_Moob/Altera Tutorial/PWM_ctrl_example.bdf" { { -88 384 600 56 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666346363355 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LwheelF Motor_Ctrl.vhd(17) " "VHDL Process Statement warning at Motor_Ctrl.vhd(17): inferring latch(es) for signal or variable \"LwheelF\", which holds its previous value in one or more paths through the process" {  } { { "Motor_Ctrl.vhd" "" { Text "D:/Quartus Projects/Project_Moob/Altera Tutorial/Motor_Ctrl.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666346363356 "|PWM_ctrl_example|Motor_Ctrl:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LwheelB Motor_Ctrl.vhd(17) " "VHDL Process Statement warning at Motor_Ctrl.vhd(17): inferring latch(es) for signal or variable \"LwheelB\", which holds its previous value in one or more paths through the process" {  } { { "Motor_Ctrl.vhd" "" { Text "D:/Quartus Projects/Project_Moob/Altera Tutorial/Motor_Ctrl.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666346363356 "|PWM_ctrl_example|Motor_Ctrl:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RwheelF Motor_Ctrl.vhd(17) " "VHDL Process Statement warning at Motor_Ctrl.vhd(17): inferring latch(es) for signal or variable \"RwheelF\", which holds its previous value in one or more paths through the process" {  } { { "Motor_Ctrl.vhd" "" { Text "D:/Quartus Projects/Project_Moob/Altera Tutorial/Motor_Ctrl.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666346363356 "|PWM_ctrl_example|Motor_Ctrl:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RwheelB Motor_Ctrl.vhd(17) " "VHDL Process Statement warning at Motor_Ctrl.vhd(17): inferring latch(es) for signal or variable \"RwheelB\", which holds its previous value in one or more paths through the process" {  } { { "Motor_Ctrl.vhd" "" { Text "D:/Quartus Projects/Project_Moob/Altera Tutorial/Motor_Ctrl.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666346363356 "|PWM_ctrl_example|Motor_Ctrl:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RwheelB Motor_Ctrl.vhd(17) " "Inferred latch for \"RwheelB\" at Motor_Ctrl.vhd(17)" {  } { { "Motor_Ctrl.vhd" "" { Text "D:/Quartus Projects/Project_Moob/Altera Tutorial/Motor_Ctrl.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666346363356 "|PWM_ctrl_example|Motor_Ctrl:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RwheelF Motor_Ctrl.vhd(17) " "Inferred latch for \"RwheelF\" at Motor_Ctrl.vhd(17)" {  } { { "Motor_Ctrl.vhd" "" { Text "D:/Quartus Projects/Project_Moob/Altera Tutorial/Motor_Ctrl.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666346363356 "|PWM_ctrl_example|Motor_Ctrl:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LwheelB Motor_Ctrl.vhd(17) " "Inferred latch for \"LwheelB\" at Motor_Ctrl.vhd(17)" {  } { { "Motor_Ctrl.vhd" "" { Text "D:/Quartus Projects/Project_Moob/Altera Tutorial/Motor_Ctrl.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666346363356 "|PWM_ctrl_example|Motor_Ctrl:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LwheelF Motor_Ctrl.vhd(17) " "Inferred latch for \"LwheelF\" at Motor_Ctrl.vhd(17)" {  } { { "Motor_Ctrl.vhd" "" { Text "D:/Quartus Projects/Project_Moob/Altera Tutorial/Motor_Ctrl.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666346363356 "|PWM_ctrl_example|Motor_Ctrl:inst"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Motor_Ctrl:inst\|RwheelF " "Latch Motor_Ctrl:inst\|RwheelF has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Mb0 " "Ports D and ENA on the latch are fed by the same signal Mb0" {  } { { "PWM_ctrl_example.bdf" "" { Schematic "D:/Quartus Projects/Project_Moob/Altera Tutorial/PWM_ctrl_example.bdf" { { 64 128 144 232 "Mb0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666346363671 ""}  } { { "Motor_Ctrl.vhd" "" { Text "D:/Quartus Projects/Project_Moob/Altera Tutorial/Motor_Ctrl.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666346363671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Motor_Ctrl:inst\|LwheelF " "Latch Motor_Ctrl:inst\|LwheelF has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Ma0 " "Ports D and ENA on the latch are fed by the same signal Ma0" {  } { { "PWM_ctrl_example.bdf" "" { Schematic "D:/Quartus Projects/Project_Moob/Altera Tutorial/PWM_ctrl_example.bdf" { { 64 72 88 232 "Ma0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666346363671 ""}  } { { "Motor_Ctrl.vhd" "" { Text "D:/Quartus Projects/Project_Moob/Altera Tutorial/Motor_Ctrl.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666346363671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Motor_Ctrl:inst\|LwheelB " "Latch Motor_Ctrl:inst\|LwheelB has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Ma0 " "Ports D and ENA on the latch are fed by the same signal Ma0" {  } { { "PWM_ctrl_example.bdf" "" { Schematic "D:/Quartus Projects/Project_Moob/Altera Tutorial/PWM_ctrl_example.bdf" { { 64 72 88 232 "Ma0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666346363671 ""}  } { { "Motor_Ctrl.vhd" "" { Text "D:/Quartus Projects/Project_Moob/Altera Tutorial/Motor_Ctrl.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666346363671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Motor_Ctrl:inst\|RwheelB " "Latch Motor_Ctrl:inst\|RwheelB has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Ma0 " "Ports D and ENA on the latch are fed by the same signal Ma0" {  } { { "PWM_ctrl_example.bdf" "" { Schematic "D:/Quartus Projects/Project_Moob/Altera Tutorial/PWM_ctrl_example.bdf" { { 64 72 88 232 "Ma0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666346363671 ""}  } { { "Motor_Ctrl.vhd" "" { Text "D:/Quartus Projects/Project_Moob/Altera Tutorial/Motor_Ctrl.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666346363671 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666346363735 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666346364064 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666346364064 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666346364083 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666346364083 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666346364083 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666346364083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666346364097 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 21 12:59:24 2022 " "Processing ended: Fri Oct 21 12:59:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666346364097 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666346364097 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666346364097 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666346364097 ""}
