# memRead æ—¶åºåˆ†ææŠ¥å‘Š - 2025-11-29 20:22

## æµ‹è¯•ç»“æœæ€»ç»“

### æµ‹è¯• 1: LDA memRead æ—¶åº âœ…

**æ–‡ä»¶**: `LDAMemReadTimingSpec.scala`

**ç»“æœ**:
```
Cycle 0: memRead=1 memAddr=0x1000
Cycle 1: memRead=1 memAddr=0x1000
Cycle 2: memRead=1 memAddr=0x2002 â† PPU åº”è¯¥åœ¨è¿™é‡Œå“åº”
Cycle 3: memRead=0 memAddr=0x2002 â† CPU åœ¨è¿™é‡Œè¯»å–æ•°æ®
```

**å…³é”®å‘ç°**: 
- âœ… Cycle 2: memRead=1 (å‘å‡ºè¯»è¯·æ±‚)
- âŒ Cycle 3: memRead=0 (CPU è¯»å–æ•°æ®ï¼Œä½† memRead å·²ç»æ˜¯ 0)

### æµ‹è¯• 2: PPU cpuRead ä¿¡å· âœ…

**æ–‡ä»¶**: `PPUReadSignalSpec.scala`

**ç»“æœ**:
```
Cycle 2: cpuRead=1, cpuAddr=2
[PPU Regs] Read PPUSTATUS: vblank=1, status=0x80, will clear next cycle
PPUSTATUS = 0x80 âœ…

Cycle 3: cpuRead=0
VBlank = 0 âœ…
```

**å…³é”®å‘ç°**:
- âœ… PPU åœ¨ Cycle 2 æ­£ç¡®å“åº”
- âœ… è¿”å› PPUSTATUS = 0x80
- âœ… ä¸‹ä¸€å‘¨æœŸæ¸…é™¤ VBlank

## æ ¹æœ¬åŸå› åˆ†æ

### é—®é¢˜å®šä½ ğŸ¯

**PPU å•ç‹¬æµ‹è¯•**: âœ… å®Œå…¨æ­£å¸¸
**LDA æŒ‡ä»¤æµ‹è¯•**: âœ… å®Œå…¨æ­£å¸¸
**NES ç³»ç»Ÿé›†æˆ**: âŒ æœ‰é—®é¢˜

### æ—¶åºä¸åŒ¹é…

**LDA ç»å¯¹å¯»å€æ—¶åº**:
```
Cycle 0: è¯»å–åœ°å€ä½å­—èŠ‚
Cycle 1: è¯»å–åœ°å€é«˜å­—èŠ‚
Cycle 2: memRead=1, å‘å‡ºè¯»è¯·æ±‚ â† PPU åº”è¯¥åœ¨è¿™é‡Œå“åº”
Cycle 3: memRead=0, CPU è¯»å– memDataIn â† ä½† PPU éœ€è¦ memRead=1
```

**é—®é¢˜**: 
- PPU éœ€è¦ `cpuRead=1` æ‰èƒ½è¿”å›æ•°æ®
- ä½† CPU åœ¨ Cycle 3 æ—¶ `memRead=0`
- å¯¼è‡´ PPU çš„ `cpuRead` ä¿¡å·ä¸è§¦å‘

### NES ç³»ç»Ÿè¿æ¥

**NESSystemRefactored.scala**:
```scala
ppu.io.cpuRead := cpu.io.memRead && isPpuReg
```

**é—®é¢˜**:
- Cycle 2: `cpu.io.memRead=1` â†’ `ppu.io.cpuRead=1` âœ…
- Cycle 3: `cpu.io.memRead=0` â†’ `ppu.io.cpuRead=0` âŒ

ä½† CPU åœ¨ Cycle 3 æ‰è¯»å– `memDataIn`ï¼

## è§£å†³æ–¹æ¡ˆ

### æ–¹æ¡ˆ 1: PPU åœ¨ Cycle 2 å‡†å¤‡æ•°æ® â­ æ¨è

**åŸç†**: PPU åœ¨æ£€æµ‹åˆ° `cpuRead=1` æ—¶ç«‹å³å‡†å¤‡æ•°æ®

**å½“å‰å®ç°**: âœ… å·²ç»æ˜¯è¿™æ ·
```scala
io.cpuDataOut := MuxLookup(io.cpuAddr, 0.U, Seq(
  2.U -> regs.ppuStatus,  // ç«‹å³è¿”å›
  ...
))
```

**é—®é¢˜**: `regs.ppuStatus` å¯èƒ½ä¸æ˜¯æœ€æ–°çš„

### æ–¹æ¡ˆ 2: ä½¿ç”¨ç»„åˆé€»è¾‘ç»„è£… PPUSTATUS â­â­ æœ€ä½³

**åŸç†**: ä¸ä½¿ç”¨ `regs.ppuStatus`ï¼Œç›´æ¥ç»„è£…

```scala
// PPURegisterControl.scala
io.cpuDataOut := MuxLookup(io.cpuAddr, 0.U, Seq(
  2.U -> Cat(
    regs.vblank,      // ä½¿ç”¨å½“å‰å€¼
    regs.sprite0Hit,
    regs.spriteOverflow,
    0.U(5.W)
  ),
  ...
))

// ä¸éœ€è¦ regs.ppuStatus
```

**ä¼˜ç‚¹**:
- ç«‹å³åæ˜ æœ€æ–°çŠ¶æ€
- ä¸éœ€è¦é¢å¤–å¯„å­˜å™¨
- ç¬¦åˆç¡¬ä»¶è¡Œä¸º

### æ–¹æ¡ˆ 3: å»¶é•¿ memRead ä¿¡å·

**åŸç†**: CPU åœ¨ Cycle 3 ä¹Ÿä¿æŒ `memRead=1`

**ç¼ºç‚¹**: éœ€è¦ä¿®æ”¹ CPU æŒ‡ä»¤å®ç°

## æ¨èä¿®å¤

### ä¿®æ”¹ PPURegisterControl.scala

**ç§»é™¤**:
```scala
// ç»„è£… PPUSTATUS
regs.ppuStatus := Cat(
  regs.vblank,
  regs.sprite0Hit,
  regs.spriteOverflow,
  0.U(5.W)
)
```

**æ”¹ä¸º**:
```scala
// è¯»å–é€»è¾‘ - ä½¿ç”¨ç»„åˆé€»è¾‘
io.cpuDataOut := MuxLookup(io.cpuAddr, 0.U, Seq(
  2.U -> Cat(
    regs.vblank,      // ç›´æ¥ä½¿ç”¨å½“å‰å€¼
    regs.sprite0Hit,
    regs.spriteOverflow,
    0.U(5.W)
  ),
  4.U -> 0.U,
  7.U -> regs.ppuData
))
```

**ä¿ç•™å»¶è¿Ÿæ¸…é™¤**:
```scala
val clearVBlankNext = RegInit(false.B)

when(io.cpuRead && io.cpuAddr === 2.U) {
  clearVBlankNext := true.B
}.otherwise {
  clearVBlankNext := false.B
}

when(clearVBlankNext) {
  regs.vblank := false.B
}
```

## éªŒè¯æµ‹è¯•

### æµ‹è¯• 1: PPUStatusReadTimingSpec
```bash
sbt "testOnly integration.PPUStatusReadTimingSpec"
```

**æœŸæœ›**: 4/4 é€šè¿‡

### æµ‹è¯• 2: WaitLoopSpec
```bash
sbt "testOnly integration.WaitLoopSpec"
```

**æœŸæœ›**: 2/2 é€šè¿‡

### æµ‹è¯• 3: å®Œæ•´æµ‹è¯•
```bash
sbt test
```

**æœŸæœ›**: æ‰€æœ‰æµ‹è¯•é€šè¿‡

## æ—¶é—´çº¿

- 20:03: æ¥å—ä»»åŠ¡
- 20:05: åˆ›å»º PPUStatusReadTimingSpec (å¤±è´¥)
- 20:12: ç ”å‘ä¸»ç¨‹å®æ–½æ–¹æ¡ˆ 1
- 20:21: åˆ›å»º LDAMemReadTimingSpec (é€šè¿‡)
- 20:22: åˆ›å»º PPUReadSignalSpec (é€šè¿‡)
- 20:23: å®šä½æ ¹æœ¬åŸå› 

**æ€»ç”¨æ—¶**: 20 åˆ†é’Ÿ

## ä¸‹ä¸€æ­¥

1. ç ”å‘ä¸»ç¨‹å®æ–½æ–¹æ¡ˆ 2 (ç»„åˆé€»è¾‘)
2. è¿è¡Œæ‰€æœ‰æµ‹è¯•éªŒè¯
3. å¦‚æœé€šè¿‡ï¼Œæµ‹è¯• Verilator ä»¿çœŸ
4. éªŒè¯æ¸¸æˆæ˜¯å¦èƒ½è·³å‡ºå¾ªç¯

---

**çŠ¶æ€**: ğŸŸ¢ æ ¹æœ¬åŸå› å·²å®šä½  
**å»ºè®®**: ä½¿ç”¨ç»„åˆé€»è¾‘ç»„è£… PPUSTATUS
