Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Jul 19 16:58:53 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file IIR1stOrder_test_control_sets_placed.rpt
| Design       : IIR1stOrder_test
| Device       : xc7k160t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    51 |
| Unused register locations in slices containing registers |   293 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           21 |
| No           | No                    | Yes                    |              68 |           34 |
| No           | Yes                   | No                     |              10 |           10 |
| Yes          | No                    | No                     |              44 |           18 |
| Yes          | No                    | Yes                    |              73 |           24 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                         |                     Enable Signal                    |                       Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+
|  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0     |                                                      | rst_in                                                       |                1 |              1 |
|  spi_clk                                                      | AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0_n_0 |                                                              |                1 |              1 |
|  spi_clk                                                      | AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out       |                                                              |                1 |              1 |
|  clk_in                                                       | AD9783_inst1/rst_out1_out                            |                                                              |                1 |              1 |
|  spi_clk                                                      | AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0_n_0 |                                                              |                1 |              1 |
|  spi_clk_0                                                    |                                                      | ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0            |                1 |              1 |
|  spi_clk                                                      | AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0    | AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0 |                1 |              1 |
|  spi_clk_0                                                    |                                                      | ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0            |                1 |              1 |
|  spi_clk_0                                                    |                                                      | ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0             |                1 |              1 |
|  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0   |                                                      | AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0   |                1 |              1 |
|  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0 |                                                      | AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0 |                1 |              1 |
|  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0 |                                                      | AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0 |                1 |              1 |
|  spi_clk_0                                                    |                                                      | rst_in                                                       |                1 |              1 |
|  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0            |                                                      | ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0            |                1 |              1 |
|  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0            |                                                      | ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0            |                1 |              1 |
|  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0            |                                                      | ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0            |                1 |              1 |
|  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0             |                                                      | rst_in                                                       |                1 |              1 |
|  spi_clk_0                                                    | ADC1/LTC2195_SPI_inst/data_out[6]_i_1_n_0            | ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0            |                1 |              1 |
|  spi_clk_0                                                    | ADC1/LTC2195_SPI_inst/spi_sck_out_i_1_n_0            |                                                              |                1 |              1 |
|  spi_clk                                                      |                                                      | AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0   |                1 |              1 |
|  spi_clk                                                      |                                                      | AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0 |                1 |              1 |
|  spi_clk_0                                                    | ADC1/LTC2195_SPI_inst/spi_scs_out4_out               |                                                              |                1 |              1 |
|  spi_clk                                                      |                                                      | AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0     |                1 |              1 |
|  spi_clk                                                      |                                                      | rst_in                                                       |                1 |              1 |
|  spi_clk_0                                                    | ADC1/LTC2195_SPI_inst/spi_sdo_out_i_1_n_0            |                                                              |                1 |              1 |
|  spi_clk_0                                                    | ADC1/LTC2195_SPI_inst/data_out[6]_i_1_n_0            | ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0            |                1 |              1 |
|  spi_clk                                                      | AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0    | AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0   |                1 |              1 |
|  spi_clk                                                      | AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0    | AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0   |                1 |              1 |
|  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0   |                                                      | AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0   |                2 |              2 |
|  DIVclk_BUFG                                                  |                                                      |                                                              |                2 |              2 |
|  spi_clk_0                                                    | ADC1/LTC2195_SPI_inst/data_out[6]_i_1_n_0            | ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0            |                2 |              2 |
|  spi_clk                                                      | AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0    |                                                              |                2 |              2 |
|  spi_clk_0                                                    |                                                      | ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0            |                1 |              2 |
|  spi_clk                                                      |                                                      | AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0   |                2 |              3 |
|  spi_clk                                                      |                                                      | AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0          |                2 |              3 |
|  spi_clk_0                                                    |                                                      | ADC1/LTC2195_SPI_inst/state_f[2]_i_2_n_0                     |                1 |              3 |
|  clk_in                                                       | AD9783_inst1/spi_data[15]_i_1_n_0                    |                                                              |                1 |              4 |
|  ADC1/clk_div                                                 |                                                      |                                                              |                2 |              4 |
|  spi_clk                                                      | AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0    | AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0   |                1 |              4 |
|  spi_clk                                                      | AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0    | AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0 |                1 |              4 |
|  spi_clk_0                                                    | ADC1/LTC2195_SPI_inst/data_out[6]_i_1_n_0            |                                                              |                2 |              4 |
|  spi_clk                                                      | AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0    | AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0 |                1 |              4 |
|  spi_clk                                                      | AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0    | AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0          |                1 |              6 |
|  clk_in                                                       | AD9783_inst1/counter_f                               | rst_in                                                       |                3 |              8 |
|  clk_in                                                       | ADC1/counter_f                                       | rst_in                                                       |                2 |              8 |
|  spi_clk_0                                                    | ADC1/LTC2195_SPI_inst/data_out[6]_i_1_n_0            | ADC1/LTC2195_SPI_inst/state_f[2]_i_2_n_0                     |                1 |              8 |
|  spi_clk                                                      | AD9783_inst1/AD_9783_SPI_inst/counter_f              | rst_in                                                       |                4 |             12 |
|  spi_clk_0                                                    | ADC1/LTC2195_SPI_inst/counter_f                      | rst_in                                                       |                3 |             12 |
|  DIVclk_BUFG                                                  | counter[0]_i_1__1_n_0                                |                                                              |                8 |             30 |
|  clk_in                                                       |                                                      |                                                              |               17 |             42 |
|  clk_in                                                       |                                                      | rst_in                                                       |               20 |             49 |
+---------------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    28 |
| 2      |                     5 |
| 3      |                     3 |
| 4      |                     6 |
| 6      |                     1 |
| 8      |                     3 |
| 12     |                     2 |
| 16+    |                     3 |
+--------+-----------------------+


