{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463399960452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463399960452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 06:59:20 2016 " "Processing started: Mon May 16 06:59:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463399960452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463399960452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Micro_and_Memories -c Micro_and_Memories " "Command: quartus_sta Micro_and_Memories -c Micro_and_Memories" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463399960452 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1463399960622 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1463399960923 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1463399960972 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1463399960972 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "65 " "TimeQuest Timing Analyzer is analyzing 65 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1463399961441 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Micro_and_Memories.sdc " "Synopsys Design Constraints File file not found: 'Micro_and_Memories.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1463399961873 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1463399961873 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1463399961913 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[10\] Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[10\] " "create_clock -period 1.000 -name Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[10\] Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1463399961913 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|FLAGS Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|FLAGS " "create_clock -period 1.000 -name Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|FLAGS Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|FLAGS" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1463399961913 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[0\]\$latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[0\]\$latch " "create_clock -period 1.000 -name Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[0\]\$latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[0\]\$latch" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1463399961913 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[0\] Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[0\] " "create_clock -period 1.000 -name Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[0\] Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1463399961913 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1463399961913 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[13\]~250\|combout " "Node \"elemento_micro\|int_BUS\[13\]~250\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961913 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[13\]~11\|dataa " "Node \"elemento_RAM\|data\[13\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961913 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[13\]~11\|combout " "Node \"elemento_RAM\|data\[13\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961913 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[13\]~250\|dataa " "Node \"elemento_micro\|int_BUS\[13\]~250\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961913 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1463399961913 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[26\]~455\|combout " "Node \"elemento_micro\|int_BUS\[26\]~455\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961913 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[26\]~27\|dataa " "Node \"elemento_RAM\|data\[26\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961913 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[26\]~27\|combout " "Node \"elemento_RAM\|data\[26\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961913 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[26\]~455\|dataa " "Node \"elemento_micro\|int_BUS\[26\]~455\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961913 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1463399961913 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[27\]~428\|combout " "Node \"elemento_micro\|int_BUS\[27\]~428\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961913 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[27\]~25\|dataa " "Node \"elemento_RAM\|data\[27\]~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961913 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[27\]~25\|combout " "Node \"elemento_RAM\|data\[27\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961913 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[27\]~426\|dataa " "Node \"elemento_micro\|int_BUS\[27\]~426\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961913 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[27\]~426\|combout " "Node \"elemento_micro\|int_BUS\[27\]~426\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961913 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[27\]~428\|dataa " "Node \"elemento_micro\|int_BUS\[27\]~428\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961913 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1463399961913 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[21\]~338\|combout " "Node \"elemento_micro\|int_BUS\[21\]~338\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961913 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[21\]~18\|datac " "Node \"elemento_RAM\|data\[21\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961913 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[21\]~18\|combout " "Node \"elemento_RAM\|data\[21\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961913 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[21\]~338\|datab " "Node \"elemento_micro\|int_BUS\[21\]~338\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961913 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1463399961913 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[31\]~497\|combout " "Node \"elemento_micro\|int_BUS\[31\]~497\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[31\]~30\|datab " "Node \"elemento_RAM\|data\[31\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[31\]~30\|combout " "Node \"elemento_RAM\|data\[31\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[31\]~496\|datab " "Node \"elemento_micro\|int_BUS\[31\]~496\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[31\]~496\|combout " "Node \"elemento_micro\|int_BUS\[31\]~496\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[31\]~497\|dataa " "Node \"elemento_micro\|int_BUS\[31\]~497\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1463399961923 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[10\]~310\|combout " "Node \"elemento_micro\|int_BUS\[10\]~310\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[10\]~16\|dataa " "Node \"elemento_RAM\|data\[10\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[10\]~16\|combout " "Node \"elemento_RAM\|data\[10\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[10\]~310\|datab " "Node \"elemento_micro\|int_BUS\[10\]~310\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1463399961923 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[25\]~443\|combout " "Node \"elemento_micro\|int_BUS\[25\]~443\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[25\]~26\|datab " "Node \"elemento_RAM\|data\[25\]~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[25\]~26\|combout " "Node \"elemento_RAM\|data\[25\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[25\]~443\|dataa " "Node \"elemento_micro\|int_BUS\[25\]~443\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1463399961923 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[11\]~286\|combout " "Node \"elemento_micro\|int_BUS\[11\]~286\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[11\]~14\|datac " "Node \"elemento_RAM\|data\[11\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[11\]~14\|combout " "Node \"elemento_RAM\|data\[11\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[11\]~286\|datab " "Node \"elemento_micro\|int_BUS\[11\]~286\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1463399961923 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[12\]~274\|combout " "Node \"elemento_micro\|int_BUS\[12\]~274\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[12\]~13\|datad " "Node \"elemento_RAM\|data\[12\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[12\]~13\|combout " "Node \"elemento_RAM\|data\[12\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[12\]~274\|datab " "Node \"elemento_micro\|int_BUS\[12\]~274\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1463399961923 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[23\]~322\|combout " "Node \"elemento_micro\|int_BUS\[23\]~322\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[23\]~17\|dataa " "Node \"elemento_RAM\|data\[23\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[23\]~17\|combout " "Node \"elemento_RAM\|data\[23\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[23\]~322\|dataa " "Node \"elemento_micro\|int_BUS\[23\]~322\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1463399961923 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[24\]~202\|combout " "Node \"elemento_micro\|int_BUS\[24\]~202\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[24\]~7\|datab " "Node \"elemento_RAM\|data\[24\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[24\]~7\|combout " "Node \"elemento_RAM\|data\[24\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[24\]~202\|datac " "Node \"elemento_micro\|int_BUS\[24\]~202\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1463399961923 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[9\]~298\|combout " "Node \"elemento_micro\|int_BUS\[9\]~298\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[9\]~15\|dataa " "Node \"elemento_RAM\|data\[9\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[9\]~15\|combout " "Node \"elemento_RAM\|data\[9\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[9\]~298\|datab " "Node \"elemento_micro\|int_BUS\[9\]~298\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1463399961923 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[7\]~226\|combout " "Node \"elemento_micro\|int_BUS\[7\]~226\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[7\]~9\|datab " "Node \"elemento_RAM\|data\[7\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[7\]~9\|combout " "Node \"elemento_RAM\|data\[7\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[7\]~226\|datac " "Node \"elemento_micro\|int_BUS\[7\]~226\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1463399961923 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[8\]~214\|combout " "Node \"elemento_micro\|int_BUS\[8\]~214\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[8\]~8\|datad " "Node \"elemento_RAM\|data\[8\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[8\]~8\|combout " "Node \"elemento_RAM\|data\[8\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[8\]~214\|dataa " "Node \"elemento_micro\|int_BUS\[8\]~214\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1463399961923 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[16\]~414\|combout " "Node \"elemento_micro\|int_BUS\[16\]~414\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[16\]~24\|datac " "Node \"elemento_RAM\|data\[16\]~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[16\]~24\|combout " "Node \"elemento_RAM\|data\[16\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[16\]~414\|datab " "Node \"elemento_micro\|int_BUS\[16\]~414\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1463399961923 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[20\]~363\|combout " "Node \"elemento_micro\|int_BUS\[20\]~363\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[20\]~20\|datab " "Node \"elemento_RAM\|data\[20\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[20\]~20\|combout " "Node \"elemento_RAM\|data\[20\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[20\]~363\|dataa " "Node \"elemento_micro\|int_BUS\[20\]~363\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1463399961923 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[28\]~483\|combout " "Node \"elemento_micro\|int_BUS\[28\]~483\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[28\]~29\|datad " "Node \"elemento_RAM\|data\[28\]~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[28\]~29\|combout " "Node \"elemento_RAM\|data\[28\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[28\]~483\|dataa " "Node \"elemento_micro\|int_BUS\[28\]~483\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1463399961923 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[14\]~262\|combout " "Node \"elemento_micro\|int_BUS\[14\]~262\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[14\]~12\|datad " "Node \"elemento_RAM\|data\[14\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[14\]~12\|combout " "Node \"elemento_RAM\|data\[14\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[14\]~262\|dataa " "Node \"elemento_micro\|int_BUS\[14\]~262\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1463399961923 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[17\]~390\|combout " "Node \"elemento_micro\|int_BUS\[17\]~390\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[17\]~22\|dataa " "Node \"elemento_RAM\|data\[17\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[17\]~22\|combout " "Node \"elemento_RAM\|data\[17\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[17\]~390\|datac " "Node \"elemento_micro\|int_BUS\[17\]~390\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1463399961923 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[29\]~471\|combout " "Node \"elemento_micro\|int_BUS\[29\]~471\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[29\]~28\|dataa " "Node \"elemento_RAM\|data\[29\]~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[29\]~28\|combout " "Node \"elemento_RAM\|data\[29\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[29\]~460\|datab " "Node \"elemento_micro\|int_BUS\[29\]~460\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[29\]~460\|combout " "Node \"elemento_micro\|int_BUS\[29\]~460\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[29\]~471\|dataa " "Node \"elemento_micro\|int_BUS\[29\]~471\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1463399961923 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[3\]~112\|combout " "Node \"elemento_micro\|int_BUS\[3\]~112\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[3\]~3\|datab " "Node \"elemento_RAM\|data\[3\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[3\]~3\|combout " "Node \"elemento_RAM\|data\[3\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[3\]~112\|datac " "Node \"elemento_micro\|int_BUS\[3\]~112\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1463399961923 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[18\]~402\|combout " "Node \"elemento_micro\|int_BUS\[18\]~402\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[18\]~23\|dataa " "Node \"elemento_RAM\|data\[18\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[18\]~23\|combout " "Node \"elemento_RAM\|data\[18\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[18\]~402\|datab " "Node \"elemento_micro\|int_BUS\[18\]~402\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1463399961923 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[5\]~136\|combout " "Node \"elemento_micro\|int_BUS\[5\]~136\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[5\]~5\|datab " "Node \"elemento_RAM\|data\[5\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[5\]~5\|combout " "Node \"elemento_RAM\|data\[5\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[5\]~136\|dataa " "Node \"elemento_micro\|int_BUS\[5\]~136\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1463399961923 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[19\]~376\|combout " "Node \"elemento_micro\|int_BUS\[19\]~376\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[19\]~21\|dataa " "Node \"elemento_RAM\|data\[19\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[19\]~21\|combout " "Node \"elemento_RAM\|data\[19\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[19\]~376\|datab " "Node \"elemento_micro\|int_BUS\[19\]~376\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1463399961923 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[15\]~238\|combout " "Node \"elemento_micro\|int_BUS\[15\]~238\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[15\]~10\|datac " "Node \"elemento_RAM\|data\[15\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[15\]~10\|combout " "Node \"elemento_RAM\|data\[15\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[15\]~238\|datac " "Node \"elemento_micro\|int_BUS\[15\]~238\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1463399961923 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[2\]~100\|combout " "Node \"elemento_micro\|int_BUS\[2\]~100\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[2\]~2\|datab " "Node \"elemento_RAM\|data\[2\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[2\]~2\|combout " "Node \"elemento_RAM\|data\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[2\]~100\|datab " "Node \"elemento_micro\|int_BUS\[2\]~100\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1463399961923 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[1\]~88\|combout " "Node \"elemento_micro\|int_BUS\[1\]~88\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[1\]~1\|datab " "Node \"elemento_RAM\|data\[1\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[1\]~1\|combout " "Node \"elemento_RAM\|data\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[1\]~88\|dataa " "Node \"elemento_micro\|int_BUS\[1\]~88\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961923 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1463399961923 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[22\]~351\|combout " "Node \"elemento_micro\|int_BUS\[22\]~351\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961933 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[22\]~19\|dataa " "Node \"elemento_RAM\|data\[22\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961933 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[22\]~19\|combout " "Node \"elemento_RAM\|data\[22\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961933 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[22\]~351\|datab " "Node \"elemento_micro\|int_BUS\[22\]~351\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961933 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1463399961933 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[0\]~70\|combout " "Node \"elemento_micro\|int_BUS\[0\]~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961934 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[0\]~0\|dataa " "Node \"elemento_RAM\|data\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961934 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[0\]~0\|combout " "Node \"elemento_RAM\|data\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961934 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[0\]~70\|dataa " "Node \"elemento_micro\|int_BUS\[0\]~70\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961934 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1463399961934 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[4\]~124\|combout " "Node \"elemento_micro\|int_BUS\[4\]~124\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961934 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[4\]~4\|datab " "Node \"elemento_RAM\|data\[4\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961934 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[4\]~4\|combout " "Node \"elemento_RAM\|data\[4\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961934 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[4\]~124\|dataa " "Node \"elemento_micro\|int_BUS\[4\]~124\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961934 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1463399961934 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[6\]~148\|combout " "Node \"elemento_micro\|int_BUS\[6\]~148\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961935 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[6\]~6\|dataa " "Node \"elemento_RAM\|data\[6\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961935 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[6\]~6\|combout " "Node \"elemento_RAM\|data\[6\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961935 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[6\]~148\|datac " "Node \"elemento_micro\|int_BUS\[6\]~148\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399961935 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1463399961935 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: elemento_micro\|elemento_UC\|Mux270~1  from: dataa  to: combout " "Cell: elemento_micro\|elemento_UC\|Mux270~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1463399961943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: elemento_micro\|elemento_UC\|process_3~23  from: datad  to: combout " "Cell: elemento_micro\|elemento_UC\|process_3~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1463399961943 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1463399961943 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1463399961963 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1463399962013 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1463399962193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.768 " "Worst-case setup slack is -13.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399962213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399962213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.768    -11866.835 CLK  " "  -13.768    -11866.835 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399962213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.014        -8.014 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[0\]\$latch  " "   -8.014        -8.014 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[0\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399962213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.179      -158.958 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[10\]  " "   -7.179      -158.958 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399962213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.636      -147.467 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[0\]  " "   -5.636      -147.467 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399962213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.643        -3.643 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|FLAGS  " "   -3.643        -3.643 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|FLAGS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399962213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463399962213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -8.398 " "Worst-case hold slack is -8.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399962303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399962303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.398      -194.889 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[0\]  " "   -8.398      -194.889 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399962303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.666      -122.685 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[10\]  " "   -4.666      -122.685 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399962303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941       -60.527 CLK  " "   -1.941       -60.527 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399962303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.471        -0.471 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[0\]\$latch  " "   -0.471        -0.471 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[0\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399962303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.536         0.000 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|FLAGS  " "    3.536         0.000 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|FLAGS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399962303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463399962303 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463399962313 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463399962354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.327 " "Worst-case minimum pulse width slack is -2.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399962364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399962364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.327      -397.678 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[0\]  " "   -2.327      -397.678 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399962364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -2611.368 CLK  " "   -1.627     -2611.368 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399962364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.582       -61.692 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[10\]  " "   -0.582       -61.692 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399962364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|FLAGS  " "    0.500         0.000 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|FLAGS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399962364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[0\]\$latch  " "    0.500         0.000 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[0\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399962364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463399962364 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1463399963154 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1463399963154 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: elemento_micro\|elemento_UC\|Mux270~1  from: dataa  to: combout " "Cell: elemento_micro\|elemento_UC\|Mux270~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1463399963354 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: elemento_micro\|elemento_UC\|process_3~23  from: datad  to: combout " "Cell: elemento_micro\|elemento_UC\|process_3~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1463399963354 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1463399963354 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1463399963444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.724 " "Worst-case setup slack is -5.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399963484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399963484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.724     -4552.304 CLK  " "   -5.724     -4552.304 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399963484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.393        -3.393 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[0\]\$latch  " "   -3.393        -3.393 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[0\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399963484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.185       -53.748 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[10\]  " "   -3.185       -53.748 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399963484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.427       -46.556 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[0\]  " "   -2.427       -46.556 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399963484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.301        -1.301 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|FLAGS  " "   -1.301        -1.301 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|FLAGS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399963484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463399963484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.181 " "Worst-case hold slack is -4.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399963584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399963584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.181       -95.939 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[0\]  " "   -4.181       -95.939 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399963584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.473       -63.679 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[10\]  " "   -2.473       -63.679 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399963584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.413       -89.805 CLK  " "   -1.413       -89.805 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399963584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049         0.000 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[0\]\$latch  " "    0.049         0.000 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[0\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399963584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.824         0.000 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|FLAGS  " "    1.824         0.000 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|FLAGS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399963584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463399963584 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463399963594 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463399963635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399963644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399963644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -2611.368 CLK  " "   -1.627     -2611.368 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399963644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.741      -109.636 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[0\]  " "   -0.741      -109.636 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399963644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.011         0.000 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[10\]  " "    0.011         0.000 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399963644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|FLAGS  " "    0.500         0.000 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|FLAGS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399963644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[0\]\$latch  " "    0.500         0.000 Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[0\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463399963644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463399963644 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1463399964444 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1463399964625 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1463399964625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 166 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 166 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "494 " "Peak virtual memory: 494 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463399964975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 16 06:59:24 2016 " "Processing ended: Mon May 16 06:59:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463399964975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463399964975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463399964975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463399964975 ""}
