// Seed: 4080760537
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output tri0 id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign module_1.id_3 = 0;
  logic id_10;
  wire  id_11;
  ;
  assign id_4 = id_2 + 1;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    output supply1 id_2,
    output tri id_3,
    output wand id_4,
    output tri id_5
);
  uwire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  wire id_8;
  ;
  assign id_7 = -1;
endmodule
