EINVAL,VAR_0
ENOMEM,VAR_1
IS_ERR,FUNC_0
PTR_ERR,FUNC_1
SIFIVE_SPI_DEFAULT_DEPTH,VAR_2
SIFIVE_SPI_MAX_CS,VAR_3
SIFIVE_SPI_REG_CSDEF,VAR_4
SPI_BPW_MASK,FUNC_2
SPI_CONTROLLER_MUST_TX,VAR_5
SPI_CPHA,VAR_6
SPI_CPOL,VAR_7
SPI_CS_HIGH,VAR_8
SPI_LSB_FIRST,VAR_9
SPI_MASTER_GPIO_SS,VAR_10
SPI_RX_DUAL,VAR_11
SPI_RX_QUAD,VAR_12
SPI_TX_DUAL,VAR_13
SPI_TX_QUAD,VAR_14
clk_prepare_enable,FUNC_3
dev_err,FUNC_4
dev_info,FUNC_5
dev_name,FUNC_6
devm_clk_get,FUNC_7
devm_platform_ioremap_resource,FUNC_8
devm_request_irq,FUNC_9
devm_spi_register_master,FUNC_10
ilog2,FUNC_11
init_completion,FUNC_12
of_property_read_u32,FUNC_13
platform_get_irq,FUNC_14
platform_set_drvdata,FUNC_15
sifive_spi_init,FUNC_16
sifive_spi_irq,VAR_15
sifive_spi_prepare_message,VAR_16
sifive_spi_read,FUNC_17
sifive_spi_set_cs,VAR_17
sifive_spi_transfer_one,VAR_18
sifive_spi_write,FUNC_18
spi_alloc_master,FUNC_19
spi_master_get_devdata,FUNC_20
spi_master_put,FUNC_21
sifive_spi_probe,FUNC_22
pdev,VAR_19
spi,VAR_20
ret,VAR_21
irq,VAR_22
num_cs,VAR_23
cs_bits,VAR_24
max_bits_per_word,VAR_25
master,VAR_26
