

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Tue Jan 30 14:59:26 2024

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     _LATBbits	set	3978
    49   000000                     _TRISB	set	3987
    50   000000                     _ADCON1	set	4033
    51                           
    52                           ; #config settings
    53                           
    54                           	psect	cinit
    55   007E6A                     __pcinit:
    56                           	callstack 0
    57   007E6A                     start_initialization:
    58                           	callstack 0
    59   007E6A                     __initialization:
    60                           	callstack 0
    61   007E6A                     end_of_initialization:
    62                           	callstack 0
    63   007E6A                     __end_of__initialization:
    64                           	callstack 0
    65   007E6A  0100               	movlb	0
    66   007E6C  EF38  F03F         	goto	_main	;jump to C main() function
    67                           
    68                           	psect	cstackCOMRAM
    69   000001                     __pcstackCOMRAM:
    70                           	callstack 0
    71   000001                     ??_main:
    72                           
    73                           ; 1 bytes @ 0x0
    74   000001                     	ds	2
    75                           
    76 ;;
    77 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    78 ;;
    79 ;; *************** function _main *****************
    80 ;; Defined at:
    81 ;;		line 13 in file "main.c"
    82 ;; Parameters:    Size  Location     Type
    83 ;;		None
    84 ;; Auto vars:     Size  Location     Type
    85 ;;		None
    86 ;; Return value:  Size  Location     Type
    87 ;;                  1    wreg      void 
    88 ;; Registers used:
    89 ;;		wreg, status,2
    90 ;; Tracked objects:
    91 ;;		On entry : 0/0
    92 ;;		On exit  : 0/0
    93 ;;		Unchanged: 0/0
    94 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    95 ;;      Params:         0       0       0       0       0       0       0       0       0
    96 ;;      Locals:         0       0       0       0       0       0       0       0       0
    97 ;;      Temps:          2       0       0       0       0       0       0       0       0
    98 ;;      Totals:         2       0       0       0       0       0       0       0       0
    99 ;;Total ram usage:        2 bytes
   100 ;; This function calls:
   101 ;;		Nothing
   102 ;; This function is called by:
   103 ;;		Startup code after reset
   104 ;; This function uses a non-reentrant model
   105 ;;
   106                           
   107                           	psect	text0
   108   007E70                     __ptext0:
   109                           	callstack 0
   110   007E70                     _main:
   111                           	callstack 31
   112   007E70                     
   113                           ;main.c: 14:     ADCON1 = 0x0F;
   114   007E70  0E0F               	movlw	15
   115   007E72  6EC1               	movwf	193,c	;volatile
   116                           
   117                           ;main.c: 16:     TRISB= 0;
   118   007E74  0E00               	movlw	0
   119   007E76  6E93               	movwf	147,c	;volatile
   120   007E78                     l694:
   121                           
   122                           ;main.c: 18:         LATBbits.LB0 = 1;
   123   007E78  808A               	bsf	138,0,c	;volatile
   124   007E7A                     
   125                           ;main.c: 19:         _delay((unsigned long)((200)*(20000000/4000.0)));
   126   007E7A  0E06               	movlw	6
   127   007E7C  6E02               	movwf	(??_main+1)^0,c
   128   007E7E  0E13               	movlw	19
   129   007E80  6E01               	movwf	??_main^0,c
   130   007E82  0EAE               	movlw	174
   131   007E84                     u17:
   132   007E84  2EE8               	decfsz	wreg,f,c
   133   007E86  D7FE               	bra	u17
   134   007E88  2E01               	decfsz	??_main^0,f,c
   135   007E8A  D7FC               	bra	u17
   136   007E8C  2E02               	decfsz	(??_main+1)^0,f,c
   137   007E8E  D7FA               	bra	u17
   138   007E90                     
   139                           ;main.c: 20:         LATBbits.LB1 = 1;
   140   007E90  828A               	bsf	138,1,c	;volatile
   141   007E92                     
   142                           ;main.c: 21:         _delay((unsigned long)((200)*(20000000/4000.0)));
   143   007E92  0E06               	movlw	6
   144   007E94  6E02               	movwf	(??_main+1)^0,c
   145   007E96  0E13               	movlw	19
   146   007E98  6E01               	movwf	??_main^0,c
   147   007E9A  0EAE               	movlw	174
   148   007E9C                     u27:
   149   007E9C  2EE8               	decfsz	wreg,f,c
   150   007E9E  D7FE               	bra	u27
   151   007EA0  2E01               	decfsz	??_main^0,f,c
   152   007EA2  D7FC               	bra	u27
   153   007EA4  2E02               	decfsz	(??_main+1)^0,f,c
   154   007EA6  D7FA               	bra	u27
   155   007EA8                     
   156                           ;main.c: 22:         LATBbits.LB2 = 1;
   157   007EA8  848A               	bsf	138,2,c	;volatile
   158   007EAA                     
   159                           ;main.c: 23:         _delay((unsigned long)((200)*(20000000/4000.0)));
   160   007EAA  0E06               	movlw	6
   161   007EAC  6E02               	movwf	(??_main+1)^0,c
   162   007EAE  0E13               	movlw	19
   163   007EB0  6E01               	movwf	??_main^0,c
   164   007EB2  0EAE               	movlw	174
   165   007EB4                     u37:
   166   007EB4  2EE8               	decfsz	wreg,f,c
   167   007EB6  D7FE               	bra	u37
   168   007EB8  2E01               	decfsz	??_main^0,f,c
   169   007EBA  D7FC               	bra	u37
   170   007EBC  2E02               	decfsz	(??_main+1)^0,f,c
   171   007EBE  D7FA               	bra	u37
   172   007EC0                     
   173                           ;main.c: 24:         LATBbits.LB3 = 1;
   174   007EC0  868A               	bsf	138,3,c	;volatile
   175   007EC2                     
   176                           ;main.c: 25:         _delay((unsigned long)((200)*(20000000/4000.0)));
   177   007EC2  0E06               	movlw	6
   178   007EC4  6E02               	movwf	(??_main+1)^0,c
   179   007EC6  0E13               	movlw	19
   180   007EC8  6E01               	movwf	??_main^0,c
   181   007ECA  0EAE               	movlw	174
   182   007ECC                     u47:
   183   007ECC  2EE8               	decfsz	wreg,f,c
   184   007ECE  D7FE               	bra	u47
   185   007ED0  2E01               	decfsz	??_main^0,f,c
   186   007ED2  D7FC               	bra	u47
   187   007ED4  2E02               	decfsz	(??_main+1)^0,f,c
   188   007ED6  D7FA               	bra	u47
   189   007ED8                     
   190                           ;main.c: 26:         LATBbits.LB4 = 1;
   191   007ED8  888A               	bsf	138,4,c	;volatile
   192   007EDA                     
   193                           ;main.c: 27:         _delay((unsigned long)((200)*(20000000/4000.0)));
   194   007EDA  0E06               	movlw	6
   195   007EDC  6E02               	movwf	(??_main+1)^0,c
   196   007EDE  0E13               	movlw	19
   197   007EE0  6E01               	movwf	??_main^0,c
   198   007EE2  0EAE               	movlw	174
   199   007EE4                     u57:
   200   007EE4  2EE8               	decfsz	wreg,f,c
   201   007EE6  D7FE               	bra	u57
   202   007EE8  2E01               	decfsz	??_main^0,f,c
   203   007EEA  D7FC               	bra	u57
   204   007EEC  2E02               	decfsz	(??_main+1)^0,f,c
   205   007EEE  D7FA               	bra	u57
   206   007EF0                     
   207                           ;main.c: 28:         LATBbits.LB5 = 1;
   208   007EF0  8A8A               	bsf	138,5,c	;volatile
   209   007EF2                     
   210                           ;main.c: 29:         _delay((unsigned long)((200)*(20000000/4000.0)));
   211   007EF2  0E06               	movlw	6
   212   007EF4  6E02               	movwf	(??_main+1)^0,c
   213   007EF6  0E13               	movlw	19
   214   007EF8  6E01               	movwf	??_main^0,c
   215   007EFA  0EAE               	movlw	174
   216   007EFC                     u67:
   217   007EFC  2EE8               	decfsz	wreg,f,c
   218   007EFE  D7FE               	bra	u67
   219   007F00  2E01               	decfsz	??_main^0,f,c
   220   007F02  D7FC               	bra	u67
   221   007F04  2E02               	decfsz	(??_main+1)^0,f,c
   222   007F06  D7FA               	bra	u67
   223   007F08                     
   224                           ;main.c: 30:         LATBbits.LB6 = 1;
   225   007F08  8C8A               	bsf	138,6,c	;volatile
   226   007F0A                     
   227                           ;main.c: 31:         _delay((unsigned long)((200)*(20000000/4000.0)));
   228   007F0A  0E06               	movlw	6
   229   007F0C  6E02               	movwf	(??_main+1)^0,c
   230   007F0E  0E13               	movlw	19
   231   007F10  6E01               	movwf	??_main^0,c
   232   007F12  0EAE               	movlw	174
   233   007F14                     u77:
   234   007F14  2EE8               	decfsz	wreg,f,c
   235   007F16  D7FE               	bra	u77
   236   007F18  2E01               	decfsz	??_main^0,f,c
   237   007F1A  D7FC               	bra	u77
   238   007F1C  2E02               	decfsz	(??_main+1)^0,f,c
   239   007F1E  D7FA               	bra	u77
   240   007F20                     
   241                           ;main.c: 32:         LATBbits.LB7 = 1;
   242   007F20  8E8A               	bsf	138,7,c	;volatile
   243   007F22                     
   244                           ;main.c: 33:         _delay((unsigned long)((200)*(20000000/4000.0)));
   245   007F22  0E06               	movlw	6
   246   007F24  6E02               	movwf	(??_main+1)^0,c
   247   007F26  0E13               	movlw	19
   248   007F28  6E01               	movwf	??_main^0,c
   249   007F2A  0EAE               	movlw	174
   250   007F2C                     u87:
   251   007F2C  2EE8               	decfsz	wreg,f,c
   252   007F2E  D7FE               	bra	u87
   253   007F30  2E01               	decfsz	??_main^0,f,c
   254   007F32  D7FC               	bra	u87
   255   007F34  2E02               	decfsz	(??_main+1)^0,f,c
   256   007F36  D7FA               	bra	u87
   257   007F38                     
   258                           ;main.c: 34:         LATBbits.LB0 = 0;
   259   007F38  908A               	bcf	138,0,c	;volatile
   260   007F3A                     
   261                           ;main.c: 35:         _delay((unsigned long)((200)*(20000000/4000.0)));
   262   007F3A  0E06               	movlw	6
   263   007F3C  6E02               	movwf	(??_main+1)^0,c
   264   007F3E  0E13               	movlw	19
   265   007F40  6E01               	movwf	??_main^0,c
   266   007F42  0EAE               	movlw	174
   267   007F44                     u97:
   268   007F44  2EE8               	decfsz	wreg,f,c
   269   007F46  D7FE               	bra	u97
   270   007F48  2E01               	decfsz	??_main^0,f,c
   271   007F4A  D7FC               	bra	u97
   272   007F4C  2E02               	decfsz	(??_main+1)^0,f,c
   273   007F4E  D7FA               	bra	u97
   274   007F50                     
   275                           ;main.c: 36:         LATBbits.LB1 = 0;
   276   007F50  928A               	bcf	138,1,c	;volatile
   277   007F52                     
   278                           ;main.c: 37:         _delay((unsigned long)((200)*(20000000/4000.0)));
   279   007F52  0E06               	movlw	6
   280   007F54  6E02               	movwf	(??_main+1)^0,c
   281   007F56  0E13               	movlw	19
   282   007F58  6E01               	movwf	??_main^0,c
   283   007F5A  0EAE               	movlw	174
   284   007F5C                     u107:
   285   007F5C  2EE8               	decfsz	wreg,f,c
   286   007F5E  D7FE               	bra	u107
   287   007F60  2E01               	decfsz	??_main^0,f,c
   288   007F62  D7FC               	bra	u107
   289   007F64  2E02               	decfsz	(??_main+1)^0,f,c
   290   007F66  D7FA               	bra	u107
   291   007F68                     
   292                           ;main.c: 38:         LATBbits.LB2 = 0;
   293   007F68  948A               	bcf	138,2,c	;volatile
   294   007F6A                     
   295                           ;main.c: 39:         _delay((unsigned long)((200)*(20000000/4000.0)));
   296   007F6A  0E06               	movlw	6
   297   007F6C  6E02               	movwf	(??_main+1)^0,c
   298   007F6E  0E13               	movlw	19
   299   007F70  6E01               	movwf	??_main^0,c
   300   007F72  0EAE               	movlw	174
   301   007F74                     u117:
   302   007F74  2EE8               	decfsz	wreg,f,c
   303   007F76  D7FE               	bra	u117
   304   007F78  2E01               	decfsz	??_main^0,f,c
   305   007F7A  D7FC               	bra	u117
   306   007F7C  2E02               	decfsz	(??_main+1)^0,f,c
   307   007F7E  D7FA               	bra	u117
   308   007F80                     
   309                           ;main.c: 40:         LATBbits.LB3 = 0;
   310   007F80  968A               	bcf	138,3,c	;volatile
   311   007F82                     
   312                           ;main.c: 41:         _delay((unsigned long)((200)*(20000000/4000.0)));
   313   007F82  0E06               	movlw	6
   314   007F84  6E02               	movwf	(??_main+1)^0,c
   315   007F86  0E13               	movlw	19
   316   007F88  6E01               	movwf	??_main^0,c
   317   007F8A  0EAE               	movlw	174
   318   007F8C                     u127:
   319   007F8C  2EE8               	decfsz	wreg,f,c
   320   007F8E  D7FE               	bra	u127
   321   007F90  2E01               	decfsz	??_main^0,f,c
   322   007F92  D7FC               	bra	u127
   323   007F94  2E02               	decfsz	(??_main+1)^0,f,c
   324   007F96  D7FA               	bra	u127
   325   007F98                     
   326                           ;main.c: 42:         LATBbits.LB4 = 0;
   327   007F98  988A               	bcf	138,4,c	;volatile
   328   007F9A                     
   329                           ;main.c: 43:         _delay((unsigned long)((200)*(20000000/4000.0)));
   330   007F9A  0E06               	movlw	6
   331   007F9C  6E02               	movwf	(??_main+1)^0,c
   332   007F9E  0E13               	movlw	19
   333   007FA0  6E01               	movwf	??_main^0,c
   334   007FA2  0EAE               	movlw	174
   335   007FA4                     u137:
   336   007FA4  2EE8               	decfsz	wreg,f,c
   337   007FA6  D7FE               	bra	u137
   338   007FA8  2E01               	decfsz	??_main^0,f,c
   339   007FAA  D7FC               	bra	u137
   340   007FAC  2E02               	decfsz	(??_main+1)^0,f,c
   341   007FAE  D7FA               	bra	u137
   342   007FB0                     
   343                           ;main.c: 44:         LATBbits.LB5 = 0;
   344   007FB0  9A8A               	bcf	138,5,c	;volatile
   345   007FB2                     
   346                           ;main.c: 45:         _delay((unsigned long)((200)*(20000000/4000.0)));
   347   007FB2  0E06               	movlw	6
   348   007FB4  6E02               	movwf	(??_main+1)^0,c
   349   007FB6  0E13               	movlw	19
   350   007FB8  6E01               	movwf	??_main^0,c
   351   007FBA  0EAE               	movlw	174
   352   007FBC                     u147:
   353   007FBC  2EE8               	decfsz	wreg,f,c
   354   007FBE  D7FE               	bra	u147
   355   007FC0  2E01               	decfsz	??_main^0,f,c
   356   007FC2  D7FC               	bra	u147
   357   007FC4  2E02               	decfsz	(??_main+1)^0,f,c
   358   007FC6  D7FA               	bra	u147
   359   007FC8                     
   360                           ;main.c: 46:         LATBbits.LB6 = 0;
   361   007FC8  9C8A               	bcf	138,6,c	;volatile
   362   007FCA                     
   363                           ;main.c: 47:         _delay((unsigned long)((200)*(20000000/4000.0)));
   364   007FCA  0E06               	movlw	6
   365   007FCC  6E02               	movwf	(??_main+1)^0,c
   366   007FCE  0E13               	movlw	19
   367   007FD0  6E01               	movwf	??_main^0,c
   368   007FD2  0EAE               	movlw	174
   369   007FD4                     u157:
   370   007FD4  2EE8               	decfsz	wreg,f,c
   371   007FD6  D7FE               	bra	u157
   372   007FD8  2E01               	decfsz	??_main^0,f,c
   373   007FDA  D7FC               	bra	u157
   374   007FDC  2E02               	decfsz	(??_main+1)^0,f,c
   375   007FDE  D7FA               	bra	u157
   376   007FE0                     
   377                           ;main.c: 48:         LATBbits.LB7 = 0;
   378   007FE0  9E8A               	bcf	138,7,c	;volatile
   379   007FE2                     
   380                           ;main.c: 49:         _delay((unsigned long)((200)*(20000000/4000.0)));
   381   007FE2  0E06               	movlw	6
   382   007FE4  6E02               	movwf	(??_main+1)^0,c
   383   007FE6  0E13               	movlw	19
   384   007FE8  6E01               	movwf	??_main^0,c
   385   007FEA  0EAE               	movlw	174
   386   007FEC                     u167:
   387   007FEC  2EE8               	decfsz	wreg,f,c
   388   007FEE  D7FE               	bra	u167
   389   007FF0  2E01               	decfsz	??_main^0,f,c
   390   007FF2  D7FC               	bra	u167
   391   007FF4  2E02               	decfsz	(??_main+1)^0,f,c
   392   007FF6  D7FA               	bra	u167
   393   007FF8  EF3C  F03F         	goto	l694
   394   007FFC  EF00  F000         	goto	start
   395   008000                     __end_of_main:
   396                           	callstack 0
   397   000000                     
   398                           	psect	rparam
   399   000000                     
   400                           	psect	idloc
   401                           
   402                           ;Config register IDLOC0 @ 0x200000
   403                           ;	unspecified, using default values
   404   200000                     	org	2097152
   405   200000  FF                 	db	255
   406                           
   407                           ;Config register IDLOC1 @ 0x200001
   408                           ;	unspecified, using default values
   409   200001                     	org	2097153
   410   200001  FF                 	db	255
   411                           
   412                           ;Config register IDLOC2 @ 0x200002
   413                           ;	unspecified, using default values
   414   200002                     	org	2097154
   415   200002  FF                 	db	255
   416                           
   417                           ;Config register IDLOC3 @ 0x200003
   418                           ;	unspecified, using default values
   419   200003                     	org	2097155
   420   200003  FF                 	db	255
   421                           
   422                           ;Config register IDLOC4 @ 0x200004
   423                           ;	unspecified, using default values
   424   200004                     	org	2097156
   425   200004  FF                 	db	255
   426                           
   427                           ;Config register IDLOC5 @ 0x200005
   428                           ;	unspecified, using default values
   429   200005                     	org	2097157
   430   200005  FF                 	db	255
   431                           
   432                           ;Config register IDLOC6 @ 0x200006
   433                           ;	unspecified, using default values
   434   200006                     	org	2097158
   435   200006  FF                 	db	255
   436                           
   437                           ;Config register IDLOC7 @ 0x200007
   438                           ;	unspecified, using default values
   439   200007                     	org	2097159
   440   200007  FF                 	db	255
   441                           
   442                           	psect	config
   443                           
   444                           ;Config register CONFIG1L @ 0x300000
   445                           ;	PLL Prescaler Selection bits
   446                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   447                           ;	System Clock Postscaler Selection bits
   448                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   449                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   450                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   451   300000                     	org	3145728
   452   300000  00                 	db	0
   453                           
   454                           ;Config register CONFIG1H @ 0x300001
   455                           ;	Oscillator Selection bits
   456                           ;	FOSC = HS, HS oscillator (HS)
   457                           ;	Fail-Safe Clock Monitor Enable bit
   458                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   459                           ;	Internal/External Oscillator Switchover bit
   460                           ;	IESO = OFF, Oscillator Switchover mode disabled
   461   300001                     	org	3145729
   462   300001  0C                 	db	12
   463                           
   464                           ;Config register CONFIG2L @ 0x300002
   465                           ;	Power-up Timer Enable bit
   466                           ;	PWRT = OFF, PWRT disabled
   467                           ;	Brown-out Reset Enable bits
   468                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   469                           ;	Brown-out Reset Voltage bits
   470                           ;	BORV = 3, Minimum setting 2.05V
   471                           ;	USB Voltage Regulator Enable bit
   472                           ;	VREGEN = OFF, USB voltage regulator disabled
   473   300002                     	org	3145730
   474   300002  1F                 	db	31
   475                           
   476                           ;Config register CONFIG2H @ 0x300003
   477                           ;	Watchdog Timer Enable bit
   478                           ;	WDT = ON, WDT enabled
   479                           ;	Watchdog Timer Postscale Select bits
   480                           ;	WDTPS = 32768, 1:32768
   481   300003                     	org	3145731
   482   300003  1F                 	db	31
   483                           
   484                           ; Padding undefined space
   485   300004                     	org	3145732
   486   300004  FF                 	db	255
   487                           
   488                           ;Config register CONFIG3H @ 0x300005
   489                           ;	CCP2 MUX bit
   490                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   491                           ;	PORTB A/D Enable bit
   492                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   493                           ;	Low-Power Timer 1 Oscillator Enable bit
   494                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   495                           ;	MCLR Pin Enable bit
   496                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   497   300005                     	org	3145733
   498   300005  83                 	db	131
   499                           
   500                           ;Config register CONFIG4L @ 0x300006
   501                           ;	Stack Full/Underflow Reset Enable bit
   502                           ;	STVREN = ON, Stack full/underflow will cause Reset
   503                           ;	Single-Supply ICSP Enable bit
   504                           ;	LVP = ON, Single-Supply ICSP enabled
   505                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   506                           ;	ICPRT = OFF, ICPORT disabled
   507                           ;	Extended Instruction Set Enable bit
   508                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   509                           ;	Background Debugger Enable bit
   510                           ;	DEBUG = 0x1, unprogrammed default
   511   300006                     	org	3145734
   512   300006  85                 	db	133
   513                           
   514                           ; Padding undefined space
   515   300007                     	org	3145735
   516   300007  FF                 	db	255
   517                           
   518                           ;Config register CONFIG5L @ 0x300008
   519                           ;	Code Protection bit
   520                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   521                           ;	Code Protection bit
   522                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   523                           ;	Code Protection bit
   524                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   525                           ;	Code Protection bit
   526                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   527   300008                     	org	3145736
   528   300008  0F                 	db	15
   529                           
   530                           ;Config register CONFIG5H @ 0x300009
   531                           ;	Boot Block Code Protection bit
   532                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   533                           ;	Data EEPROM Code Protection bit
   534                           ;	CPD = OFF, Data EEPROM is not code-protected
   535   300009                     	org	3145737
   536   300009  C0                 	db	192
   537                           
   538                           ;Config register CONFIG6L @ 0x30000A
   539                           ;	Write Protection bit
   540                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   541                           ;	Write Protection bit
   542                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   543                           ;	Write Protection bit
   544                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   545                           ;	Write Protection bit
   546                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   547   30000A                     	org	3145738
   548   30000A  0F                 	db	15
   549                           
   550                           ;Config register CONFIG6H @ 0x30000B
   551                           ;	Configuration Register Write Protection bit
   552                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   553                           ;	Boot Block Write Protection bit
   554                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   555                           ;	Data EEPROM Write Protection bit
   556                           ;	WRTD = OFF, Data EEPROM is not write-protected
   557   30000B                     	org	3145739
   558   30000B  E0                 	db	224
   559                           
   560                           ;Config register CONFIG7L @ 0x30000C
   561                           ;	Table Read Protection bit
   562                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   563                           ;	Table Read Protection bit
   564                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   565                           ;	Table Read Protection bit
   566                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   567                           ;	Table Read Protection bit
   568                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   569   30000C                     	org	3145740
   570   30000C  0F                 	db	15
   571                           
   572                           ;Config register CONFIG7H @ 0x30000D
   573                           ;	Boot Block Table Read Protection bit
   574                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   575   30000D                     	org	3145741
   576   30000D  40                 	db	64
   577                           tosu	equ	0xFFF
   578                           tosh	equ	0xFFE
   579                           tosl	equ	0xFFD
   580                           stkptr	equ	0xFFC
   581                           pclatu	equ	0xFFB
   582                           pclath	equ	0xFFA
   583                           pcl	equ	0xFF9
   584                           tblptru	equ	0xFF8
   585                           tblptrh	equ	0xFF7
   586                           tblptrl	equ	0xFF6
   587                           tablat	equ	0xFF5
   588                           prodh	equ	0xFF4
   589                           prodl	equ	0xFF3
   590                           indf0	equ	0xFEF
   591                           postinc0	equ	0xFEE
   592                           postdec0	equ	0xFED
   593                           preinc0	equ	0xFEC
   594                           plusw0	equ	0xFEB
   595                           fsr0h	equ	0xFEA
   596                           fsr0l	equ	0xFE9
   597                           wreg	equ	0xFE8
   598                           indf1	equ	0xFE7
   599                           postinc1	equ	0xFE6
   600                           postdec1	equ	0xFE5
   601                           preinc1	equ	0xFE4
   602                           plusw1	equ	0xFE3
   603                           fsr1h	equ	0xFE2
   604                           fsr1l	equ	0xFE1
   605                           bsr	equ	0xFE0
   606                           indf2	equ	0xFDF
   607                           postinc2	equ	0xFDE
   608                           postdec2	equ	0xFDD
   609                           preinc2	equ	0xFDC
   610                           plusw2	equ	0xFDB
   611                           fsr2h	equ	0xFDA
   612                           fsr2l	equ	0xFD9
   613                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRh          3E      0       0      20        0.0%
BITBIGSFRlh         2D      0       0      21        0.0%
BITBIGSFRllh         8      0       0      22        0.0%
BITBIGSFRlll        2A      0       0      23        0.0%
ABS                  0      0       0      24        0.0%
BIGRAM             7FF      0       0      25        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Tue Jan 30 14:59:26 2024

                     u17 7E84                       u27 7E9C                       u37 7EB4  
                     u47 7ECC                       u57 7EE4                       u67 7EFC  
                     u77 7F14                       u87 7F2C                       u97 7F44  
                    l700 7E92                      l710 7ED8                      l702 7EA8  
                    l720 7F0A                      l712 7EDA                      l704 7EAA  
                    l730 7F50                      l722 7F20                      l714 7EF0  
                    l706 7EC0                      l740 7F82                      l732 7F52  
                    l724 7F22                      l716 7EF2                      l708 7EC2  
                    l750 7FC8                      l742 7F98                      l734 7F68  
                    l726 7F38                      l718 7F08                      l752 7FCA  
                    l744 7F9A                      l736 7F6A                      l728 7F3A  
                    l754 7FE0                      l746 7FB0                      l738 7F80  
                    l756 7FE2                      l748 7FB2                      l692 7E70  
                    l694 7E78                      l696 7E7A                      l698 7E90  
                    u107 7F5C                      u117 7F74                      u127 7F8C  
                    u137 7FA4                      u147 7FBC                      u157 7FD4  
                    u167 7FEC                      wreg 000FE8                     _main 7E70  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  _TRISB 000F93          __initialization 7E6A             __end_of_main 8000  
                 ??_main 0001            __activetblptr 000000                   _ADCON1 000FC1  
                 isa$std 000001               __accesstop 0060  __end_of__initialization 7E6A  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7E6A                  __ramtop 0800  
                __ptext0 7E70     end_of_initialization 7E6A      start_initialization 7E6A  
               _LATBbits 000F8A                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 000000  
