// Seed: 755041793
module module_0 ();
  wire id_1;
  assign module_2.type_4 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_9;
  always @(1'b0 == 1)
    if (1) begin : LABEL_0
      id_4 = id_1;
    end
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    input uwire id_1,
    input tri1 id_2
    , id_6,
    output supply0 id_3,
    output wire id_4
);
  assign id_4 = id_0;
  module_0 modCall_1 ();
endmodule
