module gain_dma(
	input logic CLK
	output logic
);

endmodule
