{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 22 13:45:54 2017 " "Info: Processing started: Fri Sep 22 13:45:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Reg -c Reg --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Reg -c Reg --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst27~1 " "Warning: Node \"inst27~1\" is a latch" {  } { { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 808 632 696 856 "inst27" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst30 " "Warning: Node \"inst30\" is a latch" {  } { { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 832 1016 1080 880 "inst30" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst21~1 " "Warning: Node \"inst21~1\" is a latch" {  } { { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 584 632 696 632 "inst21" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst23 " "Warning: Node \"inst23\" is a latch" {  } { { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 608 1016 1080 656 "inst23" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst15~1 " "Warning: Node \"inst15~1\" is a latch" {  } { { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 328 632 696 376 "inst15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst17 " "Warning: Node \"inst17\" is a latch" {  } { { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 352 1016 1080 400 "inst17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst9~1 " "Warning: Node \"inst9~1\" is a latch" {  } { { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { -8 632 696 40 "inst9" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst12 " "Warning: Node \"inst12\" is a latch" {  } { { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 16 1016 1080 64 "inst12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "CLK " "Info: Assuming node \"CLK\" is a latch enable. Will not compute fmax for this pin." {  } { { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 1136 152 168 1304 "CLK" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register inst9~1 register inst12 313.28 MHz 3.192 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 313.28 MHz between source register \"inst9~1\" and destination register \"inst12\" (period= 3.192 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Longest register register " "Info: + Longest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst9~1 1 REG LC_X7_Y3_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y3_N4; Fanout = 2; REG Node = 'inst9~1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst9~1 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { -8 632 696 40 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 0.454 ns inst12 2 REG LC_X7_Y3_N5 2 " "Info: 2: + IC(0.340 ns) + CELL(0.114 ns) = 0.454 ns; Loc. = LC_X7_Y3_N5; Fanout = 2; REG Node = 'inst12'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { inst9~1 inst12 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 16 1016 1080 64 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.114 ns ( 25.11 % ) " "Info: Total cell delay = 0.114 ns ( 25.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.340 ns ( 74.89 % ) " "Info: Total interconnect delay = 0.340 ns ( 74.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { inst9~1 inst12 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { inst9~1 {} inst12 {} } { 0.000ns 0.340ns } { 0.000ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.435 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 7.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_25 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_25; Fanout = 12; CLK Node = 'CLK'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 1136 152 168 1304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.674 ns) + CELL(0.292 ns) 7.435 ns inst12 2 REG LC_X7_Y3_N5 2 " "Info: 2: + IC(5.674 ns) + CELL(0.292 ns) = 7.435 ns; Loc. = LC_X7_Y3_N5; Fanout = 2; REG Node = 'inst12'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.966 ns" { CLK inst12 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 16 1016 1080 64 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.761 ns ( 23.69 % ) " "Info: Total cell delay = 1.761 ns ( 23.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.674 ns ( 76.31 % ) " "Info: Total interconnect delay = 5.674 ns ( 76.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.435 ns" { CLK inst12 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.435 ns" { CLK {} CLK~out0 {} inst12 {} } { 0.000ns 0.000ns 5.674ns } { 0.000ns 1.469ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.433 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_25 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_25; Fanout = 12; CLK Node = 'CLK'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 1136 152 168 1304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.672 ns) + CELL(0.292 ns) 7.433 ns inst9~1 2 REG LC_X7_Y3_N4 2 " "Info: 2: + IC(5.672 ns) + CELL(0.292 ns) = 7.433 ns; Loc. = LC_X7_Y3_N4; Fanout = 2; REG Node = 'inst9~1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.964 ns" { CLK inst9~1 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { -8 632 696 40 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.761 ns ( 23.69 % ) " "Info: Total cell delay = 1.761 ns ( 23.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.672 ns ( 76.31 % ) " "Info: Total interconnect delay = 5.672 ns ( 76.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.433 ns" { CLK inst9~1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.433 ns" { CLK {} CLK~out0 {} inst9~1 {} } { 0.000ns 0.000ns 5.672ns } { 0.000ns 1.469ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.435 ns" { CLK inst12 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.435 ns" { CLK {} CLK~out0 {} inst12 {} } { 0.000ns 0.000ns 5.674ns } { 0.000ns 1.469ns 0.292ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.433 ns" { CLK inst9~1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.433 ns" { CLK {} CLK~out0 {} inst9~1 {} } { 0.000ns 0.000ns 5.672ns } { 0.000ns 1.469ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { -8 632 696 40 "inst9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.144 ns + " "Info: + Micro setup delay of destination is 1.144 ns" {  } { { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 16 1016 1080 64 "inst12" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { -8 632 696 40 "inst9" "" } } } } { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 16 1016 1080 64 "inst12" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { inst9~1 inst12 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { inst9~1 {} inst12 {} } { 0.000ns 0.340ns } { 0.000ns 0.114ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.435 ns" { CLK inst12 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.435 ns" { CLK {} CLK~out0 {} inst12 {} } { 0.000ns 0.000ns 5.674ns } { 0.000ns 1.469ns 0.292ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.433 ns" { CLK inst9~1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.433 ns" { CLK {} CLK~out0 {} inst9~1 {} } { 0.000ns 0.000ns 5.672ns } { 0.000ns 1.469ns 0.292ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst27~1 inst30 CLK 34 ps " "Info: Found hold time violation between source  pin or register \"inst27~1\" and destination pin or register \"inst30\" for clock \"CLK\" (Hold time is 34 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.488 ns + Largest " "Info: + Largest clock skew is 0.488 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.720 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_25 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_25; Fanout = 12; CLK Node = 'CLK'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 1136 152 168 1304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.661 ns) + CELL(0.590 ns) 7.720 ns inst30 2 REG LC_X6_Y5_N5 2 " "Info: 2: + IC(5.661 ns) + CELL(0.590 ns) = 7.720 ns; Loc. = LC_X6_Y5_N5; Fanout = 2; REG Node = 'inst30'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.251 ns" { CLK inst30 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 832 1016 1080 880 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.059 ns ( 26.67 % ) " "Info: Total cell delay = 2.059 ns ( 26.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.661 ns ( 73.33 % ) " "Info: Total interconnect delay = 5.661 ns ( 73.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.720 ns" { CLK inst30 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.720 ns" { CLK {} CLK~out0 {} inst30 {} } { 0.000ns 0.000ns 5.661ns } { 0.000ns 1.469ns 0.590ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.232 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 7.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_25 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_25; Fanout = 12; CLK Node = 'CLK'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 1136 152 168 1304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.649 ns) + CELL(0.114 ns) 7.232 ns inst27~1 2 REG LC_X6_Y5_N4 2 " "Info: 2: + IC(5.649 ns) + CELL(0.114 ns) = 7.232 ns; Loc. = LC_X6_Y5_N4; Fanout = 2; REG Node = 'inst27~1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.763 ns" { CLK inst27~1 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 808 632 696 856 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.583 ns ( 21.89 % ) " "Info: Total cell delay = 1.583 ns ( 21.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.649 ns ( 78.11 % ) " "Info: Total interconnect delay = 5.649 ns ( 78.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.232 ns" { CLK inst27~1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.232 ns" { CLK {} CLK~out0 {} inst27~1 {} } { 0.000ns 0.000ns 5.649ns } { 0.000ns 1.469ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.720 ns" { CLK inst30 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.720 ns" { CLK {} CLK~out0 {} inst30 {} } { 0.000ns 0.000ns 5.661ns } { 0.000ns 1.469ns 0.590ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.232 ns" { CLK inst27~1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.232 ns" { CLK {} CLK~out0 {} inst27~1 {} } { 0.000ns 0.000ns 5.649ns } { 0.000ns 1.469ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 808 632 696 856 "inst27" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns - Shortest register register " "Info: - Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst27~1 1 REG LC_X6_Y5_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y5_N4; Fanout = 2; REG Node = 'inst27~1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst27~1 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 808 632 696 856 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 0.454 ns inst30 2 REG LC_X6_Y5_N5 2 " "Info: 2: + IC(0.340 ns) + CELL(0.114 ns) = 0.454 ns; Loc. = LC_X6_Y5_N5; Fanout = 2; REG Node = 'inst30'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { inst27~1 inst30 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 832 1016 1080 880 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.114 ns ( 25.11 % ) " "Info: Total cell delay = 0.114 ns ( 25.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.340 ns ( 74.89 % ) " "Info: Total interconnect delay = 0.340 ns ( 74.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { inst27~1 inst30 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { inst27~1 {} inst30 {} } { 0.000ns 0.340ns } { 0.000ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 832 1016 1080 880 "inst30" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 808 632 696 856 "inst27" "" } } } } { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 832 1016 1080 880 "inst30" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.720 ns" { CLK inst30 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.720 ns" { CLK {} CLK~out0 {} inst30 {} } { 0.000ns 0.000ns 5.661ns } { 0.000ns 1.469ns 0.590ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.232 ns" { CLK inst27~1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.232 ns" { CLK {} CLK~out0 {} inst27~1 {} } { 0.000ns 0.000ns 5.649ns } { 0.000ns 1.469ns 0.114ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { inst27~1 inst30 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { inst27~1 {} inst30 {} } { 0.000ns 0.340ns } { 0.000ns 0.114ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst15~1 D1 CLK 2.721 ns register " "Info: tsu for register \"inst15~1\" (data pin = \"D1\", clock pin = \"CLK\") is 2.721 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.157 ns + Longest pin register " "Info: + Longest pin to register delay is 9.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns D1 1 PIN PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_23; Fanout = 1; PIN Node = 'D1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D1 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 328 216 384 344 "D1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.246 ns) + CELL(0.442 ns) 9.157 ns inst15~1 2 REG LC_X21_Y10_N4 2 " "Info: 2: + IC(7.246 ns) + CELL(0.442 ns) = 9.157 ns; Loc. = LC_X21_Y10_N4; Fanout = 2; REG Node = 'inst15~1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.688 ns" { D1 inst15~1 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 328 632 696 376 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.911 ns ( 20.87 % ) " "Info: Total cell delay = 1.911 ns ( 20.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.246 ns ( 79.13 % ) " "Info: Total interconnect delay = 7.246 ns ( 79.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.157 ns" { D1 inst15~1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "9.157 ns" { D1 {} D1~out0 {} inst15~1 {} } { 0.000ns 0.000ns 7.246ns } { 0.000ns 1.469ns 0.442ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.856 ns + " "Info: + Micro setup delay of destination is 0.856 ns" {  } { { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 328 632 696 376 "inst15" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.292 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 7.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_25 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_25; Fanout = 12; CLK Node = 'CLK'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 1136 152 168 1304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.709 ns) + CELL(0.114 ns) 7.292 ns inst15~1 2 REG LC_X21_Y10_N4 2 " "Info: 2: + IC(5.709 ns) + CELL(0.114 ns) = 7.292 ns; Loc. = LC_X21_Y10_N4; Fanout = 2; REG Node = 'inst15~1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.823 ns" { CLK inst15~1 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 328 632 696 376 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.583 ns ( 21.71 % ) " "Info: Total cell delay = 1.583 ns ( 21.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.709 ns ( 78.29 % ) " "Info: Total interconnect delay = 5.709 ns ( 78.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.292 ns" { CLK inst15~1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.292 ns" { CLK {} CLK~out0 {} inst15~1 {} } { 0.000ns 0.000ns 5.709ns } { 0.000ns 1.469ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.157 ns" { D1 inst15~1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "9.157 ns" { D1 {} D1~out0 {} inst15~1 {} } { 0.000ns 0.000ns 7.246ns } { 0.000ns 1.469ns 0.442ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.292 ns" { CLK inst15~1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.292 ns" { CLK {} CLK~out0 {} inst15~1 {} } { 0.000ns 0.000ns 5.709ns } { 0.000ns 1.469ns 0.114ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q1 inst17 13.177 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q1\" through register \"inst17\" is 13.177 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.779 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 7.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_25 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_25; Fanout = 12; CLK Node = 'CLK'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 1136 152 168 1304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.720 ns) + CELL(0.590 ns) 7.779 ns inst17 2 REG LC_X21_Y10_N5 2 " "Info: 2: + IC(5.720 ns) + CELL(0.590 ns) = 7.779 ns; Loc. = LC_X21_Y10_N5; Fanout = 2; REG Node = 'inst17'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.310 ns" { CLK inst17 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 352 1016 1080 400 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.059 ns ( 26.47 % ) " "Info: Total cell delay = 2.059 ns ( 26.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.720 ns ( 73.53 % ) " "Info: Total interconnect delay = 5.720 ns ( 73.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.779 ns" { CLK inst17 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.779 ns" { CLK {} CLK~out0 {} inst17 {} } { 0.000ns 0.000ns 5.720ns } { 0.000ns 1.469ns 0.590ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 352 1016 1080 400 "inst17" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.398 ns + Longest register pin " "Info: + Longest register to pin delay is 5.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst17 1 REG LC_X21_Y10_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y10_N5; Fanout = 2; REG Node = 'inst17'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst17 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 352 1016 1080 400 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.274 ns) + CELL(2.124 ns) 5.398 ns Q1 2 PIN PIN_1 0 " "Info: 2: + IC(3.274 ns) + CELL(2.124 ns) = 5.398 ns; Loc. = PIN_1; Fanout = 0; PIN Node = 'Q1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.398 ns" { inst17 Q1 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 368 1168 1344 384 "Q1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 39.35 % ) " "Info: Total cell delay = 2.124 ns ( 39.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.274 ns ( 60.65 % ) " "Info: Total interconnect delay = 3.274 ns ( 60.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.398 ns" { inst17 Q1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "5.398 ns" { inst17 {} Q1 {} } { 0.000ns 3.274ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.779 ns" { CLK inst17 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.779 ns" { CLK {} CLK~out0 {} inst17 {} } { 0.000ns 0.000ns 5.720ns } { 0.000ns 1.469ns 0.590ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.398 ns" { inst17 Q1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "5.398 ns" { inst17 {} Q1 {} } { 0.000ns 3.274ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLK nQ1 13.114 ns Longest " "Info: Longest tpd from source pin \"CLK\" to destination pin \"nQ1\" is 13.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_25 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_25; Fanout = 12; CLK Node = 'CLK'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 1136 152 168 1304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.701 ns) + CELL(0.442 ns) 9.612 ns inst18~0 2 COMB LC_X21_Y10_N2 1 " "Info: 2: + IC(7.701 ns) + CELL(0.442 ns) = 9.612 ns; Loc. = LC_X21_Y10_N2; Fanout = 1; COMB Node = 'inst18~0'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "8.143 ns" { CLK inst18~0 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 448 1016 1080 496 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.394 ns) + CELL(2.108 ns) 13.114 ns nQ1 3 PIN PIN_78 0 " "Info: 3: + IC(1.394 ns) + CELL(2.108 ns) = 13.114 ns; Loc. = PIN_78; Fanout = 0; PIN Node = 'nQ1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.502 ns" { inst18~0 nQ1 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 464 1168 1344 480 "nQ1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.019 ns ( 30.65 % ) " "Info: Total cell delay = 4.019 ns ( 30.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.095 ns ( 69.35 % ) " "Info: Total interconnect delay = 9.095 ns ( 69.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "13.114 ns" { CLK inst18~0 nQ1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "13.114 ns" { CLK {} CLK~out0 {} inst18~0 {} nQ1 {} } { 0.000ns 0.000ns 7.701ns 1.394ns } { 0.000ns 1.469ns 0.442ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst9~1 D0 CLK 0.143 ns register " "Info: th for register \"inst9~1\" (data pin = \"D0\", clock pin = \"CLK\") is 0.143 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.433 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_25 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_25; Fanout = 12; CLK Node = 'CLK'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { 1136 152 168 1304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.672 ns) + CELL(0.292 ns) 7.433 ns inst9~1 2 REG LC_X7_Y3_N4 2 " "Info: 2: + IC(5.672 ns) + CELL(0.292 ns) = 7.433 ns; Loc. = LC_X7_Y3_N4; Fanout = 2; REG Node = 'inst9~1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.964 ns" { CLK inst9~1 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { -8 632 696 40 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.761 ns ( 23.69 % ) " "Info: Total cell delay = 1.761 ns ( 23.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.672 ns ( 76.31 % ) " "Info: Total interconnect delay = 5.672 ns ( 76.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.433 ns" { CLK inst9~1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.433 ns" { CLK {} CLK~out0 {} inst9~1 {} } { 0.000ns 0.000ns 5.672ns } { 0.000ns 1.469ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { -8 632 696 40 "inst9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.290 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.290 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns D0 1 PIN PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_24; Fanout = 1; PIN Node = 'D0'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { -8 216 384 8 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.707 ns) + CELL(0.114 ns) 7.290 ns inst9~1 2 REG LC_X7_Y3_N4 2 " "Info: 2: + IC(5.707 ns) + CELL(0.114 ns) = 7.290 ns; Loc. = LC_X7_Y3_N4; Fanout = 2; REG Node = 'inst9~1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.821 ns" { D0 inst9~1 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Reg/reg.bdf" { { -8 632 696 40 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.583 ns ( 21.71 % ) " "Info: Total cell delay = 1.583 ns ( 21.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.707 ns ( 78.29 % ) " "Info: Total interconnect delay = 5.707 ns ( 78.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.290 ns" { D0 inst9~1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.290 ns" { D0 {} D0~out0 {} inst9~1 {} } { 0.000ns 0.000ns 5.707ns } { 0.000ns 1.469ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.433 ns" { CLK inst9~1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.433 ns" { CLK {} CLK~out0 {} inst9~1 {} } { 0.000ns 0.000ns 5.672ns } { 0.000ns 1.469ns 0.292ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.290 ns" { D0 inst9~1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.290 ns" { D0 {} D0~out0 {} inst9~1 {} } { 0.000ns 0.000ns 5.707ns } { 0.000ns 1.469ns 0.114ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 22 13:45:54 2017 " "Info: Processing ended: Fri Sep 22 13:45:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
