0.6
2019.2
Nov  6 2019
21:57:16
D:/VivadoProyects/vivado_systemVerilog/2-SesionGuiada/2-SesionGuiada.sim/sim_1/synth/timing/xsim/testbench_counter_nbits_time_synth.v,1590628552,verilog,,,,counter_n_bits;glbl,,,,,,,,
D:/VivadoProyects/vivado_systemVerilog/2-SesionGuiada/2-SesionGuiada.srcs/sim_1/new/testbench_counter_nbits.sv,1590628011,systemVerilog,,,,testbench_counter_nbits,,,,,,,,
