// Seed: 3343933926
module module_0 #(
    parameter id_2 = 32'd89,
    parameter id_3 = 32'd59
) ();
  tri0 id_1;
  defparam id_2.id_3 = 1;
  assign id_3 = id_3;
  initial begin
    id_1 = (id_3#(.id_1(1)));
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  reg id_4;
  assign id_1 = 1'b0;
  module_0();
  always @(posedge id_2.id_2)
    case (1)
      id_2: ;
      id_4: $display(id_4, id_2);
      1: id_4 <= id_4;
      default: ;
    endcase
  assign id_4 = id_4;
endmodule
