<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Export" build_result="2" build_time="1670127313">
            <Task name="Bitgen" build_result="2" update_result="0" update_time="1670127313"/>
            <Task name="IBIS" build_result="2" update_result="0" update_time="1670127313"/>
            <Task name="TimingSimFileVlg" build_result="2" update_result="0" update_time="1670127314"/>
        </Milestone>
        <Milestone name="Map" build_result="2" build_time="1670127298">
            <Task name="Map" build_result="2" update_result="0" update_time="1670127298"/>
            <Task name="MapTrace" build_result="0" update_result="2" update_time="1668721530"/>
        </Milestone>
        <Milestone name="PAR" build_result="2" build_time="1670127306">
            <Task name="PAR" build_result="2" update_result="0" update_time="1670127306"/>
            <Task name="PARTrace" build_result="2" update_result="0" update_time="1670127306"/>
            <Task name="IOTiming" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="2" build_time="1670127297">
            <Task name="Lattice_Synthesis" build_result="2" update_result="0" update_time="1670127297"/>
            <Task name="LSE_Compile" build_result="2" update_result="0" update_time="1670127306"/>
            <Task name="SynTrace" build_result="0" update_result="2" update_time="1669011145"/>
            <Task name="SynVerilogSimFile" build_result="0" update_result="2" update_time="1669011145"/>
        </Milestone>
        <Milestone name="TOOL_Report" build_result="0" build_time="0">
            <Task name="HDLE" build_result="0" update_result="2" update_time="1669011721"/>
            <Task name="BKM" build_result="0" update_result="2" update_time="1669011721"/>
            <Task name="SSO" build_result="0" update_result="2" update_time="1669011721"/>
            <Task name="PIODRC" build_result="0" update_result="2" update_time="1669011721"/>
            <Task name="DEC" build_result="0" update_result="2" update_time="1669011721"/>
        </Milestone>
        <Report name="IBIS/final_proj_fpga_impl_1.ibs" last_build_time="1670127313" last_build_size="54652"/>
        <Report name="final_proj_fpga_impl_1.bgn" last_build_time="1670127313" last_build_size="1056"/>
        <Report name="final_proj_fpga_impl_1.bin" last_build_time="1670127313" last_build_size="104156"/>
        <Report name="final_proj_fpga_impl_1.lsedata" last_build_time="0" last_build_size="0"/>
        <Report name="final_proj_fpga_impl_1.twr.html" last_build_time="1670127306" last_build_size="162125"/>
        <Report name="final_proj_fpga_impl_1.udb" last_build_time="1670127305" last_build_size="27298"/>
        <Report name="final_proj_fpga_impl_1_map.udb" last_build_time="1670127298" last_build_size="17517"/>
        <Report name="final_proj_fpga_impl_1_rtl.udb" last_build_time="1670127297" last_build_size="11216"/>
        <Report name="final_proj_fpga_impl_1_syn.udb" last_build_time="1670127297" last_build_size="11976"/>
        <Report name="final_proj_fpga_impl_1_vo.sdf" last_build_time="1670127314" last_build_size="117187"/>
        <Report name="final_proj_fpga_impl_1_vo.vo" last_build_time="1670127314" last_build_size="121340"/>
    </Strategy>
</BuildStatus>
