Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\INNOVATE_FPGA\DE10_NANO_RESOURCES\FCC_v.1.0.0_SystemCD\DE10_Nano_WiFi_Web_Server\RFS_WiFi.qsys --block-symbol-file --output-directory=D:\INNOVATE_FPGA\DE10_NANO_RESOURCES\FCC_v.1.0.0_SystemCD\DE10_Nano_WiFi_Web_Server\RFS_WiFi --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading DE10_Nano_WiFi_Web_Server/RFS_WiFi.qsys
Progress: Reading input file
Progress: Adding SEG7_IF_0 [SEG7_IF 1.0]
Progress: Parameterizing module SEG7_IF_0
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding pio_key [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_key
Progress: Adding pio_led [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_led
Progress: Adding pio_wifi_reset [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_wifi_reset
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Adding wifi_uart0 [altera_avalon_uart 18.1]
Progress: Parameterizing module wifi_uart0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: RFS_WiFi.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: RFS_WiFi.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: RFS_WiFi.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: RFS_WiFi.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\INNOVATE_FPGA\DE10_NANO_RESOURCES\FCC_v.1.0.0_SystemCD\DE10_Nano_WiFi_Web_Server\RFS_WiFi.qsys --synthesis=VERILOG --output-directory=D:\INNOVATE_FPGA\DE10_NANO_RESOURCES\FCC_v.1.0.0_SystemCD\DE10_Nano_WiFi_Web_Server\RFS_WiFi\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading DE10_Nano_WiFi_Web_Server/RFS_WiFi.qsys
Progress: Reading input file
Progress: Adding SEG7_IF_0 [SEG7_IF 1.0]
Progress: Parameterizing module SEG7_IF_0
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding pio_key [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_key
Progress: Adding pio_led [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_led
Progress: Adding pio_wifi_reset [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_wifi_reset
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Adding wifi_uart0 [altera_avalon_uart 18.1]
Progress: Parameterizing module wifi_uart0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: RFS_WiFi.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: RFS_WiFi.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: RFS_WiFi.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: RFS_WiFi.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: RFS_WiFi: Generating RFS_WiFi "RFS_WiFi" for QUARTUS_SYNTH
Info: SEG7_IF_0: "RFS_WiFi" instantiated SEG7_IF "SEG7_IF_0"
Info: jtag_uart: Starting RTL generation for module 'RFS_WiFi_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=RFS_WiFi_jtag_uart --dir=C:/Users/eslam/AppData/Local/Temp/alt9065_4866057173807727921.dir/0003_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9065_4866057173807727921.dir/0003_jtag_uart_gen//RFS_WiFi_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'RFS_WiFi_jtag_uart'
Info: jtag_uart: "RFS_WiFi" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: nios2_gen2_0: "RFS_WiFi" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2: Starting RTL generation for module 'RFS_WiFi_onchip_memory2'
Info: onchip_memory2:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=RFS_WiFi_onchip_memory2 --dir=C:/Users/eslam/AppData/Local/Temp/alt9065_4866057173807727921.dir/0004_onchip_memory2_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9065_4866057173807727921.dir/0004_onchip_memory2_gen//RFS_WiFi_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2: Done RTL generation for module 'RFS_WiFi_onchip_memory2'
Info: onchip_memory2: "RFS_WiFi" instantiated altera_avalon_onchip_memory2 "onchip_memory2"
Info: pio_key: Starting RTL generation for module 'RFS_WiFi_pio_key'
Info: pio_key:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=RFS_WiFi_pio_key --dir=C:/Users/eslam/AppData/Local/Temp/alt9065_4866057173807727921.dir/0005_pio_key_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9065_4866057173807727921.dir/0005_pio_key_gen//RFS_WiFi_pio_key_component_configuration.pl  --do_build_sim=0  ]
Info: pio_key: Done RTL generation for module 'RFS_WiFi_pio_key'
Info: pio_key: "RFS_WiFi" instantiated altera_avalon_pio "pio_key"
Info: pio_led: Starting RTL generation for module 'RFS_WiFi_pio_led'
Info: pio_led:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=RFS_WiFi_pio_led --dir=C:/Users/eslam/AppData/Local/Temp/alt9065_4866057173807727921.dir/0006_pio_led_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9065_4866057173807727921.dir/0006_pio_led_gen//RFS_WiFi_pio_led_component_configuration.pl  --do_build_sim=0  ]
Info: pio_led: Done RTL generation for module 'RFS_WiFi_pio_led'
Info: pio_led: "RFS_WiFi" instantiated altera_avalon_pio "pio_led"
Info: pio_wifi_reset: Starting RTL generation for module 'RFS_WiFi_pio_wifi_reset'
Info: pio_wifi_reset:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=RFS_WiFi_pio_wifi_reset --dir=C:/Users/eslam/AppData/Local/Temp/alt9065_4866057173807727921.dir/0007_pio_wifi_reset_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9065_4866057173807727921.dir/0007_pio_wifi_reset_gen//RFS_WiFi_pio_wifi_reset_component_configuration.pl  --do_build_sim=0  ]
Info: pio_wifi_reset: Done RTL generation for module 'RFS_WiFi_pio_wifi_reset'
Info: pio_wifi_reset: "RFS_WiFi" instantiated altera_avalon_pio "pio_wifi_reset"
Info: sysid_qsys: "RFS_WiFi" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: timer: Starting RTL generation for module 'RFS_WiFi_timer'
Info: timer:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=RFS_WiFi_timer --dir=C:/Users/eslam/AppData/Local/Temp/alt9065_4866057173807727921.dir/0009_timer_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9065_4866057173807727921.dir/0009_timer_gen//RFS_WiFi_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'RFS_WiFi_timer'
Info: timer: "RFS_WiFi" instantiated altera_avalon_timer "timer"
Info: wifi_uart0: Starting RTL generation for module 'RFS_WiFi_wifi_uart0'
Info: wifi_uart0:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=RFS_WiFi_wifi_uart0 --dir=C:/Users/eslam/AppData/Local/Temp/alt9065_4866057173807727921.dir/0010_wifi_uart0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9065_4866057173807727921.dir/0010_wifi_uart0_gen//RFS_WiFi_wifi_uart0_component_configuration.pl  --do_build_sim=0  ]
Info: wifi_uart0: Done RTL generation for module 'RFS_WiFi_wifi_uart0'
Info: wifi_uart0: "RFS_WiFi" instantiated altera_avalon_uart "wifi_uart0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "RFS_WiFi" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "RFS_WiFi" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "RFS_WiFi" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'RFS_WiFi_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=RFS_WiFi_nios2_gen2_0_cpu --dir=C:/Users/eslam/AppData/Local/Temp/alt9065_4866057173807727921.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9065_4866057173807727921.dir/0013_cpu_gen//RFS_WiFi_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.03.14 22:07:28 (*) Starting Nios II generation
Info: cpu: # 2022.03.14 22:07:28 (*)   Checking for plaintext license.
Info: cpu: # 2022.03.14 22:07:28 (*)   Plaintext license not found.
Info: cpu: # 2022.03.14 22:07:28 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2022.03.14 22:07:29 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2022.03.14 22:07:29 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.03.14 22:07:29 (*)   Creating all objects for CPU
Info: cpu: # 2022.03.14 22:07:29 (*)     Testbench
Info: cpu: # 2022.03.14 22:07:29 (*)     Instruction decoding
Info: cpu: # 2022.03.14 22:07:29 (*)       Instruction fields
Info: cpu: # 2022.03.14 22:07:29 (*)       Instruction decodes
Info: cpu: # 2022.03.14 22:07:30 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2022.03.14 22:07:30 (*)       Instruction controls
Info: cpu: # 2022.03.14 22:07:30 (*)     Pipeline frontend
Info: cpu: # 2022.03.14 22:07:30 (*)     Pipeline backend
Info: cpu: # 2022.03.14 22:07:33 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.03.14 22:07:34 (*)   Creating encrypted RTL
Info: cpu: # 2022.03.14 22:07:35 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'RFS_WiFi_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_Nano_WiFi_Web_Server/RFS_WiFi/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_Nano_WiFi_Web_Server/RFS_WiFi/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_Nano_WiFi_Web_Server/RFS_WiFi/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_Nano_WiFi_Web_Server/RFS_WiFi/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: RFS_WiFi: Done "RFS_WiFi" with 35 modules, 54 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
