|ozy_nco
ENC_CLK => ENC_CLK~0.IN14
FX2_CLK => FX2_CLK~0.IN3
IFCLK => IFCLK~0.IN2
DA[0] => ADC[0].DATAIN
DA[1] => ADC[1].DATAIN
DA[2] => ADC[2].DATAIN
DA[3] => ADC[3].DATAIN
DA[4] => ADC[4].DATAIN
DA[5] => ADC[5].DATAIN
DA[6] => ADC[6].DATAIN
DA[7] => ADC[7].DATAIN
DA[8] => ADC[8].DATAIN
DA[9] => ADC[9].DATAIN
DA[10] => ADC[10].DATAIN
DA[11] => ADC[11].DATAIN
DA[12] => ADC[12].DATAIN
DA[13] => ADC[13].DATAIN
DA[14] => ADC[14].DATAIN
DA[15] => ADC[15].DATAIN
FD[0] <= FD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FD[1] <= FD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FD[2] <= FD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FD[3] <= FD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FD[4] <= FD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FD[5] <= FD[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FD[6] <= FD[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FD[7] <= FD[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FD[8] <= FD[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FD[9] <= FD[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FD[10] <= FD[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FD[11] <= FD[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FD[12] <= FD[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FD[13] <= FD[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FD[14] <= FD[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FD[15] <= FD[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SLWR <= WRITE_FX2FIFO.DB_MAX_OUTPUT_PORT_TYPE
SLRD <= <VCC>
SLOE <= <VCC>
FIFO_ADR[0] <= <GND>
FIFO_ADR[1] <= <VCC>
FLAGA => GPIO5.DATAIN
FLAGB => usb_write.IN1
FLAGB => GPIO6.DATAIN
FLAGC => GPIO7.DATAIN
GPIO1 <= tx_fifo:tx_fifo_i.wrfull
GPIO2 <= tx_fifo:tx_fifo_q.wrfull
GPIO3 <= tx_fifo:tx_fifo_i.rdempty
GPIO4 <= tx_fifo:tx_fifo_q.rdempty
GPIO5 <= FLAGA.DB_MAX_OUTPUT_PORT_TYPE
GPIO6 <= FLAGB.DB_MAX_OUTPUT_PORT_TYPE
GPIO7 <= FLAGC.DB_MAX_OUTPUT_PORT_TYPE
EVALPIN39 <= <VCC>
SCK => SCK~0.IN1
SI => SI~0.IN1
SO <= SPI_REGS:spi_regs.SO
CS => CS~0.IN1


|ozy_nco|SPI_REGS:spi_regs
FX2_CLK => CS_ph2.CLK
FX2_CLK => CS_ph1.CLK
SI => sdata~31.DATAB
SI => saddr[0]~reg0.DATAIN
SO <= SO~0
SCK => BitCounter[30].CLK
SCK => BitCounter[29].CLK
SCK => BitCounter[28].CLK
SCK => BitCounter[27].CLK
SCK => BitCounter[26].CLK
SCK => BitCounter[25].CLK
SCK => BitCounter[24].CLK
SCK => BitCounter[23].CLK
SCK => BitCounter[22].CLK
SCK => BitCounter[21].CLK
SCK => BitCounter[20].CLK
SCK => BitCounter[19].CLK
SCK => BitCounter[18].CLK
SCK => BitCounter[17].CLK
SCK => BitCounter[16].CLK
SCK => BitCounter[15].CLK
SCK => BitCounter[14].CLK
SCK => BitCounter[13].CLK
SCK => BitCounter[12].CLK
SCK => BitCounter[11].CLK
SCK => BitCounter[10].CLK
SCK => BitCounter[9].CLK
SCK => BitCounter[8].CLK
SCK => BitCounter[7].CLK
SCK => BitCounter[6].CLK
SCK => BitCounter[5].CLK
SCK => BitCounter[4].CLK
SCK => BitCounter[3].CLK
SCK => BitCounter[2].CLK
SCK => BitCounter[1].CLK
SCK => BitCounter[0].CLK
SCK => sRd.CLK
SCK => sdata[31]~reg0.CLK
SCK => sdata[30]~reg0.CLK
SCK => sdata[29]~reg0.CLK
SCK => sdata[28]~reg0.CLK
SCK => sdata[27]~reg0.CLK
SCK => sdata[26]~reg0.CLK
SCK => sdata[25]~reg0.CLK
SCK => sdata[24]~reg0.CLK
SCK => sdata[23]~reg0.CLK
SCK => sdata[22]~reg0.CLK
SCK => sdata[21]~reg0.CLK
SCK => sdata[20]~reg0.CLK
SCK => sdata[19]~reg0.CLK
SCK => sdata[18]~reg0.CLK
SCK => sdata[17]~reg0.CLK
SCK => sdata[16]~reg0.CLK
SCK => sdata[15]~reg0.CLK
SCK => sdata[14]~reg0.CLK
SCK => sdata[13]~reg0.CLK
SCK => sdata[12]~reg0.CLK
SCK => sdata[11]~reg0.CLK
SCK => sdata[10]~reg0.CLK
SCK => sdata[9]~reg0.CLK
SCK => sdata[8]~reg0.CLK
SCK => sdata[7]~reg0.CLK
SCK => sdata[6]~reg0.CLK
SCK => sdata[5]~reg0.CLK
SCK => sdata[4]~reg0.CLK
SCK => sdata[3]~reg0.CLK
SCK => sdata[2]~reg0.CLK
SCK => sdata[1]~reg0.CLK
SCK => sdata[0]~reg0.CLK
SCK => saddr[6]~reg0.CLK
SCK => saddr[5]~reg0.CLK
SCK => saddr[4]~reg0.CLK
SCK => saddr[3]~reg0.CLK
SCK => saddr[2]~reg0.CLK
SCK => saddr[1]~reg0.CLK
SCK => saddr[0]~reg0.CLK
SCK => BitCounter[31].CLK
CS => CS_ph1.DATAIN
CS => BitCounter[30].ACLR
CS => BitCounter[29].ACLR
CS => BitCounter[28].ACLR
CS => BitCounter[27].ACLR
CS => BitCounter[26].ACLR
CS => BitCounter[25].ACLR
CS => BitCounter[24].ACLR
CS => BitCounter[23].ACLR
CS => BitCounter[22].ACLR
CS => BitCounter[21].ACLR
CS => BitCounter[20].ACLR
CS => BitCounter[19].ACLR
CS => BitCounter[18].ACLR
CS => BitCounter[17].ACLR
CS => BitCounter[16].ACLR
CS => BitCounter[15].ACLR
CS => BitCounter[14].ACLR
CS => BitCounter[13].ACLR
CS => BitCounter[12].ACLR
CS => BitCounter[11].ACLR
CS => BitCounter[10].ACLR
CS => BitCounter[9].ACLR
CS => BitCounter[8].ACLR
CS => BitCounter[7].ACLR
CS => BitCounter[6].ACLR
CS => BitCounter[5].ACLR
CS => BitCounter[4].ACLR
CS => BitCounter[3].ACLR
CS => BitCounter[2].ACLR
CS => BitCounter[1].ACLR
CS => BitCounter[0].ACLR
CS => sRd.ACLR
CS => BitCounter[31].ACLR
saddr[0] <= saddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saddr[1] <= saddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saddr[2] <= saddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saddr[3] <= saddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saddr[4] <= saddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saddr[5] <= saddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saddr[6] <= saddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[0] <= sdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[1] <= sdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[2] <= sdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[3] <= sdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[4] <= sdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[5] <= sdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[6] <= sdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[7] <= sdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[8] <= sdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[9] <= sdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[10] <= sdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[11] <= sdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[12] <= sdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[13] <= sdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[14] <= sdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[15] <= sdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[16] <= sdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[17] <= sdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[18] <= sdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[19] <= sdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[20] <= sdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[21] <= sdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[22] <= sdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[23] <= sdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[24] <= sdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[25] <= sdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[26] <= sdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[27] <= sdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[28] <= sdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[29] <= sdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[30] <= sdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[31] <= sdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sstrobe <= sstrobe~0.DB_MAX_OUTPUT_PORT_TYPE
GPReg0[0] => Selector31.IN10
GPReg0[1] => Selector30.IN10
GPReg0[2] => Selector29.IN10
GPReg0[3] => Selector28.IN10
GPReg0[4] => Selector27.IN10
GPReg0[5] => Selector26.IN10
GPReg0[6] => Selector25.IN10
GPReg0[7] => Selector24.IN10
GPReg0[8] => Selector23.IN10
GPReg0[9] => Selector22.IN10
GPReg0[10] => Selector21.IN10
GPReg0[11] => Selector20.IN10
GPReg0[12] => Selector19.IN10
GPReg0[13] => Selector18.IN10
GPReg0[14] => Selector17.IN10
GPReg0[15] => Selector16.IN10
GPReg0[16] => Selector15.IN10
GPReg0[17] => Selector14.IN10
GPReg0[18] => Selector13.IN10
GPReg0[19] => Selector12.IN10
GPReg0[20] => Selector11.IN10
GPReg0[21] => Selector10.IN10
GPReg0[22] => Selector9.IN10
GPReg0[23] => Selector8.IN10
GPReg0[24] => Selector7.IN10
GPReg0[25] => Selector6.IN10
GPReg0[26] => Selector5.IN10
GPReg0[27] => Selector4.IN10
GPReg0[28] => Selector3.IN10
GPReg0[29] => Selector2.IN10
GPReg0[30] => Selector1.IN10
GPReg0[31] => Selector0.IN10
GPReg1[0] => Selector31.IN11
GPReg1[1] => Selector30.IN11
GPReg1[2] => Selector29.IN11
GPReg1[3] => Selector28.IN11
GPReg1[4] => Selector27.IN11
GPReg1[5] => Selector26.IN11
GPReg1[6] => Selector25.IN11
GPReg1[7] => Selector24.IN11
GPReg1[8] => Selector23.IN11
GPReg1[9] => Selector22.IN11
GPReg1[10] => Selector21.IN11
GPReg1[11] => Selector20.IN11
GPReg1[12] => Selector19.IN11
GPReg1[13] => Selector18.IN11
GPReg1[14] => Selector17.IN11
GPReg1[15] => Selector16.IN11
GPReg1[16] => Selector15.IN11
GPReg1[17] => Selector14.IN11
GPReg1[18] => Selector13.IN11
GPReg1[19] => Selector12.IN11
GPReg1[20] => Selector11.IN11
GPReg1[21] => Selector10.IN11
GPReg1[22] => Selector9.IN11
GPReg1[23] => Selector8.IN11
GPReg1[24] => Selector7.IN11
GPReg1[25] => Selector6.IN11
GPReg1[26] => Selector5.IN11
GPReg1[27] => Selector4.IN11
GPReg1[28] => Selector3.IN11
GPReg1[29] => Selector2.IN11
GPReg1[30] => Selector1.IN11
GPReg1[31] => Selector0.IN11
GPReg2[0] => Selector31.IN12
GPReg2[1] => Selector30.IN12
GPReg2[2] => Selector29.IN12
GPReg2[3] => Selector28.IN12
GPReg2[4] => Selector27.IN12
GPReg2[5] => Selector26.IN12
GPReg2[6] => Selector25.IN12
GPReg2[7] => Selector24.IN12
GPReg2[8] => Selector23.IN12
GPReg2[9] => Selector22.IN12
GPReg2[10] => Selector21.IN12
GPReg2[11] => Selector20.IN12
GPReg2[12] => Selector19.IN12
GPReg2[13] => Selector18.IN12
GPReg2[14] => Selector17.IN12
GPReg2[15] => Selector16.IN12
GPReg2[16] => Selector15.IN12
GPReg2[17] => Selector14.IN12
GPReg2[18] => Selector13.IN12
GPReg2[19] => Selector12.IN12
GPReg2[20] => Selector11.IN12
GPReg2[21] => Selector10.IN12
GPReg2[22] => Selector9.IN12
GPReg2[23] => Selector8.IN12
GPReg2[24] => Selector7.IN12
GPReg2[25] => Selector6.IN12
GPReg2[26] => Selector5.IN12
GPReg2[27] => Selector4.IN12
GPReg2[28] => Selector3.IN12
GPReg2[29] => Selector2.IN12
GPReg2[30] => Selector1.IN12
GPReg2[31] => Selector0.IN12
GPReg3[0] => Selector31.IN13
GPReg3[1] => Selector30.IN13
GPReg3[2] => Selector29.IN13
GPReg3[3] => Selector28.IN13
GPReg3[4] => Selector27.IN13
GPReg3[5] => Selector26.IN13
GPReg3[6] => Selector25.IN13
GPReg3[7] => Selector24.IN13
GPReg3[8] => Selector23.IN13
GPReg3[9] => Selector22.IN13
GPReg3[10] => Selector21.IN13
GPReg3[11] => Selector20.IN13
GPReg3[12] => Selector19.IN13
GPReg3[13] => Selector18.IN13
GPReg3[14] => Selector17.IN13
GPReg3[15] => Selector16.IN13
GPReg3[16] => Selector15.IN13
GPReg3[17] => Selector14.IN13
GPReg3[18] => Selector13.IN13
GPReg3[19] => Selector12.IN13
GPReg3[20] => Selector11.IN13
GPReg3[21] => Selector10.IN13
GPReg3[22] => Selector9.IN13
GPReg3[23] => Selector8.IN13
GPReg3[24] => Selector7.IN13
GPReg3[25] => Selector6.IN13
GPReg3[26] => Selector5.IN13
GPReg3[27] => Selector4.IN13
GPReg3[28] => Selector3.IN13
GPReg3[29] => Selector2.IN13
GPReg3[30] => Selector1.IN13
GPReg3[31] => Selector0.IN13
GPReg4[0] => Selector31.IN14
GPReg4[1] => Selector30.IN14
GPReg4[2] => Selector29.IN14
GPReg4[3] => Selector28.IN14
GPReg4[4] => Selector27.IN14
GPReg4[5] => Selector26.IN14
GPReg4[6] => Selector25.IN14
GPReg4[7] => Selector24.IN14
GPReg4[8] => Selector23.IN14
GPReg4[9] => Selector22.IN14
GPReg4[10] => Selector21.IN14
GPReg4[11] => Selector20.IN14
GPReg4[12] => Selector19.IN14
GPReg4[13] => Selector18.IN14
GPReg4[14] => Selector17.IN14
GPReg4[15] => Selector16.IN14
GPReg4[16] => Selector15.IN14
GPReg4[17] => Selector14.IN14
GPReg4[18] => Selector13.IN14
GPReg4[19] => Selector12.IN14
GPReg4[20] => Selector11.IN14
GPReg4[21] => Selector10.IN14
GPReg4[22] => Selector9.IN14
GPReg4[23] => Selector8.IN14
GPReg4[24] => Selector7.IN14
GPReg4[25] => Selector6.IN14
GPReg4[26] => Selector5.IN14
GPReg4[27] => Selector4.IN14
GPReg4[28] => Selector3.IN14
GPReg4[29] => Selector2.IN14
GPReg4[30] => Selector1.IN14
GPReg4[31] => Selector0.IN14
GPReg5[0] => Selector31.IN15
GPReg5[1] => Selector30.IN15
GPReg5[2] => Selector29.IN15
GPReg5[3] => Selector28.IN15
GPReg5[4] => Selector27.IN15
GPReg5[5] => Selector26.IN15
GPReg5[6] => Selector25.IN15
GPReg5[7] => Selector24.IN15
GPReg5[8] => Selector23.IN15
GPReg5[9] => Selector22.IN15
GPReg5[10] => Selector21.IN15
GPReg5[11] => Selector20.IN15
GPReg5[12] => Selector19.IN15
GPReg5[13] => Selector18.IN15
GPReg5[14] => Selector17.IN15
GPReg5[15] => Selector16.IN15
GPReg5[16] => Selector15.IN15
GPReg5[17] => Selector14.IN15
GPReg5[18] => Selector13.IN15
GPReg5[19] => Selector12.IN15
GPReg5[20] => Selector11.IN15
GPReg5[21] => Selector10.IN15
GPReg5[22] => Selector9.IN15
GPReg5[23] => Selector8.IN15
GPReg5[24] => Selector7.IN15
GPReg5[25] => Selector6.IN15
GPReg5[26] => Selector5.IN15
GPReg5[27] => Selector4.IN15
GPReg5[28] => Selector3.IN15
GPReg5[29] => Selector2.IN15
GPReg5[30] => Selector1.IN15
GPReg5[31] => Selector0.IN15
GPReg6[0] => Selector31.IN16
GPReg6[1] => Selector30.IN16
GPReg6[2] => Selector29.IN16
GPReg6[3] => Selector28.IN16
GPReg6[4] => Selector27.IN16
GPReg6[5] => Selector26.IN16
GPReg6[6] => Selector25.IN16
GPReg6[7] => Selector24.IN16
GPReg6[8] => Selector23.IN16
GPReg6[9] => Selector22.IN16
GPReg6[10] => Selector21.IN16
GPReg6[11] => Selector20.IN16
GPReg6[12] => Selector19.IN16
GPReg6[13] => Selector18.IN16
GPReg6[14] => Selector17.IN16
GPReg6[15] => Selector16.IN16
GPReg6[16] => Selector15.IN16
GPReg6[17] => Selector14.IN16
GPReg6[18] => Selector13.IN16
GPReg6[19] => Selector12.IN16
GPReg6[20] => Selector11.IN16
GPReg6[21] => Selector10.IN16
GPReg6[22] => Selector9.IN16
GPReg6[23] => Selector8.IN16
GPReg6[24] => Selector7.IN16
GPReg6[25] => Selector6.IN16
GPReg6[26] => Selector5.IN16
GPReg6[27] => Selector4.IN16
GPReg6[28] => Selector3.IN16
GPReg6[29] => Selector2.IN16
GPReg6[30] => Selector1.IN16
GPReg6[31] => Selector0.IN16
GPReg7[0] => Selector31.IN17
GPReg7[1] => Selector30.IN17
GPReg7[2] => Selector29.IN17
GPReg7[3] => Selector28.IN17
GPReg7[4] => Selector27.IN17
GPReg7[5] => Selector26.IN17
GPReg7[6] => Selector25.IN17
GPReg7[7] => Selector24.IN17
GPReg7[8] => Selector23.IN17
GPReg7[9] => Selector22.IN17
GPReg7[10] => Selector21.IN17
GPReg7[11] => Selector20.IN17
GPReg7[12] => Selector19.IN17
GPReg7[13] => Selector18.IN17
GPReg7[14] => Selector17.IN17
GPReg7[15] => Selector16.IN17
GPReg7[16] => Selector15.IN17
GPReg7[17] => Selector14.IN17
GPReg7[18] => Selector13.IN17
GPReg7[19] => Selector12.IN17
GPReg7[20] => Selector11.IN17
GPReg7[21] => Selector10.IN17
GPReg7[22] => Selector9.IN17
GPReg7[23] => Selector8.IN17
GPReg7[24] => Selector7.IN17
GPReg7[25] => Selector6.IN17
GPReg7[26] => Selector5.IN17
GPReg7[27] => Selector4.IN17
GPReg7[28] => Selector3.IN17
GPReg7[29] => Selector2.IN17
GPReg7[30] => Selector1.IN17
GPReg7[31] => Selector0.IN17


|ozy_nco|RegisterX:freqsetreg
CLK => OUT[30]~reg0.CLK
CLK => OUT[29]~reg0.CLK
CLK => OUT[28]~reg0.CLK
CLK => OUT[27]~reg0.CLK
CLK => OUT[26]~reg0.CLK
CLK => OUT[25]~reg0.CLK
CLK => OUT[24]~reg0.CLK
CLK => OUT[23]~reg0.CLK
CLK => OUT[22]~reg0.CLK
CLK => OUT[21]~reg0.CLK
CLK => OUT[20]~reg0.CLK
CLK => OUT[19]~reg0.CLK
CLK => OUT[18]~reg0.CLK
CLK => OUT[17]~reg0.CLK
CLK => OUT[16]~reg0.CLK
CLK => OUT[15]~reg0.CLK
CLK => OUT[14]~reg0.CLK
CLK => OUT[13]~reg0.CLK
CLK => OUT[12]~reg0.CLK
CLK => OUT[11]~reg0.CLK
CLK => OUT[10]~reg0.CLK
CLK => OUT[9]~reg0.CLK
CLK => OUT[8]~reg0.CLK
CLK => OUT[7]~reg0.CLK
CLK => OUT[6]~reg0.CLK
CLK => OUT[5]~reg0.CLK
CLK => OUT[4]~reg0.CLK
CLK => OUT[3]~reg0.CLK
CLK => OUT[2]~reg0.CLK
CLK => OUT[1]~reg0.CLK
CLK => OUT[0]~reg0.CLK
CLK => CHANGED~reg0.CLK
CLK => OUT[31]~reg0.CLK
STB => always0~0.IN1
ADDR[0] => Equal0.IN13
ADDR[1] => Equal0.IN12
ADDR[2] => Equal0.IN11
ADDR[3] => Equal0.IN10
ADDR[4] => Equal0.IN9
ADDR[5] => Equal0.IN8
ADDR[6] => Equal0.IN7
IN[0] => OUT[0]~reg0.DATAIN
IN[1] => OUT[1]~reg0.DATAIN
IN[2] => OUT[2]~reg0.DATAIN
IN[3] => OUT[3]~reg0.DATAIN
IN[4] => OUT[4]~reg0.DATAIN
IN[5] => OUT[5]~reg0.DATAIN
IN[6] => OUT[6]~reg0.DATAIN
IN[7] => OUT[7]~reg0.DATAIN
IN[8] => OUT[8]~reg0.DATAIN
IN[9] => OUT[9]~reg0.DATAIN
IN[10] => OUT[10]~reg0.DATAIN
IN[11] => OUT[11]~reg0.DATAIN
IN[12] => OUT[12]~reg0.DATAIN
IN[13] => OUT[13]~reg0.DATAIN
IN[14] => OUT[14]~reg0.DATAIN
IN[15] => OUT[15]~reg0.DATAIN
IN[16] => OUT[16]~reg0.DATAIN
IN[17] => OUT[17]~reg0.DATAIN
IN[18] => OUT[18]~reg0.DATAIN
IN[19] => OUT[19]~reg0.DATAIN
IN[20] => OUT[20]~reg0.DATAIN
IN[21] => OUT[21]~reg0.DATAIN
IN[22] => OUT[22]~reg0.DATAIN
IN[23] => OUT[23]~reg0.DATAIN
IN[24] => OUT[24]~reg0.DATAIN
IN[25] => OUT[25]~reg0.DATAIN
IN[26] => OUT[26]~reg0.DATAIN
IN[27] => OUT[27]~reg0.DATAIN
IN[28] => OUT[28]~reg0.DATAIN
IN[29] => OUT[29]~reg0.DATAIN
IN[30] => OUT[30]~reg0.DATAIN
IN[31] => OUT[31]~reg0.DATAIN
OUT[0] <= OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHANGED <= CHANGED~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|RegisterX:optionreg
CLK => OUT[30]~reg0.CLK
CLK => OUT[29]~reg0.CLK
CLK => OUT[28]~reg0.CLK
CLK => OUT[27]~reg0.CLK
CLK => OUT[26]~reg0.CLK
CLK => OUT[25]~reg0.CLK
CLK => OUT[24]~reg0.CLK
CLK => OUT[23]~reg0.CLK
CLK => OUT[22]~reg0.CLK
CLK => OUT[21]~reg0.CLK
CLK => OUT[20]~reg0.CLK
CLK => OUT[19]~reg0.CLK
CLK => OUT[18]~reg0.CLK
CLK => OUT[17]~reg0.CLK
CLK => OUT[16]~reg0.CLK
CLK => OUT[15]~reg0.CLK
CLK => OUT[14]~reg0.CLK
CLK => OUT[13]~reg0.CLK
CLK => OUT[12]~reg0.CLK
CLK => OUT[11]~reg0.CLK
CLK => OUT[10]~reg0.CLK
CLK => OUT[9]~reg0.CLK
CLK => OUT[8]~reg0.CLK
CLK => OUT[7]~reg0.CLK
CLK => OUT[6]~reg0.CLK
CLK => OUT[5]~reg0.CLK
CLK => OUT[4]~reg0.CLK
CLK => OUT[3]~reg0.CLK
CLK => OUT[2]~reg0.CLK
CLK => OUT[1]~reg0.CLK
CLK => OUT[0]~reg0.CLK
CLK => CHANGED~reg0.CLK
CLK => OUT[31]~reg0.CLK
STB => always0~0.IN1
ADDR[0] => Equal0.IN13
ADDR[1] => Equal0.IN12
ADDR[2] => Equal0.IN11
ADDR[3] => Equal0.IN10
ADDR[4] => Equal0.IN9
ADDR[5] => Equal0.IN8
ADDR[6] => Equal0.IN7
IN[0] => OUT[0]~reg0.DATAIN
IN[1] => OUT[1]~reg0.DATAIN
IN[2] => OUT[2]~reg0.DATAIN
IN[3] => OUT[3]~reg0.DATAIN
IN[4] => OUT[4]~reg0.DATAIN
IN[5] => OUT[5]~reg0.DATAIN
IN[6] => OUT[6]~reg0.DATAIN
IN[7] => OUT[7]~reg0.DATAIN
IN[8] => OUT[8]~reg0.DATAIN
IN[9] => OUT[9]~reg0.DATAIN
IN[10] => OUT[10]~reg0.DATAIN
IN[11] => OUT[11]~reg0.DATAIN
IN[12] => OUT[12]~reg0.DATAIN
IN[13] => OUT[13]~reg0.DATAIN
IN[14] => OUT[14]~reg0.DATAIN
IN[15] => OUT[15]~reg0.DATAIN
IN[16] => OUT[16]~reg0.DATAIN
IN[17] => OUT[17]~reg0.DATAIN
IN[18] => OUT[18]~reg0.DATAIN
IN[19] => OUT[19]~reg0.DATAIN
IN[20] => OUT[20]~reg0.DATAIN
IN[21] => OUT[21]~reg0.DATAIN
IN[22] => OUT[22]~reg0.DATAIN
IN[23] => OUT[23]~reg0.DATAIN
IN[24] => OUT[24]~reg0.DATAIN
IN[25] => OUT[25]~reg0.DATAIN
IN[26] => OUT[26]~reg0.DATAIN
IN[27] => OUT[27]~reg0.DATAIN
IN[28] => OUT[28]~reg0.DATAIN
IN[29] => OUT[29]~reg0.DATAIN
IN[30] => OUT[30]~reg0.DATAIN
IN[31] => OUT[31]~reg0.DATAIN
OUT[0] <= OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHANGED <= CHANGED~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|phase_accumulator:rx_phase_accumulator
clk => phase_out[30]~reg0.CLK
clk => phase_out[29]~reg0.CLK
clk => phase_out[28]~reg0.CLK
clk => phase_out[27]~reg0.CLK
clk => phase_out[26]~reg0.CLK
clk => phase_out[25]~reg0.CLK
clk => phase_out[24]~reg0.CLK
clk => phase_out[23]~reg0.CLK
clk => phase_out[22]~reg0.CLK
clk => phase_out[21]~reg0.CLK
clk => phase_out[20]~reg0.CLK
clk => phase_out[19]~reg0.CLK
clk => phase_out[18]~reg0.CLK
clk => phase_out[17]~reg0.CLK
clk => phase_out[16]~reg0.CLK
clk => phase_out[15]~reg0.CLK
clk => phase_out[14]~reg0.CLK
clk => phase_out[13]~reg0.CLK
clk => phase_out[12]~reg0.CLK
clk => phase_out[11]~reg0.CLK
clk => phase_out[10]~reg0.CLK
clk => phase_out[9]~reg0.CLK
clk => phase_out[8]~reg0.CLK
clk => phase_out[7]~reg0.CLK
clk => phase_out[6]~reg0.CLK
clk => phase_out[5]~reg0.CLK
clk => phase_out[4]~reg0.CLK
clk => phase_out[3]~reg0.CLK
clk => phase_out[2]~reg0.CLK
clk => phase_out[1]~reg0.CLK
clk => phase_out[0]~reg0.CLK
clk => phase_out[31]~reg0.CLK
reset => phase_out~32.OUTPUTSELECT
reset => phase_out~33.OUTPUTSELECT
reset => phase_out~34.OUTPUTSELECT
reset => phase_out~35.OUTPUTSELECT
reset => phase_out~36.OUTPUTSELECT
reset => phase_out~37.OUTPUTSELECT
reset => phase_out~38.OUTPUTSELECT
reset => phase_out~39.OUTPUTSELECT
reset => phase_out~40.OUTPUTSELECT
reset => phase_out~41.OUTPUTSELECT
reset => phase_out~42.OUTPUTSELECT
reset => phase_out~43.OUTPUTSELECT
reset => phase_out~44.OUTPUTSELECT
reset => phase_out~45.OUTPUTSELECT
reset => phase_out~46.OUTPUTSELECT
reset => phase_out~47.OUTPUTSELECT
reset => phase_out~48.OUTPUTSELECT
reset => phase_out~49.OUTPUTSELECT
reset => phase_out~50.OUTPUTSELECT
reset => phase_out~51.OUTPUTSELECT
reset => phase_out~52.OUTPUTSELECT
reset => phase_out~53.OUTPUTSELECT
reset => phase_out~54.OUTPUTSELECT
reset => phase_out~55.OUTPUTSELECT
reset => phase_out~56.OUTPUTSELECT
reset => phase_out~57.OUTPUTSELECT
reset => phase_out~58.OUTPUTSELECT
reset => phase_out~59.OUTPUTSELECT
reset => phase_out~60.OUTPUTSELECT
reset => phase_out~61.OUTPUTSELECT
reset => phase_out~62.OUTPUTSELECT
reset => phase_out~63.OUTPUTSELECT
frequency[0] => Add0.IN32
frequency[1] => Add0.IN31
frequency[2] => Add0.IN30
frequency[3] => Add0.IN29
frequency[4] => Add0.IN28
frequency[5] => Add0.IN27
frequency[6] => Add0.IN26
frequency[7] => Add0.IN25
frequency[8] => Add0.IN24
frequency[9] => Add0.IN23
frequency[10] => Add0.IN22
frequency[11] => Add0.IN21
frequency[12] => Add0.IN20
frequency[13] => Add0.IN19
frequency[14] => Add0.IN18
frequency[15] => Add0.IN17
frequency[16] => Add0.IN16
frequency[17] => Add0.IN15
frequency[18] => Add0.IN14
frequency[19] => Add0.IN13
frequency[20] => Add0.IN12
frequency[21] => Add0.IN11
frequency[22] => Add0.IN10
frequency[23] => Add0.IN9
frequency[24] => Add0.IN8
frequency[25] => Add0.IN7
frequency[26] => Add0.IN6
frequency[27] => Add0.IN5
frequency[28] => Add0.IN4
frequency[29] => Add0.IN3
frequency[30] => Add0.IN2
frequency[31] => Add0.IN1
random_in[0] => phase_out~0.IN1
random_in[1] => phase_out~1.IN1
random_in[2] => phase_out~2.IN1
random_in[3] => phase_out~3.IN1
random_in[4] => phase_out~4.IN1
random_in[5] => phase_out~5.IN1
random_in[6] => phase_out~6.IN1
random_in[7] => phase_out~7.IN1
random_in[8] => phase_out~8.IN1
random_in[9] => phase_out~9.IN1
random_in[10] => phase_out~10.IN1
random_in[11] => phase_out~11.IN1
random_in[12] => phase_out~12.IN1
random_in[13] => phase_out~13.IN1
random_in[14] => phase_out~14.IN1
random_in[15] => phase_out~15.IN1
random_in[16] => phase_out~16.IN1
random_in[17] => phase_out~17.IN1
random_in[18] => phase_out~18.IN1
random_in[19] => phase_out~19.IN1
random_in[20] => phase_out~20.IN1
random_in[21] => phase_out~21.IN1
random_in[22] => phase_out~22.IN1
random_in[23] => phase_out~23.IN1
random_in[24] => phase_out~24.IN1
random_in[25] => phase_out~25.IN1
random_in[26] => phase_out~26.IN1
random_in[27] => phase_out~27.IN1
random_in[28] => phase_out~28.IN1
random_in[29] => phase_out~29.IN1
random_in[30] => phase_out~30.IN1
random_in[31] => phase_out~31.IN1
phase_out[0] <= phase_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[1] <= phase_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[2] <= phase_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[3] <= phase_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[4] <= phase_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[5] <= phase_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[6] <= phase_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[7] <= phase_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[8] <= phase_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[9] <= phase_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[10] <= phase_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[11] <= phase_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[12] <= phase_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[13] <= phase_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[14] <= phase_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[15] <= phase_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[16] <= phase_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[17] <= phase_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[18] <= phase_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[19] <= phase_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[20] <= phase_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[21] <= phase_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[22] <= phase_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[23] <= phase_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[24] <= phase_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[25] <= phase_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[26] <= phase_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[27] <= phase_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[28] <= phase_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[29] <= phase_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[30] <= phase_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[31] <= phase_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|cordic:rx_cordic
clk => clk~0.IN16
reset => reset~0.IN16
Iin[0] => Istage0~36.DATAB
Iin[0] => Add0.IN19
Iin[1] => Istage0~35.DATAB
Iin[1] => Add0.IN18
Iin[2] => Istage0~34.DATAB
Iin[2] => Add0.IN17
Iin[3] => Istage0~33.DATAB
Iin[3] => Add0.IN16
Iin[4] => Istage0~32.DATAB
Iin[4] => Add0.IN15
Iin[5] => Istage0~31.DATAB
Iin[5] => Add0.IN14
Iin[6] => Istage0~30.DATAB
Iin[6] => Add0.IN13
Iin[7] => Istage0~29.DATAB
Iin[7] => Add0.IN12
Iin[8] => Istage0~28.DATAB
Iin[8] => Add0.IN11
Iin[9] => Istage0~27.DATAB
Iin[9] => Add0.IN10
Iin[10] => Istage0~26.DATAB
Iin[10] => Add0.IN9
Iin[11] => Istage0~25.DATAB
Iin[11] => Add0.IN8
Iin[12] => Istage0~24.DATAB
Iin[12] => Add0.IN7
Iin[13] => Istage0~23.DATAB
Iin[13] => Add0.IN6
Iin[14] => Istage0~22.DATAB
Iin[14] => Add0.IN5
Iin[15] => Istage0~18.DATAB
Iin[15] => Istage0~20.DATAB
Iin[15] => Istage0~21.DATAB
Iin[15] => Add0.IN2
Iin[15] => Add0.IN3
Iin[15] => Add0.IN4
Qin[0] => Qstage0~35.DATAB
Qin[0] => Add1.IN19
Qin[1] => Qstage0~34.DATAB
Qin[1] => Add1.IN18
Qin[2] => Qstage0~33.DATAB
Qin[2] => Add1.IN17
Qin[3] => Qstage0~32.DATAB
Qin[3] => Add1.IN16
Qin[4] => Qstage0~31.DATAB
Qin[4] => Add1.IN15
Qin[5] => Qstage0~30.DATAB
Qin[5] => Add1.IN14
Qin[6] => Qstage0~29.DATAB
Qin[6] => Add1.IN13
Qin[7] => Qstage0~28.DATAB
Qin[7] => Add1.IN12
Qin[8] => Qstage0~27.DATAB
Qin[8] => Add1.IN11
Qin[9] => Qstage0~26.DATAB
Qin[9] => Add1.IN10
Qin[10] => Qstage0~25.DATAB
Qin[10] => Add1.IN9
Qin[11] => Qstage0~24.DATAB
Qin[11] => Add1.IN8
Qin[12] => Qstage0~23.DATAB
Qin[12] => Add1.IN7
Qin[13] => Qstage0~22.DATAB
Qin[13] => Add1.IN6
Qin[14] => Qstage0~21.DATAB
Qin[14] => Add1.IN5
Qin[15] => Qstage0~18.DATAB
Qin[15] => Qstage0~19.DATAB
Qin[15] => Qstage0~20.DATAB
Qin[15] => Add1.IN2
Qin[15] => Add1.IN3
Qin[15] => Add1.IN4
PHin[0] => PHstage0~29.DATAA
PHin[1] => PHstage0~28.DATAA
PHin[2] => PHstage0~27.DATAA
PHin[3] => PHstage0~26.DATAA
PHin[4] => PHstage0~25.DATAA
PHin[5] => PHstage0~24.DATAA
PHin[6] => PHstage0~23.DATAA
PHin[7] => PHstage0~22.DATAA
PHin[8] => PHstage0~21.DATAA
PHin[9] => PHstage0~20.DATAA
PHin[10] => PHstage0~19.DATAA
PHin[11] => PHstage0~18.DATAA
PHin[12] => PHstage0~17.DATAA
PHin[13] => PHstage0~16.DATAA
PHin[14] => Decoder0.IN1
PHin[14] => PHstage0~15.DATAA
PHin[15] => Decoder0.IN0
Iout[0] <= Istage12[1].DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Istage12[2].DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Istage12[3].DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Istage12[4].DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Istage12[5].DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Istage12[6].DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Istage12[7].DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Istage12[8].DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Istage12[9].DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Istage12[10].DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Istage12[11].DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Istage12[12].DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Istage12[13].DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Istage12[14].DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Istage12[15].DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Istage12[16].DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qstage12[1].DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qstage12[2].DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qstage12[3].DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qstage12[4].DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qstage12[5].DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qstage12[6].DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qstage12[7].DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qstage12[8].DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qstage12[9].DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qstage12[10].DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qstage12[11].DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qstage12[12].DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qstage12[13].DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qstage12[14].DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qstage12[15].DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qstage12[16].DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHstage12[0].DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHstage12[1].DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHstage12[2].DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHstage12[3].DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHstage12[4].DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHstage12[5].DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHstage12[6].DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHstage12[7].DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHstage12[8].DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHstage12[9].DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHstage12[10].DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHstage12[11].DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHstage12[12].DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHstage12[13].DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHstage12[14].DB_MAX_OUTPUT_PORT_TYPE
PHout[15] <= <GND>


|ozy_nco|cordic:rx_cordic|cordic_stage:cordic_stage0
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[17]~reg0.CLK
reset => Iout~18.OUTPUTSELECT
reset => Iout~19.OUTPUTSELECT
reset => Iout~20.OUTPUTSELECT
reset => Iout~21.OUTPUTSELECT
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Qout~18.OUTPUTSELECT
reset => Qout~19.OUTPUTSELECT
reset => Qout~20.OUTPUTSELECT
reset => Qout~21.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => PHout~15.OUTPUTSELECT
reset => PHout~16.OUTPUTSELECT
reset => PHout~17.OUTPUTSELECT
reset => PHout~18.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
Iin[0] => Add0.IN36
Iin[0] => Add1.IN18
Iin[0] => Add2.IN18
Iin[1] => Add0.IN35
Iin[1] => Add1.IN17
Iin[1] => Add2.IN17
Iin[2] => Add0.IN34
Iin[2] => Add1.IN16
Iin[2] => Add2.IN16
Iin[3] => Add0.IN33
Iin[3] => Add1.IN15
Iin[3] => Add2.IN15
Iin[4] => Add0.IN32
Iin[4] => Add1.IN14
Iin[4] => Add2.IN14
Iin[5] => Add0.IN31
Iin[5] => Add1.IN13
Iin[5] => Add2.IN13
Iin[6] => Add0.IN30
Iin[6] => Add1.IN12
Iin[6] => Add2.IN12
Iin[7] => Add0.IN29
Iin[7] => Add1.IN11
Iin[7] => Add2.IN11
Iin[8] => Add0.IN28
Iin[8] => Add1.IN10
Iin[8] => Add2.IN10
Iin[9] => Add0.IN27
Iin[9] => Add1.IN9
Iin[9] => Add2.IN9
Iin[10] => Add0.IN26
Iin[10] => Add1.IN8
Iin[10] => Add2.IN8
Iin[11] => Add0.IN25
Iin[11] => Add1.IN7
Iin[11] => Add2.IN7
Iin[12] => Add0.IN24
Iin[12] => Add1.IN6
Iin[12] => Add2.IN6
Iin[13] => Add0.IN23
Iin[13] => Add1.IN5
Iin[13] => Add2.IN5
Iin[14] => Add0.IN22
Iin[14] => Add1.IN4
Iin[14] => Add2.IN4
Iin[15] => Add0.IN21
Iin[15] => Add1.IN3
Iin[15] => Add2.IN3
Iin[16] => Add0.IN20
Iin[16] => Add1.IN2
Iin[16] => Add2.IN2
Iin[17] => Add0.IN19
Iin[17] => Add1.IN1
Iin[17] => Add2.IN1
Qin[0] => Add1.IN36
Qin[0] => Add2.IN36
Qin[0] => Add0.IN18
Qin[1] => Add1.IN35
Qin[1] => Add2.IN35
Qin[1] => Add0.IN17
Qin[2] => Add1.IN34
Qin[2] => Add2.IN34
Qin[2] => Add0.IN16
Qin[3] => Add1.IN33
Qin[3] => Add2.IN33
Qin[3] => Add0.IN15
Qin[4] => Add1.IN32
Qin[4] => Add2.IN32
Qin[4] => Add0.IN14
Qin[5] => Add1.IN31
Qin[5] => Add2.IN31
Qin[5] => Add0.IN13
Qin[6] => Add1.IN30
Qin[6] => Add2.IN30
Qin[6] => Add0.IN12
Qin[7] => Add1.IN29
Qin[7] => Add2.IN29
Qin[7] => Add0.IN11
Qin[8] => Add1.IN28
Qin[8] => Add2.IN28
Qin[8] => Add0.IN10
Qin[9] => Add1.IN27
Qin[9] => Add2.IN27
Qin[9] => Add0.IN9
Qin[10] => Add1.IN26
Qin[10] => Add2.IN26
Qin[10] => Add0.IN8
Qin[11] => Add1.IN25
Qin[11] => Add2.IN25
Qin[11] => Add0.IN7
Qin[12] => Add1.IN24
Qin[12] => Add2.IN24
Qin[12] => Add0.IN6
Qin[13] => Add1.IN23
Qin[13] => Add2.IN23
Qin[13] => Add0.IN5
Qin[14] => Add1.IN22
Qin[14] => Add2.IN22
Qin[14] => Add0.IN4
Qin[15] => Add1.IN21
Qin[15] => Add2.IN21
Qin[15] => Add0.IN3
Qin[16] => Add1.IN20
Qin[16] => Add2.IN20
Qin[16] => Add0.IN2
Qin[17] => Add1.IN19
Qin[17] => Add2.IN19
Qin[17] => Add0.IN1
PHin[0] => Add3.IN30
PHin[0] => Add4.IN15
PHin[1] => Add3.IN29
PHin[1] => Add4.IN14
PHin[2] => Add3.IN28
PHin[2] => Add4.IN13
PHin[3] => Add3.IN27
PHin[3] => Add4.IN12
PHin[4] => Add3.IN26
PHin[4] => Add4.IN11
PHin[5] => Add3.IN25
PHin[5] => Add4.IN10
PHin[6] => Add3.IN24
PHin[6] => Add4.IN9
PHin[7] => Add3.IN23
PHin[7] => Add4.IN8
PHin[8] => Add3.IN22
PHin[8] => Add4.IN7
PHin[9] => Add3.IN21
PHin[9] => Add4.IN6
PHin[10] => Add3.IN20
PHin[10] => Add4.IN5
PHin[11] => Add3.IN19
PHin[11] => Add4.IN4
PHin[12] => Add3.IN18
PHin[12] => Add4.IN3
PHin[13] => Add3.IN17
PHin[13] => Add4.IN2
PHin[14] => Add3.IN16
PHin[14] => Add4.IN1
PHin[14] => Iout~0.OUTPUTSELECT
PHin[14] => Iout~1.OUTPUTSELECT
PHin[14] => Iout~2.OUTPUTSELECT
PHin[14] => Iout~3.OUTPUTSELECT
PHin[14] => Iout~4.OUTPUTSELECT
PHin[14] => Iout~5.OUTPUTSELECT
PHin[14] => Iout~6.OUTPUTSELECT
PHin[14] => Iout~7.OUTPUTSELECT
PHin[14] => Iout~8.OUTPUTSELECT
PHin[14] => Iout~9.OUTPUTSELECT
PHin[14] => Iout~10.OUTPUTSELECT
PHin[14] => Iout~11.OUTPUTSELECT
PHin[14] => Iout~12.OUTPUTSELECT
PHin[14] => Iout~13.OUTPUTSELECT
PHin[14] => Iout~14.OUTPUTSELECT
PHin[14] => Iout~15.OUTPUTSELECT
PHin[14] => Iout~16.OUTPUTSELECT
PHin[14] => Iout~17.OUTPUTSELECT
PHin[14] => Qout~0.OUTPUTSELECT
PHin[14] => Qout~1.OUTPUTSELECT
PHin[14] => Qout~2.OUTPUTSELECT
PHin[14] => Qout~3.OUTPUTSELECT
PHin[14] => Qout~4.OUTPUTSELECT
PHin[14] => Qout~5.OUTPUTSELECT
PHin[14] => Qout~6.OUTPUTSELECT
PHin[14] => Qout~7.OUTPUTSELECT
PHin[14] => Qout~8.OUTPUTSELECT
PHin[14] => Qout~9.OUTPUTSELECT
PHin[14] => Qout~10.OUTPUTSELECT
PHin[14] => Qout~11.OUTPUTSELECT
PHin[14] => Qout~12.OUTPUTSELECT
PHin[14] => Qout~13.OUTPUTSELECT
PHin[14] => Qout~14.OUTPUTSELECT
PHin[14] => Qout~15.OUTPUTSELECT
PHin[14] => Qout~16.OUTPUTSELECT
PHin[14] => Qout~17.OUTPUTSELECT
PHin[14] => PHout~0.OUTPUTSELECT
PHin[14] => PHout~1.OUTPUTSELECT
PHin[14] => PHout~2.OUTPUTSELECT
PHin[14] => PHout~3.OUTPUTSELECT
PHin[14] => PHout~4.OUTPUTSELECT
PHin[14] => PHout~5.OUTPUTSELECT
PHin[14] => PHout~6.OUTPUTSELECT
PHin[14] => PHout~7.OUTPUTSELECT
PHin[14] => PHout~8.OUTPUTSELECT
PHin[14] => PHout~9.OUTPUTSELECT
PHin[14] => PHout~10.OUTPUTSELECT
PHin[14] => PHout~11.OUTPUTSELECT
PHin[14] => PHout~12.OUTPUTSELECT
PHin[14] => PHout~13.OUTPUTSELECT
PHin[14] => PHout~14.OUTPUTSELECT
coeff[0] => Add4.IN30
coeff[0] => Add3.IN15
coeff[1] => Add4.IN29
coeff[1] => Add3.IN14
coeff[2] => Add4.IN28
coeff[2] => Add3.IN13
coeff[3] => Add4.IN27
coeff[3] => Add3.IN12
coeff[4] => Add4.IN26
coeff[4] => Add3.IN11
coeff[5] => Add4.IN25
coeff[5] => Add3.IN10
coeff[6] => Add4.IN24
coeff[6] => Add3.IN9
coeff[7] => Add4.IN23
coeff[7] => Add3.IN8
coeff[8] => Add4.IN22
coeff[8] => Add3.IN7
coeff[9] => Add4.IN21
coeff[9] => Add3.IN6
coeff[10] => Add4.IN20
coeff[10] => Add3.IN5
coeff[11] => Add4.IN19
coeff[11] => Add3.IN4
coeff[12] => Add4.IN18
coeff[12] => Add3.IN3
coeff[13] => Add4.IN17
coeff[13] => Add3.IN2
coeff[14] => Add4.IN16
coeff[14] => Add3.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|cordic:rx_cordic|cordic_stage:cordic_stage1
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[17]~reg0.CLK
reset => Iout~18.OUTPUTSELECT
reset => Iout~19.OUTPUTSELECT
reset => Iout~20.OUTPUTSELECT
reset => Iout~21.OUTPUTSELECT
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Qout~18.OUTPUTSELECT
reset => Qout~19.OUTPUTSELECT
reset => Qout~20.OUTPUTSELECT
reset => Qout~21.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => PHout~15.OUTPUTSELECT
reset => PHout~16.OUTPUTSELECT
reset => PHout~17.OUTPUTSELECT
reset => PHout~18.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
Iin[0] => Add0.IN36
Iin[0] => Add1.IN18
Iin[1] => Add0.IN35
Iin[1] => Add1.IN17
Iin[1] => Add2.IN18
Iin[1] => Add3.IN18
Iin[2] => Add0.IN34
Iin[2] => Add1.IN16
Iin[2] => Add2.IN17
Iin[2] => Add3.IN17
Iin[3] => Add0.IN33
Iin[3] => Add1.IN15
Iin[3] => Add2.IN16
Iin[3] => Add3.IN16
Iin[4] => Add0.IN32
Iin[4] => Add1.IN14
Iin[4] => Add2.IN15
Iin[4] => Add3.IN15
Iin[5] => Add0.IN31
Iin[5] => Add1.IN13
Iin[5] => Add2.IN14
Iin[5] => Add3.IN14
Iin[6] => Add0.IN30
Iin[6] => Add1.IN12
Iin[6] => Add2.IN13
Iin[6] => Add3.IN13
Iin[7] => Add0.IN29
Iin[7] => Add1.IN11
Iin[7] => Add2.IN12
Iin[7] => Add3.IN12
Iin[8] => Add0.IN28
Iin[8] => Add1.IN10
Iin[8] => Add2.IN11
Iin[8] => Add3.IN11
Iin[9] => Add0.IN27
Iin[9] => Add1.IN9
Iin[9] => Add2.IN10
Iin[9] => Add3.IN10
Iin[10] => Add0.IN26
Iin[10] => Add1.IN8
Iin[10] => Add2.IN9
Iin[10] => Add3.IN9
Iin[11] => Add0.IN25
Iin[11] => Add1.IN7
Iin[11] => Add2.IN8
Iin[11] => Add3.IN8
Iin[12] => Add0.IN24
Iin[12] => Add1.IN6
Iin[12] => Add2.IN7
Iin[12] => Add3.IN7
Iin[13] => Add0.IN23
Iin[13] => Add1.IN5
Iin[13] => Add2.IN6
Iin[13] => Add3.IN6
Iin[14] => Add0.IN22
Iin[14] => Add1.IN4
Iin[14] => Add2.IN5
Iin[14] => Add3.IN5
Iin[15] => Add0.IN21
Iin[15] => Add1.IN3
Iin[15] => Add2.IN4
Iin[15] => Add3.IN4
Iin[16] => Add0.IN20
Iin[16] => Add1.IN2
Iin[16] => Add2.IN3
Iin[16] => Add3.IN3
Iin[17] => Add0.IN19
Iin[17] => Add1.IN1
Iin[17] => Add2.IN1
Iin[17] => Add2.IN2
Iin[17] => Add3.IN1
Iin[17] => Add3.IN2
Qin[0] => Add2.IN36
Qin[0] => Add3.IN36
Qin[1] => Add1.IN36
Qin[1] => Add2.IN35
Qin[1] => Add3.IN35
Qin[1] => Add0.IN18
Qin[2] => Add1.IN35
Qin[2] => Add2.IN34
Qin[2] => Add3.IN34
Qin[2] => Add0.IN17
Qin[3] => Add1.IN34
Qin[3] => Add2.IN33
Qin[3] => Add3.IN33
Qin[3] => Add0.IN16
Qin[4] => Add1.IN33
Qin[4] => Add2.IN32
Qin[4] => Add3.IN32
Qin[4] => Add0.IN15
Qin[5] => Add1.IN32
Qin[5] => Add2.IN31
Qin[5] => Add3.IN31
Qin[5] => Add0.IN14
Qin[6] => Add1.IN31
Qin[6] => Add2.IN30
Qin[6] => Add3.IN30
Qin[6] => Add0.IN13
Qin[7] => Add1.IN30
Qin[7] => Add2.IN29
Qin[7] => Add3.IN29
Qin[7] => Add0.IN12
Qin[8] => Add1.IN29
Qin[8] => Add2.IN28
Qin[8] => Add3.IN28
Qin[8] => Add0.IN11
Qin[9] => Add1.IN28
Qin[9] => Add2.IN27
Qin[9] => Add3.IN27
Qin[9] => Add0.IN10
Qin[10] => Add1.IN27
Qin[10] => Add2.IN26
Qin[10] => Add3.IN26
Qin[10] => Add0.IN9
Qin[11] => Add1.IN26
Qin[11] => Add2.IN25
Qin[11] => Add3.IN25
Qin[11] => Add0.IN8
Qin[12] => Add1.IN25
Qin[12] => Add2.IN24
Qin[12] => Add3.IN24
Qin[12] => Add0.IN7
Qin[13] => Add1.IN24
Qin[13] => Add2.IN23
Qin[13] => Add3.IN23
Qin[13] => Add0.IN6
Qin[14] => Add1.IN23
Qin[14] => Add2.IN22
Qin[14] => Add3.IN22
Qin[14] => Add0.IN5
Qin[15] => Add1.IN22
Qin[15] => Add2.IN21
Qin[15] => Add3.IN21
Qin[15] => Add0.IN4
Qin[16] => Add1.IN21
Qin[16] => Add2.IN20
Qin[16] => Add3.IN20
Qin[16] => Add0.IN3
Qin[17] => Add1.IN19
Qin[17] => Add1.IN20
Qin[17] => Add2.IN19
Qin[17] => Add3.IN19
Qin[17] => Add0.IN1
Qin[17] => Add0.IN2
PHin[0] => Add4.IN30
PHin[0] => Add5.IN15
PHin[1] => Add4.IN29
PHin[1] => Add5.IN14
PHin[2] => Add4.IN28
PHin[2] => Add5.IN13
PHin[3] => Add4.IN27
PHin[3] => Add5.IN12
PHin[4] => Add4.IN26
PHin[4] => Add5.IN11
PHin[5] => Add4.IN25
PHin[5] => Add5.IN10
PHin[6] => Add4.IN24
PHin[6] => Add5.IN9
PHin[7] => Add4.IN23
PHin[7] => Add5.IN8
PHin[8] => Add4.IN22
PHin[8] => Add5.IN7
PHin[9] => Add4.IN21
PHin[9] => Add5.IN6
PHin[10] => Add4.IN20
PHin[10] => Add5.IN5
PHin[11] => Add4.IN19
PHin[11] => Add5.IN4
PHin[12] => Add4.IN18
PHin[12] => Add5.IN3
PHin[13] => Add4.IN17
PHin[13] => Add5.IN2
PHin[14] => Add4.IN16
PHin[14] => Add5.IN1
PHin[14] => Iout~0.OUTPUTSELECT
PHin[14] => Iout~1.OUTPUTSELECT
PHin[14] => Iout~2.OUTPUTSELECT
PHin[14] => Iout~3.OUTPUTSELECT
PHin[14] => Iout~4.OUTPUTSELECT
PHin[14] => Iout~5.OUTPUTSELECT
PHin[14] => Iout~6.OUTPUTSELECT
PHin[14] => Iout~7.OUTPUTSELECT
PHin[14] => Iout~8.OUTPUTSELECT
PHin[14] => Iout~9.OUTPUTSELECT
PHin[14] => Iout~10.OUTPUTSELECT
PHin[14] => Iout~11.OUTPUTSELECT
PHin[14] => Iout~12.OUTPUTSELECT
PHin[14] => Iout~13.OUTPUTSELECT
PHin[14] => Iout~14.OUTPUTSELECT
PHin[14] => Iout~15.OUTPUTSELECT
PHin[14] => Iout~16.OUTPUTSELECT
PHin[14] => Iout~17.OUTPUTSELECT
PHin[14] => Qout~0.OUTPUTSELECT
PHin[14] => Qout~1.OUTPUTSELECT
PHin[14] => Qout~2.OUTPUTSELECT
PHin[14] => Qout~3.OUTPUTSELECT
PHin[14] => Qout~4.OUTPUTSELECT
PHin[14] => Qout~5.OUTPUTSELECT
PHin[14] => Qout~6.OUTPUTSELECT
PHin[14] => Qout~7.OUTPUTSELECT
PHin[14] => Qout~8.OUTPUTSELECT
PHin[14] => Qout~9.OUTPUTSELECT
PHin[14] => Qout~10.OUTPUTSELECT
PHin[14] => Qout~11.OUTPUTSELECT
PHin[14] => Qout~12.OUTPUTSELECT
PHin[14] => Qout~13.OUTPUTSELECT
PHin[14] => Qout~14.OUTPUTSELECT
PHin[14] => Qout~15.OUTPUTSELECT
PHin[14] => Qout~16.OUTPUTSELECT
PHin[14] => Qout~17.OUTPUTSELECT
PHin[14] => PHout~0.OUTPUTSELECT
PHin[14] => PHout~1.OUTPUTSELECT
PHin[14] => PHout~2.OUTPUTSELECT
PHin[14] => PHout~3.OUTPUTSELECT
PHin[14] => PHout~4.OUTPUTSELECT
PHin[14] => PHout~5.OUTPUTSELECT
PHin[14] => PHout~6.OUTPUTSELECT
PHin[14] => PHout~7.OUTPUTSELECT
PHin[14] => PHout~8.OUTPUTSELECT
PHin[14] => PHout~9.OUTPUTSELECT
PHin[14] => PHout~10.OUTPUTSELECT
PHin[14] => PHout~11.OUTPUTSELECT
PHin[14] => PHout~12.OUTPUTSELECT
PHin[14] => PHout~13.OUTPUTSELECT
PHin[14] => PHout~14.OUTPUTSELECT
coeff[0] => Add5.IN30
coeff[0] => Add4.IN15
coeff[1] => Add5.IN29
coeff[1] => Add4.IN14
coeff[2] => Add5.IN28
coeff[2] => Add4.IN13
coeff[3] => Add5.IN27
coeff[3] => Add4.IN12
coeff[4] => Add5.IN26
coeff[4] => Add4.IN11
coeff[5] => Add5.IN25
coeff[5] => Add4.IN10
coeff[6] => Add5.IN24
coeff[6] => Add4.IN9
coeff[7] => Add5.IN23
coeff[7] => Add4.IN8
coeff[8] => Add5.IN22
coeff[8] => Add4.IN7
coeff[9] => Add5.IN21
coeff[9] => Add4.IN6
coeff[10] => Add5.IN20
coeff[10] => Add4.IN5
coeff[11] => Add5.IN19
coeff[11] => Add4.IN4
coeff[12] => Add5.IN18
coeff[12] => Add4.IN3
coeff[13] => Add5.IN17
coeff[13] => Add4.IN2
coeff[14] => Add5.IN16
coeff[14] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|cordic:rx_cordic|cordic_stage:cordic_stage2
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[17]~reg0.CLK
reset => Iout~18.OUTPUTSELECT
reset => Iout~19.OUTPUTSELECT
reset => Iout~20.OUTPUTSELECT
reset => Iout~21.OUTPUTSELECT
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Qout~18.OUTPUTSELECT
reset => Qout~19.OUTPUTSELECT
reset => Qout~20.OUTPUTSELECT
reset => Qout~21.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => PHout~15.OUTPUTSELECT
reset => PHout~16.OUTPUTSELECT
reset => PHout~17.OUTPUTSELECT
reset => PHout~18.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
Iin[0] => Add0.IN36
Iin[0] => Add1.IN18
Iin[1] => Add0.IN35
Iin[1] => Add1.IN17
Iin[2] => Add0.IN34
Iin[2] => Add1.IN16
Iin[2] => Add2.IN18
Iin[2] => Add3.IN18
Iin[3] => Add0.IN33
Iin[3] => Add1.IN15
Iin[3] => Add2.IN17
Iin[3] => Add3.IN17
Iin[4] => Add0.IN32
Iin[4] => Add1.IN14
Iin[4] => Add2.IN16
Iin[4] => Add3.IN16
Iin[5] => Add0.IN31
Iin[5] => Add1.IN13
Iin[5] => Add2.IN15
Iin[5] => Add3.IN15
Iin[6] => Add0.IN30
Iin[6] => Add1.IN12
Iin[6] => Add2.IN14
Iin[6] => Add3.IN14
Iin[7] => Add0.IN29
Iin[7] => Add1.IN11
Iin[7] => Add2.IN13
Iin[7] => Add3.IN13
Iin[8] => Add0.IN28
Iin[8] => Add1.IN10
Iin[8] => Add2.IN12
Iin[8] => Add3.IN12
Iin[9] => Add0.IN27
Iin[9] => Add1.IN9
Iin[9] => Add2.IN11
Iin[9] => Add3.IN11
Iin[10] => Add0.IN26
Iin[10] => Add1.IN8
Iin[10] => Add2.IN10
Iin[10] => Add3.IN10
Iin[11] => Add0.IN25
Iin[11] => Add1.IN7
Iin[11] => Add2.IN9
Iin[11] => Add3.IN9
Iin[12] => Add0.IN24
Iin[12] => Add1.IN6
Iin[12] => Add2.IN8
Iin[12] => Add3.IN8
Iin[13] => Add0.IN23
Iin[13] => Add1.IN5
Iin[13] => Add2.IN7
Iin[13] => Add3.IN7
Iin[14] => Add0.IN22
Iin[14] => Add1.IN4
Iin[14] => Add2.IN6
Iin[14] => Add3.IN6
Iin[15] => Add0.IN21
Iin[15] => Add1.IN3
Iin[15] => Add2.IN5
Iin[15] => Add3.IN5
Iin[16] => Add0.IN20
Iin[16] => Add1.IN2
Iin[16] => Add2.IN4
Iin[16] => Add3.IN4
Iin[17] => Add0.IN19
Iin[17] => Add1.IN1
Iin[17] => Add2.IN1
Iin[17] => Add2.IN2
Iin[17] => Add2.IN3
Iin[17] => Add3.IN1
Iin[17] => Add3.IN2
Iin[17] => Add3.IN3
Qin[0] => Add2.IN36
Qin[0] => Add3.IN36
Qin[1] => Add2.IN35
Qin[1] => Add3.IN35
Qin[2] => Add1.IN36
Qin[2] => Add2.IN34
Qin[2] => Add3.IN34
Qin[2] => Add0.IN18
Qin[3] => Add1.IN35
Qin[3] => Add2.IN33
Qin[3] => Add3.IN33
Qin[3] => Add0.IN17
Qin[4] => Add1.IN34
Qin[4] => Add2.IN32
Qin[4] => Add3.IN32
Qin[4] => Add0.IN16
Qin[5] => Add1.IN33
Qin[5] => Add2.IN31
Qin[5] => Add3.IN31
Qin[5] => Add0.IN15
Qin[6] => Add1.IN32
Qin[6] => Add2.IN30
Qin[6] => Add3.IN30
Qin[6] => Add0.IN14
Qin[7] => Add1.IN31
Qin[7] => Add2.IN29
Qin[7] => Add3.IN29
Qin[7] => Add0.IN13
Qin[8] => Add1.IN30
Qin[8] => Add2.IN28
Qin[8] => Add3.IN28
Qin[8] => Add0.IN12
Qin[9] => Add1.IN29
Qin[9] => Add2.IN27
Qin[9] => Add3.IN27
Qin[9] => Add0.IN11
Qin[10] => Add1.IN28
Qin[10] => Add2.IN26
Qin[10] => Add3.IN26
Qin[10] => Add0.IN10
Qin[11] => Add1.IN27
Qin[11] => Add2.IN25
Qin[11] => Add3.IN25
Qin[11] => Add0.IN9
Qin[12] => Add1.IN26
Qin[12] => Add2.IN24
Qin[12] => Add3.IN24
Qin[12] => Add0.IN8
Qin[13] => Add1.IN25
Qin[13] => Add2.IN23
Qin[13] => Add3.IN23
Qin[13] => Add0.IN7
Qin[14] => Add1.IN24
Qin[14] => Add2.IN22
Qin[14] => Add3.IN22
Qin[14] => Add0.IN6
Qin[15] => Add1.IN23
Qin[15] => Add2.IN21
Qin[15] => Add3.IN21
Qin[15] => Add0.IN5
Qin[16] => Add1.IN22
Qin[16] => Add2.IN20
Qin[16] => Add3.IN20
Qin[16] => Add0.IN4
Qin[17] => Add1.IN19
Qin[17] => Add1.IN20
Qin[17] => Add1.IN21
Qin[17] => Add2.IN19
Qin[17] => Add3.IN19
Qin[17] => Add0.IN1
Qin[17] => Add0.IN2
Qin[17] => Add0.IN3
PHin[0] => Add4.IN30
PHin[0] => Add5.IN15
PHin[1] => Add4.IN29
PHin[1] => Add5.IN14
PHin[2] => Add4.IN28
PHin[2] => Add5.IN13
PHin[3] => Add4.IN27
PHin[3] => Add5.IN12
PHin[4] => Add4.IN26
PHin[4] => Add5.IN11
PHin[5] => Add4.IN25
PHin[5] => Add5.IN10
PHin[6] => Add4.IN24
PHin[6] => Add5.IN9
PHin[7] => Add4.IN23
PHin[7] => Add5.IN8
PHin[8] => Add4.IN22
PHin[8] => Add5.IN7
PHin[9] => Add4.IN21
PHin[9] => Add5.IN6
PHin[10] => Add4.IN20
PHin[10] => Add5.IN5
PHin[11] => Add4.IN19
PHin[11] => Add5.IN4
PHin[12] => Add4.IN18
PHin[12] => Add5.IN3
PHin[13] => Add4.IN17
PHin[13] => Add5.IN2
PHin[14] => Add4.IN16
PHin[14] => Add5.IN1
PHin[14] => Iout~0.OUTPUTSELECT
PHin[14] => Iout~1.OUTPUTSELECT
PHin[14] => Iout~2.OUTPUTSELECT
PHin[14] => Iout~3.OUTPUTSELECT
PHin[14] => Iout~4.OUTPUTSELECT
PHin[14] => Iout~5.OUTPUTSELECT
PHin[14] => Iout~6.OUTPUTSELECT
PHin[14] => Iout~7.OUTPUTSELECT
PHin[14] => Iout~8.OUTPUTSELECT
PHin[14] => Iout~9.OUTPUTSELECT
PHin[14] => Iout~10.OUTPUTSELECT
PHin[14] => Iout~11.OUTPUTSELECT
PHin[14] => Iout~12.OUTPUTSELECT
PHin[14] => Iout~13.OUTPUTSELECT
PHin[14] => Iout~14.OUTPUTSELECT
PHin[14] => Iout~15.OUTPUTSELECT
PHin[14] => Iout~16.OUTPUTSELECT
PHin[14] => Iout~17.OUTPUTSELECT
PHin[14] => Qout~0.OUTPUTSELECT
PHin[14] => Qout~1.OUTPUTSELECT
PHin[14] => Qout~2.OUTPUTSELECT
PHin[14] => Qout~3.OUTPUTSELECT
PHin[14] => Qout~4.OUTPUTSELECT
PHin[14] => Qout~5.OUTPUTSELECT
PHin[14] => Qout~6.OUTPUTSELECT
PHin[14] => Qout~7.OUTPUTSELECT
PHin[14] => Qout~8.OUTPUTSELECT
PHin[14] => Qout~9.OUTPUTSELECT
PHin[14] => Qout~10.OUTPUTSELECT
PHin[14] => Qout~11.OUTPUTSELECT
PHin[14] => Qout~12.OUTPUTSELECT
PHin[14] => Qout~13.OUTPUTSELECT
PHin[14] => Qout~14.OUTPUTSELECT
PHin[14] => Qout~15.OUTPUTSELECT
PHin[14] => Qout~16.OUTPUTSELECT
PHin[14] => Qout~17.OUTPUTSELECT
PHin[14] => PHout~0.OUTPUTSELECT
PHin[14] => PHout~1.OUTPUTSELECT
PHin[14] => PHout~2.OUTPUTSELECT
PHin[14] => PHout~3.OUTPUTSELECT
PHin[14] => PHout~4.OUTPUTSELECT
PHin[14] => PHout~5.OUTPUTSELECT
PHin[14] => PHout~6.OUTPUTSELECT
PHin[14] => PHout~7.OUTPUTSELECT
PHin[14] => PHout~8.OUTPUTSELECT
PHin[14] => PHout~9.OUTPUTSELECT
PHin[14] => PHout~10.OUTPUTSELECT
PHin[14] => PHout~11.OUTPUTSELECT
PHin[14] => PHout~12.OUTPUTSELECT
PHin[14] => PHout~13.OUTPUTSELECT
PHin[14] => PHout~14.OUTPUTSELECT
coeff[0] => Add5.IN30
coeff[0] => Add4.IN15
coeff[1] => Add5.IN29
coeff[1] => Add4.IN14
coeff[2] => Add5.IN28
coeff[2] => Add4.IN13
coeff[3] => Add5.IN27
coeff[3] => Add4.IN12
coeff[4] => Add5.IN26
coeff[4] => Add4.IN11
coeff[5] => Add5.IN25
coeff[5] => Add4.IN10
coeff[6] => Add5.IN24
coeff[6] => Add4.IN9
coeff[7] => Add5.IN23
coeff[7] => Add4.IN8
coeff[8] => Add5.IN22
coeff[8] => Add4.IN7
coeff[9] => Add5.IN21
coeff[9] => Add4.IN6
coeff[10] => Add5.IN20
coeff[10] => Add4.IN5
coeff[11] => Add5.IN19
coeff[11] => Add4.IN4
coeff[12] => Add5.IN18
coeff[12] => Add4.IN3
coeff[13] => Add5.IN17
coeff[13] => Add4.IN2
coeff[14] => Add5.IN16
coeff[14] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|cordic:rx_cordic|cordic_stage:cordic_stage3
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[17]~reg0.CLK
reset => Iout~18.OUTPUTSELECT
reset => Iout~19.OUTPUTSELECT
reset => Iout~20.OUTPUTSELECT
reset => Iout~21.OUTPUTSELECT
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Qout~18.OUTPUTSELECT
reset => Qout~19.OUTPUTSELECT
reset => Qout~20.OUTPUTSELECT
reset => Qout~21.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => PHout~15.OUTPUTSELECT
reset => PHout~16.OUTPUTSELECT
reset => PHout~17.OUTPUTSELECT
reset => PHout~18.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
Iin[0] => Add0.IN36
Iin[0] => Add1.IN18
Iin[1] => Add0.IN35
Iin[1] => Add1.IN17
Iin[2] => Add0.IN34
Iin[2] => Add1.IN16
Iin[3] => Add0.IN33
Iin[3] => Add1.IN15
Iin[3] => Add2.IN18
Iin[3] => Add3.IN18
Iin[4] => Add0.IN32
Iin[4] => Add1.IN14
Iin[4] => Add2.IN17
Iin[4] => Add3.IN17
Iin[5] => Add0.IN31
Iin[5] => Add1.IN13
Iin[5] => Add2.IN16
Iin[5] => Add3.IN16
Iin[6] => Add0.IN30
Iin[6] => Add1.IN12
Iin[6] => Add2.IN15
Iin[6] => Add3.IN15
Iin[7] => Add0.IN29
Iin[7] => Add1.IN11
Iin[7] => Add2.IN14
Iin[7] => Add3.IN14
Iin[8] => Add0.IN28
Iin[8] => Add1.IN10
Iin[8] => Add2.IN13
Iin[8] => Add3.IN13
Iin[9] => Add0.IN27
Iin[9] => Add1.IN9
Iin[9] => Add2.IN12
Iin[9] => Add3.IN12
Iin[10] => Add0.IN26
Iin[10] => Add1.IN8
Iin[10] => Add2.IN11
Iin[10] => Add3.IN11
Iin[11] => Add0.IN25
Iin[11] => Add1.IN7
Iin[11] => Add2.IN10
Iin[11] => Add3.IN10
Iin[12] => Add0.IN24
Iin[12] => Add1.IN6
Iin[12] => Add2.IN9
Iin[12] => Add3.IN9
Iin[13] => Add0.IN23
Iin[13] => Add1.IN5
Iin[13] => Add2.IN8
Iin[13] => Add3.IN8
Iin[14] => Add0.IN22
Iin[14] => Add1.IN4
Iin[14] => Add2.IN7
Iin[14] => Add3.IN7
Iin[15] => Add0.IN21
Iin[15] => Add1.IN3
Iin[15] => Add2.IN6
Iin[15] => Add3.IN6
Iin[16] => Add0.IN20
Iin[16] => Add1.IN2
Iin[16] => Add2.IN5
Iin[16] => Add3.IN5
Iin[17] => Add0.IN19
Iin[17] => Add1.IN1
Iin[17] => Add2.IN1
Iin[17] => Add2.IN2
Iin[17] => Add2.IN3
Iin[17] => Add2.IN4
Iin[17] => Add3.IN1
Iin[17] => Add3.IN2
Iin[17] => Add3.IN3
Iin[17] => Add3.IN4
Qin[0] => Add2.IN36
Qin[0] => Add3.IN36
Qin[1] => Add2.IN35
Qin[1] => Add3.IN35
Qin[2] => Add2.IN34
Qin[2] => Add3.IN34
Qin[3] => Add1.IN36
Qin[3] => Add2.IN33
Qin[3] => Add3.IN33
Qin[3] => Add0.IN18
Qin[4] => Add1.IN35
Qin[4] => Add2.IN32
Qin[4] => Add3.IN32
Qin[4] => Add0.IN17
Qin[5] => Add1.IN34
Qin[5] => Add2.IN31
Qin[5] => Add3.IN31
Qin[5] => Add0.IN16
Qin[6] => Add1.IN33
Qin[6] => Add2.IN30
Qin[6] => Add3.IN30
Qin[6] => Add0.IN15
Qin[7] => Add1.IN32
Qin[7] => Add2.IN29
Qin[7] => Add3.IN29
Qin[7] => Add0.IN14
Qin[8] => Add1.IN31
Qin[8] => Add2.IN28
Qin[8] => Add3.IN28
Qin[8] => Add0.IN13
Qin[9] => Add1.IN30
Qin[9] => Add2.IN27
Qin[9] => Add3.IN27
Qin[9] => Add0.IN12
Qin[10] => Add1.IN29
Qin[10] => Add2.IN26
Qin[10] => Add3.IN26
Qin[10] => Add0.IN11
Qin[11] => Add1.IN28
Qin[11] => Add2.IN25
Qin[11] => Add3.IN25
Qin[11] => Add0.IN10
Qin[12] => Add1.IN27
Qin[12] => Add2.IN24
Qin[12] => Add3.IN24
Qin[12] => Add0.IN9
Qin[13] => Add1.IN26
Qin[13] => Add2.IN23
Qin[13] => Add3.IN23
Qin[13] => Add0.IN8
Qin[14] => Add1.IN25
Qin[14] => Add2.IN22
Qin[14] => Add3.IN22
Qin[14] => Add0.IN7
Qin[15] => Add1.IN24
Qin[15] => Add2.IN21
Qin[15] => Add3.IN21
Qin[15] => Add0.IN6
Qin[16] => Add1.IN23
Qin[16] => Add2.IN20
Qin[16] => Add3.IN20
Qin[16] => Add0.IN5
Qin[17] => Add1.IN19
Qin[17] => Add1.IN20
Qin[17] => Add1.IN21
Qin[17] => Add1.IN22
Qin[17] => Add2.IN19
Qin[17] => Add3.IN19
Qin[17] => Add0.IN1
Qin[17] => Add0.IN2
Qin[17] => Add0.IN3
Qin[17] => Add0.IN4
PHin[0] => Add4.IN30
PHin[0] => Add5.IN15
PHin[1] => Add4.IN29
PHin[1] => Add5.IN14
PHin[2] => Add4.IN28
PHin[2] => Add5.IN13
PHin[3] => Add4.IN27
PHin[3] => Add5.IN12
PHin[4] => Add4.IN26
PHin[4] => Add5.IN11
PHin[5] => Add4.IN25
PHin[5] => Add5.IN10
PHin[6] => Add4.IN24
PHin[6] => Add5.IN9
PHin[7] => Add4.IN23
PHin[7] => Add5.IN8
PHin[8] => Add4.IN22
PHin[8] => Add5.IN7
PHin[9] => Add4.IN21
PHin[9] => Add5.IN6
PHin[10] => Add4.IN20
PHin[10] => Add5.IN5
PHin[11] => Add4.IN19
PHin[11] => Add5.IN4
PHin[12] => Add4.IN18
PHin[12] => Add5.IN3
PHin[13] => Add4.IN17
PHin[13] => Add5.IN2
PHin[14] => Add4.IN16
PHin[14] => Add5.IN1
PHin[14] => Iout~0.OUTPUTSELECT
PHin[14] => Iout~1.OUTPUTSELECT
PHin[14] => Iout~2.OUTPUTSELECT
PHin[14] => Iout~3.OUTPUTSELECT
PHin[14] => Iout~4.OUTPUTSELECT
PHin[14] => Iout~5.OUTPUTSELECT
PHin[14] => Iout~6.OUTPUTSELECT
PHin[14] => Iout~7.OUTPUTSELECT
PHin[14] => Iout~8.OUTPUTSELECT
PHin[14] => Iout~9.OUTPUTSELECT
PHin[14] => Iout~10.OUTPUTSELECT
PHin[14] => Iout~11.OUTPUTSELECT
PHin[14] => Iout~12.OUTPUTSELECT
PHin[14] => Iout~13.OUTPUTSELECT
PHin[14] => Iout~14.OUTPUTSELECT
PHin[14] => Iout~15.OUTPUTSELECT
PHin[14] => Iout~16.OUTPUTSELECT
PHin[14] => Iout~17.OUTPUTSELECT
PHin[14] => Qout~0.OUTPUTSELECT
PHin[14] => Qout~1.OUTPUTSELECT
PHin[14] => Qout~2.OUTPUTSELECT
PHin[14] => Qout~3.OUTPUTSELECT
PHin[14] => Qout~4.OUTPUTSELECT
PHin[14] => Qout~5.OUTPUTSELECT
PHin[14] => Qout~6.OUTPUTSELECT
PHin[14] => Qout~7.OUTPUTSELECT
PHin[14] => Qout~8.OUTPUTSELECT
PHin[14] => Qout~9.OUTPUTSELECT
PHin[14] => Qout~10.OUTPUTSELECT
PHin[14] => Qout~11.OUTPUTSELECT
PHin[14] => Qout~12.OUTPUTSELECT
PHin[14] => Qout~13.OUTPUTSELECT
PHin[14] => Qout~14.OUTPUTSELECT
PHin[14] => Qout~15.OUTPUTSELECT
PHin[14] => Qout~16.OUTPUTSELECT
PHin[14] => Qout~17.OUTPUTSELECT
PHin[14] => PHout~0.OUTPUTSELECT
PHin[14] => PHout~1.OUTPUTSELECT
PHin[14] => PHout~2.OUTPUTSELECT
PHin[14] => PHout~3.OUTPUTSELECT
PHin[14] => PHout~4.OUTPUTSELECT
PHin[14] => PHout~5.OUTPUTSELECT
PHin[14] => PHout~6.OUTPUTSELECT
PHin[14] => PHout~7.OUTPUTSELECT
PHin[14] => PHout~8.OUTPUTSELECT
PHin[14] => PHout~9.OUTPUTSELECT
PHin[14] => PHout~10.OUTPUTSELECT
PHin[14] => PHout~11.OUTPUTSELECT
PHin[14] => PHout~12.OUTPUTSELECT
PHin[14] => PHout~13.OUTPUTSELECT
PHin[14] => PHout~14.OUTPUTSELECT
coeff[0] => Add5.IN30
coeff[0] => Add4.IN15
coeff[1] => Add5.IN29
coeff[1] => Add4.IN14
coeff[2] => Add5.IN28
coeff[2] => Add4.IN13
coeff[3] => Add5.IN27
coeff[3] => Add4.IN12
coeff[4] => Add5.IN26
coeff[4] => Add4.IN11
coeff[5] => Add5.IN25
coeff[5] => Add4.IN10
coeff[6] => Add5.IN24
coeff[6] => Add4.IN9
coeff[7] => Add5.IN23
coeff[7] => Add4.IN8
coeff[8] => Add5.IN22
coeff[8] => Add4.IN7
coeff[9] => Add5.IN21
coeff[9] => Add4.IN6
coeff[10] => Add5.IN20
coeff[10] => Add4.IN5
coeff[11] => Add5.IN19
coeff[11] => Add4.IN4
coeff[12] => Add5.IN18
coeff[12] => Add4.IN3
coeff[13] => Add5.IN17
coeff[13] => Add4.IN2
coeff[14] => Add5.IN16
coeff[14] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|cordic:rx_cordic|cordic_stage:cordic_stage4
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[17]~reg0.CLK
reset => Iout~18.OUTPUTSELECT
reset => Iout~19.OUTPUTSELECT
reset => Iout~20.OUTPUTSELECT
reset => Iout~21.OUTPUTSELECT
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Qout~18.OUTPUTSELECT
reset => Qout~19.OUTPUTSELECT
reset => Qout~20.OUTPUTSELECT
reset => Qout~21.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => PHout~15.OUTPUTSELECT
reset => PHout~16.OUTPUTSELECT
reset => PHout~17.OUTPUTSELECT
reset => PHout~18.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
Iin[0] => Add0.IN36
Iin[0] => Add1.IN18
Iin[1] => Add0.IN35
Iin[1] => Add1.IN17
Iin[2] => Add0.IN34
Iin[2] => Add1.IN16
Iin[3] => Add0.IN33
Iin[3] => Add1.IN15
Iin[4] => Add0.IN32
Iin[4] => Add1.IN14
Iin[4] => Add2.IN18
Iin[4] => Add3.IN18
Iin[5] => Add0.IN31
Iin[5] => Add1.IN13
Iin[5] => Add2.IN17
Iin[5] => Add3.IN17
Iin[6] => Add0.IN30
Iin[6] => Add1.IN12
Iin[6] => Add2.IN16
Iin[6] => Add3.IN16
Iin[7] => Add0.IN29
Iin[7] => Add1.IN11
Iin[7] => Add2.IN15
Iin[7] => Add3.IN15
Iin[8] => Add0.IN28
Iin[8] => Add1.IN10
Iin[8] => Add2.IN14
Iin[8] => Add3.IN14
Iin[9] => Add0.IN27
Iin[9] => Add1.IN9
Iin[9] => Add2.IN13
Iin[9] => Add3.IN13
Iin[10] => Add0.IN26
Iin[10] => Add1.IN8
Iin[10] => Add2.IN12
Iin[10] => Add3.IN12
Iin[11] => Add0.IN25
Iin[11] => Add1.IN7
Iin[11] => Add2.IN11
Iin[11] => Add3.IN11
Iin[12] => Add0.IN24
Iin[12] => Add1.IN6
Iin[12] => Add2.IN10
Iin[12] => Add3.IN10
Iin[13] => Add0.IN23
Iin[13] => Add1.IN5
Iin[13] => Add2.IN9
Iin[13] => Add3.IN9
Iin[14] => Add0.IN22
Iin[14] => Add1.IN4
Iin[14] => Add2.IN8
Iin[14] => Add3.IN8
Iin[15] => Add0.IN21
Iin[15] => Add1.IN3
Iin[15] => Add2.IN7
Iin[15] => Add3.IN7
Iin[16] => Add0.IN20
Iin[16] => Add1.IN2
Iin[16] => Add2.IN6
Iin[16] => Add3.IN6
Iin[17] => Add0.IN19
Iin[17] => Add1.IN1
Iin[17] => Add2.IN1
Iin[17] => Add2.IN2
Iin[17] => Add2.IN3
Iin[17] => Add2.IN4
Iin[17] => Add2.IN5
Iin[17] => Add3.IN1
Iin[17] => Add3.IN2
Iin[17] => Add3.IN3
Iin[17] => Add3.IN4
Iin[17] => Add3.IN5
Qin[0] => Add2.IN36
Qin[0] => Add3.IN36
Qin[1] => Add2.IN35
Qin[1] => Add3.IN35
Qin[2] => Add2.IN34
Qin[2] => Add3.IN34
Qin[3] => Add2.IN33
Qin[3] => Add3.IN33
Qin[4] => Add1.IN36
Qin[4] => Add2.IN32
Qin[4] => Add3.IN32
Qin[4] => Add0.IN18
Qin[5] => Add1.IN35
Qin[5] => Add2.IN31
Qin[5] => Add3.IN31
Qin[5] => Add0.IN17
Qin[6] => Add1.IN34
Qin[6] => Add2.IN30
Qin[6] => Add3.IN30
Qin[6] => Add0.IN16
Qin[7] => Add1.IN33
Qin[7] => Add2.IN29
Qin[7] => Add3.IN29
Qin[7] => Add0.IN15
Qin[8] => Add1.IN32
Qin[8] => Add2.IN28
Qin[8] => Add3.IN28
Qin[8] => Add0.IN14
Qin[9] => Add1.IN31
Qin[9] => Add2.IN27
Qin[9] => Add3.IN27
Qin[9] => Add0.IN13
Qin[10] => Add1.IN30
Qin[10] => Add2.IN26
Qin[10] => Add3.IN26
Qin[10] => Add0.IN12
Qin[11] => Add1.IN29
Qin[11] => Add2.IN25
Qin[11] => Add3.IN25
Qin[11] => Add0.IN11
Qin[12] => Add1.IN28
Qin[12] => Add2.IN24
Qin[12] => Add3.IN24
Qin[12] => Add0.IN10
Qin[13] => Add1.IN27
Qin[13] => Add2.IN23
Qin[13] => Add3.IN23
Qin[13] => Add0.IN9
Qin[14] => Add1.IN26
Qin[14] => Add2.IN22
Qin[14] => Add3.IN22
Qin[14] => Add0.IN8
Qin[15] => Add1.IN25
Qin[15] => Add2.IN21
Qin[15] => Add3.IN21
Qin[15] => Add0.IN7
Qin[16] => Add1.IN24
Qin[16] => Add2.IN20
Qin[16] => Add3.IN20
Qin[16] => Add0.IN6
Qin[17] => Add1.IN19
Qin[17] => Add1.IN20
Qin[17] => Add1.IN21
Qin[17] => Add1.IN22
Qin[17] => Add1.IN23
Qin[17] => Add2.IN19
Qin[17] => Add3.IN19
Qin[17] => Add0.IN1
Qin[17] => Add0.IN2
Qin[17] => Add0.IN3
Qin[17] => Add0.IN4
Qin[17] => Add0.IN5
PHin[0] => Add4.IN30
PHin[0] => Add5.IN15
PHin[1] => Add4.IN29
PHin[1] => Add5.IN14
PHin[2] => Add4.IN28
PHin[2] => Add5.IN13
PHin[3] => Add4.IN27
PHin[3] => Add5.IN12
PHin[4] => Add4.IN26
PHin[4] => Add5.IN11
PHin[5] => Add4.IN25
PHin[5] => Add5.IN10
PHin[6] => Add4.IN24
PHin[6] => Add5.IN9
PHin[7] => Add4.IN23
PHin[7] => Add5.IN8
PHin[8] => Add4.IN22
PHin[8] => Add5.IN7
PHin[9] => Add4.IN21
PHin[9] => Add5.IN6
PHin[10] => Add4.IN20
PHin[10] => Add5.IN5
PHin[11] => Add4.IN19
PHin[11] => Add5.IN4
PHin[12] => Add4.IN18
PHin[12] => Add5.IN3
PHin[13] => Add4.IN17
PHin[13] => Add5.IN2
PHin[14] => Add4.IN16
PHin[14] => Add5.IN1
PHin[14] => Iout~0.OUTPUTSELECT
PHin[14] => Iout~1.OUTPUTSELECT
PHin[14] => Iout~2.OUTPUTSELECT
PHin[14] => Iout~3.OUTPUTSELECT
PHin[14] => Iout~4.OUTPUTSELECT
PHin[14] => Iout~5.OUTPUTSELECT
PHin[14] => Iout~6.OUTPUTSELECT
PHin[14] => Iout~7.OUTPUTSELECT
PHin[14] => Iout~8.OUTPUTSELECT
PHin[14] => Iout~9.OUTPUTSELECT
PHin[14] => Iout~10.OUTPUTSELECT
PHin[14] => Iout~11.OUTPUTSELECT
PHin[14] => Iout~12.OUTPUTSELECT
PHin[14] => Iout~13.OUTPUTSELECT
PHin[14] => Iout~14.OUTPUTSELECT
PHin[14] => Iout~15.OUTPUTSELECT
PHin[14] => Iout~16.OUTPUTSELECT
PHin[14] => Iout~17.OUTPUTSELECT
PHin[14] => Qout~0.OUTPUTSELECT
PHin[14] => Qout~1.OUTPUTSELECT
PHin[14] => Qout~2.OUTPUTSELECT
PHin[14] => Qout~3.OUTPUTSELECT
PHin[14] => Qout~4.OUTPUTSELECT
PHin[14] => Qout~5.OUTPUTSELECT
PHin[14] => Qout~6.OUTPUTSELECT
PHin[14] => Qout~7.OUTPUTSELECT
PHin[14] => Qout~8.OUTPUTSELECT
PHin[14] => Qout~9.OUTPUTSELECT
PHin[14] => Qout~10.OUTPUTSELECT
PHin[14] => Qout~11.OUTPUTSELECT
PHin[14] => Qout~12.OUTPUTSELECT
PHin[14] => Qout~13.OUTPUTSELECT
PHin[14] => Qout~14.OUTPUTSELECT
PHin[14] => Qout~15.OUTPUTSELECT
PHin[14] => Qout~16.OUTPUTSELECT
PHin[14] => Qout~17.OUTPUTSELECT
PHin[14] => PHout~0.OUTPUTSELECT
PHin[14] => PHout~1.OUTPUTSELECT
PHin[14] => PHout~2.OUTPUTSELECT
PHin[14] => PHout~3.OUTPUTSELECT
PHin[14] => PHout~4.OUTPUTSELECT
PHin[14] => PHout~5.OUTPUTSELECT
PHin[14] => PHout~6.OUTPUTSELECT
PHin[14] => PHout~7.OUTPUTSELECT
PHin[14] => PHout~8.OUTPUTSELECT
PHin[14] => PHout~9.OUTPUTSELECT
PHin[14] => PHout~10.OUTPUTSELECT
PHin[14] => PHout~11.OUTPUTSELECT
PHin[14] => PHout~12.OUTPUTSELECT
PHin[14] => PHout~13.OUTPUTSELECT
PHin[14] => PHout~14.OUTPUTSELECT
coeff[0] => Add5.IN30
coeff[0] => Add4.IN15
coeff[1] => Add5.IN29
coeff[1] => Add4.IN14
coeff[2] => Add5.IN28
coeff[2] => Add4.IN13
coeff[3] => Add5.IN27
coeff[3] => Add4.IN12
coeff[4] => Add5.IN26
coeff[4] => Add4.IN11
coeff[5] => Add5.IN25
coeff[5] => Add4.IN10
coeff[6] => Add5.IN24
coeff[6] => Add4.IN9
coeff[7] => Add5.IN23
coeff[7] => Add4.IN8
coeff[8] => Add5.IN22
coeff[8] => Add4.IN7
coeff[9] => Add5.IN21
coeff[9] => Add4.IN6
coeff[10] => Add5.IN20
coeff[10] => Add4.IN5
coeff[11] => Add5.IN19
coeff[11] => Add4.IN4
coeff[12] => Add5.IN18
coeff[12] => Add4.IN3
coeff[13] => Add5.IN17
coeff[13] => Add4.IN2
coeff[14] => Add5.IN16
coeff[14] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|cordic:rx_cordic|cordic_stage:cordic_stage5
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[17]~reg0.CLK
reset => Iout~18.OUTPUTSELECT
reset => Iout~19.OUTPUTSELECT
reset => Iout~20.OUTPUTSELECT
reset => Iout~21.OUTPUTSELECT
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Qout~18.OUTPUTSELECT
reset => Qout~19.OUTPUTSELECT
reset => Qout~20.OUTPUTSELECT
reset => Qout~21.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => PHout~15.OUTPUTSELECT
reset => PHout~16.OUTPUTSELECT
reset => PHout~17.OUTPUTSELECT
reset => PHout~18.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
Iin[0] => Add0.IN36
Iin[0] => Add1.IN18
Iin[1] => Add0.IN35
Iin[1] => Add1.IN17
Iin[2] => Add0.IN34
Iin[2] => Add1.IN16
Iin[3] => Add0.IN33
Iin[3] => Add1.IN15
Iin[4] => Add0.IN32
Iin[4] => Add1.IN14
Iin[5] => Add0.IN31
Iin[5] => Add1.IN13
Iin[5] => Add2.IN18
Iin[5] => Add3.IN18
Iin[6] => Add0.IN30
Iin[6] => Add1.IN12
Iin[6] => Add2.IN17
Iin[6] => Add3.IN17
Iin[7] => Add0.IN29
Iin[7] => Add1.IN11
Iin[7] => Add2.IN16
Iin[7] => Add3.IN16
Iin[8] => Add0.IN28
Iin[8] => Add1.IN10
Iin[8] => Add2.IN15
Iin[8] => Add3.IN15
Iin[9] => Add0.IN27
Iin[9] => Add1.IN9
Iin[9] => Add2.IN14
Iin[9] => Add3.IN14
Iin[10] => Add0.IN26
Iin[10] => Add1.IN8
Iin[10] => Add2.IN13
Iin[10] => Add3.IN13
Iin[11] => Add0.IN25
Iin[11] => Add1.IN7
Iin[11] => Add2.IN12
Iin[11] => Add3.IN12
Iin[12] => Add0.IN24
Iin[12] => Add1.IN6
Iin[12] => Add2.IN11
Iin[12] => Add3.IN11
Iin[13] => Add0.IN23
Iin[13] => Add1.IN5
Iin[13] => Add2.IN10
Iin[13] => Add3.IN10
Iin[14] => Add0.IN22
Iin[14] => Add1.IN4
Iin[14] => Add2.IN9
Iin[14] => Add3.IN9
Iin[15] => Add0.IN21
Iin[15] => Add1.IN3
Iin[15] => Add2.IN8
Iin[15] => Add3.IN8
Iin[16] => Add0.IN20
Iin[16] => Add1.IN2
Iin[16] => Add2.IN7
Iin[16] => Add3.IN7
Iin[17] => Add0.IN19
Iin[17] => Add1.IN1
Iin[17] => Add2.IN1
Iin[17] => Add2.IN2
Iin[17] => Add2.IN3
Iin[17] => Add2.IN4
Iin[17] => Add2.IN5
Iin[17] => Add2.IN6
Iin[17] => Add3.IN1
Iin[17] => Add3.IN2
Iin[17] => Add3.IN3
Iin[17] => Add3.IN4
Iin[17] => Add3.IN5
Iin[17] => Add3.IN6
Qin[0] => Add2.IN36
Qin[0] => Add3.IN36
Qin[1] => Add2.IN35
Qin[1] => Add3.IN35
Qin[2] => Add2.IN34
Qin[2] => Add3.IN34
Qin[3] => Add2.IN33
Qin[3] => Add3.IN33
Qin[4] => Add2.IN32
Qin[4] => Add3.IN32
Qin[5] => Add1.IN36
Qin[5] => Add2.IN31
Qin[5] => Add3.IN31
Qin[5] => Add0.IN18
Qin[6] => Add1.IN35
Qin[6] => Add2.IN30
Qin[6] => Add3.IN30
Qin[6] => Add0.IN17
Qin[7] => Add1.IN34
Qin[7] => Add2.IN29
Qin[7] => Add3.IN29
Qin[7] => Add0.IN16
Qin[8] => Add1.IN33
Qin[8] => Add2.IN28
Qin[8] => Add3.IN28
Qin[8] => Add0.IN15
Qin[9] => Add1.IN32
Qin[9] => Add2.IN27
Qin[9] => Add3.IN27
Qin[9] => Add0.IN14
Qin[10] => Add1.IN31
Qin[10] => Add2.IN26
Qin[10] => Add3.IN26
Qin[10] => Add0.IN13
Qin[11] => Add1.IN30
Qin[11] => Add2.IN25
Qin[11] => Add3.IN25
Qin[11] => Add0.IN12
Qin[12] => Add1.IN29
Qin[12] => Add2.IN24
Qin[12] => Add3.IN24
Qin[12] => Add0.IN11
Qin[13] => Add1.IN28
Qin[13] => Add2.IN23
Qin[13] => Add3.IN23
Qin[13] => Add0.IN10
Qin[14] => Add1.IN27
Qin[14] => Add2.IN22
Qin[14] => Add3.IN22
Qin[14] => Add0.IN9
Qin[15] => Add1.IN26
Qin[15] => Add2.IN21
Qin[15] => Add3.IN21
Qin[15] => Add0.IN8
Qin[16] => Add1.IN25
Qin[16] => Add2.IN20
Qin[16] => Add3.IN20
Qin[16] => Add0.IN7
Qin[17] => Add1.IN19
Qin[17] => Add1.IN20
Qin[17] => Add1.IN21
Qin[17] => Add1.IN22
Qin[17] => Add1.IN23
Qin[17] => Add1.IN24
Qin[17] => Add2.IN19
Qin[17] => Add3.IN19
Qin[17] => Add0.IN1
Qin[17] => Add0.IN2
Qin[17] => Add0.IN3
Qin[17] => Add0.IN4
Qin[17] => Add0.IN5
Qin[17] => Add0.IN6
PHin[0] => Add4.IN30
PHin[0] => Add5.IN15
PHin[1] => Add4.IN29
PHin[1] => Add5.IN14
PHin[2] => Add4.IN28
PHin[2] => Add5.IN13
PHin[3] => Add4.IN27
PHin[3] => Add5.IN12
PHin[4] => Add4.IN26
PHin[4] => Add5.IN11
PHin[5] => Add4.IN25
PHin[5] => Add5.IN10
PHin[6] => Add4.IN24
PHin[6] => Add5.IN9
PHin[7] => Add4.IN23
PHin[7] => Add5.IN8
PHin[8] => Add4.IN22
PHin[8] => Add5.IN7
PHin[9] => Add4.IN21
PHin[9] => Add5.IN6
PHin[10] => Add4.IN20
PHin[10] => Add5.IN5
PHin[11] => Add4.IN19
PHin[11] => Add5.IN4
PHin[12] => Add4.IN18
PHin[12] => Add5.IN3
PHin[13] => Add4.IN17
PHin[13] => Add5.IN2
PHin[14] => Add4.IN16
PHin[14] => Add5.IN1
PHin[14] => Iout~0.OUTPUTSELECT
PHin[14] => Iout~1.OUTPUTSELECT
PHin[14] => Iout~2.OUTPUTSELECT
PHin[14] => Iout~3.OUTPUTSELECT
PHin[14] => Iout~4.OUTPUTSELECT
PHin[14] => Iout~5.OUTPUTSELECT
PHin[14] => Iout~6.OUTPUTSELECT
PHin[14] => Iout~7.OUTPUTSELECT
PHin[14] => Iout~8.OUTPUTSELECT
PHin[14] => Iout~9.OUTPUTSELECT
PHin[14] => Iout~10.OUTPUTSELECT
PHin[14] => Iout~11.OUTPUTSELECT
PHin[14] => Iout~12.OUTPUTSELECT
PHin[14] => Iout~13.OUTPUTSELECT
PHin[14] => Iout~14.OUTPUTSELECT
PHin[14] => Iout~15.OUTPUTSELECT
PHin[14] => Iout~16.OUTPUTSELECT
PHin[14] => Iout~17.OUTPUTSELECT
PHin[14] => Qout~0.OUTPUTSELECT
PHin[14] => Qout~1.OUTPUTSELECT
PHin[14] => Qout~2.OUTPUTSELECT
PHin[14] => Qout~3.OUTPUTSELECT
PHin[14] => Qout~4.OUTPUTSELECT
PHin[14] => Qout~5.OUTPUTSELECT
PHin[14] => Qout~6.OUTPUTSELECT
PHin[14] => Qout~7.OUTPUTSELECT
PHin[14] => Qout~8.OUTPUTSELECT
PHin[14] => Qout~9.OUTPUTSELECT
PHin[14] => Qout~10.OUTPUTSELECT
PHin[14] => Qout~11.OUTPUTSELECT
PHin[14] => Qout~12.OUTPUTSELECT
PHin[14] => Qout~13.OUTPUTSELECT
PHin[14] => Qout~14.OUTPUTSELECT
PHin[14] => Qout~15.OUTPUTSELECT
PHin[14] => Qout~16.OUTPUTSELECT
PHin[14] => Qout~17.OUTPUTSELECT
PHin[14] => PHout~0.OUTPUTSELECT
PHin[14] => PHout~1.OUTPUTSELECT
PHin[14] => PHout~2.OUTPUTSELECT
PHin[14] => PHout~3.OUTPUTSELECT
PHin[14] => PHout~4.OUTPUTSELECT
PHin[14] => PHout~5.OUTPUTSELECT
PHin[14] => PHout~6.OUTPUTSELECT
PHin[14] => PHout~7.OUTPUTSELECT
PHin[14] => PHout~8.OUTPUTSELECT
PHin[14] => PHout~9.OUTPUTSELECT
PHin[14] => PHout~10.OUTPUTSELECT
PHin[14] => PHout~11.OUTPUTSELECT
PHin[14] => PHout~12.OUTPUTSELECT
PHin[14] => PHout~13.OUTPUTSELECT
PHin[14] => PHout~14.OUTPUTSELECT
coeff[0] => Add5.IN30
coeff[0] => Add4.IN15
coeff[1] => Add5.IN29
coeff[1] => Add4.IN14
coeff[2] => Add5.IN28
coeff[2] => Add4.IN13
coeff[3] => Add5.IN27
coeff[3] => Add4.IN12
coeff[4] => Add5.IN26
coeff[4] => Add4.IN11
coeff[5] => Add5.IN25
coeff[5] => Add4.IN10
coeff[6] => Add5.IN24
coeff[6] => Add4.IN9
coeff[7] => Add5.IN23
coeff[7] => Add4.IN8
coeff[8] => Add5.IN22
coeff[8] => Add4.IN7
coeff[9] => Add5.IN21
coeff[9] => Add4.IN6
coeff[10] => Add5.IN20
coeff[10] => Add4.IN5
coeff[11] => Add5.IN19
coeff[11] => Add4.IN4
coeff[12] => Add5.IN18
coeff[12] => Add4.IN3
coeff[13] => Add5.IN17
coeff[13] => Add4.IN2
coeff[14] => Add5.IN16
coeff[14] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|cordic:rx_cordic|cordic_stage:cordic_stage6
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[17]~reg0.CLK
reset => Iout~18.OUTPUTSELECT
reset => Iout~19.OUTPUTSELECT
reset => Iout~20.OUTPUTSELECT
reset => Iout~21.OUTPUTSELECT
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Qout~18.OUTPUTSELECT
reset => Qout~19.OUTPUTSELECT
reset => Qout~20.OUTPUTSELECT
reset => Qout~21.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => PHout~15.OUTPUTSELECT
reset => PHout~16.OUTPUTSELECT
reset => PHout~17.OUTPUTSELECT
reset => PHout~18.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
Iin[0] => Add0.IN36
Iin[0] => Add1.IN18
Iin[1] => Add0.IN35
Iin[1] => Add1.IN17
Iin[2] => Add0.IN34
Iin[2] => Add1.IN16
Iin[3] => Add0.IN33
Iin[3] => Add1.IN15
Iin[4] => Add0.IN32
Iin[4] => Add1.IN14
Iin[5] => Add0.IN31
Iin[5] => Add1.IN13
Iin[6] => Add0.IN30
Iin[6] => Add1.IN12
Iin[6] => Add2.IN18
Iin[6] => Add3.IN18
Iin[7] => Add0.IN29
Iin[7] => Add1.IN11
Iin[7] => Add2.IN17
Iin[7] => Add3.IN17
Iin[8] => Add0.IN28
Iin[8] => Add1.IN10
Iin[8] => Add2.IN16
Iin[8] => Add3.IN16
Iin[9] => Add0.IN27
Iin[9] => Add1.IN9
Iin[9] => Add2.IN15
Iin[9] => Add3.IN15
Iin[10] => Add0.IN26
Iin[10] => Add1.IN8
Iin[10] => Add2.IN14
Iin[10] => Add3.IN14
Iin[11] => Add0.IN25
Iin[11] => Add1.IN7
Iin[11] => Add2.IN13
Iin[11] => Add3.IN13
Iin[12] => Add0.IN24
Iin[12] => Add1.IN6
Iin[12] => Add2.IN12
Iin[12] => Add3.IN12
Iin[13] => Add0.IN23
Iin[13] => Add1.IN5
Iin[13] => Add2.IN11
Iin[13] => Add3.IN11
Iin[14] => Add0.IN22
Iin[14] => Add1.IN4
Iin[14] => Add2.IN10
Iin[14] => Add3.IN10
Iin[15] => Add0.IN21
Iin[15] => Add1.IN3
Iin[15] => Add2.IN9
Iin[15] => Add3.IN9
Iin[16] => Add0.IN20
Iin[16] => Add1.IN2
Iin[16] => Add2.IN8
Iin[16] => Add3.IN8
Iin[17] => Add0.IN19
Iin[17] => Add1.IN1
Iin[17] => Add2.IN1
Iin[17] => Add2.IN2
Iin[17] => Add2.IN3
Iin[17] => Add2.IN4
Iin[17] => Add2.IN5
Iin[17] => Add2.IN6
Iin[17] => Add2.IN7
Iin[17] => Add3.IN1
Iin[17] => Add3.IN2
Iin[17] => Add3.IN3
Iin[17] => Add3.IN4
Iin[17] => Add3.IN5
Iin[17] => Add3.IN6
Iin[17] => Add3.IN7
Qin[0] => Add2.IN36
Qin[0] => Add3.IN36
Qin[1] => Add2.IN35
Qin[1] => Add3.IN35
Qin[2] => Add2.IN34
Qin[2] => Add3.IN34
Qin[3] => Add2.IN33
Qin[3] => Add3.IN33
Qin[4] => Add2.IN32
Qin[4] => Add3.IN32
Qin[5] => Add2.IN31
Qin[5] => Add3.IN31
Qin[6] => Add1.IN36
Qin[6] => Add2.IN30
Qin[6] => Add3.IN30
Qin[6] => Add0.IN18
Qin[7] => Add1.IN35
Qin[7] => Add2.IN29
Qin[7] => Add3.IN29
Qin[7] => Add0.IN17
Qin[8] => Add1.IN34
Qin[8] => Add2.IN28
Qin[8] => Add3.IN28
Qin[8] => Add0.IN16
Qin[9] => Add1.IN33
Qin[9] => Add2.IN27
Qin[9] => Add3.IN27
Qin[9] => Add0.IN15
Qin[10] => Add1.IN32
Qin[10] => Add2.IN26
Qin[10] => Add3.IN26
Qin[10] => Add0.IN14
Qin[11] => Add1.IN31
Qin[11] => Add2.IN25
Qin[11] => Add3.IN25
Qin[11] => Add0.IN13
Qin[12] => Add1.IN30
Qin[12] => Add2.IN24
Qin[12] => Add3.IN24
Qin[12] => Add0.IN12
Qin[13] => Add1.IN29
Qin[13] => Add2.IN23
Qin[13] => Add3.IN23
Qin[13] => Add0.IN11
Qin[14] => Add1.IN28
Qin[14] => Add2.IN22
Qin[14] => Add3.IN22
Qin[14] => Add0.IN10
Qin[15] => Add1.IN27
Qin[15] => Add2.IN21
Qin[15] => Add3.IN21
Qin[15] => Add0.IN9
Qin[16] => Add1.IN26
Qin[16] => Add2.IN20
Qin[16] => Add3.IN20
Qin[16] => Add0.IN8
Qin[17] => Add1.IN19
Qin[17] => Add1.IN20
Qin[17] => Add1.IN21
Qin[17] => Add1.IN22
Qin[17] => Add1.IN23
Qin[17] => Add1.IN24
Qin[17] => Add1.IN25
Qin[17] => Add2.IN19
Qin[17] => Add3.IN19
Qin[17] => Add0.IN1
Qin[17] => Add0.IN2
Qin[17] => Add0.IN3
Qin[17] => Add0.IN4
Qin[17] => Add0.IN5
Qin[17] => Add0.IN6
Qin[17] => Add0.IN7
PHin[0] => Add4.IN30
PHin[0] => Add5.IN15
PHin[1] => Add4.IN29
PHin[1] => Add5.IN14
PHin[2] => Add4.IN28
PHin[2] => Add5.IN13
PHin[3] => Add4.IN27
PHin[3] => Add5.IN12
PHin[4] => Add4.IN26
PHin[4] => Add5.IN11
PHin[5] => Add4.IN25
PHin[5] => Add5.IN10
PHin[6] => Add4.IN24
PHin[6] => Add5.IN9
PHin[7] => Add4.IN23
PHin[7] => Add5.IN8
PHin[8] => Add4.IN22
PHin[8] => Add5.IN7
PHin[9] => Add4.IN21
PHin[9] => Add5.IN6
PHin[10] => Add4.IN20
PHin[10] => Add5.IN5
PHin[11] => Add4.IN19
PHin[11] => Add5.IN4
PHin[12] => Add4.IN18
PHin[12] => Add5.IN3
PHin[13] => Add4.IN17
PHin[13] => Add5.IN2
PHin[14] => Add4.IN16
PHin[14] => Add5.IN1
PHin[14] => Iout~0.OUTPUTSELECT
PHin[14] => Iout~1.OUTPUTSELECT
PHin[14] => Iout~2.OUTPUTSELECT
PHin[14] => Iout~3.OUTPUTSELECT
PHin[14] => Iout~4.OUTPUTSELECT
PHin[14] => Iout~5.OUTPUTSELECT
PHin[14] => Iout~6.OUTPUTSELECT
PHin[14] => Iout~7.OUTPUTSELECT
PHin[14] => Iout~8.OUTPUTSELECT
PHin[14] => Iout~9.OUTPUTSELECT
PHin[14] => Iout~10.OUTPUTSELECT
PHin[14] => Iout~11.OUTPUTSELECT
PHin[14] => Iout~12.OUTPUTSELECT
PHin[14] => Iout~13.OUTPUTSELECT
PHin[14] => Iout~14.OUTPUTSELECT
PHin[14] => Iout~15.OUTPUTSELECT
PHin[14] => Iout~16.OUTPUTSELECT
PHin[14] => Iout~17.OUTPUTSELECT
PHin[14] => Qout~0.OUTPUTSELECT
PHin[14] => Qout~1.OUTPUTSELECT
PHin[14] => Qout~2.OUTPUTSELECT
PHin[14] => Qout~3.OUTPUTSELECT
PHin[14] => Qout~4.OUTPUTSELECT
PHin[14] => Qout~5.OUTPUTSELECT
PHin[14] => Qout~6.OUTPUTSELECT
PHin[14] => Qout~7.OUTPUTSELECT
PHin[14] => Qout~8.OUTPUTSELECT
PHin[14] => Qout~9.OUTPUTSELECT
PHin[14] => Qout~10.OUTPUTSELECT
PHin[14] => Qout~11.OUTPUTSELECT
PHin[14] => Qout~12.OUTPUTSELECT
PHin[14] => Qout~13.OUTPUTSELECT
PHin[14] => Qout~14.OUTPUTSELECT
PHin[14] => Qout~15.OUTPUTSELECT
PHin[14] => Qout~16.OUTPUTSELECT
PHin[14] => Qout~17.OUTPUTSELECT
PHin[14] => PHout~0.OUTPUTSELECT
PHin[14] => PHout~1.OUTPUTSELECT
PHin[14] => PHout~2.OUTPUTSELECT
PHin[14] => PHout~3.OUTPUTSELECT
PHin[14] => PHout~4.OUTPUTSELECT
PHin[14] => PHout~5.OUTPUTSELECT
PHin[14] => PHout~6.OUTPUTSELECT
PHin[14] => PHout~7.OUTPUTSELECT
PHin[14] => PHout~8.OUTPUTSELECT
PHin[14] => PHout~9.OUTPUTSELECT
PHin[14] => PHout~10.OUTPUTSELECT
PHin[14] => PHout~11.OUTPUTSELECT
PHin[14] => PHout~12.OUTPUTSELECT
PHin[14] => PHout~13.OUTPUTSELECT
PHin[14] => PHout~14.OUTPUTSELECT
coeff[0] => Add5.IN30
coeff[0] => Add4.IN15
coeff[1] => Add5.IN29
coeff[1] => Add4.IN14
coeff[2] => Add5.IN28
coeff[2] => Add4.IN13
coeff[3] => Add5.IN27
coeff[3] => Add4.IN12
coeff[4] => Add5.IN26
coeff[4] => Add4.IN11
coeff[5] => Add5.IN25
coeff[5] => Add4.IN10
coeff[6] => Add5.IN24
coeff[6] => Add4.IN9
coeff[7] => Add5.IN23
coeff[7] => Add4.IN8
coeff[8] => Add5.IN22
coeff[8] => Add4.IN7
coeff[9] => Add5.IN21
coeff[9] => Add4.IN6
coeff[10] => Add5.IN20
coeff[10] => Add4.IN5
coeff[11] => Add5.IN19
coeff[11] => Add4.IN4
coeff[12] => Add5.IN18
coeff[12] => Add4.IN3
coeff[13] => Add5.IN17
coeff[13] => Add4.IN2
coeff[14] => Add5.IN16
coeff[14] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|cordic:rx_cordic|cordic_stage:cordic_stage7
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[17]~reg0.CLK
reset => Iout~18.OUTPUTSELECT
reset => Iout~19.OUTPUTSELECT
reset => Iout~20.OUTPUTSELECT
reset => Iout~21.OUTPUTSELECT
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Qout~18.OUTPUTSELECT
reset => Qout~19.OUTPUTSELECT
reset => Qout~20.OUTPUTSELECT
reset => Qout~21.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => PHout~15.OUTPUTSELECT
reset => PHout~16.OUTPUTSELECT
reset => PHout~17.OUTPUTSELECT
reset => PHout~18.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
Iin[0] => Add0.IN36
Iin[0] => Add1.IN18
Iin[1] => Add0.IN35
Iin[1] => Add1.IN17
Iin[2] => Add0.IN34
Iin[2] => Add1.IN16
Iin[3] => Add0.IN33
Iin[3] => Add1.IN15
Iin[4] => Add0.IN32
Iin[4] => Add1.IN14
Iin[5] => Add0.IN31
Iin[5] => Add1.IN13
Iin[6] => Add0.IN30
Iin[6] => Add1.IN12
Iin[7] => Add0.IN29
Iin[7] => Add1.IN11
Iin[7] => Add2.IN18
Iin[7] => Add3.IN18
Iin[8] => Add0.IN28
Iin[8] => Add1.IN10
Iin[8] => Add2.IN17
Iin[8] => Add3.IN17
Iin[9] => Add0.IN27
Iin[9] => Add1.IN9
Iin[9] => Add2.IN16
Iin[9] => Add3.IN16
Iin[10] => Add0.IN26
Iin[10] => Add1.IN8
Iin[10] => Add2.IN15
Iin[10] => Add3.IN15
Iin[11] => Add0.IN25
Iin[11] => Add1.IN7
Iin[11] => Add2.IN14
Iin[11] => Add3.IN14
Iin[12] => Add0.IN24
Iin[12] => Add1.IN6
Iin[12] => Add2.IN13
Iin[12] => Add3.IN13
Iin[13] => Add0.IN23
Iin[13] => Add1.IN5
Iin[13] => Add2.IN12
Iin[13] => Add3.IN12
Iin[14] => Add0.IN22
Iin[14] => Add1.IN4
Iin[14] => Add2.IN11
Iin[14] => Add3.IN11
Iin[15] => Add0.IN21
Iin[15] => Add1.IN3
Iin[15] => Add2.IN10
Iin[15] => Add3.IN10
Iin[16] => Add0.IN20
Iin[16] => Add1.IN2
Iin[16] => Add2.IN9
Iin[16] => Add3.IN9
Iin[17] => Add0.IN19
Iin[17] => Add1.IN1
Iin[17] => Add2.IN1
Iin[17] => Add2.IN2
Iin[17] => Add2.IN3
Iin[17] => Add2.IN4
Iin[17] => Add2.IN5
Iin[17] => Add2.IN6
Iin[17] => Add2.IN7
Iin[17] => Add2.IN8
Iin[17] => Add3.IN1
Iin[17] => Add3.IN2
Iin[17] => Add3.IN3
Iin[17] => Add3.IN4
Iin[17] => Add3.IN5
Iin[17] => Add3.IN6
Iin[17] => Add3.IN7
Iin[17] => Add3.IN8
Qin[0] => Add2.IN36
Qin[0] => Add3.IN36
Qin[1] => Add2.IN35
Qin[1] => Add3.IN35
Qin[2] => Add2.IN34
Qin[2] => Add3.IN34
Qin[3] => Add2.IN33
Qin[3] => Add3.IN33
Qin[4] => Add2.IN32
Qin[4] => Add3.IN32
Qin[5] => Add2.IN31
Qin[5] => Add3.IN31
Qin[6] => Add2.IN30
Qin[6] => Add3.IN30
Qin[7] => Add1.IN36
Qin[7] => Add2.IN29
Qin[7] => Add3.IN29
Qin[7] => Add0.IN18
Qin[8] => Add1.IN35
Qin[8] => Add2.IN28
Qin[8] => Add3.IN28
Qin[8] => Add0.IN17
Qin[9] => Add1.IN34
Qin[9] => Add2.IN27
Qin[9] => Add3.IN27
Qin[9] => Add0.IN16
Qin[10] => Add1.IN33
Qin[10] => Add2.IN26
Qin[10] => Add3.IN26
Qin[10] => Add0.IN15
Qin[11] => Add1.IN32
Qin[11] => Add2.IN25
Qin[11] => Add3.IN25
Qin[11] => Add0.IN14
Qin[12] => Add1.IN31
Qin[12] => Add2.IN24
Qin[12] => Add3.IN24
Qin[12] => Add0.IN13
Qin[13] => Add1.IN30
Qin[13] => Add2.IN23
Qin[13] => Add3.IN23
Qin[13] => Add0.IN12
Qin[14] => Add1.IN29
Qin[14] => Add2.IN22
Qin[14] => Add3.IN22
Qin[14] => Add0.IN11
Qin[15] => Add1.IN28
Qin[15] => Add2.IN21
Qin[15] => Add3.IN21
Qin[15] => Add0.IN10
Qin[16] => Add1.IN27
Qin[16] => Add2.IN20
Qin[16] => Add3.IN20
Qin[16] => Add0.IN9
Qin[17] => Add1.IN19
Qin[17] => Add1.IN20
Qin[17] => Add1.IN21
Qin[17] => Add1.IN22
Qin[17] => Add1.IN23
Qin[17] => Add1.IN24
Qin[17] => Add1.IN25
Qin[17] => Add1.IN26
Qin[17] => Add2.IN19
Qin[17] => Add3.IN19
Qin[17] => Add0.IN1
Qin[17] => Add0.IN2
Qin[17] => Add0.IN3
Qin[17] => Add0.IN4
Qin[17] => Add0.IN5
Qin[17] => Add0.IN6
Qin[17] => Add0.IN7
Qin[17] => Add0.IN8
PHin[0] => Add4.IN30
PHin[0] => Add5.IN15
PHin[1] => Add4.IN29
PHin[1] => Add5.IN14
PHin[2] => Add4.IN28
PHin[2] => Add5.IN13
PHin[3] => Add4.IN27
PHin[3] => Add5.IN12
PHin[4] => Add4.IN26
PHin[4] => Add5.IN11
PHin[5] => Add4.IN25
PHin[5] => Add5.IN10
PHin[6] => Add4.IN24
PHin[6] => Add5.IN9
PHin[7] => Add4.IN23
PHin[7] => Add5.IN8
PHin[8] => Add4.IN22
PHin[8] => Add5.IN7
PHin[9] => Add4.IN21
PHin[9] => Add5.IN6
PHin[10] => Add4.IN20
PHin[10] => Add5.IN5
PHin[11] => Add4.IN19
PHin[11] => Add5.IN4
PHin[12] => Add4.IN18
PHin[12] => Add5.IN3
PHin[13] => Add4.IN17
PHin[13] => Add5.IN2
PHin[14] => Add4.IN16
PHin[14] => Add5.IN1
PHin[14] => Iout~0.OUTPUTSELECT
PHin[14] => Iout~1.OUTPUTSELECT
PHin[14] => Iout~2.OUTPUTSELECT
PHin[14] => Iout~3.OUTPUTSELECT
PHin[14] => Iout~4.OUTPUTSELECT
PHin[14] => Iout~5.OUTPUTSELECT
PHin[14] => Iout~6.OUTPUTSELECT
PHin[14] => Iout~7.OUTPUTSELECT
PHin[14] => Iout~8.OUTPUTSELECT
PHin[14] => Iout~9.OUTPUTSELECT
PHin[14] => Iout~10.OUTPUTSELECT
PHin[14] => Iout~11.OUTPUTSELECT
PHin[14] => Iout~12.OUTPUTSELECT
PHin[14] => Iout~13.OUTPUTSELECT
PHin[14] => Iout~14.OUTPUTSELECT
PHin[14] => Iout~15.OUTPUTSELECT
PHin[14] => Iout~16.OUTPUTSELECT
PHin[14] => Iout~17.OUTPUTSELECT
PHin[14] => Qout~0.OUTPUTSELECT
PHin[14] => Qout~1.OUTPUTSELECT
PHin[14] => Qout~2.OUTPUTSELECT
PHin[14] => Qout~3.OUTPUTSELECT
PHin[14] => Qout~4.OUTPUTSELECT
PHin[14] => Qout~5.OUTPUTSELECT
PHin[14] => Qout~6.OUTPUTSELECT
PHin[14] => Qout~7.OUTPUTSELECT
PHin[14] => Qout~8.OUTPUTSELECT
PHin[14] => Qout~9.OUTPUTSELECT
PHin[14] => Qout~10.OUTPUTSELECT
PHin[14] => Qout~11.OUTPUTSELECT
PHin[14] => Qout~12.OUTPUTSELECT
PHin[14] => Qout~13.OUTPUTSELECT
PHin[14] => Qout~14.OUTPUTSELECT
PHin[14] => Qout~15.OUTPUTSELECT
PHin[14] => Qout~16.OUTPUTSELECT
PHin[14] => Qout~17.OUTPUTSELECT
PHin[14] => PHout~0.OUTPUTSELECT
PHin[14] => PHout~1.OUTPUTSELECT
PHin[14] => PHout~2.OUTPUTSELECT
PHin[14] => PHout~3.OUTPUTSELECT
PHin[14] => PHout~4.OUTPUTSELECT
PHin[14] => PHout~5.OUTPUTSELECT
PHin[14] => PHout~6.OUTPUTSELECT
PHin[14] => PHout~7.OUTPUTSELECT
PHin[14] => PHout~8.OUTPUTSELECT
PHin[14] => PHout~9.OUTPUTSELECT
PHin[14] => PHout~10.OUTPUTSELECT
PHin[14] => PHout~11.OUTPUTSELECT
PHin[14] => PHout~12.OUTPUTSELECT
PHin[14] => PHout~13.OUTPUTSELECT
PHin[14] => PHout~14.OUTPUTSELECT
coeff[0] => Add5.IN30
coeff[0] => Add4.IN15
coeff[1] => Add5.IN29
coeff[1] => Add4.IN14
coeff[2] => Add5.IN28
coeff[2] => Add4.IN13
coeff[3] => Add5.IN27
coeff[3] => Add4.IN12
coeff[4] => Add5.IN26
coeff[4] => Add4.IN11
coeff[5] => Add5.IN25
coeff[5] => Add4.IN10
coeff[6] => Add5.IN24
coeff[6] => Add4.IN9
coeff[7] => Add5.IN23
coeff[7] => Add4.IN8
coeff[8] => Add5.IN22
coeff[8] => Add4.IN7
coeff[9] => Add5.IN21
coeff[9] => Add4.IN6
coeff[10] => Add5.IN20
coeff[10] => Add4.IN5
coeff[11] => Add5.IN19
coeff[11] => Add4.IN4
coeff[12] => Add5.IN18
coeff[12] => Add4.IN3
coeff[13] => Add5.IN17
coeff[13] => Add4.IN2
coeff[14] => Add5.IN16
coeff[14] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|cordic:rx_cordic|cordic_stage:cordic_stage8
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[17]~reg0.CLK
reset => Iout~18.OUTPUTSELECT
reset => Iout~19.OUTPUTSELECT
reset => Iout~20.OUTPUTSELECT
reset => Iout~21.OUTPUTSELECT
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Qout~18.OUTPUTSELECT
reset => Qout~19.OUTPUTSELECT
reset => Qout~20.OUTPUTSELECT
reset => Qout~21.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => PHout~15.OUTPUTSELECT
reset => PHout~16.OUTPUTSELECT
reset => PHout~17.OUTPUTSELECT
reset => PHout~18.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
Iin[0] => Add0.IN36
Iin[0] => Add1.IN18
Iin[1] => Add0.IN35
Iin[1] => Add1.IN17
Iin[2] => Add0.IN34
Iin[2] => Add1.IN16
Iin[3] => Add0.IN33
Iin[3] => Add1.IN15
Iin[4] => Add0.IN32
Iin[4] => Add1.IN14
Iin[5] => Add0.IN31
Iin[5] => Add1.IN13
Iin[6] => Add0.IN30
Iin[6] => Add1.IN12
Iin[7] => Add0.IN29
Iin[7] => Add1.IN11
Iin[8] => Add0.IN28
Iin[8] => Add1.IN10
Iin[8] => Add2.IN18
Iin[8] => Add3.IN18
Iin[9] => Add0.IN27
Iin[9] => Add1.IN9
Iin[9] => Add2.IN17
Iin[9] => Add3.IN17
Iin[10] => Add0.IN26
Iin[10] => Add1.IN8
Iin[10] => Add2.IN16
Iin[10] => Add3.IN16
Iin[11] => Add0.IN25
Iin[11] => Add1.IN7
Iin[11] => Add2.IN15
Iin[11] => Add3.IN15
Iin[12] => Add0.IN24
Iin[12] => Add1.IN6
Iin[12] => Add2.IN14
Iin[12] => Add3.IN14
Iin[13] => Add0.IN23
Iin[13] => Add1.IN5
Iin[13] => Add2.IN13
Iin[13] => Add3.IN13
Iin[14] => Add0.IN22
Iin[14] => Add1.IN4
Iin[14] => Add2.IN12
Iin[14] => Add3.IN12
Iin[15] => Add0.IN21
Iin[15] => Add1.IN3
Iin[15] => Add2.IN11
Iin[15] => Add3.IN11
Iin[16] => Add0.IN20
Iin[16] => Add1.IN2
Iin[16] => Add2.IN10
Iin[16] => Add3.IN10
Iin[17] => Add0.IN19
Iin[17] => Add1.IN1
Iin[17] => Add2.IN1
Iin[17] => Add2.IN2
Iin[17] => Add2.IN3
Iin[17] => Add2.IN4
Iin[17] => Add2.IN5
Iin[17] => Add2.IN6
Iin[17] => Add2.IN7
Iin[17] => Add2.IN8
Iin[17] => Add2.IN9
Iin[17] => Add3.IN1
Iin[17] => Add3.IN2
Iin[17] => Add3.IN3
Iin[17] => Add3.IN4
Iin[17] => Add3.IN5
Iin[17] => Add3.IN6
Iin[17] => Add3.IN7
Iin[17] => Add3.IN8
Iin[17] => Add3.IN9
Qin[0] => Add2.IN36
Qin[0] => Add3.IN36
Qin[1] => Add2.IN35
Qin[1] => Add3.IN35
Qin[2] => Add2.IN34
Qin[2] => Add3.IN34
Qin[3] => Add2.IN33
Qin[3] => Add3.IN33
Qin[4] => Add2.IN32
Qin[4] => Add3.IN32
Qin[5] => Add2.IN31
Qin[5] => Add3.IN31
Qin[6] => Add2.IN30
Qin[6] => Add3.IN30
Qin[7] => Add2.IN29
Qin[7] => Add3.IN29
Qin[8] => Add1.IN36
Qin[8] => Add2.IN28
Qin[8] => Add3.IN28
Qin[8] => Add0.IN18
Qin[9] => Add1.IN35
Qin[9] => Add2.IN27
Qin[9] => Add3.IN27
Qin[9] => Add0.IN17
Qin[10] => Add1.IN34
Qin[10] => Add2.IN26
Qin[10] => Add3.IN26
Qin[10] => Add0.IN16
Qin[11] => Add1.IN33
Qin[11] => Add2.IN25
Qin[11] => Add3.IN25
Qin[11] => Add0.IN15
Qin[12] => Add1.IN32
Qin[12] => Add2.IN24
Qin[12] => Add3.IN24
Qin[12] => Add0.IN14
Qin[13] => Add1.IN31
Qin[13] => Add2.IN23
Qin[13] => Add3.IN23
Qin[13] => Add0.IN13
Qin[14] => Add1.IN30
Qin[14] => Add2.IN22
Qin[14] => Add3.IN22
Qin[14] => Add0.IN12
Qin[15] => Add1.IN29
Qin[15] => Add2.IN21
Qin[15] => Add3.IN21
Qin[15] => Add0.IN11
Qin[16] => Add1.IN28
Qin[16] => Add2.IN20
Qin[16] => Add3.IN20
Qin[16] => Add0.IN10
Qin[17] => Add1.IN19
Qin[17] => Add1.IN20
Qin[17] => Add1.IN21
Qin[17] => Add1.IN22
Qin[17] => Add1.IN23
Qin[17] => Add1.IN24
Qin[17] => Add1.IN25
Qin[17] => Add1.IN26
Qin[17] => Add1.IN27
Qin[17] => Add2.IN19
Qin[17] => Add3.IN19
Qin[17] => Add0.IN1
Qin[17] => Add0.IN2
Qin[17] => Add0.IN3
Qin[17] => Add0.IN4
Qin[17] => Add0.IN5
Qin[17] => Add0.IN6
Qin[17] => Add0.IN7
Qin[17] => Add0.IN8
Qin[17] => Add0.IN9
PHin[0] => Add4.IN30
PHin[0] => Add5.IN15
PHin[1] => Add4.IN29
PHin[1] => Add5.IN14
PHin[2] => Add4.IN28
PHin[2] => Add5.IN13
PHin[3] => Add4.IN27
PHin[3] => Add5.IN12
PHin[4] => Add4.IN26
PHin[4] => Add5.IN11
PHin[5] => Add4.IN25
PHin[5] => Add5.IN10
PHin[6] => Add4.IN24
PHin[6] => Add5.IN9
PHin[7] => Add4.IN23
PHin[7] => Add5.IN8
PHin[8] => Add4.IN22
PHin[8] => Add5.IN7
PHin[9] => Add4.IN21
PHin[9] => Add5.IN6
PHin[10] => Add4.IN20
PHin[10] => Add5.IN5
PHin[11] => Add4.IN19
PHin[11] => Add5.IN4
PHin[12] => Add4.IN18
PHin[12] => Add5.IN3
PHin[13] => Add4.IN17
PHin[13] => Add5.IN2
PHin[14] => Add4.IN16
PHin[14] => Add5.IN1
PHin[14] => Iout~0.OUTPUTSELECT
PHin[14] => Iout~1.OUTPUTSELECT
PHin[14] => Iout~2.OUTPUTSELECT
PHin[14] => Iout~3.OUTPUTSELECT
PHin[14] => Iout~4.OUTPUTSELECT
PHin[14] => Iout~5.OUTPUTSELECT
PHin[14] => Iout~6.OUTPUTSELECT
PHin[14] => Iout~7.OUTPUTSELECT
PHin[14] => Iout~8.OUTPUTSELECT
PHin[14] => Iout~9.OUTPUTSELECT
PHin[14] => Iout~10.OUTPUTSELECT
PHin[14] => Iout~11.OUTPUTSELECT
PHin[14] => Iout~12.OUTPUTSELECT
PHin[14] => Iout~13.OUTPUTSELECT
PHin[14] => Iout~14.OUTPUTSELECT
PHin[14] => Iout~15.OUTPUTSELECT
PHin[14] => Iout~16.OUTPUTSELECT
PHin[14] => Iout~17.OUTPUTSELECT
PHin[14] => Qout~0.OUTPUTSELECT
PHin[14] => Qout~1.OUTPUTSELECT
PHin[14] => Qout~2.OUTPUTSELECT
PHin[14] => Qout~3.OUTPUTSELECT
PHin[14] => Qout~4.OUTPUTSELECT
PHin[14] => Qout~5.OUTPUTSELECT
PHin[14] => Qout~6.OUTPUTSELECT
PHin[14] => Qout~7.OUTPUTSELECT
PHin[14] => Qout~8.OUTPUTSELECT
PHin[14] => Qout~9.OUTPUTSELECT
PHin[14] => Qout~10.OUTPUTSELECT
PHin[14] => Qout~11.OUTPUTSELECT
PHin[14] => Qout~12.OUTPUTSELECT
PHin[14] => Qout~13.OUTPUTSELECT
PHin[14] => Qout~14.OUTPUTSELECT
PHin[14] => Qout~15.OUTPUTSELECT
PHin[14] => Qout~16.OUTPUTSELECT
PHin[14] => Qout~17.OUTPUTSELECT
PHin[14] => PHout~0.OUTPUTSELECT
PHin[14] => PHout~1.OUTPUTSELECT
PHin[14] => PHout~2.OUTPUTSELECT
PHin[14] => PHout~3.OUTPUTSELECT
PHin[14] => PHout~4.OUTPUTSELECT
PHin[14] => PHout~5.OUTPUTSELECT
PHin[14] => PHout~6.OUTPUTSELECT
PHin[14] => PHout~7.OUTPUTSELECT
PHin[14] => PHout~8.OUTPUTSELECT
PHin[14] => PHout~9.OUTPUTSELECT
PHin[14] => PHout~10.OUTPUTSELECT
PHin[14] => PHout~11.OUTPUTSELECT
PHin[14] => PHout~12.OUTPUTSELECT
PHin[14] => PHout~13.OUTPUTSELECT
PHin[14] => PHout~14.OUTPUTSELECT
coeff[0] => Add5.IN30
coeff[0] => Add4.IN15
coeff[1] => Add5.IN29
coeff[1] => Add4.IN14
coeff[2] => Add5.IN28
coeff[2] => Add4.IN13
coeff[3] => Add5.IN27
coeff[3] => Add4.IN12
coeff[4] => Add5.IN26
coeff[4] => Add4.IN11
coeff[5] => Add5.IN25
coeff[5] => Add4.IN10
coeff[6] => Add5.IN24
coeff[6] => Add4.IN9
coeff[7] => Add5.IN23
coeff[7] => Add4.IN8
coeff[8] => Add5.IN22
coeff[8] => Add4.IN7
coeff[9] => Add5.IN21
coeff[9] => Add4.IN6
coeff[10] => Add5.IN20
coeff[10] => Add4.IN5
coeff[11] => Add5.IN19
coeff[11] => Add4.IN4
coeff[12] => Add5.IN18
coeff[12] => Add4.IN3
coeff[13] => Add5.IN17
coeff[13] => Add4.IN2
coeff[14] => Add5.IN16
coeff[14] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|cordic:rx_cordic|cordic_stage:cordic_stage9
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[17]~reg0.CLK
reset => Iout~18.OUTPUTSELECT
reset => Iout~19.OUTPUTSELECT
reset => Iout~20.OUTPUTSELECT
reset => Iout~21.OUTPUTSELECT
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Qout~18.OUTPUTSELECT
reset => Qout~19.OUTPUTSELECT
reset => Qout~20.OUTPUTSELECT
reset => Qout~21.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => PHout~15.OUTPUTSELECT
reset => PHout~16.OUTPUTSELECT
reset => PHout~17.OUTPUTSELECT
reset => PHout~18.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
Iin[0] => Add0.IN36
Iin[0] => Add1.IN18
Iin[1] => Add0.IN35
Iin[1] => Add1.IN17
Iin[2] => Add0.IN34
Iin[2] => Add1.IN16
Iin[3] => Add0.IN33
Iin[3] => Add1.IN15
Iin[4] => Add0.IN32
Iin[4] => Add1.IN14
Iin[5] => Add0.IN31
Iin[5] => Add1.IN13
Iin[6] => Add0.IN30
Iin[6] => Add1.IN12
Iin[7] => Add0.IN29
Iin[7] => Add1.IN11
Iin[8] => Add0.IN28
Iin[8] => Add1.IN10
Iin[9] => Add0.IN27
Iin[9] => Add1.IN9
Iin[9] => Add2.IN18
Iin[9] => Add3.IN18
Iin[10] => Add0.IN26
Iin[10] => Add1.IN8
Iin[10] => Add2.IN17
Iin[10] => Add3.IN17
Iin[11] => Add0.IN25
Iin[11] => Add1.IN7
Iin[11] => Add2.IN16
Iin[11] => Add3.IN16
Iin[12] => Add0.IN24
Iin[12] => Add1.IN6
Iin[12] => Add2.IN15
Iin[12] => Add3.IN15
Iin[13] => Add0.IN23
Iin[13] => Add1.IN5
Iin[13] => Add2.IN14
Iin[13] => Add3.IN14
Iin[14] => Add0.IN22
Iin[14] => Add1.IN4
Iin[14] => Add2.IN13
Iin[14] => Add3.IN13
Iin[15] => Add0.IN21
Iin[15] => Add1.IN3
Iin[15] => Add2.IN12
Iin[15] => Add3.IN12
Iin[16] => Add0.IN20
Iin[16] => Add1.IN2
Iin[16] => Add2.IN11
Iin[16] => Add3.IN11
Iin[17] => Add0.IN19
Iin[17] => Add1.IN1
Iin[17] => Add2.IN1
Iin[17] => Add2.IN2
Iin[17] => Add2.IN3
Iin[17] => Add2.IN4
Iin[17] => Add2.IN5
Iin[17] => Add2.IN6
Iin[17] => Add2.IN7
Iin[17] => Add2.IN8
Iin[17] => Add2.IN9
Iin[17] => Add2.IN10
Iin[17] => Add3.IN1
Iin[17] => Add3.IN2
Iin[17] => Add3.IN3
Iin[17] => Add3.IN4
Iin[17] => Add3.IN5
Iin[17] => Add3.IN6
Iin[17] => Add3.IN7
Iin[17] => Add3.IN8
Iin[17] => Add3.IN9
Iin[17] => Add3.IN10
Qin[0] => Add2.IN36
Qin[0] => Add3.IN36
Qin[1] => Add2.IN35
Qin[1] => Add3.IN35
Qin[2] => Add2.IN34
Qin[2] => Add3.IN34
Qin[3] => Add2.IN33
Qin[3] => Add3.IN33
Qin[4] => Add2.IN32
Qin[4] => Add3.IN32
Qin[5] => Add2.IN31
Qin[5] => Add3.IN31
Qin[6] => Add2.IN30
Qin[6] => Add3.IN30
Qin[7] => Add2.IN29
Qin[7] => Add3.IN29
Qin[8] => Add2.IN28
Qin[8] => Add3.IN28
Qin[9] => Add1.IN36
Qin[9] => Add2.IN27
Qin[9] => Add3.IN27
Qin[9] => Add0.IN18
Qin[10] => Add1.IN35
Qin[10] => Add2.IN26
Qin[10] => Add3.IN26
Qin[10] => Add0.IN17
Qin[11] => Add1.IN34
Qin[11] => Add2.IN25
Qin[11] => Add3.IN25
Qin[11] => Add0.IN16
Qin[12] => Add1.IN33
Qin[12] => Add2.IN24
Qin[12] => Add3.IN24
Qin[12] => Add0.IN15
Qin[13] => Add1.IN32
Qin[13] => Add2.IN23
Qin[13] => Add3.IN23
Qin[13] => Add0.IN14
Qin[14] => Add1.IN31
Qin[14] => Add2.IN22
Qin[14] => Add3.IN22
Qin[14] => Add0.IN13
Qin[15] => Add1.IN30
Qin[15] => Add2.IN21
Qin[15] => Add3.IN21
Qin[15] => Add0.IN12
Qin[16] => Add1.IN29
Qin[16] => Add2.IN20
Qin[16] => Add3.IN20
Qin[16] => Add0.IN11
Qin[17] => Add1.IN19
Qin[17] => Add1.IN20
Qin[17] => Add1.IN21
Qin[17] => Add1.IN22
Qin[17] => Add1.IN23
Qin[17] => Add1.IN24
Qin[17] => Add1.IN25
Qin[17] => Add1.IN26
Qin[17] => Add1.IN27
Qin[17] => Add1.IN28
Qin[17] => Add2.IN19
Qin[17] => Add3.IN19
Qin[17] => Add0.IN1
Qin[17] => Add0.IN2
Qin[17] => Add0.IN3
Qin[17] => Add0.IN4
Qin[17] => Add0.IN5
Qin[17] => Add0.IN6
Qin[17] => Add0.IN7
Qin[17] => Add0.IN8
Qin[17] => Add0.IN9
Qin[17] => Add0.IN10
PHin[0] => Add4.IN30
PHin[0] => Add5.IN15
PHin[1] => Add4.IN29
PHin[1] => Add5.IN14
PHin[2] => Add4.IN28
PHin[2] => Add5.IN13
PHin[3] => Add4.IN27
PHin[3] => Add5.IN12
PHin[4] => Add4.IN26
PHin[4] => Add5.IN11
PHin[5] => Add4.IN25
PHin[5] => Add5.IN10
PHin[6] => Add4.IN24
PHin[6] => Add5.IN9
PHin[7] => Add4.IN23
PHin[7] => Add5.IN8
PHin[8] => Add4.IN22
PHin[8] => Add5.IN7
PHin[9] => Add4.IN21
PHin[9] => Add5.IN6
PHin[10] => Add4.IN20
PHin[10] => Add5.IN5
PHin[11] => Add4.IN19
PHin[11] => Add5.IN4
PHin[12] => Add4.IN18
PHin[12] => Add5.IN3
PHin[13] => Add4.IN17
PHin[13] => Add5.IN2
PHin[14] => Add4.IN16
PHin[14] => Add5.IN1
PHin[14] => Iout~0.OUTPUTSELECT
PHin[14] => Iout~1.OUTPUTSELECT
PHin[14] => Iout~2.OUTPUTSELECT
PHin[14] => Iout~3.OUTPUTSELECT
PHin[14] => Iout~4.OUTPUTSELECT
PHin[14] => Iout~5.OUTPUTSELECT
PHin[14] => Iout~6.OUTPUTSELECT
PHin[14] => Iout~7.OUTPUTSELECT
PHin[14] => Iout~8.OUTPUTSELECT
PHin[14] => Iout~9.OUTPUTSELECT
PHin[14] => Iout~10.OUTPUTSELECT
PHin[14] => Iout~11.OUTPUTSELECT
PHin[14] => Iout~12.OUTPUTSELECT
PHin[14] => Iout~13.OUTPUTSELECT
PHin[14] => Iout~14.OUTPUTSELECT
PHin[14] => Iout~15.OUTPUTSELECT
PHin[14] => Iout~16.OUTPUTSELECT
PHin[14] => Iout~17.OUTPUTSELECT
PHin[14] => Qout~0.OUTPUTSELECT
PHin[14] => Qout~1.OUTPUTSELECT
PHin[14] => Qout~2.OUTPUTSELECT
PHin[14] => Qout~3.OUTPUTSELECT
PHin[14] => Qout~4.OUTPUTSELECT
PHin[14] => Qout~5.OUTPUTSELECT
PHin[14] => Qout~6.OUTPUTSELECT
PHin[14] => Qout~7.OUTPUTSELECT
PHin[14] => Qout~8.OUTPUTSELECT
PHin[14] => Qout~9.OUTPUTSELECT
PHin[14] => Qout~10.OUTPUTSELECT
PHin[14] => Qout~11.OUTPUTSELECT
PHin[14] => Qout~12.OUTPUTSELECT
PHin[14] => Qout~13.OUTPUTSELECT
PHin[14] => Qout~14.OUTPUTSELECT
PHin[14] => Qout~15.OUTPUTSELECT
PHin[14] => Qout~16.OUTPUTSELECT
PHin[14] => Qout~17.OUTPUTSELECT
PHin[14] => PHout~0.OUTPUTSELECT
PHin[14] => PHout~1.OUTPUTSELECT
PHin[14] => PHout~2.OUTPUTSELECT
PHin[14] => PHout~3.OUTPUTSELECT
PHin[14] => PHout~4.OUTPUTSELECT
PHin[14] => PHout~5.OUTPUTSELECT
PHin[14] => PHout~6.OUTPUTSELECT
PHin[14] => PHout~7.OUTPUTSELECT
PHin[14] => PHout~8.OUTPUTSELECT
PHin[14] => PHout~9.OUTPUTSELECT
PHin[14] => PHout~10.OUTPUTSELECT
PHin[14] => PHout~11.OUTPUTSELECT
PHin[14] => PHout~12.OUTPUTSELECT
PHin[14] => PHout~13.OUTPUTSELECT
PHin[14] => PHout~14.OUTPUTSELECT
coeff[0] => Add5.IN30
coeff[0] => Add4.IN15
coeff[1] => Add5.IN29
coeff[1] => Add4.IN14
coeff[2] => Add5.IN28
coeff[2] => Add4.IN13
coeff[3] => Add5.IN27
coeff[3] => Add4.IN12
coeff[4] => Add5.IN26
coeff[4] => Add4.IN11
coeff[5] => Add5.IN25
coeff[5] => Add4.IN10
coeff[6] => Add5.IN24
coeff[6] => Add4.IN9
coeff[7] => Add5.IN23
coeff[7] => Add4.IN8
coeff[8] => Add5.IN22
coeff[8] => Add4.IN7
coeff[9] => Add5.IN21
coeff[9] => Add4.IN6
coeff[10] => Add5.IN20
coeff[10] => Add4.IN5
coeff[11] => Add5.IN19
coeff[11] => Add4.IN4
coeff[12] => Add5.IN18
coeff[12] => Add4.IN3
coeff[13] => Add5.IN17
coeff[13] => Add4.IN2
coeff[14] => Add5.IN16
coeff[14] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|cordic:rx_cordic|cordic_stage:cordic_stage10
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[17]~reg0.CLK
reset => Iout~18.OUTPUTSELECT
reset => Iout~19.OUTPUTSELECT
reset => Iout~20.OUTPUTSELECT
reset => Iout~21.OUTPUTSELECT
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Qout~18.OUTPUTSELECT
reset => Qout~19.OUTPUTSELECT
reset => Qout~20.OUTPUTSELECT
reset => Qout~21.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => PHout~15.OUTPUTSELECT
reset => PHout~16.OUTPUTSELECT
reset => PHout~17.OUTPUTSELECT
reset => PHout~18.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
Iin[0] => Add0.IN36
Iin[0] => Add1.IN18
Iin[1] => Add0.IN35
Iin[1] => Add1.IN17
Iin[2] => Add0.IN34
Iin[2] => Add1.IN16
Iin[3] => Add0.IN33
Iin[3] => Add1.IN15
Iin[4] => Add0.IN32
Iin[4] => Add1.IN14
Iin[5] => Add0.IN31
Iin[5] => Add1.IN13
Iin[6] => Add0.IN30
Iin[6] => Add1.IN12
Iin[7] => Add0.IN29
Iin[7] => Add1.IN11
Iin[8] => Add0.IN28
Iin[8] => Add1.IN10
Iin[9] => Add0.IN27
Iin[9] => Add1.IN9
Iin[10] => Add0.IN26
Iin[10] => Add1.IN8
Iin[10] => Add2.IN18
Iin[10] => Add3.IN18
Iin[11] => Add0.IN25
Iin[11] => Add1.IN7
Iin[11] => Add2.IN17
Iin[11] => Add3.IN17
Iin[12] => Add0.IN24
Iin[12] => Add1.IN6
Iin[12] => Add2.IN16
Iin[12] => Add3.IN16
Iin[13] => Add0.IN23
Iin[13] => Add1.IN5
Iin[13] => Add2.IN15
Iin[13] => Add3.IN15
Iin[14] => Add0.IN22
Iin[14] => Add1.IN4
Iin[14] => Add2.IN14
Iin[14] => Add3.IN14
Iin[15] => Add0.IN21
Iin[15] => Add1.IN3
Iin[15] => Add2.IN13
Iin[15] => Add3.IN13
Iin[16] => Add0.IN20
Iin[16] => Add1.IN2
Iin[16] => Add2.IN12
Iin[16] => Add3.IN12
Iin[17] => Add0.IN19
Iin[17] => Add1.IN1
Iin[17] => Add2.IN1
Iin[17] => Add2.IN2
Iin[17] => Add2.IN3
Iin[17] => Add2.IN4
Iin[17] => Add2.IN5
Iin[17] => Add2.IN6
Iin[17] => Add2.IN7
Iin[17] => Add2.IN8
Iin[17] => Add2.IN9
Iin[17] => Add2.IN10
Iin[17] => Add2.IN11
Iin[17] => Add3.IN1
Iin[17] => Add3.IN2
Iin[17] => Add3.IN3
Iin[17] => Add3.IN4
Iin[17] => Add3.IN5
Iin[17] => Add3.IN6
Iin[17] => Add3.IN7
Iin[17] => Add3.IN8
Iin[17] => Add3.IN9
Iin[17] => Add3.IN10
Iin[17] => Add3.IN11
Qin[0] => Add2.IN36
Qin[0] => Add3.IN36
Qin[1] => Add2.IN35
Qin[1] => Add3.IN35
Qin[2] => Add2.IN34
Qin[2] => Add3.IN34
Qin[3] => Add2.IN33
Qin[3] => Add3.IN33
Qin[4] => Add2.IN32
Qin[4] => Add3.IN32
Qin[5] => Add2.IN31
Qin[5] => Add3.IN31
Qin[6] => Add2.IN30
Qin[6] => Add3.IN30
Qin[7] => Add2.IN29
Qin[7] => Add3.IN29
Qin[8] => Add2.IN28
Qin[8] => Add3.IN28
Qin[9] => Add2.IN27
Qin[9] => Add3.IN27
Qin[10] => Add1.IN36
Qin[10] => Add2.IN26
Qin[10] => Add3.IN26
Qin[10] => Add0.IN18
Qin[11] => Add1.IN35
Qin[11] => Add2.IN25
Qin[11] => Add3.IN25
Qin[11] => Add0.IN17
Qin[12] => Add1.IN34
Qin[12] => Add2.IN24
Qin[12] => Add3.IN24
Qin[12] => Add0.IN16
Qin[13] => Add1.IN33
Qin[13] => Add2.IN23
Qin[13] => Add3.IN23
Qin[13] => Add0.IN15
Qin[14] => Add1.IN32
Qin[14] => Add2.IN22
Qin[14] => Add3.IN22
Qin[14] => Add0.IN14
Qin[15] => Add1.IN31
Qin[15] => Add2.IN21
Qin[15] => Add3.IN21
Qin[15] => Add0.IN13
Qin[16] => Add1.IN30
Qin[16] => Add2.IN20
Qin[16] => Add3.IN20
Qin[16] => Add0.IN12
Qin[17] => Add1.IN19
Qin[17] => Add1.IN20
Qin[17] => Add1.IN21
Qin[17] => Add1.IN22
Qin[17] => Add1.IN23
Qin[17] => Add1.IN24
Qin[17] => Add1.IN25
Qin[17] => Add1.IN26
Qin[17] => Add1.IN27
Qin[17] => Add1.IN28
Qin[17] => Add1.IN29
Qin[17] => Add2.IN19
Qin[17] => Add3.IN19
Qin[17] => Add0.IN1
Qin[17] => Add0.IN2
Qin[17] => Add0.IN3
Qin[17] => Add0.IN4
Qin[17] => Add0.IN5
Qin[17] => Add0.IN6
Qin[17] => Add0.IN7
Qin[17] => Add0.IN8
Qin[17] => Add0.IN9
Qin[17] => Add0.IN10
Qin[17] => Add0.IN11
PHin[0] => Add4.IN30
PHin[0] => Add5.IN15
PHin[1] => Add4.IN29
PHin[1] => Add5.IN14
PHin[2] => Add4.IN28
PHin[2] => Add5.IN13
PHin[3] => Add4.IN27
PHin[3] => Add5.IN12
PHin[4] => Add4.IN26
PHin[4] => Add5.IN11
PHin[5] => Add4.IN25
PHin[5] => Add5.IN10
PHin[6] => Add4.IN24
PHin[6] => Add5.IN9
PHin[7] => Add4.IN23
PHin[7] => Add5.IN8
PHin[8] => Add4.IN22
PHin[8] => Add5.IN7
PHin[9] => Add4.IN21
PHin[9] => Add5.IN6
PHin[10] => Add4.IN20
PHin[10] => Add5.IN5
PHin[11] => Add4.IN19
PHin[11] => Add5.IN4
PHin[12] => Add4.IN18
PHin[12] => Add5.IN3
PHin[13] => Add4.IN17
PHin[13] => Add5.IN2
PHin[14] => Add4.IN16
PHin[14] => Add5.IN1
PHin[14] => Iout~0.OUTPUTSELECT
PHin[14] => Iout~1.OUTPUTSELECT
PHin[14] => Iout~2.OUTPUTSELECT
PHin[14] => Iout~3.OUTPUTSELECT
PHin[14] => Iout~4.OUTPUTSELECT
PHin[14] => Iout~5.OUTPUTSELECT
PHin[14] => Iout~6.OUTPUTSELECT
PHin[14] => Iout~7.OUTPUTSELECT
PHin[14] => Iout~8.OUTPUTSELECT
PHin[14] => Iout~9.OUTPUTSELECT
PHin[14] => Iout~10.OUTPUTSELECT
PHin[14] => Iout~11.OUTPUTSELECT
PHin[14] => Iout~12.OUTPUTSELECT
PHin[14] => Iout~13.OUTPUTSELECT
PHin[14] => Iout~14.OUTPUTSELECT
PHin[14] => Iout~15.OUTPUTSELECT
PHin[14] => Iout~16.OUTPUTSELECT
PHin[14] => Iout~17.OUTPUTSELECT
PHin[14] => Qout~0.OUTPUTSELECT
PHin[14] => Qout~1.OUTPUTSELECT
PHin[14] => Qout~2.OUTPUTSELECT
PHin[14] => Qout~3.OUTPUTSELECT
PHin[14] => Qout~4.OUTPUTSELECT
PHin[14] => Qout~5.OUTPUTSELECT
PHin[14] => Qout~6.OUTPUTSELECT
PHin[14] => Qout~7.OUTPUTSELECT
PHin[14] => Qout~8.OUTPUTSELECT
PHin[14] => Qout~9.OUTPUTSELECT
PHin[14] => Qout~10.OUTPUTSELECT
PHin[14] => Qout~11.OUTPUTSELECT
PHin[14] => Qout~12.OUTPUTSELECT
PHin[14] => Qout~13.OUTPUTSELECT
PHin[14] => Qout~14.OUTPUTSELECT
PHin[14] => Qout~15.OUTPUTSELECT
PHin[14] => Qout~16.OUTPUTSELECT
PHin[14] => Qout~17.OUTPUTSELECT
PHin[14] => PHout~0.OUTPUTSELECT
PHin[14] => PHout~1.OUTPUTSELECT
PHin[14] => PHout~2.OUTPUTSELECT
PHin[14] => PHout~3.OUTPUTSELECT
PHin[14] => PHout~4.OUTPUTSELECT
PHin[14] => PHout~5.OUTPUTSELECT
PHin[14] => PHout~6.OUTPUTSELECT
PHin[14] => PHout~7.OUTPUTSELECT
PHin[14] => PHout~8.OUTPUTSELECT
PHin[14] => PHout~9.OUTPUTSELECT
PHin[14] => PHout~10.OUTPUTSELECT
PHin[14] => PHout~11.OUTPUTSELECT
PHin[14] => PHout~12.OUTPUTSELECT
PHin[14] => PHout~13.OUTPUTSELECT
PHin[14] => PHout~14.OUTPUTSELECT
coeff[0] => Add5.IN30
coeff[0] => Add4.IN15
coeff[1] => Add5.IN29
coeff[1] => Add4.IN14
coeff[2] => Add5.IN28
coeff[2] => Add4.IN13
coeff[3] => Add5.IN27
coeff[3] => Add4.IN12
coeff[4] => Add5.IN26
coeff[4] => Add4.IN11
coeff[5] => Add5.IN25
coeff[5] => Add4.IN10
coeff[6] => Add5.IN24
coeff[6] => Add4.IN9
coeff[7] => Add5.IN23
coeff[7] => Add4.IN8
coeff[8] => Add5.IN22
coeff[8] => Add4.IN7
coeff[9] => Add5.IN21
coeff[9] => Add4.IN6
coeff[10] => Add5.IN20
coeff[10] => Add4.IN5
coeff[11] => Add5.IN19
coeff[11] => Add4.IN4
coeff[12] => Add5.IN18
coeff[12] => Add4.IN3
coeff[13] => Add5.IN17
coeff[13] => Add4.IN2
coeff[14] => Add5.IN16
coeff[14] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|cordic:rx_cordic|cordic_stage:cordic_stage11
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[17]~reg0.CLK
reset => Iout~18.OUTPUTSELECT
reset => Iout~19.OUTPUTSELECT
reset => Iout~20.OUTPUTSELECT
reset => Iout~21.OUTPUTSELECT
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Qout~18.OUTPUTSELECT
reset => Qout~19.OUTPUTSELECT
reset => Qout~20.OUTPUTSELECT
reset => Qout~21.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => PHout~15.OUTPUTSELECT
reset => PHout~16.OUTPUTSELECT
reset => PHout~17.OUTPUTSELECT
reset => PHout~18.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
Iin[0] => Add0.IN36
Iin[0] => Add1.IN18
Iin[1] => Add0.IN35
Iin[1] => Add1.IN17
Iin[2] => Add0.IN34
Iin[2] => Add1.IN16
Iin[3] => Add0.IN33
Iin[3] => Add1.IN15
Iin[4] => Add0.IN32
Iin[4] => Add1.IN14
Iin[5] => Add0.IN31
Iin[5] => Add1.IN13
Iin[6] => Add0.IN30
Iin[6] => Add1.IN12
Iin[7] => Add0.IN29
Iin[7] => Add1.IN11
Iin[8] => Add0.IN28
Iin[8] => Add1.IN10
Iin[9] => Add0.IN27
Iin[9] => Add1.IN9
Iin[10] => Add0.IN26
Iin[10] => Add1.IN8
Iin[11] => Add0.IN25
Iin[11] => Add1.IN7
Iin[11] => Add2.IN18
Iin[11] => Add3.IN18
Iin[12] => Add0.IN24
Iin[12] => Add1.IN6
Iin[12] => Add2.IN17
Iin[12] => Add3.IN17
Iin[13] => Add0.IN23
Iin[13] => Add1.IN5
Iin[13] => Add2.IN16
Iin[13] => Add3.IN16
Iin[14] => Add0.IN22
Iin[14] => Add1.IN4
Iin[14] => Add2.IN15
Iin[14] => Add3.IN15
Iin[15] => Add0.IN21
Iin[15] => Add1.IN3
Iin[15] => Add2.IN14
Iin[15] => Add3.IN14
Iin[16] => Add0.IN20
Iin[16] => Add1.IN2
Iin[16] => Add2.IN13
Iin[16] => Add3.IN13
Iin[17] => Add0.IN19
Iin[17] => Add1.IN1
Iin[17] => Add2.IN1
Iin[17] => Add2.IN2
Iin[17] => Add2.IN3
Iin[17] => Add2.IN4
Iin[17] => Add2.IN5
Iin[17] => Add2.IN6
Iin[17] => Add2.IN7
Iin[17] => Add2.IN8
Iin[17] => Add2.IN9
Iin[17] => Add2.IN10
Iin[17] => Add2.IN11
Iin[17] => Add2.IN12
Iin[17] => Add3.IN1
Iin[17] => Add3.IN2
Iin[17] => Add3.IN3
Iin[17] => Add3.IN4
Iin[17] => Add3.IN5
Iin[17] => Add3.IN6
Iin[17] => Add3.IN7
Iin[17] => Add3.IN8
Iin[17] => Add3.IN9
Iin[17] => Add3.IN10
Iin[17] => Add3.IN11
Iin[17] => Add3.IN12
Qin[0] => Add2.IN36
Qin[0] => Add3.IN36
Qin[1] => Add2.IN35
Qin[1] => Add3.IN35
Qin[2] => Add2.IN34
Qin[2] => Add3.IN34
Qin[3] => Add2.IN33
Qin[3] => Add3.IN33
Qin[4] => Add2.IN32
Qin[4] => Add3.IN32
Qin[5] => Add2.IN31
Qin[5] => Add3.IN31
Qin[6] => Add2.IN30
Qin[6] => Add3.IN30
Qin[7] => Add2.IN29
Qin[7] => Add3.IN29
Qin[8] => Add2.IN28
Qin[8] => Add3.IN28
Qin[9] => Add2.IN27
Qin[9] => Add3.IN27
Qin[10] => Add2.IN26
Qin[10] => Add3.IN26
Qin[11] => Add1.IN36
Qin[11] => Add2.IN25
Qin[11] => Add3.IN25
Qin[11] => Add0.IN18
Qin[12] => Add1.IN35
Qin[12] => Add2.IN24
Qin[12] => Add3.IN24
Qin[12] => Add0.IN17
Qin[13] => Add1.IN34
Qin[13] => Add2.IN23
Qin[13] => Add3.IN23
Qin[13] => Add0.IN16
Qin[14] => Add1.IN33
Qin[14] => Add2.IN22
Qin[14] => Add3.IN22
Qin[14] => Add0.IN15
Qin[15] => Add1.IN32
Qin[15] => Add2.IN21
Qin[15] => Add3.IN21
Qin[15] => Add0.IN14
Qin[16] => Add1.IN31
Qin[16] => Add2.IN20
Qin[16] => Add3.IN20
Qin[16] => Add0.IN13
Qin[17] => Add1.IN19
Qin[17] => Add1.IN20
Qin[17] => Add1.IN21
Qin[17] => Add1.IN22
Qin[17] => Add1.IN23
Qin[17] => Add1.IN24
Qin[17] => Add1.IN25
Qin[17] => Add1.IN26
Qin[17] => Add1.IN27
Qin[17] => Add1.IN28
Qin[17] => Add1.IN29
Qin[17] => Add1.IN30
Qin[17] => Add2.IN19
Qin[17] => Add3.IN19
Qin[17] => Add0.IN1
Qin[17] => Add0.IN2
Qin[17] => Add0.IN3
Qin[17] => Add0.IN4
Qin[17] => Add0.IN5
Qin[17] => Add0.IN6
Qin[17] => Add0.IN7
Qin[17] => Add0.IN8
Qin[17] => Add0.IN9
Qin[17] => Add0.IN10
Qin[17] => Add0.IN11
Qin[17] => Add0.IN12
PHin[0] => Add4.IN30
PHin[0] => Add5.IN15
PHin[1] => Add4.IN29
PHin[1] => Add5.IN14
PHin[2] => Add4.IN28
PHin[2] => Add5.IN13
PHin[3] => Add4.IN27
PHin[3] => Add5.IN12
PHin[4] => Add4.IN26
PHin[4] => Add5.IN11
PHin[5] => Add4.IN25
PHin[5] => Add5.IN10
PHin[6] => Add4.IN24
PHin[6] => Add5.IN9
PHin[7] => Add4.IN23
PHin[7] => Add5.IN8
PHin[8] => Add4.IN22
PHin[8] => Add5.IN7
PHin[9] => Add4.IN21
PHin[9] => Add5.IN6
PHin[10] => Add4.IN20
PHin[10] => Add5.IN5
PHin[11] => Add4.IN19
PHin[11] => Add5.IN4
PHin[12] => Add4.IN18
PHin[12] => Add5.IN3
PHin[13] => Add4.IN17
PHin[13] => Add5.IN2
PHin[14] => Add4.IN16
PHin[14] => Add5.IN1
PHin[14] => Iout~0.OUTPUTSELECT
PHin[14] => Iout~1.OUTPUTSELECT
PHin[14] => Iout~2.OUTPUTSELECT
PHin[14] => Iout~3.OUTPUTSELECT
PHin[14] => Iout~4.OUTPUTSELECT
PHin[14] => Iout~5.OUTPUTSELECT
PHin[14] => Iout~6.OUTPUTSELECT
PHin[14] => Iout~7.OUTPUTSELECT
PHin[14] => Iout~8.OUTPUTSELECT
PHin[14] => Iout~9.OUTPUTSELECT
PHin[14] => Iout~10.OUTPUTSELECT
PHin[14] => Iout~11.OUTPUTSELECT
PHin[14] => Iout~12.OUTPUTSELECT
PHin[14] => Iout~13.OUTPUTSELECT
PHin[14] => Iout~14.OUTPUTSELECT
PHin[14] => Iout~15.OUTPUTSELECT
PHin[14] => Iout~16.OUTPUTSELECT
PHin[14] => Iout~17.OUTPUTSELECT
PHin[14] => Qout~0.OUTPUTSELECT
PHin[14] => Qout~1.OUTPUTSELECT
PHin[14] => Qout~2.OUTPUTSELECT
PHin[14] => Qout~3.OUTPUTSELECT
PHin[14] => Qout~4.OUTPUTSELECT
PHin[14] => Qout~5.OUTPUTSELECT
PHin[14] => Qout~6.OUTPUTSELECT
PHin[14] => Qout~7.OUTPUTSELECT
PHin[14] => Qout~8.OUTPUTSELECT
PHin[14] => Qout~9.OUTPUTSELECT
PHin[14] => Qout~10.OUTPUTSELECT
PHin[14] => Qout~11.OUTPUTSELECT
PHin[14] => Qout~12.OUTPUTSELECT
PHin[14] => Qout~13.OUTPUTSELECT
PHin[14] => Qout~14.OUTPUTSELECT
PHin[14] => Qout~15.OUTPUTSELECT
PHin[14] => Qout~16.OUTPUTSELECT
PHin[14] => Qout~17.OUTPUTSELECT
PHin[14] => PHout~0.OUTPUTSELECT
PHin[14] => PHout~1.OUTPUTSELECT
PHin[14] => PHout~2.OUTPUTSELECT
PHin[14] => PHout~3.OUTPUTSELECT
PHin[14] => PHout~4.OUTPUTSELECT
PHin[14] => PHout~5.OUTPUTSELECT
PHin[14] => PHout~6.OUTPUTSELECT
PHin[14] => PHout~7.OUTPUTSELECT
PHin[14] => PHout~8.OUTPUTSELECT
PHin[14] => PHout~9.OUTPUTSELECT
PHin[14] => PHout~10.OUTPUTSELECT
PHin[14] => PHout~11.OUTPUTSELECT
PHin[14] => PHout~12.OUTPUTSELECT
PHin[14] => PHout~13.OUTPUTSELECT
PHin[14] => PHout~14.OUTPUTSELECT
coeff[0] => Add5.IN30
coeff[0] => Add4.IN15
coeff[1] => Add5.IN29
coeff[1] => Add4.IN14
coeff[2] => Add5.IN28
coeff[2] => Add4.IN13
coeff[3] => Add5.IN27
coeff[3] => Add4.IN12
coeff[4] => Add5.IN26
coeff[4] => Add4.IN11
coeff[5] => Add5.IN25
coeff[5] => Add4.IN10
coeff[6] => Add5.IN24
coeff[6] => Add4.IN9
coeff[7] => Add5.IN23
coeff[7] => Add4.IN8
coeff[8] => Add5.IN22
coeff[8] => Add4.IN7
coeff[9] => Add5.IN21
coeff[9] => Add4.IN6
coeff[10] => Add5.IN20
coeff[10] => Add4.IN5
coeff[11] => Add5.IN19
coeff[11] => Add4.IN4
coeff[12] => Add5.IN18
coeff[12] => Add4.IN3
coeff[13] => Add5.IN17
coeff[13] => Add4.IN2
coeff[14] => Add5.IN16
coeff[14] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|cordic:rx_cordic|cordic_stage:cordic_stage12
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[17]~reg0.CLK
reset => Iout~18.OUTPUTSELECT
reset => Iout~19.OUTPUTSELECT
reset => Iout~20.OUTPUTSELECT
reset => Iout~21.OUTPUTSELECT
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Qout~18.OUTPUTSELECT
reset => Qout~19.OUTPUTSELECT
reset => Qout~20.OUTPUTSELECT
reset => Qout~21.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => PHout~15.OUTPUTSELECT
reset => PHout~16.OUTPUTSELECT
reset => PHout~17.OUTPUTSELECT
reset => PHout~18.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
Iin[0] => Add0.IN36
Iin[0] => Add1.IN18
Iin[1] => Add0.IN35
Iin[1] => Add1.IN17
Iin[2] => Add0.IN34
Iin[2] => Add1.IN16
Iin[3] => Add0.IN33
Iin[3] => Add1.IN15
Iin[4] => Add0.IN32
Iin[4] => Add1.IN14
Iin[5] => Add0.IN31
Iin[5] => Add1.IN13
Iin[6] => Add0.IN30
Iin[6] => Add1.IN12
Iin[7] => Add0.IN29
Iin[7] => Add1.IN11
Iin[8] => Add0.IN28
Iin[8] => Add1.IN10
Iin[9] => Add0.IN27
Iin[9] => Add1.IN9
Iin[10] => Add0.IN26
Iin[10] => Add1.IN8
Iin[11] => Add0.IN25
Iin[11] => Add1.IN7
Iin[12] => Add0.IN24
Iin[12] => Add1.IN6
Iin[12] => Add2.IN18
Iin[12] => Add3.IN18
Iin[13] => Add0.IN23
Iin[13] => Add1.IN5
Iin[13] => Add2.IN17
Iin[13] => Add3.IN17
Iin[14] => Add0.IN22
Iin[14] => Add1.IN4
Iin[14] => Add2.IN16
Iin[14] => Add3.IN16
Iin[15] => Add0.IN21
Iin[15] => Add1.IN3
Iin[15] => Add2.IN15
Iin[15] => Add3.IN15
Iin[16] => Add0.IN20
Iin[16] => Add1.IN2
Iin[16] => Add2.IN14
Iin[16] => Add3.IN14
Iin[17] => Add0.IN19
Iin[17] => Add1.IN1
Iin[17] => Add2.IN1
Iin[17] => Add2.IN2
Iin[17] => Add2.IN3
Iin[17] => Add2.IN4
Iin[17] => Add2.IN5
Iin[17] => Add2.IN6
Iin[17] => Add2.IN7
Iin[17] => Add2.IN8
Iin[17] => Add2.IN9
Iin[17] => Add2.IN10
Iin[17] => Add2.IN11
Iin[17] => Add2.IN12
Iin[17] => Add2.IN13
Iin[17] => Add3.IN1
Iin[17] => Add3.IN2
Iin[17] => Add3.IN3
Iin[17] => Add3.IN4
Iin[17] => Add3.IN5
Iin[17] => Add3.IN6
Iin[17] => Add3.IN7
Iin[17] => Add3.IN8
Iin[17] => Add3.IN9
Iin[17] => Add3.IN10
Iin[17] => Add3.IN11
Iin[17] => Add3.IN12
Iin[17] => Add3.IN13
Qin[0] => Add2.IN36
Qin[0] => Add3.IN36
Qin[1] => Add2.IN35
Qin[1] => Add3.IN35
Qin[2] => Add2.IN34
Qin[2] => Add3.IN34
Qin[3] => Add2.IN33
Qin[3] => Add3.IN33
Qin[4] => Add2.IN32
Qin[4] => Add3.IN32
Qin[5] => Add2.IN31
Qin[5] => Add3.IN31
Qin[6] => Add2.IN30
Qin[6] => Add3.IN30
Qin[7] => Add2.IN29
Qin[7] => Add3.IN29
Qin[8] => Add2.IN28
Qin[8] => Add3.IN28
Qin[9] => Add2.IN27
Qin[9] => Add3.IN27
Qin[10] => Add2.IN26
Qin[10] => Add3.IN26
Qin[11] => Add2.IN25
Qin[11] => Add3.IN25
Qin[12] => Add1.IN36
Qin[12] => Add2.IN24
Qin[12] => Add3.IN24
Qin[12] => Add0.IN18
Qin[13] => Add1.IN35
Qin[13] => Add2.IN23
Qin[13] => Add3.IN23
Qin[13] => Add0.IN17
Qin[14] => Add1.IN34
Qin[14] => Add2.IN22
Qin[14] => Add3.IN22
Qin[14] => Add0.IN16
Qin[15] => Add1.IN33
Qin[15] => Add2.IN21
Qin[15] => Add3.IN21
Qin[15] => Add0.IN15
Qin[16] => Add1.IN32
Qin[16] => Add2.IN20
Qin[16] => Add3.IN20
Qin[16] => Add0.IN14
Qin[17] => Add1.IN19
Qin[17] => Add1.IN20
Qin[17] => Add1.IN21
Qin[17] => Add1.IN22
Qin[17] => Add1.IN23
Qin[17] => Add1.IN24
Qin[17] => Add1.IN25
Qin[17] => Add1.IN26
Qin[17] => Add1.IN27
Qin[17] => Add1.IN28
Qin[17] => Add1.IN29
Qin[17] => Add1.IN30
Qin[17] => Add1.IN31
Qin[17] => Add2.IN19
Qin[17] => Add3.IN19
Qin[17] => Add0.IN1
Qin[17] => Add0.IN2
Qin[17] => Add0.IN3
Qin[17] => Add0.IN4
Qin[17] => Add0.IN5
Qin[17] => Add0.IN6
Qin[17] => Add0.IN7
Qin[17] => Add0.IN8
Qin[17] => Add0.IN9
Qin[17] => Add0.IN10
Qin[17] => Add0.IN11
Qin[17] => Add0.IN12
Qin[17] => Add0.IN13
PHin[0] => Add4.IN30
PHin[0] => Add5.IN15
PHin[1] => Add4.IN29
PHin[1] => Add5.IN14
PHin[2] => Add4.IN28
PHin[2] => Add5.IN13
PHin[3] => Add4.IN27
PHin[3] => Add5.IN12
PHin[4] => Add4.IN26
PHin[4] => Add5.IN11
PHin[5] => Add4.IN25
PHin[5] => Add5.IN10
PHin[6] => Add4.IN24
PHin[6] => Add5.IN9
PHin[7] => Add4.IN23
PHin[7] => Add5.IN8
PHin[8] => Add4.IN22
PHin[8] => Add5.IN7
PHin[9] => Add4.IN21
PHin[9] => Add5.IN6
PHin[10] => Add4.IN20
PHin[10] => Add5.IN5
PHin[11] => Add4.IN19
PHin[11] => Add5.IN4
PHin[12] => Add4.IN18
PHin[12] => Add5.IN3
PHin[13] => Add4.IN17
PHin[13] => Add5.IN2
PHin[14] => Add4.IN16
PHin[14] => Add5.IN1
PHin[14] => Iout~0.OUTPUTSELECT
PHin[14] => Iout~1.OUTPUTSELECT
PHin[14] => Iout~2.OUTPUTSELECT
PHin[14] => Iout~3.OUTPUTSELECT
PHin[14] => Iout~4.OUTPUTSELECT
PHin[14] => Iout~5.OUTPUTSELECT
PHin[14] => Iout~6.OUTPUTSELECT
PHin[14] => Iout~7.OUTPUTSELECT
PHin[14] => Iout~8.OUTPUTSELECT
PHin[14] => Iout~9.OUTPUTSELECT
PHin[14] => Iout~10.OUTPUTSELECT
PHin[14] => Iout~11.OUTPUTSELECT
PHin[14] => Iout~12.OUTPUTSELECT
PHin[14] => Iout~13.OUTPUTSELECT
PHin[14] => Iout~14.OUTPUTSELECT
PHin[14] => Iout~15.OUTPUTSELECT
PHin[14] => Iout~16.OUTPUTSELECT
PHin[14] => Iout~17.OUTPUTSELECT
PHin[14] => Qout~0.OUTPUTSELECT
PHin[14] => Qout~1.OUTPUTSELECT
PHin[14] => Qout~2.OUTPUTSELECT
PHin[14] => Qout~3.OUTPUTSELECT
PHin[14] => Qout~4.OUTPUTSELECT
PHin[14] => Qout~5.OUTPUTSELECT
PHin[14] => Qout~6.OUTPUTSELECT
PHin[14] => Qout~7.OUTPUTSELECT
PHin[14] => Qout~8.OUTPUTSELECT
PHin[14] => Qout~9.OUTPUTSELECT
PHin[14] => Qout~10.OUTPUTSELECT
PHin[14] => Qout~11.OUTPUTSELECT
PHin[14] => Qout~12.OUTPUTSELECT
PHin[14] => Qout~13.OUTPUTSELECT
PHin[14] => Qout~14.OUTPUTSELECT
PHin[14] => Qout~15.OUTPUTSELECT
PHin[14] => Qout~16.OUTPUTSELECT
PHin[14] => Qout~17.OUTPUTSELECT
PHin[14] => PHout~0.OUTPUTSELECT
PHin[14] => PHout~1.OUTPUTSELECT
PHin[14] => PHout~2.OUTPUTSELECT
PHin[14] => PHout~3.OUTPUTSELECT
PHin[14] => PHout~4.OUTPUTSELECT
PHin[14] => PHout~5.OUTPUTSELECT
PHin[14] => PHout~6.OUTPUTSELECT
PHin[14] => PHout~7.OUTPUTSELECT
PHin[14] => PHout~8.OUTPUTSELECT
PHin[14] => PHout~9.OUTPUTSELECT
PHin[14] => PHout~10.OUTPUTSELECT
PHin[14] => PHout~11.OUTPUTSELECT
PHin[14] => PHout~12.OUTPUTSELECT
PHin[14] => PHout~13.OUTPUTSELECT
PHin[14] => PHout~14.OUTPUTSELECT
coeff[0] => Add5.IN30
coeff[0] => Add4.IN15
coeff[1] => Add5.IN29
coeff[1] => Add4.IN14
coeff[2] => Add5.IN28
coeff[2] => Add4.IN13
coeff[3] => Add5.IN27
coeff[3] => Add4.IN12
coeff[4] => Add5.IN26
coeff[4] => Add4.IN11
coeff[5] => Add5.IN25
coeff[5] => Add4.IN10
coeff[6] => Add5.IN24
coeff[6] => Add4.IN9
coeff[7] => Add5.IN23
coeff[7] => Add4.IN8
coeff[8] => Add5.IN22
coeff[8] => Add4.IN7
coeff[9] => Add5.IN21
coeff[9] => Add4.IN6
coeff[10] => Add5.IN20
coeff[10] => Add4.IN5
coeff[11] => Add5.IN19
coeff[11] => Add4.IN4
coeff[12] => Add5.IN18
coeff[12] => Add4.IN3
coeff[13] => Add5.IN17
coeff[13] => Add4.IN2
coeff[14] => Add5.IN16
coeff[14] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|cordic:rx_cordic|cordic_stage:cordic_stage13
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[17]~reg0.CLK
reset => Iout~18.OUTPUTSELECT
reset => Iout~19.OUTPUTSELECT
reset => Iout~20.OUTPUTSELECT
reset => Iout~21.OUTPUTSELECT
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Qout~18.OUTPUTSELECT
reset => Qout~19.OUTPUTSELECT
reset => Qout~20.OUTPUTSELECT
reset => Qout~21.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => PHout~15.OUTPUTSELECT
reset => PHout~16.OUTPUTSELECT
reset => PHout~17.OUTPUTSELECT
reset => PHout~18.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
Iin[0] => Add0.IN36
Iin[0] => Add1.IN18
Iin[1] => Add0.IN35
Iin[1] => Add1.IN17
Iin[2] => Add0.IN34
Iin[2] => Add1.IN16
Iin[3] => Add0.IN33
Iin[3] => Add1.IN15
Iin[4] => Add0.IN32
Iin[4] => Add1.IN14
Iin[5] => Add0.IN31
Iin[5] => Add1.IN13
Iin[6] => Add0.IN30
Iin[6] => Add1.IN12
Iin[7] => Add0.IN29
Iin[7] => Add1.IN11
Iin[8] => Add0.IN28
Iin[8] => Add1.IN10
Iin[9] => Add0.IN27
Iin[9] => Add1.IN9
Iin[10] => Add0.IN26
Iin[10] => Add1.IN8
Iin[11] => Add0.IN25
Iin[11] => Add1.IN7
Iin[12] => Add0.IN24
Iin[12] => Add1.IN6
Iin[13] => Add0.IN23
Iin[13] => Add1.IN5
Iin[13] => Add2.IN18
Iin[13] => Add3.IN18
Iin[14] => Add0.IN22
Iin[14] => Add1.IN4
Iin[14] => Add2.IN17
Iin[14] => Add3.IN17
Iin[15] => Add0.IN21
Iin[15] => Add1.IN3
Iin[15] => Add2.IN16
Iin[15] => Add3.IN16
Iin[16] => Add0.IN20
Iin[16] => Add1.IN2
Iin[16] => Add2.IN15
Iin[16] => Add3.IN15
Iin[17] => Add0.IN19
Iin[17] => Add1.IN1
Iin[17] => Add2.IN1
Iin[17] => Add2.IN2
Iin[17] => Add2.IN3
Iin[17] => Add2.IN4
Iin[17] => Add2.IN5
Iin[17] => Add2.IN6
Iin[17] => Add2.IN7
Iin[17] => Add2.IN8
Iin[17] => Add2.IN9
Iin[17] => Add2.IN10
Iin[17] => Add2.IN11
Iin[17] => Add2.IN12
Iin[17] => Add2.IN13
Iin[17] => Add2.IN14
Iin[17] => Add3.IN1
Iin[17] => Add3.IN2
Iin[17] => Add3.IN3
Iin[17] => Add3.IN4
Iin[17] => Add3.IN5
Iin[17] => Add3.IN6
Iin[17] => Add3.IN7
Iin[17] => Add3.IN8
Iin[17] => Add3.IN9
Iin[17] => Add3.IN10
Iin[17] => Add3.IN11
Iin[17] => Add3.IN12
Iin[17] => Add3.IN13
Iin[17] => Add3.IN14
Qin[0] => Add2.IN36
Qin[0] => Add3.IN36
Qin[1] => Add2.IN35
Qin[1] => Add3.IN35
Qin[2] => Add2.IN34
Qin[2] => Add3.IN34
Qin[3] => Add2.IN33
Qin[3] => Add3.IN33
Qin[4] => Add2.IN32
Qin[4] => Add3.IN32
Qin[5] => Add2.IN31
Qin[5] => Add3.IN31
Qin[6] => Add2.IN30
Qin[6] => Add3.IN30
Qin[7] => Add2.IN29
Qin[7] => Add3.IN29
Qin[8] => Add2.IN28
Qin[8] => Add3.IN28
Qin[9] => Add2.IN27
Qin[9] => Add3.IN27
Qin[10] => Add2.IN26
Qin[10] => Add3.IN26
Qin[11] => Add2.IN25
Qin[11] => Add3.IN25
Qin[12] => Add2.IN24
Qin[12] => Add3.IN24
Qin[13] => Add1.IN36
Qin[13] => Add2.IN23
Qin[13] => Add3.IN23
Qin[13] => Add0.IN18
Qin[14] => Add1.IN35
Qin[14] => Add2.IN22
Qin[14] => Add3.IN22
Qin[14] => Add0.IN17
Qin[15] => Add1.IN34
Qin[15] => Add2.IN21
Qin[15] => Add3.IN21
Qin[15] => Add0.IN16
Qin[16] => Add1.IN33
Qin[16] => Add2.IN20
Qin[16] => Add3.IN20
Qin[16] => Add0.IN15
Qin[17] => Add1.IN19
Qin[17] => Add1.IN20
Qin[17] => Add1.IN21
Qin[17] => Add1.IN22
Qin[17] => Add1.IN23
Qin[17] => Add1.IN24
Qin[17] => Add1.IN25
Qin[17] => Add1.IN26
Qin[17] => Add1.IN27
Qin[17] => Add1.IN28
Qin[17] => Add1.IN29
Qin[17] => Add1.IN30
Qin[17] => Add1.IN31
Qin[17] => Add1.IN32
Qin[17] => Add2.IN19
Qin[17] => Add3.IN19
Qin[17] => Add0.IN1
Qin[17] => Add0.IN2
Qin[17] => Add0.IN3
Qin[17] => Add0.IN4
Qin[17] => Add0.IN5
Qin[17] => Add0.IN6
Qin[17] => Add0.IN7
Qin[17] => Add0.IN8
Qin[17] => Add0.IN9
Qin[17] => Add0.IN10
Qin[17] => Add0.IN11
Qin[17] => Add0.IN12
Qin[17] => Add0.IN13
Qin[17] => Add0.IN14
PHin[0] => Add4.IN30
PHin[0] => Add5.IN15
PHin[1] => Add4.IN29
PHin[1] => Add5.IN14
PHin[2] => Add4.IN28
PHin[2] => Add5.IN13
PHin[3] => Add4.IN27
PHin[3] => Add5.IN12
PHin[4] => Add4.IN26
PHin[4] => Add5.IN11
PHin[5] => Add4.IN25
PHin[5] => Add5.IN10
PHin[6] => Add4.IN24
PHin[6] => Add5.IN9
PHin[7] => Add4.IN23
PHin[7] => Add5.IN8
PHin[8] => Add4.IN22
PHin[8] => Add5.IN7
PHin[9] => Add4.IN21
PHin[9] => Add5.IN6
PHin[10] => Add4.IN20
PHin[10] => Add5.IN5
PHin[11] => Add4.IN19
PHin[11] => Add5.IN4
PHin[12] => Add4.IN18
PHin[12] => Add5.IN3
PHin[13] => Add4.IN17
PHin[13] => Add5.IN2
PHin[14] => Add4.IN16
PHin[14] => Add5.IN1
PHin[14] => Iout~0.OUTPUTSELECT
PHin[14] => Iout~1.OUTPUTSELECT
PHin[14] => Iout~2.OUTPUTSELECT
PHin[14] => Iout~3.OUTPUTSELECT
PHin[14] => Iout~4.OUTPUTSELECT
PHin[14] => Iout~5.OUTPUTSELECT
PHin[14] => Iout~6.OUTPUTSELECT
PHin[14] => Iout~7.OUTPUTSELECT
PHin[14] => Iout~8.OUTPUTSELECT
PHin[14] => Iout~9.OUTPUTSELECT
PHin[14] => Iout~10.OUTPUTSELECT
PHin[14] => Iout~11.OUTPUTSELECT
PHin[14] => Iout~12.OUTPUTSELECT
PHin[14] => Iout~13.OUTPUTSELECT
PHin[14] => Iout~14.OUTPUTSELECT
PHin[14] => Iout~15.OUTPUTSELECT
PHin[14] => Iout~16.OUTPUTSELECT
PHin[14] => Iout~17.OUTPUTSELECT
PHin[14] => Qout~0.OUTPUTSELECT
PHin[14] => Qout~1.OUTPUTSELECT
PHin[14] => Qout~2.OUTPUTSELECT
PHin[14] => Qout~3.OUTPUTSELECT
PHin[14] => Qout~4.OUTPUTSELECT
PHin[14] => Qout~5.OUTPUTSELECT
PHin[14] => Qout~6.OUTPUTSELECT
PHin[14] => Qout~7.OUTPUTSELECT
PHin[14] => Qout~8.OUTPUTSELECT
PHin[14] => Qout~9.OUTPUTSELECT
PHin[14] => Qout~10.OUTPUTSELECT
PHin[14] => Qout~11.OUTPUTSELECT
PHin[14] => Qout~12.OUTPUTSELECT
PHin[14] => Qout~13.OUTPUTSELECT
PHin[14] => Qout~14.OUTPUTSELECT
PHin[14] => Qout~15.OUTPUTSELECT
PHin[14] => Qout~16.OUTPUTSELECT
PHin[14] => Qout~17.OUTPUTSELECT
PHin[14] => PHout~0.OUTPUTSELECT
PHin[14] => PHout~1.OUTPUTSELECT
PHin[14] => PHout~2.OUTPUTSELECT
PHin[14] => PHout~3.OUTPUTSELECT
PHin[14] => PHout~4.OUTPUTSELECT
PHin[14] => PHout~5.OUTPUTSELECT
PHin[14] => PHout~6.OUTPUTSELECT
PHin[14] => PHout~7.OUTPUTSELECT
PHin[14] => PHout~8.OUTPUTSELECT
PHin[14] => PHout~9.OUTPUTSELECT
PHin[14] => PHout~10.OUTPUTSELECT
PHin[14] => PHout~11.OUTPUTSELECT
PHin[14] => PHout~12.OUTPUTSELECT
PHin[14] => PHout~13.OUTPUTSELECT
PHin[14] => PHout~14.OUTPUTSELECT
coeff[0] => Add5.IN30
coeff[0] => Add4.IN15
coeff[1] => Add5.IN29
coeff[1] => Add4.IN14
coeff[2] => Add5.IN28
coeff[2] => Add4.IN13
coeff[3] => Add5.IN27
coeff[3] => Add4.IN12
coeff[4] => Add5.IN26
coeff[4] => Add4.IN11
coeff[5] => Add5.IN25
coeff[5] => Add4.IN10
coeff[6] => Add5.IN24
coeff[6] => Add4.IN9
coeff[7] => Add5.IN23
coeff[7] => Add4.IN8
coeff[8] => Add5.IN22
coeff[8] => Add4.IN7
coeff[9] => Add5.IN21
coeff[9] => Add4.IN6
coeff[10] => Add5.IN20
coeff[10] => Add4.IN5
coeff[11] => Add5.IN19
coeff[11] => Add4.IN4
coeff[12] => Add5.IN18
coeff[12] => Add4.IN3
coeff[13] => Add5.IN17
coeff[13] => Add4.IN2
coeff[14] => Add5.IN16
coeff[14] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|cordic:rx_cordic|cordic_stage:cordic_stage14
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[17]~reg0.CLK
reset => Iout~18.OUTPUTSELECT
reset => Iout~19.OUTPUTSELECT
reset => Iout~20.OUTPUTSELECT
reset => Iout~21.OUTPUTSELECT
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Qout~18.OUTPUTSELECT
reset => Qout~19.OUTPUTSELECT
reset => Qout~20.OUTPUTSELECT
reset => Qout~21.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => PHout~15.OUTPUTSELECT
reset => PHout~16.OUTPUTSELECT
reset => PHout~17.OUTPUTSELECT
reset => PHout~18.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
Iin[0] => Add0.IN36
Iin[0] => Add1.IN18
Iin[1] => Add0.IN35
Iin[1] => Add1.IN17
Iin[2] => Add0.IN34
Iin[2] => Add1.IN16
Iin[3] => Add0.IN33
Iin[3] => Add1.IN15
Iin[4] => Add0.IN32
Iin[4] => Add1.IN14
Iin[5] => Add0.IN31
Iin[5] => Add1.IN13
Iin[6] => Add0.IN30
Iin[6] => Add1.IN12
Iin[7] => Add0.IN29
Iin[7] => Add1.IN11
Iin[8] => Add0.IN28
Iin[8] => Add1.IN10
Iin[9] => Add0.IN27
Iin[9] => Add1.IN9
Iin[10] => Add0.IN26
Iin[10] => Add1.IN8
Iin[11] => Add0.IN25
Iin[11] => Add1.IN7
Iin[12] => Add0.IN24
Iin[12] => Add1.IN6
Iin[13] => Add0.IN23
Iin[13] => Add1.IN5
Iin[14] => Add0.IN22
Iin[14] => Add1.IN4
Iin[14] => Add2.IN18
Iin[14] => Add3.IN18
Iin[15] => Add0.IN21
Iin[15] => Add1.IN3
Iin[15] => Add2.IN17
Iin[15] => Add3.IN17
Iin[16] => Add0.IN20
Iin[16] => Add1.IN2
Iin[16] => Add2.IN16
Iin[16] => Add3.IN16
Iin[17] => Add0.IN19
Iin[17] => Add1.IN1
Iin[17] => Add2.IN1
Iin[17] => Add2.IN2
Iin[17] => Add2.IN3
Iin[17] => Add2.IN4
Iin[17] => Add2.IN5
Iin[17] => Add2.IN6
Iin[17] => Add2.IN7
Iin[17] => Add2.IN8
Iin[17] => Add2.IN9
Iin[17] => Add2.IN10
Iin[17] => Add2.IN11
Iin[17] => Add2.IN12
Iin[17] => Add2.IN13
Iin[17] => Add2.IN14
Iin[17] => Add2.IN15
Iin[17] => Add3.IN1
Iin[17] => Add3.IN2
Iin[17] => Add3.IN3
Iin[17] => Add3.IN4
Iin[17] => Add3.IN5
Iin[17] => Add3.IN6
Iin[17] => Add3.IN7
Iin[17] => Add3.IN8
Iin[17] => Add3.IN9
Iin[17] => Add3.IN10
Iin[17] => Add3.IN11
Iin[17] => Add3.IN12
Iin[17] => Add3.IN13
Iin[17] => Add3.IN14
Iin[17] => Add3.IN15
Qin[0] => Add2.IN36
Qin[0] => Add3.IN36
Qin[1] => Add2.IN35
Qin[1] => Add3.IN35
Qin[2] => Add2.IN34
Qin[2] => Add3.IN34
Qin[3] => Add2.IN33
Qin[3] => Add3.IN33
Qin[4] => Add2.IN32
Qin[4] => Add3.IN32
Qin[5] => Add2.IN31
Qin[5] => Add3.IN31
Qin[6] => Add2.IN30
Qin[6] => Add3.IN30
Qin[7] => Add2.IN29
Qin[7] => Add3.IN29
Qin[8] => Add2.IN28
Qin[8] => Add3.IN28
Qin[9] => Add2.IN27
Qin[9] => Add3.IN27
Qin[10] => Add2.IN26
Qin[10] => Add3.IN26
Qin[11] => Add2.IN25
Qin[11] => Add3.IN25
Qin[12] => Add2.IN24
Qin[12] => Add3.IN24
Qin[13] => Add2.IN23
Qin[13] => Add3.IN23
Qin[14] => Add1.IN36
Qin[14] => Add2.IN22
Qin[14] => Add3.IN22
Qin[14] => Add0.IN18
Qin[15] => Add1.IN35
Qin[15] => Add2.IN21
Qin[15] => Add3.IN21
Qin[15] => Add0.IN17
Qin[16] => Add1.IN34
Qin[16] => Add2.IN20
Qin[16] => Add3.IN20
Qin[16] => Add0.IN16
Qin[17] => Add1.IN19
Qin[17] => Add1.IN20
Qin[17] => Add1.IN21
Qin[17] => Add1.IN22
Qin[17] => Add1.IN23
Qin[17] => Add1.IN24
Qin[17] => Add1.IN25
Qin[17] => Add1.IN26
Qin[17] => Add1.IN27
Qin[17] => Add1.IN28
Qin[17] => Add1.IN29
Qin[17] => Add1.IN30
Qin[17] => Add1.IN31
Qin[17] => Add1.IN32
Qin[17] => Add1.IN33
Qin[17] => Add2.IN19
Qin[17] => Add3.IN19
Qin[17] => Add0.IN1
Qin[17] => Add0.IN2
Qin[17] => Add0.IN3
Qin[17] => Add0.IN4
Qin[17] => Add0.IN5
Qin[17] => Add0.IN6
Qin[17] => Add0.IN7
Qin[17] => Add0.IN8
Qin[17] => Add0.IN9
Qin[17] => Add0.IN10
Qin[17] => Add0.IN11
Qin[17] => Add0.IN12
Qin[17] => Add0.IN13
Qin[17] => Add0.IN14
Qin[17] => Add0.IN15
PHin[0] => Add4.IN30
PHin[0] => Add5.IN15
PHin[1] => Add4.IN29
PHin[1] => Add5.IN14
PHin[2] => Add4.IN28
PHin[2] => Add5.IN13
PHin[3] => Add4.IN27
PHin[3] => Add5.IN12
PHin[4] => Add4.IN26
PHin[4] => Add5.IN11
PHin[5] => Add4.IN25
PHin[5] => Add5.IN10
PHin[6] => Add4.IN24
PHin[6] => Add5.IN9
PHin[7] => Add4.IN23
PHin[7] => Add5.IN8
PHin[8] => Add4.IN22
PHin[8] => Add5.IN7
PHin[9] => Add4.IN21
PHin[9] => Add5.IN6
PHin[10] => Add4.IN20
PHin[10] => Add5.IN5
PHin[11] => Add4.IN19
PHin[11] => Add5.IN4
PHin[12] => Add4.IN18
PHin[12] => Add5.IN3
PHin[13] => Add4.IN17
PHin[13] => Add5.IN2
PHin[14] => Add4.IN16
PHin[14] => Add5.IN1
PHin[14] => Iout~0.OUTPUTSELECT
PHin[14] => Iout~1.OUTPUTSELECT
PHin[14] => Iout~2.OUTPUTSELECT
PHin[14] => Iout~3.OUTPUTSELECT
PHin[14] => Iout~4.OUTPUTSELECT
PHin[14] => Iout~5.OUTPUTSELECT
PHin[14] => Iout~6.OUTPUTSELECT
PHin[14] => Iout~7.OUTPUTSELECT
PHin[14] => Iout~8.OUTPUTSELECT
PHin[14] => Iout~9.OUTPUTSELECT
PHin[14] => Iout~10.OUTPUTSELECT
PHin[14] => Iout~11.OUTPUTSELECT
PHin[14] => Iout~12.OUTPUTSELECT
PHin[14] => Iout~13.OUTPUTSELECT
PHin[14] => Iout~14.OUTPUTSELECT
PHin[14] => Iout~15.OUTPUTSELECT
PHin[14] => Iout~16.OUTPUTSELECT
PHin[14] => Iout~17.OUTPUTSELECT
PHin[14] => Qout~0.OUTPUTSELECT
PHin[14] => Qout~1.OUTPUTSELECT
PHin[14] => Qout~2.OUTPUTSELECT
PHin[14] => Qout~3.OUTPUTSELECT
PHin[14] => Qout~4.OUTPUTSELECT
PHin[14] => Qout~5.OUTPUTSELECT
PHin[14] => Qout~6.OUTPUTSELECT
PHin[14] => Qout~7.OUTPUTSELECT
PHin[14] => Qout~8.OUTPUTSELECT
PHin[14] => Qout~9.OUTPUTSELECT
PHin[14] => Qout~10.OUTPUTSELECT
PHin[14] => Qout~11.OUTPUTSELECT
PHin[14] => Qout~12.OUTPUTSELECT
PHin[14] => Qout~13.OUTPUTSELECT
PHin[14] => Qout~14.OUTPUTSELECT
PHin[14] => Qout~15.OUTPUTSELECT
PHin[14] => Qout~16.OUTPUTSELECT
PHin[14] => Qout~17.OUTPUTSELECT
PHin[14] => PHout~0.OUTPUTSELECT
PHin[14] => PHout~1.OUTPUTSELECT
PHin[14] => PHout~2.OUTPUTSELECT
PHin[14] => PHout~3.OUTPUTSELECT
PHin[14] => PHout~4.OUTPUTSELECT
PHin[14] => PHout~5.OUTPUTSELECT
PHin[14] => PHout~6.OUTPUTSELECT
PHin[14] => PHout~7.OUTPUTSELECT
PHin[14] => PHout~8.OUTPUTSELECT
PHin[14] => PHout~9.OUTPUTSELECT
PHin[14] => PHout~10.OUTPUTSELECT
PHin[14] => PHout~11.OUTPUTSELECT
PHin[14] => PHout~12.OUTPUTSELECT
PHin[14] => PHout~13.OUTPUTSELECT
PHin[14] => PHout~14.OUTPUTSELECT
coeff[0] => Add5.IN30
coeff[0] => Add4.IN15
coeff[1] => Add5.IN29
coeff[1] => Add4.IN14
coeff[2] => Add5.IN28
coeff[2] => Add4.IN13
coeff[3] => Add5.IN27
coeff[3] => Add4.IN12
coeff[4] => Add5.IN26
coeff[4] => Add4.IN11
coeff[5] => Add5.IN25
coeff[5] => Add4.IN10
coeff[6] => Add5.IN24
coeff[6] => Add4.IN9
coeff[7] => Add5.IN23
coeff[7] => Add4.IN8
coeff[8] => Add5.IN22
coeff[8] => Add4.IN7
coeff[9] => Add5.IN21
coeff[9] => Add4.IN6
coeff[10] => Add5.IN20
coeff[10] => Add4.IN5
coeff[11] => Add5.IN19
coeff[11] => Add4.IN4
coeff[12] => Add5.IN18
coeff[12] => Add4.IN3
coeff[13] => Add5.IN17
coeff[13] => Add4.IN2
coeff[14] => Add5.IN16
coeff[14] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|cordic:rx_cordic|cordic_stage:cordic_stage15
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[17]~reg0.CLK
reset => Iout~18.OUTPUTSELECT
reset => Iout~19.OUTPUTSELECT
reset => Iout~20.OUTPUTSELECT
reset => Iout~21.OUTPUTSELECT
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Qout~18.OUTPUTSELECT
reset => Qout~19.OUTPUTSELECT
reset => Qout~20.OUTPUTSELECT
reset => Qout~21.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => PHout~15.OUTPUTSELECT
reset => PHout~16.OUTPUTSELECT
reset => PHout~17.OUTPUTSELECT
reset => PHout~18.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
Iin[0] => Add0.IN36
Iin[0] => Add1.IN18
Iin[1] => Add0.IN35
Iin[1] => Add1.IN17
Iin[2] => Add0.IN34
Iin[2] => Add1.IN16
Iin[3] => Add0.IN33
Iin[3] => Add1.IN15
Iin[4] => Add0.IN32
Iin[4] => Add1.IN14
Iin[5] => Add0.IN31
Iin[5] => Add1.IN13
Iin[6] => Add0.IN30
Iin[6] => Add1.IN12
Iin[7] => Add0.IN29
Iin[7] => Add1.IN11
Iin[8] => Add0.IN28
Iin[8] => Add1.IN10
Iin[9] => Add0.IN27
Iin[9] => Add1.IN9
Iin[10] => Add0.IN26
Iin[10] => Add1.IN8
Iin[11] => Add0.IN25
Iin[11] => Add1.IN7
Iin[12] => Add0.IN24
Iin[12] => Add1.IN6
Iin[13] => Add0.IN23
Iin[13] => Add1.IN5
Iin[14] => Add0.IN22
Iin[14] => Add1.IN4
Iin[15] => Add0.IN21
Iin[15] => Add1.IN3
Iin[15] => Add2.IN18
Iin[15] => Add3.IN18
Iin[16] => Add0.IN20
Iin[16] => Add1.IN2
Iin[16] => Add2.IN17
Iin[16] => Add3.IN17
Iin[17] => Add0.IN19
Iin[17] => Add1.IN1
Iin[17] => Add2.IN1
Iin[17] => Add2.IN2
Iin[17] => Add2.IN3
Iin[17] => Add2.IN4
Iin[17] => Add2.IN5
Iin[17] => Add2.IN6
Iin[17] => Add2.IN7
Iin[17] => Add2.IN8
Iin[17] => Add2.IN9
Iin[17] => Add2.IN10
Iin[17] => Add2.IN11
Iin[17] => Add2.IN12
Iin[17] => Add2.IN13
Iin[17] => Add2.IN14
Iin[17] => Add2.IN15
Iin[17] => Add2.IN16
Iin[17] => Add3.IN1
Iin[17] => Add3.IN2
Iin[17] => Add3.IN3
Iin[17] => Add3.IN4
Iin[17] => Add3.IN5
Iin[17] => Add3.IN6
Iin[17] => Add3.IN7
Iin[17] => Add3.IN8
Iin[17] => Add3.IN9
Iin[17] => Add3.IN10
Iin[17] => Add3.IN11
Iin[17] => Add3.IN12
Iin[17] => Add3.IN13
Iin[17] => Add3.IN14
Iin[17] => Add3.IN15
Iin[17] => Add3.IN16
Qin[0] => Add2.IN36
Qin[0] => Add3.IN36
Qin[1] => Add2.IN35
Qin[1] => Add3.IN35
Qin[2] => Add2.IN34
Qin[2] => Add3.IN34
Qin[3] => Add2.IN33
Qin[3] => Add3.IN33
Qin[4] => Add2.IN32
Qin[4] => Add3.IN32
Qin[5] => Add2.IN31
Qin[5] => Add3.IN31
Qin[6] => Add2.IN30
Qin[6] => Add3.IN30
Qin[7] => Add2.IN29
Qin[7] => Add3.IN29
Qin[8] => Add2.IN28
Qin[8] => Add3.IN28
Qin[9] => Add2.IN27
Qin[9] => Add3.IN27
Qin[10] => Add2.IN26
Qin[10] => Add3.IN26
Qin[11] => Add2.IN25
Qin[11] => Add3.IN25
Qin[12] => Add2.IN24
Qin[12] => Add3.IN24
Qin[13] => Add2.IN23
Qin[13] => Add3.IN23
Qin[14] => Add2.IN22
Qin[14] => Add3.IN22
Qin[15] => Add1.IN36
Qin[15] => Add2.IN21
Qin[15] => Add3.IN21
Qin[15] => Add0.IN18
Qin[16] => Add1.IN35
Qin[16] => Add2.IN20
Qin[16] => Add3.IN20
Qin[16] => Add0.IN17
Qin[17] => Add1.IN19
Qin[17] => Add1.IN20
Qin[17] => Add1.IN21
Qin[17] => Add1.IN22
Qin[17] => Add1.IN23
Qin[17] => Add1.IN24
Qin[17] => Add1.IN25
Qin[17] => Add1.IN26
Qin[17] => Add1.IN27
Qin[17] => Add1.IN28
Qin[17] => Add1.IN29
Qin[17] => Add1.IN30
Qin[17] => Add1.IN31
Qin[17] => Add1.IN32
Qin[17] => Add1.IN33
Qin[17] => Add1.IN34
Qin[17] => Add2.IN19
Qin[17] => Add3.IN19
Qin[17] => Add0.IN1
Qin[17] => Add0.IN2
Qin[17] => Add0.IN3
Qin[17] => Add0.IN4
Qin[17] => Add0.IN5
Qin[17] => Add0.IN6
Qin[17] => Add0.IN7
Qin[17] => Add0.IN8
Qin[17] => Add0.IN9
Qin[17] => Add0.IN10
Qin[17] => Add0.IN11
Qin[17] => Add0.IN12
Qin[17] => Add0.IN13
Qin[17] => Add0.IN14
Qin[17] => Add0.IN15
Qin[17] => Add0.IN16
PHin[0] => Add4.IN30
PHin[0] => Add5.IN15
PHin[1] => Add4.IN29
PHin[1] => Add5.IN14
PHin[2] => Add4.IN28
PHin[2] => Add5.IN13
PHin[3] => Add4.IN27
PHin[3] => Add5.IN12
PHin[4] => Add4.IN26
PHin[4] => Add5.IN11
PHin[5] => Add4.IN25
PHin[5] => Add5.IN10
PHin[6] => Add4.IN24
PHin[6] => Add5.IN9
PHin[7] => Add4.IN23
PHin[7] => Add5.IN8
PHin[8] => Add4.IN22
PHin[8] => Add5.IN7
PHin[9] => Add4.IN21
PHin[9] => Add5.IN6
PHin[10] => Add4.IN20
PHin[10] => Add5.IN5
PHin[11] => Add4.IN19
PHin[11] => Add5.IN4
PHin[12] => Add4.IN18
PHin[12] => Add5.IN3
PHin[13] => Add4.IN17
PHin[13] => Add5.IN2
PHin[14] => Add4.IN16
PHin[14] => Add5.IN1
PHin[14] => Iout~0.OUTPUTSELECT
PHin[14] => Iout~1.OUTPUTSELECT
PHin[14] => Iout~2.OUTPUTSELECT
PHin[14] => Iout~3.OUTPUTSELECT
PHin[14] => Iout~4.OUTPUTSELECT
PHin[14] => Iout~5.OUTPUTSELECT
PHin[14] => Iout~6.OUTPUTSELECT
PHin[14] => Iout~7.OUTPUTSELECT
PHin[14] => Iout~8.OUTPUTSELECT
PHin[14] => Iout~9.OUTPUTSELECT
PHin[14] => Iout~10.OUTPUTSELECT
PHin[14] => Iout~11.OUTPUTSELECT
PHin[14] => Iout~12.OUTPUTSELECT
PHin[14] => Iout~13.OUTPUTSELECT
PHin[14] => Iout~14.OUTPUTSELECT
PHin[14] => Iout~15.OUTPUTSELECT
PHin[14] => Iout~16.OUTPUTSELECT
PHin[14] => Iout~17.OUTPUTSELECT
PHin[14] => Qout~0.OUTPUTSELECT
PHin[14] => Qout~1.OUTPUTSELECT
PHin[14] => Qout~2.OUTPUTSELECT
PHin[14] => Qout~3.OUTPUTSELECT
PHin[14] => Qout~4.OUTPUTSELECT
PHin[14] => Qout~5.OUTPUTSELECT
PHin[14] => Qout~6.OUTPUTSELECT
PHin[14] => Qout~7.OUTPUTSELECT
PHin[14] => Qout~8.OUTPUTSELECT
PHin[14] => Qout~9.OUTPUTSELECT
PHin[14] => Qout~10.OUTPUTSELECT
PHin[14] => Qout~11.OUTPUTSELECT
PHin[14] => Qout~12.OUTPUTSELECT
PHin[14] => Qout~13.OUTPUTSELECT
PHin[14] => Qout~14.OUTPUTSELECT
PHin[14] => Qout~15.OUTPUTSELECT
PHin[14] => Qout~16.OUTPUTSELECT
PHin[14] => Qout~17.OUTPUTSELECT
PHin[14] => PHout~0.OUTPUTSELECT
PHin[14] => PHout~1.OUTPUTSELECT
PHin[14] => PHout~2.OUTPUTSELECT
PHin[14] => PHout~3.OUTPUTSELECT
PHin[14] => PHout~4.OUTPUTSELECT
PHin[14] => PHout~5.OUTPUTSELECT
PHin[14] => PHout~6.OUTPUTSELECT
PHin[14] => PHout~7.OUTPUTSELECT
PHin[14] => PHout~8.OUTPUTSELECT
PHin[14] => PHout~9.OUTPUTSELECT
PHin[14] => PHout~10.OUTPUTSELECT
PHin[14] => PHout~11.OUTPUTSELECT
PHin[14] => PHout~12.OUTPUTSELECT
PHin[14] => PHout~13.OUTPUTSELECT
PHin[14] => PHout~14.OUTPUTSELECT
coeff[0] => Add5.IN30
coeff[0] => Add4.IN15
coeff[1] => Add5.IN29
coeff[1] => Add4.IN14
coeff[2] => Add5.IN28
coeff[2] => Add4.IN13
coeff[3] => Add5.IN27
coeff[3] => Add4.IN12
coeff[4] => Add5.IN26
coeff[4] => Add4.IN11
coeff[5] => Add5.IN25
coeff[5] => Add4.IN10
coeff[6] => Add5.IN24
coeff[6] => Add4.IN9
coeff[7] => Add5.IN23
coeff[7] => Add4.IN8
coeff[8] => Add5.IN22
coeff[8] => Add4.IN7
coeff[9] => Add5.IN21
coeff[9] => Add4.IN6
coeff[10] => Add5.IN20
coeff[10] => Add4.IN5
coeff[11] => Add5.IN19
coeff[11] => Add4.IN4
coeff[12] => Add5.IN18
coeff[12] => Add4.IN3
coeff[13] => Add5.IN17
coeff[13] => Add4.IN2
coeff[14] => Add5.IN16
coeff[14] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|cic_decim:cic_i
clock => integrator[0][47].CLK
clock => integrator[0][46].CLK
clock => integrator[0][45].CLK
clock => integrator[0][44].CLK
clock => integrator[0][43].CLK
clock => integrator[0][42].CLK
clock => integrator[0][41].CLK
clock => integrator[0][40].CLK
clock => integrator[0][39].CLK
clock => integrator[0][38].CLK
clock => integrator[0][37].CLK
clock => integrator[0][36].CLK
clock => integrator[0][35].CLK
clock => integrator[0][34].CLK
clock => integrator[0][33].CLK
clock => integrator[0][32].CLK
clock => integrator[0][31].CLK
clock => integrator[0][30].CLK
clock => integrator[0][29].CLK
clock => integrator[0][28].CLK
clock => integrator[0][27].CLK
clock => integrator[0][26].CLK
clock => integrator[0][25].CLK
clock => integrator[0][24].CLK
clock => integrator[0][23].CLK
clock => integrator[0][22].CLK
clock => integrator[0][21].CLK
clock => integrator[0][20].CLK
clock => integrator[0][19].CLK
clock => integrator[0][18].CLK
clock => integrator[0][17].CLK
clock => integrator[0][16].CLK
clock => integrator[0][15].CLK
clock => integrator[0][14].CLK
clock => integrator[0][13].CLK
clock => integrator[0][12].CLK
clock => integrator[0][11].CLK
clock => integrator[0][10].CLK
clock => integrator[0][9].CLK
clock => integrator[0][8].CLK
clock => integrator[0][7].CLK
clock => integrator[0][6].CLK
clock => integrator[0][5].CLK
clock => integrator[0][4].CLK
clock => integrator[0][3].CLK
clock => integrator[0][2].CLK
clock => integrator[0][1].CLK
clock => integrator[0][0].CLK
clock => integrator[1][47].CLK
clock => integrator[1][46].CLK
clock => integrator[1][45].CLK
clock => integrator[1][44].CLK
clock => integrator[1][43].CLK
clock => integrator[1][42].CLK
clock => integrator[1][41].CLK
clock => integrator[1][40].CLK
clock => integrator[1][39].CLK
clock => integrator[1][38].CLK
clock => integrator[1][37].CLK
clock => integrator[1][36].CLK
clock => integrator[1][35].CLK
clock => integrator[1][34].CLK
clock => integrator[1][33].CLK
clock => integrator[1][32].CLK
clock => integrator[1][31].CLK
clock => integrator[1][30].CLK
clock => integrator[1][29].CLK
clock => integrator[1][28].CLK
clock => integrator[1][27].CLK
clock => integrator[1][26].CLK
clock => integrator[1][25].CLK
clock => integrator[1][24].CLK
clock => integrator[1][23].CLK
clock => integrator[1][22].CLK
clock => integrator[1][21].CLK
clock => integrator[1][20].CLK
clock => integrator[1][19].CLK
clock => integrator[1][18].CLK
clock => integrator[1][17].CLK
clock => integrator[1][16].CLK
clock => integrator[1][15].CLK
clock => integrator[1][14].CLK
clock => integrator[1][13].CLK
clock => integrator[1][12].CLK
clock => integrator[1][11].CLK
clock => integrator[1][10].CLK
clock => integrator[1][9].CLK
clock => integrator[1][8].CLK
clock => integrator[1][7].CLK
clock => integrator[1][6].CLK
clock => integrator[1][5].CLK
clock => integrator[1][4].CLK
clock => integrator[1][3].CLK
clock => integrator[1][2].CLK
clock => integrator[1][1].CLK
clock => integrator[1][0].CLK
clock => integrator[2][47].CLK
clock => integrator[2][46].CLK
clock => integrator[2][45].CLK
clock => integrator[2][44].CLK
clock => integrator[2][43].CLK
clock => integrator[2][42].CLK
clock => integrator[2][41].CLK
clock => integrator[2][40].CLK
clock => integrator[2][39].CLK
clock => integrator[2][38].CLK
clock => integrator[2][37].CLK
clock => integrator[2][36].CLK
clock => integrator[2][35].CLK
clock => integrator[2][34].CLK
clock => integrator[2][33].CLK
clock => integrator[2][32].CLK
clock => integrator[2][31].CLK
clock => integrator[2][30].CLK
clock => integrator[2][29].CLK
clock => integrator[2][28].CLK
clock => integrator[2][27].CLK
clock => integrator[2][26].CLK
clock => integrator[2][25].CLK
clock => integrator[2][24].CLK
clock => integrator[2][23].CLK
clock => integrator[2][22].CLK
clock => integrator[2][21].CLK
clock => integrator[2][20].CLK
clock => integrator[2][19].CLK
clock => integrator[2][18].CLK
clock => integrator[2][17].CLK
clock => integrator[2][16].CLK
clock => integrator[2][15].CLK
clock => integrator[2][14].CLK
clock => integrator[2][13].CLK
clock => integrator[2][12].CLK
clock => integrator[2][11].CLK
clock => integrator[2][10].CLK
clock => integrator[2][9].CLK
clock => integrator[2][8].CLK
clock => integrator[2][7].CLK
clock => integrator[2][6].CLK
clock => integrator[2][5].CLK
clock => integrator[2][4].CLK
clock => integrator[2][3].CLK
clock => integrator[2][2].CLK
clock => integrator[2][1].CLK
clock => integrator[2][0].CLK
clock => integrator[3][47].CLK
clock => integrator[3][46].CLK
clock => integrator[3][45].CLK
clock => integrator[3][44].CLK
clock => integrator[3][43].CLK
clock => integrator[3][42].CLK
clock => integrator[3][41].CLK
clock => integrator[3][40].CLK
clock => integrator[3][39].CLK
clock => integrator[3][38].CLK
clock => integrator[3][37].CLK
clock => integrator[3][36].CLK
clock => integrator[3][35].CLK
clock => integrator[3][34].CLK
clock => integrator[3][33].CLK
clock => integrator[3][32].CLK
clock => integrator[3][31].CLK
clock => integrator[3][30].CLK
clock => integrator[3][29].CLK
clock => integrator[3][28].CLK
clock => integrator[3][27].CLK
clock => integrator[3][26].CLK
clock => integrator[3][25].CLK
clock => integrator[3][24].CLK
clock => integrator[3][23].CLK
clock => integrator[3][22].CLK
clock => integrator[3][21].CLK
clock => integrator[3][20].CLK
clock => integrator[3][19].CLK
clock => integrator[3][18].CLK
clock => integrator[3][17].CLK
clock => integrator[3][16].CLK
clock => integrator[3][15].CLK
clock => integrator[3][14].CLK
clock => integrator[3][13].CLK
clock => integrator[3][12].CLK
clock => integrator[3][11].CLK
clock => integrator[3][10].CLK
clock => integrator[3][9].CLK
clock => integrator[3][8].CLK
clock => integrator[3][7].CLK
clock => integrator[3][6].CLK
clock => integrator[3][5].CLK
clock => integrator[3][4].CLK
clock => integrator[3][3].CLK
clock => integrator[3][2].CLK
clock => integrator[3][1].CLK
clock => integrator[3][0].CLK
clock => sampler[47].CLK
clock => sampler[46].CLK
clock => sampler[45].CLK
clock => sampler[44].CLK
clock => sampler[43].CLK
clock => sampler[42].CLK
clock => sampler[41].CLK
clock => sampler[40].CLK
clock => sampler[39].CLK
clock => sampler[38].CLK
clock => sampler[37].CLK
clock => sampler[36].CLK
clock => sampler[35].CLK
clock => sampler[34].CLK
clock => sampler[33].CLK
clock => sampler[32].CLK
clock => sampler[31].CLK
clock => sampler[30].CLK
clock => sampler[29].CLK
clock => sampler[28].CLK
clock => sampler[27].CLK
clock => sampler[26].CLK
clock => sampler[25].CLK
clock => sampler[24].CLK
clock => sampler[23].CLK
clock => sampler[22].CLK
clock => sampler[21].CLK
clock => sampler[20].CLK
clock => sampler[19].CLK
clock => sampler[18].CLK
clock => sampler[17].CLK
clock => sampler[16].CLK
clock => sampler[15].CLK
clock => sampler[14].CLK
clock => sampler[13].CLK
clock => sampler[12].CLK
clock => sampler[11].CLK
clock => sampler[10].CLK
clock => sampler[9].CLK
clock => sampler[8].CLK
clock => sampler[7].CLK
clock => sampler[6].CLK
clock => sampler[5].CLK
clock => sampler[4].CLK
clock => sampler[3].CLK
clock => sampler[2].CLK
clock => sampler[1].CLK
clock => sampler[0].CLK
clock => pipeline[0][47].CLK
clock => pipeline[0][46].CLK
clock => pipeline[0][45].CLK
clock => pipeline[0][44].CLK
clock => pipeline[0][43].CLK
clock => pipeline[0][42].CLK
clock => pipeline[0][41].CLK
clock => pipeline[0][40].CLK
clock => pipeline[0][39].CLK
clock => pipeline[0][38].CLK
clock => pipeline[0][37].CLK
clock => pipeline[0][36].CLK
clock => pipeline[0][35].CLK
clock => pipeline[0][34].CLK
clock => pipeline[0][33].CLK
clock => pipeline[0][32].CLK
clock => pipeline[0][31].CLK
clock => pipeline[0][30].CLK
clock => pipeline[0][29].CLK
clock => pipeline[0][28].CLK
clock => pipeline[0][27].CLK
clock => pipeline[0][26].CLK
clock => pipeline[0][25].CLK
clock => pipeline[0][24].CLK
clock => pipeline[0][23].CLK
clock => pipeline[0][22].CLK
clock => pipeline[0][21].CLK
clock => pipeline[0][20].CLK
clock => pipeline[0][19].CLK
clock => pipeline[0][18].CLK
clock => pipeline[0][17].CLK
clock => pipeline[0][16].CLK
clock => pipeline[0][15].CLK
clock => pipeline[0][14].CLK
clock => pipeline[0][13].CLK
clock => pipeline[0][12].CLK
clock => pipeline[0][11].CLK
clock => pipeline[0][10].CLK
clock => pipeline[0][9].CLK
clock => pipeline[0][8].CLK
clock => pipeline[0][7].CLK
clock => pipeline[0][6].CLK
clock => pipeline[0][5].CLK
clock => pipeline[0][4].CLK
clock => pipeline[0][3].CLK
clock => pipeline[0][2].CLK
clock => pipeline[0][1].CLK
clock => pipeline[0][0].CLK
clock => pipeline[1][47].CLK
clock => pipeline[1][46].CLK
clock => pipeline[1][45].CLK
clock => pipeline[1][44].CLK
clock => pipeline[1][43].CLK
clock => pipeline[1][42].CLK
clock => pipeline[1][41].CLK
clock => pipeline[1][40].CLK
clock => pipeline[1][39].CLK
clock => pipeline[1][38].CLK
clock => pipeline[1][37].CLK
clock => pipeline[1][36].CLK
clock => pipeline[1][35].CLK
clock => pipeline[1][34].CLK
clock => pipeline[1][33].CLK
clock => pipeline[1][32].CLK
clock => pipeline[1][31].CLK
clock => pipeline[1][30].CLK
clock => pipeline[1][29].CLK
clock => pipeline[1][28].CLK
clock => pipeline[1][27].CLK
clock => pipeline[1][26].CLK
clock => pipeline[1][25].CLK
clock => pipeline[1][24].CLK
clock => pipeline[1][23].CLK
clock => pipeline[1][22].CLK
clock => pipeline[1][21].CLK
clock => pipeline[1][20].CLK
clock => pipeline[1][19].CLK
clock => pipeline[1][18].CLK
clock => pipeline[1][17].CLK
clock => pipeline[1][16].CLK
clock => pipeline[1][15].CLK
clock => pipeline[1][14].CLK
clock => pipeline[1][13].CLK
clock => pipeline[1][12].CLK
clock => pipeline[1][11].CLK
clock => pipeline[1][10].CLK
clock => pipeline[1][9].CLK
clock => pipeline[1][8].CLK
clock => pipeline[1][7].CLK
clock => pipeline[1][6].CLK
clock => pipeline[1][5].CLK
clock => pipeline[1][4].CLK
clock => pipeline[1][3].CLK
clock => pipeline[1][2].CLK
clock => pipeline[1][1].CLK
clock => pipeline[1][0].CLK
clock => pipeline[2][47].CLK
clock => pipeline[2][46].CLK
clock => pipeline[2][45].CLK
clock => pipeline[2][44].CLK
clock => pipeline[2][43].CLK
clock => pipeline[2][42].CLK
clock => pipeline[2][41].CLK
clock => pipeline[2][40].CLK
clock => pipeline[2][39].CLK
clock => pipeline[2][38].CLK
clock => pipeline[2][37].CLK
clock => pipeline[2][36].CLK
clock => pipeline[2][35].CLK
clock => pipeline[2][34].CLK
clock => pipeline[2][33].CLK
clock => pipeline[2][32].CLK
clock => pipeline[2][31].CLK
clock => pipeline[2][30].CLK
clock => pipeline[2][29].CLK
clock => pipeline[2][28].CLK
clock => pipeline[2][27].CLK
clock => pipeline[2][26].CLK
clock => pipeline[2][25].CLK
clock => pipeline[2][24].CLK
clock => pipeline[2][23].CLK
clock => pipeline[2][22].CLK
clock => pipeline[2][21].CLK
clock => pipeline[2][20].CLK
clock => pipeline[2][19].CLK
clock => pipeline[2][18].CLK
clock => pipeline[2][17].CLK
clock => pipeline[2][16].CLK
clock => pipeline[2][15].CLK
clock => pipeline[2][14].CLK
clock => pipeline[2][13].CLK
clock => pipeline[2][12].CLK
clock => pipeline[2][11].CLK
clock => pipeline[2][10].CLK
clock => pipeline[2][9].CLK
clock => pipeline[2][8].CLK
clock => pipeline[2][7].CLK
clock => pipeline[2][6].CLK
clock => pipeline[2][5].CLK
clock => pipeline[2][4].CLK
clock => pipeline[2][3].CLK
clock => pipeline[2][2].CLK
clock => pipeline[2][1].CLK
clock => pipeline[2][0].CLK
clock => pipeline[3][43].CLK
clock => pipeline[3][42].CLK
clock => pipeline[3][41].CLK
clock => pipeline[3][40].CLK
clock => pipeline[3][39].CLK
clock => pipeline[3][38].CLK
clock => pipeline[3][37].CLK
clock => pipeline[3][36].CLK
clock => pipeline[3][35].CLK
clock => pipeline[3][34].CLK
clock => pipeline[3][33].CLK
clock => pipeline[3][32].CLK
clock => pipeline[3][31].CLK
clock => pipeline[3][30].CLK
clock => pipeline[3][29].CLK
clock => pipeline[3][28].CLK
clock => pipeline[3][27].CLK
clock => pipeline[3][26].CLK
clock => pipeline[3][25].CLK
clock => pipeline[3][24].CLK
clock => pipeline[3][23].CLK
clock => pipeline[3][22].CLK
clock => pipeline[3][21].CLK
clock => pipeline[3][20].CLK
clock => pipeline[3][19].CLK
clock => pipeline[3][18].CLK
clock => pipeline[3][17].CLK
clock => pipeline[3][16].CLK
clock => pipeline[3][15].CLK
clock => pipeline[3][14].CLK
clock => pipeline[3][13].CLK
clock => pipeline[3][12].CLK
clock => pipeline[3][11].CLK
clock => pipeline[3][10].CLK
clock => pipeline[3][9].CLK
clock => pipeline[3][8].CLK
clock => differentiator[0][47].CLK
clock => differentiator[0][46].CLK
clock => differentiator[0][45].CLK
clock => differentiator[0][44].CLK
clock => differentiator[0][43].CLK
clock => differentiator[0][42].CLK
clock => differentiator[0][41].CLK
clock => differentiator[0][40].CLK
clock => differentiator[0][39].CLK
clock => differentiator[0][38].CLK
clock => differentiator[0][37].CLK
clock => differentiator[0][36].CLK
clock => differentiator[0][35].CLK
clock => differentiator[0][34].CLK
clock => differentiator[0][33].CLK
clock => differentiator[0][32].CLK
clock => differentiator[0][31].CLK
clock => differentiator[0][30].CLK
clock => differentiator[0][29].CLK
clock => differentiator[0][28].CLK
clock => differentiator[0][27].CLK
clock => differentiator[0][26].CLK
clock => differentiator[0][25].CLK
clock => differentiator[0][24].CLK
clock => differentiator[0][23].CLK
clock => differentiator[0][22].CLK
clock => differentiator[0][21].CLK
clock => differentiator[0][20].CLK
clock => differentiator[0][19].CLK
clock => differentiator[0][18].CLK
clock => differentiator[0][17].CLK
clock => differentiator[0][16].CLK
clock => differentiator[0][15].CLK
clock => differentiator[0][14].CLK
clock => differentiator[0][13].CLK
clock => differentiator[0][12].CLK
clock => differentiator[0][11].CLK
clock => differentiator[0][10].CLK
clock => differentiator[0][9].CLK
clock => differentiator[0][8].CLK
clock => differentiator[0][7].CLK
clock => differentiator[0][6].CLK
clock => differentiator[0][5].CLK
clock => differentiator[0][4].CLK
clock => differentiator[0][3].CLK
clock => differentiator[0][2].CLK
clock => differentiator[0][1].CLK
clock => differentiator[0][0].CLK
clock => differentiator[1][47].CLK
clock => differentiator[1][46].CLK
clock => differentiator[1][45].CLK
clock => differentiator[1][44].CLK
clock => differentiator[1][43].CLK
clock => differentiator[1][42].CLK
clock => differentiator[1][41].CLK
clock => differentiator[1][40].CLK
clock => differentiator[1][39].CLK
clock => differentiator[1][38].CLK
clock => differentiator[1][37].CLK
clock => differentiator[1][36].CLK
clock => differentiator[1][35].CLK
clock => differentiator[1][34].CLK
clock => differentiator[1][33].CLK
clock => differentiator[1][32].CLK
clock => differentiator[1][31].CLK
clock => differentiator[1][30].CLK
clock => differentiator[1][29].CLK
clock => differentiator[1][28].CLK
clock => differentiator[1][27].CLK
clock => differentiator[1][26].CLK
clock => differentiator[1][25].CLK
clock => differentiator[1][24].CLK
clock => differentiator[1][23].CLK
clock => differentiator[1][22].CLK
clock => differentiator[1][21].CLK
clock => differentiator[1][20].CLK
clock => differentiator[1][19].CLK
clock => differentiator[1][18].CLK
clock => differentiator[1][17].CLK
clock => differentiator[1][16].CLK
clock => differentiator[1][15].CLK
clock => differentiator[1][14].CLK
clock => differentiator[1][13].CLK
clock => differentiator[1][12].CLK
clock => differentiator[1][11].CLK
clock => differentiator[1][10].CLK
clock => differentiator[1][9].CLK
clock => differentiator[1][8].CLK
clock => differentiator[1][7].CLK
clock => differentiator[1][6].CLK
clock => differentiator[1][5].CLK
clock => differentiator[1][4].CLK
clock => differentiator[1][3].CLK
clock => differentiator[1][2].CLK
clock => differentiator[1][1].CLK
clock => differentiator[1][0].CLK
clock => differentiator[2][47].CLK
clock => differentiator[2][46].CLK
clock => differentiator[2][45].CLK
clock => differentiator[2][44].CLK
clock => differentiator[2][43].CLK
clock => differentiator[2][42].CLK
clock => differentiator[2][41].CLK
clock => differentiator[2][40].CLK
clock => differentiator[2][39].CLK
clock => differentiator[2][38].CLK
clock => differentiator[2][37].CLK
clock => differentiator[2][36].CLK
clock => differentiator[2][35].CLK
clock => differentiator[2][34].CLK
clock => differentiator[2][33].CLK
clock => differentiator[2][32].CLK
clock => differentiator[2][31].CLK
clock => differentiator[2][30].CLK
clock => differentiator[2][29].CLK
clock => differentiator[2][28].CLK
clock => differentiator[2][27].CLK
clock => differentiator[2][26].CLK
clock => differentiator[2][25].CLK
clock => differentiator[2][24].CLK
clock => differentiator[2][23].CLK
clock => differentiator[2][22].CLK
clock => differentiator[2][21].CLK
clock => differentiator[2][20].CLK
clock => differentiator[2][19].CLK
clock => differentiator[2][18].CLK
clock => differentiator[2][17].CLK
clock => differentiator[2][16].CLK
clock => differentiator[2][15].CLK
clock => differentiator[2][14].CLK
clock => differentiator[2][13].CLK
clock => differentiator[2][12].CLK
clock => differentiator[2][11].CLK
clock => differentiator[2][10].CLK
clock => differentiator[2][9].CLK
clock => differentiator[2][8].CLK
clock => differentiator[2][7].CLK
clock => differentiator[2][6].CLK
clock => differentiator[2][5].CLK
clock => differentiator[2][4].CLK
clock => differentiator[2][3].CLK
clock => differentiator[2][2].CLK
clock => differentiator[2][1].CLK
clock => differentiator[2][0].CLK
clock => differentiator[3][47].CLK
clock => differentiator[3][46].CLK
clock => differentiator[3][45].CLK
clock => differentiator[3][44].CLK
clock => differentiator[3][43].CLK
clock => differentiator[3][42].CLK
clock => differentiator[3][41].CLK
clock => differentiator[3][40].CLK
clock => differentiator[3][39].CLK
clock => differentiator[3][38].CLK
clock => differentiator[3][37].CLK
clock => differentiator[3][36].CLK
clock => differentiator[3][35].CLK
clock => differentiator[3][34].CLK
clock => differentiator[3][33].CLK
clock => differentiator[3][32].CLK
clock => differentiator[3][31].CLK
clock => differentiator[3][30].CLK
clock => differentiator[3][29].CLK
clock => differentiator[3][28].CLK
clock => differentiator[3][27].CLK
clock => differentiator[3][26].CLK
clock => differentiator[3][25].CLK
clock => differentiator[3][24].CLK
clock => differentiator[3][23].CLK
clock => differentiator[3][22].CLK
clock => differentiator[3][21].CLK
clock => differentiator[3][20].CLK
clock => differentiator[3][19].CLK
clock => differentiator[3][18].CLK
clock => differentiator[3][17].CLK
clock => differentiator[3][16].CLK
clock => differentiator[3][15].CLK
clock => differentiator[3][14].CLK
clock => differentiator[3][13].CLK
clock => differentiator[3][12].CLK
clock => differentiator[3][11].CLK
clock => differentiator[3][10].CLK
clock => differentiator[3][9].CLK
clock => differentiator[3][8].CLK
clock => differentiator[3][7].CLK
clock => differentiator[3][6].CLK
clock => differentiator[3][5].CLK
clock => differentiator[3][4].CLK
clock => differentiator[3][3].CLK
clock => differentiator[3][2].CLK
clock => differentiator[3][1].CLK
clock => differentiator[3][0].CLK
clock => counter[7].CLK
clock => counter[6].CLK
clock => counter[5].CLK
clock => counter[4].CLK
clock => counter[3].CLK
clock => counter[2].CLK
clock => counter[1].CLK
clock => counter[0].CLK
reset => integrator~192.OUTPUTSELECT
reset => integrator~193.OUTPUTSELECT
reset => integrator~194.OUTPUTSELECT
reset => integrator~195.OUTPUTSELECT
reset => integrator~196.OUTPUTSELECT
reset => integrator~197.OUTPUTSELECT
reset => integrator~198.OUTPUTSELECT
reset => integrator~199.OUTPUTSELECT
reset => integrator~200.OUTPUTSELECT
reset => integrator~201.OUTPUTSELECT
reset => integrator~202.OUTPUTSELECT
reset => integrator~203.OUTPUTSELECT
reset => integrator~204.OUTPUTSELECT
reset => integrator~205.OUTPUTSELECT
reset => integrator~206.OUTPUTSELECT
reset => integrator~207.OUTPUTSELECT
reset => integrator~208.OUTPUTSELECT
reset => integrator~209.OUTPUTSELECT
reset => integrator~210.OUTPUTSELECT
reset => integrator~211.OUTPUTSELECT
reset => integrator~212.OUTPUTSELECT
reset => integrator~213.OUTPUTSELECT
reset => integrator~214.OUTPUTSELECT
reset => integrator~215.OUTPUTSELECT
reset => integrator~216.OUTPUTSELECT
reset => integrator~217.OUTPUTSELECT
reset => integrator~218.OUTPUTSELECT
reset => integrator~219.OUTPUTSELECT
reset => integrator~220.OUTPUTSELECT
reset => integrator~221.OUTPUTSELECT
reset => integrator~222.OUTPUTSELECT
reset => integrator~223.OUTPUTSELECT
reset => integrator~224.OUTPUTSELECT
reset => integrator~225.OUTPUTSELECT
reset => integrator~226.OUTPUTSELECT
reset => integrator~227.OUTPUTSELECT
reset => integrator~228.OUTPUTSELECT
reset => integrator~229.OUTPUTSELECT
reset => integrator~230.OUTPUTSELECT
reset => integrator~231.OUTPUTSELECT
reset => integrator~232.OUTPUTSELECT
reset => integrator~233.OUTPUTSELECT
reset => integrator~234.OUTPUTSELECT
reset => integrator~235.OUTPUTSELECT
reset => integrator~236.OUTPUTSELECT
reset => integrator~237.OUTPUTSELECT
reset => integrator~238.OUTPUTSELECT
reset => integrator~239.OUTPUTSELECT
reset => integrator~240.OUTPUTSELECT
reset => integrator~241.OUTPUTSELECT
reset => integrator~242.OUTPUTSELECT
reset => integrator~243.OUTPUTSELECT
reset => integrator~244.OUTPUTSELECT
reset => integrator~245.OUTPUTSELECT
reset => integrator~246.OUTPUTSELECT
reset => integrator~247.OUTPUTSELECT
reset => integrator~248.OUTPUTSELECT
reset => integrator~249.OUTPUTSELECT
reset => integrator~250.OUTPUTSELECT
reset => integrator~251.OUTPUTSELECT
reset => integrator~252.OUTPUTSELECT
reset => integrator~253.OUTPUTSELECT
reset => integrator~254.OUTPUTSELECT
reset => integrator~255.OUTPUTSELECT
reset => integrator~256.OUTPUTSELECT
reset => integrator~257.OUTPUTSELECT
reset => integrator~258.OUTPUTSELECT
reset => integrator~259.OUTPUTSELECT
reset => integrator~260.OUTPUTSELECT
reset => integrator~261.OUTPUTSELECT
reset => integrator~262.OUTPUTSELECT
reset => integrator~263.OUTPUTSELECT
reset => integrator~264.OUTPUTSELECT
reset => integrator~265.OUTPUTSELECT
reset => integrator~266.OUTPUTSELECT
reset => integrator~267.OUTPUTSELECT
reset => integrator~268.OUTPUTSELECT
reset => integrator~269.OUTPUTSELECT
reset => integrator~270.OUTPUTSELECT
reset => integrator~271.OUTPUTSELECT
reset => integrator~272.OUTPUTSELECT
reset => integrator~273.OUTPUTSELECT
reset => integrator~274.OUTPUTSELECT
reset => integrator~275.OUTPUTSELECT
reset => integrator~276.OUTPUTSELECT
reset => integrator~277.OUTPUTSELECT
reset => integrator~278.OUTPUTSELECT
reset => integrator~279.OUTPUTSELECT
reset => integrator~280.OUTPUTSELECT
reset => integrator~281.OUTPUTSELECT
reset => integrator~282.OUTPUTSELECT
reset => integrator~283.OUTPUTSELECT
reset => integrator~284.OUTPUTSELECT
reset => integrator~285.OUTPUTSELECT
reset => integrator~286.OUTPUTSELECT
reset => integrator~287.OUTPUTSELECT
reset => integrator~288.OUTPUTSELECT
reset => integrator~289.OUTPUTSELECT
reset => integrator~290.OUTPUTSELECT
reset => integrator~291.OUTPUTSELECT
reset => integrator~292.OUTPUTSELECT
reset => integrator~293.OUTPUTSELECT
reset => integrator~294.OUTPUTSELECT
reset => integrator~295.OUTPUTSELECT
reset => integrator~296.OUTPUTSELECT
reset => integrator~297.OUTPUTSELECT
reset => integrator~298.OUTPUTSELECT
reset => integrator~299.OUTPUTSELECT
reset => integrator~300.OUTPUTSELECT
reset => integrator~301.OUTPUTSELECT
reset => integrator~302.OUTPUTSELECT
reset => integrator~303.OUTPUTSELECT
reset => integrator~304.OUTPUTSELECT
reset => integrator~305.OUTPUTSELECT
reset => integrator~306.OUTPUTSELECT
reset => integrator~307.OUTPUTSELECT
reset => integrator~308.OUTPUTSELECT
reset => integrator~309.OUTPUTSELECT
reset => integrator~310.OUTPUTSELECT
reset => integrator~311.OUTPUTSELECT
reset => integrator~312.OUTPUTSELECT
reset => integrator~313.OUTPUTSELECT
reset => integrator~314.OUTPUTSELECT
reset => integrator~315.OUTPUTSELECT
reset => integrator~316.OUTPUTSELECT
reset => integrator~317.OUTPUTSELECT
reset => integrator~318.OUTPUTSELECT
reset => integrator~319.OUTPUTSELECT
reset => integrator~320.OUTPUTSELECT
reset => integrator~321.OUTPUTSELECT
reset => integrator~322.OUTPUTSELECT
reset => integrator~323.OUTPUTSELECT
reset => integrator~324.OUTPUTSELECT
reset => integrator~325.OUTPUTSELECT
reset => integrator~326.OUTPUTSELECT
reset => integrator~327.OUTPUTSELECT
reset => integrator~328.OUTPUTSELECT
reset => integrator~329.OUTPUTSELECT
reset => integrator~330.OUTPUTSELECT
reset => integrator~331.OUTPUTSELECT
reset => integrator~332.OUTPUTSELECT
reset => integrator~333.OUTPUTSELECT
reset => integrator~334.OUTPUTSELECT
reset => integrator~335.OUTPUTSELECT
reset => integrator~336.OUTPUTSELECT
reset => integrator~337.OUTPUTSELECT
reset => integrator~338.OUTPUTSELECT
reset => integrator~339.OUTPUTSELECT
reset => integrator~340.OUTPUTSELECT
reset => integrator~341.OUTPUTSELECT
reset => integrator~342.OUTPUTSELECT
reset => integrator~343.OUTPUTSELECT
reset => integrator~344.OUTPUTSELECT
reset => integrator~345.OUTPUTSELECT
reset => integrator~346.OUTPUTSELECT
reset => integrator~347.OUTPUTSELECT
reset => integrator~348.OUTPUTSELECT
reset => integrator~349.OUTPUTSELECT
reset => integrator~350.OUTPUTSELECT
reset => integrator~351.OUTPUTSELECT
reset => integrator~352.OUTPUTSELECT
reset => integrator~353.OUTPUTSELECT
reset => integrator~354.OUTPUTSELECT
reset => integrator~355.OUTPUTSELECT
reset => integrator~356.OUTPUTSELECT
reset => integrator~357.OUTPUTSELECT
reset => integrator~358.OUTPUTSELECT
reset => integrator~359.OUTPUTSELECT
reset => integrator~360.OUTPUTSELECT
reset => integrator~361.OUTPUTSELECT
reset => integrator~362.OUTPUTSELECT
reset => integrator~363.OUTPUTSELECT
reset => integrator~364.OUTPUTSELECT
reset => integrator~365.OUTPUTSELECT
reset => integrator~366.OUTPUTSELECT
reset => integrator~367.OUTPUTSELECT
reset => integrator~368.OUTPUTSELECT
reset => integrator~369.OUTPUTSELECT
reset => integrator~370.OUTPUTSELECT
reset => integrator~371.OUTPUTSELECT
reset => integrator~372.OUTPUTSELECT
reset => integrator~373.OUTPUTSELECT
reset => integrator~374.OUTPUTSELECT
reset => integrator~375.OUTPUTSELECT
reset => integrator~376.OUTPUTSELECT
reset => integrator~377.OUTPUTSELECT
reset => integrator~378.OUTPUTSELECT
reset => integrator~379.OUTPUTSELECT
reset => integrator~380.OUTPUTSELECT
reset => integrator~381.OUTPUTSELECT
reset => integrator~382.OUTPUTSELECT
reset => integrator~383.OUTPUTSELECT
reset => sampler~48.OUTPUTSELECT
reset => sampler~49.OUTPUTSELECT
reset => sampler~50.OUTPUTSELECT
reset => sampler~51.OUTPUTSELECT
reset => sampler~52.OUTPUTSELECT
reset => sampler~53.OUTPUTSELECT
reset => sampler~54.OUTPUTSELECT
reset => sampler~55.OUTPUTSELECT
reset => sampler~56.OUTPUTSELECT
reset => sampler~57.OUTPUTSELECT
reset => sampler~58.OUTPUTSELECT
reset => sampler~59.OUTPUTSELECT
reset => sampler~60.OUTPUTSELECT
reset => sampler~61.OUTPUTSELECT
reset => sampler~62.OUTPUTSELECT
reset => sampler~63.OUTPUTSELECT
reset => sampler~64.OUTPUTSELECT
reset => sampler~65.OUTPUTSELECT
reset => sampler~66.OUTPUTSELECT
reset => sampler~67.OUTPUTSELECT
reset => sampler~68.OUTPUTSELECT
reset => sampler~69.OUTPUTSELECT
reset => sampler~70.OUTPUTSELECT
reset => sampler~71.OUTPUTSELECT
reset => sampler~72.OUTPUTSELECT
reset => sampler~73.OUTPUTSELECT
reset => sampler~74.OUTPUTSELECT
reset => sampler~75.OUTPUTSELECT
reset => sampler~76.OUTPUTSELECT
reset => sampler~77.OUTPUTSELECT
reset => sampler~78.OUTPUTSELECT
reset => sampler~79.OUTPUTSELECT
reset => sampler~80.OUTPUTSELECT
reset => sampler~81.OUTPUTSELECT
reset => sampler~82.OUTPUTSELECT
reset => sampler~83.OUTPUTSELECT
reset => sampler~84.OUTPUTSELECT
reset => sampler~85.OUTPUTSELECT
reset => sampler~86.OUTPUTSELECT
reset => sampler~87.OUTPUTSELECT
reset => sampler~88.OUTPUTSELECT
reset => sampler~89.OUTPUTSELECT
reset => sampler~90.OUTPUTSELECT
reset => sampler~91.OUTPUTSELECT
reset => sampler~92.OUTPUTSELECT
reset => sampler~93.OUTPUTSELECT
reset => sampler~94.OUTPUTSELECT
reset => sampler~95.OUTPUTSELECT
reset => pipeline~180.OUTPUTSELECT
reset => pipeline~181.OUTPUTSELECT
reset => pipeline~182.OUTPUTSELECT
reset => pipeline~183.OUTPUTSELECT
reset => pipeline~184.OUTPUTSELECT
reset => pipeline~185.OUTPUTSELECT
reset => pipeline~186.OUTPUTSELECT
reset => pipeline~187.OUTPUTSELECT
reset => pipeline~188.OUTPUTSELECT
reset => pipeline~189.OUTPUTSELECT
reset => pipeline~190.OUTPUTSELECT
reset => pipeline~191.OUTPUTSELECT
reset => pipeline~192.OUTPUTSELECT
reset => pipeline~193.OUTPUTSELECT
reset => pipeline~194.OUTPUTSELECT
reset => pipeline~195.OUTPUTSELECT
reset => pipeline~196.OUTPUTSELECT
reset => pipeline~197.OUTPUTSELECT
reset => pipeline~198.OUTPUTSELECT
reset => pipeline~199.OUTPUTSELECT
reset => pipeline~200.OUTPUTSELECT
reset => pipeline~201.OUTPUTSELECT
reset => pipeline~202.OUTPUTSELECT
reset => pipeline~203.OUTPUTSELECT
reset => pipeline~204.OUTPUTSELECT
reset => pipeline~205.OUTPUTSELECT
reset => pipeline~206.OUTPUTSELECT
reset => pipeline~207.OUTPUTSELECT
reset => pipeline~208.OUTPUTSELECT
reset => pipeline~209.OUTPUTSELECT
reset => pipeline~210.OUTPUTSELECT
reset => pipeline~211.OUTPUTSELECT
reset => pipeline~212.OUTPUTSELECT
reset => pipeline~213.OUTPUTSELECT
reset => pipeline~214.OUTPUTSELECT
reset => pipeline~215.OUTPUTSELECT
reset => pipeline~216.OUTPUTSELECT
reset => pipeline~217.OUTPUTSELECT
reset => pipeline~218.OUTPUTSELECT
reset => pipeline~219.OUTPUTSELECT
reset => pipeline~220.OUTPUTSELECT
reset => pipeline~221.OUTPUTSELECT
reset => pipeline~222.OUTPUTSELECT
reset => pipeline~223.OUTPUTSELECT
reset => pipeline~224.OUTPUTSELECT
reset => pipeline~225.OUTPUTSELECT
reset => pipeline~226.OUTPUTSELECT
reset => pipeline~227.OUTPUTSELECT
reset => pipeline~228.OUTPUTSELECT
reset => pipeline~229.OUTPUTSELECT
reset => pipeline~230.OUTPUTSELECT
reset => pipeline~231.OUTPUTSELECT
reset => pipeline~232.OUTPUTSELECT
reset => pipeline~233.OUTPUTSELECT
reset => pipeline~234.OUTPUTSELECT
reset => pipeline~235.OUTPUTSELECT
reset => pipeline~236.OUTPUTSELECT
reset => pipeline~237.OUTPUTSELECT
reset => pipeline~238.OUTPUTSELECT
reset => pipeline~239.OUTPUTSELECT
reset => pipeline~240.OUTPUTSELECT
reset => pipeline~241.OUTPUTSELECT
reset => pipeline~242.OUTPUTSELECT
reset => pipeline~243.OUTPUTSELECT
reset => pipeline~244.OUTPUTSELECT
reset => pipeline~245.OUTPUTSELECT
reset => pipeline~246.OUTPUTSELECT
reset => pipeline~247.OUTPUTSELECT
reset => pipeline~248.OUTPUTSELECT
reset => pipeline~249.OUTPUTSELECT
reset => pipeline~250.OUTPUTSELECT
reset => pipeline~251.OUTPUTSELECT
reset => pipeline~252.OUTPUTSELECT
reset => pipeline~253.OUTPUTSELECT
reset => pipeline~254.OUTPUTSELECT
reset => pipeline~255.OUTPUTSELECT
reset => pipeline~256.OUTPUTSELECT
reset => pipeline~257.OUTPUTSELECT
reset => pipeline~258.OUTPUTSELECT
reset => pipeline~259.OUTPUTSELECT
reset => pipeline~260.OUTPUTSELECT
reset => pipeline~261.OUTPUTSELECT
reset => pipeline~262.OUTPUTSELECT
reset => pipeline~263.OUTPUTSELECT
reset => pipeline~264.OUTPUTSELECT
reset => pipeline~265.OUTPUTSELECT
reset => pipeline~266.OUTPUTSELECT
reset => pipeline~267.OUTPUTSELECT
reset => pipeline~268.OUTPUTSELECT
reset => pipeline~269.OUTPUTSELECT
reset => pipeline~270.OUTPUTSELECT
reset => pipeline~271.OUTPUTSELECT
reset => pipeline~272.OUTPUTSELECT
reset => pipeline~273.OUTPUTSELECT
reset => pipeline~274.OUTPUTSELECT
reset => pipeline~275.OUTPUTSELECT
reset => pipeline~276.OUTPUTSELECT
reset => pipeline~277.OUTPUTSELECT
reset => pipeline~278.OUTPUTSELECT
reset => pipeline~279.OUTPUTSELECT
reset => pipeline~280.OUTPUTSELECT
reset => pipeline~281.OUTPUTSELECT
reset => pipeline~282.OUTPUTSELECT
reset => pipeline~283.OUTPUTSELECT
reset => pipeline~284.OUTPUTSELECT
reset => pipeline~285.OUTPUTSELECT
reset => pipeline~286.OUTPUTSELECT
reset => pipeline~287.OUTPUTSELECT
reset => pipeline~288.OUTPUTSELECT
reset => pipeline~289.OUTPUTSELECT
reset => pipeline~290.OUTPUTSELECT
reset => pipeline~291.OUTPUTSELECT
reset => pipeline~292.OUTPUTSELECT
reset => pipeline~293.OUTPUTSELECT
reset => pipeline~294.OUTPUTSELECT
reset => pipeline~295.OUTPUTSELECT
reset => pipeline~296.OUTPUTSELECT
reset => pipeline~297.OUTPUTSELECT
reset => pipeline~298.OUTPUTSELECT
reset => pipeline~299.OUTPUTSELECT
reset => pipeline~300.OUTPUTSELECT
reset => pipeline~301.OUTPUTSELECT
reset => pipeline~302.OUTPUTSELECT
reset => pipeline~303.OUTPUTSELECT
reset => pipeline~304.OUTPUTSELECT
reset => pipeline~305.OUTPUTSELECT
reset => pipeline~306.OUTPUTSELECT
reset => pipeline~307.OUTPUTSELECT
reset => pipeline~308.OUTPUTSELECT
reset => pipeline~309.OUTPUTSELECT
reset => pipeline~310.OUTPUTSELECT
reset => pipeline~311.OUTPUTSELECT
reset => pipeline~312.OUTPUTSELECT
reset => pipeline~313.OUTPUTSELECT
reset => pipeline~314.OUTPUTSELECT
reset => pipeline~315.OUTPUTSELECT
reset => pipeline~316.OUTPUTSELECT
reset => pipeline~317.OUTPUTSELECT
reset => pipeline~318.OUTPUTSELECT
reset => pipeline~319.OUTPUTSELECT
reset => pipeline~320.OUTPUTSELECT
reset => pipeline~321.OUTPUTSELECT
reset => pipeline~322.OUTPUTSELECT
reset => pipeline~323.OUTPUTSELECT
reset => pipeline~324.OUTPUTSELECT
reset => pipeline~325.OUTPUTSELECT
reset => pipeline~326.OUTPUTSELECT
reset => pipeline~327.OUTPUTSELECT
reset => pipeline~328.OUTPUTSELECT
reset => pipeline~329.OUTPUTSELECT
reset => pipeline~330.OUTPUTSELECT
reset => pipeline~331.OUTPUTSELECT
reset => pipeline~332.OUTPUTSELECT
reset => pipeline~333.OUTPUTSELECT
reset => pipeline~334.OUTPUTSELECT
reset => pipeline~335.OUTPUTSELECT
reset => pipeline~336.OUTPUTSELECT
reset => pipeline~337.OUTPUTSELECT
reset => pipeline~338.OUTPUTSELECT
reset => pipeline~339.OUTPUTSELECT
reset => pipeline~340.OUTPUTSELECT
reset => pipeline~341.OUTPUTSELECT
reset => pipeline~342.OUTPUTSELECT
reset => pipeline~343.OUTPUTSELECT
reset => pipeline~344.OUTPUTSELECT
reset => pipeline~345.OUTPUTSELECT
reset => pipeline~346.OUTPUTSELECT
reset => pipeline~347.OUTPUTSELECT
reset => pipeline~348.OUTPUTSELECT
reset => pipeline~349.OUTPUTSELECT
reset => pipeline~350.OUTPUTSELECT
reset => pipeline~351.OUTPUTSELECT
reset => pipeline~352.OUTPUTSELECT
reset => pipeline~353.OUTPUTSELECT
reset => pipeline~354.OUTPUTSELECT
reset => pipeline~355.OUTPUTSELECT
reset => pipeline~356.OUTPUTSELECT
reset => pipeline~357.OUTPUTSELECT
reset => pipeline~358.OUTPUTSELECT
reset => pipeline~359.OUTPUTSELECT
reset => differentiator~192.OUTPUTSELECT
reset => differentiator~193.OUTPUTSELECT
reset => differentiator~194.OUTPUTSELECT
reset => differentiator~195.OUTPUTSELECT
reset => differentiator~196.OUTPUTSELECT
reset => differentiator~197.OUTPUTSELECT
reset => differentiator~198.OUTPUTSELECT
reset => differentiator~199.OUTPUTSELECT
reset => differentiator~200.OUTPUTSELECT
reset => differentiator~201.OUTPUTSELECT
reset => differentiator~202.OUTPUTSELECT
reset => differentiator~203.OUTPUTSELECT
reset => differentiator~204.OUTPUTSELECT
reset => differentiator~205.OUTPUTSELECT
reset => differentiator~206.OUTPUTSELECT
reset => differentiator~207.OUTPUTSELECT
reset => differentiator~208.OUTPUTSELECT
reset => differentiator~209.OUTPUTSELECT
reset => differentiator~210.OUTPUTSELECT
reset => differentiator~211.OUTPUTSELECT
reset => differentiator~212.OUTPUTSELECT
reset => differentiator~213.OUTPUTSELECT
reset => differentiator~214.OUTPUTSELECT
reset => differentiator~215.OUTPUTSELECT
reset => differentiator~216.OUTPUTSELECT
reset => differentiator~217.OUTPUTSELECT
reset => differentiator~218.OUTPUTSELECT
reset => differentiator~219.OUTPUTSELECT
reset => differentiator~220.OUTPUTSELECT
reset => differentiator~221.OUTPUTSELECT
reset => differentiator~222.OUTPUTSELECT
reset => differentiator~223.OUTPUTSELECT
reset => differentiator~224.OUTPUTSELECT
reset => differentiator~225.OUTPUTSELECT
reset => differentiator~226.OUTPUTSELECT
reset => differentiator~227.OUTPUTSELECT
reset => differentiator~228.OUTPUTSELECT
reset => differentiator~229.OUTPUTSELECT
reset => differentiator~230.OUTPUTSELECT
reset => differentiator~231.OUTPUTSELECT
reset => differentiator~232.OUTPUTSELECT
reset => differentiator~233.OUTPUTSELECT
reset => differentiator~234.OUTPUTSELECT
reset => differentiator~235.OUTPUTSELECT
reset => differentiator~236.OUTPUTSELECT
reset => differentiator~237.OUTPUTSELECT
reset => differentiator~238.OUTPUTSELECT
reset => differentiator~239.OUTPUTSELECT
reset => differentiator~240.OUTPUTSELECT
reset => differentiator~241.OUTPUTSELECT
reset => differentiator~242.OUTPUTSELECT
reset => differentiator~243.OUTPUTSELECT
reset => differentiator~244.OUTPUTSELECT
reset => differentiator~245.OUTPUTSELECT
reset => differentiator~246.OUTPUTSELECT
reset => differentiator~247.OUTPUTSELECT
reset => differentiator~248.OUTPUTSELECT
reset => differentiator~249.OUTPUTSELECT
reset => differentiator~250.OUTPUTSELECT
reset => differentiator~251.OUTPUTSELECT
reset => differentiator~252.OUTPUTSELECT
reset => differentiator~253.OUTPUTSELECT
reset => differentiator~254.OUTPUTSELECT
reset => differentiator~255.OUTPUTSELECT
reset => differentiator~256.OUTPUTSELECT
reset => differentiator~257.OUTPUTSELECT
reset => differentiator~258.OUTPUTSELECT
reset => differentiator~259.OUTPUTSELECT
reset => differentiator~260.OUTPUTSELECT
reset => differentiator~261.OUTPUTSELECT
reset => differentiator~262.OUTPUTSELECT
reset => differentiator~263.OUTPUTSELECT
reset => differentiator~264.OUTPUTSELECT
reset => differentiator~265.OUTPUTSELECT
reset => differentiator~266.OUTPUTSELECT
reset => differentiator~267.OUTPUTSELECT
reset => differentiator~268.OUTPUTSELECT
reset => differentiator~269.OUTPUTSELECT
reset => differentiator~270.OUTPUTSELECT
reset => differentiator~271.OUTPUTSELECT
reset => differentiator~272.OUTPUTSELECT
reset => differentiator~273.OUTPUTSELECT
reset => differentiator~274.OUTPUTSELECT
reset => differentiator~275.OUTPUTSELECT
reset => differentiator~276.OUTPUTSELECT
reset => differentiator~277.OUTPUTSELECT
reset => differentiator~278.OUTPUTSELECT
reset => differentiator~279.OUTPUTSELECT
reset => differentiator~280.OUTPUTSELECT
reset => differentiator~281.OUTPUTSELECT
reset => differentiator~282.OUTPUTSELECT
reset => differentiator~283.OUTPUTSELECT
reset => differentiator~284.OUTPUTSELECT
reset => differentiator~285.OUTPUTSELECT
reset => differentiator~286.OUTPUTSELECT
reset => differentiator~287.OUTPUTSELECT
reset => differentiator~288.OUTPUTSELECT
reset => differentiator~289.OUTPUTSELECT
reset => differentiator~290.OUTPUTSELECT
reset => differentiator~291.OUTPUTSELECT
reset => differentiator~292.OUTPUTSELECT
reset => differentiator~293.OUTPUTSELECT
reset => differentiator~294.OUTPUTSELECT
reset => differentiator~295.OUTPUTSELECT
reset => differentiator~296.OUTPUTSELECT
reset => differentiator~297.OUTPUTSELECT
reset => differentiator~298.OUTPUTSELECT
reset => differentiator~299.OUTPUTSELECT
reset => differentiator~300.OUTPUTSELECT
reset => differentiator~301.OUTPUTSELECT
reset => differentiator~302.OUTPUTSELECT
reset => differentiator~303.OUTPUTSELECT
reset => differentiator~304.OUTPUTSELECT
reset => differentiator~305.OUTPUTSELECT
reset => differentiator~306.OUTPUTSELECT
reset => differentiator~307.OUTPUTSELECT
reset => differentiator~308.OUTPUTSELECT
reset => differentiator~309.OUTPUTSELECT
reset => differentiator~310.OUTPUTSELECT
reset => differentiator~311.OUTPUTSELECT
reset => differentiator~312.OUTPUTSELECT
reset => differentiator~313.OUTPUTSELECT
reset => differentiator~314.OUTPUTSELECT
reset => differentiator~315.OUTPUTSELECT
reset => differentiator~316.OUTPUTSELECT
reset => differentiator~317.OUTPUTSELECT
reset => differentiator~318.OUTPUTSELECT
reset => differentiator~319.OUTPUTSELECT
reset => differentiator~320.OUTPUTSELECT
reset => differentiator~321.OUTPUTSELECT
reset => differentiator~322.OUTPUTSELECT
reset => differentiator~323.OUTPUTSELECT
reset => differentiator~324.OUTPUTSELECT
reset => differentiator~325.OUTPUTSELECT
reset => differentiator~326.OUTPUTSELECT
reset => differentiator~327.OUTPUTSELECT
reset => differentiator~328.OUTPUTSELECT
reset => differentiator~329.OUTPUTSELECT
reset => differentiator~330.OUTPUTSELECT
reset => differentiator~331.OUTPUTSELECT
reset => differentiator~332.OUTPUTSELECT
reset => differentiator~333.OUTPUTSELECT
reset => differentiator~334.OUTPUTSELECT
reset => differentiator~335.OUTPUTSELECT
reset => differentiator~336.OUTPUTSELECT
reset => differentiator~337.OUTPUTSELECT
reset => differentiator~338.OUTPUTSELECT
reset => differentiator~339.OUTPUTSELECT
reset => differentiator~340.OUTPUTSELECT
reset => differentiator~341.OUTPUTSELECT
reset => differentiator~342.OUTPUTSELECT
reset => differentiator~343.OUTPUTSELECT
reset => differentiator~344.OUTPUTSELECT
reset => differentiator~345.OUTPUTSELECT
reset => differentiator~346.OUTPUTSELECT
reset => differentiator~347.OUTPUTSELECT
reset => differentiator~348.OUTPUTSELECT
reset => differentiator~349.OUTPUTSELECT
reset => differentiator~350.OUTPUTSELECT
reset => differentiator~351.OUTPUTSELECT
reset => differentiator~352.OUTPUTSELECT
reset => differentiator~353.OUTPUTSELECT
reset => differentiator~354.OUTPUTSELECT
reset => differentiator~355.OUTPUTSELECT
reset => differentiator~356.OUTPUTSELECT
reset => differentiator~357.OUTPUTSELECT
reset => differentiator~358.OUTPUTSELECT
reset => differentiator~359.OUTPUTSELECT
reset => differentiator~360.OUTPUTSELECT
reset => differentiator~361.OUTPUTSELECT
reset => differentiator~362.OUTPUTSELECT
reset => differentiator~363.OUTPUTSELECT
reset => differentiator~364.OUTPUTSELECT
reset => differentiator~365.OUTPUTSELECT
reset => differentiator~366.OUTPUTSELECT
reset => differentiator~367.OUTPUTSELECT
reset => differentiator~368.OUTPUTSELECT
reset => differentiator~369.OUTPUTSELECT
reset => differentiator~370.OUTPUTSELECT
reset => differentiator~371.OUTPUTSELECT
reset => differentiator~372.OUTPUTSELECT
reset => differentiator~373.OUTPUTSELECT
reset => differentiator~374.OUTPUTSELECT
reset => differentiator~375.OUTPUTSELECT
reset => differentiator~376.OUTPUTSELECT
reset => differentiator~377.OUTPUTSELECT
reset => differentiator~378.OUTPUTSELECT
reset => differentiator~379.OUTPUTSELECT
reset => differentiator~380.OUTPUTSELECT
reset => differentiator~381.OUTPUTSELECT
reset => differentiator~382.OUTPUTSELECT
reset => differentiator~383.OUTPUTSELECT
reset => always3~0.IN1
enable => always0~0.IN0
enable => always1~0.IN0
enable => strobe_out~0.IN0
enable => always3~0.IN0
rate[0] => counter~7.DATAB
rate[1] => log_ceil~0.DATAA
rate[1] => counter~6.DATAB
rate[1] => log_ceil~1.DATAA
rate[2] => log_ceil~0.OUTPUTSELECT
rate[2] => log_ceil~1.OUTPUTSELECT
rate[2] => counter~5.DATAB
rate[3] => log_ceil~4.DATAA
rate[3] => log_ceil~2.OUTPUTSELECT
rate[3] => log_ceil~3.OUTPUTSELECT
rate[3] => counter~4.DATAB
rate[4] => log_ceil~4.OUTPUTSELECT
rate[4] => log_ceil~5.OUTPUTSELECT
rate[4] => log_ceil~6.OUTPUTSELECT
rate[4] => counter~3.DATAB
rate[5] => log_ceil~7.OUTPUTSELECT
rate[5] => log_ceil~8.OUTPUTSELECT
rate[5] => log_ceil~9.OUTPUTSELECT
rate[5] => counter~2.DATAB
rate[6] => shift[2].OUTPUTSELECT
rate[6] => shift[1].OUTPUTSELECT
rate[6] => shift[0].OUTPUTSELECT
rate[6] => counter~1.DATAB
rate[7] => counter~0.DATAB
strobe_in => always0~0.IN1
strobe_in => strobe_out~1.IN0
strobe_in => counter~8.OUTPUTSELECT
strobe_in => counter~9.OUTPUTSELECT
strobe_in => counter~10.OUTPUTSELECT
strobe_in => counter~11.OUTPUTSELECT
strobe_in => counter~12.OUTPUTSELECT
strobe_in => counter~13.OUTPUTSELECT
strobe_in => counter~14.OUTPUTSELECT
strobe_in => counter~15.OUTPUTSELECT
strobe_out <= strobe_out~1.DB_MAX_OUTPUT_PORT_TYPE
signal_in[0] => signal_in[0]~15.IN1
signal_in[1] => signal_in[1]~14.IN1
signal_in[2] => signal_in[2]~13.IN1
signal_in[3] => signal_in[3]~12.IN1
signal_in[4] => signal_in[4]~11.IN1
signal_in[5] => signal_in[5]~10.IN1
signal_in[6] => signal_in[6]~9.IN1
signal_in[7] => signal_in[7]~8.IN1
signal_in[8] => signal_in[8]~7.IN1
signal_in[9] => signal_in[9]~6.IN1
signal_in[10] => signal_in[10]~5.IN1
signal_in[11] => signal_in[11]~4.IN1
signal_in[12] => signal_in[12]~3.IN1
signal_in[13] => signal_in[13]~2.IN1
signal_in[14] => signal_in[14]~1.IN1
signal_in[15] => signal_in[15]~0.IN1
signal_out[0] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
signal_out[1] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
signal_out[2] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
signal_out[3] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
signal_out[4] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
signal_out[5] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
signal_out[6] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
signal_out[7] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
signal_out[8] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
signal_out[9] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
signal_out[10] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
signal_out[11] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
signal_out[12] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
signal_out[13] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
signal_out[14] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
signal_out[15] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|cic_decim:cic_i|sign_extend:ext_input
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[15] => out[47].DATAIN
in[15] => out[46].DATAIN
in[15] => out[45].DATAIN
in[15] => out[44].DATAIN
in[15] => out[43].DATAIN
in[15] => out[42].DATAIN
in[15] => out[41].DATAIN
in[15] => out[40].DATAIN
in[15] => out[39].DATAIN
in[15] => out[38].DATAIN
in[15] => out[37].DATAIN
in[15] => out[36].DATAIN
in[15] => out[35].DATAIN
in[15] => out[34].DATAIN
in[15] => out[33].DATAIN
in[15] => out[32].DATAIN
in[15] => out[31].DATAIN
in[15] => out[30].DATAIN
in[15] => out[29].DATAIN
in[15] => out[28].DATAIN
in[15] => out[27].DATAIN
in[15] => out[26].DATAIN
in[15] => out[25].DATAIN
in[15] => out[24].DATAIN
in[15] => out[23].DATAIN
in[15] => out[22].DATAIN
in[15] => out[21].DATAIN
in[15] => out[20].DATAIN
in[15] => out[19].DATAIN
in[15] => out[18].DATAIN
in[15] => out[17].DATAIN
in[15] => out[16].DATAIN
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[32] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[33] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[34] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[35] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[36] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[37] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[38] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[39] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[40] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[41] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[42] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[43] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[44] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[45] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[46] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[47] <= in[15].DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|cic_decim:cic_q
clock => integrator[0][47].CLK
clock => integrator[0][46].CLK
clock => integrator[0][45].CLK
clock => integrator[0][44].CLK
clock => integrator[0][43].CLK
clock => integrator[0][42].CLK
clock => integrator[0][41].CLK
clock => integrator[0][40].CLK
clock => integrator[0][39].CLK
clock => integrator[0][38].CLK
clock => integrator[0][37].CLK
clock => integrator[0][36].CLK
clock => integrator[0][35].CLK
clock => integrator[0][34].CLK
clock => integrator[0][33].CLK
clock => integrator[0][32].CLK
clock => integrator[0][31].CLK
clock => integrator[0][30].CLK
clock => integrator[0][29].CLK
clock => integrator[0][28].CLK
clock => integrator[0][27].CLK
clock => integrator[0][26].CLK
clock => integrator[0][25].CLK
clock => integrator[0][24].CLK
clock => integrator[0][23].CLK
clock => integrator[0][22].CLK
clock => integrator[0][21].CLK
clock => integrator[0][20].CLK
clock => integrator[0][19].CLK
clock => integrator[0][18].CLK
clock => integrator[0][17].CLK
clock => integrator[0][16].CLK
clock => integrator[0][15].CLK
clock => integrator[0][14].CLK
clock => integrator[0][13].CLK
clock => integrator[0][12].CLK
clock => integrator[0][11].CLK
clock => integrator[0][10].CLK
clock => integrator[0][9].CLK
clock => integrator[0][8].CLK
clock => integrator[0][7].CLK
clock => integrator[0][6].CLK
clock => integrator[0][5].CLK
clock => integrator[0][4].CLK
clock => integrator[0][3].CLK
clock => integrator[0][2].CLK
clock => integrator[0][1].CLK
clock => integrator[0][0].CLK
clock => integrator[1][47].CLK
clock => integrator[1][46].CLK
clock => integrator[1][45].CLK
clock => integrator[1][44].CLK
clock => integrator[1][43].CLK
clock => integrator[1][42].CLK
clock => integrator[1][41].CLK
clock => integrator[1][40].CLK
clock => integrator[1][39].CLK
clock => integrator[1][38].CLK
clock => integrator[1][37].CLK
clock => integrator[1][36].CLK
clock => integrator[1][35].CLK
clock => integrator[1][34].CLK
clock => integrator[1][33].CLK
clock => integrator[1][32].CLK
clock => integrator[1][31].CLK
clock => integrator[1][30].CLK
clock => integrator[1][29].CLK
clock => integrator[1][28].CLK
clock => integrator[1][27].CLK
clock => integrator[1][26].CLK
clock => integrator[1][25].CLK
clock => integrator[1][24].CLK
clock => integrator[1][23].CLK
clock => integrator[1][22].CLK
clock => integrator[1][21].CLK
clock => integrator[1][20].CLK
clock => integrator[1][19].CLK
clock => integrator[1][18].CLK
clock => integrator[1][17].CLK
clock => integrator[1][16].CLK
clock => integrator[1][15].CLK
clock => integrator[1][14].CLK
clock => integrator[1][13].CLK
clock => integrator[1][12].CLK
clock => integrator[1][11].CLK
clock => integrator[1][10].CLK
clock => integrator[1][9].CLK
clock => integrator[1][8].CLK
clock => integrator[1][7].CLK
clock => integrator[1][6].CLK
clock => integrator[1][5].CLK
clock => integrator[1][4].CLK
clock => integrator[1][3].CLK
clock => integrator[1][2].CLK
clock => integrator[1][1].CLK
clock => integrator[1][0].CLK
clock => integrator[2][47].CLK
clock => integrator[2][46].CLK
clock => integrator[2][45].CLK
clock => integrator[2][44].CLK
clock => integrator[2][43].CLK
clock => integrator[2][42].CLK
clock => integrator[2][41].CLK
clock => integrator[2][40].CLK
clock => integrator[2][39].CLK
clock => integrator[2][38].CLK
clock => integrator[2][37].CLK
clock => integrator[2][36].CLK
clock => integrator[2][35].CLK
clock => integrator[2][34].CLK
clock => integrator[2][33].CLK
clock => integrator[2][32].CLK
clock => integrator[2][31].CLK
clock => integrator[2][30].CLK
clock => integrator[2][29].CLK
clock => integrator[2][28].CLK
clock => integrator[2][27].CLK
clock => integrator[2][26].CLK
clock => integrator[2][25].CLK
clock => integrator[2][24].CLK
clock => integrator[2][23].CLK
clock => integrator[2][22].CLK
clock => integrator[2][21].CLK
clock => integrator[2][20].CLK
clock => integrator[2][19].CLK
clock => integrator[2][18].CLK
clock => integrator[2][17].CLK
clock => integrator[2][16].CLK
clock => integrator[2][15].CLK
clock => integrator[2][14].CLK
clock => integrator[2][13].CLK
clock => integrator[2][12].CLK
clock => integrator[2][11].CLK
clock => integrator[2][10].CLK
clock => integrator[2][9].CLK
clock => integrator[2][8].CLK
clock => integrator[2][7].CLK
clock => integrator[2][6].CLK
clock => integrator[2][5].CLK
clock => integrator[2][4].CLK
clock => integrator[2][3].CLK
clock => integrator[2][2].CLK
clock => integrator[2][1].CLK
clock => integrator[2][0].CLK
clock => integrator[3][47].CLK
clock => integrator[3][46].CLK
clock => integrator[3][45].CLK
clock => integrator[3][44].CLK
clock => integrator[3][43].CLK
clock => integrator[3][42].CLK
clock => integrator[3][41].CLK
clock => integrator[3][40].CLK
clock => integrator[3][39].CLK
clock => integrator[3][38].CLK
clock => integrator[3][37].CLK
clock => integrator[3][36].CLK
clock => integrator[3][35].CLK
clock => integrator[3][34].CLK
clock => integrator[3][33].CLK
clock => integrator[3][32].CLK
clock => integrator[3][31].CLK
clock => integrator[3][30].CLK
clock => integrator[3][29].CLK
clock => integrator[3][28].CLK
clock => integrator[3][27].CLK
clock => integrator[3][26].CLK
clock => integrator[3][25].CLK
clock => integrator[3][24].CLK
clock => integrator[3][23].CLK
clock => integrator[3][22].CLK
clock => integrator[3][21].CLK
clock => integrator[3][20].CLK
clock => integrator[3][19].CLK
clock => integrator[3][18].CLK
clock => integrator[3][17].CLK
clock => integrator[3][16].CLK
clock => integrator[3][15].CLK
clock => integrator[3][14].CLK
clock => integrator[3][13].CLK
clock => integrator[3][12].CLK
clock => integrator[3][11].CLK
clock => integrator[3][10].CLK
clock => integrator[3][9].CLK
clock => integrator[3][8].CLK
clock => integrator[3][7].CLK
clock => integrator[3][6].CLK
clock => integrator[3][5].CLK
clock => integrator[3][4].CLK
clock => integrator[3][3].CLK
clock => integrator[3][2].CLK
clock => integrator[3][1].CLK
clock => integrator[3][0].CLK
clock => sampler[47].CLK
clock => sampler[46].CLK
clock => sampler[45].CLK
clock => sampler[44].CLK
clock => sampler[43].CLK
clock => sampler[42].CLK
clock => sampler[41].CLK
clock => sampler[40].CLK
clock => sampler[39].CLK
clock => sampler[38].CLK
clock => sampler[37].CLK
clock => sampler[36].CLK
clock => sampler[35].CLK
clock => sampler[34].CLK
clock => sampler[33].CLK
clock => sampler[32].CLK
clock => sampler[31].CLK
clock => sampler[30].CLK
clock => sampler[29].CLK
clock => sampler[28].CLK
clock => sampler[27].CLK
clock => sampler[26].CLK
clock => sampler[25].CLK
clock => sampler[24].CLK
clock => sampler[23].CLK
clock => sampler[22].CLK
clock => sampler[21].CLK
clock => sampler[20].CLK
clock => sampler[19].CLK
clock => sampler[18].CLK
clock => sampler[17].CLK
clock => sampler[16].CLK
clock => sampler[15].CLK
clock => sampler[14].CLK
clock => sampler[13].CLK
clock => sampler[12].CLK
clock => sampler[11].CLK
clock => sampler[10].CLK
clock => sampler[9].CLK
clock => sampler[8].CLK
clock => sampler[7].CLK
clock => sampler[6].CLK
clock => sampler[5].CLK
clock => sampler[4].CLK
clock => sampler[3].CLK
clock => sampler[2].CLK
clock => sampler[1].CLK
clock => sampler[0].CLK
clock => pipeline[0][47].CLK
clock => pipeline[0][46].CLK
clock => pipeline[0][45].CLK
clock => pipeline[0][44].CLK
clock => pipeline[0][43].CLK
clock => pipeline[0][42].CLK
clock => pipeline[0][41].CLK
clock => pipeline[0][40].CLK
clock => pipeline[0][39].CLK
clock => pipeline[0][38].CLK
clock => pipeline[0][37].CLK
clock => pipeline[0][36].CLK
clock => pipeline[0][35].CLK
clock => pipeline[0][34].CLK
clock => pipeline[0][33].CLK
clock => pipeline[0][32].CLK
clock => pipeline[0][31].CLK
clock => pipeline[0][30].CLK
clock => pipeline[0][29].CLK
clock => pipeline[0][28].CLK
clock => pipeline[0][27].CLK
clock => pipeline[0][26].CLK
clock => pipeline[0][25].CLK
clock => pipeline[0][24].CLK
clock => pipeline[0][23].CLK
clock => pipeline[0][22].CLK
clock => pipeline[0][21].CLK
clock => pipeline[0][20].CLK
clock => pipeline[0][19].CLK
clock => pipeline[0][18].CLK
clock => pipeline[0][17].CLK
clock => pipeline[0][16].CLK
clock => pipeline[0][15].CLK
clock => pipeline[0][14].CLK
clock => pipeline[0][13].CLK
clock => pipeline[0][12].CLK
clock => pipeline[0][11].CLK
clock => pipeline[0][10].CLK
clock => pipeline[0][9].CLK
clock => pipeline[0][8].CLK
clock => pipeline[0][7].CLK
clock => pipeline[0][6].CLK
clock => pipeline[0][5].CLK
clock => pipeline[0][4].CLK
clock => pipeline[0][3].CLK
clock => pipeline[0][2].CLK
clock => pipeline[0][1].CLK
clock => pipeline[0][0].CLK
clock => pipeline[1][47].CLK
clock => pipeline[1][46].CLK
clock => pipeline[1][45].CLK
clock => pipeline[1][44].CLK
clock => pipeline[1][43].CLK
clock => pipeline[1][42].CLK
clock => pipeline[1][41].CLK
clock => pipeline[1][40].CLK
clock => pipeline[1][39].CLK
clock => pipeline[1][38].CLK
clock => pipeline[1][37].CLK
clock => pipeline[1][36].CLK
clock => pipeline[1][35].CLK
clock => pipeline[1][34].CLK
clock => pipeline[1][33].CLK
clock => pipeline[1][32].CLK
clock => pipeline[1][31].CLK
clock => pipeline[1][30].CLK
clock => pipeline[1][29].CLK
clock => pipeline[1][28].CLK
clock => pipeline[1][27].CLK
clock => pipeline[1][26].CLK
clock => pipeline[1][25].CLK
clock => pipeline[1][24].CLK
clock => pipeline[1][23].CLK
clock => pipeline[1][22].CLK
clock => pipeline[1][21].CLK
clock => pipeline[1][20].CLK
clock => pipeline[1][19].CLK
clock => pipeline[1][18].CLK
clock => pipeline[1][17].CLK
clock => pipeline[1][16].CLK
clock => pipeline[1][15].CLK
clock => pipeline[1][14].CLK
clock => pipeline[1][13].CLK
clock => pipeline[1][12].CLK
clock => pipeline[1][11].CLK
clock => pipeline[1][10].CLK
clock => pipeline[1][9].CLK
clock => pipeline[1][8].CLK
clock => pipeline[1][7].CLK
clock => pipeline[1][6].CLK
clock => pipeline[1][5].CLK
clock => pipeline[1][4].CLK
clock => pipeline[1][3].CLK
clock => pipeline[1][2].CLK
clock => pipeline[1][1].CLK
clock => pipeline[1][0].CLK
clock => pipeline[2][47].CLK
clock => pipeline[2][46].CLK
clock => pipeline[2][45].CLK
clock => pipeline[2][44].CLK
clock => pipeline[2][43].CLK
clock => pipeline[2][42].CLK
clock => pipeline[2][41].CLK
clock => pipeline[2][40].CLK
clock => pipeline[2][39].CLK
clock => pipeline[2][38].CLK
clock => pipeline[2][37].CLK
clock => pipeline[2][36].CLK
clock => pipeline[2][35].CLK
clock => pipeline[2][34].CLK
clock => pipeline[2][33].CLK
clock => pipeline[2][32].CLK
clock => pipeline[2][31].CLK
clock => pipeline[2][30].CLK
clock => pipeline[2][29].CLK
clock => pipeline[2][28].CLK
clock => pipeline[2][27].CLK
clock => pipeline[2][26].CLK
clock => pipeline[2][25].CLK
clock => pipeline[2][24].CLK
clock => pipeline[2][23].CLK
clock => pipeline[2][22].CLK
clock => pipeline[2][21].CLK
clock => pipeline[2][20].CLK
clock => pipeline[2][19].CLK
clock => pipeline[2][18].CLK
clock => pipeline[2][17].CLK
clock => pipeline[2][16].CLK
clock => pipeline[2][15].CLK
clock => pipeline[2][14].CLK
clock => pipeline[2][13].CLK
clock => pipeline[2][12].CLK
clock => pipeline[2][11].CLK
clock => pipeline[2][10].CLK
clock => pipeline[2][9].CLK
clock => pipeline[2][8].CLK
clock => pipeline[2][7].CLK
clock => pipeline[2][6].CLK
clock => pipeline[2][5].CLK
clock => pipeline[2][4].CLK
clock => pipeline[2][3].CLK
clock => pipeline[2][2].CLK
clock => pipeline[2][1].CLK
clock => pipeline[2][0].CLK
clock => pipeline[3][43].CLK
clock => pipeline[3][42].CLK
clock => pipeline[3][41].CLK
clock => pipeline[3][40].CLK
clock => pipeline[3][39].CLK
clock => pipeline[3][38].CLK
clock => pipeline[3][37].CLK
clock => pipeline[3][36].CLK
clock => pipeline[3][35].CLK
clock => pipeline[3][34].CLK
clock => pipeline[3][33].CLK
clock => pipeline[3][32].CLK
clock => pipeline[3][31].CLK
clock => pipeline[3][30].CLK
clock => pipeline[3][29].CLK
clock => pipeline[3][28].CLK
clock => pipeline[3][27].CLK
clock => pipeline[3][26].CLK
clock => pipeline[3][25].CLK
clock => pipeline[3][24].CLK
clock => pipeline[3][23].CLK
clock => pipeline[3][22].CLK
clock => pipeline[3][21].CLK
clock => pipeline[3][20].CLK
clock => pipeline[3][19].CLK
clock => pipeline[3][18].CLK
clock => pipeline[3][17].CLK
clock => pipeline[3][16].CLK
clock => pipeline[3][15].CLK
clock => pipeline[3][14].CLK
clock => pipeline[3][13].CLK
clock => pipeline[3][12].CLK
clock => pipeline[3][11].CLK
clock => pipeline[3][10].CLK
clock => pipeline[3][9].CLK
clock => pipeline[3][8].CLK
clock => differentiator[0][47].CLK
clock => differentiator[0][46].CLK
clock => differentiator[0][45].CLK
clock => differentiator[0][44].CLK
clock => differentiator[0][43].CLK
clock => differentiator[0][42].CLK
clock => differentiator[0][41].CLK
clock => differentiator[0][40].CLK
clock => differentiator[0][39].CLK
clock => differentiator[0][38].CLK
clock => differentiator[0][37].CLK
clock => differentiator[0][36].CLK
clock => differentiator[0][35].CLK
clock => differentiator[0][34].CLK
clock => differentiator[0][33].CLK
clock => differentiator[0][32].CLK
clock => differentiator[0][31].CLK
clock => differentiator[0][30].CLK
clock => differentiator[0][29].CLK
clock => differentiator[0][28].CLK
clock => differentiator[0][27].CLK
clock => differentiator[0][26].CLK
clock => differentiator[0][25].CLK
clock => differentiator[0][24].CLK
clock => differentiator[0][23].CLK
clock => differentiator[0][22].CLK
clock => differentiator[0][21].CLK
clock => differentiator[0][20].CLK
clock => differentiator[0][19].CLK
clock => differentiator[0][18].CLK
clock => differentiator[0][17].CLK
clock => differentiator[0][16].CLK
clock => differentiator[0][15].CLK
clock => differentiator[0][14].CLK
clock => differentiator[0][13].CLK
clock => differentiator[0][12].CLK
clock => differentiator[0][11].CLK
clock => differentiator[0][10].CLK
clock => differentiator[0][9].CLK
clock => differentiator[0][8].CLK
clock => differentiator[0][7].CLK
clock => differentiator[0][6].CLK
clock => differentiator[0][5].CLK
clock => differentiator[0][4].CLK
clock => differentiator[0][3].CLK
clock => differentiator[0][2].CLK
clock => differentiator[0][1].CLK
clock => differentiator[0][0].CLK
clock => differentiator[1][47].CLK
clock => differentiator[1][46].CLK
clock => differentiator[1][45].CLK
clock => differentiator[1][44].CLK
clock => differentiator[1][43].CLK
clock => differentiator[1][42].CLK
clock => differentiator[1][41].CLK
clock => differentiator[1][40].CLK
clock => differentiator[1][39].CLK
clock => differentiator[1][38].CLK
clock => differentiator[1][37].CLK
clock => differentiator[1][36].CLK
clock => differentiator[1][35].CLK
clock => differentiator[1][34].CLK
clock => differentiator[1][33].CLK
clock => differentiator[1][32].CLK
clock => differentiator[1][31].CLK
clock => differentiator[1][30].CLK
clock => differentiator[1][29].CLK
clock => differentiator[1][28].CLK
clock => differentiator[1][27].CLK
clock => differentiator[1][26].CLK
clock => differentiator[1][25].CLK
clock => differentiator[1][24].CLK
clock => differentiator[1][23].CLK
clock => differentiator[1][22].CLK
clock => differentiator[1][21].CLK
clock => differentiator[1][20].CLK
clock => differentiator[1][19].CLK
clock => differentiator[1][18].CLK
clock => differentiator[1][17].CLK
clock => differentiator[1][16].CLK
clock => differentiator[1][15].CLK
clock => differentiator[1][14].CLK
clock => differentiator[1][13].CLK
clock => differentiator[1][12].CLK
clock => differentiator[1][11].CLK
clock => differentiator[1][10].CLK
clock => differentiator[1][9].CLK
clock => differentiator[1][8].CLK
clock => differentiator[1][7].CLK
clock => differentiator[1][6].CLK
clock => differentiator[1][5].CLK
clock => differentiator[1][4].CLK
clock => differentiator[1][3].CLK
clock => differentiator[1][2].CLK
clock => differentiator[1][1].CLK
clock => differentiator[1][0].CLK
clock => differentiator[2][47].CLK
clock => differentiator[2][46].CLK
clock => differentiator[2][45].CLK
clock => differentiator[2][44].CLK
clock => differentiator[2][43].CLK
clock => differentiator[2][42].CLK
clock => differentiator[2][41].CLK
clock => differentiator[2][40].CLK
clock => differentiator[2][39].CLK
clock => differentiator[2][38].CLK
clock => differentiator[2][37].CLK
clock => differentiator[2][36].CLK
clock => differentiator[2][35].CLK
clock => differentiator[2][34].CLK
clock => differentiator[2][33].CLK
clock => differentiator[2][32].CLK
clock => differentiator[2][31].CLK
clock => differentiator[2][30].CLK
clock => differentiator[2][29].CLK
clock => differentiator[2][28].CLK
clock => differentiator[2][27].CLK
clock => differentiator[2][26].CLK
clock => differentiator[2][25].CLK
clock => differentiator[2][24].CLK
clock => differentiator[2][23].CLK
clock => differentiator[2][22].CLK
clock => differentiator[2][21].CLK
clock => differentiator[2][20].CLK
clock => differentiator[2][19].CLK
clock => differentiator[2][18].CLK
clock => differentiator[2][17].CLK
clock => differentiator[2][16].CLK
clock => differentiator[2][15].CLK
clock => differentiator[2][14].CLK
clock => differentiator[2][13].CLK
clock => differentiator[2][12].CLK
clock => differentiator[2][11].CLK
clock => differentiator[2][10].CLK
clock => differentiator[2][9].CLK
clock => differentiator[2][8].CLK
clock => differentiator[2][7].CLK
clock => differentiator[2][6].CLK
clock => differentiator[2][5].CLK
clock => differentiator[2][4].CLK
clock => differentiator[2][3].CLK
clock => differentiator[2][2].CLK
clock => differentiator[2][1].CLK
clock => differentiator[2][0].CLK
clock => differentiator[3][47].CLK
clock => differentiator[3][46].CLK
clock => differentiator[3][45].CLK
clock => differentiator[3][44].CLK
clock => differentiator[3][43].CLK
clock => differentiator[3][42].CLK
clock => differentiator[3][41].CLK
clock => differentiator[3][40].CLK
clock => differentiator[3][39].CLK
clock => differentiator[3][38].CLK
clock => differentiator[3][37].CLK
clock => differentiator[3][36].CLK
clock => differentiator[3][35].CLK
clock => differentiator[3][34].CLK
clock => differentiator[3][33].CLK
clock => differentiator[3][32].CLK
clock => differentiator[3][31].CLK
clock => differentiator[3][30].CLK
clock => differentiator[3][29].CLK
clock => differentiator[3][28].CLK
clock => differentiator[3][27].CLK
clock => differentiator[3][26].CLK
clock => differentiator[3][25].CLK
clock => differentiator[3][24].CLK
clock => differentiator[3][23].CLK
clock => differentiator[3][22].CLK
clock => differentiator[3][21].CLK
clock => differentiator[3][20].CLK
clock => differentiator[3][19].CLK
clock => differentiator[3][18].CLK
clock => differentiator[3][17].CLK
clock => differentiator[3][16].CLK
clock => differentiator[3][15].CLK
clock => differentiator[3][14].CLK
clock => differentiator[3][13].CLK
clock => differentiator[3][12].CLK
clock => differentiator[3][11].CLK
clock => differentiator[3][10].CLK
clock => differentiator[3][9].CLK
clock => differentiator[3][8].CLK
clock => differentiator[3][7].CLK
clock => differentiator[3][6].CLK
clock => differentiator[3][5].CLK
clock => differentiator[3][4].CLK
clock => differentiator[3][3].CLK
clock => differentiator[3][2].CLK
clock => differentiator[3][1].CLK
clock => differentiator[3][0].CLK
clock => counter[7].CLK
clock => counter[6].CLK
clock => counter[5].CLK
clock => counter[4].CLK
clock => counter[3].CLK
clock => counter[2].CLK
clock => counter[1].CLK
clock => counter[0].CLK
reset => integrator~192.OUTPUTSELECT
reset => integrator~193.OUTPUTSELECT
reset => integrator~194.OUTPUTSELECT
reset => integrator~195.OUTPUTSELECT
reset => integrator~196.OUTPUTSELECT
reset => integrator~197.OUTPUTSELECT
reset => integrator~198.OUTPUTSELECT
reset => integrator~199.OUTPUTSELECT
reset => integrator~200.OUTPUTSELECT
reset => integrator~201.OUTPUTSELECT
reset => integrator~202.OUTPUTSELECT
reset => integrator~203.OUTPUTSELECT
reset => integrator~204.OUTPUTSELECT
reset => integrator~205.OUTPUTSELECT
reset => integrator~206.OUTPUTSELECT
reset => integrator~207.OUTPUTSELECT
reset => integrator~208.OUTPUTSELECT
reset => integrator~209.OUTPUTSELECT
reset => integrator~210.OUTPUTSELECT
reset => integrator~211.OUTPUTSELECT
reset => integrator~212.OUTPUTSELECT
reset => integrator~213.OUTPUTSELECT
reset => integrator~214.OUTPUTSELECT
reset => integrator~215.OUTPUTSELECT
reset => integrator~216.OUTPUTSELECT
reset => integrator~217.OUTPUTSELECT
reset => integrator~218.OUTPUTSELECT
reset => integrator~219.OUTPUTSELECT
reset => integrator~220.OUTPUTSELECT
reset => integrator~221.OUTPUTSELECT
reset => integrator~222.OUTPUTSELECT
reset => integrator~223.OUTPUTSELECT
reset => integrator~224.OUTPUTSELECT
reset => integrator~225.OUTPUTSELECT
reset => integrator~226.OUTPUTSELECT
reset => integrator~227.OUTPUTSELECT
reset => integrator~228.OUTPUTSELECT
reset => integrator~229.OUTPUTSELECT
reset => integrator~230.OUTPUTSELECT
reset => integrator~231.OUTPUTSELECT
reset => integrator~232.OUTPUTSELECT
reset => integrator~233.OUTPUTSELECT
reset => integrator~234.OUTPUTSELECT
reset => integrator~235.OUTPUTSELECT
reset => integrator~236.OUTPUTSELECT
reset => integrator~237.OUTPUTSELECT
reset => integrator~238.OUTPUTSELECT
reset => integrator~239.OUTPUTSELECT
reset => integrator~240.OUTPUTSELECT
reset => integrator~241.OUTPUTSELECT
reset => integrator~242.OUTPUTSELECT
reset => integrator~243.OUTPUTSELECT
reset => integrator~244.OUTPUTSELECT
reset => integrator~245.OUTPUTSELECT
reset => integrator~246.OUTPUTSELECT
reset => integrator~247.OUTPUTSELECT
reset => integrator~248.OUTPUTSELECT
reset => integrator~249.OUTPUTSELECT
reset => integrator~250.OUTPUTSELECT
reset => integrator~251.OUTPUTSELECT
reset => integrator~252.OUTPUTSELECT
reset => integrator~253.OUTPUTSELECT
reset => integrator~254.OUTPUTSELECT
reset => integrator~255.OUTPUTSELECT
reset => integrator~256.OUTPUTSELECT
reset => integrator~257.OUTPUTSELECT
reset => integrator~258.OUTPUTSELECT
reset => integrator~259.OUTPUTSELECT
reset => integrator~260.OUTPUTSELECT
reset => integrator~261.OUTPUTSELECT
reset => integrator~262.OUTPUTSELECT
reset => integrator~263.OUTPUTSELECT
reset => integrator~264.OUTPUTSELECT
reset => integrator~265.OUTPUTSELECT
reset => integrator~266.OUTPUTSELECT
reset => integrator~267.OUTPUTSELECT
reset => integrator~268.OUTPUTSELECT
reset => integrator~269.OUTPUTSELECT
reset => integrator~270.OUTPUTSELECT
reset => integrator~271.OUTPUTSELECT
reset => integrator~272.OUTPUTSELECT
reset => integrator~273.OUTPUTSELECT
reset => integrator~274.OUTPUTSELECT
reset => integrator~275.OUTPUTSELECT
reset => integrator~276.OUTPUTSELECT
reset => integrator~277.OUTPUTSELECT
reset => integrator~278.OUTPUTSELECT
reset => integrator~279.OUTPUTSELECT
reset => integrator~280.OUTPUTSELECT
reset => integrator~281.OUTPUTSELECT
reset => integrator~282.OUTPUTSELECT
reset => integrator~283.OUTPUTSELECT
reset => integrator~284.OUTPUTSELECT
reset => integrator~285.OUTPUTSELECT
reset => integrator~286.OUTPUTSELECT
reset => integrator~287.OUTPUTSELECT
reset => integrator~288.OUTPUTSELECT
reset => integrator~289.OUTPUTSELECT
reset => integrator~290.OUTPUTSELECT
reset => integrator~291.OUTPUTSELECT
reset => integrator~292.OUTPUTSELECT
reset => integrator~293.OUTPUTSELECT
reset => integrator~294.OUTPUTSELECT
reset => integrator~295.OUTPUTSELECT
reset => integrator~296.OUTPUTSELECT
reset => integrator~297.OUTPUTSELECT
reset => integrator~298.OUTPUTSELECT
reset => integrator~299.OUTPUTSELECT
reset => integrator~300.OUTPUTSELECT
reset => integrator~301.OUTPUTSELECT
reset => integrator~302.OUTPUTSELECT
reset => integrator~303.OUTPUTSELECT
reset => integrator~304.OUTPUTSELECT
reset => integrator~305.OUTPUTSELECT
reset => integrator~306.OUTPUTSELECT
reset => integrator~307.OUTPUTSELECT
reset => integrator~308.OUTPUTSELECT
reset => integrator~309.OUTPUTSELECT
reset => integrator~310.OUTPUTSELECT
reset => integrator~311.OUTPUTSELECT
reset => integrator~312.OUTPUTSELECT
reset => integrator~313.OUTPUTSELECT
reset => integrator~314.OUTPUTSELECT
reset => integrator~315.OUTPUTSELECT
reset => integrator~316.OUTPUTSELECT
reset => integrator~317.OUTPUTSELECT
reset => integrator~318.OUTPUTSELECT
reset => integrator~319.OUTPUTSELECT
reset => integrator~320.OUTPUTSELECT
reset => integrator~321.OUTPUTSELECT
reset => integrator~322.OUTPUTSELECT
reset => integrator~323.OUTPUTSELECT
reset => integrator~324.OUTPUTSELECT
reset => integrator~325.OUTPUTSELECT
reset => integrator~326.OUTPUTSELECT
reset => integrator~327.OUTPUTSELECT
reset => integrator~328.OUTPUTSELECT
reset => integrator~329.OUTPUTSELECT
reset => integrator~330.OUTPUTSELECT
reset => integrator~331.OUTPUTSELECT
reset => integrator~332.OUTPUTSELECT
reset => integrator~333.OUTPUTSELECT
reset => integrator~334.OUTPUTSELECT
reset => integrator~335.OUTPUTSELECT
reset => integrator~336.OUTPUTSELECT
reset => integrator~337.OUTPUTSELECT
reset => integrator~338.OUTPUTSELECT
reset => integrator~339.OUTPUTSELECT
reset => integrator~340.OUTPUTSELECT
reset => integrator~341.OUTPUTSELECT
reset => integrator~342.OUTPUTSELECT
reset => integrator~343.OUTPUTSELECT
reset => integrator~344.OUTPUTSELECT
reset => integrator~345.OUTPUTSELECT
reset => integrator~346.OUTPUTSELECT
reset => integrator~347.OUTPUTSELECT
reset => integrator~348.OUTPUTSELECT
reset => integrator~349.OUTPUTSELECT
reset => integrator~350.OUTPUTSELECT
reset => integrator~351.OUTPUTSELECT
reset => integrator~352.OUTPUTSELECT
reset => integrator~353.OUTPUTSELECT
reset => integrator~354.OUTPUTSELECT
reset => integrator~355.OUTPUTSELECT
reset => integrator~356.OUTPUTSELECT
reset => integrator~357.OUTPUTSELECT
reset => integrator~358.OUTPUTSELECT
reset => integrator~359.OUTPUTSELECT
reset => integrator~360.OUTPUTSELECT
reset => integrator~361.OUTPUTSELECT
reset => integrator~362.OUTPUTSELECT
reset => integrator~363.OUTPUTSELECT
reset => integrator~364.OUTPUTSELECT
reset => integrator~365.OUTPUTSELECT
reset => integrator~366.OUTPUTSELECT
reset => integrator~367.OUTPUTSELECT
reset => integrator~368.OUTPUTSELECT
reset => integrator~369.OUTPUTSELECT
reset => integrator~370.OUTPUTSELECT
reset => integrator~371.OUTPUTSELECT
reset => integrator~372.OUTPUTSELECT
reset => integrator~373.OUTPUTSELECT
reset => integrator~374.OUTPUTSELECT
reset => integrator~375.OUTPUTSELECT
reset => integrator~376.OUTPUTSELECT
reset => integrator~377.OUTPUTSELECT
reset => integrator~378.OUTPUTSELECT
reset => integrator~379.OUTPUTSELECT
reset => integrator~380.OUTPUTSELECT
reset => integrator~381.OUTPUTSELECT
reset => integrator~382.OUTPUTSELECT
reset => integrator~383.OUTPUTSELECT
reset => sampler~48.OUTPUTSELECT
reset => sampler~49.OUTPUTSELECT
reset => sampler~50.OUTPUTSELECT
reset => sampler~51.OUTPUTSELECT
reset => sampler~52.OUTPUTSELECT
reset => sampler~53.OUTPUTSELECT
reset => sampler~54.OUTPUTSELECT
reset => sampler~55.OUTPUTSELECT
reset => sampler~56.OUTPUTSELECT
reset => sampler~57.OUTPUTSELECT
reset => sampler~58.OUTPUTSELECT
reset => sampler~59.OUTPUTSELECT
reset => sampler~60.OUTPUTSELECT
reset => sampler~61.OUTPUTSELECT
reset => sampler~62.OUTPUTSELECT
reset => sampler~63.OUTPUTSELECT
reset => sampler~64.OUTPUTSELECT
reset => sampler~65.OUTPUTSELECT
reset => sampler~66.OUTPUTSELECT
reset => sampler~67.OUTPUTSELECT
reset => sampler~68.OUTPUTSELECT
reset => sampler~69.OUTPUTSELECT
reset => sampler~70.OUTPUTSELECT
reset => sampler~71.OUTPUTSELECT
reset => sampler~72.OUTPUTSELECT
reset => sampler~73.OUTPUTSELECT
reset => sampler~74.OUTPUTSELECT
reset => sampler~75.OUTPUTSELECT
reset => sampler~76.OUTPUTSELECT
reset => sampler~77.OUTPUTSELECT
reset => sampler~78.OUTPUTSELECT
reset => sampler~79.OUTPUTSELECT
reset => sampler~80.OUTPUTSELECT
reset => sampler~81.OUTPUTSELECT
reset => sampler~82.OUTPUTSELECT
reset => sampler~83.OUTPUTSELECT
reset => sampler~84.OUTPUTSELECT
reset => sampler~85.OUTPUTSELECT
reset => sampler~86.OUTPUTSELECT
reset => sampler~87.OUTPUTSELECT
reset => sampler~88.OUTPUTSELECT
reset => sampler~89.OUTPUTSELECT
reset => sampler~90.OUTPUTSELECT
reset => sampler~91.OUTPUTSELECT
reset => sampler~92.OUTPUTSELECT
reset => sampler~93.OUTPUTSELECT
reset => sampler~94.OUTPUTSELECT
reset => sampler~95.OUTPUTSELECT
reset => pipeline~180.OUTPUTSELECT
reset => pipeline~181.OUTPUTSELECT
reset => pipeline~182.OUTPUTSELECT
reset => pipeline~183.OUTPUTSELECT
reset => pipeline~184.OUTPUTSELECT
reset => pipeline~185.OUTPUTSELECT
reset => pipeline~186.OUTPUTSELECT
reset => pipeline~187.OUTPUTSELECT
reset => pipeline~188.OUTPUTSELECT
reset => pipeline~189.OUTPUTSELECT
reset => pipeline~190.OUTPUTSELECT
reset => pipeline~191.OUTPUTSELECT
reset => pipeline~192.OUTPUTSELECT
reset => pipeline~193.OUTPUTSELECT
reset => pipeline~194.OUTPUTSELECT
reset => pipeline~195.OUTPUTSELECT
reset => pipeline~196.OUTPUTSELECT
reset => pipeline~197.OUTPUTSELECT
reset => pipeline~198.OUTPUTSELECT
reset => pipeline~199.OUTPUTSELECT
reset => pipeline~200.OUTPUTSELECT
reset => pipeline~201.OUTPUTSELECT
reset => pipeline~202.OUTPUTSELECT
reset => pipeline~203.OUTPUTSELECT
reset => pipeline~204.OUTPUTSELECT
reset => pipeline~205.OUTPUTSELECT
reset => pipeline~206.OUTPUTSELECT
reset => pipeline~207.OUTPUTSELECT
reset => pipeline~208.OUTPUTSELECT
reset => pipeline~209.OUTPUTSELECT
reset => pipeline~210.OUTPUTSELECT
reset => pipeline~211.OUTPUTSELECT
reset => pipeline~212.OUTPUTSELECT
reset => pipeline~213.OUTPUTSELECT
reset => pipeline~214.OUTPUTSELECT
reset => pipeline~215.OUTPUTSELECT
reset => pipeline~216.OUTPUTSELECT
reset => pipeline~217.OUTPUTSELECT
reset => pipeline~218.OUTPUTSELECT
reset => pipeline~219.OUTPUTSELECT
reset => pipeline~220.OUTPUTSELECT
reset => pipeline~221.OUTPUTSELECT
reset => pipeline~222.OUTPUTSELECT
reset => pipeline~223.OUTPUTSELECT
reset => pipeline~224.OUTPUTSELECT
reset => pipeline~225.OUTPUTSELECT
reset => pipeline~226.OUTPUTSELECT
reset => pipeline~227.OUTPUTSELECT
reset => pipeline~228.OUTPUTSELECT
reset => pipeline~229.OUTPUTSELECT
reset => pipeline~230.OUTPUTSELECT
reset => pipeline~231.OUTPUTSELECT
reset => pipeline~232.OUTPUTSELECT
reset => pipeline~233.OUTPUTSELECT
reset => pipeline~234.OUTPUTSELECT
reset => pipeline~235.OUTPUTSELECT
reset => pipeline~236.OUTPUTSELECT
reset => pipeline~237.OUTPUTSELECT
reset => pipeline~238.OUTPUTSELECT
reset => pipeline~239.OUTPUTSELECT
reset => pipeline~240.OUTPUTSELECT
reset => pipeline~241.OUTPUTSELECT
reset => pipeline~242.OUTPUTSELECT
reset => pipeline~243.OUTPUTSELECT
reset => pipeline~244.OUTPUTSELECT
reset => pipeline~245.OUTPUTSELECT
reset => pipeline~246.OUTPUTSELECT
reset => pipeline~247.OUTPUTSELECT
reset => pipeline~248.OUTPUTSELECT
reset => pipeline~249.OUTPUTSELECT
reset => pipeline~250.OUTPUTSELECT
reset => pipeline~251.OUTPUTSELECT
reset => pipeline~252.OUTPUTSELECT
reset => pipeline~253.OUTPUTSELECT
reset => pipeline~254.OUTPUTSELECT
reset => pipeline~255.OUTPUTSELECT
reset => pipeline~256.OUTPUTSELECT
reset => pipeline~257.OUTPUTSELECT
reset => pipeline~258.OUTPUTSELECT
reset => pipeline~259.OUTPUTSELECT
reset => pipeline~260.OUTPUTSELECT
reset => pipeline~261.OUTPUTSELECT
reset => pipeline~262.OUTPUTSELECT
reset => pipeline~263.OUTPUTSELECT
reset => pipeline~264.OUTPUTSELECT
reset => pipeline~265.OUTPUTSELECT
reset => pipeline~266.OUTPUTSELECT
reset => pipeline~267.OUTPUTSELECT
reset => pipeline~268.OUTPUTSELECT
reset => pipeline~269.OUTPUTSELECT
reset => pipeline~270.OUTPUTSELECT
reset => pipeline~271.OUTPUTSELECT
reset => pipeline~272.OUTPUTSELECT
reset => pipeline~273.OUTPUTSELECT
reset => pipeline~274.OUTPUTSELECT
reset => pipeline~275.OUTPUTSELECT
reset => pipeline~276.OUTPUTSELECT
reset => pipeline~277.OUTPUTSELECT
reset => pipeline~278.OUTPUTSELECT
reset => pipeline~279.OUTPUTSELECT
reset => pipeline~280.OUTPUTSELECT
reset => pipeline~281.OUTPUTSELECT
reset => pipeline~282.OUTPUTSELECT
reset => pipeline~283.OUTPUTSELECT
reset => pipeline~284.OUTPUTSELECT
reset => pipeline~285.OUTPUTSELECT
reset => pipeline~286.OUTPUTSELECT
reset => pipeline~287.OUTPUTSELECT
reset => pipeline~288.OUTPUTSELECT
reset => pipeline~289.OUTPUTSELECT
reset => pipeline~290.OUTPUTSELECT
reset => pipeline~291.OUTPUTSELECT
reset => pipeline~292.OUTPUTSELECT
reset => pipeline~293.OUTPUTSELECT
reset => pipeline~294.OUTPUTSELECT
reset => pipeline~295.OUTPUTSELECT
reset => pipeline~296.OUTPUTSELECT
reset => pipeline~297.OUTPUTSELECT
reset => pipeline~298.OUTPUTSELECT
reset => pipeline~299.OUTPUTSELECT
reset => pipeline~300.OUTPUTSELECT
reset => pipeline~301.OUTPUTSELECT
reset => pipeline~302.OUTPUTSELECT
reset => pipeline~303.OUTPUTSELECT
reset => pipeline~304.OUTPUTSELECT
reset => pipeline~305.OUTPUTSELECT
reset => pipeline~306.OUTPUTSELECT
reset => pipeline~307.OUTPUTSELECT
reset => pipeline~308.OUTPUTSELECT
reset => pipeline~309.OUTPUTSELECT
reset => pipeline~310.OUTPUTSELECT
reset => pipeline~311.OUTPUTSELECT
reset => pipeline~312.OUTPUTSELECT
reset => pipeline~313.OUTPUTSELECT
reset => pipeline~314.OUTPUTSELECT
reset => pipeline~315.OUTPUTSELECT
reset => pipeline~316.OUTPUTSELECT
reset => pipeline~317.OUTPUTSELECT
reset => pipeline~318.OUTPUTSELECT
reset => pipeline~319.OUTPUTSELECT
reset => pipeline~320.OUTPUTSELECT
reset => pipeline~321.OUTPUTSELECT
reset => pipeline~322.OUTPUTSELECT
reset => pipeline~323.OUTPUTSELECT
reset => pipeline~324.OUTPUTSELECT
reset => pipeline~325.OUTPUTSELECT
reset => pipeline~326.OUTPUTSELECT
reset => pipeline~327.OUTPUTSELECT
reset => pipeline~328.OUTPUTSELECT
reset => pipeline~329.OUTPUTSELECT
reset => pipeline~330.OUTPUTSELECT
reset => pipeline~331.OUTPUTSELECT
reset => pipeline~332.OUTPUTSELECT
reset => pipeline~333.OUTPUTSELECT
reset => pipeline~334.OUTPUTSELECT
reset => pipeline~335.OUTPUTSELECT
reset => pipeline~336.OUTPUTSELECT
reset => pipeline~337.OUTPUTSELECT
reset => pipeline~338.OUTPUTSELECT
reset => pipeline~339.OUTPUTSELECT
reset => pipeline~340.OUTPUTSELECT
reset => pipeline~341.OUTPUTSELECT
reset => pipeline~342.OUTPUTSELECT
reset => pipeline~343.OUTPUTSELECT
reset => pipeline~344.OUTPUTSELECT
reset => pipeline~345.OUTPUTSELECT
reset => pipeline~346.OUTPUTSELECT
reset => pipeline~347.OUTPUTSELECT
reset => pipeline~348.OUTPUTSELECT
reset => pipeline~349.OUTPUTSELECT
reset => pipeline~350.OUTPUTSELECT
reset => pipeline~351.OUTPUTSELECT
reset => pipeline~352.OUTPUTSELECT
reset => pipeline~353.OUTPUTSELECT
reset => pipeline~354.OUTPUTSELECT
reset => pipeline~355.OUTPUTSELECT
reset => pipeline~356.OUTPUTSELECT
reset => pipeline~357.OUTPUTSELECT
reset => pipeline~358.OUTPUTSELECT
reset => pipeline~359.OUTPUTSELECT
reset => differentiator~192.OUTPUTSELECT
reset => differentiator~193.OUTPUTSELECT
reset => differentiator~194.OUTPUTSELECT
reset => differentiator~195.OUTPUTSELECT
reset => differentiator~196.OUTPUTSELECT
reset => differentiator~197.OUTPUTSELECT
reset => differentiator~198.OUTPUTSELECT
reset => differentiator~199.OUTPUTSELECT
reset => differentiator~200.OUTPUTSELECT
reset => differentiator~201.OUTPUTSELECT
reset => differentiator~202.OUTPUTSELECT
reset => differentiator~203.OUTPUTSELECT
reset => differentiator~204.OUTPUTSELECT
reset => differentiator~205.OUTPUTSELECT
reset => differentiator~206.OUTPUTSELECT
reset => differentiator~207.OUTPUTSELECT
reset => differentiator~208.OUTPUTSELECT
reset => differentiator~209.OUTPUTSELECT
reset => differentiator~210.OUTPUTSELECT
reset => differentiator~211.OUTPUTSELECT
reset => differentiator~212.OUTPUTSELECT
reset => differentiator~213.OUTPUTSELECT
reset => differentiator~214.OUTPUTSELECT
reset => differentiator~215.OUTPUTSELECT
reset => differentiator~216.OUTPUTSELECT
reset => differentiator~217.OUTPUTSELECT
reset => differentiator~218.OUTPUTSELECT
reset => differentiator~219.OUTPUTSELECT
reset => differentiator~220.OUTPUTSELECT
reset => differentiator~221.OUTPUTSELECT
reset => differentiator~222.OUTPUTSELECT
reset => differentiator~223.OUTPUTSELECT
reset => differentiator~224.OUTPUTSELECT
reset => differentiator~225.OUTPUTSELECT
reset => differentiator~226.OUTPUTSELECT
reset => differentiator~227.OUTPUTSELECT
reset => differentiator~228.OUTPUTSELECT
reset => differentiator~229.OUTPUTSELECT
reset => differentiator~230.OUTPUTSELECT
reset => differentiator~231.OUTPUTSELECT
reset => differentiator~232.OUTPUTSELECT
reset => differentiator~233.OUTPUTSELECT
reset => differentiator~234.OUTPUTSELECT
reset => differentiator~235.OUTPUTSELECT
reset => differentiator~236.OUTPUTSELECT
reset => differentiator~237.OUTPUTSELECT
reset => differentiator~238.OUTPUTSELECT
reset => differentiator~239.OUTPUTSELECT
reset => differentiator~240.OUTPUTSELECT
reset => differentiator~241.OUTPUTSELECT
reset => differentiator~242.OUTPUTSELECT
reset => differentiator~243.OUTPUTSELECT
reset => differentiator~244.OUTPUTSELECT
reset => differentiator~245.OUTPUTSELECT
reset => differentiator~246.OUTPUTSELECT
reset => differentiator~247.OUTPUTSELECT
reset => differentiator~248.OUTPUTSELECT
reset => differentiator~249.OUTPUTSELECT
reset => differentiator~250.OUTPUTSELECT
reset => differentiator~251.OUTPUTSELECT
reset => differentiator~252.OUTPUTSELECT
reset => differentiator~253.OUTPUTSELECT
reset => differentiator~254.OUTPUTSELECT
reset => differentiator~255.OUTPUTSELECT
reset => differentiator~256.OUTPUTSELECT
reset => differentiator~257.OUTPUTSELECT
reset => differentiator~258.OUTPUTSELECT
reset => differentiator~259.OUTPUTSELECT
reset => differentiator~260.OUTPUTSELECT
reset => differentiator~261.OUTPUTSELECT
reset => differentiator~262.OUTPUTSELECT
reset => differentiator~263.OUTPUTSELECT
reset => differentiator~264.OUTPUTSELECT
reset => differentiator~265.OUTPUTSELECT
reset => differentiator~266.OUTPUTSELECT
reset => differentiator~267.OUTPUTSELECT
reset => differentiator~268.OUTPUTSELECT
reset => differentiator~269.OUTPUTSELECT
reset => differentiator~270.OUTPUTSELECT
reset => differentiator~271.OUTPUTSELECT
reset => differentiator~272.OUTPUTSELECT
reset => differentiator~273.OUTPUTSELECT
reset => differentiator~274.OUTPUTSELECT
reset => differentiator~275.OUTPUTSELECT
reset => differentiator~276.OUTPUTSELECT
reset => differentiator~277.OUTPUTSELECT
reset => differentiator~278.OUTPUTSELECT
reset => differentiator~279.OUTPUTSELECT
reset => differentiator~280.OUTPUTSELECT
reset => differentiator~281.OUTPUTSELECT
reset => differentiator~282.OUTPUTSELECT
reset => differentiator~283.OUTPUTSELECT
reset => differentiator~284.OUTPUTSELECT
reset => differentiator~285.OUTPUTSELECT
reset => differentiator~286.OUTPUTSELECT
reset => differentiator~287.OUTPUTSELECT
reset => differentiator~288.OUTPUTSELECT
reset => differentiator~289.OUTPUTSELECT
reset => differentiator~290.OUTPUTSELECT
reset => differentiator~291.OUTPUTSELECT
reset => differentiator~292.OUTPUTSELECT
reset => differentiator~293.OUTPUTSELECT
reset => differentiator~294.OUTPUTSELECT
reset => differentiator~295.OUTPUTSELECT
reset => differentiator~296.OUTPUTSELECT
reset => differentiator~297.OUTPUTSELECT
reset => differentiator~298.OUTPUTSELECT
reset => differentiator~299.OUTPUTSELECT
reset => differentiator~300.OUTPUTSELECT
reset => differentiator~301.OUTPUTSELECT
reset => differentiator~302.OUTPUTSELECT
reset => differentiator~303.OUTPUTSELECT
reset => differentiator~304.OUTPUTSELECT
reset => differentiator~305.OUTPUTSELECT
reset => differentiator~306.OUTPUTSELECT
reset => differentiator~307.OUTPUTSELECT
reset => differentiator~308.OUTPUTSELECT
reset => differentiator~309.OUTPUTSELECT
reset => differentiator~310.OUTPUTSELECT
reset => differentiator~311.OUTPUTSELECT
reset => differentiator~312.OUTPUTSELECT
reset => differentiator~313.OUTPUTSELECT
reset => differentiator~314.OUTPUTSELECT
reset => differentiator~315.OUTPUTSELECT
reset => differentiator~316.OUTPUTSELECT
reset => differentiator~317.OUTPUTSELECT
reset => differentiator~318.OUTPUTSELECT
reset => differentiator~319.OUTPUTSELECT
reset => differentiator~320.OUTPUTSELECT
reset => differentiator~321.OUTPUTSELECT
reset => differentiator~322.OUTPUTSELECT
reset => differentiator~323.OUTPUTSELECT
reset => differentiator~324.OUTPUTSELECT
reset => differentiator~325.OUTPUTSELECT
reset => differentiator~326.OUTPUTSELECT
reset => differentiator~327.OUTPUTSELECT
reset => differentiator~328.OUTPUTSELECT
reset => differentiator~329.OUTPUTSELECT
reset => differentiator~330.OUTPUTSELECT
reset => differentiator~331.OUTPUTSELECT
reset => differentiator~332.OUTPUTSELECT
reset => differentiator~333.OUTPUTSELECT
reset => differentiator~334.OUTPUTSELECT
reset => differentiator~335.OUTPUTSELECT
reset => differentiator~336.OUTPUTSELECT
reset => differentiator~337.OUTPUTSELECT
reset => differentiator~338.OUTPUTSELECT
reset => differentiator~339.OUTPUTSELECT
reset => differentiator~340.OUTPUTSELECT
reset => differentiator~341.OUTPUTSELECT
reset => differentiator~342.OUTPUTSELECT
reset => differentiator~343.OUTPUTSELECT
reset => differentiator~344.OUTPUTSELECT
reset => differentiator~345.OUTPUTSELECT
reset => differentiator~346.OUTPUTSELECT
reset => differentiator~347.OUTPUTSELECT
reset => differentiator~348.OUTPUTSELECT
reset => differentiator~349.OUTPUTSELECT
reset => differentiator~350.OUTPUTSELECT
reset => differentiator~351.OUTPUTSELECT
reset => differentiator~352.OUTPUTSELECT
reset => differentiator~353.OUTPUTSELECT
reset => differentiator~354.OUTPUTSELECT
reset => differentiator~355.OUTPUTSELECT
reset => differentiator~356.OUTPUTSELECT
reset => differentiator~357.OUTPUTSELECT
reset => differentiator~358.OUTPUTSELECT
reset => differentiator~359.OUTPUTSELECT
reset => differentiator~360.OUTPUTSELECT
reset => differentiator~361.OUTPUTSELECT
reset => differentiator~362.OUTPUTSELECT
reset => differentiator~363.OUTPUTSELECT
reset => differentiator~364.OUTPUTSELECT
reset => differentiator~365.OUTPUTSELECT
reset => differentiator~366.OUTPUTSELECT
reset => differentiator~367.OUTPUTSELECT
reset => differentiator~368.OUTPUTSELECT
reset => differentiator~369.OUTPUTSELECT
reset => differentiator~370.OUTPUTSELECT
reset => differentiator~371.OUTPUTSELECT
reset => differentiator~372.OUTPUTSELECT
reset => differentiator~373.OUTPUTSELECT
reset => differentiator~374.OUTPUTSELECT
reset => differentiator~375.OUTPUTSELECT
reset => differentiator~376.OUTPUTSELECT
reset => differentiator~377.OUTPUTSELECT
reset => differentiator~378.OUTPUTSELECT
reset => differentiator~379.OUTPUTSELECT
reset => differentiator~380.OUTPUTSELECT
reset => differentiator~381.OUTPUTSELECT
reset => differentiator~382.OUTPUTSELECT
reset => differentiator~383.OUTPUTSELECT
reset => always3~0.IN1
enable => always0~0.IN0
enable => always1~0.IN0
enable => strobe_out~0.IN0
enable => always3~0.IN0
rate[0] => counter~7.DATAB
rate[1] => log_ceil~0.DATAA
rate[1] => counter~6.DATAB
rate[1] => log_ceil~1.DATAA
rate[2] => log_ceil~0.OUTPUTSELECT
rate[2] => log_ceil~1.OUTPUTSELECT
rate[2] => counter~5.DATAB
rate[3] => log_ceil~4.DATAA
rate[3] => log_ceil~2.OUTPUTSELECT
rate[3] => log_ceil~3.OUTPUTSELECT
rate[3] => counter~4.DATAB
rate[4] => log_ceil~4.OUTPUTSELECT
rate[4] => log_ceil~5.OUTPUTSELECT
rate[4] => log_ceil~6.OUTPUTSELECT
rate[4] => counter~3.DATAB
rate[5] => log_ceil~7.OUTPUTSELECT
rate[5] => log_ceil~8.OUTPUTSELECT
rate[5] => log_ceil~9.OUTPUTSELECT
rate[5] => counter~2.DATAB
rate[6] => shift[2].OUTPUTSELECT
rate[6] => shift[1].OUTPUTSELECT
rate[6] => shift[0].OUTPUTSELECT
rate[6] => counter~1.DATAB
rate[7] => counter~0.DATAB
strobe_in => always0~0.IN1
strobe_in => strobe_out~1.IN0
strobe_in => counter~8.OUTPUTSELECT
strobe_in => counter~9.OUTPUTSELECT
strobe_in => counter~10.OUTPUTSELECT
strobe_in => counter~11.OUTPUTSELECT
strobe_in => counter~12.OUTPUTSELECT
strobe_in => counter~13.OUTPUTSELECT
strobe_in => counter~14.OUTPUTSELECT
strobe_in => counter~15.OUTPUTSELECT
strobe_out <= strobe_out~1.DB_MAX_OUTPUT_PORT_TYPE
signal_in[0] => signal_in[0]~15.IN1
signal_in[1] => signal_in[1]~14.IN1
signal_in[2] => signal_in[2]~13.IN1
signal_in[3] => signal_in[3]~12.IN1
signal_in[4] => signal_in[4]~11.IN1
signal_in[5] => signal_in[5]~10.IN1
signal_in[6] => signal_in[6]~9.IN1
signal_in[7] => signal_in[7]~8.IN1
signal_in[8] => signal_in[8]~7.IN1
signal_in[9] => signal_in[9]~6.IN1
signal_in[10] => signal_in[10]~5.IN1
signal_in[11] => signal_in[11]~4.IN1
signal_in[12] => signal_in[12]~3.IN1
signal_in[13] => signal_in[13]~2.IN1
signal_in[14] => signal_in[14]~1.IN1
signal_in[15] => signal_in[15]~0.IN1
signal_out[0] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
signal_out[1] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
signal_out[2] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
signal_out[3] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
signal_out[4] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
signal_out[5] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
signal_out[6] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
signal_out[7] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
signal_out[8] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
signal_out[9] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
signal_out[10] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
signal_out[11] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
signal_out[12] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
signal_out[13] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
signal_out[14] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
signal_out[15] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|cic_decim:cic_q|sign_extend:ext_input
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[15] => out[47].DATAIN
in[15] => out[46].DATAIN
in[15] => out[45].DATAIN
in[15] => out[44].DATAIN
in[15] => out[43].DATAIN
in[15] => out[42].DATAIN
in[15] => out[41].DATAIN
in[15] => out[40].DATAIN
in[15] => out[39].DATAIN
in[15] => out[38].DATAIN
in[15] => out[37].DATAIN
in[15] => out[36].DATAIN
in[15] => out[35].DATAIN
in[15] => out[34].DATAIN
in[15] => out[33].DATAIN
in[15] => out[32].DATAIN
in[15] => out[31].DATAIN
in[15] => out[30].DATAIN
in[15] => out[29].DATAIN
in[15] => out[28].DATAIN
in[15] => out[27].DATAIN
in[15] => out[26].DATAIN
in[15] => out[25].DATAIN
in[15] => out[24].DATAIN
in[15] => out[23].DATAIN
in[15] => out[22].DATAIN
in[15] => out[21].DATAIN
in[15] => out[20].DATAIN
in[15] => out[19].DATAIN
in[15] => out[18].DATAIN
in[15] => out[17].DATAIN
in[15] => out[16].DATAIN
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[32] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[33] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[34] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[35] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[36] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[37] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[38] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[39] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[40] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[41] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[42] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[43] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[44] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[45] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[46] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[47] <= in[15].DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|halfband_decim:hb_i
clock => clock~0.IN5
reset => reset~0.IN1
enable => ~NO_FANOUT~
strobe_in => store_odd~0.OUTPUTSELECT
strobe_in => start.IN1
strobe_in => comb~0.IN1
strobe_in => comb~1.IN1
strobe_in => debugctrl[5].DATAIN
strobe_out <= start_d5.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => data_in[0]~15.IN2
data_in[1] => data_in[1]~14.IN2
data_in[2] => data_in[2]~13.IN2
data_in[3] => data_in[3]~12.IN2
data_in[4] => data_in[4]~11.IN2
data_in[5] => data_in[5]~10.IN2
data_in[6] => data_in[6]~9.IN2
data_in[7] => data_in[7]~8.IN2
data_in[8] => data_in[8]~7.IN2
data_in[9] => data_in[9]~6.IN2
data_in[10] => data_in[10]~5.IN2
data_in[11] => data_in[11]~4.IN2
data_in[12] => data_in[12]~3.IN2
data_in[13] => data_in[13]~2.IN2
data_in[14] => data_in[14]~1.IN2
data_in[15] => data_in[15]~0.IN2
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[0] <= phase[0].DB_MAX_OUTPUT_PORT_TYPE
debugctrl[1] <= phase[1].DB_MAX_OUTPUT_PORT_TYPE
debugctrl[2] <= phase[2].DB_MAX_OUTPUT_PORT_TYPE
debugctrl[3] <= phase[3].DB_MAX_OUTPUT_PORT_TYPE
debugctrl[4] <= start_d5.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[5] <= strobe_in.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[6] <= store_odd.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[7] <= debugctrl[7]~0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[8] <= debugctrl[7]~0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[9] <= mult_en~0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[10] <= acc_en.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[11] <= reset~0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[12] <= clock~0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[13] <= <GND>
debugctrl[14] <= <GND>
debugctrl[15] <= <GND>


|ozy_nco|halfband_decim:hb_i|coeff_rom:coeff_rom
clock => data[14]~reg0.CLK
clock => data[13]~reg0.CLK
clock => data[12]~reg0.CLK
clock => data[11]~reg0.CLK
clock => data[10]~reg0.CLK
clock => data[9]~reg0.CLK
clock => data[8]~reg0.CLK
clock => data[7]~reg0.CLK
clock => data[6]~reg0.CLK
clock => data[5]~reg0.CLK
clock => data[4]~reg0.CLK
clock => data[3]~reg0.CLK
clock => data[2]~reg0.CLK
clock => data[1]~reg0.CLK
clock => data[0]~reg0.CLK
clock => data[15]~reg0.CLK
addr[0] => Decoder0.IN2
addr[1] => Decoder0.IN1
addr[2] => Decoder0.IN0
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|halfband_decim:hb_i|ram16_2sum:ram16_even
clock => ram_array.datain[14].CLK
clock => ram_array.datain[13].CLK
clock => ram_array.datain[12].CLK
clock => ram_array.datain[11].CLK
clock => ram_array.datain[10].CLK
clock => ram_array.datain[9].CLK
clock => ram_array.datain[8].CLK
clock => ram_array.datain[7].CLK
clock => ram_array.datain[6].CLK
clock => ram_array.datain[5].CLK
clock => ram_array.datain[4].CLK
clock => ram_array.datain[3].CLK
clock => ram_array.datain[2].CLK
clock => ram_array.datain[1].CLK
clock => ram_array.datain[0].CLK
clock => ram_array.waddr[3].CLK
clock => ram_array.waddr[2].CLK
clock => ram_array.waddr[1].CLK
clock => ram_array.waddr[0].CLK
clock => always0~0.CLK
clock => a[15].CLK
clock => a[14].CLK
clock => a[13].CLK
clock => a[12].CLK
clock => a[11].CLK
clock => a[10].CLK
clock => a[9].CLK
clock => a[8].CLK
clock => a[7].CLK
clock => a[6].CLK
clock => a[5].CLK
clock => a[4].CLK
clock => a[3].CLK
clock => a[2].CLK
clock => a[1].CLK
clock => a[0].CLK
clock => b[15].CLK
clock => b[14].CLK
clock => b[13].CLK
clock => b[12].CLK
clock => b[11].CLK
clock => b[10].CLK
clock => b[9].CLK
clock => b[8].CLK
clock => b[7].CLK
clock => b[6].CLK
clock => b[5].CLK
clock => b[4].CLK
clock => b[3].CLK
clock => b[2].CLK
clock => b[1].CLK
clock => b[0].CLK
clock => sum[15]~reg0.CLK
clock => sum[14]~reg0.CLK
clock => sum[13]~reg0.CLK
clock => sum[12]~reg0.CLK
clock => sum[11]~reg0.CLK
clock => sum[10]~reg0.CLK
clock => sum[9]~reg0.CLK
clock => sum[8]~reg0.CLK
clock => sum[7]~reg0.CLK
clock => sum[6]~reg0.CLK
clock => sum[5]~reg0.CLK
clock => sum[4]~reg0.CLK
clock => sum[3]~reg0.CLK
clock => sum[2]~reg0.CLK
clock => sum[1]~reg0.CLK
clock => sum[0]~reg0.CLK
clock => ram_array.datain[15].CLK
clock => ram_array.CLK0
clock => ram_array__dual.CLK0
write => always0~0.DATAIN
write => ram_array.WE
write => ram_array__dual.WE
wr_addr[0] => ram_array.waddr[0].DATAIN
wr_addr[0] => ram_array.WADDR
wr_addr[0] => ram_array__dual.WADDR
wr_addr[1] => ram_array.waddr[1].DATAIN
wr_addr[1] => ram_array.WADDR1
wr_addr[1] => ram_array__dual.WADDR1
wr_addr[2] => ram_array.waddr[2].DATAIN
wr_addr[2] => ram_array.WADDR2
wr_addr[2] => ram_array__dual.WADDR2
wr_addr[3] => ram_array.waddr[3].DATAIN
wr_addr[3] => ram_array.WADDR3
wr_addr[3] => ram_array__dual.WADDR3
wr_data[0] => ram_array.datain[0].DATAIN
wr_data[0] => ram_array.DATAIN
wr_data[0] => ram_array__dual.DATAIN
wr_data[1] => ram_array.datain[1].DATAIN
wr_data[1] => ram_array.DATAIN1
wr_data[1] => ram_array__dual.DATAIN1
wr_data[2] => ram_array.datain[2].DATAIN
wr_data[2] => ram_array.DATAIN2
wr_data[2] => ram_array__dual.DATAIN2
wr_data[3] => ram_array.datain[3].DATAIN
wr_data[3] => ram_array.DATAIN3
wr_data[3] => ram_array__dual.DATAIN3
wr_data[4] => ram_array.datain[4].DATAIN
wr_data[4] => ram_array.DATAIN4
wr_data[4] => ram_array__dual.DATAIN4
wr_data[5] => ram_array.datain[5].DATAIN
wr_data[5] => ram_array.DATAIN5
wr_data[5] => ram_array__dual.DATAIN5
wr_data[6] => ram_array.datain[6].DATAIN
wr_data[6] => ram_array.DATAIN6
wr_data[6] => ram_array__dual.DATAIN6
wr_data[7] => ram_array.datain[7].DATAIN
wr_data[7] => ram_array.DATAIN7
wr_data[7] => ram_array__dual.DATAIN7
wr_data[8] => ram_array.datain[8].DATAIN
wr_data[8] => ram_array.DATAIN8
wr_data[8] => ram_array__dual.DATAIN8
wr_data[9] => ram_array.datain[9].DATAIN
wr_data[9] => ram_array.DATAIN9
wr_data[9] => ram_array__dual.DATAIN9
wr_data[10] => ram_array.datain[10].DATAIN
wr_data[10] => ram_array.DATAIN10
wr_data[10] => ram_array__dual.DATAIN10
wr_data[11] => ram_array.datain[11].DATAIN
wr_data[11] => ram_array.DATAIN11
wr_data[11] => ram_array__dual.DATAIN11
wr_data[12] => ram_array.datain[12].DATAIN
wr_data[12] => ram_array.DATAIN12
wr_data[12] => ram_array__dual.DATAIN12
wr_data[13] => ram_array.datain[13].DATAIN
wr_data[13] => ram_array.DATAIN13
wr_data[13] => ram_array__dual.DATAIN13
wr_data[14] => ram_array.datain[14].DATAIN
wr_data[14] => ram_array.DATAIN14
wr_data[14] => ram_array__dual.DATAIN14
wr_data[15] => ram_array.datain[15].DATAIN
wr_data[15] => ram_array.DATAIN15
wr_data[15] => ram_array__dual.DATAIN15
rd_addr1[0] => ram_array.RADDR
rd_addr1[1] => ram_array.RADDR1
rd_addr1[2] => ram_array.RADDR2
rd_addr1[3] => ram_array.RADDR3
rd_addr2[0] => ram_array__dual.RADDR
rd_addr2[1] => ram_array__dual.RADDR1
rd_addr2[2] => ram_array__dual.RADDR2
rd_addr2[3] => ram_array__dual.RADDR3
sum[0] <= sum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|halfband_decim:hb_i|ram16:ram16_odd
clock => rd_data[14]~reg0.CLK
clock => rd_data[13]~reg0.CLK
clock => rd_data[12]~reg0.CLK
clock => rd_data[11]~reg0.CLK
clock => rd_data[10]~reg0.CLK
clock => rd_data[9]~reg0.CLK
clock => rd_data[8]~reg0.CLK
clock => rd_data[7]~reg0.CLK
clock => rd_data[6]~reg0.CLK
clock => rd_data[5]~reg0.CLK
clock => rd_data[4]~reg0.CLK
clock => rd_data[3]~reg0.CLK
clock => rd_data[2]~reg0.CLK
clock => rd_data[1]~reg0.CLK
clock => rd_data[0]~reg0.CLK
clock => ram_array.datain[15].CLK
clock => ram_array.datain[14].CLK
clock => ram_array.datain[13].CLK
clock => ram_array.datain[12].CLK
clock => ram_array.datain[11].CLK
clock => ram_array.datain[10].CLK
clock => ram_array.datain[9].CLK
clock => ram_array.datain[8].CLK
clock => ram_array.datain[7].CLK
clock => ram_array.datain[6].CLK
clock => ram_array.datain[5].CLK
clock => ram_array.datain[4].CLK
clock => ram_array.datain[3].CLK
clock => ram_array.datain[2].CLK
clock => ram_array.datain[1].CLK
clock => ram_array.datain[0].CLK
clock => ram_array.waddr[3].CLK
clock => ram_array.waddr[2].CLK
clock => ram_array.waddr[1].CLK
clock => ram_array.waddr[0].CLK
clock => always1~0.CLK
clock => rd_data[15]~reg0.CLK
clock => ram_array.CLK0
write => always1~0.DATAIN
write => ram_array.WE
wr_addr[0] => ram_array.waddr[0].DATAIN
wr_addr[0] => ram_array.WADDR
wr_addr[1] => ram_array.waddr[1].DATAIN
wr_addr[1] => ram_array.WADDR1
wr_addr[2] => ram_array.waddr[2].DATAIN
wr_addr[2] => ram_array.WADDR2
wr_addr[3] => ram_array.waddr[3].DATAIN
wr_addr[3] => ram_array.WADDR3
wr_data[0] => ram_array.datain[0].DATAIN
wr_data[0] => ram_array.DATAIN
wr_data[1] => ram_array.datain[1].DATAIN
wr_data[1] => ram_array.DATAIN1
wr_data[2] => ram_array.datain[2].DATAIN
wr_data[2] => ram_array.DATAIN2
wr_data[3] => ram_array.datain[3].DATAIN
wr_data[3] => ram_array.DATAIN3
wr_data[4] => ram_array.datain[4].DATAIN
wr_data[4] => ram_array.DATAIN4
wr_data[5] => ram_array.datain[5].DATAIN
wr_data[5] => ram_array.DATAIN5
wr_data[6] => ram_array.datain[6].DATAIN
wr_data[6] => ram_array.DATAIN6
wr_data[7] => ram_array.datain[7].DATAIN
wr_data[7] => ram_array.DATAIN7
wr_data[8] => ram_array.datain[8].DATAIN
wr_data[8] => ram_array.DATAIN8
wr_data[9] => ram_array.datain[9].DATAIN
wr_data[9] => ram_array.DATAIN9
wr_data[10] => ram_array.datain[10].DATAIN
wr_data[10] => ram_array.DATAIN10
wr_data[11] => ram_array.datain[11].DATAIN
wr_data[11] => ram_array.DATAIN11
wr_data[12] => ram_array.datain[12].DATAIN
wr_data[12] => ram_array.DATAIN12
wr_data[13] => ram_array.datain[13].DATAIN
wr_data[13] => ram_array.DATAIN13
wr_data[14] => ram_array.datain[14].DATAIN
wr_data[14] => ram_array.DATAIN14
wr_data[15] => ram_array.datain[15].DATAIN
wr_data[15] => ram_array.DATAIN15
rd_addr[0] => ram_array.RADDR
rd_addr[1] => ram_array.RADDR1
rd_addr[2] => ram_array.RADDR2
rd_addr[3] => ram_array.RADDR3
rd_data[0] <= rd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|halfband_decim:hb_i|mult:mult
clock => product[29]~reg0.CLK
clock => product[28]~reg0.CLK
clock => product[27]~reg0.CLK
clock => product[26]~reg0.CLK
clock => product[25]~reg0.CLK
clock => product[24]~reg0.CLK
clock => product[23]~reg0.CLK
clock => product[22]~reg0.CLK
clock => product[21]~reg0.CLK
clock => product[20]~reg0.CLK
clock => product[19]~reg0.CLK
clock => product[18]~reg0.CLK
clock => product[17]~reg0.CLK
clock => product[16]~reg0.CLK
clock => product[15]~reg0.CLK
clock => product[14]~reg0.CLK
clock => product[13]~reg0.CLK
clock => product[12]~reg0.CLK
clock => product[11]~reg0.CLK
clock => product[10]~reg0.CLK
clock => product[9]~reg0.CLK
clock => product[8]~reg0.CLK
clock => product[7]~reg0.CLK
clock => product[6]~reg0.CLK
clock => product[5]~reg0.CLK
clock => product[4]~reg0.CLK
clock => product[3]~reg0.CLK
clock => product[2]~reg0.CLK
clock => product[1]~reg0.CLK
clock => product[0]~reg0.CLK
clock => enable_out~reg0.CLK
clock => product[30]~reg0.CLK
x[0] => Mult0.IN15
x[1] => Mult0.IN14
x[2] => Mult0.IN13
x[3] => Mult0.IN12
x[4] => Mult0.IN11
x[5] => Mult0.IN10
x[6] => Mult0.IN9
x[7] => Mult0.IN8
x[8] => Mult0.IN7
x[9] => Mult0.IN6
x[10] => Mult0.IN5
x[11] => Mult0.IN4
x[12] => Mult0.IN3
x[13] => Mult0.IN2
x[14] => Mult0.IN1
x[15] => Mult0.IN0
y[0] => Mult0.IN31
y[1] => Mult0.IN30
y[2] => Mult0.IN29
y[3] => Mult0.IN28
y[4] => Mult0.IN27
y[5] => Mult0.IN26
y[6] => Mult0.IN25
y[7] => Mult0.IN24
y[8] => Mult0.IN23
y[9] => Mult0.IN22
y[10] => Mult0.IN21
y[11] => Mult0.IN20
y[12] => Mult0.IN19
y[13] => Mult0.IN18
y[14] => Mult0.IN17
y[15] => Mult0.IN16
product[0] <= product[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[1] <= product[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[2] <= product[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[3] <= product[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[4] <= product[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[5] <= product[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[6] <= product[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[7] <= product[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[8] <= product[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[9] <= product[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[10] <= product[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[11] <= product[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[12] <= product[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[13] <= product[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[14] <= product[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[15] <= product[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[16] <= product[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[17] <= product[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[18] <= product[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[19] <= product[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[20] <= product[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[21] <= product[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[22] <= product[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[23] <= product[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[24] <= product[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[25] <= product[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[26] <= product[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[27] <= product[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[28] <= product[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[29] <= product[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[30] <= product[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_in => product~0.OUTPUTSELECT
enable_in => product~1.OUTPUTSELECT
enable_in => product~2.OUTPUTSELECT
enable_in => product~3.OUTPUTSELECT
enable_in => product~4.OUTPUTSELECT
enable_in => product~5.OUTPUTSELECT
enable_in => product~6.OUTPUTSELECT
enable_in => product~7.OUTPUTSELECT
enable_in => product~8.OUTPUTSELECT
enable_in => product~9.OUTPUTSELECT
enable_in => product~10.OUTPUTSELECT
enable_in => product~11.OUTPUTSELECT
enable_in => product~12.OUTPUTSELECT
enable_in => product~13.OUTPUTSELECT
enable_in => product~14.OUTPUTSELECT
enable_in => product~15.OUTPUTSELECT
enable_in => product~16.OUTPUTSELECT
enable_in => product~17.OUTPUTSELECT
enable_in => product~18.OUTPUTSELECT
enable_in => product~19.OUTPUTSELECT
enable_in => product~20.OUTPUTSELECT
enable_in => product~21.OUTPUTSELECT
enable_in => product~22.OUTPUTSELECT
enable_in => product~23.OUTPUTSELECT
enable_in => product~24.OUTPUTSELECT
enable_in => product~25.OUTPUTSELECT
enable_in => product~26.OUTPUTSELECT
enable_in => product~27.OUTPUTSELECT
enable_in => product~28.OUTPUTSELECT
enable_in => product~29.OUTPUTSELECT
enable_in => product~30.OUTPUTSELECT
enable_in => enable_out~reg0.DATAIN
enable_out <= enable_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|halfband_decim:hb_i|acc:acc
clock => sum[32]~reg0.CLK
clock => sum[31]~reg0.CLK
clock => sum[30]~reg0.CLK
clock => sum[29]~reg0.CLK
clock => sum[28]~reg0.CLK
clock => sum[27]~reg0.CLK
clock => sum[26]~reg0.CLK
clock => sum[25]~reg0.CLK
clock => sum[24]~reg0.CLK
clock => sum[23]~reg0.CLK
clock => sum[22]~reg0.CLK
clock => sum[21]~reg0.CLK
clock => sum[20]~reg0.CLK
clock => sum[19]~reg0.CLK
clock => sum[18]~reg0.CLK
clock => sum[17]~reg0.CLK
clock => sum[16]~reg0.CLK
clock => sum[15]~reg0.CLK
clock => sum[14]~reg0.CLK
clock => sum[13]~reg0.CLK
clock => sum[12]~reg0.CLK
clock => sum[11]~reg0.CLK
clock => sum[10]~reg0.CLK
clock => sum[9]~reg0.CLK
clock => sum[8]~reg0.CLK
clock => sum[7]~reg0.CLK
clock => sum[6]~reg0.CLK
clock => sum[5]~reg0.CLK
clock => sum[4]~reg0.CLK
clock => sum[3]~reg0.CLK
clock => sum[2]~reg0.CLK
clock => sum[1]~reg0.CLK
clock => sum[0]~reg0.CLK
clock => enable_out~reg0.CLK
clock => sum[33]~reg0.CLK
reset => sum~68.OUTPUTSELECT
reset => sum~69.OUTPUTSELECT
reset => sum~70.OUTPUTSELECT
reset => sum~71.OUTPUTSELECT
reset => sum~72.OUTPUTSELECT
reset => sum~73.OUTPUTSELECT
reset => sum~74.OUTPUTSELECT
reset => sum~75.OUTPUTSELECT
reset => sum~76.OUTPUTSELECT
reset => sum~77.OUTPUTSELECT
reset => sum~78.OUTPUTSELECT
reset => sum~79.OUTPUTSELECT
reset => sum~80.OUTPUTSELECT
reset => sum~81.OUTPUTSELECT
reset => sum~82.OUTPUTSELECT
reset => sum~83.OUTPUTSELECT
reset => sum~84.OUTPUTSELECT
reset => sum~85.OUTPUTSELECT
reset => sum~86.OUTPUTSELECT
reset => sum~87.OUTPUTSELECT
reset => sum~88.OUTPUTSELECT
reset => sum~89.OUTPUTSELECT
reset => sum~90.OUTPUTSELECT
reset => sum~91.OUTPUTSELECT
reset => sum~92.OUTPUTSELECT
reset => sum~93.OUTPUTSELECT
reset => sum~94.OUTPUTSELECT
reset => sum~95.OUTPUTSELECT
reset => sum~96.OUTPUTSELECT
reset => sum~97.OUTPUTSELECT
reset => sum~98.OUTPUTSELECT
reset => sum~99.OUTPUTSELECT
reset => sum~100.OUTPUTSELECT
reset => sum~101.OUTPUTSELECT
clear => sum~34.OUTPUTSELECT
clear => sum~35.OUTPUTSELECT
clear => sum~36.OUTPUTSELECT
clear => sum~37.OUTPUTSELECT
clear => sum~38.OUTPUTSELECT
clear => sum~39.OUTPUTSELECT
clear => sum~40.OUTPUTSELECT
clear => sum~41.OUTPUTSELECT
clear => sum~42.OUTPUTSELECT
clear => sum~43.OUTPUTSELECT
clear => sum~44.OUTPUTSELECT
clear => sum~45.OUTPUTSELECT
clear => sum~46.OUTPUTSELECT
clear => sum~47.OUTPUTSELECT
clear => sum~48.OUTPUTSELECT
clear => sum~49.OUTPUTSELECT
clear => sum~50.OUTPUTSELECT
clear => sum~51.OUTPUTSELECT
clear => sum~52.OUTPUTSELECT
clear => sum~53.OUTPUTSELECT
clear => sum~54.OUTPUTSELECT
clear => sum~55.OUTPUTSELECT
clear => sum~56.OUTPUTSELECT
clear => sum~57.OUTPUTSELECT
clear => sum~58.OUTPUTSELECT
clear => sum~59.OUTPUTSELECT
clear => sum~60.OUTPUTSELECT
clear => sum~61.OUTPUTSELECT
clear => sum~62.OUTPUTSELECT
clear => sum~63.OUTPUTSELECT
clear => sum~64.OUTPUTSELECT
clear => sum~65.OUTPUTSELECT
clear => sum~66.OUTPUTSELECT
clear => sum~67.OUTPUTSELECT
enable_in => sum~0.OUTPUTSELECT
enable_in => sum~1.OUTPUTSELECT
enable_in => sum~2.OUTPUTSELECT
enable_in => sum~3.OUTPUTSELECT
enable_in => sum~4.OUTPUTSELECT
enable_in => sum~5.OUTPUTSELECT
enable_in => sum~6.OUTPUTSELECT
enable_in => sum~7.OUTPUTSELECT
enable_in => sum~8.OUTPUTSELECT
enable_in => sum~9.OUTPUTSELECT
enable_in => sum~10.OUTPUTSELECT
enable_in => sum~11.OUTPUTSELECT
enable_in => sum~12.OUTPUTSELECT
enable_in => sum~13.OUTPUTSELECT
enable_in => sum~14.OUTPUTSELECT
enable_in => sum~15.OUTPUTSELECT
enable_in => sum~16.OUTPUTSELECT
enable_in => sum~17.OUTPUTSELECT
enable_in => sum~18.OUTPUTSELECT
enable_in => sum~19.OUTPUTSELECT
enable_in => sum~20.OUTPUTSELECT
enable_in => sum~21.OUTPUTSELECT
enable_in => sum~22.OUTPUTSELECT
enable_in => sum~23.OUTPUTSELECT
enable_in => sum~24.OUTPUTSELECT
enable_in => sum~25.OUTPUTSELECT
enable_in => sum~26.OUTPUTSELECT
enable_in => sum~27.OUTPUTSELECT
enable_in => sum~28.OUTPUTSELECT
enable_in => sum~29.OUTPUTSELECT
enable_in => sum~30.OUTPUTSELECT
enable_in => sum~31.OUTPUTSELECT
enable_in => sum~32.OUTPUTSELECT
enable_in => sum~33.OUTPUTSELECT
enable_in => enable_out~reg0.DATAIN
enable_out <= enable_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
addend[0] => Add0.IN34
addend[0] => sum~67.DATAB
addend[1] => Add0.IN33
addend[1] => sum~66.DATAB
addend[2] => Add0.IN32
addend[2] => sum~65.DATAB
addend[3] => Add0.IN31
addend[3] => sum~64.DATAB
addend[4] => Add0.IN30
addend[4] => sum~63.DATAB
addend[5] => Add0.IN29
addend[5] => sum~62.DATAB
addend[6] => Add0.IN28
addend[6] => sum~61.DATAB
addend[7] => Add0.IN27
addend[7] => sum~60.DATAB
addend[8] => Add0.IN26
addend[8] => sum~59.DATAB
addend[9] => Add0.IN25
addend[9] => sum~58.DATAB
addend[10] => Add0.IN24
addend[10] => sum~57.DATAB
addend[11] => Add0.IN23
addend[11] => sum~56.DATAB
addend[12] => Add0.IN22
addend[12] => sum~55.DATAB
addend[13] => Add0.IN21
addend[13] => sum~54.DATAB
addend[14] => Add0.IN20
addend[14] => sum~53.DATAB
addend[15] => Add0.IN19
addend[15] => sum~52.DATAB
addend[16] => Add0.IN18
addend[16] => sum~51.DATAB
addend[17] => Add0.IN17
addend[17] => sum~50.DATAB
addend[18] => Add0.IN16
addend[18] => sum~49.DATAB
addend[19] => Add0.IN15
addend[19] => sum~48.DATAB
addend[20] => Add0.IN14
addend[20] => sum~47.DATAB
addend[21] => Add0.IN13
addend[21] => sum~46.DATAB
addend[22] => Add0.IN12
addend[22] => sum~45.DATAB
addend[23] => Add0.IN11
addend[23] => sum~44.DATAB
addend[24] => Add0.IN10
addend[24] => sum~43.DATAB
addend[25] => Add0.IN9
addend[25] => sum~42.DATAB
addend[26] => Add0.IN8
addend[26] => sum~41.DATAB
addend[27] => Add0.IN7
addend[27] => sum~40.DATAB
addend[28] => Add0.IN6
addend[28] => sum~39.DATAB
addend[29] => Add0.IN5
addend[29] => sum~38.DATAB
addend[30] => Add0.IN1
addend[30] => Add0.IN2
addend[30] => Add0.IN3
addend[30] => Add0.IN4
addend[30] => sum~34.DATAB
addend[30] => sum~35.DATAB
addend[30] => sum~36.DATAB
addend[30] => sum~37.DATAB
sum[0] <= sum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= sum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= sum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= sum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= sum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= sum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= sum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= sum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= sum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= sum[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= sum[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= sum[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= sum[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= sum[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= sum[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= sum[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= sum[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[32] <= sum[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[33] <= sum[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|halfband_decim:hb_q
clock => clock~0.IN5
reset => reset~0.IN1
enable => ~NO_FANOUT~
strobe_in => store_odd~0.OUTPUTSELECT
strobe_in => start.IN1
strobe_in => comb~0.IN1
strobe_in => comb~1.IN1
strobe_in => debugctrl[5].DATAIN
strobe_out <= start_d5.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => data_in[0]~15.IN2
data_in[1] => data_in[1]~14.IN2
data_in[2] => data_in[2]~13.IN2
data_in[3] => data_in[3]~12.IN2
data_in[4] => data_in[4]~11.IN2
data_in[5] => data_in[5]~10.IN2
data_in[6] => data_in[6]~9.IN2
data_in[7] => data_in[7]~8.IN2
data_in[8] => data_in[8]~7.IN2
data_in[9] => data_in[9]~6.IN2
data_in[10] => data_in[10]~5.IN2
data_in[11] => data_in[11]~4.IN2
data_in[12] => data_in[12]~3.IN2
data_in[13] => data_in[13]~2.IN2
data_in[14] => data_in[14]~1.IN2
data_in[15] => data_in[15]~0.IN2
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[0] <= phase[0].DB_MAX_OUTPUT_PORT_TYPE
debugctrl[1] <= phase[1].DB_MAX_OUTPUT_PORT_TYPE
debugctrl[2] <= phase[2].DB_MAX_OUTPUT_PORT_TYPE
debugctrl[3] <= phase[3].DB_MAX_OUTPUT_PORT_TYPE
debugctrl[4] <= start_d5.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[5] <= strobe_in.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[6] <= store_odd.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[7] <= debugctrl[7]~0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[8] <= debugctrl[7]~0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[9] <= mult_en~0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[10] <= acc_en.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[11] <= reset~0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[12] <= clock~0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[13] <= <GND>
debugctrl[14] <= <GND>
debugctrl[15] <= <GND>


|ozy_nco|halfband_decim:hb_q|coeff_rom:coeff_rom
clock => data[14]~reg0.CLK
clock => data[13]~reg0.CLK
clock => data[12]~reg0.CLK
clock => data[11]~reg0.CLK
clock => data[10]~reg0.CLK
clock => data[9]~reg0.CLK
clock => data[8]~reg0.CLK
clock => data[7]~reg0.CLK
clock => data[6]~reg0.CLK
clock => data[5]~reg0.CLK
clock => data[4]~reg0.CLK
clock => data[3]~reg0.CLK
clock => data[2]~reg0.CLK
clock => data[1]~reg0.CLK
clock => data[0]~reg0.CLK
clock => data[15]~reg0.CLK
addr[0] => Decoder0.IN2
addr[1] => Decoder0.IN1
addr[2] => Decoder0.IN0
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|halfband_decim:hb_q|ram16_2sum:ram16_even
clock => ram_array.datain[14].CLK
clock => ram_array.datain[13].CLK
clock => ram_array.datain[12].CLK
clock => ram_array.datain[11].CLK
clock => ram_array.datain[10].CLK
clock => ram_array.datain[9].CLK
clock => ram_array.datain[8].CLK
clock => ram_array.datain[7].CLK
clock => ram_array.datain[6].CLK
clock => ram_array.datain[5].CLK
clock => ram_array.datain[4].CLK
clock => ram_array.datain[3].CLK
clock => ram_array.datain[2].CLK
clock => ram_array.datain[1].CLK
clock => ram_array.datain[0].CLK
clock => ram_array.waddr[3].CLK
clock => ram_array.waddr[2].CLK
clock => ram_array.waddr[1].CLK
clock => ram_array.waddr[0].CLK
clock => always0~0.CLK
clock => a[15].CLK
clock => a[14].CLK
clock => a[13].CLK
clock => a[12].CLK
clock => a[11].CLK
clock => a[10].CLK
clock => a[9].CLK
clock => a[8].CLK
clock => a[7].CLK
clock => a[6].CLK
clock => a[5].CLK
clock => a[4].CLK
clock => a[3].CLK
clock => a[2].CLK
clock => a[1].CLK
clock => a[0].CLK
clock => b[15].CLK
clock => b[14].CLK
clock => b[13].CLK
clock => b[12].CLK
clock => b[11].CLK
clock => b[10].CLK
clock => b[9].CLK
clock => b[8].CLK
clock => b[7].CLK
clock => b[6].CLK
clock => b[5].CLK
clock => b[4].CLK
clock => b[3].CLK
clock => b[2].CLK
clock => b[1].CLK
clock => b[0].CLK
clock => sum[15]~reg0.CLK
clock => sum[14]~reg0.CLK
clock => sum[13]~reg0.CLK
clock => sum[12]~reg0.CLK
clock => sum[11]~reg0.CLK
clock => sum[10]~reg0.CLK
clock => sum[9]~reg0.CLK
clock => sum[8]~reg0.CLK
clock => sum[7]~reg0.CLK
clock => sum[6]~reg0.CLK
clock => sum[5]~reg0.CLK
clock => sum[4]~reg0.CLK
clock => sum[3]~reg0.CLK
clock => sum[2]~reg0.CLK
clock => sum[1]~reg0.CLK
clock => sum[0]~reg0.CLK
clock => ram_array.datain[15].CLK
clock => ram_array.CLK0
clock => ram_array__dual.CLK0
write => always0~0.DATAIN
write => ram_array.WE
write => ram_array__dual.WE
wr_addr[0] => ram_array.waddr[0].DATAIN
wr_addr[0] => ram_array.WADDR
wr_addr[0] => ram_array__dual.WADDR
wr_addr[1] => ram_array.waddr[1].DATAIN
wr_addr[1] => ram_array.WADDR1
wr_addr[1] => ram_array__dual.WADDR1
wr_addr[2] => ram_array.waddr[2].DATAIN
wr_addr[2] => ram_array.WADDR2
wr_addr[2] => ram_array__dual.WADDR2
wr_addr[3] => ram_array.waddr[3].DATAIN
wr_addr[3] => ram_array.WADDR3
wr_addr[3] => ram_array__dual.WADDR3
wr_data[0] => ram_array.datain[0].DATAIN
wr_data[0] => ram_array.DATAIN
wr_data[0] => ram_array__dual.DATAIN
wr_data[1] => ram_array.datain[1].DATAIN
wr_data[1] => ram_array.DATAIN1
wr_data[1] => ram_array__dual.DATAIN1
wr_data[2] => ram_array.datain[2].DATAIN
wr_data[2] => ram_array.DATAIN2
wr_data[2] => ram_array__dual.DATAIN2
wr_data[3] => ram_array.datain[3].DATAIN
wr_data[3] => ram_array.DATAIN3
wr_data[3] => ram_array__dual.DATAIN3
wr_data[4] => ram_array.datain[4].DATAIN
wr_data[4] => ram_array.DATAIN4
wr_data[4] => ram_array__dual.DATAIN4
wr_data[5] => ram_array.datain[5].DATAIN
wr_data[5] => ram_array.DATAIN5
wr_data[5] => ram_array__dual.DATAIN5
wr_data[6] => ram_array.datain[6].DATAIN
wr_data[6] => ram_array.DATAIN6
wr_data[6] => ram_array__dual.DATAIN6
wr_data[7] => ram_array.datain[7].DATAIN
wr_data[7] => ram_array.DATAIN7
wr_data[7] => ram_array__dual.DATAIN7
wr_data[8] => ram_array.datain[8].DATAIN
wr_data[8] => ram_array.DATAIN8
wr_data[8] => ram_array__dual.DATAIN8
wr_data[9] => ram_array.datain[9].DATAIN
wr_data[9] => ram_array.DATAIN9
wr_data[9] => ram_array__dual.DATAIN9
wr_data[10] => ram_array.datain[10].DATAIN
wr_data[10] => ram_array.DATAIN10
wr_data[10] => ram_array__dual.DATAIN10
wr_data[11] => ram_array.datain[11].DATAIN
wr_data[11] => ram_array.DATAIN11
wr_data[11] => ram_array__dual.DATAIN11
wr_data[12] => ram_array.datain[12].DATAIN
wr_data[12] => ram_array.DATAIN12
wr_data[12] => ram_array__dual.DATAIN12
wr_data[13] => ram_array.datain[13].DATAIN
wr_data[13] => ram_array.DATAIN13
wr_data[13] => ram_array__dual.DATAIN13
wr_data[14] => ram_array.datain[14].DATAIN
wr_data[14] => ram_array.DATAIN14
wr_data[14] => ram_array__dual.DATAIN14
wr_data[15] => ram_array.datain[15].DATAIN
wr_data[15] => ram_array.DATAIN15
wr_data[15] => ram_array__dual.DATAIN15
rd_addr1[0] => ram_array.RADDR
rd_addr1[1] => ram_array.RADDR1
rd_addr1[2] => ram_array.RADDR2
rd_addr1[3] => ram_array.RADDR3
rd_addr2[0] => ram_array__dual.RADDR
rd_addr2[1] => ram_array__dual.RADDR1
rd_addr2[2] => ram_array__dual.RADDR2
rd_addr2[3] => ram_array__dual.RADDR3
sum[0] <= sum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|halfband_decim:hb_q|ram16:ram16_odd
clock => rd_data[14]~reg0.CLK
clock => rd_data[13]~reg0.CLK
clock => rd_data[12]~reg0.CLK
clock => rd_data[11]~reg0.CLK
clock => rd_data[10]~reg0.CLK
clock => rd_data[9]~reg0.CLK
clock => rd_data[8]~reg0.CLK
clock => rd_data[7]~reg0.CLK
clock => rd_data[6]~reg0.CLK
clock => rd_data[5]~reg0.CLK
clock => rd_data[4]~reg0.CLK
clock => rd_data[3]~reg0.CLK
clock => rd_data[2]~reg0.CLK
clock => rd_data[1]~reg0.CLK
clock => rd_data[0]~reg0.CLK
clock => ram_array.datain[15].CLK
clock => ram_array.datain[14].CLK
clock => ram_array.datain[13].CLK
clock => ram_array.datain[12].CLK
clock => ram_array.datain[11].CLK
clock => ram_array.datain[10].CLK
clock => ram_array.datain[9].CLK
clock => ram_array.datain[8].CLK
clock => ram_array.datain[7].CLK
clock => ram_array.datain[6].CLK
clock => ram_array.datain[5].CLK
clock => ram_array.datain[4].CLK
clock => ram_array.datain[3].CLK
clock => ram_array.datain[2].CLK
clock => ram_array.datain[1].CLK
clock => ram_array.datain[0].CLK
clock => ram_array.waddr[3].CLK
clock => ram_array.waddr[2].CLK
clock => ram_array.waddr[1].CLK
clock => ram_array.waddr[0].CLK
clock => always1~0.CLK
clock => rd_data[15]~reg0.CLK
clock => ram_array.CLK0
write => always1~0.DATAIN
write => ram_array.WE
wr_addr[0] => ram_array.waddr[0].DATAIN
wr_addr[0] => ram_array.WADDR
wr_addr[1] => ram_array.waddr[1].DATAIN
wr_addr[1] => ram_array.WADDR1
wr_addr[2] => ram_array.waddr[2].DATAIN
wr_addr[2] => ram_array.WADDR2
wr_addr[3] => ram_array.waddr[3].DATAIN
wr_addr[3] => ram_array.WADDR3
wr_data[0] => ram_array.datain[0].DATAIN
wr_data[0] => ram_array.DATAIN
wr_data[1] => ram_array.datain[1].DATAIN
wr_data[1] => ram_array.DATAIN1
wr_data[2] => ram_array.datain[2].DATAIN
wr_data[2] => ram_array.DATAIN2
wr_data[3] => ram_array.datain[3].DATAIN
wr_data[3] => ram_array.DATAIN3
wr_data[4] => ram_array.datain[4].DATAIN
wr_data[4] => ram_array.DATAIN4
wr_data[5] => ram_array.datain[5].DATAIN
wr_data[5] => ram_array.DATAIN5
wr_data[6] => ram_array.datain[6].DATAIN
wr_data[6] => ram_array.DATAIN6
wr_data[7] => ram_array.datain[7].DATAIN
wr_data[7] => ram_array.DATAIN7
wr_data[8] => ram_array.datain[8].DATAIN
wr_data[8] => ram_array.DATAIN8
wr_data[9] => ram_array.datain[9].DATAIN
wr_data[9] => ram_array.DATAIN9
wr_data[10] => ram_array.datain[10].DATAIN
wr_data[10] => ram_array.DATAIN10
wr_data[11] => ram_array.datain[11].DATAIN
wr_data[11] => ram_array.DATAIN11
wr_data[12] => ram_array.datain[12].DATAIN
wr_data[12] => ram_array.DATAIN12
wr_data[13] => ram_array.datain[13].DATAIN
wr_data[13] => ram_array.DATAIN13
wr_data[14] => ram_array.datain[14].DATAIN
wr_data[14] => ram_array.DATAIN14
wr_data[15] => ram_array.datain[15].DATAIN
wr_data[15] => ram_array.DATAIN15
rd_addr[0] => ram_array.RADDR
rd_addr[1] => ram_array.RADDR1
rd_addr[2] => ram_array.RADDR2
rd_addr[3] => ram_array.RADDR3
rd_data[0] <= rd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|halfband_decim:hb_q|mult:mult
clock => product[29]~reg0.CLK
clock => product[28]~reg0.CLK
clock => product[27]~reg0.CLK
clock => product[26]~reg0.CLK
clock => product[25]~reg0.CLK
clock => product[24]~reg0.CLK
clock => product[23]~reg0.CLK
clock => product[22]~reg0.CLK
clock => product[21]~reg0.CLK
clock => product[20]~reg0.CLK
clock => product[19]~reg0.CLK
clock => product[18]~reg0.CLK
clock => product[17]~reg0.CLK
clock => product[16]~reg0.CLK
clock => product[15]~reg0.CLK
clock => product[14]~reg0.CLK
clock => product[13]~reg0.CLK
clock => product[12]~reg0.CLK
clock => product[11]~reg0.CLK
clock => product[10]~reg0.CLK
clock => product[9]~reg0.CLK
clock => product[8]~reg0.CLK
clock => product[7]~reg0.CLK
clock => product[6]~reg0.CLK
clock => product[5]~reg0.CLK
clock => product[4]~reg0.CLK
clock => product[3]~reg0.CLK
clock => product[2]~reg0.CLK
clock => product[1]~reg0.CLK
clock => product[0]~reg0.CLK
clock => enable_out~reg0.CLK
clock => product[30]~reg0.CLK
x[0] => Mult0.IN15
x[1] => Mult0.IN14
x[2] => Mult0.IN13
x[3] => Mult0.IN12
x[4] => Mult0.IN11
x[5] => Mult0.IN10
x[6] => Mult0.IN9
x[7] => Mult0.IN8
x[8] => Mult0.IN7
x[9] => Mult0.IN6
x[10] => Mult0.IN5
x[11] => Mult0.IN4
x[12] => Mult0.IN3
x[13] => Mult0.IN2
x[14] => Mult0.IN1
x[15] => Mult0.IN0
y[0] => Mult0.IN31
y[1] => Mult0.IN30
y[2] => Mult0.IN29
y[3] => Mult0.IN28
y[4] => Mult0.IN27
y[5] => Mult0.IN26
y[6] => Mult0.IN25
y[7] => Mult0.IN24
y[8] => Mult0.IN23
y[9] => Mult0.IN22
y[10] => Mult0.IN21
y[11] => Mult0.IN20
y[12] => Mult0.IN19
y[13] => Mult0.IN18
y[14] => Mult0.IN17
y[15] => Mult0.IN16
product[0] <= product[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[1] <= product[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[2] <= product[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[3] <= product[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[4] <= product[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[5] <= product[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[6] <= product[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[7] <= product[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[8] <= product[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[9] <= product[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[10] <= product[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[11] <= product[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[12] <= product[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[13] <= product[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[14] <= product[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[15] <= product[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[16] <= product[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[17] <= product[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[18] <= product[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[19] <= product[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[20] <= product[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[21] <= product[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[22] <= product[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[23] <= product[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[24] <= product[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[25] <= product[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[26] <= product[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[27] <= product[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[28] <= product[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[29] <= product[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[30] <= product[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_in => product~0.OUTPUTSELECT
enable_in => product~1.OUTPUTSELECT
enable_in => product~2.OUTPUTSELECT
enable_in => product~3.OUTPUTSELECT
enable_in => product~4.OUTPUTSELECT
enable_in => product~5.OUTPUTSELECT
enable_in => product~6.OUTPUTSELECT
enable_in => product~7.OUTPUTSELECT
enable_in => product~8.OUTPUTSELECT
enable_in => product~9.OUTPUTSELECT
enable_in => product~10.OUTPUTSELECT
enable_in => product~11.OUTPUTSELECT
enable_in => product~12.OUTPUTSELECT
enable_in => product~13.OUTPUTSELECT
enable_in => product~14.OUTPUTSELECT
enable_in => product~15.OUTPUTSELECT
enable_in => product~16.OUTPUTSELECT
enable_in => product~17.OUTPUTSELECT
enable_in => product~18.OUTPUTSELECT
enable_in => product~19.OUTPUTSELECT
enable_in => product~20.OUTPUTSELECT
enable_in => product~21.OUTPUTSELECT
enable_in => product~22.OUTPUTSELECT
enable_in => product~23.OUTPUTSELECT
enable_in => product~24.OUTPUTSELECT
enable_in => product~25.OUTPUTSELECT
enable_in => product~26.OUTPUTSELECT
enable_in => product~27.OUTPUTSELECT
enable_in => product~28.OUTPUTSELECT
enable_in => product~29.OUTPUTSELECT
enable_in => product~30.OUTPUTSELECT
enable_in => enable_out~reg0.DATAIN
enable_out <= enable_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|halfband_decim:hb_q|acc:acc
clock => sum[32]~reg0.CLK
clock => sum[31]~reg0.CLK
clock => sum[30]~reg0.CLK
clock => sum[29]~reg0.CLK
clock => sum[28]~reg0.CLK
clock => sum[27]~reg0.CLK
clock => sum[26]~reg0.CLK
clock => sum[25]~reg0.CLK
clock => sum[24]~reg0.CLK
clock => sum[23]~reg0.CLK
clock => sum[22]~reg0.CLK
clock => sum[21]~reg0.CLK
clock => sum[20]~reg0.CLK
clock => sum[19]~reg0.CLK
clock => sum[18]~reg0.CLK
clock => sum[17]~reg0.CLK
clock => sum[16]~reg0.CLK
clock => sum[15]~reg0.CLK
clock => sum[14]~reg0.CLK
clock => sum[13]~reg0.CLK
clock => sum[12]~reg0.CLK
clock => sum[11]~reg0.CLK
clock => sum[10]~reg0.CLK
clock => sum[9]~reg0.CLK
clock => sum[8]~reg0.CLK
clock => sum[7]~reg0.CLK
clock => sum[6]~reg0.CLK
clock => sum[5]~reg0.CLK
clock => sum[4]~reg0.CLK
clock => sum[3]~reg0.CLK
clock => sum[2]~reg0.CLK
clock => sum[1]~reg0.CLK
clock => sum[0]~reg0.CLK
clock => enable_out~reg0.CLK
clock => sum[33]~reg0.CLK
reset => sum~68.OUTPUTSELECT
reset => sum~69.OUTPUTSELECT
reset => sum~70.OUTPUTSELECT
reset => sum~71.OUTPUTSELECT
reset => sum~72.OUTPUTSELECT
reset => sum~73.OUTPUTSELECT
reset => sum~74.OUTPUTSELECT
reset => sum~75.OUTPUTSELECT
reset => sum~76.OUTPUTSELECT
reset => sum~77.OUTPUTSELECT
reset => sum~78.OUTPUTSELECT
reset => sum~79.OUTPUTSELECT
reset => sum~80.OUTPUTSELECT
reset => sum~81.OUTPUTSELECT
reset => sum~82.OUTPUTSELECT
reset => sum~83.OUTPUTSELECT
reset => sum~84.OUTPUTSELECT
reset => sum~85.OUTPUTSELECT
reset => sum~86.OUTPUTSELECT
reset => sum~87.OUTPUTSELECT
reset => sum~88.OUTPUTSELECT
reset => sum~89.OUTPUTSELECT
reset => sum~90.OUTPUTSELECT
reset => sum~91.OUTPUTSELECT
reset => sum~92.OUTPUTSELECT
reset => sum~93.OUTPUTSELECT
reset => sum~94.OUTPUTSELECT
reset => sum~95.OUTPUTSELECT
reset => sum~96.OUTPUTSELECT
reset => sum~97.OUTPUTSELECT
reset => sum~98.OUTPUTSELECT
reset => sum~99.OUTPUTSELECT
reset => sum~100.OUTPUTSELECT
reset => sum~101.OUTPUTSELECT
clear => sum~34.OUTPUTSELECT
clear => sum~35.OUTPUTSELECT
clear => sum~36.OUTPUTSELECT
clear => sum~37.OUTPUTSELECT
clear => sum~38.OUTPUTSELECT
clear => sum~39.OUTPUTSELECT
clear => sum~40.OUTPUTSELECT
clear => sum~41.OUTPUTSELECT
clear => sum~42.OUTPUTSELECT
clear => sum~43.OUTPUTSELECT
clear => sum~44.OUTPUTSELECT
clear => sum~45.OUTPUTSELECT
clear => sum~46.OUTPUTSELECT
clear => sum~47.OUTPUTSELECT
clear => sum~48.OUTPUTSELECT
clear => sum~49.OUTPUTSELECT
clear => sum~50.OUTPUTSELECT
clear => sum~51.OUTPUTSELECT
clear => sum~52.OUTPUTSELECT
clear => sum~53.OUTPUTSELECT
clear => sum~54.OUTPUTSELECT
clear => sum~55.OUTPUTSELECT
clear => sum~56.OUTPUTSELECT
clear => sum~57.OUTPUTSELECT
clear => sum~58.OUTPUTSELECT
clear => sum~59.OUTPUTSELECT
clear => sum~60.OUTPUTSELECT
clear => sum~61.OUTPUTSELECT
clear => sum~62.OUTPUTSELECT
clear => sum~63.OUTPUTSELECT
clear => sum~64.OUTPUTSELECT
clear => sum~65.OUTPUTSELECT
clear => sum~66.OUTPUTSELECT
clear => sum~67.OUTPUTSELECT
enable_in => sum~0.OUTPUTSELECT
enable_in => sum~1.OUTPUTSELECT
enable_in => sum~2.OUTPUTSELECT
enable_in => sum~3.OUTPUTSELECT
enable_in => sum~4.OUTPUTSELECT
enable_in => sum~5.OUTPUTSELECT
enable_in => sum~6.OUTPUTSELECT
enable_in => sum~7.OUTPUTSELECT
enable_in => sum~8.OUTPUTSELECT
enable_in => sum~9.OUTPUTSELECT
enable_in => sum~10.OUTPUTSELECT
enable_in => sum~11.OUTPUTSELECT
enable_in => sum~12.OUTPUTSELECT
enable_in => sum~13.OUTPUTSELECT
enable_in => sum~14.OUTPUTSELECT
enable_in => sum~15.OUTPUTSELECT
enable_in => sum~16.OUTPUTSELECT
enable_in => sum~17.OUTPUTSELECT
enable_in => sum~18.OUTPUTSELECT
enable_in => sum~19.OUTPUTSELECT
enable_in => sum~20.OUTPUTSELECT
enable_in => sum~21.OUTPUTSELECT
enable_in => sum~22.OUTPUTSELECT
enable_in => sum~23.OUTPUTSELECT
enable_in => sum~24.OUTPUTSELECT
enable_in => sum~25.OUTPUTSELECT
enable_in => sum~26.OUTPUTSELECT
enable_in => sum~27.OUTPUTSELECT
enable_in => sum~28.OUTPUTSELECT
enable_in => sum~29.OUTPUTSELECT
enable_in => sum~30.OUTPUTSELECT
enable_in => sum~31.OUTPUTSELECT
enable_in => sum~32.OUTPUTSELECT
enable_in => sum~33.OUTPUTSELECT
enable_in => enable_out~reg0.DATAIN
enable_out <= enable_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
addend[0] => Add0.IN34
addend[0] => sum~67.DATAB
addend[1] => Add0.IN33
addend[1] => sum~66.DATAB
addend[2] => Add0.IN32
addend[2] => sum~65.DATAB
addend[3] => Add0.IN31
addend[3] => sum~64.DATAB
addend[4] => Add0.IN30
addend[4] => sum~63.DATAB
addend[5] => Add0.IN29
addend[5] => sum~62.DATAB
addend[6] => Add0.IN28
addend[6] => sum~61.DATAB
addend[7] => Add0.IN27
addend[7] => sum~60.DATAB
addend[8] => Add0.IN26
addend[8] => sum~59.DATAB
addend[9] => Add0.IN25
addend[9] => sum~58.DATAB
addend[10] => Add0.IN24
addend[10] => sum~57.DATAB
addend[11] => Add0.IN23
addend[11] => sum~56.DATAB
addend[12] => Add0.IN22
addend[12] => sum~55.DATAB
addend[13] => Add0.IN21
addend[13] => sum~54.DATAB
addend[14] => Add0.IN20
addend[14] => sum~53.DATAB
addend[15] => Add0.IN19
addend[15] => sum~52.DATAB
addend[16] => Add0.IN18
addend[16] => sum~51.DATAB
addend[17] => Add0.IN17
addend[17] => sum~50.DATAB
addend[18] => Add0.IN16
addend[18] => sum~49.DATAB
addend[19] => Add0.IN15
addend[19] => sum~48.DATAB
addend[20] => Add0.IN14
addend[20] => sum~47.DATAB
addend[21] => Add0.IN13
addend[21] => sum~46.DATAB
addend[22] => Add0.IN12
addend[22] => sum~45.DATAB
addend[23] => Add0.IN11
addend[23] => sum~44.DATAB
addend[24] => Add0.IN10
addend[24] => sum~43.DATAB
addend[25] => Add0.IN9
addend[25] => sum~42.DATAB
addend[26] => Add0.IN8
addend[26] => sum~41.DATAB
addend[27] => Add0.IN7
addend[27] => sum~40.DATAB
addend[28] => Add0.IN6
addend[28] => sum~39.DATAB
addend[29] => Add0.IN5
addend[29] => sum~38.DATAB
addend[30] => Add0.IN1
addend[30] => Add0.IN2
addend[30] => Add0.IN3
addend[30] => Add0.IN4
addend[30] => sum~34.DATAB
addend[30] => sum~35.DATAB
addend[30] => sum~36.DATAB
addend[30] => sum~37.DATAB
sum[0] <= sum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= sum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= sum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= sum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= sum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= sum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= sum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= sum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= sum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= sum[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= sum[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= sum[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= sum[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= sum[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= sum[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= sum[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= sum[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[32] <= sum[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[33] <= sum[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|halfband_decim:hb_i2
clock => clock~0.IN5
reset => reset~0.IN1
enable => ~NO_FANOUT~
strobe_in => store_odd~0.OUTPUTSELECT
strobe_in => start.IN1
strobe_in => comb~0.IN1
strobe_in => comb~1.IN1
strobe_in => debugctrl[5].DATAIN
strobe_out <= start_d5.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => data_in[0]~15.IN2
data_in[1] => data_in[1]~14.IN2
data_in[2] => data_in[2]~13.IN2
data_in[3] => data_in[3]~12.IN2
data_in[4] => data_in[4]~11.IN2
data_in[5] => data_in[5]~10.IN2
data_in[6] => data_in[6]~9.IN2
data_in[7] => data_in[7]~8.IN2
data_in[8] => data_in[8]~7.IN2
data_in[9] => data_in[9]~6.IN2
data_in[10] => data_in[10]~5.IN2
data_in[11] => data_in[11]~4.IN2
data_in[12] => data_in[12]~3.IN2
data_in[13] => data_in[13]~2.IN2
data_in[14] => data_in[14]~1.IN2
data_in[15] => data_in[15]~0.IN2
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[0] <= phase[0].DB_MAX_OUTPUT_PORT_TYPE
debugctrl[1] <= phase[1].DB_MAX_OUTPUT_PORT_TYPE
debugctrl[2] <= phase[2].DB_MAX_OUTPUT_PORT_TYPE
debugctrl[3] <= phase[3].DB_MAX_OUTPUT_PORT_TYPE
debugctrl[4] <= start_d5.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[5] <= strobe_in.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[6] <= store_odd.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[7] <= debugctrl[7]~0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[8] <= debugctrl[7]~0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[9] <= mult_en~0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[10] <= acc_en.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[11] <= reset~0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[12] <= clock~0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[13] <= <GND>
debugctrl[14] <= <GND>
debugctrl[15] <= <GND>


|ozy_nco|halfband_decim:hb_i2|coeff_rom:coeff_rom
clock => data[14]~reg0.CLK
clock => data[13]~reg0.CLK
clock => data[12]~reg0.CLK
clock => data[11]~reg0.CLK
clock => data[10]~reg0.CLK
clock => data[9]~reg0.CLK
clock => data[8]~reg0.CLK
clock => data[7]~reg0.CLK
clock => data[6]~reg0.CLK
clock => data[5]~reg0.CLK
clock => data[4]~reg0.CLK
clock => data[3]~reg0.CLK
clock => data[2]~reg0.CLK
clock => data[1]~reg0.CLK
clock => data[0]~reg0.CLK
clock => data[15]~reg0.CLK
addr[0] => Decoder0.IN2
addr[1] => Decoder0.IN1
addr[2] => Decoder0.IN0
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|halfband_decim:hb_i2|ram16_2sum:ram16_even
clock => ram_array.datain[14].CLK
clock => ram_array.datain[13].CLK
clock => ram_array.datain[12].CLK
clock => ram_array.datain[11].CLK
clock => ram_array.datain[10].CLK
clock => ram_array.datain[9].CLK
clock => ram_array.datain[8].CLK
clock => ram_array.datain[7].CLK
clock => ram_array.datain[6].CLK
clock => ram_array.datain[5].CLK
clock => ram_array.datain[4].CLK
clock => ram_array.datain[3].CLK
clock => ram_array.datain[2].CLK
clock => ram_array.datain[1].CLK
clock => ram_array.datain[0].CLK
clock => ram_array.waddr[3].CLK
clock => ram_array.waddr[2].CLK
clock => ram_array.waddr[1].CLK
clock => ram_array.waddr[0].CLK
clock => always0~0.CLK
clock => a[15].CLK
clock => a[14].CLK
clock => a[13].CLK
clock => a[12].CLK
clock => a[11].CLK
clock => a[10].CLK
clock => a[9].CLK
clock => a[8].CLK
clock => a[7].CLK
clock => a[6].CLK
clock => a[5].CLK
clock => a[4].CLK
clock => a[3].CLK
clock => a[2].CLK
clock => a[1].CLK
clock => a[0].CLK
clock => b[15].CLK
clock => b[14].CLK
clock => b[13].CLK
clock => b[12].CLK
clock => b[11].CLK
clock => b[10].CLK
clock => b[9].CLK
clock => b[8].CLK
clock => b[7].CLK
clock => b[6].CLK
clock => b[5].CLK
clock => b[4].CLK
clock => b[3].CLK
clock => b[2].CLK
clock => b[1].CLK
clock => b[0].CLK
clock => sum[15]~reg0.CLK
clock => sum[14]~reg0.CLK
clock => sum[13]~reg0.CLK
clock => sum[12]~reg0.CLK
clock => sum[11]~reg0.CLK
clock => sum[10]~reg0.CLK
clock => sum[9]~reg0.CLK
clock => sum[8]~reg0.CLK
clock => sum[7]~reg0.CLK
clock => sum[6]~reg0.CLK
clock => sum[5]~reg0.CLK
clock => sum[4]~reg0.CLK
clock => sum[3]~reg0.CLK
clock => sum[2]~reg0.CLK
clock => sum[1]~reg0.CLK
clock => sum[0]~reg0.CLK
clock => ram_array.datain[15].CLK
clock => ram_array.CLK0
clock => ram_array__dual.CLK0
write => always0~0.DATAIN
write => ram_array.WE
write => ram_array__dual.WE
wr_addr[0] => ram_array.waddr[0].DATAIN
wr_addr[0] => ram_array.WADDR
wr_addr[0] => ram_array__dual.WADDR
wr_addr[1] => ram_array.waddr[1].DATAIN
wr_addr[1] => ram_array.WADDR1
wr_addr[1] => ram_array__dual.WADDR1
wr_addr[2] => ram_array.waddr[2].DATAIN
wr_addr[2] => ram_array.WADDR2
wr_addr[2] => ram_array__dual.WADDR2
wr_addr[3] => ram_array.waddr[3].DATAIN
wr_addr[3] => ram_array.WADDR3
wr_addr[3] => ram_array__dual.WADDR3
wr_data[0] => ram_array.datain[0].DATAIN
wr_data[0] => ram_array.DATAIN
wr_data[0] => ram_array__dual.DATAIN
wr_data[1] => ram_array.datain[1].DATAIN
wr_data[1] => ram_array.DATAIN1
wr_data[1] => ram_array__dual.DATAIN1
wr_data[2] => ram_array.datain[2].DATAIN
wr_data[2] => ram_array.DATAIN2
wr_data[2] => ram_array__dual.DATAIN2
wr_data[3] => ram_array.datain[3].DATAIN
wr_data[3] => ram_array.DATAIN3
wr_data[3] => ram_array__dual.DATAIN3
wr_data[4] => ram_array.datain[4].DATAIN
wr_data[4] => ram_array.DATAIN4
wr_data[4] => ram_array__dual.DATAIN4
wr_data[5] => ram_array.datain[5].DATAIN
wr_data[5] => ram_array.DATAIN5
wr_data[5] => ram_array__dual.DATAIN5
wr_data[6] => ram_array.datain[6].DATAIN
wr_data[6] => ram_array.DATAIN6
wr_data[6] => ram_array__dual.DATAIN6
wr_data[7] => ram_array.datain[7].DATAIN
wr_data[7] => ram_array.DATAIN7
wr_data[7] => ram_array__dual.DATAIN7
wr_data[8] => ram_array.datain[8].DATAIN
wr_data[8] => ram_array.DATAIN8
wr_data[8] => ram_array__dual.DATAIN8
wr_data[9] => ram_array.datain[9].DATAIN
wr_data[9] => ram_array.DATAIN9
wr_data[9] => ram_array__dual.DATAIN9
wr_data[10] => ram_array.datain[10].DATAIN
wr_data[10] => ram_array.DATAIN10
wr_data[10] => ram_array__dual.DATAIN10
wr_data[11] => ram_array.datain[11].DATAIN
wr_data[11] => ram_array.DATAIN11
wr_data[11] => ram_array__dual.DATAIN11
wr_data[12] => ram_array.datain[12].DATAIN
wr_data[12] => ram_array.DATAIN12
wr_data[12] => ram_array__dual.DATAIN12
wr_data[13] => ram_array.datain[13].DATAIN
wr_data[13] => ram_array.DATAIN13
wr_data[13] => ram_array__dual.DATAIN13
wr_data[14] => ram_array.datain[14].DATAIN
wr_data[14] => ram_array.DATAIN14
wr_data[14] => ram_array__dual.DATAIN14
wr_data[15] => ram_array.datain[15].DATAIN
wr_data[15] => ram_array.DATAIN15
wr_data[15] => ram_array__dual.DATAIN15
rd_addr1[0] => ram_array.RADDR
rd_addr1[1] => ram_array.RADDR1
rd_addr1[2] => ram_array.RADDR2
rd_addr1[3] => ram_array.RADDR3
rd_addr2[0] => ram_array__dual.RADDR
rd_addr2[1] => ram_array__dual.RADDR1
rd_addr2[2] => ram_array__dual.RADDR2
rd_addr2[3] => ram_array__dual.RADDR3
sum[0] <= sum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|halfband_decim:hb_i2|ram16:ram16_odd
clock => rd_data[14]~reg0.CLK
clock => rd_data[13]~reg0.CLK
clock => rd_data[12]~reg0.CLK
clock => rd_data[11]~reg0.CLK
clock => rd_data[10]~reg0.CLK
clock => rd_data[9]~reg0.CLK
clock => rd_data[8]~reg0.CLK
clock => rd_data[7]~reg0.CLK
clock => rd_data[6]~reg0.CLK
clock => rd_data[5]~reg0.CLK
clock => rd_data[4]~reg0.CLK
clock => rd_data[3]~reg0.CLK
clock => rd_data[2]~reg0.CLK
clock => rd_data[1]~reg0.CLK
clock => rd_data[0]~reg0.CLK
clock => ram_array.datain[15].CLK
clock => ram_array.datain[14].CLK
clock => ram_array.datain[13].CLK
clock => ram_array.datain[12].CLK
clock => ram_array.datain[11].CLK
clock => ram_array.datain[10].CLK
clock => ram_array.datain[9].CLK
clock => ram_array.datain[8].CLK
clock => ram_array.datain[7].CLK
clock => ram_array.datain[6].CLK
clock => ram_array.datain[5].CLK
clock => ram_array.datain[4].CLK
clock => ram_array.datain[3].CLK
clock => ram_array.datain[2].CLK
clock => ram_array.datain[1].CLK
clock => ram_array.datain[0].CLK
clock => ram_array.waddr[3].CLK
clock => ram_array.waddr[2].CLK
clock => ram_array.waddr[1].CLK
clock => ram_array.waddr[0].CLK
clock => always1~0.CLK
clock => rd_data[15]~reg0.CLK
clock => ram_array.CLK0
write => always1~0.DATAIN
write => ram_array.WE
wr_addr[0] => ram_array.waddr[0].DATAIN
wr_addr[0] => ram_array.WADDR
wr_addr[1] => ram_array.waddr[1].DATAIN
wr_addr[1] => ram_array.WADDR1
wr_addr[2] => ram_array.waddr[2].DATAIN
wr_addr[2] => ram_array.WADDR2
wr_addr[3] => ram_array.waddr[3].DATAIN
wr_addr[3] => ram_array.WADDR3
wr_data[0] => ram_array.datain[0].DATAIN
wr_data[0] => ram_array.DATAIN
wr_data[1] => ram_array.datain[1].DATAIN
wr_data[1] => ram_array.DATAIN1
wr_data[2] => ram_array.datain[2].DATAIN
wr_data[2] => ram_array.DATAIN2
wr_data[3] => ram_array.datain[3].DATAIN
wr_data[3] => ram_array.DATAIN3
wr_data[4] => ram_array.datain[4].DATAIN
wr_data[4] => ram_array.DATAIN4
wr_data[5] => ram_array.datain[5].DATAIN
wr_data[5] => ram_array.DATAIN5
wr_data[6] => ram_array.datain[6].DATAIN
wr_data[6] => ram_array.DATAIN6
wr_data[7] => ram_array.datain[7].DATAIN
wr_data[7] => ram_array.DATAIN7
wr_data[8] => ram_array.datain[8].DATAIN
wr_data[8] => ram_array.DATAIN8
wr_data[9] => ram_array.datain[9].DATAIN
wr_data[9] => ram_array.DATAIN9
wr_data[10] => ram_array.datain[10].DATAIN
wr_data[10] => ram_array.DATAIN10
wr_data[11] => ram_array.datain[11].DATAIN
wr_data[11] => ram_array.DATAIN11
wr_data[12] => ram_array.datain[12].DATAIN
wr_data[12] => ram_array.DATAIN12
wr_data[13] => ram_array.datain[13].DATAIN
wr_data[13] => ram_array.DATAIN13
wr_data[14] => ram_array.datain[14].DATAIN
wr_data[14] => ram_array.DATAIN14
wr_data[15] => ram_array.datain[15].DATAIN
wr_data[15] => ram_array.DATAIN15
rd_addr[0] => ram_array.RADDR
rd_addr[1] => ram_array.RADDR1
rd_addr[2] => ram_array.RADDR2
rd_addr[3] => ram_array.RADDR3
rd_data[0] <= rd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|halfband_decim:hb_i2|mult:mult
clock => product[29]~reg0.CLK
clock => product[28]~reg0.CLK
clock => product[27]~reg0.CLK
clock => product[26]~reg0.CLK
clock => product[25]~reg0.CLK
clock => product[24]~reg0.CLK
clock => product[23]~reg0.CLK
clock => product[22]~reg0.CLK
clock => product[21]~reg0.CLK
clock => product[20]~reg0.CLK
clock => product[19]~reg0.CLK
clock => product[18]~reg0.CLK
clock => product[17]~reg0.CLK
clock => product[16]~reg0.CLK
clock => product[15]~reg0.CLK
clock => product[14]~reg0.CLK
clock => product[13]~reg0.CLK
clock => product[12]~reg0.CLK
clock => product[11]~reg0.CLK
clock => product[10]~reg0.CLK
clock => product[9]~reg0.CLK
clock => product[8]~reg0.CLK
clock => product[7]~reg0.CLK
clock => product[6]~reg0.CLK
clock => product[5]~reg0.CLK
clock => product[4]~reg0.CLK
clock => product[3]~reg0.CLK
clock => product[2]~reg0.CLK
clock => product[1]~reg0.CLK
clock => product[0]~reg0.CLK
clock => enable_out~reg0.CLK
clock => product[30]~reg0.CLK
x[0] => Mult0.IN15
x[1] => Mult0.IN14
x[2] => Mult0.IN13
x[3] => Mult0.IN12
x[4] => Mult0.IN11
x[5] => Mult0.IN10
x[6] => Mult0.IN9
x[7] => Mult0.IN8
x[8] => Mult0.IN7
x[9] => Mult0.IN6
x[10] => Mult0.IN5
x[11] => Mult0.IN4
x[12] => Mult0.IN3
x[13] => Mult0.IN2
x[14] => Mult0.IN1
x[15] => Mult0.IN0
y[0] => Mult0.IN31
y[1] => Mult0.IN30
y[2] => Mult0.IN29
y[3] => Mult0.IN28
y[4] => Mult0.IN27
y[5] => Mult0.IN26
y[6] => Mult0.IN25
y[7] => Mult0.IN24
y[8] => Mult0.IN23
y[9] => Mult0.IN22
y[10] => Mult0.IN21
y[11] => Mult0.IN20
y[12] => Mult0.IN19
y[13] => Mult0.IN18
y[14] => Mult0.IN17
y[15] => Mult0.IN16
product[0] <= product[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[1] <= product[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[2] <= product[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[3] <= product[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[4] <= product[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[5] <= product[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[6] <= product[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[7] <= product[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[8] <= product[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[9] <= product[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[10] <= product[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[11] <= product[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[12] <= product[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[13] <= product[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[14] <= product[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[15] <= product[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[16] <= product[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[17] <= product[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[18] <= product[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[19] <= product[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[20] <= product[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[21] <= product[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[22] <= product[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[23] <= product[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[24] <= product[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[25] <= product[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[26] <= product[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[27] <= product[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[28] <= product[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[29] <= product[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[30] <= product[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_in => product~0.OUTPUTSELECT
enable_in => product~1.OUTPUTSELECT
enable_in => product~2.OUTPUTSELECT
enable_in => product~3.OUTPUTSELECT
enable_in => product~4.OUTPUTSELECT
enable_in => product~5.OUTPUTSELECT
enable_in => product~6.OUTPUTSELECT
enable_in => product~7.OUTPUTSELECT
enable_in => product~8.OUTPUTSELECT
enable_in => product~9.OUTPUTSELECT
enable_in => product~10.OUTPUTSELECT
enable_in => product~11.OUTPUTSELECT
enable_in => product~12.OUTPUTSELECT
enable_in => product~13.OUTPUTSELECT
enable_in => product~14.OUTPUTSELECT
enable_in => product~15.OUTPUTSELECT
enable_in => product~16.OUTPUTSELECT
enable_in => product~17.OUTPUTSELECT
enable_in => product~18.OUTPUTSELECT
enable_in => product~19.OUTPUTSELECT
enable_in => product~20.OUTPUTSELECT
enable_in => product~21.OUTPUTSELECT
enable_in => product~22.OUTPUTSELECT
enable_in => product~23.OUTPUTSELECT
enable_in => product~24.OUTPUTSELECT
enable_in => product~25.OUTPUTSELECT
enable_in => product~26.OUTPUTSELECT
enable_in => product~27.OUTPUTSELECT
enable_in => product~28.OUTPUTSELECT
enable_in => product~29.OUTPUTSELECT
enable_in => product~30.OUTPUTSELECT
enable_in => enable_out~reg0.DATAIN
enable_out <= enable_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|halfband_decim:hb_i2|acc:acc
clock => sum[32]~reg0.CLK
clock => sum[31]~reg0.CLK
clock => sum[30]~reg0.CLK
clock => sum[29]~reg0.CLK
clock => sum[28]~reg0.CLK
clock => sum[27]~reg0.CLK
clock => sum[26]~reg0.CLK
clock => sum[25]~reg0.CLK
clock => sum[24]~reg0.CLK
clock => sum[23]~reg0.CLK
clock => sum[22]~reg0.CLK
clock => sum[21]~reg0.CLK
clock => sum[20]~reg0.CLK
clock => sum[19]~reg0.CLK
clock => sum[18]~reg0.CLK
clock => sum[17]~reg0.CLK
clock => sum[16]~reg0.CLK
clock => sum[15]~reg0.CLK
clock => sum[14]~reg0.CLK
clock => sum[13]~reg0.CLK
clock => sum[12]~reg0.CLK
clock => sum[11]~reg0.CLK
clock => sum[10]~reg0.CLK
clock => sum[9]~reg0.CLK
clock => sum[8]~reg0.CLK
clock => sum[7]~reg0.CLK
clock => sum[6]~reg0.CLK
clock => sum[5]~reg0.CLK
clock => sum[4]~reg0.CLK
clock => sum[3]~reg0.CLK
clock => sum[2]~reg0.CLK
clock => sum[1]~reg0.CLK
clock => sum[0]~reg0.CLK
clock => enable_out~reg0.CLK
clock => sum[33]~reg0.CLK
reset => sum~68.OUTPUTSELECT
reset => sum~69.OUTPUTSELECT
reset => sum~70.OUTPUTSELECT
reset => sum~71.OUTPUTSELECT
reset => sum~72.OUTPUTSELECT
reset => sum~73.OUTPUTSELECT
reset => sum~74.OUTPUTSELECT
reset => sum~75.OUTPUTSELECT
reset => sum~76.OUTPUTSELECT
reset => sum~77.OUTPUTSELECT
reset => sum~78.OUTPUTSELECT
reset => sum~79.OUTPUTSELECT
reset => sum~80.OUTPUTSELECT
reset => sum~81.OUTPUTSELECT
reset => sum~82.OUTPUTSELECT
reset => sum~83.OUTPUTSELECT
reset => sum~84.OUTPUTSELECT
reset => sum~85.OUTPUTSELECT
reset => sum~86.OUTPUTSELECT
reset => sum~87.OUTPUTSELECT
reset => sum~88.OUTPUTSELECT
reset => sum~89.OUTPUTSELECT
reset => sum~90.OUTPUTSELECT
reset => sum~91.OUTPUTSELECT
reset => sum~92.OUTPUTSELECT
reset => sum~93.OUTPUTSELECT
reset => sum~94.OUTPUTSELECT
reset => sum~95.OUTPUTSELECT
reset => sum~96.OUTPUTSELECT
reset => sum~97.OUTPUTSELECT
reset => sum~98.OUTPUTSELECT
reset => sum~99.OUTPUTSELECT
reset => sum~100.OUTPUTSELECT
reset => sum~101.OUTPUTSELECT
clear => sum~34.OUTPUTSELECT
clear => sum~35.OUTPUTSELECT
clear => sum~36.OUTPUTSELECT
clear => sum~37.OUTPUTSELECT
clear => sum~38.OUTPUTSELECT
clear => sum~39.OUTPUTSELECT
clear => sum~40.OUTPUTSELECT
clear => sum~41.OUTPUTSELECT
clear => sum~42.OUTPUTSELECT
clear => sum~43.OUTPUTSELECT
clear => sum~44.OUTPUTSELECT
clear => sum~45.OUTPUTSELECT
clear => sum~46.OUTPUTSELECT
clear => sum~47.OUTPUTSELECT
clear => sum~48.OUTPUTSELECT
clear => sum~49.OUTPUTSELECT
clear => sum~50.OUTPUTSELECT
clear => sum~51.OUTPUTSELECT
clear => sum~52.OUTPUTSELECT
clear => sum~53.OUTPUTSELECT
clear => sum~54.OUTPUTSELECT
clear => sum~55.OUTPUTSELECT
clear => sum~56.OUTPUTSELECT
clear => sum~57.OUTPUTSELECT
clear => sum~58.OUTPUTSELECT
clear => sum~59.OUTPUTSELECT
clear => sum~60.OUTPUTSELECT
clear => sum~61.OUTPUTSELECT
clear => sum~62.OUTPUTSELECT
clear => sum~63.OUTPUTSELECT
clear => sum~64.OUTPUTSELECT
clear => sum~65.OUTPUTSELECT
clear => sum~66.OUTPUTSELECT
clear => sum~67.OUTPUTSELECT
enable_in => sum~0.OUTPUTSELECT
enable_in => sum~1.OUTPUTSELECT
enable_in => sum~2.OUTPUTSELECT
enable_in => sum~3.OUTPUTSELECT
enable_in => sum~4.OUTPUTSELECT
enable_in => sum~5.OUTPUTSELECT
enable_in => sum~6.OUTPUTSELECT
enable_in => sum~7.OUTPUTSELECT
enable_in => sum~8.OUTPUTSELECT
enable_in => sum~9.OUTPUTSELECT
enable_in => sum~10.OUTPUTSELECT
enable_in => sum~11.OUTPUTSELECT
enable_in => sum~12.OUTPUTSELECT
enable_in => sum~13.OUTPUTSELECT
enable_in => sum~14.OUTPUTSELECT
enable_in => sum~15.OUTPUTSELECT
enable_in => sum~16.OUTPUTSELECT
enable_in => sum~17.OUTPUTSELECT
enable_in => sum~18.OUTPUTSELECT
enable_in => sum~19.OUTPUTSELECT
enable_in => sum~20.OUTPUTSELECT
enable_in => sum~21.OUTPUTSELECT
enable_in => sum~22.OUTPUTSELECT
enable_in => sum~23.OUTPUTSELECT
enable_in => sum~24.OUTPUTSELECT
enable_in => sum~25.OUTPUTSELECT
enable_in => sum~26.OUTPUTSELECT
enable_in => sum~27.OUTPUTSELECT
enable_in => sum~28.OUTPUTSELECT
enable_in => sum~29.OUTPUTSELECT
enable_in => sum~30.OUTPUTSELECT
enable_in => sum~31.OUTPUTSELECT
enable_in => sum~32.OUTPUTSELECT
enable_in => sum~33.OUTPUTSELECT
enable_in => enable_out~reg0.DATAIN
enable_out <= enable_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
addend[0] => Add0.IN34
addend[0] => sum~67.DATAB
addend[1] => Add0.IN33
addend[1] => sum~66.DATAB
addend[2] => Add0.IN32
addend[2] => sum~65.DATAB
addend[3] => Add0.IN31
addend[3] => sum~64.DATAB
addend[4] => Add0.IN30
addend[4] => sum~63.DATAB
addend[5] => Add0.IN29
addend[5] => sum~62.DATAB
addend[6] => Add0.IN28
addend[6] => sum~61.DATAB
addend[7] => Add0.IN27
addend[7] => sum~60.DATAB
addend[8] => Add0.IN26
addend[8] => sum~59.DATAB
addend[9] => Add0.IN25
addend[9] => sum~58.DATAB
addend[10] => Add0.IN24
addend[10] => sum~57.DATAB
addend[11] => Add0.IN23
addend[11] => sum~56.DATAB
addend[12] => Add0.IN22
addend[12] => sum~55.DATAB
addend[13] => Add0.IN21
addend[13] => sum~54.DATAB
addend[14] => Add0.IN20
addend[14] => sum~53.DATAB
addend[15] => Add0.IN19
addend[15] => sum~52.DATAB
addend[16] => Add0.IN18
addend[16] => sum~51.DATAB
addend[17] => Add0.IN17
addend[17] => sum~50.DATAB
addend[18] => Add0.IN16
addend[18] => sum~49.DATAB
addend[19] => Add0.IN15
addend[19] => sum~48.DATAB
addend[20] => Add0.IN14
addend[20] => sum~47.DATAB
addend[21] => Add0.IN13
addend[21] => sum~46.DATAB
addend[22] => Add0.IN12
addend[22] => sum~45.DATAB
addend[23] => Add0.IN11
addend[23] => sum~44.DATAB
addend[24] => Add0.IN10
addend[24] => sum~43.DATAB
addend[25] => Add0.IN9
addend[25] => sum~42.DATAB
addend[26] => Add0.IN8
addend[26] => sum~41.DATAB
addend[27] => Add0.IN7
addend[27] => sum~40.DATAB
addend[28] => Add0.IN6
addend[28] => sum~39.DATAB
addend[29] => Add0.IN5
addend[29] => sum~38.DATAB
addend[30] => Add0.IN1
addend[30] => Add0.IN2
addend[30] => Add0.IN3
addend[30] => Add0.IN4
addend[30] => sum~34.DATAB
addend[30] => sum~35.DATAB
addend[30] => sum~36.DATAB
addend[30] => sum~37.DATAB
sum[0] <= sum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= sum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= sum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= sum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= sum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= sum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= sum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= sum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= sum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= sum[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= sum[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= sum[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= sum[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= sum[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= sum[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= sum[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= sum[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[32] <= sum[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[33] <= sum[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|halfband_decim:hb_q2
clock => clock~0.IN5
reset => reset~0.IN1
enable => ~NO_FANOUT~
strobe_in => store_odd~0.OUTPUTSELECT
strobe_in => start.IN1
strobe_in => comb~0.IN1
strobe_in => comb~1.IN1
strobe_in => debugctrl[5].DATAIN
strobe_out <= start_d5.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => data_in[0]~15.IN2
data_in[1] => data_in[1]~14.IN2
data_in[2] => data_in[2]~13.IN2
data_in[3] => data_in[3]~12.IN2
data_in[4] => data_in[4]~11.IN2
data_in[5] => data_in[5]~10.IN2
data_in[6] => data_in[6]~9.IN2
data_in[7] => data_in[7]~8.IN2
data_in[8] => data_in[8]~7.IN2
data_in[9] => data_in[9]~6.IN2
data_in[10] => data_in[10]~5.IN2
data_in[11] => data_in[11]~4.IN2
data_in[12] => data_in[12]~3.IN2
data_in[13] => data_in[13]~2.IN2
data_in[14] => data_in[14]~1.IN2
data_in[15] => data_in[15]~0.IN2
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[0] <= phase[0].DB_MAX_OUTPUT_PORT_TYPE
debugctrl[1] <= phase[1].DB_MAX_OUTPUT_PORT_TYPE
debugctrl[2] <= phase[2].DB_MAX_OUTPUT_PORT_TYPE
debugctrl[3] <= phase[3].DB_MAX_OUTPUT_PORT_TYPE
debugctrl[4] <= start_d5.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[5] <= strobe_in.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[6] <= store_odd.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[7] <= debugctrl[7]~0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[8] <= debugctrl[7]~0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[9] <= mult_en~0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[10] <= acc_en.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[11] <= reset~0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[12] <= clock~0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[13] <= <GND>
debugctrl[14] <= <GND>
debugctrl[15] <= <GND>


|ozy_nco|halfband_decim:hb_q2|coeff_rom:coeff_rom
clock => data[14]~reg0.CLK
clock => data[13]~reg0.CLK
clock => data[12]~reg0.CLK
clock => data[11]~reg0.CLK
clock => data[10]~reg0.CLK
clock => data[9]~reg0.CLK
clock => data[8]~reg0.CLK
clock => data[7]~reg0.CLK
clock => data[6]~reg0.CLK
clock => data[5]~reg0.CLK
clock => data[4]~reg0.CLK
clock => data[3]~reg0.CLK
clock => data[2]~reg0.CLK
clock => data[1]~reg0.CLK
clock => data[0]~reg0.CLK
clock => data[15]~reg0.CLK
addr[0] => Decoder0.IN2
addr[1] => Decoder0.IN1
addr[2] => Decoder0.IN0
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|halfband_decim:hb_q2|ram16_2sum:ram16_even
clock => ram_array.datain[14].CLK
clock => ram_array.datain[13].CLK
clock => ram_array.datain[12].CLK
clock => ram_array.datain[11].CLK
clock => ram_array.datain[10].CLK
clock => ram_array.datain[9].CLK
clock => ram_array.datain[8].CLK
clock => ram_array.datain[7].CLK
clock => ram_array.datain[6].CLK
clock => ram_array.datain[5].CLK
clock => ram_array.datain[4].CLK
clock => ram_array.datain[3].CLK
clock => ram_array.datain[2].CLK
clock => ram_array.datain[1].CLK
clock => ram_array.datain[0].CLK
clock => ram_array.waddr[3].CLK
clock => ram_array.waddr[2].CLK
clock => ram_array.waddr[1].CLK
clock => ram_array.waddr[0].CLK
clock => always0~0.CLK
clock => a[15].CLK
clock => a[14].CLK
clock => a[13].CLK
clock => a[12].CLK
clock => a[11].CLK
clock => a[10].CLK
clock => a[9].CLK
clock => a[8].CLK
clock => a[7].CLK
clock => a[6].CLK
clock => a[5].CLK
clock => a[4].CLK
clock => a[3].CLK
clock => a[2].CLK
clock => a[1].CLK
clock => a[0].CLK
clock => b[15].CLK
clock => b[14].CLK
clock => b[13].CLK
clock => b[12].CLK
clock => b[11].CLK
clock => b[10].CLK
clock => b[9].CLK
clock => b[8].CLK
clock => b[7].CLK
clock => b[6].CLK
clock => b[5].CLK
clock => b[4].CLK
clock => b[3].CLK
clock => b[2].CLK
clock => b[1].CLK
clock => b[0].CLK
clock => sum[15]~reg0.CLK
clock => sum[14]~reg0.CLK
clock => sum[13]~reg0.CLK
clock => sum[12]~reg0.CLK
clock => sum[11]~reg0.CLK
clock => sum[10]~reg0.CLK
clock => sum[9]~reg0.CLK
clock => sum[8]~reg0.CLK
clock => sum[7]~reg0.CLK
clock => sum[6]~reg0.CLK
clock => sum[5]~reg0.CLK
clock => sum[4]~reg0.CLK
clock => sum[3]~reg0.CLK
clock => sum[2]~reg0.CLK
clock => sum[1]~reg0.CLK
clock => sum[0]~reg0.CLK
clock => ram_array.datain[15].CLK
clock => ram_array.CLK0
clock => ram_array__dual.CLK0
write => always0~0.DATAIN
write => ram_array.WE
write => ram_array__dual.WE
wr_addr[0] => ram_array.waddr[0].DATAIN
wr_addr[0] => ram_array.WADDR
wr_addr[0] => ram_array__dual.WADDR
wr_addr[1] => ram_array.waddr[1].DATAIN
wr_addr[1] => ram_array.WADDR1
wr_addr[1] => ram_array__dual.WADDR1
wr_addr[2] => ram_array.waddr[2].DATAIN
wr_addr[2] => ram_array.WADDR2
wr_addr[2] => ram_array__dual.WADDR2
wr_addr[3] => ram_array.waddr[3].DATAIN
wr_addr[3] => ram_array.WADDR3
wr_addr[3] => ram_array__dual.WADDR3
wr_data[0] => ram_array.datain[0].DATAIN
wr_data[0] => ram_array.DATAIN
wr_data[0] => ram_array__dual.DATAIN
wr_data[1] => ram_array.datain[1].DATAIN
wr_data[1] => ram_array.DATAIN1
wr_data[1] => ram_array__dual.DATAIN1
wr_data[2] => ram_array.datain[2].DATAIN
wr_data[2] => ram_array.DATAIN2
wr_data[2] => ram_array__dual.DATAIN2
wr_data[3] => ram_array.datain[3].DATAIN
wr_data[3] => ram_array.DATAIN3
wr_data[3] => ram_array__dual.DATAIN3
wr_data[4] => ram_array.datain[4].DATAIN
wr_data[4] => ram_array.DATAIN4
wr_data[4] => ram_array__dual.DATAIN4
wr_data[5] => ram_array.datain[5].DATAIN
wr_data[5] => ram_array.DATAIN5
wr_data[5] => ram_array__dual.DATAIN5
wr_data[6] => ram_array.datain[6].DATAIN
wr_data[6] => ram_array.DATAIN6
wr_data[6] => ram_array__dual.DATAIN6
wr_data[7] => ram_array.datain[7].DATAIN
wr_data[7] => ram_array.DATAIN7
wr_data[7] => ram_array__dual.DATAIN7
wr_data[8] => ram_array.datain[8].DATAIN
wr_data[8] => ram_array.DATAIN8
wr_data[8] => ram_array__dual.DATAIN8
wr_data[9] => ram_array.datain[9].DATAIN
wr_data[9] => ram_array.DATAIN9
wr_data[9] => ram_array__dual.DATAIN9
wr_data[10] => ram_array.datain[10].DATAIN
wr_data[10] => ram_array.DATAIN10
wr_data[10] => ram_array__dual.DATAIN10
wr_data[11] => ram_array.datain[11].DATAIN
wr_data[11] => ram_array.DATAIN11
wr_data[11] => ram_array__dual.DATAIN11
wr_data[12] => ram_array.datain[12].DATAIN
wr_data[12] => ram_array.DATAIN12
wr_data[12] => ram_array__dual.DATAIN12
wr_data[13] => ram_array.datain[13].DATAIN
wr_data[13] => ram_array.DATAIN13
wr_data[13] => ram_array__dual.DATAIN13
wr_data[14] => ram_array.datain[14].DATAIN
wr_data[14] => ram_array.DATAIN14
wr_data[14] => ram_array__dual.DATAIN14
wr_data[15] => ram_array.datain[15].DATAIN
wr_data[15] => ram_array.DATAIN15
wr_data[15] => ram_array__dual.DATAIN15
rd_addr1[0] => ram_array.RADDR
rd_addr1[1] => ram_array.RADDR1
rd_addr1[2] => ram_array.RADDR2
rd_addr1[3] => ram_array.RADDR3
rd_addr2[0] => ram_array__dual.RADDR
rd_addr2[1] => ram_array__dual.RADDR1
rd_addr2[2] => ram_array__dual.RADDR2
rd_addr2[3] => ram_array__dual.RADDR3
sum[0] <= sum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|halfband_decim:hb_q2|ram16:ram16_odd
clock => rd_data[14]~reg0.CLK
clock => rd_data[13]~reg0.CLK
clock => rd_data[12]~reg0.CLK
clock => rd_data[11]~reg0.CLK
clock => rd_data[10]~reg0.CLK
clock => rd_data[9]~reg0.CLK
clock => rd_data[8]~reg0.CLK
clock => rd_data[7]~reg0.CLK
clock => rd_data[6]~reg0.CLK
clock => rd_data[5]~reg0.CLK
clock => rd_data[4]~reg0.CLK
clock => rd_data[3]~reg0.CLK
clock => rd_data[2]~reg0.CLK
clock => rd_data[1]~reg0.CLK
clock => rd_data[0]~reg0.CLK
clock => ram_array.datain[15].CLK
clock => ram_array.datain[14].CLK
clock => ram_array.datain[13].CLK
clock => ram_array.datain[12].CLK
clock => ram_array.datain[11].CLK
clock => ram_array.datain[10].CLK
clock => ram_array.datain[9].CLK
clock => ram_array.datain[8].CLK
clock => ram_array.datain[7].CLK
clock => ram_array.datain[6].CLK
clock => ram_array.datain[5].CLK
clock => ram_array.datain[4].CLK
clock => ram_array.datain[3].CLK
clock => ram_array.datain[2].CLK
clock => ram_array.datain[1].CLK
clock => ram_array.datain[0].CLK
clock => ram_array.waddr[3].CLK
clock => ram_array.waddr[2].CLK
clock => ram_array.waddr[1].CLK
clock => ram_array.waddr[0].CLK
clock => always1~0.CLK
clock => rd_data[15]~reg0.CLK
clock => ram_array.CLK0
write => always1~0.DATAIN
write => ram_array.WE
wr_addr[0] => ram_array.waddr[0].DATAIN
wr_addr[0] => ram_array.WADDR
wr_addr[1] => ram_array.waddr[1].DATAIN
wr_addr[1] => ram_array.WADDR1
wr_addr[2] => ram_array.waddr[2].DATAIN
wr_addr[2] => ram_array.WADDR2
wr_addr[3] => ram_array.waddr[3].DATAIN
wr_addr[3] => ram_array.WADDR3
wr_data[0] => ram_array.datain[0].DATAIN
wr_data[0] => ram_array.DATAIN
wr_data[1] => ram_array.datain[1].DATAIN
wr_data[1] => ram_array.DATAIN1
wr_data[2] => ram_array.datain[2].DATAIN
wr_data[2] => ram_array.DATAIN2
wr_data[3] => ram_array.datain[3].DATAIN
wr_data[3] => ram_array.DATAIN3
wr_data[4] => ram_array.datain[4].DATAIN
wr_data[4] => ram_array.DATAIN4
wr_data[5] => ram_array.datain[5].DATAIN
wr_data[5] => ram_array.DATAIN5
wr_data[6] => ram_array.datain[6].DATAIN
wr_data[6] => ram_array.DATAIN6
wr_data[7] => ram_array.datain[7].DATAIN
wr_data[7] => ram_array.DATAIN7
wr_data[8] => ram_array.datain[8].DATAIN
wr_data[8] => ram_array.DATAIN8
wr_data[9] => ram_array.datain[9].DATAIN
wr_data[9] => ram_array.DATAIN9
wr_data[10] => ram_array.datain[10].DATAIN
wr_data[10] => ram_array.DATAIN10
wr_data[11] => ram_array.datain[11].DATAIN
wr_data[11] => ram_array.DATAIN11
wr_data[12] => ram_array.datain[12].DATAIN
wr_data[12] => ram_array.DATAIN12
wr_data[13] => ram_array.datain[13].DATAIN
wr_data[13] => ram_array.DATAIN13
wr_data[14] => ram_array.datain[14].DATAIN
wr_data[14] => ram_array.DATAIN14
wr_data[15] => ram_array.datain[15].DATAIN
wr_data[15] => ram_array.DATAIN15
rd_addr[0] => ram_array.RADDR
rd_addr[1] => ram_array.RADDR1
rd_addr[2] => ram_array.RADDR2
rd_addr[3] => ram_array.RADDR3
rd_data[0] <= rd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|halfband_decim:hb_q2|mult:mult
clock => product[29]~reg0.CLK
clock => product[28]~reg0.CLK
clock => product[27]~reg0.CLK
clock => product[26]~reg0.CLK
clock => product[25]~reg0.CLK
clock => product[24]~reg0.CLK
clock => product[23]~reg0.CLK
clock => product[22]~reg0.CLK
clock => product[21]~reg0.CLK
clock => product[20]~reg0.CLK
clock => product[19]~reg0.CLK
clock => product[18]~reg0.CLK
clock => product[17]~reg0.CLK
clock => product[16]~reg0.CLK
clock => product[15]~reg0.CLK
clock => product[14]~reg0.CLK
clock => product[13]~reg0.CLK
clock => product[12]~reg0.CLK
clock => product[11]~reg0.CLK
clock => product[10]~reg0.CLK
clock => product[9]~reg0.CLK
clock => product[8]~reg0.CLK
clock => product[7]~reg0.CLK
clock => product[6]~reg0.CLK
clock => product[5]~reg0.CLK
clock => product[4]~reg0.CLK
clock => product[3]~reg0.CLK
clock => product[2]~reg0.CLK
clock => product[1]~reg0.CLK
clock => product[0]~reg0.CLK
clock => enable_out~reg0.CLK
clock => product[30]~reg0.CLK
x[0] => Mult0.IN15
x[1] => Mult0.IN14
x[2] => Mult0.IN13
x[3] => Mult0.IN12
x[4] => Mult0.IN11
x[5] => Mult0.IN10
x[6] => Mult0.IN9
x[7] => Mult0.IN8
x[8] => Mult0.IN7
x[9] => Mult0.IN6
x[10] => Mult0.IN5
x[11] => Mult0.IN4
x[12] => Mult0.IN3
x[13] => Mult0.IN2
x[14] => Mult0.IN1
x[15] => Mult0.IN0
y[0] => Mult0.IN31
y[1] => Mult0.IN30
y[2] => Mult0.IN29
y[3] => Mult0.IN28
y[4] => Mult0.IN27
y[5] => Mult0.IN26
y[6] => Mult0.IN25
y[7] => Mult0.IN24
y[8] => Mult0.IN23
y[9] => Mult0.IN22
y[10] => Mult0.IN21
y[11] => Mult0.IN20
y[12] => Mult0.IN19
y[13] => Mult0.IN18
y[14] => Mult0.IN17
y[15] => Mult0.IN16
product[0] <= product[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[1] <= product[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[2] <= product[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[3] <= product[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[4] <= product[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[5] <= product[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[6] <= product[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[7] <= product[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[8] <= product[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[9] <= product[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[10] <= product[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[11] <= product[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[12] <= product[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[13] <= product[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[14] <= product[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[15] <= product[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[16] <= product[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[17] <= product[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[18] <= product[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[19] <= product[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[20] <= product[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[21] <= product[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[22] <= product[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[23] <= product[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[24] <= product[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[25] <= product[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[26] <= product[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[27] <= product[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[28] <= product[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[29] <= product[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[30] <= product[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_in => product~0.OUTPUTSELECT
enable_in => product~1.OUTPUTSELECT
enable_in => product~2.OUTPUTSELECT
enable_in => product~3.OUTPUTSELECT
enable_in => product~4.OUTPUTSELECT
enable_in => product~5.OUTPUTSELECT
enable_in => product~6.OUTPUTSELECT
enable_in => product~7.OUTPUTSELECT
enable_in => product~8.OUTPUTSELECT
enable_in => product~9.OUTPUTSELECT
enable_in => product~10.OUTPUTSELECT
enable_in => product~11.OUTPUTSELECT
enable_in => product~12.OUTPUTSELECT
enable_in => product~13.OUTPUTSELECT
enable_in => product~14.OUTPUTSELECT
enable_in => product~15.OUTPUTSELECT
enable_in => product~16.OUTPUTSELECT
enable_in => product~17.OUTPUTSELECT
enable_in => product~18.OUTPUTSELECT
enable_in => product~19.OUTPUTSELECT
enable_in => product~20.OUTPUTSELECT
enable_in => product~21.OUTPUTSELECT
enable_in => product~22.OUTPUTSELECT
enable_in => product~23.OUTPUTSELECT
enable_in => product~24.OUTPUTSELECT
enable_in => product~25.OUTPUTSELECT
enable_in => product~26.OUTPUTSELECT
enable_in => product~27.OUTPUTSELECT
enable_in => product~28.OUTPUTSELECT
enable_in => product~29.OUTPUTSELECT
enable_in => product~30.OUTPUTSELECT
enable_in => enable_out~reg0.DATAIN
enable_out <= enable_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|halfband_decim:hb_q2|acc:acc
clock => sum[32]~reg0.CLK
clock => sum[31]~reg0.CLK
clock => sum[30]~reg0.CLK
clock => sum[29]~reg0.CLK
clock => sum[28]~reg0.CLK
clock => sum[27]~reg0.CLK
clock => sum[26]~reg0.CLK
clock => sum[25]~reg0.CLK
clock => sum[24]~reg0.CLK
clock => sum[23]~reg0.CLK
clock => sum[22]~reg0.CLK
clock => sum[21]~reg0.CLK
clock => sum[20]~reg0.CLK
clock => sum[19]~reg0.CLK
clock => sum[18]~reg0.CLK
clock => sum[17]~reg0.CLK
clock => sum[16]~reg0.CLK
clock => sum[15]~reg0.CLK
clock => sum[14]~reg0.CLK
clock => sum[13]~reg0.CLK
clock => sum[12]~reg0.CLK
clock => sum[11]~reg0.CLK
clock => sum[10]~reg0.CLK
clock => sum[9]~reg0.CLK
clock => sum[8]~reg0.CLK
clock => sum[7]~reg0.CLK
clock => sum[6]~reg0.CLK
clock => sum[5]~reg0.CLK
clock => sum[4]~reg0.CLK
clock => sum[3]~reg0.CLK
clock => sum[2]~reg0.CLK
clock => sum[1]~reg0.CLK
clock => sum[0]~reg0.CLK
clock => enable_out~reg0.CLK
clock => sum[33]~reg0.CLK
reset => sum~68.OUTPUTSELECT
reset => sum~69.OUTPUTSELECT
reset => sum~70.OUTPUTSELECT
reset => sum~71.OUTPUTSELECT
reset => sum~72.OUTPUTSELECT
reset => sum~73.OUTPUTSELECT
reset => sum~74.OUTPUTSELECT
reset => sum~75.OUTPUTSELECT
reset => sum~76.OUTPUTSELECT
reset => sum~77.OUTPUTSELECT
reset => sum~78.OUTPUTSELECT
reset => sum~79.OUTPUTSELECT
reset => sum~80.OUTPUTSELECT
reset => sum~81.OUTPUTSELECT
reset => sum~82.OUTPUTSELECT
reset => sum~83.OUTPUTSELECT
reset => sum~84.OUTPUTSELECT
reset => sum~85.OUTPUTSELECT
reset => sum~86.OUTPUTSELECT
reset => sum~87.OUTPUTSELECT
reset => sum~88.OUTPUTSELECT
reset => sum~89.OUTPUTSELECT
reset => sum~90.OUTPUTSELECT
reset => sum~91.OUTPUTSELECT
reset => sum~92.OUTPUTSELECT
reset => sum~93.OUTPUTSELECT
reset => sum~94.OUTPUTSELECT
reset => sum~95.OUTPUTSELECT
reset => sum~96.OUTPUTSELECT
reset => sum~97.OUTPUTSELECT
reset => sum~98.OUTPUTSELECT
reset => sum~99.OUTPUTSELECT
reset => sum~100.OUTPUTSELECT
reset => sum~101.OUTPUTSELECT
clear => sum~34.OUTPUTSELECT
clear => sum~35.OUTPUTSELECT
clear => sum~36.OUTPUTSELECT
clear => sum~37.OUTPUTSELECT
clear => sum~38.OUTPUTSELECT
clear => sum~39.OUTPUTSELECT
clear => sum~40.OUTPUTSELECT
clear => sum~41.OUTPUTSELECT
clear => sum~42.OUTPUTSELECT
clear => sum~43.OUTPUTSELECT
clear => sum~44.OUTPUTSELECT
clear => sum~45.OUTPUTSELECT
clear => sum~46.OUTPUTSELECT
clear => sum~47.OUTPUTSELECT
clear => sum~48.OUTPUTSELECT
clear => sum~49.OUTPUTSELECT
clear => sum~50.OUTPUTSELECT
clear => sum~51.OUTPUTSELECT
clear => sum~52.OUTPUTSELECT
clear => sum~53.OUTPUTSELECT
clear => sum~54.OUTPUTSELECT
clear => sum~55.OUTPUTSELECT
clear => sum~56.OUTPUTSELECT
clear => sum~57.OUTPUTSELECT
clear => sum~58.OUTPUTSELECT
clear => sum~59.OUTPUTSELECT
clear => sum~60.OUTPUTSELECT
clear => sum~61.OUTPUTSELECT
clear => sum~62.OUTPUTSELECT
clear => sum~63.OUTPUTSELECT
clear => sum~64.OUTPUTSELECT
clear => sum~65.OUTPUTSELECT
clear => sum~66.OUTPUTSELECT
clear => sum~67.OUTPUTSELECT
enable_in => sum~0.OUTPUTSELECT
enable_in => sum~1.OUTPUTSELECT
enable_in => sum~2.OUTPUTSELECT
enable_in => sum~3.OUTPUTSELECT
enable_in => sum~4.OUTPUTSELECT
enable_in => sum~5.OUTPUTSELECT
enable_in => sum~6.OUTPUTSELECT
enable_in => sum~7.OUTPUTSELECT
enable_in => sum~8.OUTPUTSELECT
enable_in => sum~9.OUTPUTSELECT
enable_in => sum~10.OUTPUTSELECT
enable_in => sum~11.OUTPUTSELECT
enable_in => sum~12.OUTPUTSELECT
enable_in => sum~13.OUTPUTSELECT
enable_in => sum~14.OUTPUTSELECT
enable_in => sum~15.OUTPUTSELECT
enable_in => sum~16.OUTPUTSELECT
enable_in => sum~17.OUTPUTSELECT
enable_in => sum~18.OUTPUTSELECT
enable_in => sum~19.OUTPUTSELECT
enable_in => sum~20.OUTPUTSELECT
enable_in => sum~21.OUTPUTSELECT
enable_in => sum~22.OUTPUTSELECT
enable_in => sum~23.OUTPUTSELECT
enable_in => sum~24.OUTPUTSELECT
enable_in => sum~25.OUTPUTSELECT
enable_in => sum~26.OUTPUTSELECT
enable_in => sum~27.OUTPUTSELECT
enable_in => sum~28.OUTPUTSELECT
enable_in => sum~29.OUTPUTSELECT
enable_in => sum~30.OUTPUTSELECT
enable_in => sum~31.OUTPUTSELECT
enable_in => sum~32.OUTPUTSELECT
enable_in => sum~33.OUTPUTSELECT
enable_in => enable_out~reg0.DATAIN
enable_out <= enable_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
addend[0] => Add0.IN34
addend[0] => sum~67.DATAB
addend[1] => Add0.IN33
addend[1] => sum~66.DATAB
addend[2] => Add0.IN32
addend[2] => sum~65.DATAB
addend[3] => Add0.IN31
addend[3] => sum~64.DATAB
addend[4] => Add0.IN30
addend[4] => sum~63.DATAB
addend[5] => Add0.IN29
addend[5] => sum~62.DATAB
addend[6] => Add0.IN28
addend[6] => sum~61.DATAB
addend[7] => Add0.IN27
addend[7] => sum~60.DATAB
addend[8] => Add0.IN26
addend[8] => sum~59.DATAB
addend[9] => Add0.IN25
addend[9] => sum~58.DATAB
addend[10] => Add0.IN24
addend[10] => sum~57.DATAB
addend[11] => Add0.IN23
addend[11] => sum~56.DATAB
addend[12] => Add0.IN22
addend[12] => sum~55.DATAB
addend[13] => Add0.IN21
addend[13] => sum~54.DATAB
addend[14] => Add0.IN20
addend[14] => sum~53.DATAB
addend[15] => Add0.IN19
addend[15] => sum~52.DATAB
addend[16] => Add0.IN18
addend[16] => sum~51.DATAB
addend[17] => Add0.IN17
addend[17] => sum~50.DATAB
addend[18] => Add0.IN16
addend[18] => sum~49.DATAB
addend[19] => Add0.IN15
addend[19] => sum~48.DATAB
addend[20] => Add0.IN14
addend[20] => sum~47.DATAB
addend[21] => Add0.IN13
addend[21] => sum~46.DATAB
addend[22] => Add0.IN12
addend[22] => sum~45.DATAB
addend[23] => Add0.IN11
addend[23] => sum~44.DATAB
addend[24] => Add0.IN10
addend[24] => sum~43.DATAB
addend[25] => Add0.IN9
addend[25] => sum~42.DATAB
addend[26] => Add0.IN8
addend[26] => sum~41.DATAB
addend[27] => Add0.IN7
addend[27] => sum~40.DATAB
addend[28] => Add0.IN6
addend[28] => sum~39.DATAB
addend[29] => Add0.IN5
addend[29] => sum~38.DATAB
addend[30] => Add0.IN1
addend[30] => Add0.IN2
addend[30] => Add0.IN3
addend[30] => Add0.IN4
addend[30] => sum~34.DATAB
addend[30] => sum~35.DATAB
addend[30] => sum~36.DATAB
addend[30] => sum~37.DATAB
sum[0] <= sum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= sum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= sum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= sum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= sum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= sum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= sum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= sum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= sum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= sum[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= sum[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= sum[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= sum[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= sum[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= sum[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= sum[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= sum[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[32] <= sum[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[33] <= sum[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|halfband_decim:hb_i3
clock => clock~0.IN5
reset => reset~0.IN1
enable => ~NO_FANOUT~
strobe_in => store_odd~0.OUTPUTSELECT
strobe_in => start.IN1
strobe_in => comb~0.IN1
strobe_in => comb~1.IN1
strobe_in => debugctrl[5].DATAIN
strobe_out <= start_d5.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => data_in[0]~15.IN2
data_in[1] => data_in[1]~14.IN2
data_in[2] => data_in[2]~13.IN2
data_in[3] => data_in[3]~12.IN2
data_in[4] => data_in[4]~11.IN2
data_in[5] => data_in[5]~10.IN2
data_in[6] => data_in[6]~9.IN2
data_in[7] => data_in[7]~8.IN2
data_in[8] => data_in[8]~7.IN2
data_in[9] => data_in[9]~6.IN2
data_in[10] => data_in[10]~5.IN2
data_in[11] => data_in[11]~4.IN2
data_in[12] => data_in[12]~3.IN2
data_in[13] => data_in[13]~2.IN2
data_in[14] => data_in[14]~1.IN2
data_in[15] => data_in[15]~0.IN2
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[0] <= phase[0].DB_MAX_OUTPUT_PORT_TYPE
debugctrl[1] <= phase[1].DB_MAX_OUTPUT_PORT_TYPE
debugctrl[2] <= phase[2].DB_MAX_OUTPUT_PORT_TYPE
debugctrl[3] <= phase[3].DB_MAX_OUTPUT_PORT_TYPE
debugctrl[4] <= start_d5.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[5] <= strobe_in.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[6] <= store_odd.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[7] <= debugctrl[7]~0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[8] <= debugctrl[7]~0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[9] <= mult_en~0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[10] <= acc_en.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[11] <= reset~0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[12] <= clock~0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[13] <= <GND>
debugctrl[14] <= <GND>
debugctrl[15] <= <GND>


|ozy_nco|halfband_decim:hb_i3|coeff_rom:coeff_rom
clock => data[14]~reg0.CLK
clock => data[13]~reg0.CLK
clock => data[12]~reg0.CLK
clock => data[11]~reg0.CLK
clock => data[10]~reg0.CLK
clock => data[9]~reg0.CLK
clock => data[8]~reg0.CLK
clock => data[7]~reg0.CLK
clock => data[6]~reg0.CLK
clock => data[5]~reg0.CLK
clock => data[4]~reg0.CLK
clock => data[3]~reg0.CLK
clock => data[2]~reg0.CLK
clock => data[1]~reg0.CLK
clock => data[0]~reg0.CLK
clock => data[15]~reg0.CLK
addr[0] => Decoder0.IN2
addr[1] => Decoder0.IN1
addr[2] => Decoder0.IN0
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|halfband_decim:hb_i3|ram16_2sum:ram16_even
clock => ram_array.datain[14].CLK
clock => ram_array.datain[13].CLK
clock => ram_array.datain[12].CLK
clock => ram_array.datain[11].CLK
clock => ram_array.datain[10].CLK
clock => ram_array.datain[9].CLK
clock => ram_array.datain[8].CLK
clock => ram_array.datain[7].CLK
clock => ram_array.datain[6].CLK
clock => ram_array.datain[5].CLK
clock => ram_array.datain[4].CLK
clock => ram_array.datain[3].CLK
clock => ram_array.datain[2].CLK
clock => ram_array.datain[1].CLK
clock => ram_array.datain[0].CLK
clock => ram_array.waddr[3].CLK
clock => ram_array.waddr[2].CLK
clock => ram_array.waddr[1].CLK
clock => ram_array.waddr[0].CLK
clock => always0~0.CLK
clock => a[15].CLK
clock => a[14].CLK
clock => a[13].CLK
clock => a[12].CLK
clock => a[11].CLK
clock => a[10].CLK
clock => a[9].CLK
clock => a[8].CLK
clock => a[7].CLK
clock => a[6].CLK
clock => a[5].CLK
clock => a[4].CLK
clock => a[3].CLK
clock => a[2].CLK
clock => a[1].CLK
clock => a[0].CLK
clock => b[15].CLK
clock => b[14].CLK
clock => b[13].CLK
clock => b[12].CLK
clock => b[11].CLK
clock => b[10].CLK
clock => b[9].CLK
clock => b[8].CLK
clock => b[7].CLK
clock => b[6].CLK
clock => b[5].CLK
clock => b[4].CLK
clock => b[3].CLK
clock => b[2].CLK
clock => b[1].CLK
clock => b[0].CLK
clock => sum[15]~reg0.CLK
clock => sum[14]~reg0.CLK
clock => sum[13]~reg0.CLK
clock => sum[12]~reg0.CLK
clock => sum[11]~reg0.CLK
clock => sum[10]~reg0.CLK
clock => sum[9]~reg0.CLK
clock => sum[8]~reg0.CLK
clock => sum[7]~reg0.CLK
clock => sum[6]~reg0.CLK
clock => sum[5]~reg0.CLK
clock => sum[4]~reg0.CLK
clock => sum[3]~reg0.CLK
clock => sum[2]~reg0.CLK
clock => sum[1]~reg0.CLK
clock => sum[0]~reg0.CLK
clock => ram_array.datain[15].CLK
clock => ram_array.CLK0
clock => ram_array__dual.CLK0
write => always0~0.DATAIN
write => ram_array.WE
write => ram_array__dual.WE
wr_addr[0] => ram_array.waddr[0].DATAIN
wr_addr[0] => ram_array.WADDR
wr_addr[0] => ram_array__dual.WADDR
wr_addr[1] => ram_array.waddr[1].DATAIN
wr_addr[1] => ram_array.WADDR1
wr_addr[1] => ram_array__dual.WADDR1
wr_addr[2] => ram_array.waddr[2].DATAIN
wr_addr[2] => ram_array.WADDR2
wr_addr[2] => ram_array__dual.WADDR2
wr_addr[3] => ram_array.waddr[3].DATAIN
wr_addr[3] => ram_array.WADDR3
wr_addr[3] => ram_array__dual.WADDR3
wr_data[0] => ram_array.datain[0].DATAIN
wr_data[0] => ram_array.DATAIN
wr_data[0] => ram_array__dual.DATAIN
wr_data[1] => ram_array.datain[1].DATAIN
wr_data[1] => ram_array.DATAIN1
wr_data[1] => ram_array__dual.DATAIN1
wr_data[2] => ram_array.datain[2].DATAIN
wr_data[2] => ram_array.DATAIN2
wr_data[2] => ram_array__dual.DATAIN2
wr_data[3] => ram_array.datain[3].DATAIN
wr_data[3] => ram_array.DATAIN3
wr_data[3] => ram_array__dual.DATAIN3
wr_data[4] => ram_array.datain[4].DATAIN
wr_data[4] => ram_array.DATAIN4
wr_data[4] => ram_array__dual.DATAIN4
wr_data[5] => ram_array.datain[5].DATAIN
wr_data[5] => ram_array.DATAIN5
wr_data[5] => ram_array__dual.DATAIN5
wr_data[6] => ram_array.datain[6].DATAIN
wr_data[6] => ram_array.DATAIN6
wr_data[6] => ram_array__dual.DATAIN6
wr_data[7] => ram_array.datain[7].DATAIN
wr_data[7] => ram_array.DATAIN7
wr_data[7] => ram_array__dual.DATAIN7
wr_data[8] => ram_array.datain[8].DATAIN
wr_data[8] => ram_array.DATAIN8
wr_data[8] => ram_array__dual.DATAIN8
wr_data[9] => ram_array.datain[9].DATAIN
wr_data[9] => ram_array.DATAIN9
wr_data[9] => ram_array__dual.DATAIN9
wr_data[10] => ram_array.datain[10].DATAIN
wr_data[10] => ram_array.DATAIN10
wr_data[10] => ram_array__dual.DATAIN10
wr_data[11] => ram_array.datain[11].DATAIN
wr_data[11] => ram_array.DATAIN11
wr_data[11] => ram_array__dual.DATAIN11
wr_data[12] => ram_array.datain[12].DATAIN
wr_data[12] => ram_array.DATAIN12
wr_data[12] => ram_array__dual.DATAIN12
wr_data[13] => ram_array.datain[13].DATAIN
wr_data[13] => ram_array.DATAIN13
wr_data[13] => ram_array__dual.DATAIN13
wr_data[14] => ram_array.datain[14].DATAIN
wr_data[14] => ram_array.DATAIN14
wr_data[14] => ram_array__dual.DATAIN14
wr_data[15] => ram_array.datain[15].DATAIN
wr_data[15] => ram_array.DATAIN15
wr_data[15] => ram_array__dual.DATAIN15
rd_addr1[0] => ram_array.RADDR
rd_addr1[1] => ram_array.RADDR1
rd_addr1[2] => ram_array.RADDR2
rd_addr1[3] => ram_array.RADDR3
rd_addr2[0] => ram_array__dual.RADDR
rd_addr2[1] => ram_array__dual.RADDR1
rd_addr2[2] => ram_array__dual.RADDR2
rd_addr2[3] => ram_array__dual.RADDR3
sum[0] <= sum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|halfband_decim:hb_i3|ram16:ram16_odd
clock => rd_data[14]~reg0.CLK
clock => rd_data[13]~reg0.CLK
clock => rd_data[12]~reg0.CLK
clock => rd_data[11]~reg0.CLK
clock => rd_data[10]~reg0.CLK
clock => rd_data[9]~reg0.CLK
clock => rd_data[8]~reg0.CLK
clock => rd_data[7]~reg0.CLK
clock => rd_data[6]~reg0.CLK
clock => rd_data[5]~reg0.CLK
clock => rd_data[4]~reg0.CLK
clock => rd_data[3]~reg0.CLK
clock => rd_data[2]~reg0.CLK
clock => rd_data[1]~reg0.CLK
clock => rd_data[0]~reg0.CLK
clock => ram_array.datain[15].CLK
clock => ram_array.datain[14].CLK
clock => ram_array.datain[13].CLK
clock => ram_array.datain[12].CLK
clock => ram_array.datain[11].CLK
clock => ram_array.datain[10].CLK
clock => ram_array.datain[9].CLK
clock => ram_array.datain[8].CLK
clock => ram_array.datain[7].CLK
clock => ram_array.datain[6].CLK
clock => ram_array.datain[5].CLK
clock => ram_array.datain[4].CLK
clock => ram_array.datain[3].CLK
clock => ram_array.datain[2].CLK
clock => ram_array.datain[1].CLK
clock => ram_array.datain[0].CLK
clock => ram_array.waddr[3].CLK
clock => ram_array.waddr[2].CLK
clock => ram_array.waddr[1].CLK
clock => ram_array.waddr[0].CLK
clock => always1~0.CLK
clock => rd_data[15]~reg0.CLK
clock => ram_array.CLK0
write => always1~0.DATAIN
write => ram_array.WE
wr_addr[0] => ram_array.waddr[0].DATAIN
wr_addr[0] => ram_array.WADDR
wr_addr[1] => ram_array.waddr[1].DATAIN
wr_addr[1] => ram_array.WADDR1
wr_addr[2] => ram_array.waddr[2].DATAIN
wr_addr[2] => ram_array.WADDR2
wr_addr[3] => ram_array.waddr[3].DATAIN
wr_addr[3] => ram_array.WADDR3
wr_data[0] => ram_array.datain[0].DATAIN
wr_data[0] => ram_array.DATAIN
wr_data[1] => ram_array.datain[1].DATAIN
wr_data[1] => ram_array.DATAIN1
wr_data[2] => ram_array.datain[2].DATAIN
wr_data[2] => ram_array.DATAIN2
wr_data[3] => ram_array.datain[3].DATAIN
wr_data[3] => ram_array.DATAIN3
wr_data[4] => ram_array.datain[4].DATAIN
wr_data[4] => ram_array.DATAIN4
wr_data[5] => ram_array.datain[5].DATAIN
wr_data[5] => ram_array.DATAIN5
wr_data[6] => ram_array.datain[6].DATAIN
wr_data[6] => ram_array.DATAIN6
wr_data[7] => ram_array.datain[7].DATAIN
wr_data[7] => ram_array.DATAIN7
wr_data[8] => ram_array.datain[8].DATAIN
wr_data[8] => ram_array.DATAIN8
wr_data[9] => ram_array.datain[9].DATAIN
wr_data[9] => ram_array.DATAIN9
wr_data[10] => ram_array.datain[10].DATAIN
wr_data[10] => ram_array.DATAIN10
wr_data[11] => ram_array.datain[11].DATAIN
wr_data[11] => ram_array.DATAIN11
wr_data[12] => ram_array.datain[12].DATAIN
wr_data[12] => ram_array.DATAIN12
wr_data[13] => ram_array.datain[13].DATAIN
wr_data[13] => ram_array.DATAIN13
wr_data[14] => ram_array.datain[14].DATAIN
wr_data[14] => ram_array.DATAIN14
wr_data[15] => ram_array.datain[15].DATAIN
wr_data[15] => ram_array.DATAIN15
rd_addr[0] => ram_array.RADDR
rd_addr[1] => ram_array.RADDR1
rd_addr[2] => ram_array.RADDR2
rd_addr[3] => ram_array.RADDR3
rd_data[0] <= rd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|halfband_decim:hb_i3|mult:mult
clock => product[29]~reg0.CLK
clock => product[28]~reg0.CLK
clock => product[27]~reg0.CLK
clock => product[26]~reg0.CLK
clock => product[25]~reg0.CLK
clock => product[24]~reg0.CLK
clock => product[23]~reg0.CLK
clock => product[22]~reg0.CLK
clock => product[21]~reg0.CLK
clock => product[20]~reg0.CLK
clock => product[19]~reg0.CLK
clock => product[18]~reg0.CLK
clock => product[17]~reg0.CLK
clock => product[16]~reg0.CLK
clock => product[15]~reg0.CLK
clock => product[14]~reg0.CLK
clock => product[13]~reg0.CLK
clock => product[12]~reg0.CLK
clock => product[11]~reg0.CLK
clock => product[10]~reg0.CLK
clock => product[9]~reg0.CLK
clock => product[8]~reg0.CLK
clock => product[7]~reg0.CLK
clock => product[6]~reg0.CLK
clock => product[5]~reg0.CLK
clock => product[4]~reg0.CLK
clock => product[3]~reg0.CLK
clock => product[2]~reg0.CLK
clock => product[1]~reg0.CLK
clock => product[0]~reg0.CLK
clock => enable_out~reg0.CLK
clock => product[30]~reg0.CLK
x[0] => Mult0.IN15
x[1] => Mult0.IN14
x[2] => Mult0.IN13
x[3] => Mult0.IN12
x[4] => Mult0.IN11
x[5] => Mult0.IN10
x[6] => Mult0.IN9
x[7] => Mult0.IN8
x[8] => Mult0.IN7
x[9] => Mult0.IN6
x[10] => Mult0.IN5
x[11] => Mult0.IN4
x[12] => Mult0.IN3
x[13] => Mult0.IN2
x[14] => Mult0.IN1
x[15] => Mult0.IN0
y[0] => Mult0.IN31
y[1] => Mult0.IN30
y[2] => Mult0.IN29
y[3] => Mult0.IN28
y[4] => Mult0.IN27
y[5] => Mult0.IN26
y[6] => Mult0.IN25
y[7] => Mult0.IN24
y[8] => Mult0.IN23
y[9] => Mult0.IN22
y[10] => Mult0.IN21
y[11] => Mult0.IN20
y[12] => Mult0.IN19
y[13] => Mult0.IN18
y[14] => Mult0.IN17
y[15] => Mult0.IN16
product[0] <= product[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[1] <= product[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[2] <= product[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[3] <= product[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[4] <= product[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[5] <= product[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[6] <= product[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[7] <= product[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[8] <= product[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[9] <= product[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[10] <= product[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[11] <= product[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[12] <= product[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[13] <= product[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[14] <= product[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[15] <= product[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[16] <= product[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[17] <= product[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[18] <= product[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[19] <= product[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[20] <= product[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[21] <= product[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[22] <= product[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[23] <= product[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[24] <= product[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[25] <= product[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[26] <= product[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[27] <= product[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[28] <= product[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[29] <= product[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[30] <= product[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_in => product~0.OUTPUTSELECT
enable_in => product~1.OUTPUTSELECT
enable_in => product~2.OUTPUTSELECT
enable_in => product~3.OUTPUTSELECT
enable_in => product~4.OUTPUTSELECT
enable_in => product~5.OUTPUTSELECT
enable_in => product~6.OUTPUTSELECT
enable_in => product~7.OUTPUTSELECT
enable_in => product~8.OUTPUTSELECT
enable_in => product~9.OUTPUTSELECT
enable_in => product~10.OUTPUTSELECT
enable_in => product~11.OUTPUTSELECT
enable_in => product~12.OUTPUTSELECT
enable_in => product~13.OUTPUTSELECT
enable_in => product~14.OUTPUTSELECT
enable_in => product~15.OUTPUTSELECT
enable_in => product~16.OUTPUTSELECT
enable_in => product~17.OUTPUTSELECT
enable_in => product~18.OUTPUTSELECT
enable_in => product~19.OUTPUTSELECT
enable_in => product~20.OUTPUTSELECT
enable_in => product~21.OUTPUTSELECT
enable_in => product~22.OUTPUTSELECT
enable_in => product~23.OUTPUTSELECT
enable_in => product~24.OUTPUTSELECT
enable_in => product~25.OUTPUTSELECT
enable_in => product~26.OUTPUTSELECT
enable_in => product~27.OUTPUTSELECT
enable_in => product~28.OUTPUTSELECT
enable_in => product~29.OUTPUTSELECT
enable_in => product~30.OUTPUTSELECT
enable_in => enable_out~reg0.DATAIN
enable_out <= enable_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|halfband_decim:hb_i3|acc:acc
clock => sum[32]~reg0.CLK
clock => sum[31]~reg0.CLK
clock => sum[30]~reg0.CLK
clock => sum[29]~reg0.CLK
clock => sum[28]~reg0.CLK
clock => sum[27]~reg0.CLK
clock => sum[26]~reg0.CLK
clock => sum[25]~reg0.CLK
clock => sum[24]~reg0.CLK
clock => sum[23]~reg0.CLK
clock => sum[22]~reg0.CLK
clock => sum[21]~reg0.CLK
clock => sum[20]~reg0.CLK
clock => sum[19]~reg0.CLK
clock => sum[18]~reg0.CLK
clock => sum[17]~reg0.CLK
clock => sum[16]~reg0.CLK
clock => sum[15]~reg0.CLK
clock => sum[14]~reg0.CLK
clock => sum[13]~reg0.CLK
clock => sum[12]~reg0.CLK
clock => sum[11]~reg0.CLK
clock => sum[10]~reg0.CLK
clock => sum[9]~reg0.CLK
clock => sum[8]~reg0.CLK
clock => sum[7]~reg0.CLK
clock => sum[6]~reg0.CLK
clock => sum[5]~reg0.CLK
clock => sum[4]~reg0.CLK
clock => sum[3]~reg0.CLK
clock => sum[2]~reg0.CLK
clock => sum[1]~reg0.CLK
clock => sum[0]~reg0.CLK
clock => enable_out~reg0.CLK
clock => sum[33]~reg0.CLK
reset => sum~68.OUTPUTSELECT
reset => sum~69.OUTPUTSELECT
reset => sum~70.OUTPUTSELECT
reset => sum~71.OUTPUTSELECT
reset => sum~72.OUTPUTSELECT
reset => sum~73.OUTPUTSELECT
reset => sum~74.OUTPUTSELECT
reset => sum~75.OUTPUTSELECT
reset => sum~76.OUTPUTSELECT
reset => sum~77.OUTPUTSELECT
reset => sum~78.OUTPUTSELECT
reset => sum~79.OUTPUTSELECT
reset => sum~80.OUTPUTSELECT
reset => sum~81.OUTPUTSELECT
reset => sum~82.OUTPUTSELECT
reset => sum~83.OUTPUTSELECT
reset => sum~84.OUTPUTSELECT
reset => sum~85.OUTPUTSELECT
reset => sum~86.OUTPUTSELECT
reset => sum~87.OUTPUTSELECT
reset => sum~88.OUTPUTSELECT
reset => sum~89.OUTPUTSELECT
reset => sum~90.OUTPUTSELECT
reset => sum~91.OUTPUTSELECT
reset => sum~92.OUTPUTSELECT
reset => sum~93.OUTPUTSELECT
reset => sum~94.OUTPUTSELECT
reset => sum~95.OUTPUTSELECT
reset => sum~96.OUTPUTSELECT
reset => sum~97.OUTPUTSELECT
reset => sum~98.OUTPUTSELECT
reset => sum~99.OUTPUTSELECT
reset => sum~100.OUTPUTSELECT
reset => sum~101.OUTPUTSELECT
clear => sum~34.OUTPUTSELECT
clear => sum~35.OUTPUTSELECT
clear => sum~36.OUTPUTSELECT
clear => sum~37.OUTPUTSELECT
clear => sum~38.OUTPUTSELECT
clear => sum~39.OUTPUTSELECT
clear => sum~40.OUTPUTSELECT
clear => sum~41.OUTPUTSELECT
clear => sum~42.OUTPUTSELECT
clear => sum~43.OUTPUTSELECT
clear => sum~44.OUTPUTSELECT
clear => sum~45.OUTPUTSELECT
clear => sum~46.OUTPUTSELECT
clear => sum~47.OUTPUTSELECT
clear => sum~48.OUTPUTSELECT
clear => sum~49.OUTPUTSELECT
clear => sum~50.OUTPUTSELECT
clear => sum~51.OUTPUTSELECT
clear => sum~52.OUTPUTSELECT
clear => sum~53.OUTPUTSELECT
clear => sum~54.OUTPUTSELECT
clear => sum~55.OUTPUTSELECT
clear => sum~56.OUTPUTSELECT
clear => sum~57.OUTPUTSELECT
clear => sum~58.OUTPUTSELECT
clear => sum~59.OUTPUTSELECT
clear => sum~60.OUTPUTSELECT
clear => sum~61.OUTPUTSELECT
clear => sum~62.OUTPUTSELECT
clear => sum~63.OUTPUTSELECT
clear => sum~64.OUTPUTSELECT
clear => sum~65.OUTPUTSELECT
clear => sum~66.OUTPUTSELECT
clear => sum~67.OUTPUTSELECT
enable_in => sum~0.OUTPUTSELECT
enable_in => sum~1.OUTPUTSELECT
enable_in => sum~2.OUTPUTSELECT
enable_in => sum~3.OUTPUTSELECT
enable_in => sum~4.OUTPUTSELECT
enable_in => sum~5.OUTPUTSELECT
enable_in => sum~6.OUTPUTSELECT
enable_in => sum~7.OUTPUTSELECT
enable_in => sum~8.OUTPUTSELECT
enable_in => sum~9.OUTPUTSELECT
enable_in => sum~10.OUTPUTSELECT
enable_in => sum~11.OUTPUTSELECT
enable_in => sum~12.OUTPUTSELECT
enable_in => sum~13.OUTPUTSELECT
enable_in => sum~14.OUTPUTSELECT
enable_in => sum~15.OUTPUTSELECT
enable_in => sum~16.OUTPUTSELECT
enable_in => sum~17.OUTPUTSELECT
enable_in => sum~18.OUTPUTSELECT
enable_in => sum~19.OUTPUTSELECT
enable_in => sum~20.OUTPUTSELECT
enable_in => sum~21.OUTPUTSELECT
enable_in => sum~22.OUTPUTSELECT
enable_in => sum~23.OUTPUTSELECT
enable_in => sum~24.OUTPUTSELECT
enable_in => sum~25.OUTPUTSELECT
enable_in => sum~26.OUTPUTSELECT
enable_in => sum~27.OUTPUTSELECT
enable_in => sum~28.OUTPUTSELECT
enable_in => sum~29.OUTPUTSELECT
enable_in => sum~30.OUTPUTSELECT
enable_in => sum~31.OUTPUTSELECT
enable_in => sum~32.OUTPUTSELECT
enable_in => sum~33.OUTPUTSELECT
enable_in => enable_out~reg0.DATAIN
enable_out <= enable_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
addend[0] => Add0.IN34
addend[0] => sum~67.DATAB
addend[1] => Add0.IN33
addend[1] => sum~66.DATAB
addend[2] => Add0.IN32
addend[2] => sum~65.DATAB
addend[3] => Add0.IN31
addend[3] => sum~64.DATAB
addend[4] => Add0.IN30
addend[4] => sum~63.DATAB
addend[5] => Add0.IN29
addend[5] => sum~62.DATAB
addend[6] => Add0.IN28
addend[6] => sum~61.DATAB
addend[7] => Add0.IN27
addend[7] => sum~60.DATAB
addend[8] => Add0.IN26
addend[8] => sum~59.DATAB
addend[9] => Add0.IN25
addend[9] => sum~58.DATAB
addend[10] => Add0.IN24
addend[10] => sum~57.DATAB
addend[11] => Add0.IN23
addend[11] => sum~56.DATAB
addend[12] => Add0.IN22
addend[12] => sum~55.DATAB
addend[13] => Add0.IN21
addend[13] => sum~54.DATAB
addend[14] => Add0.IN20
addend[14] => sum~53.DATAB
addend[15] => Add0.IN19
addend[15] => sum~52.DATAB
addend[16] => Add0.IN18
addend[16] => sum~51.DATAB
addend[17] => Add0.IN17
addend[17] => sum~50.DATAB
addend[18] => Add0.IN16
addend[18] => sum~49.DATAB
addend[19] => Add0.IN15
addend[19] => sum~48.DATAB
addend[20] => Add0.IN14
addend[20] => sum~47.DATAB
addend[21] => Add0.IN13
addend[21] => sum~46.DATAB
addend[22] => Add0.IN12
addend[22] => sum~45.DATAB
addend[23] => Add0.IN11
addend[23] => sum~44.DATAB
addend[24] => Add0.IN10
addend[24] => sum~43.DATAB
addend[25] => Add0.IN9
addend[25] => sum~42.DATAB
addend[26] => Add0.IN8
addend[26] => sum~41.DATAB
addend[27] => Add0.IN7
addend[27] => sum~40.DATAB
addend[28] => Add0.IN6
addend[28] => sum~39.DATAB
addend[29] => Add0.IN5
addend[29] => sum~38.DATAB
addend[30] => Add0.IN1
addend[30] => Add0.IN2
addend[30] => Add0.IN3
addend[30] => Add0.IN4
addend[30] => sum~34.DATAB
addend[30] => sum~35.DATAB
addend[30] => sum~36.DATAB
addend[30] => sum~37.DATAB
sum[0] <= sum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= sum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= sum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= sum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= sum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= sum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= sum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= sum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= sum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= sum[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= sum[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= sum[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= sum[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= sum[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= sum[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= sum[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= sum[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[32] <= sum[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[33] <= sum[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|halfband_decim:hb_q3
clock => clock~0.IN5
reset => reset~0.IN1
enable => ~NO_FANOUT~
strobe_in => store_odd~0.OUTPUTSELECT
strobe_in => start.IN1
strobe_in => comb~0.IN1
strobe_in => comb~1.IN1
strobe_in => debugctrl[5].DATAIN
strobe_out <= start_d5.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => data_in[0]~15.IN2
data_in[1] => data_in[1]~14.IN2
data_in[2] => data_in[2]~13.IN2
data_in[3] => data_in[3]~12.IN2
data_in[4] => data_in[4]~11.IN2
data_in[5] => data_in[5]~10.IN2
data_in[6] => data_in[6]~9.IN2
data_in[7] => data_in[7]~8.IN2
data_in[8] => data_in[8]~7.IN2
data_in[9] => data_in[9]~6.IN2
data_in[10] => data_in[10]~5.IN2
data_in[11] => data_in[11]~4.IN2
data_in[12] => data_in[12]~3.IN2
data_in[13] => data_in[13]~2.IN2
data_in[14] => data_in[14]~1.IN2
data_in[15] => data_in[15]~0.IN2
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[0] <= phase[0].DB_MAX_OUTPUT_PORT_TYPE
debugctrl[1] <= phase[1].DB_MAX_OUTPUT_PORT_TYPE
debugctrl[2] <= phase[2].DB_MAX_OUTPUT_PORT_TYPE
debugctrl[3] <= phase[3].DB_MAX_OUTPUT_PORT_TYPE
debugctrl[4] <= start_d5.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[5] <= strobe_in.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[6] <= store_odd.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[7] <= debugctrl[7]~0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[8] <= debugctrl[7]~0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[9] <= mult_en~0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[10] <= acc_en.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[11] <= reset~0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[12] <= clock~0.DB_MAX_OUTPUT_PORT_TYPE
debugctrl[13] <= <GND>
debugctrl[14] <= <GND>
debugctrl[15] <= <GND>


|ozy_nco|halfband_decim:hb_q3|coeff_rom:coeff_rom
clock => data[14]~reg0.CLK
clock => data[13]~reg0.CLK
clock => data[12]~reg0.CLK
clock => data[11]~reg0.CLK
clock => data[10]~reg0.CLK
clock => data[9]~reg0.CLK
clock => data[8]~reg0.CLK
clock => data[7]~reg0.CLK
clock => data[6]~reg0.CLK
clock => data[5]~reg0.CLK
clock => data[4]~reg0.CLK
clock => data[3]~reg0.CLK
clock => data[2]~reg0.CLK
clock => data[1]~reg0.CLK
clock => data[0]~reg0.CLK
clock => data[15]~reg0.CLK
addr[0] => Decoder0.IN2
addr[1] => Decoder0.IN1
addr[2] => Decoder0.IN0
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|halfband_decim:hb_q3|ram16_2sum:ram16_even
clock => ram_array.datain[14].CLK
clock => ram_array.datain[13].CLK
clock => ram_array.datain[12].CLK
clock => ram_array.datain[11].CLK
clock => ram_array.datain[10].CLK
clock => ram_array.datain[9].CLK
clock => ram_array.datain[8].CLK
clock => ram_array.datain[7].CLK
clock => ram_array.datain[6].CLK
clock => ram_array.datain[5].CLK
clock => ram_array.datain[4].CLK
clock => ram_array.datain[3].CLK
clock => ram_array.datain[2].CLK
clock => ram_array.datain[1].CLK
clock => ram_array.datain[0].CLK
clock => ram_array.waddr[3].CLK
clock => ram_array.waddr[2].CLK
clock => ram_array.waddr[1].CLK
clock => ram_array.waddr[0].CLK
clock => always0~0.CLK
clock => a[15].CLK
clock => a[14].CLK
clock => a[13].CLK
clock => a[12].CLK
clock => a[11].CLK
clock => a[10].CLK
clock => a[9].CLK
clock => a[8].CLK
clock => a[7].CLK
clock => a[6].CLK
clock => a[5].CLK
clock => a[4].CLK
clock => a[3].CLK
clock => a[2].CLK
clock => a[1].CLK
clock => a[0].CLK
clock => b[15].CLK
clock => b[14].CLK
clock => b[13].CLK
clock => b[12].CLK
clock => b[11].CLK
clock => b[10].CLK
clock => b[9].CLK
clock => b[8].CLK
clock => b[7].CLK
clock => b[6].CLK
clock => b[5].CLK
clock => b[4].CLK
clock => b[3].CLK
clock => b[2].CLK
clock => b[1].CLK
clock => b[0].CLK
clock => sum[15]~reg0.CLK
clock => sum[14]~reg0.CLK
clock => sum[13]~reg0.CLK
clock => sum[12]~reg0.CLK
clock => sum[11]~reg0.CLK
clock => sum[10]~reg0.CLK
clock => sum[9]~reg0.CLK
clock => sum[8]~reg0.CLK
clock => sum[7]~reg0.CLK
clock => sum[6]~reg0.CLK
clock => sum[5]~reg0.CLK
clock => sum[4]~reg0.CLK
clock => sum[3]~reg0.CLK
clock => sum[2]~reg0.CLK
clock => sum[1]~reg0.CLK
clock => sum[0]~reg0.CLK
clock => ram_array.datain[15].CLK
clock => ram_array.CLK0
clock => ram_array__dual.CLK0
write => always0~0.DATAIN
write => ram_array.WE
write => ram_array__dual.WE
wr_addr[0] => ram_array.waddr[0].DATAIN
wr_addr[0] => ram_array.WADDR
wr_addr[0] => ram_array__dual.WADDR
wr_addr[1] => ram_array.waddr[1].DATAIN
wr_addr[1] => ram_array.WADDR1
wr_addr[1] => ram_array__dual.WADDR1
wr_addr[2] => ram_array.waddr[2].DATAIN
wr_addr[2] => ram_array.WADDR2
wr_addr[2] => ram_array__dual.WADDR2
wr_addr[3] => ram_array.waddr[3].DATAIN
wr_addr[3] => ram_array.WADDR3
wr_addr[3] => ram_array__dual.WADDR3
wr_data[0] => ram_array.datain[0].DATAIN
wr_data[0] => ram_array.DATAIN
wr_data[0] => ram_array__dual.DATAIN
wr_data[1] => ram_array.datain[1].DATAIN
wr_data[1] => ram_array.DATAIN1
wr_data[1] => ram_array__dual.DATAIN1
wr_data[2] => ram_array.datain[2].DATAIN
wr_data[2] => ram_array.DATAIN2
wr_data[2] => ram_array__dual.DATAIN2
wr_data[3] => ram_array.datain[3].DATAIN
wr_data[3] => ram_array.DATAIN3
wr_data[3] => ram_array__dual.DATAIN3
wr_data[4] => ram_array.datain[4].DATAIN
wr_data[4] => ram_array.DATAIN4
wr_data[4] => ram_array__dual.DATAIN4
wr_data[5] => ram_array.datain[5].DATAIN
wr_data[5] => ram_array.DATAIN5
wr_data[5] => ram_array__dual.DATAIN5
wr_data[6] => ram_array.datain[6].DATAIN
wr_data[6] => ram_array.DATAIN6
wr_data[6] => ram_array__dual.DATAIN6
wr_data[7] => ram_array.datain[7].DATAIN
wr_data[7] => ram_array.DATAIN7
wr_data[7] => ram_array__dual.DATAIN7
wr_data[8] => ram_array.datain[8].DATAIN
wr_data[8] => ram_array.DATAIN8
wr_data[8] => ram_array__dual.DATAIN8
wr_data[9] => ram_array.datain[9].DATAIN
wr_data[9] => ram_array.DATAIN9
wr_data[9] => ram_array__dual.DATAIN9
wr_data[10] => ram_array.datain[10].DATAIN
wr_data[10] => ram_array.DATAIN10
wr_data[10] => ram_array__dual.DATAIN10
wr_data[11] => ram_array.datain[11].DATAIN
wr_data[11] => ram_array.DATAIN11
wr_data[11] => ram_array__dual.DATAIN11
wr_data[12] => ram_array.datain[12].DATAIN
wr_data[12] => ram_array.DATAIN12
wr_data[12] => ram_array__dual.DATAIN12
wr_data[13] => ram_array.datain[13].DATAIN
wr_data[13] => ram_array.DATAIN13
wr_data[13] => ram_array__dual.DATAIN13
wr_data[14] => ram_array.datain[14].DATAIN
wr_data[14] => ram_array.DATAIN14
wr_data[14] => ram_array__dual.DATAIN14
wr_data[15] => ram_array.datain[15].DATAIN
wr_data[15] => ram_array.DATAIN15
wr_data[15] => ram_array__dual.DATAIN15
rd_addr1[0] => ram_array.RADDR
rd_addr1[1] => ram_array.RADDR1
rd_addr1[2] => ram_array.RADDR2
rd_addr1[3] => ram_array.RADDR3
rd_addr2[0] => ram_array__dual.RADDR
rd_addr2[1] => ram_array__dual.RADDR1
rd_addr2[2] => ram_array__dual.RADDR2
rd_addr2[3] => ram_array__dual.RADDR3
sum[0] <= sum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|halfband_decim:hb_q3|ram16:ram16_odd
clock => rd_data[14]~reg0.CLK
clock => rd_data[13]~reg0.CLK
clock => rd_data[12]~reg0.CLK
clock => rd_data[11]~reg0.CLK
clock => rd_data[10]~reg0.CLK
clock => rd_data[9]~reg0.CLK
clock => rd_data[8]~reg0.CLK
clock => rd_data[7]~reg0.CLK
clock => rd_data[6]~reg0.CLK
clock => rd_data[5]~reg0.CLK
clock => rd_data[4]~reg0.CLK
clock => rd_data[3]~reg0.CLK
clock => rd_data[2]~reg0.CLK
clock => rd_data[1]~reg0.CLK
clock => rd_data[0]~reg0.CLK
clock => ram_array.datain[15].CLK
clock => ram_array.datain[14].CLK
clock => ram_array.datain[13].CLK
clock => ram_array.datain[12].CLK
clock => ram_array.datain[11].CLK
clock => ram_array.datain[10].CLK
clock => ram_array.datain[9].CLK
clock => ram_array.datain[8].CLK
clock => ram_array.datain[7].CLK
clock => ram_array.datain[6].CLK
clock => ram_array.datain[5].CLK
clock => ram_array.datain[4].CLK
clock => ram_array.datain[3].CLK
clock => ram_array.datain[2].CLK
clock => ram_array.datain[1].CLK
clock => ram_array.datain[0].CLK
clock => ram_array.waddr[3].CLK
clock => ram_array.waddr[2].CLK
clock => ram_array.waddr[1].CLK
clock => ram_array.waddr[0].CLK
clock => always1~0.CLK
clock => rd_data[15]~reg0.CLK
clock => ram_array.CLK0
write => always1~0.DATAIN
write => ram_array.WE
wr_addr[0] => ram_array.waddr[0].DATAIN
wr_addr[0] => ram_array.WADDR
wr_addr[1] => ram_array.waddr[1].DATAIN
wr_addr[1] => ram_array.WADDR1
wr_addr[2] => ram_array.waddr[2].DATAIN
wr_addr[2] => ram_array.WADDR2
wr_addr[3] => ram_array.waddr[3].DATAIN
wr_addr[3] => ram_array.WADDR3
wr_data[0] => ram_array.datain[0].DATAIN
wr_data[0] => ram_array.DATAIN
wr_data[1] => ram_array.datain[1].DATAIN
wr_data[1] => ram_array.DATAIN1
wr_data[2] => ram_array.datain[2].DATAIN
wr_data[2] => ram_array.DATAIN2
wr_data[3] => ram_array.datain[3].DATAIN
wr_data[3] => ram_array.DATAIN3
wr_data[4] => ram_array.datain[4].DATAIN
wr_data[4] => ram_array.DATAIN4
wr_data[5] => ram_array.datain[5].DATAIN
wr_data[5] => ram_array.DATAIN5
wr_data[6] => ram_array.datain[6].DATAIN
wr_data[6] => ram_array.DATAIN6
wr_data[7] => ram_array.datain[7].DATAIN
wr_data[7] => ram_array.DATAIN7
wr_data[8] => ram_array.datain[8].DATAIN
wr_data[8] => ram_array.DATAIN8
wr_data[9] => ram_array.datain[9].DATAIN
wr_data[9] => ram_array.DATAIN9
wr_data[10] => ram_array.datain[10].DATAIN
wr_data[10] => ram_array.DATAIN10
wr_data[11] => ram_array.datain[11].DATAIN
wr_data[11] => ram_array.DATAIN11
wr_data[12] => ram_array.datain[12].DATAIN
wr_data[12] => ram_array.DATAIN12
wr_data[13] => ram_array.datain[13].DATAIN
wr_data[13] => ram_array.DATAIN13
wr_data[14] => ram_array.datain[14].DATAIN
wr_data[14] => ram_array.DATAIN14
wr_data[15] => ram_array.datain[15].DATAIN
wr_data[15] => ram_array.DATAIN15
rd_addr[0] => ram_array.RADDR
rd_addr[1] => ram_array.RADDR1
rd_addr[2] => ram_array.RADDR2
rd_addr[3] => ram_array.RADDR3
rd_data[0] <= rd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|halfband_decim:hb_q3|mult:mult
clock => product[29]~reg0.CLK
clock => product[28]~reg0.CLK
clock => product[27]~reg0.CLK
clock => product[26]~reg0.CLK
clock => product[25]~reg0.CLK
clock => product[24]~reg0.CLK
clock => product[23]~reg0.CLK
clock => product[22]~reg0.CLK
clock => product[21]~reg0.CLK
clock => product[20]~reg0.CLK
clock => product[19]~reg0.CLK
clock => product[18]~reg0.CLK
clock => product[17]~reg0.CLK
clock => product[16]~reg0.CLK
clock => product[15]~reg0.CLK
clock => product[14]~reg0.CLK
clock => product[13]~reg0.CLK
clock => product[12]~reg0.CLK
clock => product[11]~reg0.CLK
clock => product[10]~reg0.CLK
clock => product[9]~reg0.CLK
clock => product[8]~reg0.CLK
clock => product[7]~reg0.CLK
clock => product[6]~reg0.CLK
clock => product[5]~reg0.CLK
clock => product[4]~reg0.CLK
clock => product[3]~reg0.CLK
clock => product[2]~reg0.CLK
clock => product[1]~reg0.CLK
clock => product[0]~reg0.CLK
clock => enable_out~reg0.CLK
clock => product[30]~reg0.CLK
x[0] => Mult0.IN15
x[1] => Mult0.IN14
x[2] => Mult0.IN13
x[3] => Mult0.IN12
x[4] => Mult0.IN11
x[5] => Mult0.IN10
x[6] => Mult0.IN9
x[7] => Mult0.IN8
x[8] => Mult0.IN7
x[9] => Mult0.IN6
x[10] => Mult0.IN5
x[11] => Mult0.IN4
x[12] => Mult0.IN3
x[13] => Mult0.IN2
x[14] => Mult0.IN1
x[15] => Mult0.IN0
y[0] => Mult0.IN31
y[1] => Mult0.IN30
y[2] => Mult0.IN29
y[3] => Mult0.IN28
y[4] => Mult0.IN27
y[5] => Mult0.IN26
y[6] => Mult0.IN25
y[7] => Mult0.IN24
y[8] => Mult0.IN23
y[9] => Mult0.IN22
y[10] => Mult0.IN21
y[11] => Mult0.IN20
y[12] => Mult0.IN19
y[13] => Mult0.IN18
y[14] => Mult0.IN17
y[15] => Mult0.IN16
product[0] <= product[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[1] <= product[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[2] <= product[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[3] <= product[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[4] <= product[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[5] <= product[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[6] <= product[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[7] <= product[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[8] <= product[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[9] <= product[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[10] <= product[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[11] <= product[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[12] <= product[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[13] <= product[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[14] <= product[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[15] <= product[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[16] <= product[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[17] <= product[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[18] <= product[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[19] <= product[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[20] <= product[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[21] <= product[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[22] <= product[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[23] <= product[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[24] <= product[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[25] <= product[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[26] <= product[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[27] <= product[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[28] <= product[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[29] <= product[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
product[30] <= product[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_in => product~0.OUTPUTSELECT
enable_in => product~1.OUTPUTSELECT
enable_in => product~2.OUTPUTSELECT
enable_in => product~3.OUTPUTSELECT
enable_in => product~4.OUTPUTSELECT
enable_in => product~5.OUTPUTSELECT
enable_in => product~6.OUTPUTSELECT
enable_in => product~7.OUTPUTSELECT
enable_in => product~8.OUTPUTSELECT
enable_in => product~9.OUTPUTSELECT
enable_in => product~10.OUTPUTSELECT
enable_in => product~11.OUTPUTSELECT
enable_in => product~12.OUTPUTSELECT
enable_in => product~13.OUTPUTSELECT
enable_in => product~14.OUTPUTSELECT
enable_in => product~15.OUTPUTSELECT
enable_in => product~16.OUTPUTSELECT
enable_in => product~17.OUTPUTSELECT
enable_in => product~18.OUTPUTSELECT
enable_in => product~19.OUTPUTSELECT
enable_in => product~20.OUTPUTSELECT
enable_in => product~21.OUTPUTSELECT
enable_in => product~22.OUTPUTSELECT
enable_in => product~23.OUTPUTSELECT
enable_in => product~24.OUTPUTSELECT
enable_in => product~25.OUTPUTSELECT
enable_in => product~26.OUTPUTSELECT
enable_in => product~27.OUTPUTSELECT
enable_in => product~28.OUTPUTSELECT
enable_in => product~29.OUTPUTSELECT
enable_in => product~30.OUTPUTSELECT
enable_in => enable_out~reg0.DATAIN
enable_out <= enable_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|halfband_decim:hb_q3|acc:acc
clock => sum[32]~reg0.CLK
clock => sum[31]~reg0.CLK
clock => sum[30]~reg0.CLK
clock => sum[29]~reg0.CLK
clock => sum[28]~reg0.CLK
clock => sum[27]~reg0.CLK
clock => sum[26]~reg0.CLK
clock => sum[25]~reg0.CLK
clock => sum[24]~reg0.CLK
clock => sum[23]~reg0.CLK
clock => sum[22]~reg0.CLK
clock => sum[21]~reg0.CLK
clock => sum[20]~reg0.CLK
clock => sum[19]~reg0.CLK
clock => sum[18]~reg0.CLK
clock => sum[17]~reg0.CLK
clock => sum[16]~reg0.CLK
clock => sum[15]~reg0.CLK
clock => sum[14]~reg0.CLK
clock => sum[13]~reg0.CLK
clock => sum[12]~reg0.CLK
clock => sum[11]~reg0.CLK
clock => sum[10]~reg0.CLK
clock => sum[9]~reg0.CLK
clock => sum[8]~reg0.CLK
clock => sum[7]~reg0.CLK
clock => sum[6]~reg0.CLK
clock => sum[5]~reg0.CLK
clock => sum[4]~reg0.CLK
clock => sum[3]~reg0.CLK
clock => sum[2]~reg0.CLK
clock => sum[1]~reg0.CLK
clock => sum[0]~reg0.CLK
clock => enable_out~reg0.CLK
clock => sum[33]~reg0.CLK
reset => sum~68.OUTPUTSELECT
reset => sum~69.OUTPUTSELECT
reset => sum~70.OUTPUTSELECT
reset => sum~71.OUTPUTSELECT
reset => sum~72.OUTPUTSELECT
reset => sum~73.OUTPUTSELECT
reset => sum~74.OUTPUTSELECT
reset => sum~75.OUTPUTSELECT
reset => sum~76.OUTPUTSELECT
reset => sum~77.OUTPUTSELECT
reset => sum~78.OUTPUTSELECT
reset => sum~79.OUTPUTSELECT
reset => sum~80.OUTPUTSELECT
reset => sum~81.OUTPUTSELECT
reset => sum~82.OUTPUTSELECT
reset => sum~83.OUTPUTSELECT
reset => sum~84.OUTPUTSELECT
reset => sum~85.OUTPUTSELECT
reset => sum~86.OUTPUTSELECT
reset => sum~87.OUTPUTSELECT
reset => sum~88.OUTPUTSELECT
reset => sum~89.OUTPUTSELECT
reset => sum~90.OUTPUTSELECT
reset => sum~91.OUTPUTSELECT
reset => sum~92.OUTPUTSELECT
reset => sum~93.OUTPUTSELECT
reset => sum~94.OUTPUTSELECT
reset => sum~95.OUTPUTSELECT
reset => sum~96.OUTPUTSELECT
reset => sum~97.OUTPUTSELECT
reset => sum~98.OUTPUTSELECT
reset => sum~99.OUTPUTSELECT
reset => sum~100.OUTPUTSELECT
reset => sum~101.OUTPUTSELECT
clear => sum~34.OUTPUTSELECT
clear => sum~35.OUTPUTSELECT
clear => sum~36.OUTPUTSELECT
clear => sum~37.OUTPUTSELECT
clear => sum~38.OUTPUTSELECT
clear => sum~39.OUTPUTSELECT
clear => sum~40.OUTPUTSELECT
clear => sum~41.OUTPUTSELECT
clear => sum~42.OUTPUTSELECT
clear => sum~43.OUTPUTSELECT
clear => sum~44.OUTPUTSELECT
clear => sum~45.OUTPUTSELECT
clear => sum~46.OUTPUTSELECT
clear => sum~47.OUTPUTSELECT
clear => sum~48.OUTPUTSELECT
clear => sum~49.OUTPUTSELECT
clear => sum~50.OUTPUTSELECT
clear => sum~51.OUTPUTSELECT
clear => sum~52.OUTPUTSELECT
clear => sum~53.OUTPUTSELECT
clear => sum~54.OUTPUTSELECT
clear => sum~55.OUTPUTSELECT
clear => sum~56.OUTPUTSELECT
clear => sum~57.OUTPUTSELECT
clear => sum~58.OUTPUTSELECT
clear => sum~59.OUTPUTSELECT
clear => sum~60.OUTPUTSELECT
clear => sum~61.OUTPUTSELECT
clear => sum~62.OUTPUTSELECT
clear => sum~63.OUTPUTSELECT
clear => sum~64.OUTPUTSELECT
clear => sum~65.OUTPUTSELECT
clear => sum~66.OUTPUTSELECT
clear => sum~67.OUTPUTSELECT
enable_in => sum~0.OUTPUTSELECT
enable_in => sum~1.OUTPUTSELECT
enable_in => sum~2.OUTPUTSELECT
enable_in => sum~3.OUTPUTSELECT
enable_in => sum~4.OUTPUTSELECT
enable_in => sum~5.OUTPUTSELECT
enable_in => sum~6.OUTPUTSELECT
enable_in => sum~7.OUTPUTSELECT
enable_in => sum~8.OUTPUTSELECT
enable_in => sum~9.OUTPUTSELECT
enable_in => sum~10.OUTPUTSELECT
enable_in => sum~11.OUTPUTSELECT
enable_in => sum~12.OUTPUTSELECT
enable_in => sum~13.OUTPUTSELECT
enable_in => sum~14.OUTPUTSELECT
enable_in => sum~15.OUTPUTSELECT
enable_in => sum~16.OUTPUTSELECT
enable_in => sum~17.OUTPUTSELECT
enable_in => sum~18.OUTPUTSELECT
enable_in => sum~19.OUTPUTSELECT
enable_in => sum~20.OUTPUTSELECT
enable_in => sum~21.OUTPUTSELECT
enable_in => sum~22.OUTPUTSELECT
enable_in => sum~23.OUTPUTSELECT
enable_in => sum~24.OUTPUTSELECT
enable_in => sum~25.OUTPUTSELECT
enable_in => sum~26.OUTPUTSELECT
enable_in => sum~27.OUTPUTSELECT
enable_in => sum~28.OUTPUTSELECT
enable_in => sum~29.OUTPUTSELECT
enable_in => sum~30.OUTPUTSELECT
enable_in => sum~31.OUTPUTSELECT
enable_in => sum~32.OUTPUTSELECT
enable_in => sum~33.OUTPUTSELECT
enable_in => enable_out~reg0.DATAIN
enable_out <= enable_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
addend[0] => Add0.IN34
addend[0] => sum~67.DATAB
addend[1] => Add0.IN33
addend[1] => sum~66.DATAB
addend[2] => Add0.IN32
addend[2] => sum~65.DATAB
addend[3] => Add0.IN31
addend[3] => sum~64.DATAB
addend[4] => Add0.IN30
addend[4] => sum~63.DATAB
addend[5] => Add0.IN29
addend[5] => sum~62.DATAB
addend[6] => Add0.IN28
addend[6] => sum~61.DATAB
addend[7] => Add0.IN27
addend[7] => sum~60.DATAB
addend[8] => Add0.IN26
addend[8] => sum~59.DATAB
addend[9] => Add0.IN25
addend[9] => sum~58.DATAB
addend[10] => Add0.IN24
addend[10] => sum~57.DATAB
addend[11] => Add0.IN23
addend[11] => sum~56.DATAB
addend[12] => Add0.IN22
addend[12] => sum~55.DATAB
addend[13] => Add0.IN21
addend[13] => sum~54.DATAB
addend[14] => Add0.IN20
addend[14] => sum~53.DATAB
addend[15] => Add0.IN19
addend[15] => sum~52.DATAB
addend[16] => Add0.IN18
addend[16] => sum~51.DATAB
addend[17] => Add0.IN17
addend[17] => sum~50.DATAB
addend[18] => Add0.IN16
addend[18] => sum~49.DATAB
addend[19] => Add0.IN15
addend[19] => sum~48.DATAB
addend[20] => Add0.IN14
addend[20] => sum~47.DATAB
addend[21] => Add0.IN13
addend[21] => sum~46.DATAB
addend[22] => Add0.IN12
addend[22] => sum~45.DATAB
addend[23] => Add0.IN11
addend[23] => sum~44.DATAB
addend[24] => Add0.IN10
addend[24] => sum~43.DATAB
addend[25] => Add0.IN9
addend[25] => sum~42.DATAB
addend[26] => Add0.IN8
addend[26] => sum~41.DATAB
addend[27] => Add0.IN7
addend[27] => sum~40.DATAB
addend[28] => Add0.IN6
addend[28] => sum~39.DATAB
addend[29] => Add0.IN5
addend[29] => sum~38.DATAB
addend[30] => Add0.IN1
addend[30] => Add0.IN2
addend[30] => Add0.IN3
addend[30] => Add0.IN4
addend[30] => sum~34.DATAB
addend[30] => sum~35.DATAB
addend[30] => sum~36.DATAB
addend[30] => sum~37.DATAB
sum[0] <= sum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= sum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= sum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= sum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= sum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= sum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= sum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= sum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= sum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= sum[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= sum[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= sum[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= sum[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= sum[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= sum[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= sum[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= sum[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[32] <= sum[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[33] <= sum[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|RXMUX:I_MUX
clock => clock~0.IN1
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data0x[8] => sub_wire2[8].IN1
data0x[9] => sub_wire2[9].IN1
data0x[10] => sub_wire2[10].IN1
data0x[11] => sub_wire2[11].IN1
data0x[12] => sub_wire2[12].IN1
data0x[13] => sub_wire2[13].IN1
data0x[14] => sub_wire2[14].IN1
data0x[15] => sub_wire2[15].IN1
data1x[0] => sub_wire2[16].IN1
data1x[1] => sub_wire2[17].IN1
data1x[2] => sub_wire2[18].IN1
data1x[3] => sub_wire2[19].IN1
data1x[4] => sub_wire2[20].IN1
data1x[5] => sub_wire2[21].IN1
data1x[6] => sub_wire2[22].IN1
data1x[7] => sub_wire2[23].IN1
data1x[8] => sub_wire2[24].IN1
data1x[9] => sub_wire2[25].IN1
data1x[10] => sub_wire2[26].IN1
data1x[11] => sub_wire2[27].IN1
data1x[12] => sub_wire2[28].IN1
data1x[13] => sub_wire2[29].IN1
data1x[14] => sub_wire2[30].IN1
data1x[15] => sub_wire2[31].IN1
data2x[0] => sub_wire2[32].IN1
data2x[1] => sub_wire2[33].IN1
data2x[2] => sub_wire2[34].IN1
data2x[3] => sub_wire2[35].IN1
data2x[4] => sub_wire2[36].IN1
data2x[5] => sub_wire2[37].IN1
data2x[6] => sub_wire2[38].IN1
data2x[7] => sub_wire2[39].IN1
data2x[8] => sub_wire2[40].IN1
data2x[9] => sub_wire2[41].IN1
data2x[10] => sub_wire2[42].IN1
data2x[11] => sub_wire2[43].IN1
data2x[12] => sub_wire2[44].IN1
data2x[13] => sub_wire2[45].IN1
data2x[14] => sub_wire2[46].IN1
data2x[15] => sub_wire2[47].IN1
data3x[0] => sub_wire2[48].IN1
data3x[1] => sub_wire2[49].IN1
data3x[2] => sub_wire2[50].IN1
data3x[3] => sub_wire2[51].IN1
data3x[4] => sub_wire2[52].IN1
data3x[5] => sub_wire2[53].IN1
data3x[6] => sub_wire2[54].IN1
data3x[7] => sub_wire2[55].IN1
data3x[8] => sub_wire2[56].IN1
data3x[9] => sub_wire2[57].IN1
data3x[10] => sub_wire2[58].IN1
data3x[11] => sub_wire2[59].IN1
data3x[12] => sub_wire2[60].IN1
data3x[13] => sub_wire2[61].IN1
data3x[14] => sub_wire2[62].IN1
data3x[15] => sub_wire2[63].IN1
sel[0] => sel[0]~1.IN1
sel[1] => sel[1]~0.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result
result[8] <= lpm_mux:lpm_mux_component.result
result[9] <= lpm_mux:lpm_mux_component.result
result[10] <= lpm_mux:lpm_mux_component.result
result[11] <= lpm_mux:lpm_mux_component.result
result[12] <= lpm_mux:lpm_mux_component.result
result[13] <= lpm_mux:lpm_mux_component.result
result[14] <= lpm_mux:lpm_mux_component.result
result[15] <= lpm_mux:lpm_mux_component.result


|ozy_nco|RXMUX:I_MUX|lpm_mux:lpm_mux_component
data[0][0] => mux_6me:auto_generated.data[0]
data[0][1] => mux_6me:auto_generated.data[1]
data[0][2] => mux_6me:auto_generated.data[2]
data[0][3] => mux_6me:auto_generated.data[3]
data[0][4] => mux_6me:auto_generated.data[4]
data[0][5] => mux_6me:auto_generated.data[5]
data[0][6] => mux_6me:auto_generated.data[6]
data[0][7] => mux_6me:auto_generated.data[7]
data[0][8] => mux_6me:auto_generated.data[8]
data[0][9] => mux_6me:auto_generated.data[9]
data[0][10] => mux_6me:auto_generated.data[10]
data[0][11] => mux_6me:auto_generated.data[11]
data[0][12] => mux_6me:auto_generated.data[12]
data[0][13] => mux_6me:auto_generated.data[13]
data[0][14] => mux_6me:auto_generated.data[14]
data[0][15] => mux_6me:auto_generated.data[15]
data[1][0] => mux_6me:auto_generated.data[16]
data[1][1] => mux_6me:auto_generated.data[17]
data[1][2] => mux_6me:auto_generated.data[18]
data[1][3] => mux_6me:auto_generated.data[19]
data[1][4] => mux_6me:auto_generated.data[20]
data[1][5] => mux_6me:auto_generated.data[21]
data[1][6] => mux_6me:auto_generated.data[22]
data[1][7] => mux_6me:auto_generated.data[23]
data[1][8] => mux_6me:auto_generated.data[24]
data[1][9] => mux_6me:auto_generated.data[25]
data[1][10] => mux_6me:auto_generated.data[26]
data[1][11] => mux_6me:auto_generated.data[27]
data[1][12] => mux_6me:auto_generated.data[28]
data[1][13] => mux_6me:auto_generated.data[29]
data[1][14] => mux_6me:auto_generated.data[30]
data[1][15] => mux_6me:auto_generated.data[31]
data[2][0] => mux_6me:auto_generated.data[32]
data[2][1] => mux_6me:auto_generated.data[33]
data[2][2] => mux_6me:auto_generated.data[34]
data[2][3] => mux_6me:auto_generated.data[35]
data[2][4] => mux_6me:auto_generated.data[36]
data[2][5] => mux_6me:auto_generated.data[37]
data[2][6] => mux_6me:auto_generated.data[38]
data[2][7] => mux_6me:auto_generated.data[39]
data[2][8] => mux_6me:auto_generated.data[40]
data[2][9] => mux_6me:auto_generated.data[41]
data[2][10] => mux_6me:auto_generated.data[42]
data[2][11] => mux_6me:auto_generated.data[43]
data[2][12] => mux_6me:auto_generated.data[44]
data[2][13] => mux_6me:auto_generated.data[45]
data[2][14] => mux_6me:auto_generated.data[46]
data[2][15] => mux_6me:auto_generated.data[47]
data[3][0] => mux_6me:auto_generated.data[48]
data[3][1] => mux_6me:auto_generated.data[49]
data[3][2] => mux_6me:auto_generated.data[50]
data[3][3] => mux_6me:auto_generated.data[51]
data[3][4] => mux_6me:auto_generated.data[52]
data[3][5] => mux_6me:auto_generated.data[53]
data[3][6] => mux_6me:auto_generated.data[54]
data[3][7] => mux_6me:auto_generated.data[55]
data[3][8] => mux_6me:auto_generated.data[56]
data[3][9] => mux_6me:auto_generated.data[57]
data[3][10] => mux_6me:auto_generated.data[58]
data[3][11] => mux_6me:auto_generated.data[59]
data[3][12] => mux_6me:auto_generated.data[60]
data[3][13] => mux_6me:auto_generated.data[61]
data[3][14] => mux_6me:auto_generated.data[62]
data[3][15] => mux_6me:auto_generated.data[63]
sel[0] => mux_6me:auto_generated.sel[0]
sel[1] => mux_6me:auto_generated.sel[1]
clock => mux_6me:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_6me:auto_generated.result[0]
result[1] <= mux_6me:auto_generated.result[1]
result[2] <= mux_6me:auto_generated.result[2]
result[3] <= mux_6me:auto_generated.result[3]
result[4] <= mux_6me:auto_generated.result[4]
result[5] <= mux_6me:auto_generated.result[5]
result[6] <= mux_6me:auto_generated.result[6]
result[7] <= mux_6me:auto_generated.result[7]
result[8] <= mux_6me:auto_generated.result[8]
result[9] <= mux_6me:auto_generated.result[9]
result[10] <= mux_6me:auto_generated.result[10]
result[11] <= mux_6me:auto_generated.result[11]
result[12] <= mux_6me:auto_generated.result[12]
result[13] <= mux_6me:auto_generated.result[13]
result[14] <= mux_6me:auto_generated.result[14]
result[15] <= mux_6me:auto_generated.result[15]


|ozy_nco|RXMUX:I_MUX|lpm_mux:lpm_mux_component|mux_6me:auto_generated
clock => external_latency_ffsa[15].CLK
clock => external_latency_ffsa[14].CLK
clock => external_latency_ffsa[13].CLK
clock => external_latency_ffsa[12].CLK
clock => external_latency_ffsa[11].CLK
clock => external_latency_ffsa[10].CLK
clock => external_latency_ffsa[9].CLK
clock => external_latency_ffsa[8].CLK
clock => external_latency_ffsa[7].CLK
clock => external_latency_ffsa[6].CLK
clock => external_latency_ffsa[5].CLK
clock => external_latency_ffsa[4].CLK
clock => external_latency_ffsa[3].CLK
clock => external_latency_ffsa[2].CLK
clock => external_latency_ffsa[1].CLK
clock => external_latency_ffsa[0].CLK
result[0] <= external_latency_ffsa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= external_latency_ffsa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= external_latency_ffsa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= external_latency_ffsa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= external_latency_ffsa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= external_latency_ffsa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= external_latency_ffsa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= external_latency_ffsa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= external_latency_ffsa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= external_latency_ffsa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= external_latency_ffsa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= external_latency_ffsa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= external_latency_ffsa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= external_latency_ffsa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= external_latency_ffsa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= external_latency_ffsa[15].DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|RXMUX:Q_MUX
clock => clock~0.IN1
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data0x[8] => sub_wire2[8].IN1
data0x[9] => sub_wire2[9].IN1
data0x[10] => sub_wire2[10].IN1
data0x[11] => sub_wire2[11].IN1
data0x[12] => sub_wire2[12].IN1
data0x[13] => sub_wire2[13].IN1
data0x[14] => sub_wire2[14].IN1
data0x[15] => sub_wire2[15].IN1
data1x[0] => sub_wire2[16].IN1
data1x[1] => sub_wire2[17].IN1
data1x[2] => sub_wire2[18].IN1
data1x[3] => sub_wire2[19].IN1
data1x[4] => sub_wire2[20].IN1
data1x[5] => sub_wire2[21].IN1
data1x[6] => sub_wire2[22].IN1
data1x[7] => sub_wire2[23].IN1
data1x[8] => sub_wire2[24].IN1
data1x[9] => sub_wire2[25].IN1
data1x[10] => sub_wire2[26].IN1
data1x[11] => sub_wire2[27].IN1
data1x[12] => sub_wire2[28].IN1
data1x[13] => sub_wire2[29].IN1
data1x[14] => sub_wire2[30].IN1
data1x[15] => sub_wire2[31].IN1
data2x[0] => sub_wire2[32].IN1
data2x[1] => sub_wire2[33].IN1
data2x[2] => sub_wire2[34].IN1
data2x[3] => sub_wire2[35].IN1
data2x[4] => sub_wire2[36].IN1
data2x[5] => sub_wire2[37].IN1
data2x[6] => sub_wire2[38].IN1
data2x[7] => sub_wire2[39].IN1
data2x[8] => sub_wire2[40].IN1
data2x[9] => sub_wire2[41].IN1
data2x[10] => sub_wire2[42].IN1
data2x[11] => sub_wire2[43].IN1
data2x[12] => sub_wire2[44].IN1
data2x[13] => sub_wire2[45].IN1
data2x[14] => sub_wire2[46].IN1
data2x[15] => sub_wire2[47].IN1
data3x[0] => sub_wire2[48].IN1
data3x[1] => sub_wire2[49].IN1
data3x[2] => sub_wire2[50].IN1
data3x[3] => sub_wire2[51].IN1
data3x[4] => sub_wire2[52].IN1
data3x[5] => sub_wire2[53].IN1
data3x[6] => sub_wire2[54].IN1
data3x[7] => sub_wire2[55].IN1
data3x[8] => sub_wire2[56].IN1
data3x[9] => sub_wire2[57].IN1
data3x[10] => sub_wire2[58].IN1
data3x[11] => sub_wire2[59].IN1
data3x[12] => sub_wire2[60].IN1
data3x[13] => sub_wire2[61].IN1
data3x[14] => sub_wire2[62].IN1
data3x[15] => sub_wire2[63].IN1
sel[0] => sel[0]~1.IN1
sel[1] => sel[1]~0.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result
result[8] <= lpm_mux:lpm_mux_component.result
result[9] <= lpm_mux:lpm_mux_component.result
result[10] <= lpm_mux:lpm_mux_component.result
result[11] <= lpm_mux:lpm_mux_component.result
result[12] <= lpm_mux:lpm_mux_component.result
result[13] <= lpm_mux:lpm_mux_component.result
result[14] <= lpm_mux:lpm_mux_component.result
result[15] <= lpm_mux:lpm_mux_component.result


|ozy_nco|RXMUX:Q_MUX|lpm_mux:lpm_mux_component
data[0][0] => mux_6me:auto_generated.data[0]
data[0][1] => mux_6me:auto_generated.data[1]
data[0][2] => mux_6me:auto_generated.data[2]
data[0][3] => mux_6me:auto_generated.data[3]
data[0][4] => mux_6me:auto_generated.data[4]
data[0][5] => mux_6me:auto_generated.data[5]
data[0][6] => mux_6me:auto_generated.data[6]
data[0][7] => mux_6me:auto_generated.data[7]
data[0][8] => mux_6me:auto_generated.data[8]
data[0][9] => mux_6me:auto_generated.data[9]
data[0][10] => mux_6me:auto_generated.data[10]
data[0][11] => mux_6me:auto_generated.data[11]
data[0][12] => mux_6me:auto_generated.data[12]
data[0][13] => mux_6me:auto_generated.data[13]
data[0][14] => mux_6me:auto_generated.data[14]
data[0][15] => mux_6me:auto_generated.data[15]
data[1][0] => mux_6me:auto_generated.data[16]
data[1][1] => mux_6me:auto_generated.data[17]
data[1][2] => mux_6me:auto_generated.data[18]
data[1][3] => mux_6me:auto_generated.data[19]
data[1][4] => mux_6me:auto_generated.data[20]
data[1][5] => mux_6me:auto_generated.data[21]
data[1][6] => mux_6me:auto_generated.data[22]
data[1][7] => mux_6me:auto_generated.data[23]
data[1][8] => mux_6me:auto_generated.data[24]
data[1][9] => mux_6me:auto_generated.data[25]
data[1][10] => mux_6me:auto_generated.data[26]
data[1][11] => mux_6me:auto_generated.data[27]
data[1][12] => mux_6me:auto_generated.data[28]
data[1][13] => mux_6me:auto_generated.data[29]
data[1][14] => mux_6me:auto_generated.data[30]
data[1][15] => mux_6me:auto_generated.data[31]
data[2][0] => mux_6me:auto_generated.data[32]
data[2][1] => mux_6me:auto_generated.data[33]
data[2][2] => mux_6me:auto_generated.data[34]
data[2][3] => mux_6me:auto_generated.data[35]
data[2][4] => mux_6me:auto_generated.data[36]
data[2][5] => mux_6me:auto_generated.data[37]
data[2][6] => mux_6me:auto_generated.data[38]
data[2][7] => mux_6me:auto_generated.data[39]
data[2][8] => mux_6me:auto_generated.data[40]
data[2][9] => mux_6me:auto_generated.data[41]
data[2][10] => mux_6me:auto_generated.data[42]
data[2][11] => mux_6me:auto_generated.data[43]
data[2][12] => mux_6me:auto_generated.data[44]
data[2][13] => mux_6me:auto_generated.data[45]
data[2][14] => mux_6me:auto_generated.data[46]
data[2][15] => mux_6me:auto_generated.data[47]
data[3][0] => mux_6me:auto_generated.data[48]
data[3][1] => mux_6me:auto_generated.data[49]
data[3][2] => mux_6me:auto_generated.data[50]
data[3][3] => mux_6me:auto_generated.data[51]
data[3][4] => mux_6me:auto_generated.data[52]
data[3][5] => mux_6me:auto_generated.data[53]
data[3][6] => mux_6me:auto_generated.data[54]
data[3][7] => mux_6me:auto_generated.data[55]
data[3][8] => mux_6me:auto_generated.data[56]
data[3][9] => mux_6me:auto_generated.data[57]
data[3][10] => mux_6me:auto_generated.data[58]
data[3][11] => mux_6me:auto_generated.data[59]
data[3][12] => mux_6me:auto_generated.data[60]
data[3][13] => mux_6me:auto_generated.data[61]
data[3][14] => mux_6me:auto_generated.data[62]
data[3][15] => mux_6me:auto_generated.data[63]
sel[0] => mux_6me:auto_generated.sel[0]
sel[1] => mux_6me:auto_generated.sel[1]
clock => mux_6me:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_6me:auto_generated.result[0]
result[1] <= mux_6me:auto_generated.result[1]
result[2] <= mux_6me:auto_generated.result[2]
result[3] <= mux_6me:auto_generated.result[3]
result[4] <= mux_6me:auto_generated.result[4]
result[5] <= mux_6me:auto_generated.result[5]
result[6] <= mux_6me:auto_generated.result[6]
result[7] <= mux_6me:auto_generated.result[7]
result[8] <= mux_6me:auto_generated.result[8]
result[9] <= mux_6me:auto_generated.result[9]
result[10] <= mux_6me:auto_generated.result[10]
result[11] <= mux_6me:auto_generated.result[11]
result[12] <= mux_6me:auto_generated.result[12]
result[13] <= mux_6me:auto_generated.result[13]
result[14] <= mux_6me:auto_generated.result[14]
result[15] <= mux_6me:auto_generated.result[15]


|ozy_nco|RXMUX:Q_MUX|lpm_mux:lpm_mux_component|mux_6me:auto_generated
clock => external_latency_ffsa[15].CLK
clock => external_latency_ffsa[14].CLK
clock => external_latency_ffsa[13].CLK
clock => external_latency_ffsa[12].CLK
clock => external_latency_ffsa[11].CLK
clock => external_latency_ffsa[10].CLK
clock => external_latency_ffsa[9].CLK
clock => external_latency_ffsa[8].CLK
clock => external_latency_ffsa[7].CLK
clock => external_latency_ffsa[6].CLK
clock => external_latency_ffsa[5].CLK
clock => external_latency_ffsa[4].CLK
clock => external_latency_ffsa[3].CLK
clock => external_latency_ffsa[2].CLK
clock => external_latency_ffsa[1].CLK
clock => external_latency_ffsa[0].CLK
result[0] <= external_latency_ffsa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= external_latency_ffsa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= external_latency_ffsa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= external_latency_ffsa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= external_latency_ffsa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= external_latency_ffsa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= external_latency_ffsa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= external_latency_ffsa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= external_latency_ffsa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= external_latency_ffsa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= external_latency_ffsa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= external_latency_ffsa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= external_latency_ffsa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= external_latency_ffsa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= external_latency_ffsa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= external_latency_ffsa[15].DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|tx_fifo:tx_fifo_i
aclr => aclr~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdfull <= dcfifo:dcfifo_component.rdfull
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrempty <= dcfifo:dcfifo_component.wrempty
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|ozy_nco|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component
data[0] => dcfifo_ncb1:auto_generated.data[0]
data[1] => dcfifo_ncb1:auto_generated.data[1]
data[2] => dcfifo_ncb1:auto_generated.data[2]
data[3] => dcfifo_ncb1:auto_generated.data[3]
data[4] => dcfifo_ncb1:auto_generated.data[4]
data[5] => dcfifo_ncb1:auto_generated.data[5]
data[6] => dcfifo_ncb1:auto_generated.data[6]
data[7] => dcfifo_ncb1:auto_generated.data[7]
data[8] => dcfifo_ncb1:auto_generated.data[8]
data[9] => dcfifo_ncb1:auto_generated.data[9]
data[10] => dcfifo_ncb1:auto_generated.data[10]
data[11] => dcfifo_ncb1:auto_generated.data[11]
data[12] => dcfifo_ncb1:auto_generated.data[12]
data[13] => dcfifo_ncb1:auto_generated.data[13]
data[14] => dcfifo_ncb1:auto_generated.data[14]
data[15] => dcfifo_ncb1:auto_generated.data[15]
q[0] <= dcfifo_ncb1:auto_generated.q[0]
q[1] <= dcfifo_ncb1:auto_generated.q[1]
q[2] <= dcfifo_ncb1:auto_generated.q[2]
q[3] <= dcfifo_ncb1:auto_generated.q[3]
q[4] <= dcfifo_ncb1:auto_generated.q[4]
q[5] <= dcfifo_ncb1:auto_generated.q[5]
q[6] <= dcfifo_ncb1:auto_generated.q[6]
q[7] <= dcfifo_ncb1:auto_generated.q[7]
q[8] <= dcfifo_ncb1:auto_generated.q[8]
q[9] <= dcfifo_ncb1:auto_generated.q[9]
q[10] <= dcfifo_ncb1:auto_generated.q[10]
q[11] <= dcfifo_ncb1:auto_generated.q[11]
q[12] <= dcfifo_ncb1:auto_generated.q[12]
q[13] <= dcfifo_ncb1:auto_generated.q[13]
q[14] <= dcfifo_ncb1:auto_generated.q[14]
q[15] <= dcfifo_ncb1:auto_generated.q[15]
rdclk => dcfifo_ncb1:auto_generated.rdclk
rdreq => dcfifo_ncb1:auto_generated.rdreq
wrclk => dcfifo_ncb1:auto_generated.wrclk
wrreq => dcfifo_ncb1:auto_generated.wrreq
aclr => dcfifo_ncb1:auto_generated.aclr
rdempty <= dcfifo_ncb1:auto_generated.rdempty
rdfull <= dcfifo_ncb1:auto_generated.rdfull
wrempty <= dcfifo_ncb1:auto_generated.wrempty
wrfull <= dcfifo_ncb1:auto_generated.wrfull
rdusedw[0] <= dcfifo_ncb1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_ncb1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_ncb1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_ncb1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_ncb1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_ncb1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_ncb1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_ncb1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_ncb1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_ncb1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_ncb1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_ncb1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_ncb1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_ncb1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_ncb1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_ncb1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_ncb1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_ncb1:auto_generated.wrusedw[8]


|ozy_nco|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated
aclr => a_graycounter_l27:wrptr_g1p.aclr
aclr => a_graycounter_i27:wrptr_gp.aclr
aclr => altsyncram_bb11:fifo_ram.aclr1
data[0] => altsyncram_bb11:fifo_ram.data_a[0]
data[1] => altsyncram_bb11:fifo_ram.data_a[1]
data[2] => altsyncram_bb11:fifo_ram.data_a[2]
data[3] => altsyncram_bb11:fifo_ram.data_a[3]
data[4] => altsyncram_bb11:fifo_ram.data_a[4]
data[5] => altsyncram_bb11:fifo_ram.data_a[5]
data[6] => altsyncram_bb11:fifo_ram.data_a[6]
data[7] => altsyncram_bb11:fifo_ram.data_a[7]
data[8] => altsyncram_bb11:fifo_ram.data_a[8]
data[9] => altsyncram_bb11:fifo_ram.data_a[9]
data[10] => altsyncram_bb11:fifo_ram.data_a[10]
data[11] => altsyncram_bb11:fifo_ram.data_a[11]
data[12] => altsyncram_bb11:fifo_ram.data_a[12]
data[13] => altsyncram_bb11:fifo_ram.data_a[13]
data[14] => altsyncram_bb11:fifo_ram.data_a[14]
data[15] => altsyncram_bb11:fifo_ram.data_a[15]
q[0] <= altsyncram_bb11:fifo_ram.q_b[0]
q[1] <= altsyncram_bb11:fifo_ram.q_b[1]
q[2] <= altsyncram_bb11:fifo_ram.q_b[2]
q[3] <= altsyncram_bb11:fifo_ram.q_b[3]
q[4] <= altsyncram_bb11:fifo_ram.q_b[4]
q[5] <= altsyncram_bb11:fifo_ram.q_b[5]
q[6] <= altsyncram_bb11:fifo_ram.q_b[6]
q[7] <= altsyncram_bb11:fifo_ram.q_b[7]
q[8] <= altsyncram_bb11:fifo_ram.q_b[8]
q[9] <= altsyncram_bb11:fifo_ram.q_b[9]
q[10] <= altsyncram_bb11:fifo_ram.q_b[10]
q[11] <= altsyncram_bb11:fifo_ram.q_b[11]
q[12] <= altsyncram_bb11:fifo_ram.q_b[12]
q[13] <= altsyncram_bb11:fifo_ram.q_b[13]
q[14] <= altsyncram_bb11:fifo_ram.q_b[14]
q[15] <= altsyncram_bb11:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_bb11:fifo_ram.clock1
rdclk => alt_synch_pipe_ln7:rdfull_reg.clock
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_vd8:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => previous_rdempty.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= rdempty_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= alt_synch_pipe_ln7:rdfull_reg.q[0]
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_l27:wrptr_g1p.clock
wrclk => a_graycounter_i27:wrptr_gp.clock
wrclk => altsyncram_bb11:fifo_ram.clock0
wrclk => alt_synch_pipe_mn7:wrempty_reg.clock
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_4e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => previous_wrfull.CLK
wrempty <= int_wrempty.DB_MAX_OUTPUT_PORT_TYPE
wrfull <= wrfull_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ozy_nco|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ozy_nco|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ozy_nco|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ozy_nco|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p
aclr => counter_ffa[9].ACLR
aclr => counter_ffa[8].ACLR
aclr => counter_ffa[7].ACLR
aclr => counter_ffa[6].ACLR
aclr => counter_ffa[5].ACLR
aclr => counter_ffa[4].ACLR
aclr => counter_ffa[3].ACLR
aclr => counter_ffa[2].ACLR
aclr => counter_ffa[1].ACLR
aclr => counter_ffa[0].ACLR
aclr => parity_ff.ACLR
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].REGOUT
q[1] <= counter_ffa[1].REGOUT
q[2] <= counter_ffa[2].REGOUT
q[3] <= counter_ffa[3].REGOUT
q[4] <= counter_ffa[4].REGOUT
q[5] <= counter_ffa[5].REGOUT
q[6] <= counter_ffa[6].REGOUT
q[7] <= counter_ffa[7].REGOUT
q[8] <= counter_ffa[8].REGOUT
q[9] <= counter_ffa[9].REGOUT


|ozy_nco|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_l27:wrptr_g1p
aclr => counter_ffa[9].ACLR
aclr => counter_ffa[8].ACLR
aclr => counter_ffa[7].ACLR
aclr => counter_ffa[6].ACLR
aclr => counter_ffa[5].ACLR
aclr => counter_ffa[4].ACLR
aclr => counter_ffa[3].ACLR
aclr => counter_ffa[2].ACLR
aclr => counter_ffa[1].ACLR
aclr => counter_ffa[0].ACLR
aclr => parity_ff.ACLR
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= power_modified_counter_values[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].REGOUT
q[2] <= counter_ffa[2].REGOUT
q[3] <= counter_ffa[3].REGOUT
q[4] <= counter_ffa[4].REGOUT
q[5] <= counter_ffa[5].REGOUT
q[6] <= counter_ffa[6].REGOUT
q[7] <= counter_ffa[7].REGOUT
q[8] <= counter_ffa[8].REGOUT
q[9] <= counter_ffa[9].REGOUT


|ozy_nco|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp
aclr => counter_ffa[9].ACLR
aclr => counter_ffa[8].ACLR
aclr => counter_ffa[7].ACLR
aclr => counter_ffa[6].ACLR
aclr => counter_ffa[5].ACLR
aclr => counter_ffa[4].ACLR
aclr => counter_ffa[3].ACLR
aclr => counter_ffa[2].ACLR
aclr => counter_ffa[1].ACLR
aclr => counter_ffa[0].ACLR
aclr => parity_ff.ACLR
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].REGOUT
q[1] <= counter_ffa[1].REGOUT
q[2] <= counter_ffa[2].REGOUT
q[3] <= counter_ffa[3].REGOUT
q[4] <= counter_ffa[4].REGOUT
q[5] <= counter_ffa[5].REGOUT
q[6] <= counter_ffa[6].REGOUT
q[7] <= counter_ffa[7].REGOUT
q[8] <= counter_ffa[8].REGOUT
q[9] <= counter_ffa[9].REGOUT


|ozy_nco|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram
aclr1 => altsyncram_lve1:altsyncram5.aclr1
address_a[0] => altsyncram_lve1:altsyncram5.address_b[0]
address_a[1] => altsyncram_lve1:altsyncram5.address_b[1]
address_a[2] => altsyncram_lve1:altsyncram5.address_b[2]
address_a[3] => altsyncram_lve1:altsyncram5.address_b[3]
address_a[4] => altsyncram_lve1:altsyncram5.address_b[4]
address_a[5] => altsyncram_lve1:altsyncram5.address_b[5]
address_a[6] => altsyncram_lve1:altsyncram5.address_b[6]
address_a[7] => altsyncram_lve1:altsyncram5.address_b[7]
address_a[8] => altsyncram_lve1:altsyncram5.address_b[8]
address_b[0] => altsyncram_lve1:altsyncram5.address_a[0]
address_b[1] => altsyncram_lve1:altsyncram5.address_a[1]
address_b[2] => altsyncram_lve1:altsyncram5.address_a[2]
address_b[3] => altsyncram_lve1:altsyncram5.address_a[3]
address_b[4] => altsyncram_lve1:altsyncram5.address_a[4]
address_b[5] => altsyncram_lve1:altsyncram5.address_a[5]
address_b[6] => altsyncram_lve1:altsyncram5.address_a[6]
address_b[7] => altsyncram_lve1:altsyncram5.address_a[7]
address_b[8] => altsyncram_lve1:altsyncram5.address_a[8]
addressstall_b => altsyncram_lve1:altsyncram5.addressstall_a
clock0 => altsyncram_lve1:altsyncram5.clock1
clock1 => altsyncram_lve1:altsyncram5.clock0
clocken1 => altsyncram_lve1:altsyncram5.clocken0
data_a[0] => altsyncram_lve1:altsyncram5.data_b[0]
data_a[1] => altsyncram_lve1:altsyncram5.data_b[1]
data_a[2] => altsyncram_lve1:altsyncram5.data_b[2]
data_a[3] => altsyncram_lve1:altsyncram5.data_b[3]
data_a[4] => altsyncram_lve1:altsyncram5.data_b[4]
data_a[5] => altsyncram_lve1:altsyncram5.data_b[5]
data_a[6] => altsyncram_lve1:altsyncram5.data_b[6]
data_a[7] => altsyncram_lve1:altsyncram5.data_b[7]
data_a[8] => altsyncram_lve1:altsyncram5.data_b[8]
data_a[9] => altsyncram_lve1:altsyncram5.data_b[9]
data_a[10] => altsyncram_lve1:altsyncram5.data_b[10]
data_a[11] => altsyncram_lve1:altsyncram5.data_b[11]
data_a[12] => altsyncram_lve1:altsyncram5.data_b[12]
data_a[13] => altsyncram_lve1:altsyncram5.data_b[13]
data_a[14] => altsyncram_lve1:altsyncram5.data_b[14]
data_a[15] => altsyncram_lve1:altsyncram5.data_b[15]
q_b[0] <= altsyncram_lve1:altsyncram5.q_a[0]
q_b[1] <= altsyncram_lve1:altsyncram5.q_a[1]
q_b[2] <= altsyncram_lve1:altsyncram5.q_a[2]
q_b[3] <= altsyncram_lve1:altsyncram5.q_a[3]
q_b[4] <= altsyncram_lve1:altsyncram5.q_a[4]
q_b[5] <= altsyncram_lve1:altsyncram5.q_a[5]
q_b[6] <= altsyncram_lve1:altsyncram5.q_a[6]
q_b[7] <= altsyncram_lve1:altsyncram5.q_a[7]
q_b[8] <= altsyncram_lve1:altsyncram5.q_a[8]
q_b[9] <= altsyncram_lve1:altsyncram5.q_a[9]
q_b[10] <= altsyncram_lve1:altsyncram5.q_a[10]
q_b[11] <= altsyncram_lve1:altsyncram5.q_a[11]
q_b[12] <= altsyncram_lve1:altsyncram5.q_a[12]
q_b[13] <= altsyncram_lve1:altsyncram5.q_a[13]
q_b[14] <= altsyncram_lve1:altsyncram5.q_a[14]
q_b[15] <= altsyncram_lve1:altsyncram5.q_a[15]
wren_a => altsyncram_lve1:altsyncram5.clocken1
wren_a => altsyncram_lve1:altsyncram5.wren_b


|ozy_nco|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5
aclr1 => ram_block6a0.CLR1
aclr1 => ram_block6a1.CLR1
aclr1 => ram_block6a2.CLR1
aclr1 => ram_block6a3.CLR1
aclr1 => ram_block6a4.CLR1
aclr1 => ram_block6a5.CLR1
aclr1 => ram_block6a6.CLR1
aclr1 => ram_block6a7.CLR1
aclr1 => ram_block6a8.CLR1
aclr1 => ram_block6a9.CLR1
aclr1 => ram_block6a10.CLR1
aclr1 => ram_block6a11.CLR1
aclr1 => ram_block6a12.CLR1
aclr1 => ram_block6a13.CLR1
aclr1 => ram_block6a14.CLR1
aclr1 => ram_block6a15.CLR1
address_a[0] => ram_block6a0.PORTAADDR
address_a[0] => ram_block6a1.PORTAADDR
address_a[0] => ram_block6a2.PORTAADDR
address_a[0] => ram_block6a3.PORTAADDR
address_a[0] => ram_block6a4.PORTAADDR
address_a[0] => ram_block6a5.PORTAADDR
address_a[0] => ram_block6a6.PORTAADDR
address_a[0] => ram_block6a7.PORTAADDR
address_a[0] => ram_block6a8.PORTAADDR
address_a[0] => ram_block6a9.PORTAADDR
address_a[0] => ram_block6a10.PORTAADDR
address_a[0] => ram_block6a11.PORTAADDR
address_a[0] => ram_block6a12.PORTAADDR
address_a[0] => ram_block6a13.PORTAADDR
address_a[0] => ram_block6a14.PORTAADDR
address_a[0] => ram_block6a15.PORTAADDR
address_a[1] => ram_block6a0.PORTAADDR1
address_a[1] => ram_block6a1.PORTAADDR1
address_a[1] => ram_block6a2.PORTAADDR1
address_a[1] => ram_block6a3.PORTAADDR1
address_a[1] => ram_block6a4.PORTAADDR1
address_a[1] => ram_block6a5.PORTAADDR1
address_a[1] => ram_block6a6.PORTAADDR1
address_a[1] => ram_block6a7.PORTAADDR1
address_a[1] => ram_block6a8.PORTAADDR1
address_a[1] => ram_block6a9.PORTAADDR1
address_a[1] => ram_block6a10.PORTAADDR1
address_a[1] => ram_block6a11.PORTAADDR1
address_a[1] => ram_block6a12.PORTAADDR1
address_a[1] => ram_block6a13.PORTAADDR1
address_a[1] => ram_block6a14.PORTAADDR1
address_a[1] => ram_block6a15.PORTAADDR1
address_a[2] => ram_block6a0.PORTAADDR2
address_a[2] => ram_block6a1.PORTAADDR2
address_a[2] => ram_block6a2.PORTAADDR2
address_a[2] => ram_block6a3.PORTAADDR2
address_a[2] => ram_block6a4.PORTAADDR2
address_a[2] => ram_block6a5.PORTAADDR2
address_a[2] => ram_block6a6.PORTAADDR2
address_a[2] => ram_block6a7.PORTAADDR2
address_a[2] => ram_block6a8.PORTAADDR2
address_a[2] => ram_block6a9.PORTAADDR2
address_a[2] => ram_block6a10.PORTAADDR2
address_a[2] => ram_block6a11.PORTAADDR2
address_a[2] => ram_block6a12.PORTAADDR2
address_a[2] => ram_block6a13.PORTAADDR2
address_a[2] => ram_block6a14.PORTAADDR2
address_a[2] => ram_block6a15.PORTAADDR2
address_a[3] => ram_block6a0.PORTAADDR3
address_a[3] => ram_block6a1.PORTAADDR3
address_a[3] => ram_block6a2.PORTAADDR3
address_a[3] => ram_block6a3.PORTAADDR3
address_a[3] => ram_block6a4.PORTAADDR3
address_a[3] => ram_block6a5.PORTAADDR3
address_a[3] => ram_block6a6.PORTAADDR3
address_a[3] => ram_block6a7.PORTAADDR3
address_a[3] => ram_block6a8.PORTAADDR3
address_a[3] => ram_block6a9.PORTAADDR3
address_a[3] => ram_block6a10.PORTAADDR3
address_a[3] => ram_block6a11.PORTAADDR3
address_a[3] => ram_block6a12.PORTAADDR3
address_a[3] => ram_block6a13.PORTAADDR3
address_a[3] => ram_block6a14.PORTAADDR3
address_a[3] => ram_block6a15.PORTAADDR3
address_a[4] => ram_block6a0.PORTAADDR4
address_a[4] => ram_block6a1.PORTAADDR4
address_a[4] => ram_block6a2.PORTAADDR4
address_a[4] => ram_block6a3.PORTAADDR4
address_a[4] => ram_block6a4.PORTAADDR4
address_a[4] => ram_block6a5.PORTAADDR4
address_a[4] => ram_block6a6.PORTAADDR4
address_a[4] => ram_block6a7.PORTAADDR4
address_a[4] => ram_block6a8.PORTAADDR4
address_a[4] => ram_block6a9.PORTAADDR4
address_a[4] => ram_block6a10.PORTAADDR4
address_a[4] => ram_block6a11.PORTAADDR4
address_a[4] => ram_block6a12.PORTAADDR4
address_a[4] => ram_block6a13.PORTAADDR4
address_a[4] => ram_block6a14.PORTAADDR4
address_a[4] => ram_block6a15.PORTAADDR4
address_a[5] => ram_block6a0.PORTAADDR5
address_a[5] => ram_block6a1.PORTAADDR5
address_a[5] => ram_block6a2.PORTAADDR5
address_a[5] => ram_block6a3.PORTAADDR5
address_a[5] => ram_block6a4.PORTAADDR5
address_a[5] => ram_block6a5.PORTAADDR5
address_a[5] => ram_block6a6.PORTAADDR5
address_a[5] => ram_block6a7.PORTAADDR5
address_a[5] => ram_block6a8.PORTAADDR5
address_a[5] => ram_block6a9.PORTAADDR5
address_a[5] => ram_block6a10.PORTAADDR5
address_a[5] => ram_block6a11.PORTAADDR5
address_a[5] => ram_block6a12.PORTAADDR5
address_a[5] => ram_block6a13.PORTAADDR5
address_a[5] => ram_block6a14.PORTAADDR5
address_a[5] => ram_block6a15.PORTAADDR5
address_a[6] => ram_block6a0.PORTAADDR6
address_a[6] => ram_block6a1.PORTAADDR6
address_a[6] => ram_block6a2.PORTAADDR6
address_a[6] => ram_block6a3.PORTAADDR6
address_a[6] => ram_block6a4.PORTAADDR6
address_a[6] => ram_block6a5.PORTAADDR6
address_a[6] => ram_block6a6.PORTAADDR6
address_a[6] => ram_block6a7.PORTAADDR6
address_a[6] => ram_block6a8.PORTAADDR6
address_a[6] => ram_block6a9.PORTAADDR6
address_a[6] => ram_block6a10.PORTAADDR6
address_a[6] => ram_block6a11.PORTAADDR6
address_a[6] => ram_block6a12.PORTAADDR6
address_a[6] => ram_block6a13.PORTAADDR6
address_a[6] => ram_block6a14.PORTAADDR6
address_a[6] => ram_block6a15.PORTAADDR6
address_a[7] => ram_block6a0.PORTAADDR7
address_a[7] => ram_block6a1.PORTAADDR7
address_a[7] => ram_block6a2.PORTAADDR7
address_a[7] => ram_block6a3.PORTAADDR7
address_a[7] => ram_block6a4.PORTAADDR7
address_a[7] => ram_block6a5.PORTAADDR7
address_a[7] => ram_block6a6.PORTAADDR7
address_a[7] => ram_block6a7.PORTAADDR7
address_a[7] => ram_block6a8.PORTAADDR7
address_a[7] => ram_block6a9.PORTAADDR7
address_a[7] => ram_block6a10.PORTAADDR7
address_a[7] => ram_block6a11.PORTAADDR7
address_a[7] => ram_block6a12.PORTAADDR7
address_a[7] => ram_block6a13.PORTAADDR7
address_a[7] => ram_block6a14.PORTAADDR7
address_a[7] => ram_block6a15.PORTAADDR7
address_a[8] => ram_block6a0.PORTAADDR8
address_a[8] => ram_block6a1.PORTAADDR8
address_a[8] => ram_block6a2.PORTAADDR8
address_a[8] => ram_block6a3.PORTAADDR8
address_a[8] => ram_block6a4.PORTAADDR8
address_a[8] => ram_block6a5.PORTAADDR8
address_a[8] => ram_block6a6.PORTAADDR8
address_a[8] => ram_block6a7.PORTAADDR8
address_a[8] => ram_block6a8.PORTAADDR8
address_a[8] => ram_block6a9.PORTAADDR8
address_a[8] => ram_block6a10.PORTAADDR8
address_a[8] => ram_block6a11.PORTAADDR8
address_a[8] => ram_block6a12.PORTAADDR8
address_a[8] => ram_block6a13.PORTAADDR8
address_a[8] => ram_block6a14.PORTAADDR8
address_a[8] => ram_block6a15.PORTAADDR8
address_b[0] => ram_block6a0.PORTBADDR
address_b[0] => ram_block6a1.PORTBADDR
address_b[0] => ram_block6a2.PORTBADDR
address_b[0] => ram_block6a3.PORTBADDR
address_b[0] => ram_block6a4.PORTBADDR
address_b[0] => ram_block6a5.PORTBADDR
address_b[0] => ram_block6a6.PORTBADDR
address_b[0] => ram_block6a7.PORTBADDR
address_b[0] => ram_block6a8.PORTBADDR
address_b[0] => ram_block6a9.PORTBADDR
address_b[0] => ram_block6a10.PORTBADDR
address_b[0] => ram_block6a11.PORTBADDR
address_b[0] => ram_block6a12.PORTBADDR
address_b[0] => ram_block6a13.PORTBADDR
address_b[0] => ram_block6a14.PORTBADDR
address_b[0] => ram_block6a15.PORTBADDR
address_b[1] => ram_block6a0.PORTBADDR1
address_b[1] => ram_block6a1.PORTBADDR1
address_b[1] => ram_block6a2.PORTBADDR1
address_b[1] => ram_block6a3.PORTBADDR1
address_b[1] => ram_block6a4.PORTBADDR1
address_b[1] => ram_block6a5.PORTBADDR1
address_b[1] => ram_block6a6.PORTBADDR1
address_b[1] => ram_block6a7.PORTBADDR1
address_b[1] => ram_block6a8.PORTBADDR1
address_b[1] => ram_block6a9.PORTBADDR1
address_b[1] => ram_block6a10.PORTBADDR1
address_b[1] => ram_block6a11.PORTBADDR1
address_b[1] => ram_block6a12.PORTBADDR1
address_b[1] => ram_block6a13.PORTBADDR1
address_b[1] => ram_block6a14.PORTBADDR1
address_b[1] => ram_block6a15.PORTBADDR1
address_b[2] => ram_block6a0.PORTBADDR2
address_b[2] => ram_block6a1.PORTBADDR2
address_b[2] => ram_block6a2.PORTBADDR2
address_b[2] => ram_block6a3.PORTBADDR2
address_b[2] => ram_block6a4.PORTBADDR2
address_b[2] => ram_block6a5.PORTBADDR2
address_b[2] => ram_block6a6.PORTBADDR2
address_b[2] => ram_block6a7.PORTBADDR2
address_b[2] => ram_block6a8.PORTBADDR2
address_b[2] => ram_block6a9.PORTBADDR2
address_b[2] => ram_block6a10.PORTBADDR2
address_b[2] => ram_block6a11.PORTBADDR2
address_b[2] => ram_block6a12.PORTBADDR2
address_b[2] => ram_block6a13.PORTBADDR2
address_b[2] => ram_block6a14.PORTBADDR2
address_b[2] => ram_block6a15.PORTBADDR2
address_b[3] => ram_block6a0.PORTBADDR3
address_b[3] => ram_block6a1.PORTBADDR3
address_b[3] => ram_block6a2.PORTBADDR3
address_b[3] => ram_block6a3.PORTBADDR3
address_b[3] => ram_block6a4.PORTBADDR3
address_b[3] => ram_block6a5.PORTBADDR3
address_b[3] => ram_block6a6.PORTBADDR3
address_b[3] => ram_block6a7.PORTBADDR3
address_b[3] => ram_block6a8.PORTBADDR3
address_b[3] => ram_block6a9.PORTBADDR3
address_b[3] => ram_block6a10.PORTBADDR3
address_b[3] => ram_block6a11.PORTBADDR3
address_b[3] => ram_block6a12.PORTBADDR3
address_b[3] => ram_block6a13.PORTBADDR3
address_b[3] => ram_block6a14.PORTBADDR3
address_b[3] => ram_block6a15.PORTBADDR3
address_b[4] => ram_block6a0.PORTBADDR4
address_b[4] => ram_block6a1.PORTBADDR4
address_b[4] => ram_block6a2.PORTBADDR4
address_b[4] => ram_block6a3.PORTBADDR4
address_b[4] => ram_block6a4.PORTBADDR4
address_b[4] => ram_block6a5.PORTBADDR4
address_b[4] => ram_block6a6.PORTBADDR4
address_b[4] => ram_block6a7.PORTBADDR4
address_b[4] => ram_block6a8.PORTBADDR4
address_b[4] => ram_block6a9.PORTBADDR4
address_b[4] => ram_block6a10.PORTBADDR4
address_b[4] => ram_block6a11.PORTBADDR4
address_b[4] => ram_block6a12.PORTBADDR4
address_b[4] => ram_block6a13.PORTBADDR4
address_b[4] => ram_block6a14.PORTBADDR4
address_b[4] => ram_block6a15.PORTBADDR4
address_b[5] => ram_block6a0.PORTBADDR5
address_b[5] => ram_block6a1.PORTBADDR5
address_b[5] => ram_block6a2.PORTBADDR5
address_b[5] => ram_block6a3.PORTBADDR5
address_b[5] => ram_block6a4.PORTBADDR5
address_b[5] => ram_block6a5.PORTBADDR5
address_b[5] => ram_block6a6.PORTBADDR5
address_b[5] => ram_block6a7.PORTBADDR5
address_b[5] => ram_block6a8.PORTBADDR5
address_b[5] => ram_block6a9.PORTBADDR5
address_b[5] => ram_block6a10.PORTBADDR5
address_b[5] => ram_block6a11.PORTBADDR5
address_b[5] => ram_block6a12.PORTBADDR5
address_b[5] => ram_block6a13.PORTBADDR5
address_b[5] => ram_block6a14.PORTBADDR5
address_b[5] => ram_block6a15.PORTBADDR5
address_b[6] => ram_block6a0.PORTBADDR6
address_b[6] => ram_block6a1.PORTBADDR6
address_b[6] => ram_block6a2.PORTBADDR6
address_b[6] => ram_block6a3.PORTBADDR6
address_b[6] => ram_block6a4.PORTBADDR6
address_b[6] => ram_block6a5.PORTBADDR6
address_b[6] => ram_block6a6.PORTBADDR6
address_b[6] => ram_block6a7.PORTBADDR6
address_b[6] => ram_block6a8.PORTBADDR6
address_b[6] => ram_block6a9.PORTBADDR6
address_b[6] => ram_block6a10.PORTBADDR6
address_b[6] => ram_block6a11.PORTBADDR6
address_b[6] => ram_block6a12.PORTBADDR6
address_b[6] => ram_block6a13.PORTBADDR6
address_b[6] => ram_block6a14.PORTBADDR6
address_b[6] => ram_block6a15.PORTBADDR6
address_b[7] => ram_block6a0.PORTBADDR7
address_b[7] => ram_block6a1.PORTBADDR7
address_b[7] => ram_block6a2.PORTBADDR7
address_b[7] => ram_block6a3.PORTBADDR7
address_b[7] => ram_block6a4.PORTBADDR7
address_b[7] => ram_block6a5.PORTBADDR7
address_b[7] => ram_block6a6.PORTBADDR7
address_b[7] => ram_block6a7.PORTBADDR7
address_b[7] => ram_block6a8.PORTBADDR7
address_b[7] => ram_block6a9.PORTBADDR7
address_b[7] => ram_block6a10.PORTBADDR7
address_b[7] => ram_block6a11.PORTBADDR7
address_b[7] => ram_block6a12.PORTBADDR7
address_b[7] => ram_block6a13.PORTBADDR7
address_b[7] => ram_block6a14.PORTBADDR7
address_b[7] => ram_block6a15.PORTBADDR7
address_b[8] => ram_block6a0.PORTBADDR8
address_b[8] => ram_block6a1.PORTBADDR8
address_b[8] => ram_block6a2.PORTBADDR8
address_b[8] => ram_block6a3.PORTBADDR8
address_b[8] => ram_block6a4.PORTBADDR8
address_b[8] => ram_block6a5.PORTBADDR8
address_b[8] => ram_block6a6.PORTBADDR8
address_b[8] => ram_block6a7.PORTBADDR8
address_b[8] => ram_block6a8.PORTBADDR8
address_b[8] => ram_block6a9.PORTBADDR8
address_b[8] => ram_block6a10.PORTBADDR8
address_b[8] => ram_block6a11.PORTBADDR8
address_b[8] => ram_block6a12.PORTBADDR8
address_b[8] => ram_block6a13.PORTBADDR8
address_b[8] => ram_block6a14.PORTBADDR8
address_b[8] => ram_block6a15.PORTBADDR8
addressstall_a => ram_block6a0.PORTAADDRSTALL
addressstall_a => ram_block6a1.PORTAADDRSTALL
addressstall_a => ram_block6a2.PORTAADDRSTALL
addressstall_a => ram_block6a3.PORTAADDRSTALL
addressstall_a => ram_block6a4.PORTAADDRSTALL
addressstall_a => ram_block6a5.PORTAADDRSTALL
addressstall_a => ram_block6a6.PORTAADDRSTALL
addressstall_a => ram_block6a7.PORTAADDRSTALL
addressstall_a => ram_block6a8.PORTAADDRSTALL
addressstall_a => ram_block6a9.PORTAADDRSTALL
addressstall_a => ram_block6a10.PORTAADDRSTALL
addressstall_a => ram_block6a11.PORTAADDRSTALL
addressstall_a => ram_block6a12.PORTAADDRSTALL
addressstall_a => ram_block6a13.PORTAADDRSTALL
addressstall_a => ram_block6a14.PORTAADDRSTALL
addressstall_a => ram_block6a15.PORTAADDRSTALL
clock0 => ram_block6a0.CLK0
clock0 => ram_block6a1.CLK0
clock0 => ram_block6a2.CLK0
clock0 => ram_block6a3.CLK0
clock0 => ram_block6a4.CLK0
clock0 => ram_block6a5.CLK0
clock0 => ram_block6a6.CLK0
clock0 => ram_block6a7.CLK0
clock0 => ram_block6a8.CLK0
clock0 => ram_block6a9.CLK0
clock0 => ram_block6a10.CLK0
clock0 => ram_block6a11.CLK0
clock0 => ram_block6a12.CLK0
clock0 => ram_block6a13.CLK0
clock0 => ram_block6a14.CLK0
clock0 => ram_block6a15.CLK0
clock1 => ram_block6a0.CLK1
clock1 => ram_block6a1.CLK1
clock1 => ram_block6a2.CLK1
clock1 => ram_block6a3.CLK1
clock1 => ram_block6a4.CLK1
clock1 => ram_block6a5.CLK1
clock1 => ram_block6a6.CLK1
clock1 => ram_block6a7.CLK1
clock1 => ram_block6a8.CLK1
clock1 => ram_block6a9.CLK1
clock1 => ram_block6a10.CLK1
clock1 => ram_block6a11.CLK1
clock1 => ram_block6a12.CLK1
clock1 => ram_block6a13.CLK1
clock1 => ram_block6a14.CLK1
clock1 => ram_block6a15.CLK1
clocken0 => ram_block6a0.ENA0
clocken0 => ram_block6a1.ENA0
clocken0 => ram_block6a2.ENA0
clocken0 => ram_block6a3.ENA0
clocken0 => ram_block6a4.ENA0
clocken0 => ram_block6a5.ENA0
clocken0 => ram_block6a6.ENA0
clocken0 => ram_block6a7.ENA0
clocken0 => ram_block6a8.ENA0
clocken0 => ram_block6a9.ENA0
clocken0 => ram_block6a10.ENA0
clocken0 => ram_block6a11.ENA0
clocken0 => ram_block6a12.ENA0
clocken0 => ram_block6a13.ENA0
clocken0 => ram_block6a14.ENA0
clocken0 => ram_block6a15.ENA0
clocken1 => ram_block6a0.ENA1
clocken1 => ram_block6a1.ENA1
clocken1 => ram_block6a2.ENA1
clocken1 => ram_block6a3.ENA1
clocken1 => ram_block6a4.ENA1
clocken1 => ram_block6a5.ENA1
clocken1 => ram_block6a6.ENA1
clocken1 => ram_block6a7.ENA1
clocken1 => ram_block6a8.ENA1
clocken1 => ram_block6a9.ENA1
clocken1 => ram_block6a10.ENA1
clocken1 => ram_block6a11.ENA1
clocken1 => ram_block6a12.ENA1
clocken1 => ram_block6a13.ENA1
clocken1 => ram_block6a14.ENA1
clocken1 => ram_block6a15.ENA1
data_a[0] => ram_block6a0.PORTADATAIN
data_a[1] => ram_block6a1.PORTADATAIN
data_a[2] => ram_block6a2.PORTADATAIN
data_a[3] => ram_block6a3.PORTADATAIN
data_a[4] => ram_block6a4.PORTADATAIN
data_a[5] => ram_block6a5.PORTADATAIN
data_a[6] => ram_block6a6.PORTADATAIN
data_a[7] => ram_block6a7.PORTADATAIN
data_a[8] => ram_block6a8.PORTADATAIN
data_a[9] => ram_block6a9.PORTADATAIN
data_a[10] => ram_block6a10.PORTADATAIN
data_a[11] => ram_block6a11.PORTADATAIN
data_a[12] => ram_block6a12.PORTADATAIN
data_a[13] => ram_block6a13.PORTADATAIN
data_a[14] => ram_block6a14.PORTADATAIN
data_a[15] => ram_block6a15.PORTADATAIN
data_b[0] => ram_block6a0.PORTBDATAIN
data_b[1] => ram_block6a1.PORTBDATAIN
data_b[2] => ram_block6a2.PORTBDATAIN
data_b[3] => ram_block6a3.PORTBDATAIN
data_b[4] => ram_block6a4.PORTBDATAIN
data_b[5] => ram_block6a5.PORTBDATAIN
data_b[6] => ram_block6a6.PORTBDATAIN
data_b[7] => ram_block6a7.PORTBDATAIN
data_b[8] => ram_block6a8.PORTBDATAIN
data_b[9] => ram_block6a9.PORTBDATAIN
data_b[10] => ram_block6a10.PORTBDATAIN
data_b[11] => ram_block6a11.PORTBDATAIN
data_b[12] => ram_block6a12.PORTBDATAIN
data_b[13] => ram_block6a13.PORTBDATAIN
data_b[14] => ram_block6a14.PORTBDATAIN
data_b[15] => ram_block6a15.PORTBDATAIN
q_a[0] <= ram_block6a0.PORTADATAOUT
q_a[1] <= ram_block6a1.PORTADATAOUT
q_a[2] <= ram_block6a2.PORTADATAOUT
q_a[3] <= ram_block6a3.PORTADATAOUT
q_a[4] <= ram_block6a4.PORTADATAOUT
q_a[5] <= ram_block6a5.PORTADATAOUT
q_a[6] <= ram_block6a6.PORTADATAOUT
q_a[7] <= ram_block6a7.PORTADATAOUT
q_a[8] <= ram_block6a8.PORTADATAOUT
q_a[9] <= ram_block6a9.PORTADATAOUT
q_a[10] <= ram_block6a10.PORTADATAOUT
q_a[11] <= ram_block6a11.PORTADATAOUT
q_a[12] <= ram_block6a12.PORTADATAOUT
q_a[13] <= ram_block6a13.PORTADATAOUT
q_a[14] <= ram_block6a14.PORTADATAOUT
q_a[15] <= ram_block6a15.PORTADATAOUT
q_b[0] <= ram_block6a0.PORTBDATAOUT
q_b[1] <= ram_block6a1.PORTBDATAOUT
q_b[2] <= ram_block6a2.PORTBDATAOUT
q_b[3] <= ram_block6a3.PORTBDATAOUT
q_b[4] <= ram_block6a4.PORTBDATAOUT
q_b[5] <= ram_block6a5.PORTBDATAOUT
q_b[6] <= ram_block6a6.PORTBDATAOUT
q_b[7] <= ram_block6a7.PORTBDATAOUT
q_b[8] <= ram_block6a8.PORTBDATAOUT
q_b[9] <= ram_block6a9.PORTBDATAOUT
q_b[10] <= ram_block6a10.PORTBDATAOUT
q_b[11] <= ram_block6a11.PORTBDATAOUT
q_b[12] <= ram_block6a12.PORTBDATAOUT
q_b[13] <= ram_block6a13.PORTBDATAOUT
q_b[14] <= ram_block6a14.PORTBDATAOUT
q_b[15] <= ram_block6a15.PORTBDATAOUT
wren_a => ram_block6a0.PORTAWE
wren_a => ram_block6a1.PORTAWE
wren_a => ram_block6a2.PORTAWE
wren_a => ram_block6a3.PORTAWE
wren_a => ram_block6a4.PORTAWE
wren_a => ram_block6a5.PORTAWE
wren_a => ram_block6a6.PORTAWE
wren_a => ram_block6a7.PORTAWE
wren_a => ram_block6a8.PORTAWE
wren_a => ram_block6a9.PORTAWE
wren_a => ram_block6a10.PORTAWE
wren_a => ram_block6a11.PORTAWE
wren_a => ram_block6a12.PORTAWE
wren_a => ram_block6a13.PORTAWE
wren_a => ram_block6a14.PORTAWE
wren_a => ram_block6a15.PORTAWE
wren_b => ram_block6a0.PORTBRE
wren_b => ram_block6a1.PORTBRE
wren_b => ram_block6a2.PORTBRE
wren_b => ram_block6a3.PORTBRE
wren_b => ram_block6a4.PORTBRE
wren_b => ram_block6a5.PORTBRE
wren_b => ram_block6a6.PORTBRE
wren_b => ram_block6a7.PORTBRE
wren_b => ram_block6a8.PORTBRE
wren_b => ram_block6a9.PORTBRE
wren_b => ram_block6a10.PORTBRE
wren_b => ram_block6a11.PORTBRE
wren_b => ram_block6a12.PORTBRE
wren_b => ram_block6a13.PORTBRE
wren_b => ram_block6a14.PORTBRE
wren_b => ram_block6a15.PORTBRE


|ozy_nco|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_ln7:rdfull_reg
clock => dffpipe_fo8:dffpipe7.clock
clrn => dffpipe_fo8:dffpipe7.clrn
d[0] => dffpipe_fo8:dffpipe7.d[0]
q[0] <= dffpipe_fo8:dffpipe7.q[0]


|ozy_nco|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_ln7:rdfull_reg|dffpipe_fo8:dffpipe7
clock => dffe8a[0].CLK
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
q[0] <= dffe9a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe9a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe9a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe9a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe9a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe9a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe9a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe9a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe9a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe9a[9].DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
q[0] <= dffe9a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe9a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe9a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe9a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe9a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe9a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe9a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe9a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe9a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe9a[9].DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
clock => dffpipe_ue9:dffpipe10.clock
clrn => dffpipe_ue9:dffpipe10.clrn
d[0] => dffpipe_ue9:dffpipe10.d[0]
d[1] => dffpipe_ue9:dffpipe10.d[1]
d[2] => dffpipe_ue9:dffpipe10.d[2]
d[3] => dffpipe_ue9:dffpipe10.d[3]
d[4] => dffpipe_ue9:dffpipe10.d[4]
d[5] => dffpipe_ue9:dffpipe10.d[5]
d[6] => dffpipe_ue9:dffpipe10.d[6]
d[7] => dffpipe_ue9:dffpipe10.d[7]
d[8] => dffpipe_ue9:dffpipe10.d[8]
d[9] => dffpipe_ue9:dffpipe10.d[9]
q[0] <= dffpipe_ue9:dffpipe10.q[0]
q[1] <= dffpipe_ue9:dffpipe10.q[1]
q[2] <= dffpipe_ue9:dffpipe10.q[2]
q[3] <= dffpipe_ue9:dffpipe10.q[3]
q[4] <= dffpipe_ue9:dffpipe10.q[4]
q[5] <= dffpipe_ue9:dffpipe10.q[5]
q[6] <= dffpipe_ue9:dffpipe10.q[6]
q[7] <= dffpipe_ue9:dffpipe10.q[7]
q[8] <= dffpipe_ue9:dffpipe10.q[8]
q[9] <= dffpipe_ue9:dffpipe10.q[9]


|ozy_nco|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_mn7:wrempty_reg
clock => dffpipe_go8:dffpipe13.clock
clrn => dffpipe_go8:dffpipe13.clrn
d[0] => dffpipe_go8:dffpipe13.d[0]
q[0] <= dffpipe_go8:dffpipe13.q[0]


|ozy_nco|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_mn7:wrempty_reg|dffpipe_go8:dffpipe13
clock => dffe14a[0].CLK
clrn => dffe14a[0].ACLR
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
q[0] <= dffe9a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe9a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe9a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe9a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe9a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe9a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe9a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe9a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe9a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe9a[9].DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
q[0] <= dffe9a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe9a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe9a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe9a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe9a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe9a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe9a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe9a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe9a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe9a[9].DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp
clock => dffpipe_ve9:dffpipe15.clock
clrn => dffpipe_ve9:dffpipe15.clrn
d[0] => dffpipe_ve9:dffpipe15.d[0]
d[1] => dffpipe_ve9:dffpipe15.d[1]
d[2] => dffpipe_ve9:dffpipe15.d[2]
d[3] => dffpipe_ve9:dffpipe15.d[3]
d[4] => dffpipe_ve9:dffpipe15.d[4]
d[5] => dffpipe_ve9:dffpipe15.d[5]
d[6] => dffpipe_ve9:dffpipe15.d[6]
d[7] => dffpipe_ve9:dffpipe15.d[7]
d[8] => dffpipe_ve9:dffpipe15.d[8]
d[9] => dffpipe_ve9:dffpipe15.d[9]
q[0] <= dffpipe_ve9:dffpipe15.q[0]
q[1] <= dffpipe_ve9:dffpipe15.q[1]
q[2] <= dffpipe_ve9:dffpipe15.q[2]
q[3] <= dffpipe_ve9:dffpipe15.q[3]
q[4] <= dffpipe_ve9:dffpipe15.q[4]
q[5] <= dffpipe_ve9:dffpipe15.q[5]
q[6] <= dffpipe_ve9:dffpipe15.q[6]
q[7] <= dffpipe_ve9:dffpipe15.q[7]
q[8] <= dffpipe_ve9:dffpipe15.q[8]
q[9] <= dffpipe_ve9:dffpipe15.q[9]


|ozy_nco|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|tx_fifo:tx_fifo_q
aclr => aclr~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdfull <= dcfifo:dcfifo_component.rdfull
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrempty <= dcfifo:dcfifo_component.wrempty
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|ozy_nco|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component
data[0] => dcfifo_ncb1:auto_generated.data[0]
data[1] => dcfifo_ncb1:auto_generated.data[1]
data[2] => dcfifo_ncb1:auto_generated.data[2]
data[3] => dcfifo_ncb1:auto_generated.data[3]
data[4] => dcfifo_ncb1:auto_generated.data[4]
data[5] => dcfifo_ncb1:auto_generated.data[5]
data[6] => dcfifo_ncb1:auto_generated.data[6]
data[7] => dcfifo_ncb1:auto_generated.data[7]
data[8] => dcfifo_ncb1:auto_generated.data[8]
data[9] => dcfifo_ncb1:auto_generated.data[9]
data[10] => dcfifo_ncb1:auto_generated.data[10]
data[11] => dcfifo_ncb1:auto_generated.data[11]
data[12] => dcfifo_ncb1:auto_generated.data[12]
data[13] => dcfifo_ncb1:auto_generated.data[13]
data[14] => dcfifo_ncb1:auto_generated.data[14]
data[15] => dcfifo_ncb1:auto_generated.data[15]
q[0] <= dcfifo_ncb1:auto_generated.q[0]
q[1] <= dcfifo_ncb1:auto_generated.q[1]
q[2] <= dcfifo_ncb1:auto_generated.q[2]
q[3] <= dcfifo_ncb1:auto_generated.q[3]
q[4] <= dcfifo_ncb1:auto_generated.q[4]
q[5] <= dcfifo_ncb1:auto_generated.q[5]
q[6] <= dcfifo_ncb1:auto_generated.q[6]
q[7] <= dcfifo_ncb1:auto_generated.q[7]
q[8] <= dcfifo_ncb1:auto_generated.q[8]
q[9] <= dcfifo_ncb1:auto_generated.q[9]
q[10] <= dcfifo_ncb1:auto_generated.q[10]
q[11] <= dcfifo_ncb1:auto_generated.q[11]
q[12] <= dcfifo_ncb1:auto_generated.q[12]
q[13] <= dcfifo_ncb1:auto_generated.q[13]
q[14] <= dcfifo_ncb1:auto_generated.q[14]
q[15] <= dcfifo_ncb1:auto_generated.q[15]
rdclk => dcfifo_ncb1:auto_generated.rdclk
rdreq => dcfifo_ncb1:auto_generated.rdreq
wrclk => dcfifo_ncb1:auto_generated.wrclk
wrreq => dcfifo_ncb1:auto_generated.wrreq
aclr => dcfifo_ncb1:auto_generated.aclr
rdempty <= dcfifo_ncb1:auto_generated.rdempty
rdfull <= dcfifo_ncb1:auto_generated.rdfull
wrempty <= dcfifo_ncb1:auto_generated.wrempty
wrfull <= dcfifo_ncb1:auto_generated.wrfull
rdusedw[0] <= dcfifo_ncb1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_ncb1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_ncb1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_ncb1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_ncb1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_ncb1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_ncb1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_ncb1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_ncb1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_ncb1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_ncb1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_ncb1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_ncb1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_ncb1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_ncb1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_ncb1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_ncb1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_ncb1:auto_generated.wrusedw[8]


|ozy_nco|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated
aclr => a_graycounter_l27:wrptr_g1p.aclr
aclr => a_graycounter_i27:wrptr_gp.aclr
aclr => altsyncram_bb11:fifo_ram.aclr1
data[0] => altsyncram_bb11:fifo_ram.data_a[0]
data[1] => altsyncram_bb11:fifo_ram.data_a[1]
data[2] => altsyncram_bb11:fifo_ram.data_a[2]
data[3] => altsyncram_bb11:fifo_ram.data_a[3]
data[4] => altsyncram_bb11:fifo_ram.data_a[4]
data[5] => altsyncram_bb11:fifo_ram.data_a[5]
data[6] => altsyncram_bb11:fifo_ram.data_a[6]
data[7] => altsyncram_bb11:fifo_ram.data_a[7]
data[8] => altsyncram_bb11:fifo_ram.data_a[8]
data[9] => altsyncram_bb11:fifo_ram.data_a[9]
data[10] => altsyncram_bb11:fifo_ram.data_a[10]
data[11] => altsyncram_bb11:fifo_ram.data_a[11]
data[12] => altsyncram_bb11:fifo_ram.data_a[12]
data[13] => altsyncram_bb11:fifo_ram.data_a[13]
data[14] => altsyncram_bb11:fifo_ram.data_a[14]
data[15] => altsyncram_bb11:fifo_ram.data_a[15]
q[0] <= altsyncram_bb11:fifo_ram.q_b[0]
q[1] <= altsyncram_bb11:fifo_ram.q_b[1]
q[2] <= altsyncram_bb11:fifo_ram.q_b[2]
q[3] <= altsyncram_bb11:fifo_ram.q_b[3]
q[4] <= altsyncram_bb11:fifo_ram.q_b[4]
q[5] <= altsyncram_bb11:fifo_ram.q_b[5]
q[6] <= altsyncram_bb11:fifo_ram.q_b[6]
q[7] <= altsyncram_bb11:fifo_ram.q_b[7]
q[8] <= altsyncram_bb11:fifo_ram.q_b[8]
q[9] <= altsyncram_bb11:fifo_ram.q_b[9]
q[10] <= altsyncram_bb11:fifo_ram.q_b[10]
q[11] <= altsyncram_bb11:fifo_ram.q_b[11]
q[12] <= altsyncram_bb11:fifo_ram.q_b[12]
q[13] <= altsyncram_bb11:fifo_ram.q_b[13]
q[14] <= altsyncram_bb11:fifo_ram.q_b[14]
q[15] <= altsyncram_bb11:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_bb11:fifo_ram.clock1
rdclk => alt_synch_pipe_ln7:rdfull_reg.clock
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_vd8:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => previous_rdempty.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= rdempty_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= alt_synch_pipe_ln7:rdfull_reg.q[0]
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_l27:wrptr_g1p.clock
wrclk => a_graycounter_i27:wrptr_gp.clock
wrclk => altsyncram_bb11:fifo_ram.clock0
wrclk => alt_synch_pipe_mn7:wrempty_reg.clock
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_4e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => previous_wrfull.CLK
wrempty <= int_wrempty.DB_MAX_OUTPUT_PORT_TYPE
wrfull <= wrfull_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ozy_nco|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ozy_nco|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ozy_nco|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ozy_nco|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p
aclr => counter_ffa[9].ACLR
aclr => counter_ffa[8].ACLR
aclr => counter_ffa[7].ACLR
aclr => counter_ffa[6].ACLR
aclr => counter_ffa[5].ACLR
aclr => counter_ffa[4].ACLR
aclr => counter_ffa[3].ACLR
aclr => counter_ffa[2].ACLR
aclr => counter_ffa[1].ACLR
aclr => counter_ffa[0].ACLR
aclr => parity_ff.ACLR
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].REGOUT
q[1] <= counter_ffa[1].REGOUT
q[2] <= counter_ffa[2].REGOUT
q[3] <= counter_ffa[3].REGOUT
q[4] <= counter_ffa[4].REGOUT
q[5] <= counter_ffa[5].REGOUT
q[6] <= counter_ffa[6].REGOUT
q[7] <= counter_ffa[7].REGOUT
q[8] <= counter_ffa[8].REGOUT
q[9] <= counter_ffa[9].REGOUT


|ozy_nco|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_l27:wrptr_g1p
aclr => counter_ffa[9].ACLR
aclr => counter_ffa[8].ACLR
aclr => counter_ffa[7].ACLR
aclr => counter_ffa[6].ACLR
aclr => counter_ffa[5].ACLR
aclr => counter_ffa[4].ACLR
aclr => counter_ffa[3].ACLR
aclr => counter_ffa[2].ACLR
aclr => counter_ffa[1].ACLR
aclr => counter_ffa[0].ACLR
aclr => parity_ff.ACLR
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= power_modified_counter_values[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].REGOUT
q[2] <= counter_ffa[2].REGOUT
q[3] <= counter_ffa[3].REGOUT
q[4] <= counter_ffa[4].REGOUT
q[5] <= counter_ffa[5].REGOUT
q[6] <= counter_ffa[6].REGOUT
q[7] <= counter_ffa[7].REGOUT
q[8] <= counter_ffa[8].REGOUT
q[9] <= counter_ffa[9].REGOUT


|ozy_nco|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp
aclr => counter_ffa[9].ACLR
aclr => counter_ffa[8].ACLR
aclr => counter_ffa[7].ACLR
aclr => counter_ffa[6].ACLR
aclr => counter_ffa[5].ACLR
aclr => counter_ffa[4].ACLR
aclr => counter_ffa[3].ACLR
aclr => counter_ffa[2].ACLR
aclr => counter_ffa[1].ACLR
aclr => counter_ffa[0].ACLR
aclr => parity_ff.ACLR
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].REGOUT
q[1] <= counter_ffa[1].REGOUT
q[2] <= counter_ffa[2].REGOUT
q[3] <= counter_ffa[3].REGOUT
q[4] <= counter_ffa[4].REGOUT
q[5] <= counter_ffa[5].REGOUT
q[6] <= counter_ffa[6].REGOUT
q[7] <= counter_ffa[7].REGOUT
q[8] <= counter_ffa[8].REGOUT
q[9] <= counter_ffa[9].REGOUT


|ozy_nco|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram
aclr1 => altsyncram_lve1:altsyncram5.aclr1
address_a[0] => altsyncram_lve1:altsyncram5.address_b[0]
address_a[1] => altsyncram_lve1:altsyncram5.address_b[1]
address_a[2] => altsyncram_lve1:altsyncram5.address_b[2]
address_a[3] => altsyncram_lve1:altsyncram5.address_b[3]
address_a[4] => altsyncram_lve1:altsyncram5.address_b[4]
address_a[5] => altsyncram_lve1:altsyncram5.address_b[5]
address_a[6] => altsyncram_lve1:altsyncram5.address_b[6]
address_a[7] => altsyncram_lve1:altsyncram5.address_b[7]
address_a[8] => altsyncram_lve1:altsyncram5.address_b[8]
address_b[0] => altsyncram_lve1:altsyncram5.address_a[0]
address_b[1] => altsyncram_lve1:altsyncram5.address_a[1]
address_b[2] => altsyncram_lve1:altsyncram5.address_a[2]
address_b[3] => altsyncram_lve1:altsyncram5.address_a[3]
address_b[4] => altsyncram_lve1:altsyncram5.address_a[4]
address_b[5] => altsyncram_lve1:altsyncram5.address_a[5]
address_b[6] => altsyncram_lve1:altsyncram5.address_a[6]
address_b[7] => altsyncram_lve1:altsyncram5.address_a[7]
address_b[8] => altsyncram_lve1:altsyncram5.address_a[8]
addressstall_b => altsyncram_lve1:altsyncram5.addressstall_a
clock0 => altsyncram_lve1:altsyncram5.clock1
clock1 => altsyncram_lve1:altsyncram5.clock0
clocken1 => altsyncram_lve1:altsyncram5.clocken0
data_a[0] => altsyncram_lve1:altsyncram5.data_b[0]
data_a[1] => altsyncram_lve1:altsyncram5.data_b[1]
data_a[2] => altsyncram_lve1:altsyncram5.data_b[2]
data_a[3] => altsyncram_lve1:altsyncram5.data_b[3]
data_a[4] => altsyncram_lve1:altsyncram5.data_b[4]
data_a[5] => altsyncram_lve1:altsyncram5.data_b[5]
data_a[6] => altsyncram_lve1:altsyncram5.data_b[6]
data_a[7] => altsyncram_lve1:altsyncram5.data_b[7]
data_a[8] => altsyncram_lve1:altsyncram5.data_b[8]
data_a[9] => altsyncram_lve1:altsyncram5.data_b[9]
data_a[10] => altsyncram_lve1:altsyncram5.data_b[10]
data_a[11] => altsyncram_lve1:altsyncram5.data_b[11]
data_a[12] => altsyncram_lve1:altsyncram5.data_b[12]
data_a[13] => altsyncram_lve1:altsyncram5.data_b[13]
data_a[14] => altsyncram_lve1:altsyncram5.data_b[14]
data_a[15] => altsyncram_lve1:altsyncram5.data_b[15]
q_b[0] <= altsyncram_lve1:altsyncram5.q_a[0]
q_b[1] <= altsyncram_lve1:altsyncram5.q_a[1]
q_b[2] <= altsyncram_lve1:altsyncram5.q_a[2]
q_b[3] <= altsyncram_lve1:altsyncram5.q_a[3]
q_b[4] <= altsyncram_lve1:altsyncram5.q_a[4]
q_b[5] <= altsyncram_lve1:altsyncram5.q_a[5]
q_b[6] <= altsyncram_lve1:altsyncram5.q_a[6]
q_b[7] <= altsyncram_lve1:altsyncram5.q_a[7]
q_b[8] <= altsyncram_lve1:altsyncram5.q_a[8]
q_b[9] <= altsyncram_lve1:altsyncram5.q_a[9]
q_b[10] <= altsyncram_lve1:altsyncram5.q_a[10]
q_b[11] <= altsyncram_lve1:altsyncram5.q_a[11]
q_b[12] <= altsyncram_lve1:altsyncram5.q_a[12]
q_b[13] <= altsyncram_lve1:altsyncram5.q_a[13]
q_b[14] <= altsyncram_lve1:altsyncram5.q_a[14]
q_b[15] <= altsyncram_lve1:altsyncram5.q_a[15]
wren_a => altsyncram_lve1:altsyncram5.clocken1
wren_a => altsyncram_lve1:altsyncram5.wren_b


|ozy_nco|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5
aclr1 => ram_block6a0.CLR1
aclr1 => ram_block6a1.CLR1
aclr1 => ram_block6a2.CLR1
aclr1 => ram_block6a3.CLR1
aclr1 => ram_block6a4.CLR1
aclr1 => ram_block6a5.CLR1
aclr1 => ram_block6a6.CLR1
aclr1 => ram_block6a7.CLR1
aclr1 => ram_block6a8.CLR1
aclr1 => ram_block6a9.CLR1
aclr1 => ram_block6a10.CLR1
aclr1 => ram_block6a11.CLR1
aclr1 => ram_block6a12.CLR1
aclr1 => ram_block6a13.CLR1
aclr1 => ram_block6a14.CLR1
aclr1 => ram_block6a15.CLR1
address_a[0] => ram_block6a0.PORTAADDR
address_a[0] => ram_block6a1.PORTAADDR
address_a[0] => ram_block6a2.PORTAADDR
address_a[0] => ram_block6a3.PORTAADDR
address_a[0] => ram_block6a4.PORTAADDR
address_a[0] => ram_block6a5.PORTAADDR
address_a[0] => ram_block6a6.PORTAADDR
address_a[0] => ram_block6a7.PORTAADDR
address_a[0] => ram_block6a8.PORTAADDR
address_a[0] => ram_block6a9.PORTAADDR
address_a[0] => ram_block6a10.PORTAADDR
address_a[0] => ram_block6a11.PORTAADDR
address_a[0] => ram_block6a12.PORTAADDR
address_a[0] => ram_block6a13.PORTAADDR
address_a[0] => ram_block6a14.PORTAADDR
address_a[0] => ram_block6a15.PORTAADDR
address_a[1] => ram_block6a0.PORTAADDR1
address_a[1] => ram_block6a1.PORTAADDR1
address_a[1] => ram_block6a2.PORTAADDR1
address_a[1] => ram_block6a3.PORTAADDR1
address_a[1] => ram_block6a4.PORTAADDR1
address_a[1] => ram_block6a5.PORTAADDR1
address_a[1] => ram_block6a6.PORTAADDR1
address_a[1] => ram_block6a7.PORTAADDR1
address_a[1] => ram_block6a8.PORTAADDR1
address_a[1] => ram_block6a9.PORTAADDR1
address_a[1] => ram_block6a10.PORTAADDR1
address_a[1] => ram_block6a11.PORTAADDR1
address_a[1] => ram_block6a12.PORTAADDR1
address_a[1] => ram_block6a13.PORTAADDR1
address_a[1] => ram_block6a14.PORTAADDR1
address_a[1] => ram_block6a15.PORTAADDR1
address_a[2] => ram_block6a0.PORTAADDR2
address_a[2] => ram_block6a1.PORTAADDR2
address_a[2] => ram_block6a2.PORTAADDR2
address_a[2] => ram_block6a3.PORTAADDR2
address_a[2] => ram_block6a4.PORTAADDR2
address_a[2] => ram_block6a5.PORTAADDR2
address_a[2] => ram_block6a6.PORTAADDR2
address_a[2] => ram_block6a7.PORTAADDR2
address_a[2] => ram_block6a8.PORTAADDR2
address_a[2] => ram_block6a9.PORTAADDR2
address_a[2] => ram_block6a10.PORTAADDR2
address_a[2] => ram_block6a11.PORTAADDR2
address_a[2] => ram_block6a12.PORTAADDR2
address_a[2] => ram_block6a13.PORTAADDR2
address_a[2] => ram_block6a14.PORTAADDR2
address_a[2] => ram_block6a15.PORTAADDR2
address_a[3] => ram_block6a0.PORTAADDR3
address_a[3] => ram_block6a1.PORTAADDR3
address_a[3] => ram_block6a2.PORTAADDR3
address_a[3] => ram_block6a3.PORTAADDR3
address_a[3] => ram_block6a4.PORTAADDR3
address_a[3] => ram_block6a5.PORTAADDR3
address_a[3] => ram_block6a6.PORTAADDR3
address_a[3] => ram_block6a7.PORTAADDR3
address_a[3] => ram_block6a8.PORTAADDR3
address_a[3] => ram_block6a9.PORTAADDR3
address_a[3] => ram_block6a10.PORTAADDR3
address_a[3] => ram_block6a11.PORTAADDR3
address_a[3] => ram_block6a12.PORTAADDR3
address_a[3] => ram_block6a13.PORTAADDR3
address_a[3] => ram_block6a14.PORTAADDR3
address_a[3] => ram_block6a15.PORTAADDR3
address_a[4] => ram_block6a0.PORTAADDR4
address_a[4] => ram_block6a1.PORTAADDR4
address_a[4] => ram_block6a2.PORTAADDR4
address_a[4] => ram_block6a3.PORTAADDR4
address_a[4] => ram_block6a4.PORTAADDR4
address_a[4] => ram_block6a5.PORTAADDR4
address_a[4] => ram_block6a6.PORTAADDR4
address_a[4] => ram_block6a7.PORTAADDR4
address_a[4] => ram_block6a8.PORTAADDR4
address_a[4] => ram_block6a9.PORTAADDR4
address_a[4] => ram_block6a10.PORTAADDR4
address_a[4] => ram_block6a11.PORTAADDR4
address_a[4] => ram_block6a12.PORTAADDR4
address_a[4] => ram_block6a13.PORTAADDR4
address_a[4] => ram_block6a14.PORTAADDR4
address_a[4] => ram_block6a15.PORTAADDR4
address_a[5] => ram_block6a0.PORTAADDR5
address_a[5] => ram_block6a1.PORTAADDR5
address_a[5] => ram_block6a2.PORTAADDR5
address_a[5] => ram_block6a3.PORTAADDR5
address_a[5] => ram_block6a4.PORTAADDR5
address_a[5] => ram_block6a5.PORTAADDR5
address_a[5] => ram_block6a6.PORTAADDR5
address_a[5] => ram_block6a7.PORTAADDR5
address_a[5] => ram_block6a8.PORTAADDR5
address_a[5] => ram_block6a9.PORTAADDR5
address_a[5] => ram_block6a10.PORTAADDR5
address_a[5] => ram_block6a11.PORTAADDR5
address_a[5] => ram_block6a12.PORTAADDR5
address_a[5] => ram_block6a13.PORTAADDR5
address_a[5] => ram_block6a14.PORTAADDR5
address_a[5] => ram_block6a15.PORTAADDR5
address_a[6] => ram_block6a0.PORTAADDR6
address_a[6] => ram_block6a1.PORTAADDR6
address_a[6] => ram_block6a2.PORTAADDR6
address_a[6] => ram_block6a3.PORTAADDR6
address_a[6] => ram_block6a4.PORTAADDR6
address_a[6] => ram_block6a5.PORTAADDR6
address_a[6] => ram_block6a6.PORTAADDR6
address_a[6] => ram_block6a7.PORTAADDR6
address_a[6] => ram_block6a8.PORTAADDR6
address_a[6] => ram_block6a9.PORTAADDR6
address_a[6] => ram_block6a10.PORTAADDR6
address_a[6] => ram_block6a11.PORTAADDR6
address_a[6] => ram_block6a12.PORTAADDR6
address_a[6] => ram_block6a13.PORTAADDR6
address_a[6] => ram_block6a14.PORTAADDR6
address_a[6] => ram_block6a15.PORTAADDR6
address_a[7] => ram_block6a0.PORTAADDR7
address_a[7] => ram_block6a1.PORTAADDR7
address_a[7] => ram_block6a2.PORTAADDR7
address_a[7] => ram_block6a3.PORTAADDR7
address_a[7] => ram_block6a4.PORTAADDR7
address_a[7] => ram_block6a5.PORTAADDR7
address_a[7] => ram_block6a6.PORTAADDR7
address_a[7] => ram_block6a7.PORTAADDR7
address_a[7] => ram_block6a8.PORTAADDR7
address_a[7] => ram_block6a9.PORTAADDR7
address_a[7] => ram_block6a10.PORTAADDR7
address_a[7] => ram_block6a11.PORTAADDR7
address_a[7] => ram_block6a12.PORTAADDR7
address_a[7] => ram_block6a13.PORTAADDR7
address_a[7] => ram_block6a14.PORTAADDR7
address_a[7] => ram_block6a15.PORTAADDR7
address_a[8] => ram_block6a0.PORTAADDR8
address_a[8] => ram_block6a1.PORTAADDR8
address_a[8] => ram_block6a2.PORTAADDR8
address_a[8] => ram_block6a3.PORTAADDR8
address_a[8] => ram_block6a4.PORTAADDR8
address_a[8] => ram_block6a5.PORTAADDR8
address_a[8] => ram_block6a6.PORTAADDR8
address_a[8] => ram_block6a7.PORTAADDR8
address_a[8] => ram_block6a8.PORTAADDR8
address_a[8] => ram_block6a9.PORTAADDR8
address_a[8] => ram_block6a10.PORTAADDR8
address_a[8] => ram_block6a11.PORTAADDR8
address_a[8] => ram_block6a12.PORTAADDR8
address_a[8] => ram_block6a13.PORTAADDR8
address_a[8] => ram_block6a14.PORTAADDR8
address_a[8] => ram_block6a15.PORTAADDR8
address_b[0] => ram_block6a0.PORTBADDR
address_b[0] => ram_block6a1.PORTBADDR
address_b[0] => ram_block6a2.PORTBADDR
address_b[0] => ram_block6a3.PORTBADDR
address_b[0] => ram_block6a4.PORTBADDR
address_b[0] => ram_block6a5.PORTBADDR
address_b[0] => ram_block6a6.PORTBADDR
address_b[0] => ram_block6a7.PORTBADDR
address_b[0] => ram_block6a8.PORTBADDR
address_b[0] => ram_block6a9.PORTBADDR
address_b[0] => ram_block6a10.PORTBADDR
address_b[0] => ram_block6a11.PORTBADDR
address_b[0] => ram_block6a12.PORTBADDR
address_b[0] => ram_block6a13.PORTBADDR
address_b[0] => ram_block6a14.PORTBADDR
address_b[0] => ram_block6a15.PORTBADDR
address_b[1] => ram_block6a0.PORTBADDR1
address_b[1] => ram_block6a1.PORTBADDR1
address_b[1] => ram_block6a2.PORTBADDR1
address_b[1] => ram_block6a3.PORTBADDR1
address_b[1] => ram_block6a4.PORTBADDR1
address_b[1] => ram_block6a5.PORTBADDR1
address_b[1] => ram_block6a6.PORTBADDR1
address_b[1] => ram_block6a7.PORTBADDR1
address_b[1] => ram_block6a8.PORTBADDR1
address_b[1] => ram_block6a9.PORTBADDR1
address_b[1] => ram_block6a10.PORTBADDR1
address_b[1] => ram_block6a11.PORTBADDR1
address_b[1] => ram_block6a12.PORTBADDR1
address_b[1] => ram_block6a13.PORTBADDR1
address_b[1] => ram_block6a14.PORTBADDR1
address_b[1] => ram_block6a15.PORTBADDR1
address_b[2] => ram_block6a0.PORTBADDR2
address_b[2] => ram_block6a1.PORTBADDR2
address_b[2] => ram_block6a2.PORTBADDR2
address_b[2] => ram_block6a3.PORTBADDR2
address_b[2] => ram_block6a4.PORTBADDR2
address_b[2] => ram_block6a5.PORTBADDR2
address_b[2] => ram_block6a6.PORTBADDR2
address_b[2] => ram_block6a7.PORTBADDR2
address_b[2] => ram_block6a8.PORTBADDR2
address_b[2] => ram_block6a9.PORTBADDR2
address_b[2] => ram_block6a10.PORTBADDR2
address_b[2] => ram_block6a11.PORTBADDR2
address_b[2] => ram_block6a12.PORTBADDR2
address_b[2] => ram_block6a13.PORTBADDR2
address_b[2] => ram_block6a14.PORTBADDR2
address_b[2] => ram_block6a15.PORTBADDR2
address_b[3] => ram_block6a0.PORTBADDR3
address_b[3] => ram_block6a1.PORTBADDR3
address_b[3] => ram_block6a2.PORTBADDR3
address_b[3] => ram_block6a3.PORTBADDR3
address_b[3] => ram_block6a4.PORTBADDR3
address_b[3] => ram_block6a5.PORTBADDR3
address_b[3] => ram_block6a6.PORTBADDR3
address_b[3] => ram_block6a7.PORTBADDR3
address_b[3] => ram_block6a8.PORTBADDR3
address_b[3] => ram_block6a9.PORTBADDR3
address_b[3] => ram_block6a10.PORTBADDR3
address_b[3] => ram_block6a11.PORTBADDR3
address_b[3] => ram_block6a12.PORTBADDR3
address_b[3] => ram_block6a13.PORTBADDR3
address_b[3] => ram_block6a14.PORTBADDR3
address_b[3] => ram_block6a15.PORTBADDR3
address_b[4] => ram_block6a0.PORTBADDR4
address_b[4] => ram_block6a1.PORTBADDR4
address_b[4] => ram_block6a2.PORTBADDR4
address_b[4] => ram_block6a3.PORTBADDR4
address_b[4] => ram_block6a4.PORTBADDR4
address_b[4] => ram_block6a5.PORTBADDR4
address_b[4] => ram_block6a6.PORTBADDR4
address_b[4] => ram_block6a7.PORTBADDR4
address_b[4] => ram_block6a8.PORTBADDR4
address_b[4] => ram_block6a9.PORTBADDR4
address_b[4] => ram_block6a10.PORTBADDR4
address_b[4] => ram_block6a11.PORTBADDR4
address_b[4] => ram_block6a12.PORTBADDR4
address_b[4] => ram_block6a13.PORTBADDR4
address_b[4] => ram_block6a14.PORTBADDR4
address_b[4] => ram_block6a15.PORTBADDR4
address_b[5] => ram_block6a0.PORTBADDR5
address_b[5] => ram_block6a1.PORTBADDR5
address_b[5] => ram_block6a2.PORTBADDR5
address_b[5] => ram_block6a3.PORTBADDR5
address_b[5] => ram_block6a4.PORTBADDR5
address_b[5] => ram_block6a5.PORTBADDR5
address_b[5] => ram_block6a6.PORTBADDR5
address_b[5] => ram_block6a7.PORTBADDR5
address_b[5] => ram_block6a8.PORTBADDR5
address_b[5] => ram_block6a9.PORTBADDR5
address_b[5] => ram_block6a10.PORTBADDR5
address_b[5] => ram_block6a11.PORTBADDR5
address_b[5] => ram_block6a12.PORTBADDR5
address_b[5] => ram_block6a13.PORTBADDR5
address_b[5] => ram_block6a14.PORTBADDR5
address_b[5] => ram_block6a15.PORTBADDR5
address_b[6] => ram_block6a0.PORTBADDR6
address_b[6] => ram_block6a1.PORTBADDR6
address_b[6] => ram_block6a2.PORTBADDR6
address_b[6] => ram_block6a3.PORTBADDR6
address_b[6] => ram_block6a4.PORTBADDR6
address_b[6] => ram_block6a5.PORTBADDR6
address_b[6] => ram_block6a6.PORTBADDR6
address_b[6] => ram_block6a7.PORTBADDR6
address_b[6] => ram_block6a8.PORTBADDR6
address_b[6] => ram_block6a9.PORTBADDR6
address_b[6] => ram_block6a10.PORTBADDR6
address_b[6] => ram_block6a11.PORTBADDR6
address_b[6] => ram_block6a12.PORTBADDR6
address_b[6] => ram_block6a13.PORTBADDR6
address_b[6] => ram_block6a14.PORTBADDR6
address_b[6] => ram_block6a15.PORTBADDR6
address_b[7] => ram_block6a0.PORTBADDR7
address_b[7] => ram_block6a1.PORTBADDR7
address_b[7] => ram_block6a2.PORTBADDR7
address_b[7] => ram_block6a3.PORTBADDR7
address_b[7] => ram_block6a4.PORTBADDR7
address_b[7] => ram_block6a5.PORTBADDR7
address_b[7] => ram_block6a6.PORTBADDR7
address_b[7] => ram_block6a7.PORTBADDR7
address_b[7] => ram_block6a8.PORTBADDR7
address_b[7] => ram_block6a9.PORTBADDR7
address_b[7] => ram_block6a10.PORTBADDR7
address_b[7] => ram_block6a11.PORTBADDR7
address_b[7] => ram_block6a12.PORTBADDR7
address_b[7] => ram_block6a13.PORTBADDR7
address_b[7] => ram_block6a14.PORTBADDR7
address_b[7] => ram_block6a15.PORTBADDR7
address_b[8] => ram_block6a0.PORTBADDR8
address_b[8] => ram_block6a1.PORTBADDR8
address_b[8] => ram_block6a2.PORTBADDR8
address_b[8] => ram_block6a3.PORTBADDR8
address_b[8] => ram_block6a4.PORTBADDR8
address_b[8] => ram_block6a5.PORTBADDR8
address_b[8] => ram_block6a6.PORTBADDR8
address_b[8] => ram_block6a7.PORTBADDR8
address_b[8] => ram_block6a8.PORTBADDR8
address_b[8] => ram_block6a9.PORTBADDR8
address_b[8] => ram_block6a10.PORTBADDR8
address_b[8] => ram_block6a11.PORTBADDR8
address_b[8] => ram_block6a12.PORTBADDR8
address_b[8] => ram_block6a13.PORTBADDR8
address_b[8] => ram_block6a14.PORTBADDR8
address_b[8] => ram_block6a15.PORTBADDR8
addressstall_a => ram_block6a0.PORTAADDRSTALL
addressstall_a => ram_block6a1.PORTAADDRSTALL
addressstall_a => ram_block6a2.PORTAADDRSTALL
addressstall_a => ram_block6a3.PORTAADDRSTALL
addressstall_a => ram_block6a4.PORTAADDRSTALL
addressstall_a => ram_block6a5.PORTAADDRSTALL
addressstall_a => ram_block6a6.PORTAADDRSTALL
addressstall_a => ram_block6a7.PORTAADDRSTALL
addressstall_a => ram_block6a8.PORTAADDRSTALL
addressstall_a => ram_block6a9.PORTAADDRSTALL
addressstall_a => ram_block6a10.PORTAADDRSTALL
addressstall_a => ram_block6a11.PORTAADDRSTALL
addressstall_a => ram_block6a12.PORTAADDRSTALL
addressstall_a => ram_block6a13.PORTAADDRSTALL
addressstall_a => ram_block6a14.PORTAADDRSTALL
addressstall_a => ram_block6a15.PORTAADDRSTALL
clock0 => ram_block6a0.CLK0
clock0 => ram_block6a1.CLK0
clock0 => ram_block6a2.CLK0
clock0 => ram_block6a3.CLK0
clock0 => ram_block6a4.CLK0
clock0 => ram_block6a5.CLK0
clock0 => ram_block6a6.CLK0
clock0 => ram_block6a7.CLK0
clock0 => ram_block6a8.CLK0
clock0 => ram_block6a9.CLK0
clock0 => ram_block6a10.CLK0
clock0 => ram_block6a11.CLK0
clock0 => ram_block6a12.CLK0
clock0 => ram_block6a13.CLK0
clock0 => ram_block6a14.CLK0
clock0 => ram_block6a15.CLK0
clock1 => ram_block6a0.CLK1
clock1 => ram_block6a1.CLK1
clock1 => ram_block6a2.CLK1
clock1 => ram_block6a3.CLK1
clock1 => ram_block6a4.CLK1
clock1 => ram_block6a5.CLK1
clock1 => ram_block6a6.CLK1
clock1 => ram_block6a7.CLK1
clock1 => ram_block6a8.CLK1
clock1 => ram_block6a9.CLK1
clock1 => ram_block6a10.CLK1
clock1 => ram_block6a11.CLK1
clock1 => ram_block6a12.CLK1
clock1 => ram_block6a13.CLK1
clock1 => ram_block6a14.CLK1
clock1 => ram_block6a15.CLK1
clocken0 => ram_block6a0.ENA0
clocken0 => ram_block6a1.ENA0
clocken0 => ram_block6a2.ENA0
clocken0 => ram_block6a3.ENA0
clocken0 => ram_block6a4.ENA0
clocken0 => ram_block6a5.ENA0
clocken0 => ram_block6a6.ENA0
clocken0 => ram_block6a7.ENA0
clocken0 => ram_block6a8.ENA0
clocken0 => ram_block6a9.ENA0
clocken0 => ram_block6a10.ENA0
clocken0 => ram_block6a11.ENA0
clocken0 => ram_block6a12.ENA0
clocken0 => ram_block6a13.ENA0
clocken0 => ram_block6a14.ENA0
clocken0 => ram_block6a15.ENA0
clocken1 => ram_block6a0.ENA1
clocken1 => ram_block6a1.ENA1
clocken1 => ram_block6a2.ENA1
clocken1 => ram_block6a3.ENA1
clocken1 => ram_block6a4.ENA1
clocken1 => ram_block6a5.ENA1
clocken1 => ram_block6a6.ENA1
clocken1 => ram_block6a7.ENA1
clocken1 => ram_block6a8.ENA1
clocken1 => ram_block6a9.ENA1
clocken1 => ram_block6a10.ENA1
clocken1 => ram_block6a11.ENA1
clocken1 => ram_block6a12.ENA1
clocken1 => ram_block6a13.ENA1
clocken1 => ram_block6a14.ENA1
clocken1 => ram_block6a15.ENA1
data_a[0] => ram_block6a0.PORTADATAIN
data_a[1] => ram_block6a1.PORTADATAIN
data_a[2] => ram_block6a2.PORTADATAIN
data_a[3] => ram_block6a3.PORTADATAIN
data_a[4] => ram_block6a4.PORTADATAIN
data_a[5] => ram_block6a5.PORTADATAIN
data_a[6] => ram_block6a6.PORTADATAIN
data_a[7] => ram_block6a7.PORTADATAIN
data_a[8] => ram_block6a8.PORTADATAIN
data_a[9] => ram_block6a9.PORTADATAIN
data_a[10] => ram_block6a10.PORTADATAIN
data_a[11] => ram_block6a11.PORTADATAIN
data_a[12] => ram_block6a12.PORTADATAIN
data_a[13] => ram_block6a13.PORTADATAIN
data_a[14] => ram_block6a14.PORTADATAIN
data_a[15] => ram_block6a15.PORTADATAIN
data_b[0] => ram_block6a0.PORTBDATAIN
data_b[1] => ram_block6a1.PORTBDATAIN
data_b[2] => ram_block6a2.PORTBDATAIN
data_b[3] => ram_block6a3.PORTBDATAIN
data_b[4] => ram_block6a4.PORTBDATAIN
data_b[5] => ram_block6a5.PORTBDATAIN
data_b[6] => ram_block6a6.PORTBDATAIN
data_b[7] => ram_block6a7.PORTBDATAIN
data_b[8] => ram_block6a8.PORTBDATAIN
data_b[9] => ram_block6a9.PORTBDATAIN
data_b[10] => ram_block6a10.PORTBDATAIN
data_b[11] => ram_block6a11.PORTBDATAIN
data_b[12] => ram_block6a12.PORTBDATAIN
data_b[13] => ram_block6a13.PORTBDATAIN
data_b[14] => ram_block6a14.PORTBDATAIN
data_b[15] => ram_block6a15.PORTBDATAIN
q_a[0] <= ram_block6a0.PORTADATAOUT
q_a[1] <= ram_block6a1.PORTADATAOUT
q_a[2] <= ram_block6a2.PORTADATAOUT
q_a[3] <= ram_block6a3.PORTADATAOUT
q_a[4] <= ram_block6a4.PORTADATAOUT
q_a[5] <= ram_block6a5.PORTADATAOUT
q_a[6] <= ram_block6a6.PORTADATAOUT
q_a[7] <= ram_block6a7.PORTADATAOUT
q_a[8] <= ram_block6a8.PORTADATAOUT
q_a[9] <= ram_block6a9.PORTADATAOUT
q_a[10] <= ram_block6a10.PORTADATAOUT
q_a[11] <= ram_block6a11.PORTADATAOUT
q_a[12] <= ram_block6a12.PORTADATAOUT
q_a[13] <= ram_block6a13.PORTADATAOUT
q_a[14] <= ram_block6a14.PORTADATAOUT
q_a[15] <= ram_block6a15.PORTADATAOUT
q_b[0] <= ram_block6a0.PORTBDATAOUT
q_b[1] <= ram_block6a1.PORTBDATAOUT
q_b[2] <= ram_block6a2.PORTBDATAOUT
q_b[3] <= ram_block6a3.PORTBDATAOUT
q_b[4] <= ram_block6a4.PORTBDATAOUT
q_b[5] <= ram_block6a5.PORTBDATAOUT
q_b[6] <= ram_block6a6.PORTBDATAOUT
q_b[7] <= ram_block6a7.PORTBDATAOUT
q_b[8] <= ram_block6a8.PORTBDATAOUT
q_b[9] <= ram_block6a9.PORTBDATAOUT
q_b[10] <= ram_block6a10.PORTBDATAOUT
q_b[11] <= ram_block6a11.PORTBDATAOUT
q_b[12] <= ram_block6a12.PORTBDATAOUT
q_b[13] <= ram_block6a13.PORTBDATAOUT
q_b[14] <= ram_block6a14.PORTBDATAOUT
q_b[15] <= ram_block6a15.PORTBDATAOUT
wren_a => ram_block6a0.PORTAWE
wren_a => ram_block6a1.PORTAWE
wren_a => ram_block6a2.PORTAWE
wren_a => ram_block6a3.PORTAWE
wren_a => ram_block6a4.PORTAWE
wren_a => ram_block6a5.PORTAWE
wren_a => ram_block6a6.PORTAWE
wren_a => ram_block6a7.PORTAWE
wren_a => ram_block6a8.PORTAWE
wren_a => ram_block6a9.PORTAWE
wren_a => ram_block6a10.PORTAWE
wren_a => ram_block6a11.PORTAWE
wren_a => ram_block6a12.PORTAWE
wren_a => ram_block6a13.PORTAWE
wren_a => ram_block6a14.PORTAWE
wren_a => ram_block6a15.PORTAWE
wren_b => ram_block6a0.PORTBRE
wren_b => ram_block6a1.PORTBRE
wren_b => ram_block6a2.PORTBRE
wren_b => ram_block6a3.PORTBRE
wren_b => ram_block6a4.PORTBRE
wren_b => ram_block6a5.PORTBRE
wren_b => ram_block6a6.PORTBRE
wren_b => ram_block6a7.PORTBRE
wren_b => ram_block6a8.PORTBRE
wren_b => ram_block6a9.PORTBRE
wren_b => ram_block6a10.PORTBRE
wren_b => ram_block6a11.PORTBRE
wren_b => ram_block6a12.PORTBRE
wren_b => ram_block6a13.PORTBRE
wren_b => ram_block6a14.PORTBRE
wren_b => ram_block6a15.PORTBRE


|ozy_nco|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_ln7:rdfull_reg
clock => dffpipe_fo8:dffpipe7.clock
clrn => dffpipe_fo8:dffpipe7.clrn
d[0] => dffpipe_fo8:dffpipe7.d[0]
q[0] <= dffpipe_fo8:dffpipe7.q[0]


|ozy_nco|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_ln7:rdfull_reg|dffpipe_fo8:dffpipe7
clock => dffe8a[0].CLK
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
q[0] <= dffe9a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe9a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe9a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe9a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe9a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe9a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe9a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe9a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe9a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe9a[9].DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
q[0] <= dffe9a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe9a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe9a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe9a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe9a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe9a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe9a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe9a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe9a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe9a[9].DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
clock => dffpipe_ue9:dffpipe10.clock
clrn => dffpipe_ue9:dffpipe10.clrn
d[0] => dffpipe_ue9:dffpipe10.d[0]
d[1] => dffpipe_ue9:dffpipe10.d[1]
d[2] => dffpipe_ue9:dffpipe10.d[2]
d[3] => dffpipe_ue9:dffpipe10.d[3]
d[4] => dffpipe_ue9:dffpipe10.d[4]
d[5] => dffpipe_ue9:dffpipe10.d[5]
d[6] => dffpipe_ue9:dffpipe10.d[6]
d[7] => dffpipe_ue9:dffpipe10.d[7]
d[8] => dffpipe_ue9:dffpipe10.d[8]
d[9] => dffpipe_ue9:dffpipe10.d[9]
q[0] <= dffpipe_ue9:dffpipe10.q[0]
q[1] <= dffpipe_ue9:dffpipe10.q[1]
q[2] <= dffpipe_ue9:dffpipe10.q[2]
q[3] <= dffpipe_ue9:dffpipe10.q[3]
q[4] <= dffpipe_ue9:dffpipe10.q[4]
q[5] <= dffpipe_ue9:dffpipe10.q[5]
q[6] <= dffpipe_ue9:dffpipe10.q[6]
q[7] <= dffpipe_ue9:dffpipe10.q[7]
q[8] <= dffpipe_ue9:dffpipe10.q[8]
q[9] <= dffpipe_ue9:dffpipe10.q[9]


|ozy_nco|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_mn7:wrempty_reg
clock => dffpipe_go8:dffpipe13.clock
clrn => dffpipe_go8:dffpipe13.clrn
d[0] => dffpipe_go8:dffpipe13.d[0]
q[0] <= dffpipe_go8:dffpipe13.q[0]


|ozy_nco|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_mn7:wrempty_reg|dffpipe_go8:dffpipe13
clock => dffe14a[0].CLK
clrn => dffe14a[0].ACLR
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
q[0] <= dffe9a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe9a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe9a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe9a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe9a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe9a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe9a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe9a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe9a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe9a[9].DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
q[0] <= dffe9a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe9a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe9a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe9a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe9a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe9a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe9a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe9a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe9a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe9a[9].DB_MAX_OUTPUT_PORT_TYPE


|ozy_nco|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp
clock => dffpipe_ve9:dffpipe15.clock
clrn => dffpipe_ve9:dffpipe15.clrn
d[0] => dffpipe_ve9:dffpipe15.d[0]
d[1] => dffpipe_ve9:dffpipe15.d[1]
d[2] => dffpipe_ve9:dffpipe15.d[2]
d[3] => dffpipe_ve9:dffpipe15.d[3]
d[4] => dffpipe_ve9:dffpipe15.d[4]
d[5] => dffpipe_ve9:dffpipe15.d[5]
d[6] => dffpipe_ve9:dffpipe15.d[6]
d[7] => dffpipe_ve9:dffpipe15.d[7]
d[8] => dffpipe_ve9:dffpipe15.d[8]
d[9] => dffpipe_ve9:dffpipe15.d[9]
q[0] <= dffpipe_ve9:dffpipe15.q[0]
q[1] <= dffpipe_ve9:dffpipe15.q[1]
q[2] <= dffpipe_ve9:dffpipe15.q[2]
q[3] <= dffpipe_ve9:dffpipe15.q[3]
q[4] <= dffpipe_ve9:dffpipe15.q[4]
q[5] <= dffpipe_ve9:dffpipe15.q[5]
q[6] <= dffpipe_ve9:dffpipe15.q[6]
q[7] <= dffpipe_ve9:dffpipe15.q[7]
q[8] <= dffpipe_ve9:dffpipe15.q[8]
q[9] <= dffpipe_ve9:dffpipe15.q[9]


|ozy_nco|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE


