#!/usr/bin/env python3
"""
FPGA UART Protocol Analyzer
FPGAã¨ã®é€šä¿¡ãƒ—ãƒ­ãƒˆã‚³ãƒ«ã‚’è©³ç´°ã«åˆ†æã—ã€å•é¡Œã‚’ç‰¹å®šã™ã‚‹ãƒ„ãƒ¼ãƒ«
"""

import serial
import time
import struct

def calculate_crc8(data):
    """CRC-8è¨ˆç®— (FPGAå®Ÿè£…ã¨åŒã˜ã‚¢ãƒ«ã‚´ãƒªã‚ºãƒ )"""
    crc = 0x00
    polynomial = 0x07  # x^8 + x^2 + x + 1
    
    for byte in data:
        crc ^= byte
        for _ in range(8):
            if crc & 0x80:
                crc = (crc << 1) ^ polynomial
            else:
                crc <<= 1
            crc &= 0xFF
    return crc

def build_command(cmd, addr, length, data=None):
    """UART-AXI4ãƒ—ãƒ­ãƒˆã‚³ãƒ«ã®ã‚³ãƒãƒ³ãƒ‰ãƒ•ãƒ¬ãƒ¼ãƒ ã‚’æ§‹ç¯‰"""
    frame = bytearray()
    
    # SOF
    frame.append(0x7E)
    
    # Command
    frame.append(cmd)
    
    # Address (Little Endian, 4 bytes)
    addr_bytes = struct.pack('<I', addr)
    frame.extend(addr_bytes)
    
    # Length (Little Endian, 2 bytes)
    len_bytes = struct.pack('<H', length)
    frame.extend(len_bytes)
    
    # Data (if any)
    if data:
        frame.extend(data)
    
    # CRC calculation (exclude SOF and EOF)
    crc_data = frame[1:]  # CMD + ADDR + LEN + DATA
    crc = calculate_crc8(crc_data)
    frame.append(crc)
    
    # EOF
    frame.append(0x7F)
    
    return bytes(frame)

def send_and_wait_response(ser, command_data, timeout=2.0):
    """ã‚³ãƒãƒ³ãƒ‰é€ä¿¡ã¨å¿œç­”å¾…ã¡"""
    print(f"ğŸ“¤ Sending: {command_data.hex()}")
    
    # ãƒãƒƒãƒ•ã‚¡ã‚¯ãƒªã‚¢
    ser.reset_input_buffer()
    ser.reset_output_buffer()
    
    # ã‚³ãƒãƒ³ãƒ‰é€ä¿¡
    ser.write(command_data)
    ser.flush()
    
    # å¿œç­”å¾…ã¡
    start_time = time.time()
    response = bytearray()
    
    while time.time() - start_time < timeout:
        if ser.in_waiting > 0:
            data = ser.read(ser.in_waiting)
            response.extend(data)
            print(f"ğŸ“¥ Partial data: {data.hex()}")
            
            # EOF (0x7F) ã‚’æ¢ã™
            if 0x7F in response:
                break
                
        time.sleep(0.01)
    
    elapsed = time.time() - start_time
    print(f"â±ï¸  Response time: {elapsed:.3f}s")
    
    if response:
        print(f"âœ… Full response: {response.hex()}")
        return bytes(response)
    else:
        print(f"âŒ No response after {timeout}s")
        return None

def test_fpga_communication():
    """FPGAé€šä¿¡ã®è©³ç´°ãƒ†ã‚¹ãƒˆ"""
    print("ğŸ” FPGA UART Protocol Analysis")
    print("=" * 40)
    
    try:
        # ã‚·ãƒªã‚¢ãƒ«ãƒãƒ¼ãƒˆè¨­å®š
        ser = serial.Serial(
            port='COM3',
            baudrate=115200,
            bytesize=serial.EIGHTBITS,
            parity=serial.PARITY_NONE,
            stopbits=serial.STOPBITS_ONE,
            timeout=0.1,
            xonxoff=False,
            rtscts=True,  # ãƒ•ãƒ­ãƒ¼åˆ¶å¾¡æœ‰åŠ¹
            dsrdtr=False
        )
        
        print(f"âœ… Connected to {ser.name}")
        print(f"ğŸ“‹ Port settings: {ser.baudrate}bps, RTS/CTS={ser.rtscts}")
        
        # Test 1: VERSION ãƒ¬ã‚¸ã‚¹ã‚¿èª­ã¿å–ã‚Š
        print(f"\nğŸ§ª Test 1: VERSION Register Read")
        print("-" * 30)
        version_cmd = build_command(
            cmd=0x01,           # READ command
            addr=0x101C,        # VERSION register address
            length=4            # 4 bytes
        )
        print(f"ğŸ“‹ Command breakdown:")
        print(f"   SOF: 0x7E")
        print(f"   CMD: 0x01 (READ)")
        print(f"   ADDR: 0x101C (VERSION)")
        print(f"   LEN: 4 bytes")
        print(f"   CRC: 0x{calculate_crc8(version_cmd[1:-1]):02X}")
        print(f"   EOF: 0x7F")
        
        response = send_and_wait_response(ser, version_cmd, timeout=3.0)
        
        # Test 2: STATUS ãƒ¬ã‚¸ã‚¹ã‚¿èª­ã¿å–ã‚Š
        print(f"\nğŸ§ª Test 2: STATUS Register Read")
        print("-" * 30)
        status_cmd = build_command(
            cmd=0x01,           # READ command
            addr=0x1000,        # STATUS register address
            length=4            # 4 bytes
        )
        response = send_and_wait_response(ser, status_cmd, timeout=3.0)
        
        # Test 3: å˜ç´”ãªã‚¨ã‚³ãƒ¼ãƒ†ã‚¹ãƒˆ
        print(f"\nğŸ§ª Test 3: Simple Echo Test")
        print("-" * 25)
        echo_data = b'\x7E\x00\x7F'  # SOF + NOP + EOF
        print(f"ğŸ“¤ Echo test: {echo_data.hex()}")
        ser.write(echo_data)
        ser.flush()
        time.sleep(0.5)
        
        if ser.in_waiting > 0:
            response = ser.read(ser.in_waiting)
            print(f"ğŸ“¥ Echo response: {response.hex()}")
        else:
            print(f"âŒ No echo response")
        
        # Test 4: åˆ¶å¾¡ä¿¡å·ã®ç¢ºèª
        print(f"\nğŸ§ª Test 4: Control Signals Check")
        print("-" * 30)
        print(f"ğŸ“‹ Before command:")
        print(f"   CTS: {ser.cts} (Clear To Send)")
        print(f"   DSR: {ser.dsr} (Data Set Ready)")
        print(f"   CD:  {ser.cd} (Carrier Detect)")
        print(f"   RI:  {ser.ri} (Ring Indicator)")
        
        # RTSã‚’ä¸€æ™‚çš„ã«åˆ¶å¾¡
        original_rts = ser.rts
        ser.rts = False
        time.sleep(0.1)
        print(f"ğŸ“‹ RTS=False -> CTS: {ser.cts}")
        ser.rts = True
        time.sleep(0.1)
        print(f"ğŸ“‹ RTS=True -> CTS: {ser.cts}")
        ser.rts = original_rts
        
        ser.close()
        
    except Exception as e:
        print(f"âŒ Communication error: {e}")

def analyze_fpga_state():
    """FPGAçŠ¶æ…‹ã®è©³ç´°åˆ†æ"""
    print(f"\nğŸ” FPGA State Analysis")
    print("=" * 30)
    
    print(f"ğŸ’¡ è€ƒãˆã‚‰ã‚Œã‚‹å•é¡Œ:")
    print(f"1. ğŸ”Œ FPGAé›»æºãŒå…¥ã£ã¦ã„ãªã„")
    print(f"2. âš¡ FPGAãƒªã‚»ãƒƒãƒˆãŒè§£é™¤ã•ã‚Œã¦ã„ãªã„")
    print(f"3. ğŸ• FPGAã‚¯ãƒ­ãƒƒã‚¯ãŒä¾›çµ¦ã•ã‚Œã¦ã„ãªã„")
    print(f"4. ğŸ“Ÿ UART_Rxãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ãŒå‹•ä½œã—ã¦ã„ãªã„")
    print(f"5. ğŸ”§ AXI4-Liteãƒã‚¹ãŒå‹•ä½œã—ã¦ã„ãªã„")
    print(f"6. ğŸ“¡ UARTãƒœãƒ¼ãƒ¬ãƒ¼ãƒˆè¨­å®šãŒä¸ä¸€è‡´")
    print(f"7. ğŸ”„ ãƒ•ãƒ­ãƒ¼åˆ¶å¾¡ä¿¡å·ã®å•é¡Œ")
    print(f"8. ğŸ“‹ ãƒ¬ã‚¸ã‚¹ã‚¿ãƒãƒƒãƒ—ã®ä¸ä¸€è‡´")
    
    print(f"\nğŸ”§ æ¨å¥¨ç¢ºèªæ‰‹é †:")
    print(f"1. FPGAãƒœãƒ¼ãƒ‰ä¸Šã®LEDã®ç‚¹ç¯ç¢ºèª")
    print(f"2. ã‚ªã‚·ãƒ­ã‚¹ã‚³ãƒ¼ãƒ—ã§UART_RXä¿¡å·ç¢ºèª")
    print(f"3. FPGAå†…éƒ¨ä¿¡å·ã‚’ILAã§ç¢ºèª")
    print(f"4. ãƒœãƒ¼ãƒ¬ãƒ¼ãƒˆåˆ†å‘¨è¨­å®šã®å†ç¢ºèª")
    print(f"5. ã‚·ã‚¹ãƒ†ãƒ ã‚¯ãƒ­ãƒƒã‚¯ã¨ãƒªã‚»ãƒƒãƒˆä¿¡å·ç¢ºèª")

def main():
    """ãƒ¡ã‚¤ãƒ³å®Ÿè¡Œ"""
    print("ğŸš¨ AXIUART FPGA - Protocol Level Debug")
    print("=" * 45)
    print(f"â° Analysis time: {time.strftime('%Y-%m-%d %H:%M:%S')}")
    
    # é€šä¿¡ãƒ†ã‚¹ãƒˆå®Ÿè¡Œ
    test_fpga_communication()
    
    # FPGAçŠ¶æ…‹åˆ†æ
    analyze_fpga_state()
    
    print(f"\nğŸ“Š Conclusion")
    print("=" * 15)
    print(f"âœ… COM3 port access: OK")
    print(f"âŒ FPGA response: NONE")
    print(f"ğŸ’¡ Issue: FPGA side not responding")
    print(f"ğŸ”§ Next action: Check FPGA hardware/configuration")

if __name__ == "__main__":
    main()