Simulator report for Stack
Tue Apr 04 19:54:42 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 1214 nodes   ;
; Simulation Coverage         ;      41.43 % ;
; Total Number of Transitions ; 28213        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                 ; Timing        ;
; Start time                                                                                 ; 0 ns                                                       ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                        ;               ;
; Vector input source                                                                        ; D:/CurrentCourses/DigitalLogicDesign/Tasks/Stack/STACK.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                         ; On            ;
; Check outputs                                                                              ; Off                                                        ; Off           ;
; Report simulation coverage                                                                 ; On                                                         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                         ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                         ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                         ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                        ; Off           ;
; Detect glitches                                                                            ; Off                                                        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                        ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                        ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                 ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      41.43 % ;
; Total nodes checked                                 ; 1214         ;
; Total output ports checked                          ; 1214         ;
; Total output ports with complete 1/0-value coverage ; 503          ;
; Total output ports with no 1/0-value coverage       ; 511          ;
; Total output ports with no 1-value coverage         ; 692          ;
; Total output ports with no 0-value coverage         ; 530          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                              ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------+
; Node Name                                                         ; Output Port Name                                                  ; Output Port Type ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------+
; |STACK|EMPTY                                                      ; |STACK|EMPTY                                                      ; pin_out          ;
; |STACK|inst5                                                      ; |STACK|inst5                                                      ; out0             ;
; |STACK|PUSH/POP                                                   ; |STACK|PUSH/POP                                                   ; out              ;
; |STACK|CLK                                                        ; |STACK|CLK                                                        ; out              ;
; |STACK|FULL                                                       ; |STACK|FULL                                                       ; pin_out          ;
; |STACK|DBG_TOP[4]                                                 ; |STACK|DBG_TOP[4]                                                 ; pin_out          ;
; |STACK|DBG_TOP[3]                                                 ; |STACK|DBG_TOP[3]                                                 ; pin_out          ;
; |STACK|DBG_TOP[2]                                                 ; |STACK|DBG_TOP[2]                                                 ; pin_out          ;
; |STACK|DBG_TOP[1]                                                 ; |STACK|DBG_TOP[1]                                                 ; pin_out          ;
; |STACK|DBG_TOP[0]                                                 ; |STACK|DBG_TOP[0]                                                 ; pin_out          ;
; |STACK|DBG_TOP-1[4]                                               ; |STACK|DBG_TOP-1[4]                                               ; pin_out          ;
; |STACK|DBG_TOP-1[3]                                               ; |STACK|DBG_TOP-1[3]                                               ; pin_out          ;
; |STACK|DBG_TOP-1[2]                                               ; |STACK|DBG_TOP-1[2]                                               ; pin_out          ;
; |STACK|DBG_TOP-1[1]                                               ; |STACK|DBG_TOP-1[1]                                               ; pin_out          ;
; |STACK|DBG_TOP-1[0]                                               ; |STACK|DBG_TOP-1[0]                                               ; pin_out          ;
; |STACK|OUT[7]                                                     ; |STACK|OUT[7]                                                     ; pin_out          ;
; |STACK|OUT[6]                                                     ; |STACK|OUT[6]                                                     ; pin_out          ;
; |STACK|OUT[5]                                                     ; |STACK|OUT[5]                                                     ; pin_out          ;
; |STACK|OUT[4]                                                     ; |STACK|OUT[4]                                                     ; pin_out          ;
; |STACK|OUT[3]                                                     ; |STACK|OUT[3]                                                     ; pin_out          ;
; |STACK|OUT[2]                                                     ; |STACK|OUT[2]                                                     ; pin_out          ;
; |STACK|OUT[1]                                                     ; |STACK|OUT[1]                                                     ; pin_out          ;
; |STACK|OUT[0]                                                     ; |STACK|OUT[0]                                                     ; pin_out          ;
; |STACK|inst6                                                      ; |STACK|inst6                                                      ; out0             ;
; |STACK|INP[7]                                                     ; |STACK|INP[7]                                                     ; out              ;
; |STACK|INP[6]                                                     ; |STACK|INP[6]                                                     ; out              ;
; |STACK|INP[5]                                                     ; |STACK|INP[5]                                                     ; out              ;
; |STACK|INP[4]                                                     ; |STACK|INP[4]                                                     ; out              ;
; |STACK|INP[3]                                                     ; |STACK|INP[3]                                                     ; out              ;
; |STACK|INP[2]                                                     ; |STACK|INP[2]                                                     ; out              ;
; |STACK|INP[1]                                                     ; |STACK|INP[1]                                                     ; out              ;
; |STACK|INP[0]                                                     ; |STACK|INP[0]                                                     ; out              ;
; |STACK|inst9                                                      ; |STACK|inst9                                                      ; out0             ;
; |STACK|inst8                                                      ; |STACK|inst8                                                      ; out0             ;
; |STACK|SELECTOR:inst4|MUX:inst4|inst2                             ; |STACK|SELECTOR:inst4|MUX:inst4|inst2                             ; out0             ;
; |STACK|SELECTOR:inst4|MUX:inst4|inst1                             ; |STACK|SELECTOR:inst4|MUX:inst4|inst1                             ; out0             ;
; |STACK|SELECTOR:inst4|MUX:inst4|inst                              ; |STACK|SELECTOR:inst4|MUX:inst4|inst                              ; out0             ;
; |STACK|SELECTOR:inst4|MUX:inst3|inst2                             ; |STACK|SELECTOR:inst4|MUX:inst3|inst2                             ; out0             ;
; |STACK|SELECTOR:inst4|MUX:inst3|inst1                             ; |STACK|SELECTOR:inst4|MUX:inst3|inst1                             ; out0             ;
; |STACK|SELECTOR:inst4|MUX:inst3|inst                              ; |STACK|SELECTOR:inst4|MUX:inst3|inst                              ; out0             ;
; |STACK|SELECTOR:inst4|MUX:inst2|inst2                             ; |STACK|SELECTOR:inst4|MUX:inst2|inst2                             ; out0             ;
; |STACK|SELECTOR:inst4|MUX:inst2|inst1                             ; |STACK|SELECTOR:inst4|MUX:inst2|inst1                             ; out0             ;
; |STACK|SELECTOR:inst4|MUX:inst2|inst                              ; |STACK|SELECTOR:inst4|MUX:inst2|inst                              ; out0             ;
; |STACK|SELECTOR:inst4|MUX:inst1|inst2                             ; |STACK|SELECTOR:inst4|MUX:inst1|inst2                             ; out0             ;
; |STACK|SELECTOR:inst4|MUX:inst1|inst1                             ; |STACK|SELECTOR:inst4|MUX:inst1|inst1                             ; out0             ;
; |STACK|SELECTOR:inst4|MUX:inst1|inst                              ; |STACK|SELECTOR:inst4|MUX:inst1|inst                              ; out0             ;
; |STACK|SELECTOR:inst4|MUX:inst|inst2                              ; |STACK|SELECTOR:inst4|MUX:inst|inst2                              ; out0             ;
; |STACK|SELECTOR:inst4|MUX:inst|inst1                              ; |STACK|SELECTOR:inst4|MUX:inst|inst1                              ; out0             ;
; |STACK|SELECTOR:inst4|MUX:inst|inst                               ; |STACK|SELECTOR:inst4|MUX:inst|inst                               ; out0             ;
; |STACK|32X8RAM:inst3|OUT[7]                                       ; |STACK|32X8RAM:inst3|OUT[7]                                       ; out0             ;
; |STACK|32X8RAM:inst3|OUT[6]                                       ; |STACK|32X8RAM:inst3|OUT[6]                                       ; out0             ;
; |STACK|32X8RAM:inst3|OUT[5]                                       ; |STACK|32X8RAM:inst3|OUT[5]                                       ; out0             ;
; |STACK|32X8RAM:inst3|OUT[4]                                       ; |STACK|32X8RAM:inst3|OUT[4]                                       ; out0             ;
; |STACK|32X8RAM:inst3|OUT[3]                                       ; |STACK|32X8RAM:inst3|OUT[3]                                       ; out0             ;
; |STACK|32X8RAM:inst3|OUT[2]                                       ; |STACK|32X8RAM:inst3|OUT[2]                                       ; out0             ;
; |STACK|32X8RAM:inst3|OUT[1]                                       ; |STACK|32X8RAM:inst3|OUT[1]                                       ; out0             ;
; |STACK|32X8RAM:inst3|OUT[0]                                       ; |STACK|32X8RAM:inst3|OUT[0]                                       ; out0             ;
; |STACK|32X8RAM:inst3|inst8                                        ; |STACK|32X8RAM:inst3|inst8                                        ; out0             ;
; |STACK|32X8RAM:inst3|inst5                                        ; |STACK|32X8RAM:inst3|inst5                                        ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|inst6                            ; |STACK|32X8RAM:inst3|8X8RAM:inst|inst6                            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|inst7                            ; |STACK|32X8RAM:inst3|8X8RAM:inst|inst7                            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|inst8                            ; |STACK|32X8RAM:inst3|8X8RAM:inst|inst8                            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|inst5                            ; |STACK|32X8RAM:inst3|8X8RAM:inst|inst5                            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|inst2               ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|inst2               ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|IN~0                ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|IN~0                ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|inst17              ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|inst17              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|inst18              ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|inst18              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|inst3               ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|inst3               ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|IN~1                ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|IN~1                ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|inst5               ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|inst5               ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|IN~2                ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|IN~2                ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|inst6               ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|inst6               ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|IN~3                ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|IN~3                ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|inst8               ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|inst8               ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|IN~5                ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|IN~5                ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|inst9               ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|inst9               ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|IN~6                ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|IN~6                ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|inst10              ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|inst10              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|IN~7                ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|IN~7                ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc8|tri       ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc8|tri       ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc8|dlatch    ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc8|dlatch    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc8|and       ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc8|and       ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc0|tri       ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc0|tri       ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc0|dlatch    ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc0|dlatch    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc0|and       ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc0|and       ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc9|tri       ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc9|tri       ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc9|dlatch    ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc9|dlatch    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc9|and       ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc9|and       ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc1|tri       ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc1|tri       ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc1|dlatch    ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc1|dlatch    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc1|and       ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc1|and       ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc10|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc10|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc2|tri       ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc2|tri       ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc2|and       ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc2|and       ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc11|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc11|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc3|and       ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc3|and       ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc12|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc12|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc12|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc12|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc12|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc12|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc4|tri       ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc4|tri       ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc4|dlatch    ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc4|dlatch    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc4|and       ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc4|and       ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc13|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc13|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc13|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc13|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc5|tri       ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc5|tri       ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc5|dlatch    ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc5|dlatch    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc5|and       ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc5|and       ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc14|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc14|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc14|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc14|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc6|tri       ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc6|tri       ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc6|dlatch    ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc6|dlatch    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc6|and       ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc6|and       ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc15|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc15|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc15|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc15|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc7|tri       ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc7|tri       ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc7|and       ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc7|and       ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|inst2              ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|inst2              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|IN~0               ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|IN~0               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|inst17             ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|inst17             ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|inst18             ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|inst18             ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|inst3              ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|inst3              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|IN~1               ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|IN~1               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|IN~2               ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|IN~2               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|inst6              ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|inst6              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|IN~3               ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|IN~3               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|inst7              ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|inst7              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|IN~4               ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|IN~4               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|IN~5               ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|IN~5               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|inst9              ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|inst9              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|IN~6               ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|IN~6               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|inst10             ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|inst10             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|IN~7               ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|IN~7               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc0|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc0|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc0|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc0|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc0|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc0|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc1|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc1|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc1|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc1|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc1|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc1|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc2|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc2|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc2|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc2|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc2|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc2|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc3|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc3|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc3|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc3|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc3|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc3|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc4|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc4|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc4|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc4|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc4|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc4|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc5|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc5|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc5|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc5|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc5|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc5|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc6|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc6|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc6|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc6|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc6|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc6|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc7|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc7|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc7|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc7|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc7|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc7|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|inst2              ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|inst2              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|IN~0               ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|IN~0               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|inst17             ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|inst17             ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|inst18             ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|inst18             ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|inst3              ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|inst3              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|IN~1               ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|IN~1               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|inst5              ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|inst5              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|IN~2               ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|IN~2               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|inst6              ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|inst6              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|IN~3               ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|IN~3               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|inst7              ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|inst7              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|IN~4               ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|IN~4               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|inst8              ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|inst8              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|IN~5               ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|IN~5               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|inst9              ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|inst9              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|IN~6               ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|IN~6               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|inst10             ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|inst10             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|IN~7               ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|IN~7               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc8|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc8|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc8|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc8|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc8|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc8|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc0|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc0|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc0|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc0|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc0|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc0|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc9|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc9|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc9|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc9|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc1|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc1|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc1|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc1|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc1|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc1|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc10|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc10|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc10|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc10|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc10|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc10|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc2|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc2|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc2|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc2|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc2|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc2|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc11|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc11|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc11|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc11|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc3|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc3|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc3|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc3|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc3|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc3|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc12|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc12|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc12|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc12|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc4|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc4|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc4|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc4|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc4|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc4|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc13|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc13|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc13|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc13|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc5|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc5|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc5|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc5|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc5|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc5|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc14|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc14|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc6|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc6|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc6|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc6|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc6|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc6|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc15|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc15|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc15|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc15|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc7|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc7|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc7|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc7|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc7|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc7|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2TO4DCDR:inst4|inst              ; |STACK|32X8RAM:inst3|8X8RAM:inst|2TO4DCDR:inst4|inst              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2TO4DCDR:inst4|inst2             ; |STACK|32X8RAM:inst3|8X8RAM:inst|2TO4DCDR:inst4|inst2             ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2TO4DCDR:inst4|inst3             ; |STACK|32X8RAM:inst3|8X8RAM:inst|2TO4DCDR:inst4|inst3             ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2TO4DCDR:inst4|inst4             ; |STACK|32X8RAM:inst3|8X8RAM:inst|2TO4DCDR:inst4|inst4             ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|inst2              ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|inst2              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|IN~0               ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|IN~0               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|inst17             ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|inst17             ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|inst18             ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|inst18             ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|inst3              ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|inst3              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|IN~1               ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|IN~1               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|inst5              ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|inst5              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|IN~2               ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|IN~2               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|inst6              ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|inst6              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|IN~3               ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|IN~3               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|inst7              ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|inst7              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|IN~4               ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|IN~4               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|inst8              ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|inst8              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|IN~5               ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|IN~5               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|inst9              ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|inst9              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|IN~6               ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|IN~6               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|inst10             ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|inst10             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|IN~7               ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|IN~7               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc8|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc8|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc8|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc8|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc8|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc8|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc0|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc0|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc0|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc0|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc0|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc0|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc9|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc9|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc9|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc9|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc9|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc9|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc1|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc1|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc1|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc1|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc1|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc1|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc10|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc10|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc10|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc10|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc10|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc10|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc2|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc2|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc2|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc2|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc2|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc2|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc11|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc11|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc11|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc11|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc11|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc11|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc3|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc3|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc3|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc3|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc3|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc3|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc12|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc12|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc12|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc12|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc12|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc12|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc4|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc4|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc4|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc4|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc4|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc4|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc13|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc13|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc13|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc13|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc13|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc13|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc5|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc5|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc5|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc5|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc5|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc5|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc14|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc14|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc14|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc14|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc14|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc14|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc6|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc6|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc6|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc6|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc6|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc6|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc15|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc15|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc15|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc15|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc15|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc15|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc7|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc7|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc7|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc7|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc7|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst10|MCELL:mc7|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|inst6                           ; |STACK|32X8RAM:inst3|8X8RAM:inst3|inst6                           ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|inst7                           ; |STACK|32X8RAM:inst3|8X8RAM:inst3|inst7                           ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|inst8                           ; |STACK|32X8RAM:inst3|8X8RAM:inst3|inst8                           ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|inst2             ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|inst2             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|IN~0              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|IN~0              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|inst17            ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|inst17            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|inst18            ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|inst18            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|inst3             ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|inst3             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|IN~1              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|IN~1              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|inst5             ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|inst5             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|IN~2              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|IN~2              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|inst6             ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|inst6             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|IN~3              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|IN~3              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|inst7             ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|inst7             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|IN~4              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|IN~4              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|inst8             ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|inst8             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|IN~5              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|IN~5              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|inst9             ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|inst9             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|IN~6              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|IN~6              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|inst10            ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|inst10            ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|IN~7              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|IN~7              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc8|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc8|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc8|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc8|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc8|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc8|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc0|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc0|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc0|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc0|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc9|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc9|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc9|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc9|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc9|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc9|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc1|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc1|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc1|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc1|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc1|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc1|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc10|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc10|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc10|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc10|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc10|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc10|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc2|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc2|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc2|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc2|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc2|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc2|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc11|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc11|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc11|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc11|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc11|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc11|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc3|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc3|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc3|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc3|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc3|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc3|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc12|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc12|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc12|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc12|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc12|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc12|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc4|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc4|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc4|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc4|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc4|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc4|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc13|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc13|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc13|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc13|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc13|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc13|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc5|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc5|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc5|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc5|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc5|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc5|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc14|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc14|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc14|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc14|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc14|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc14|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc6|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc6|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc6|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc6|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc6|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc6|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc15|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc15|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc15|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc15|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc7|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc7|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc7|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc7|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc7|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc7|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|IN~0              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|IN~0              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|inst17            ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|inst17            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|inst18            ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|inst18            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|IN~5              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|IN~5              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|IN~6              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|IN~6              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc0|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc0|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc1|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc1|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc1|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc1|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc2|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc2|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc2|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc2|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc3|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc3|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc4|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc4|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc5|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc5|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc6|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc6|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc7|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc7|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc7|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc7|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2TO4DCDR:inst4|inst             ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2TO4DCDR:inst4|inst             ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2TO4DCDR:inst4|inst2            ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2TO4DCDR:inst4|inst2            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2TO4DCDR:inst4|inst3            ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2TO4DCDR:inst4|inst3            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2TO4DCDR:inst4|inst4            ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2TO4DCDR:inst4|inst4            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|inst2             ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|inst2             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|IN~0              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|IN~0              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|inst17            ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|inst17            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|inst18            ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|inst18            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|inst3             ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|inst3             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|IN~1              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|IN~1              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|inst5             ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|inst5             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|IN~2              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|IN~2              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|inst6             ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|inst6             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|IN~3              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|IN~3              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|inst7             ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|inst7             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|IN~4              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|IN~4              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|inst8             ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|inst8             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|IN~5              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|IN~5              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|inst9             ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|inst9             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|IN~6              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|IN~6              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|inst10            ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|inst10            ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|IN~7              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|IN~7              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc8|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc8|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc8|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc8|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc8|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc8|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc0|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc0|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc0|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc0|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc0|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc0|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc9|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc9|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc9|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc9|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc9|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc9|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc1|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc1|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc1|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc1|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc1|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc1|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc10|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc10|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc10|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc10|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc2|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc2|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc2|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc2|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc2|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc2|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc11|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc11|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc11|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc11|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc11|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc11|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc3|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc3|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc3|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc3|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc3|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc3|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc12|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc12|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc12|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc12|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc12|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc12|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc4|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc4|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc4|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc4|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc4|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc4|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc13|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc13|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc5|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc5|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc5|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc5|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc5|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc5|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc14|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc14|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc14|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc14|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc6|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc6|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc6|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc6|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc6|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc6|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc15|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc15|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc15|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc15|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc15|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc15|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc7|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc7|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc7|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc7|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc7|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc7|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2TO4DCDR:inst4|inst             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2TO4DCDR:inst4|inst             ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2TO4DCDR:inst4|inst2            ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2TO4DCDR:inst4|inst2            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2TO4DCDR:inst4|inst3            ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2TO4DCDR:inst4|inst3            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2TO4DCDR:inst4|inst4            ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2TO4DCDR:inst4|inst4            ; out0             ;
; |STACK|32X8RAM:inst3|2TO4DCDR:inst4|inst                          ; |STACK|32X8RAM:inst3|2TO4DCDR:inst4|inst                          ; out0             ;
; |STACK|32X8RAM:inst3|2TO4DCDR:inst4|inst4                         ; |STACK|32X8RAM:inst3|2TO4DCDR:inst4|inst4                         ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2TO4DCDR:inst4|inst             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2TO4DCDR:inst4|inst             ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2TO4DCDR:inst4|inst2            ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2TO4DCDR:inst4|inst2            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2TO4DCDR:inst4|inst3            ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2TO4DCDR:inst4|inst3            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2TO4DCDR:inst4|inst4            ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2TO4DCDR:inst4|inst4            ; out0             ;
; |STACK|TOP-1_ADDR:inst1|counter:top-1|inst15                      ; |STACK|TOP-1_ADDR:inst1|counter:top-1|inst15                      ; regout           ;
; |STACK|TOP-1_ADDR:inst1|counter:top-1|inst170                     ; |STACK|TOP-1_ADDR:inst1|counter:top-1|inst170                     ; regout           ;
; |STACK|TOP-1_ADDR:inst1|counter:top-1|inst17                      ; |STACK|TOP-1_ADDR:inst1|counter:top-1|inst17                      ; regout           ;
; |STACK|TOP-1_ADDR:inst1|counter:top-1|inst21                      ; |STACK|TOP-1_ADDR:inst1|counter:top-1|inst21                      ; regout           ;
; |STACK|TOP-1_ADDR:inst1|counter:top-1|inst24                      ; |STACK|TOP-1_ADDR:inst1|counter:top-1|inst24                      ; regout           ;
; |STACK|TOP-1_ADDR:inst1|counter:top-1|mux2_1:inst23|inst2         ; |STACK|TOP-1_ADDR:inst1|counter:top-1|mux2_1:inst23|inst2         ; out0             ;
; |STACK|TOP-1_ADDR:inst1|counter:top-1|mux2_1:inst23|inst          ; |STACK|TOP-1_ADDR:inst1|counter:top-1|mux2_1:inst23|inst          ; out0             ;
; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst|inst59             ; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst|inst59             ; out0             ;
; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst|inst60             ; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst|inst60             ; out0             ;
; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst|inst58             ; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst|inst58             ; out0             ;
; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst|inst62             ; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst|inst62             ; out0             ;
; |STACK|TOP-1_ADDR:inst1|counter:top-1|mux2_1:inst180|inst2        ; |STACK|TOP-1_ADDR:inst1|counter:top-1|mux2_1:inst180|inst2        ; out0             ;
; |STACK|TOP-1_ADDR:inst1|counter:top-1|mux2_1:inst180|inst         ; |STACK|TOP-1_ADDR:inst1|counter:top-1|mux2_1:inst180|inst         ; out0             ;
; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst10|inst59           ; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst10|inst59           ; out0             ;
; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst10|inst60           ; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst10|inst60           ; out0             ;
; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst10|inst58           ; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst10|inst58           ; out0             ;
; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst10|inst62           ; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst10|inst62           ; out0             ;
; |STACK|TOP-1_ADDR:inst1|counter:top-1|mux2_1:inst16|inst2         ; |STACK|TOP-1_ADDR:inst1|counter:top-1|mux2_1:inst16|inst2         ; out0             ;
; |STACK|TOP-1_ADDR:inst1|counter:top-1|mux2_1:inst16|inst          ; |STACK|TOP-1_ADDR:inst1|counter:top-1|mux2_1:inst16|inst          ; out0             ;
; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst11|inst59           ; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst11|inst59           ; out0             ;
; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst11|inst60           ; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst11|inst60           ; out0             ;
; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst11|inst58           ; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst11|inst58           ; out0             ;
; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst11|inst62           ; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst11|inst62           ; out0             ;
; |STACK|TOP-1_ADDR:inst1|counter:top-1|mux2_1:inst160|inst2        ; |STACK|TOP-1_ADDR:inst1|counter:top-1|mux2_1:inst160|inst2        ; out0             ;
; |STACK|TOP-1_ADDR:inst1|counter:top-1|mux2_1:inst160|inst         ; |STACK|TOP-1_ADDR:inst1|counter:top-1|mux2_1:inst160|inst         ; out0             ;
; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst12|inst59           ; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst12|inst59           ; out0             ;
; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst12|inst60           ; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst12|inst60           ; out0             ;
; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst12|inst58           ; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst12|inst58           ; out0             ;
; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst12|inst62           ; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst12|inst62           ; out0             ;
; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst13|inst62           ; |STACK|TOP-1_ADDR:inst1|counter:top-1|HAS:inst13|inst62           ; out0             ;
; |STACK|TOP-1_ADDR:inst1|counter:top-1|mux2_1:inst14|inst2         ; |STACK|TOP-1_ADDR:inst1|counter:top-1|mux2_1:inst14|inst2         ; out0             ;
; |STACK|TOP-1_ADDR:inst1|counter:top-1|mux2_1:inst14|inst          ; |STACK|TOP-1_ADDR:inst1|counter:top-1|mux2_1:inst14|inst          ; out0             ;
; |STACK|TOP_ADDR:inst|counter:top|inst15                           ; |STACK|TOP_ADDR:inst|counter:top|inst15                           ; regout           ;
; |STACK|TOP_ADDR:inst|counter:top|inst170                          ; |STACK|TOP_ADDR:inst|counter:top|inst170                          ; regout           ;
; |STACK|TOP_ADDR:inst|counter:top|inst17                           ; |STACK|TOP_ADDR:inst|counter:top|inst17                           ; regout           ;
; |STACK|TOP_ADDR:inst|counter:top|inst21                           ; |STACK|TOP_ADDR:inst|counter:top|inst21                           ; regout           ;
; |STACK|TOP_ADDR:inst|counter:top|inst24                           ; |STACK|TOP_ADDR:inst|counter:top|inst24                           ; regout           ;
; |STACK|TOP_ADDR:inst|counter:top|mux2_1:inst23|inst               ; |STACK|TOP_ADDR:inst|counter:top|mux2_1:inst23|inst               ; out0             ;
; |STACK|TOP_ADDR:inst|counter:top|HAS:inst|inst59                  ; |STACK|TOP_ADDR:inst|counter:top|HAS:inst|inst59                  ; out0             ;
; |STACK|TOP_ADDR:inst|counter:top|HAS:inst|inst60                  ; |STACK|TOP_ADDR:inst|counter:top|HAS:inst|inst60                  ; out0             ;
; |STACK|TOP_ADDR:inst|counter:top|HAS:inst|inst58                  ; |STACK|TOP_ADDR:inst|counter:top|HAS:inst|inst58                  ; out0             ;
; |STACK|TOP_ADDR:inst|counter:top|HAS:inst|inst62                  ; |STACK|TOP_ADDR:inst|counter:top|HAS:inst|inst62                  ; out0             ;
; |STACK|TOP_ADDR:inst|counter:top|mux2_1:inst180|inst              ; |STACK|TOP_ADDR:inst|counter:top|mux2_1:inst180|inst              ; out0             ;
; |STACK|TOP_ADDR:inst|counter:top|HAS:inst10|inst59                ; |STACK|TOP_ADDR:inst|counter:top|HAS:inst10|inst59                ; out0             ;
; |STACK|TOP_ADDR:inst|counter:top|HAS:inst10|inst60                ; |STACK|TOP_ADDR:inst|counter:top|HAS:inst10|inst60                ; out0             ;
; |STACK|TOP_ADDR:inst|counter:top|HAS:inst10|inst58                ; |STACK|TOP_ADDR:inst|counter:top|HAS:inst10|inst58                ; out0             ;
; |STACK|TOP_ADDR:inst|counter:top|HAS:inst10|inst62                ; |STACK|TOP_ADDR:inst|counter:top|HAS:inst10|inst62                ; out0             ;
; |STACK|TOP_ADDR:inst|counter:top|mux2_1:inst16|inst               ; |STACK|TOP_ADDR:inst|counter:top|mux2_1:inst16|inst               ; out0             ;
; |STACK|TOP_ADDR:inst|counter:top|HAS:inst11|inst59                ; |STACK|TOP_ADDR:inst|counter:top|HAS:inst11|inst59                ; out0             ;
; |STACK|TOP_ADDR:inst|counter:top|HAS:inst11|inst60                ; |STACK|TOP_ADDR:inst|counter:top|HAS:inst11|inst60                ; out0             ;
; |STACK|TOP_ADDR:inst|counter:top|HAS:inst11|inst58                ; |STACK|TOP_ADDR:inst|counter:top|HAS:inst11|inst58                ; out0             ;
; |STACK|TOP_ADDR:inst|counter:top|HAS:inst11|inst62                ; |STACK|TOP_ADDR:inst|counter:top|HAS:inst11|inst62                ; out0             ;
; |STACK|TOP_ADDR:inst|counter:top|mux2_1:inst160|inst              ; |STACK|TOP_ADDR:inst|counter:top|mux2_1:inst160|inst              ; out0             ;
; |STACK|TOP_ADDR:inst|counter:top|HAS:inst12|inst59                ; |STACK|TOP_ADDR:inst|counter:top|HAS:inst12|inst59                ; out0             ;
; |STACK|TOP_ADDR:inst|counter:top|HAS:inst12|inst60                ; |STACK|TOP_ADDR:inst|counter:top|HAS:inst12|inst60                ; out0             ;
; |STACK|TOP_ADDR:inst|counter:top|HAS:inst12|inst58                ; |STACK|TOP_ADDR:inst|counter:top|HAS:inst12|inst58                ; out0             ;
; |STACK|TOP_ADDR:inst|counter:top|HAS:inst12|inst62                ; |STACK|TOP_ADDR:inst|counter:top|HAS:inst12|inst62                ; out0             ;
; |STACK|TOP_ADDR:inst|counter:top|HAS:inst13|inst62                ; |STACK|TOP_ADDR:inst|counter:top|HAS:inst13|inst62                ; out0             ;
; |STACK|TOP_ADDR:inst|counter:top|mux2_1:inst14|inst               ; |STACK|TOP_ADDR:inst|counter:top|mux2_1:inst14|inst               ; out0             ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                 ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------+
; Node Name                                                         ; Output Port Name                                                  ; Output Port Type ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------+
; |STACK|EN                                                         ; |STACK|EN                                                         ; out              ;
; |STACK|32X8RAM:inst3|inst6                                        ; |STACK|32X8RAM:inst3|inst6                                        ; out0             ;
; |STACK|32X8RAM:inst3|inst7                                        ; |STACK|32X8RAM:inst3|inst7                                        ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|inst7               ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|inst7               ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|IN~4                ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|IN~4                ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc10|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc10|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc10|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc10|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc11|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc11|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc11|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc11|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc3|tri       ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc3|tri       ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc3|dlatch    ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc3|dlatch    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|inst8              ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|inst8              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc8|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc8|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc8|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc8|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc8|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc8|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc9|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc9|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc9|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc9|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc9|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc9|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc10|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc10|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc10|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc10|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc10|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc10|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc11|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc11|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc11|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc11|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc11|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc11|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc12|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc12|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc12|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc12|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc12|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc12|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc13|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc13|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc13|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc13|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc13|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc13|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc14|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc14|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc14|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc14|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc14|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc14|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc15|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc15|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc15|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc15|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc15|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc15|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc14|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc14|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc14|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc14|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|inst5                           ; |STACK|32X8RAM:inst3|8X8RAM:inst3|inst5                           ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst2              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst2              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|IN~0               ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|IN~0               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst17             ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst17             ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst18             ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst18             ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst3              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst3              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|IN~1               ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|IN~1               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst5              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst5              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|IN~2               ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|IN~2               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst6              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst6              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|IN~3               ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|IN~3               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst7              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst7              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|IN~4               ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|IN~4               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst8              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst8              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|IN~5               ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|IN~5               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst9              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst9              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|IN~6               ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|IN~6               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst10             ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst10             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|IN~7               ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|IN~7               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc8|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc8|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc8|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc8|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc8|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc8|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc0|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc0|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc0|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc0|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc0|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc0|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc9|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc9|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc9|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc9|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc9|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc9|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc1|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc1|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc1|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc1|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc1|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc1|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc10|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc10|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc10|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc10|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc10|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc10|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc2|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc2|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc2|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc2|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc2|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc2|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc11|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc11|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc11|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc11|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc11|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc11|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc3|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc3|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc3|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc3|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc3|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc3|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc12|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc12|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc12|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc12|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc12|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc12|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc4|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc4|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc4|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc4|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc4|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc4|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc13|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc13|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc13|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc13|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc13|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc13|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc5|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc5|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc5|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc5|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc5|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc5|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc14|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc14|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc14|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc14|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc14|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc14|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc6|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc6|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc6|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc6|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc6|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc6|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc15|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc15|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc15|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc15|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc15|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc15|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc7|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc7|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc7|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc7|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc7|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc7|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|inst2             ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|inst2             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|inst3             ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|inst3             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|IN~1              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|IN~1              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|inst5             ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|inst5             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|IN~2              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|IN~2              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|inst6             ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|inst6             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|IN~3              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|IN~3              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|inst7             ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|inst7             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|IN~4              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|IN~4              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|inst8             ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|inst8             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|inst9             ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|inst9             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|inst10            ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|inst10            ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|IN~7              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|IN~7              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc8|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc8|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc8|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc8|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc8|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc8|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc0|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc0|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc0|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc0|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc9|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc9|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc9|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc9|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc9|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc9|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc10|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc10|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc10|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc10|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc10|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc10|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc11|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc11|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc11|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc11|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc11|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc11|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc3|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc3|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc3|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc3|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc12|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc12|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc12|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc12|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc12|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc12|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc4|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc4|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc4|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc4|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc13|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc13|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc13|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc13|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc13|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc13|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc5|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc5|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc5|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc5|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc14|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc14|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc14|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc14|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc14|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc14|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc6|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc6|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc6|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc6|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc15|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc15|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc15|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc15|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc15|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc15|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc13|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc13|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc13|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc13|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|inst6                           ; |STACK|32X8RAM:inst3|8X8RAM:inst2|inst6                           ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|inst7                           ; |STACK|32X8RAM:inst3|8X8RAM:inst2|inst7                           ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|inst8                           ; |STACK|32X8RAM:inst3|8X8RAM:inst2|inst8                           ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|inst5                           ; |STACK|32X8RAM:inst3|8X8RAM:inst2|inst5                           ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst2              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst2              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|IN~0               ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|IN~0               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst17             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst17             ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst18             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst18             ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst3              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst3              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|IN~1               ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|IN~1               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst5              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst5              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|IN~2               ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|IN~2               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst6              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst6              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|IN~3               ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|IN~3               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst7              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst7              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|IN~4               ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|IN~4               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst8              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst8              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|IN~5               ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|IN~5               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst9              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst9              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|IN~6               ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|IN~6               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst10             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst10             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|IN~7               ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|IN~7               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc8|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc8|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc8|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc8|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc8|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc8|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc0|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc0|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc0|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc0|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc0|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc0|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc9|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc9|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc9|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc9|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc9|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc9|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc1|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc1|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc1|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc1|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc1|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc1|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc10|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc10|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc10|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc10|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc10|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc10|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc2|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc2|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc2|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc2|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc2|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc2|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc11|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc11|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc11|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc11|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc11|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc11|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc3|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc3|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc3|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc3|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc3|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc3|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc12|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc12|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc12|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc12|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc12|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc12|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc4|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc4|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc4|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc4|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc4|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc4|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc13|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc13|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc13|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc13|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc13|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc13|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc5|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc5|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc5|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc5|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc5|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc5|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc14|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc14|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc14|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc14|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc14|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc14|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc6|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc6|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc6|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc6|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc6|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc6|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc15|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc15|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc15|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc15|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc15|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc15|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc7|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc7|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc7|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc7|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc7|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc7|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst2             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst2             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|IN~0              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|IN~0              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst17            ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst17            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst18            ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst18            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst3             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst3             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|IN~1              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|IN~1              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst5             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst5             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|IN~2              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|IN~2              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst6             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst6             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|IN~3              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|IN~3              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst7             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst7             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|IN~4              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|IN~4              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst8             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst8             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|IN~5              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|IN~5              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst9             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst9             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|IN~6              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|IN~6              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst10            ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst10            ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|IN~7              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|IN~7              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc8|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc8|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc8|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc8|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc8|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc8|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc0|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc0|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc0|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc0|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc0|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc0|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc9|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc9|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc9|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc9|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc9|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc9|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc1|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc1|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc1|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc1|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc1|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc1|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc10|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc10|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc10|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc10|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc10|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc10|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc2|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc2|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc2|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc2|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc2|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc2|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc11|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc11|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc11|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc11|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc11|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc11|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc3|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc3|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc3|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc3|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc3|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc3|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc12|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc12|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc12|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc12|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc12|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc12|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc4|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc4|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc4|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc4|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc4|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc4|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc13|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc13|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc13|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc13|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc13|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc13|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc5|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc5|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc5|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc5|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc5|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc5|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc14|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc14|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc14|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc14|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc14|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc14|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc6|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc6|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc6|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc6|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc6|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc6|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc15|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc15|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc15|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc15|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc15|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc15|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc7|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc7|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc7|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc7|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc7|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc7|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst2             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst2             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|IN~0              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|IN~0              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst17            ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst17            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst18            ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst18            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst3             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst3             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|IN~1              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|IN~1              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst5             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst5             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|IN~2              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|IN~2              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst6             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst6             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|IN~3              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|IN~3              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst7             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst7             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|IN~4              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|IN~4              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst8             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst8             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|IN~5              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|IN~5              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst9             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst9             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|IN~6              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|IN~6              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst10            ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst10            ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|IN~7              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|IN~7              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc8|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc8|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc8|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc8|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc8|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc8|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc0|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc0|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc0|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc0|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc0|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc0|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc9|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc9|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc9|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc9|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc9|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc9|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc1|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc1|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc1|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc1|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc1|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc1|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc10|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc10|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc10|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc10|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc10|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc10|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc2|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc2|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc2|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc2|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc2|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc2|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc11|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc11|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc11|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc11|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc11|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc11|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc3|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc3|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc3|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc3|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc3|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc3|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc12|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc12|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc12|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc12|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc12|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc12|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc4|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc4|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc4|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc4|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc4|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc4|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc13|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc13|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc13|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc13|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc13|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc13|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc5|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc5|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc5|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc5|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc5|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc5|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc14|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc14|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc14|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc14|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc14|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc14|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc6|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc6|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc6|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc6|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc6|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc6|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc15|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc15|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc15|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc15|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc15|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc15|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc7|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc7|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc7|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc7|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc7|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc7|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst2             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst2             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|IN~0              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|IN~0              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst17            ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst17            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst18            ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst18            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst3             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst3             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|IN~1              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|IN~1              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst5             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst5             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|IN~2              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|IN~2              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst6             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst6             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|IN~3              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|IN~3              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst7             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst7             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|IN~4              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|IN~4              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst8             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst8             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|IN~5              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|IN~5              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst9             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst9             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|IN~6              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|IN~6              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst10            ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst10            ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|IN~7              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|IN~7              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc8|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc8|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc8|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc8|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc8|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc8|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc0|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc0|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc0|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc0|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc0|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc0|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc9|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc9|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc9|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc9|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc9|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc9|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc1|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc1|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc1|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc1|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc1|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc1|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc10|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc10|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc10|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc10|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc10|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc10|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc2|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc2|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc2|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc2|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc2|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc2|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc11|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc11|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc11|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc11|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc11|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc11|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc3|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc3|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc3|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc3|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc3|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc3|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc12|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc12|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc12|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc12|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc12|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc12|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc4|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc4|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc4|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc4|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc4|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc4|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc13|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc13|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc13|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc13|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc13|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc13|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc5|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc5|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc5|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc5|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc5|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc5|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc14|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc14|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc14|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc14|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc14|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc14|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc6|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc6|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc6|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc6|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc6|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc6|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc15|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc15|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc15|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc15|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc15|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc15|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc7|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc7|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc7|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc7|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc7|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc7|and     ; out0             ;
; |STACK|32X8RAM:inst3|2TO4DCDR:inst4|inst2                         ; |STACK|32X8RAM:inst3|2TO4DCDR:inst4|inst2                         ; out0             ;
; |STACK|32X8RAM:inst3|2TO4DCDR:inst4|inst3                         ; |STACK|32X8RAM:inst3|2TO4DCDR:inst4|inst3                         ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|inst6                           ; |STACK|32X8RAM:inst3|8X8RAM:inst1|inst6                           ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|inst7                           ; |STACK|32X8RAM:inst3|8X8RAM:inst1|inst7                           ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|inst8                           ; |STACK|32X8RAM:inst3|8X8RAM:inst1|inst8                           ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|inst5                           ; |STACK|32X8RAM:inst3|8X8RAM:inst1|inst5                           ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst2              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst2              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|IN~0               ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|IN~0               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst17             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst17             ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst18             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst18             ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst3              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst3              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|IN~1               ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|IN~1               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst5              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst5              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|IN~2               ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|IN~2               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst6              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst6              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|IN~3               ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|IN~3               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst7              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst7              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|IN~4               ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|IN~4               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst8              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst8              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|IN~5               ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|IN~5               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst9              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst9              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|IN~6               ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|IN~6               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst10             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst10             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|IN~7               ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|IN~7               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc8|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc8|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc8|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc8|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc8|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc8|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc0|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc0|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc0|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc0|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc0|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc0|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc9|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc9|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc9|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc9|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc9|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc9|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc1|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc1|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc1|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc1|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc1|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc1|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc10|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc10|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc10|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc10|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc10|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc10|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc2|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc2|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc2|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc2|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc2|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc2|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc11|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc11|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc11|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc11|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc11|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc11|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc3|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc3|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc3|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc3|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc3|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc3|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc12|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc12|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc12|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc12|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc12|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc12|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc4|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc4|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc4|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc4|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc4|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc4|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc13|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc13|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc13|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc13|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc13|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc13|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc5|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc5|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc5|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc5|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc5|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc5|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc14|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc14|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc14|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc14|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc14|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc14|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc6|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc6|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc6|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc6|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc6|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc6|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc15|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc15|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc15|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc15|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc15|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc15|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc7|tri      ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc7|tri      ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc7|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc7|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc7|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc7|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst2             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst2             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|IN~0              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|IN~0              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst17            ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst17            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst18            ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst18            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst3             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst3             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|IN~1              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|IN~1              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst5             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst5             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|IN~2              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|IN~2              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst6             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst6             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|IN~3              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|IN~3              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst7             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst7             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|IN~4              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|IN~4              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst8             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst8             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|IN~5              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|IN~5              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst9             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst9             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|IN~6              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|IN~6              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst10            ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst10            ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|IN~7              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|IN~7              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc8|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc8|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc8|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc8|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc8|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc8|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc0|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc0|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc0|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc0|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc0|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc0|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc9|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc9|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc9|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc9|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc9|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc9|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc1|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc1|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc1|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc1|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc1|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc1|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc10|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc10|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc10|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc10|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc10|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc10|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc2|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc2|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc2|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc2|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc2|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc2|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc11|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc11|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc11|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc11|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc11|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc11|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc3|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc3|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc3|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc3|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc3|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc3|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc12|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc12|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc12|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc12|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc12|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc12|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc4|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc4|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc4|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc4|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc4|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc4|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc13|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc13|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc13|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc13|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc13|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc13|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc5|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc5|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc5|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc5|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc5|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc5|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc14|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc14|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc14|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc14|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc14|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc14|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc6|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc6|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc6|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc6|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc6|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc6|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc15|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc15|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc15|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc15|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc15|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc15|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc7|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc7|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc7|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc7|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc7|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc7|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst2             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst2             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|IN~0              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|IN~0              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst17            ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst17            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst18            ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst18            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst3             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst3             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|IN~1              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|IN~1              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst5             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst5             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|IN~2              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|IN~2              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst6             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst6             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|IN~3              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|IN~3              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst7             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst7             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|IN~4              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|IN~4              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst8             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst8             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|IN~5              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|IN~5              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst9             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst9             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|IN~6              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|IN~6              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst10            ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst10            ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|IN~7              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|IN~7              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc8|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc8|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc8|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc8|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc8|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc8|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc0|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc0|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc0|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc0|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc0|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc0|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc9|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc9|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc9|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc9|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc9|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc9|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc1|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc1|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc1|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc1|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc1|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc1|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc10|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc10|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc10|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc10|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc10|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc10|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc2|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc2|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc2|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc2|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc2|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc2|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc11|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc11|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc11|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc11|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc11|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc11|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc3|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc3|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc3|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc3|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc3|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc3|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc12|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc12|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc12|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc12|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc12|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc12|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc4|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc4|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc4|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc4|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc4|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc4|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc13|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc13|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc13|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc13|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc13|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc13|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc5|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc5|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc5|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc5|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc5|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc5|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc14|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc14|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc14|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc14|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc14|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc14|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc6|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc6|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc6|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc6|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc6|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc6|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc15|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc15|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc15|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc15|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc15|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc15|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc7|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc7|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc7|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc7|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc7|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc7|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst2             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst2             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|IN~0              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|IN~0              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst17            ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst17            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst18            ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst18            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst3             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst3             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|IN~1              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|IN~1              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst5             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst5             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|IN~2              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|IN~2              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst6             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst6             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|IN~3              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|IN~3              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst7             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst7             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|IN~4              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|IN~4              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst8             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst8             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|IN~5              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|IN~5              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst9             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst9             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|IN~6              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|IN~6              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst10            ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst10            ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|IN~7              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|IN~7              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc8|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc8|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc8|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc8|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc8|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc8|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc0|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc0|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc0|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc0|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc0|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc0|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc9|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc9|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc9|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc9|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc9|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc9|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc1|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc1|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc1|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc1|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc1|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc1|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc10|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc10|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc10|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc10|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc10|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc10|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc2|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc2|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc2|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc2|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc2|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc2|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc11|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc11|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc11|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc11|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc11|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc11|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc3|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc3|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc3|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc3|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc3|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc3|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc12|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc12|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc12|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc12|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc12|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc12|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc4|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc4|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc4|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc4|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc4|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc4|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc13|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc13|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc13|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc13|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc13|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc13|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc5|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc5|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc5|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc5|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc5|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc5|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc14|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc14|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc14|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc14|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc14|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc14|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc6|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc6|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc6|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc6|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc6|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc6|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc15|tri    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc15|tri    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc15|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc15|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc15|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc15|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc7|tri     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc7|tri     ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc7|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc7|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc7|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc7|and     ; out0             ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                 ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------+
; Node Name                                                         ; Output Port Name                                                  ; Output Port Type ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------+
; |STACK|RSTN                                                       ; |STACK|RSTN                                                       ; out              ;
; |STACK|32X8RAM:inst3|inst6                                        ; |STACK|32X8RAM:inst3|inst6                                        ; out0             ;
; |STACK|32X8RAM:inst3|inst7                                        ; |STACK|32X8RAM:inst3|inst7                                        ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|IN~4                ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|IN~4                ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc10|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc10|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc2|dlatch    ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc2|dlatch    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc11|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc11|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc3|dlatch    ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc3|dlatch    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc13|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc13|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc14|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc14|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc15|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc15|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc7|dlatch    ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst9|MCELL:mc7|dlatch    ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|inst5              ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|inst5              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc8|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc8|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc8|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc8|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc9|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc9|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc9|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc9|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc10|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc10|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc10|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc10|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc11|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc11|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc11|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc11|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc12|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc12|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc12|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc12|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc13|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc13|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc13|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc13|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc14|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc14|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc14|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc14|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc15|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc15|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc15|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst12|MCELL:mc15|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc9|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc9|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc11|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc11|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc12|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc12|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc13|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc13|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc14|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc14|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc15|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst|2X8RAM:inst11|MCELL:mc15|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|inst5                           ; |STACK|32X8RAM:inst3|8X8RAM:inst3|inst5                           ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst2              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst2              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|IN~0               ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|IN~0               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst17             ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst17             ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst18             ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst18             ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst3              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst3              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|IN~1               ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|IN~1               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst5              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst5              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|IN~2               ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|IN~2               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst6              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst6              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|IN~3               ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|IN~3               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst7              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst7              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|IN~4               ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|IN~4               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst8              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst8              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|IN~5               ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|IN~5               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst9              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst9              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|IN~6               ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|IN~6               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst10             ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|inst10             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|IN~7               ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|IN~7               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc8|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc8|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc8|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc8|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc0|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc0|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc0|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc0|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc9|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc9|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc9|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc9|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc1|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc1|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc1|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc1|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc10|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc10|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc10|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc10|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc2|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc2|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc2|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc2|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc11|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc11|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc11|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc11|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc3|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc3|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc3|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc3|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc12|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc12|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc12|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc12|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc4|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc4|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc4|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc4|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc13|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc13|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc13|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc13|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc5|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc5|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc5|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc5|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc14|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc14|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc14|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc14|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc6|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc6|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc6|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc6|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc15|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc15|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc15|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc15|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc7|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc7|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc7|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst9|MCELL:mc7|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc0|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc0|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc15|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst12|MCELL:mc15|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|IN~1              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|IN~1              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|IN~2              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|IN~2              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|IN~3              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|IN~3              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|IN~4              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|IN~4              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|IN~7              ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|IN~7              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc8|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc8|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc8|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc8|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc0|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc0|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc9|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc9|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc9|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc9|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc1|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc1|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc10|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc10|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc10|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc10|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc2|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc2|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc11|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc11|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc11|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc11|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc3|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc3|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc12|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc12|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc12|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc12|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc4|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc4|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc13|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc13|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc13|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc13|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc5|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc5|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc14|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc14|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc14|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc14|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc6|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc6|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc15|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc15|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc15|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc15|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc7|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst11|MCELL:mc7|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc10|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc10|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc13|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc13|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc14|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst3|2X8RAM:inst10|MCELL:mc14|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|inst6                           ; |STACK|32X8RAM:inst3|8X8RAM:inst2|inst6                           ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|inst7                           ; |STACK|32X8RAM:inst3|8X8RAM:inst2|inst7                           ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|inst8                           ; |STACK|32X8RAM:inst3|8X8RAM:inst2|inst8                           ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|inst5                           ; |STACK|32X8RAM:inst3|8X8RAM:inst2|inst5                           ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst2              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst2              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|IN~0               ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|IN~0               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst17             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst17             ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst18             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst18             ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst3              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst3              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|IN~1               ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|IN~1               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst5              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst5              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|IN~2               ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|IN~2               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst6              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst6              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|IN~3               ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|IN~3               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst7              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst7              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|IN~4               ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|IN~4               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst8              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst8              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|IN~5               ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|IN~5               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst9              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst9              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|IN~6               ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|IN~6               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst10             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|inst10             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|IN~7               ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|IN~7               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc8|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc8|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc8|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc8|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc0|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc0|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc0|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc0|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc9|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc9|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc9|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc9|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc1|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc1|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc1|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc1|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc10|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc10|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc10|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc10|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc2|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc2|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc2|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc2|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc11|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc11|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc11|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc11|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc3|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc3|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc3|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc3|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc12|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc12|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc12|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc12|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc4|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc4|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc4|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc4|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc13|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc13|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc13|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc13|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc5|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc5|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc5|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc5|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc14|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc14|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc14|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc14|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc6|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc6|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc6|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc6|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc15|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc15|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc15|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc15|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc7|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc7|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc7|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst9|MCELL:mc7|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst2             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst2             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|IN~0              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|IN~0              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst17            ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst17            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst18            ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst18            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst3             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst3             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|IN~1              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|IN~1              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst5             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst5             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|IN~2              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|IN~2              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst6             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst6             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|IN~3              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|IN~3              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst7             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst7             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|IN~4              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|IN~4              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst8             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst8             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|IN~5              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|IN~5              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst9             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst9             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|IN~6              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|IN~6              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst10            ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|inst10            ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|IN~7              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|IN~7              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc8|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc8|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc8|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc8|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc0|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc0|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc0|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc0|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc9|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc9|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc9|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc9|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc1|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc1|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc1|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc1|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc10|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc10|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc10|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc10|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc2|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc2|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc2|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc2|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc11|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc11|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc11|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc11|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc3|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc3|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc3|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc3|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc12|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc12|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc12|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc12|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc4|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc4|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc4|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc4|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc13|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc13|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc13|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc13|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc5|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc5|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc5|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc5|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc14|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc14|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc14|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc14|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc6|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc6|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc6|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc6|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc15|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc15|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc15|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc15|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc7|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc7|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc7|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst12|MCELL:mc7|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst2             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst2             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|IN~0              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|IN~0              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst17            ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst17            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst18            ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst18            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst3             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst3             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|IN~1              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|IN~1              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst5             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst5             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|IN~2              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|IN~2              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst6             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst6             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|IN~3              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|IN~3              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst7             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst7             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|IN~4              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|IN~4              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst8             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst8             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|IN~5              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|IN~5              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst9             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst9             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|IN~6              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|IN~6              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst10            ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|inst10            ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|IN~7              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|IN~7              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc8|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc8|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc8|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc8|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc0|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc0|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc0|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc0|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc9|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc9|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc9|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc9|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc1|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc1|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc1|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc1|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc10|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc10|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc10|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc10|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc2|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc2|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc2|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc2|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc11|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc11|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc11|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc11|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc3|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc3|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc3|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc3|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc12|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc12|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc12|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc12|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc4|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc4|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc4|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc4|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc13|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc13|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc13|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc13|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc5|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc5|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc5|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc5|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc14|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc14|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc14|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc14|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc6|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc6|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc6|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc6|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc15|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc15|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc15|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc15|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc7|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc7|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc7|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst11|MCELL:mc7|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst2             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst2             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|IN~0              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|IN~0              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst17            ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst17            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst18            ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst18            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst3             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst3             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|IN~1              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|IN~1              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst5             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst5             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|IN~2              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|IN~2              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst6             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst6             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|IN~3              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|IN~3              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst7             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst7             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|IN~4              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|IN~4              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst8             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst8             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|IN~5              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|IN~5              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst9             ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst9             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|IN~6              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|IN~6              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst10            ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|inst10            ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|IN~7              ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|IN~7              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc8|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc8|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc8|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc8|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc0|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc0|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc0|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc0|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc9|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc9|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc9|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc9|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc1|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc1|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc1|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc1|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc10|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc10|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc10|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc10|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc2|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc2|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc2|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc2|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc11|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc11|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc11|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc11|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc3|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc3|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc3|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc3|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc12|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc12|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc12|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc12|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc4|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc4|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc4|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc4|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc13|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc13|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc13|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc13|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc5|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc5|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc5|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc5|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc14|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc14|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc14|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc14|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc6|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc6|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc6|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc6|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc15|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc15|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc15|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc15|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc7|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc7|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc7|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst2|2X8RAM:inst10|MCELL:mc7|and     ; out0             ;
; |STACK|32X8RAM:inst3|2TO4DCDR:inst4|inst2                         ; |STACK|32X8RAM:inst3|2TO4DCDR:inst4|inst2                         ; out0             ;
; |STACK|32X8RAM:inst3|2TO4DCDR:inst4|inst3                         ; |STACK|32X8RAM:inst3|2TO4DCDR:inst4|inst3                         ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|inst6                           ; |STACK|32X8RAM:inst3|8X8RAM:inst1|inst6                           ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|inst7                           ; |STACK|32X8RAM:inst3|8X8RAM:inst1|inst7                           ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|inst8                           ; |STACK|32X8RAM:inst3|8X8RAM:inst1|inst8                           ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|inst5                           ; |STACK|32X8RAM:inst3|8X8RAM:inst1|inst5                           ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst2              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst2              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|IN~0               ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|IN~0               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst17             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst17             ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst18             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst18             ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst3              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst3              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|IN~1               ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|IN~1               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst5              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst5              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|IN~2               ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|IN~2               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst6              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst6              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|IN~3               ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|IN~3               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst7              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst7              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|IN~4               ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|IN~4               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst8              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst8              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|IN~5               ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|IN~5               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst9              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst9              ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|IN~6               ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|IN~6               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst10             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|inst10             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|IN~7               ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|IN~7               ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc8|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc8|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc8|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc8|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc0|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc0|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc0|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc0|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc9|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc9|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc9|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc9|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc1|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc1|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc1|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc1|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc10|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc10|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc10|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc10|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc2|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc2|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc2|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc2|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc11|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc11|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc11|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc11|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc3|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc3|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc3|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc3|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc12|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc12|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc12|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc12|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc4|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc4|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc4|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc4|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc13|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc13|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc13|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc13|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc5|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc5|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc5|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc5|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc14|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc14|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc14|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc14|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc6|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc6|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc6|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc6|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc15|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc15|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc15|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc15|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc7|dlatch   ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc7|dlatch   ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc7|and      ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst9|MCELL:mc7|and      ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst2             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst2             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|IN~0              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|IN~0              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst17            ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst17            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst18            ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst18            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst3             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst3             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|IN~1              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|IN~1              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst5             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst5             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|IN~2              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|IN~2              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst6             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst6             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|IN~3              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|IN~3              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst7             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst7             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|IN~4              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|IN~4              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst8             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst8             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|IN~5              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|IN~5              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst9             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst9             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|IN~6              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|IN~6              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst10            ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|inst10            ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|IN~7              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|IN~7              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc8|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc8|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc8|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc8|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc0|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc0|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc0|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc0|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc9|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc9|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc9|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc9|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc1|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc1|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc1|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc1|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc10|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc10|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc10|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc10|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc2|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc2|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc2|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc2|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc11|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc11|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc11|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc11|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc3|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc3|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc3|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc3|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc12|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc12|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc12|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc12|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc4|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc4|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc4|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc4|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc13|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc13|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc13|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc13|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc5|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc5|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc5|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc5|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc14|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc14|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc14|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc14|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc6|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc6|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc6|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc6|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc15|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc15|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc15|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc15|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc7|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc7|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc7|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst12|MCELL:mc7|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst2             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst2             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|IN~0              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|IN~0              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst17            ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst17            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst18            ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst18            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst3             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst3             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|IN~1              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|IN~1              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst5             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst5             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|IN~2              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|IN~2              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst6             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst6             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|IN~3              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|IN~3              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst7             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst7             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|IN~4              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|IN~4              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst8             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst8             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|IN~5              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|IN~5              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst9             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst9             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|IN~6              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|IN~6              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst10            ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|inst10            ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|IN~7              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|IN~7              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc8|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc8|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc8|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc8|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc0|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc0|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc0|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc0|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc9|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc9|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc9|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc9|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc1|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc1|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc1|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc1|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc10|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc10|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc10|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc10|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc2|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc2|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc2|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc2|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc11|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc11|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc11|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc11|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc3|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc3|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc3|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc3|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc12|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc12|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc12|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc12|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc4|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc4|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc4|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc4|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc13|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc13|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc13|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc13|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc5|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc5|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc5|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc5|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc14|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc14|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc14|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc14|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc6|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc6|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc6|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc6|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc15|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc15|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc15|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc15|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc7|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc7|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc7|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst11|MCELL:mc7|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst2             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst2             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|IN~0              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|IN~0              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst17            ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst17            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst18            ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst18            ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst3             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst3             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|IN~1              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|IN~1              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst5             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst5             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|IN~2              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|IN~2              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst6             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst6             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|IN~3              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|IN~3              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst7             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst7             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|IN~4              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|IN~4              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst8             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst8             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|IN~5              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|IN~5              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst9             ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst9             ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|IN~6              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|IN~6              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst10            ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|inst10            ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|IN~7              ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|IN~7              ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc8|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc8|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc8|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc8|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc0|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc0|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc0|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc0|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc9|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc9|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc9|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc9|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc1|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc1|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc1|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc1|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc10|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc10|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc10|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc10|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc2|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc2|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc2|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc2|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc11|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc11|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc11|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc11|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc3|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc3|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc3|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc3|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc12|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc12|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc12|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc12|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc4|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc4|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc4|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc4|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc13|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc13|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc13|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc13|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc5|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc5|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc5|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc5|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc14|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc14|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc14|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc14|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc6|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc6|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc6|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc6|and     ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc15|dlatch ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc15|dlatch ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc15|and    ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc15|and    ; out0             ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc7|dlatch  ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc7|dlatch  ; out              ;
; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc7|and     ; |STACK|32X8RAM:inst3|8X8RAM:inst1|2X8RAM:inst10|MCELL:mc7|and     ; out0             ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Apr 04 19:54:42 2023
Info: Command: quartus_sim --simulation_results_format=VWF Stack -c Stack
Info (324025): Using vector source file "D:/CurrentCourses/DigitalLogicDesign/Tasks/Stack/STACK.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      41.43 %
Info (328052): Number of transitions in simulation is 28213
Info (324045): Vector file Stack.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4450 megabytes
    Info: Processing ended: Tue Apr 04 19:54:42 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


