# system info alt_usxgmii_phy on 2024.02.13.11:57:52
system_info:
name,value
DEVICE,10CX220YF780I5G
DEVICE_FAMILY,Cyclone 10 GX
GENERATION_ID,0
#
#
# Files generated for alt_usxgmii_phy on 2024.02.13.11:57:52
files:
filepath,kind,attributes,module,is_top
sim/alt_usxgmii_phy.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,alt_usxgmii_phy,true
alt_mge_phy_2201/sim/alt_usxgmii_phy_alt_mge_phy_2201_6xx3ahy.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,alt_usxgmii_phy_alt_mge_phy_2201_6xx3ahy,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_f_ptp_package.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=alt_mge_phy_f_ptp_package,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_async_fifo_fpga.sv,SYSTEM_VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_bitsync.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_mbow_clock_crosser.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_pcs.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_pcs_csr_top.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_pcs_rst_sync.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_pipeline_base.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_std_synchronizer_bundle.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_usxg32_an_top.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_usxg32_creg_map.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_usxg32_creg_top.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_usxg32_f_ptp_latency_measure_top.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_usxg32_incr_cnt.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_usxg32_pcs.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_usxg32_rx_64_to_32_wadpt.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_usxg32_rx_clockcomp_fifo.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_usxg32_rx_data_derep.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_usxg32_rx_rm_fifo.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_usxg32_rx_rm_fifo_top.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_usxg32_rx_top.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_usxg32_tx_32_to_64_wadpt.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_usxg32_tx_clockcomp_fifo.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_usxg32_tx_data_mux.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_usxg32_tx_data_rep.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_usxg32_tx_top.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_usxg32_umii_fault.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_xgmii_1588_latency.sv,SYSTEM_VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_xgmii_1588_ppm_counter.sv,SYSTEM_VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_xgmii_clockcomp.sv,SYSTEM_VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_xgmii_pcs.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_xgmii_rx_fifo.sv,SYSTEM_VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_xgmii_soft_fifo.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_1588_ppm_counter.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_a_fifo_24.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_carrier_sense.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_clock_crosser.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_colision_detect.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_control.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_gray_cnt.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_gxb_aligned_rxsync.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_host_control.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_mdio_reg.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_mii_rx_if_pcs.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_mii_tx_if_pcs.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_ph_calculator.sv,SYSTEM_VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_pma_gige.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_pma.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_reset_synchronizer.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_rx_converter.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_rx_encapsulation_strx_gx.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_rx_fifo_rd.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_sdpm_altsyncram.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_sgmii_clk_enable.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_std_synchronizer.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_std_synchronizer_nocut.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_top_1000_base_x_strx_gx.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_top_autoneg.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_top_pcs_strx_gx.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_top_rx_converter.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_top_sgmii_strx_gx.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_top_tx_converter.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_tx_converter.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_tx_encapsulation.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_xcvr_resync.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_xcvr_latency_pulse_measurement.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/latency_pulse_measurement.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_sgmii_8_to_16_converter.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge16_pcs_sgmii_16_to_8_converter.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_usxgmii_1588_latency.sv,SYSTEM_VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_f_ptp_async_pulse_gen.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_f_ptp_calc_delay.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_f_ptp_latency_count_async.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_f_ptp_latency_count_rxsync.sv,SYSTEM_VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_f_ptp_latency_count_txsync.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_f_ptp_latency_measure.sv,SYSTEM_VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_f_ptp_rx_am_muxsel_gen.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_mge_phy_f_ptp_tx_am_muxsel_gen.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/altera_std_synchronizer_nocut.v,VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_pcs_2101/sim/alt_xcvr_resync_std.sv,SYSTEM_VERILOG,,alt_mge_phy_pcs,false
alt_mge_phy_xcvr_term_1930/sim/alt_mge_phy_gf_clock_mux.v,VERILOG,,alt_mge16_phy_xcvr_term,false
alt_mge_phy_xcvr_term_1930/sim/alt_mge16_phy_xcvr_term.v,VERILOG,,alt_mge16_phy_xcvr_term,false
altera_xcvr_native_a10_1911/sim/alt_xcvr_resync.sv,SYSTEM_VERILOG,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/alt_xcvr_arbiter.sv,SYSTEM_VERILOG,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/twentynm_pcs.sv,SYSTEM_VERILOG,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/twentynm_pma.sv,SYSTEM_VERILOG,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/twentynm_xcvr_avmm.sv,SYSTEM_VERILOG,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/twentynm_xcvr_native.sv,SYSTEM_VERILOG,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/altera_xcvr_native_a10_functions_h.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=altera_xcvr_native_a10_functions_h,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/a10_avmm_h.sv,SYSTEM_VERILOG,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/alt_xcvr_native_pipe_retry.sv,SYSTEM_VERILOG,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/alt_xcvr_native_avmm_csr.sv,SYSTEM_VERILOG,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/alt_xcvr_native_prbs_accum.sv,SYSTEM_VERILOG,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/alt_xcvr_native_odi_accel.sv,SYSTEM_VERILOG,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/alt_xcvr_native_rcfg_arb.sv,SYSTEM_VERILOG,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/altera_xcvr_native_pcie_dfe_params_h.sv,SYSTEM_VERILOG,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/pcie_mgmt_commands_h.sv,SYSTEM_VERILOG,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/pcie_mgmt_functions_h.sv,SYSTEM_VERILOG,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/pcie_mgmt_program.sv,SYSTEM_VERILOG,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/pcie_mgmt_cpu.sv,SYSTEM_VERILOG,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/pcie_mgmt_master.sv,SYSTEM_VERILOG,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/altera_xcvr_native_pcie_dfe_ip.sv,SYSTEM_VERILOG,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/plain_files.txt,OTHER,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/mentor_files.txt,OTHER,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/cadence_files.txt,OTHER,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/synopsys_files.txt,OTHER,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/aldec_files.txt,OTHER,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/rcfg_timing_db/alt_usxgmii_phy_hssi_10g_rx_pcs_rcfg_settings_jrnldwq.json,OTHER,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/rcfg_timing_db/alt_usxgmii_phy_hssi_10g_tx_pcs_rcfg_settings_jrnldwq.json,OTHER,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/rcfg_timing_db/alt_usxgmii_phy_hssi_8g_rx_pcs_rcfg_settings_jrnldwq.json,OTHER,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/rcfg_timing_db/alt_usxgmii_phy_hssi_8g_tx_pcs_rcfg_settings_jrnldwq.json,OTHER,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/rcfg_timing_db/alt_usxgmii_phy_hssi_common_pcs_pma_interface_rcfg_settings_jrnldwq.json,OTHER,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/rcfg_timing_db/alt_usxgmii_phy_hssi_common_pld_pcs_interface_rcfg_settings_jrnldwq.json,OTHER,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/rcfg_timing_db/alt_usxgmii_phy_hssi_gen3_rx_pcs_rcfg_settings_jrnldwq.json,OTHER,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/rcfg_timing_db/alt_usxgmii_phy_hssi_krfec_rx_pcs_rcfg_settings_jrnldwq.json,OTHER,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/rcfg_timing_db/alt_usxgmii_phy_hssi_pipe_gen1_2_rcfg_settings_jrnldwq.json,OTHER,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/rcfg_timing_db/alt_usxgmii_phy_hssi_rx_pcs_pma_interface_rcfg_settings_jrnldwq.json,OTHER,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/rcfg_timing_db/alt_usxgmii_phy_hssi_rx_pld_pcs_interface_rcfg_settings_jrnldwq.json,OTHER,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/rcfg_timing_db/alt_usxgmii_phy_hssi_tx_pcs_pma_interface_rcfg_settings_jrnldwq.json,OTHER,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/rcfg_timing_db/alt_usxgmii_phy_hssi_tx_pld_pcs_interface_rcfg_settings_jrnldwq.json,OTHER,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/reconfig/alt_mge_phy_reconfig_parameters_CFG0.sv,SYSTEM_VERILOG,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/reconfig/alt_mge_phy_reconfig_parameters_CFG0.h,OTHER,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/reconfig/alt_mge_phy_reconfig_parameters_CFG0.mif,OTHER,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/docs/alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq_parameters.csv,OTHER,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq.sv,SYSTEM_VERILOG,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
altera_xcvr_native_a10_1911/sim/alt_xcvr_native_rcfg_opt_logic_jrnldwq.sv,SYSTEM_VERILOG,,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
alt_usxgmii_phy.alt_mge_phy_0,alt_usxgmii_phy_alt_mge_phy_2201_6xx3ahy
alt_usxgmii_phy.alt_mge_phy_0.mge_pcs,alt_mge_phy_pcs
alt_usxgmii_phy.alt_mge_phy_0.xcvr_term,alt_mge16_phy_xcvr_term
alt_usxgmii_phy.alt_mge_phy_0.alt_mge_xcvr_native,alt_usxgmii_phy_altera_xcvr_native_a10_1911_jrnldwq
