Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug  1 14:51:13 2020
| Host         : LAPTOP-6OSGQC9F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file chip_top_timing_summary_routed.rpt -pb chip_top_timing_summary_routed.pb -rpx chip_top_timing_summary_routed.rpx -warn_on_violation
| Design       : chip_top
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.808     -148.928                    139                 3630        0.034        0.000                      0                 3630        4.500        0.000                       0                  1792  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.808     -148.928                    139                 3630        0.034        0.000                      0                 3630        4.500        0.000                       0                  1792  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          139  Failing Endpoints,  Worst Slack       -3.808ns,  Total Violation     -148.928ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.808ns  (required time - arrival time)
  Source:                 chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip/cpu/if_stage/if_reg/if_pc_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.784ns  (logic 4.385ns (49.921%)  route 4.399ns (50.079%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns = ( 10.180 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_ref (IN)
                         net (fo=0)                   0.000     5.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.990     8.421    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.517 f  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.664    10.180    chip/cpu/spm/x_s3e_dpram/clk_
    RAMB36_X0Y2          RAMB36E1                                     r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    12.634 r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/DOBDO[0]
                         net (fo=2, routed)           0.739    13.374    chip/cpu/ex_stage/ex_reg/dob[0]
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    13.498 r  chip/cpu/ex_stage/ex_reg/id_alu_in_0[0]_i_5/O
                         net (fo=2, routed)           0.352    13.850    chip/cpu/ex_stage/ex_reg/mem_fwd_data[0]
    SLICE_X33Y11         LUT5 (Prop_lut5_I3_O)        0.124    13.974 r  chip/cpu/ex_stage/ex_reg/id_alu_in_1[0]_i_2/O
                         net (fo=8, routed)           1.250    15.224    chip/cpu/ex_stage/ex_reg/ex_dst_addr_reg[2]_63
    SLICE_X33Y17         LUT6 (Prop_lut6_I4_O)        0.124    15.348 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71/O
                         net (fo=1, routed)           0.000    15.348    chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.880 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    15.880    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.994 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.994    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.222 f  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32/CO[2]
                         net (fo=1, routed)           0.765    16.987    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32_n_1
    SLICE_X33Y20         LUT6 (Prop_lut6_I0_O)        0.313    17.300 f  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_20/O
                         net (fo=1, routed)           0.151    17.451    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I0_O)        0.124    17.575 f  chip/cpu/if_stage/if_reg/if_pc[29]_i_12/O
                         net (fo=31, routed)          0.555    18.130    chip/cpu/if_stage/if_reg/br_taken
    SLICE_X35Y23         LUT3 (Prop_lut3_I0_O)        0.124    18.254 r  chip/cpu/if_stage/if_reg/if_pc[15]_i_4/O
                         net (fo=1, routed)           0.586    18.840    chip/cpu/if_stage/if_reg/if_pc[15]_i_4_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I4_O)        0.124    18.964 r  chip/cpu/if_stage/if_reg/if_pc[15]_i_1/O
                         net (fo=1, routed)           0.000    18.964    chip/cpu/if_stage/if_reg/p_1_in[15]
    SLICE_X33Y23         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_ref (IN)
                         net (fo=0)                   0.000    10.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.564    14.902    chip/cpu/if_stage/if_reg/clk_ref_IBUF_BUFG
    SLICE_X33Y23         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[15]/C
                         clock pessimism              0.259    15.161    
                         clock uncertainty           -0.035    15.126    
    SLICE_X33Y23         FDCE (Setup_fdce_C_D)        0.031    15.157    chip/cpu/if_stage/if_reg/if_pc_reg[15]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -18.964    
  -------------------------------------------------------------------
                         slack                                 -3.808    

Slack (VIOLATED) :        -3.806ns  (required time - arrival time)
  Source:                 chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip/cpu/if_stage/if_reg/if_pc_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.782ns  (logic 4.385ns (49.931%)  route 4.397ns (50.069%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns = ( 10.180 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_ref (IN)
                         net (fo=0)                   0.000     5.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.990     8.421    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.517 f  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.664    10.180    chip/cpu/spm/x_s3e_dpram/clk_
    RAMB36_X0Y2          RAMB36E1                                     r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    12.634 r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/DOBDO[0]
                         net (fo=2, routed)           0.739    13.374    chip/cpu/ex_stage/ex_reg/dob[0]
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    13.498 r  chip/cpu/ex_stage/ex_reg/id_alu_in_0[0]_i_5/O
                         net (fo=2, routed)           0.352    13.850    chip/cpu/ex_stage/ex_reg/mem_fwd_data[0]
    SLICE_X33Y11         LUT5 (Prop_lut5_I3_O)        0.124    13.974 r  chip/cpu/ex_stage/ex_reg/id_alu_in_1[0]_i_2/O
                         net (fo=8, routed)           1.250    15.224    chip/cpu/ex_stage/ex_reg/ex_dst_addr_reg[2]_63
    SLICE_X33Y17         LUT6 (Prop_lut6_I4_O)        0.124    15.348 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71/O
                         net (fo=1, routed)           0.000    15.348    chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.880 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    15.880    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.994 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.994    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.222 f  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32/CO[2]
                         net (fo=1, routed)           0.765    16.987    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32_n_1
    SLICE_X33Y20         LUT6 (Prop_lut6_I0_O)        0.313    17.300 f  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_20/O
                         net (fo=1, routed)           0.151    17.451    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I0_O)        0.124    17.575 f  chip/cpu/if_stage/if_reg/if_pc[29]_i_12/O
                         net (fo=31, routed)          0.588    18.164    chip/cpu/if_stage/if_reg/br_taken
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    18.288 r  chip/cpu/if_stage/if_reg/if_pc[16]_i_4/O
                         net (fo=1, routed)           0.551    18.839    chip/cpu/if_stage/if_reg/if_pc[16]_i_4_n_0
    SLICE_X35Y23         LUT6 (Prop_lut6_I4_O)        0.124    18.963 r  chip/cpu/if_stage/if_reg/if_pc[16]_i_1/O
                         net (fo=1, routed)           0.000    18.963    chip/cpu/if_stage/if_reg/p_1_in[16]
    SLICE_X35Y23         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_ref (IN)
                         net (fo=0)                   0.000    10.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.564    14.902    chip/cpu/if_stage/if_reg/clk_ref_IBUF_BUFG
    SLICE_X35Y23         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[16]/C
                         clock pessimism              0.259    15.161    
                         clock uncertainty           -0.035    15.126    
    SLICE_X35Y23         FDCE (Setup_fdce_C_D)        0.031    15.157    chip/cpu/if_stage/if_reg/if_pc_reg[16]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -18.963    
  -------------------------------------------------------------------
                         slack                                 -3.806    

Slack (VIOLATED) :        -3.794ns  (required time - arrival time)
  Source:                 chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip/cpu/if_stage/if_reg/if_pc_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.770ns  (logic 4.385ns (50.002%)  route 4.385ns (49.998%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns = ( 10.180 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_ref (IN)
                         net (fo=0)                   0.000     5.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.990     8.421    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.517 f  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.664    10.180    chip/cpu/spm/x_s3e_dpram/clk_
    RAMB36_X0Y2          RAMB36E1                                     r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    12.634 r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/DOBDO[0]
                         net (fo=2, routed)           0.739    13.374    chip/cpu/ex_stage/ex_reg/dob[0]
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    13.498 r  chip/cpu/ex_stage/ex_reg/id_alu_in_0[0]_i_5/O
                         net (fo=2, routed)           0.352    13.850    chip/cpu/ex_stage/ex_reg/mem_fwd_data[0]
    SLICE_X33Y11         LUT5 (Prop_lut5_I3_O)        0.124    13.974 r  chip/cpu/ex_stage/ex_reg/id_alu_in_1[0]_i_2/O
                         net (fo=8, routed)           1.250    15.224    chip/cpu/ex_stage/ex_reg/ex_dst_addr_reg[2]_63
    SLICE_X33Y17         LUT6 (Prop_lut6_I4_O)        0.124    15.348 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71/O
                         net (fo=1, routed)           0.000    15.348    chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.880 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    15.880    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.994 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.994    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.222 f  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32/CO[2]
                         net (fo=1, routed)           0.765    16.987    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32_n_1
    SLICE_X33Y20         LUT6 (Prop_lut6_I0_O)        0.313    17.300 f  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_20/O
                         net (fo=1, routed)           0.151    17.451    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I0_O)        0.124    17.575 f  chip/cpu/if_stage/if_reg/if_pc[29]_i_12/O
                         net (fo=31, routed)          0.691    18.266    chip/cpu/if_stage/if_reg/br_taken
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.124    18.390 r  chip/cpu/if_stage/if_reg/if_pc[8]_i_4/O
                         net (fo=1, routed)           0.436    18.826    chip/cpu/if_stage/if_reg/if_pc[8]_i_4_n_0
    SLICE_X37Y23         LUT6 (Prop_lut6_I4_O)        0.124    18.950 r  chip/cpu/if_stage/if_reg/if_pc[8]_i_1/O
                         net (fo=1, routed)           0.000    18.950    chip/cpu/if_stage/if_reg/p_1_in[8]
    SLICE_X37Y23         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_ref (IN)
                         net (fo=0)                   0.000    10.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.565    14.903    chip/cpu/if_stage/if_reg/clk_ref_IBUF_BUFG
    SLICE_X37Y23         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[8]/C
                         clock pessimism              0.259    15.162    
                         clock uncertainty           -0.035    15.127    
    SLICE_X37Y23         FDCE (Setup_fdce_C_D)        0.029    15.156    chip/cpu/if_stage/if_reg/if_pc_reg[8]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -18.950    
  -------------------------------------------------------------------
                         slack                                 -3.794    

Slack (VIOLATED) :        -3.786ns  (required time - arrival time)
  Source:                 chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip/cpu/if_stage/if_reg/if_pc_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.811ns  (logic 4.385ns (49.770%)  route 4.426ns (50.230%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns = ( 10.180 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_ref (IN)
                         net (fo=0)                   0.000     5.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.990     8.421    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.517 f  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.664    10.180    chip/cpu/spm/x_s3e_dpram/clk_
    RAMB36_X0Y2          RAMB36E1                                     r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    12.634 r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/DOBDO[0]
                         net (fo=2, routed)           0.739    13.374    chip/cpu/ex_stage/ex_reg/dob[0]
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    13.498 r  chip/cpu/ex_stage/ex_reg/id_alu_in_0[0]_i_5/O
                         net (fo=2, routed)           0.352    13.850    chip/cpu/ex_stage/ex_reg/mem_fwd_data[0]
    SLICE_X33Y11         LUT5 (Prop_lut5_I3_O)        0.124    13.974 r  chip/cpu/ex_stage/ex_reg/id_alu_in_1[0]_i_2/O
                         net (fo=8, routed)           1.250    15.224    chip/cpu/ex_stage/ex_reg/ex_dst_addr_reg[2]_63
    SLICE_X33Y17         LUT6 (Prop_lut6_I4_O)        0.124    15.348 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71/O
                         net (fo=1, routed)           0.000    15.348    chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.880 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    15.880    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.994 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.994    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.222 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32/CO[2]
                         net (fo=1, routed)           0.765    16.987    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32_n_1
    SLICE_X33Y20         LUT6 (Prop_lut6_I0_O)        0.313    17.300 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_20/O
                         net (fo=1, routed)           0.151    17.451    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I0_O)        0.124    17.575 r  chip/cpu/if_stage/if_reg/if_pc[29]_i_12/O
                         net (fo=31, routed)          0.407    17.983    chip/cpu/if_stage/if_reg/br_taken
    SLICE_X33Y22         LUT2 (Prop_lut2_I0_O)        0.124    18.107 r  chip/cpu/if_stage/if_reg/if_pc[29]_i_5/O
                         net (fo=30, routed)          0.760    18.867    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I0_O)        0.124    18.991 r  chip/cpu/if_stage/if_reg/if_pc[25]_i_1/O
                         net (fo=1, routed)           0.000    18.991    chip/cpu/if_stage/if_reg/p_1_in[25]
    SLICE_X34Y23         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_ref (IN)
                         net (fo=0)                   0.000    10.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.564    14.902    chip/cpu/if_stage/if_reg/clk_ref_IBUF_BUFG
    SLICE_X34Y23         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[25]/C
                         clock pessimism              0.259    15.161    
                         clock uncertainty           -0.035    15.126    
    SLICE_X34Y23         FDCE (Setup_fdce_C_D)        0.079    15.205    chip/cpu/if_stage/if_reg/if_pc_reg[25]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -18.991    
  -------------------------------------------------------------------
                         slack                                 -3.786    

Slack (VIOLATED) :        -3.768ns  (required time - arrival time)
  Source:                 chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip/cpu/if_stage/if_reg/if_pc_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.745ns  (logic 4.385ns (50.143%)  route 4.360ns (49.857%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns = ( 10.180 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_ref (IN)
                         net (fo=0)                   0.000     5.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.990     8.421    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.517 f  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.664    10.180    chip/cpu/spm/x_s3e_dpram/clk_
    RAMB36_X0Y2          RAMB36E1                                     r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    12.634 r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/DOBDO[0]
                         net (fo=2, routed)           0.739    13.374    chip/cpu/ex_stage/ex_reg/dob[0]
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    13.498 r  chip/cpu/ex_stage/ex_reg/id_alu_in_0[0]_i_5/O
                         net (fo=2, routed)           0.352    13.850    chip/cpu/ex_stage/ex_reg/mem_fwd_data[0]
    SLICE_X33Y11         LUT5 (Prop_lut5_I3_O)        0.124    13.974 r  chip/cpu/ex_stage/ex_reg/id_alu_in_1[0]_i_2/O
                         net (fo=8, routed)           1.250    15.224    chip/cpu/ex_stage/ex_reg/ex_dst_addr_reg[2]_63
    SLICE_X33Y17         LUT6 (Prop_lut6_I4_O)        0.124    15.348 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71/O
                         net (fo=1, routed)           0.000    15.348    chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.880 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    15.880    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.994 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.994    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.222 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32/CO[2]
                         net (fo=1, routed)           0.765    16.987    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32_n_1
    SLICE_X33Y20         LUT6 (Prop_lut6_I0_O)        0.313    17.300 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_20/O
                         net (fo=1, routed)           0.151    17.451    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I0_O)        0.124    17.575 r  chip/cpu/if_stage/if_reg/if_pc[29]_i_12/O
                         net (fo=31, routed)          0.407    17.983    chip/cpu/if_stage/if_reg/br_taken
    SLICE_X33Y22         LUT2 (Prop_lut2_I0_O)        0.124    18.107 r  chip/cpu/if_stage/if_reg/if_pc[29]_i_5/O
                         net (fo=30, routed)          0.695    18.801    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_n_0
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    18.925 r  chip/cpu/if_stage/if_reg/if_pc[9]_i_1/O
                         net (fo=1, routed)           0.000    18.925    chip/cpu/if_stage/if_reg/p_1_in[9]
    SLICE_X37Y23         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_ref (IN)
                         net (fo=0)                   0.000    10.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.565    14.903    chip/cpu/if_stage/if_reg/clk_ref_IBUF_BUFG
    SLICE_X37Y23         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[9]/C
                         clock pessimism              0.259    15.162    
                         clock uncertainty           -0.035    15.127    
    SLICE_X37Y23         FDCE (Setup_fdce_C_D)        0.031    15.158    chip/cpu/if_stage/if_reg/if_pc_reg[9]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -18.925    
  -------------------------------------------------------------------
                         slack                                 -3.768    

Slack (VIOLATED) :        -3.767ns  (required time - arrival time)
  Source:                 chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip/cpu/if_stage/if_reg/if_pc_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.742ns  (logic 4.385ns (50.158%)  route 4.357ns (49.842%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns = ( 10.180 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_ref (IN)
                         net (fo=0)                   0.000     5.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.990     8.421    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.517 f  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.664    10.180    chip/cpu/spm/x_s3e_dpram/clk_
    RAMB36_X0Y2          RAMB36E1                                     r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    12.634 r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/DOBDO[0]
                         net (fo=2, routed)           0.739    13.374    chip/cpu/ex_stage/ex_reg/dob[0]
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    13.498 r  chip/cpu/ex_stage/ex_reg/id_alu_in_0[0]_i_5/O
                         net (fo=2, routed)           0.352    13.850    chip/cpu/ex_stage/ex_reg/mem_fwd_data[0]
    SLICE_X33Y11         LUT5 (Prop_lut5_I3_O)        0.124    13.974 r  chip/cpu/ex_stage/ex_reg/id_alu_in_1[0]_i_2/O
                         net (fo=8, routed)           1.250    15.224    chip/cpu/ex_stage/ex_reg/ex_dst_addr_reg[2]_63
    SLICE_X33Y17         LUT6 (Prop_lut6_I4_O)        0.124    15.348 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71/O
                         net (fo=1, routed)           0.000    15.348    chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.880 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    15.880    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.994 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.994    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.222 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32/CO[2]
                         net (fo=1, routed)           0.765    16.987    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32_n_1
    SLICE_X33Y20         LUT6 (Prop_lut6_I0_O)        0.313    17.300 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_20/O
                         net (fo=1, routed)           0.151    17.451    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I0_O)        0.124    17.575 r  chip/cpu/if_stage/if_reg/if_pc[29]_i_12/O
                         net (fo=31, routed)          0.407    17.983    chip/cpu/if_stage/if_reg/br_taken
    SLICE_X33Y22         LUT2 (Prop_lut2_I0_O)        0.124    18.107 r  chip/cpu/if_stage/if_reg/if_pc[29]_i_5/O
                         net (fo=30, routed)          0.692    18.799    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.124    18.923 r  chip/cpu/if_stage/if_reg/if_pc[13]_i_1/O
                         net (fo=1, routed)           0.000    18.923    chip/cpu/if_stage/if_reg/p_1_in[13]
    SLICE_X35Y22         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_ref (IN)
                         net (fo=0)                   0.000    10.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.565    14.903    chip/cpu/if_stage/if_reg/clk_ref_IBUF_BUFG
    SLICE_X35Y22         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[13]/C
                         clock pessimism              0.259    15.162    
                         clock uncertainty           -0.035    15.127    
    SLICE_X35Y22         FDCE (Setup_fdce_C_D)        0.029    15.156    chip/cpu/if_stage/if_reg/if_pc_reg[13]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -18.923    
  -------------------------------------------------------------------
                         slack                                 -3.767    

Slack (VIOLATED) :        -3.766ns  (required time - arrival time)
  Source:                 chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip/cpu/if_stage/if_reg/if_pc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.793ns  (logic 4.385ns (49.867%)  route 4.408ns (50.133%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns = ( 10.180 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_ref (IN)
                         net (fo=0)                   0.000     5.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.990     8.421    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.517 f  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.664    10.180    chip/cpu/spm/x_s3e_dpram/clk_
    RAMB36_X0Y2          RAMB36E1                                     r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    12.634 r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/DOBDO[0]
                         net (fo=2, routed)           0.739    13.374    chip/cpu/ex_stage/ex_reg/dob[0]
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    13.498 r  chip/cpu/ex_stage/ex_reg/id_alu_in_0[0]_i_5/O
                         net (fo=2, routed)           0.352    13.850    chip/cpu/ex_stage/ex_reg/mem_fwd_data[0]
    SLICE_X33Y11         LUT5 (Prop_lut5_I3_O)        0.124    13.974 r  chip/cpu/ex_stage/ex_reg/id_alu_in_1[0]_i_2/O
                         net (fo=8, routed)           1.250    15.224    chip/cpu/ex_stage/ex_reg/ex_dst_addr_reg[2]_63
    SLICE_X33Y17         LUT6 (Prop_lut6_I4_O)        0.124    15.348 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71/O
                         net (fo=1, routed)           0.000    15.348    chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.880 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    15.880    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.994 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.994    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.222 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32/CO[2]
                         net (fo=1, routed)           0.765    16.987    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32_n_1
    SLICE_X33Y20         LUT6 (Prop_lut6_I0_O)        0.313    17.300 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_20/O
                         net (fo=1, routed)           0.151    17.451    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I0_O)        0.124    17.575 r  chip/cpu/if_stage/if_reg/if_pc[29]_i_12/O
                         net (fo=31, routed)          0.407    17.983    chip/cpu/if_stage/if_reg/br_taken
    SLICE_X33Y22         LUT2 (Prop_lut2_I0_O)        0.124    18.107 r  chip/cpu/if_stage/if_reg/if_pc[29]_i_5/O
                         net (fo=30, routed)          0.743    18.850    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124    18.974 r  chip/cpu/if_stage/if_reg/if_pc[5]_i_1/O
                         net (fo=1, routed)           0.000    18.974    chip/cpu/if_stage/if_reg/p_1_in[5]
    SLICE_X34Y21         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_ref (IN)
                         net (fo=0)                   0.000    10.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.567    14.905    chip/cpu/if_stage/if_reg/clk_ref_IBUF_BUFG
    SLICE_X34Y21         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[5]/C
                         clock pessimism              0.259    15.164    
                         clock uncertainty           -0.035    15.129    
    SLICE_X34Y21         FDCE (Setup_fdce_C_D)        0.079    15.208    chip/cpu/if_stage/if_reg/if_pc_reg[5]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -18.974    
  -------------------------------------------------------------------
                         slack                                 -3.766    

Slack (VIOLATED) :        -3.762ns  (required time - arrival time)
  Source:                 chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip/cpu/if_stage/if_reg/if_pc_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.789ns  (logic 4.385ns (49.890%)  route 4.404ns (50.110%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns = ( 10.180 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_ref (IN)
                         net (fo=0)                   0.000     5.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.990     8.421    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.517 f  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.664    10.180    chip/cpu/spm/x_s3e_dpram/clk_
    RAMB36_X0Y2          RAMB36E1                                     r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    12.634 r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/DOBDO[0]
                         net (fo=2, routed)           0.739    13.374    chip/cpu/ex_stage/ex_reg/dob[0]
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    13.498 r  chip/cpu/ex_stage/ex_reg/id_alu_in_0[0]_i_5/O
                         net (fo=2, routed)           0.352    13.850    chip/cpu/ex_stage/ex_reg/mem_fwd_data[0]
    SLICE_X33Y11         LUT5 (Prop_lut5_I3_O)        0.124    13.974 r  chip/cpu/ex_stage/ex_reg/id_alu_in_1[0]_i_2/O
                         net (fo=8, routed)           1.250    15.224    chip/cpu/ex_stage/ex_reg/ex_dst_addr_reg[2]_63
    SLICE_X33Y17         LUT6 (Prop_lut6_I4_O)        0.124    15.348 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71/O
                         net (fo=1, routed)           0.000    15.348    chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.880 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    15.880    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.994 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.994    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.222 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32/CO[2]
                         net (fo=1, routed)           0.765    16.987    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32_n_1
    SLICE_X33Y20         LUT6 (Prop_lut6_I0_O)        0.313    17.300 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_20/O
                         net (fo=1, routed)           0.151    17.451    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I0_O)        0.124    17.575 r  chip/cpu/if_stage/if_reg/if_pc[29]_i_12/O
                         net (fo=31, routed)          0.407    17.983    chip/cpu/if_stage/if_reg/br_taken
    SLICE_X33Y22         LUT2 (Prop_lut2_I0_O)        0.124    18.107 r  chip/cpu/if_stage/if_reg/if_pc[29]_i_5/O
                         net (fo=30, routed)          0.739    18.846    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124    18.970 r  chip/cpu/if_stage/if_reg/if_pc[7]_i_1/O
                         net (fo=1, routed)           0.000    18.970    chip/cpu/if_stage/if_reg/p_1_in[7]
    SLICE_X34Y21         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_ref (IN)
                         net (fo=0)                   0.000    10.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.567    14.905    chip/cpu/if_stage/if_reg/clk_ref_IBUF_BUFG
    SLICE_X34Y21         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[7]/C
                         clock pessimism              0.259    15.164    
                         clock uncertainty           -0.035    15.129    
    SLICE_X34Y21         FDCE (Setup_fdce_C_D)        0.079    15.208    chip/cpu/if_stage/if_reg/if_pc_reg[7]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -18.970    
  -------------------------------------------------------------------
                         slack                                 -3.762    

Slack (VIOLATED) :        -3.756ns  (required time - arrival time)
  Source:                 chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip/cpu/if_stage/if_reg/if_pc_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.737ns  (logic 4.385ns (50.189%)  route 4.352ns (49.811%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns = ( 10.180 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_ref (IN)
                         net (fo=0)                   0.000     5.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.990     8.421    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.517 f  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.664    10.180    chip/cpu/spm/x_s3e_dpram/clk_
    RAMB36_X0Y2          RAMB36E1                                     r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    12.634 r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/DOBDO[0]
                         net (fo=2, routed)           0.739    13.374    chip/cpu/ex_stage/ex_reg/dob[0]
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    13.498 r  chip/cpu/ex_stage/ex_reg/id_alu_in_0[0]_i_5/O
                         net (fo=2, routed)           0.352    13.850    chip/cpu/ex_stage/ex_reg/mem_fwd_data[0]
    SLICE_X33Y11         LUT5 (Prop_lut5_I3_O)        0.124    13.974 r  chip/cpu/ex_stage/ex_reg/id_alu_in_1[0]_i_2/O
                         net (fo=8, routed)           1.250    15.224    chip/cpu/ex_stage/ex_reg/ex_dst_addr_reg[2]_63
    SLICE_X33Y17         LUT6 (Prop_lut6_I4_O)        0.124    15.348 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71/O
                         net (fo=1, routed)           0.000    15.348    chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.880 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    15.880    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.994 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.994    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.222 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32/CO[2]
                         net (fo=1, routed)           0.765    16.987    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32_n_1
    SLICE_X33Y20         LUT6 (Prop_lut6_I0_O)        0.313    17.300 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_20/O
                         net (fo=1, routed)           0.151    17.451    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I0_O)        0.124    17.575 r  chip/cpu/if_stage/if_reg/if_pc[29]_i_12/O
                         net (fo=31, routed)          0.407    17.983    chip/cpu/if_stage/if_reg/br_taken
    SLICE_X33Y22         LUT2 (Prop_lut2_I0_O)        0.124    18.107 r  chip/cpu/if_stage/if_reg/if_pc[29]_i_5/O
                         net (fo=30, routed)          0.687    18.794    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124    18.918 r  chip/cpu/if_stage/if_reg/if_pc[17]_i_1/O
                         net (fo=1, routed)           0.000    18.918    chip/cpu/if_stage/if_reg/p_1_in[17]
    SLICE_X36Y21         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_ref (IN)
                         net (fo=0)                   0.000    10.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.568    14.906    chip/cpu/if_stage/if_reg/clk_ref_IBUF_BUFG
    SLICE_X36Y21         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[17]/C
                         clock pessimism              0.259    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X36Y21         FDCE (Setup_fdce_C_D)        0.032    15.162    chip/cpu/if_stage/if_reg/if_pc_reg[17]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -18.918    
  -------------------------------------------------------------------
                         slack                                 -3.756    

Slack (VIOLATED) :        -3.755ns  (required time - arrival time)
  Source:                 chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip/cpu/if_stage/if_reg/if_pc_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.732ns  (logic 4.385ns (50.217%)  route 4.347ns (49.783%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns = ( 10.180 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_ref (IN)
                         net (fo=0)                   0.000     5.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.990     8.421    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.517 f  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.664    10.180    chip/cpu/spm/x_s3e_dpram/clk_
    RAMB36_X0Y2          RAMB36E1                                     r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    12.634 r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/DOBDO[0]
                         net (fo=2, routed)           0.739    13.374    chip/cpu/ex_stage/ex_reg/dob[0]
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    13.498 r  chip/cpu/ex_stage/ex_reg/id_alu_in_0[0]_i_5/O
                         net (fo=2, routed)           0.352    13.850    chip/cpu/ex_stage/ex_reg/mem_fwd_data[0]
    SLICE_X33Y11         LUT5 (Prop_lut5_I3_O)        0.124    13.974 r  chip/cpu/ex_stage/ex_reg/id_alu_in_1[0]_i_2/O
                         net (fo=8, routed)           1.250    15.224    chip/cpu/ex_stage/ex_reg/ex_dst_addr_reg[2]_63
    SLICE_X33Y17         LUT6 (Prop_lut6_I4_O)        0.124    15.348 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71/O
                         net (fo=1, routed)           0.000    15.348    chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.880 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    15.880    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.994 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.994    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.222 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32/CO[2]
                         net (fo=1, routed)           0.765    16.987    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32_n_1
    SLICE_X33Y20         LUT6 (Prop_lut6_I0_O)        0.313    17.300 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_20/O
                         net (fo=1, routed)           0.151    17.451    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I0_O)        0.124    17.575 r  chip/cpu/if_stage/if_reg/if_pc[29]_i_12/O
                         net (fo=31, routed)          0.407    17.983    chip/cpu/if_stage/if_reg/br_taken
    SLICE_X33Y22         LUT2 (Prop_lut2_I0_O)        0.124    18.107 r  chip/cpu/if_stage/if_reg/if_pc[29]_i_5/O
                         net (fo=30, routed)          0.682    18.789    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124    18.913 r  chip/cpu/if_stage/if_reg/if_pc[6]_i_1/O
                         net (fo=1, routed)           0.000    18.913    chip/cpu/if_stage/if_reg/p_1_in[6]
    SLICE_X33Y23         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_ref (IN)
                         net (fo=0)                   0.000    10.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.564    14.902    chip/cpu/if_stage/if_reg/clk_ref_IBUF_BUFG
    SLICE_X33Y23         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[6]/C
                         clock pessimism              0.259    15.161    
                         clock uncertainty           -0.035    15.126    
    SLICE_X33Y23         FDCE (Setup_fdce_C_D)        0.032    15.158    chip/cpu/if_stage/if_reg/if_pc_reg[6]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -18.913    
  -------------------------------------------------------------------
                         slack                                 -3.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 chip/cpu/ex_stage/ex_reg/ex_exp_code_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip/cpu/mem_stage/mem_reg/mem_exp_code_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.596%)  route 0.181ns (46.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.552     1.407    chip/cpu/ex_stage/ex_reg/clk_ref_IBUF_BUFG
    SLICE_X18Y22         FDCE                                         r  chip/cpu/ex_stage/ex_reg/ex_exp_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDCE (Prop_fdce_C_Q)         0.164     1.571 r  chip/cpu/ex_stage/ex_reg/ex_exp_code_reg[0]/Q
                         net (fo=1, routed)           0.181     1.752    chip/cpu/ex_stage/ex_reg/ex_exp_code[0]
    SLICE_X17Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.797 r  chip/cpu/ex_stage/ex_reg/mem_exp_code[0]_i_1/O
                         net (fo=1, routed)           0.000     1.797    chip/cpu/mem_stage/mem_reg/mem_exp_code_reg[2]_0[0]
    SLICE_X17Y21         FDCE                                         r  chip/cpu/mem_stage/mem_reg/mem_exp_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.821     1.920    chip/cpu/mem_stage/mem_reg/clk_ref_IBUF_BUFG
    SLICE_X17Y21         FDCE                                         r  chip/cpu/mem_stage/mem_reg/mem_exp_code_reg[0]/C
                         clock pessimism             -0.249     1.671    
    SLICE_X17Y21         FDCE (Hold_fdce_C_D)         0.092     1.763    chip/cpu/mem_stage/mem_reg/mem_exp_code_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 chip/cpu/if_stage/bus_if/rd_buf_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip/cpu/if_stage/if_reg/if_insn_reg[21]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.078%)  route 0.276ns (56.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.552     1.407    chip/cpu/if_stage/bus_if/clk_ref_IBUF_BUFG
    SLICE_X18Y21         FDCE                                         r  chip/cpu/if_stage/bus_if/rd_buf_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.164     1.571 r  chip/cpu/if_stage/bus_if/rd_buf_reg[21]/Q
                         net (fo=3, routed)           0.276     1.847    chip/cpu/if_stage/bus_if/rd_buf[21]
    SLICE_X6Y21          LUT6 (Prop_lut6_I3_O)        0.045     1.892 r  chip/cpu/if_stage/bus_if/if_insn[21]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.892    chip/cpu/if_stage/if_reg/if_insn_reg[21]_rep_1
    SLICE_X6Y21          FDCE                                         r  chip/cpu/if_stage/if_reg/if_insn_reg[21]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.826     1.925    chip/cpu/if_stage/if_reg/clk_ref_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  chip/cpu/if_stage/if_reg/if_insn_reg[21]_rep/C
                         clock pessimism             -0.249     1.676    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.121     1.797    chip/cpu/if_stage/if_reg/if_insn_reg[21]_rep
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 chip/cpu/if_stage/bus_if/rd_buf_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip/cpu/if_stage/if_reg/if_insn_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.554     1.409    chip/cpu/if_stage/bus_if/clk_ref_IBUF_BUFG
    SLICE_X20Y19         FDCE                                         r  chip/cpu/if_stage/bus_if/rd_buf_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y19         FDCE (Prop_fdce_C_Q)         0.141     1.550 r  chip/cpu/if_stage/bus_if/rd_buf_reg[24]/Q
                         net (fo=1, routed)           0.053     1.603    chip/cpu/if_stage/bus_if/rd_buf[24]
    SLICE_X21Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.648 r  chip/cpu/if_stage/bus_if/if_insn[24]_i_1/O
                         net (fo=1, routed)           0.000     1.648    chip/cpu/if_stage/if_reg/D[24]
    SLICE_X21Y19         FDCE                                         r  chip/cpu/if_stage/if_reg/if_insn_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.821     1.920    chip/cpu/if_stage/if_reg/clk_ref_IBUF_BUFG
    SLICE_X21Y19         FDCE                                         r  chip/cpu/if_stage/if_reg/if_insn_reg[24]/C
                         clock pessimism             -0.498     1.422    
    SLICE_X21Y19         FDCE (Hold_fdce_C_D)         0.092     1.514    chip/cpu/if_stage/if_reg/if_insn_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 chip/cpu/id_stage/id_reg/id_gpr_we__reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip/cpu/ex_stage/ex_reg/ex_gpr_we__reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.882%)  route 0.332ns (64.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.554     1.409    chip/cpu/id_stage/id_reg/clk_ref_IBUF_BUFG
    SLICE_X16Y20         FDPE                                         r  chip/cpu/id_stage/id_reg/id_gpr_we__reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.550 r  chip/cpu/id_stage/id_reg/id_gpr_we__reg/Q
                         net (fo=3, routed)           0.332     1.882    chip/cpu/id_stage/id_reg/id_gpr_we_
    SLICE_X18Y18         LUT6 (Prop_lut6_I4_O)        0.045     1.927 r  chip/cpu/id_stage/id_reg/ex_gpr_we__i_1/O
                         net (fo=1, routed)           0.000     1.927    chip/cpu/ex_stage/ex_reg/ex_gpr_we__reg_1
    SLICE_X18Y18         FDPE                                         r  chip/cpu/ex_stage/ex_reg/ex_gpr_we__reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.822     1.921    chip/cpu/ex_stage/ex_reg/clk_ref_IBUF_BUFG
    SLICE_X18Y18         FDPE                                         r  chip/cpu/ex_stage/ex_reg/ex_gpr_we__reg/C
                         clock pessimism             -0.249     1.672    
    SLICE_X18Y18         FDPE (Hold_fdpe_C_D)         0.120     1.792    chip/cpu/ex_stage/ex_reg/ex_gpr_we__reg
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 chip/cpu/ctrl/pre_pc_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip/cpu/ctrl/epc_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.556     1.411    chip/cpu/ctrl/clk_ref_IBUF_BUFG
    SLICE_X9Y22          FDCE                                         r  chip/cpu/ctrl/pre_pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.141     1.552 r  chip/cpu/ctrl/pre_pc_reg[26]/Q
                         net (fo=1, routed)           0.058     1.611    chip/cpu/mem_stage/mem_reg/epc_reg[29][26]
    SLICE_X8Y22          LUT5 (Prop_lut5_I0_O)        0.045     1.656 r  chip/cpu/mem_stage/mem_reg/epc[26]_i_1/O
                         net (fo=1, routed)           0.000     1.656    chip/cpu/ctrl/D[26]
    SLICE_X8Y22          FDCE                                         r  chip/cpu/ctrl/epc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.823     1.922    chip/cpu/ctrl/clk_ref_IBUF_BUFG
    SLICE_X8Y22          FDCE                                         r  chip/cpu/ctrl/epc_reg[26]/C
                         clock pessimism             -0.498     1.424    
    SLICE_X8Y22          FDCE (Hold_fdce_C_D)         0.091     1.515    chip/cpu/ctrl/epc_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 chip/cpu/if_stage/if_reg/if_insn_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip/cpu/id_stage/id_reg/id_exp_code_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.930%)  route 0.318ns (63.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.549     1.404    chip/cpu/if_stage/if_reg/clk_ref_IBUF_BUFG
    SLICE_X20Y24         FDCE                                         r  chip/cpu/if_stage/if_reg/if_insn_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y24         FDCE (Prop_fdce_C_Q)         0.141     1.545 f  chip/cpu/if_stage/if_reg/if_insn_reg[28]/Q
                         net (fo=56, routed)          0.318     1.863    chip/cpu/if_stage/if_reg/if_insn[28]
    SLICE_X16Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.908 r  chip/cpu/if_stage/if_reg/id_exp_code[2]_i_1/O
                         net (fo=1, routed)           0.000     1.908    chip/cpu/id_stage/id_reg/id_exp_code_reg[2]_1[2]
    SLICE_X16Y22         FDCE                                         r  chip/cpu/id_stage/id_reg/id_exp_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.820     1.919    chip/cpu/id_stage/id_reg/clk_ref_IBUF_BUFG
    SLICE_X16Y22         FDCE                                         r  chip/cpu/id_stage/id_reg/id_exp_code_reg[2]/C
                         clock pessimism             -0.249     1.670    
    SLICE_X16Y22         FDCE (Hold_fdce_C_D)         0.092     1.762    chip/cpu/id_stage/id_reg/id_exp_code_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 chip/cpu/if_stage/if_reg/if_insn_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip/cpu/id_stage/id_reg/id_alu_in_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.721%)  route 0.321ns (63.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.558     1.413    chip/cpu/if_stage/if_reg/clk_ref_IBUF_BUFG
    SLICE_X21Y14         FDCE                                         r  chip/cpu/if_stage/if_reg/if_insn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y14         FDCE (Prop_fdce_C_Q)         0.141     1.554 r  chip/cpu/if_stage/if_reg/if_insn_reg[0]/Q
                         net (fo=2, routed)           0.321     1.875    chip/cpu/if_stage/if_reg/if_insn[0]
    SLICE_X13Y12         LUT4 (Prop_lut4_I0_O)        0.045     1.920 r  chip/cpu/if_stage/if_reg/id_alu_in_1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.920    chip/cpu/id_stage/id_reg/id_alu_in_1_reg[31]_1[0]
    SLICE_X13Y12         FDCE                                         r  chip/cpu/id_stage/id_reg/id_alu_in_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.831     1.930    chip/cpu/id_stage/id_reg/clk_ref_IBUF_BUFG
    SLICE_X13Y12         FDCE                                         r  chip/cpu/id_stage/id_reg/id_alu_in_1_reg[0]/C
                         clock pessimism             -0.249     1.681    
    SLICE_X13Y12         FDCE (Hold_fdce_C_D)         0.091     1.772    chip/cpu/id_stage/id_reg/id_alu_in_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 chip/timer/expr_val_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip/timer/rd_data_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.556     1.411    chip/timer/clk_ref_IBUF_BUFG
    SLICE_X29Y28         FDCE                                         r  chip/timer/expr_val_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.141     1.552 r  chip/timer/expr_val_reg[25]/Q
                         net (fo=2, routed)           0.099     1.651    chip/cpu/mem_stage/bus_if/rd_data_reg[30]_0[23]
    SLICE_X28Y28         LUT4 (Prop_lut4_I3_O)        0.045     1.696 r  chip/cpu/mem_stage/bus_if/rd_data[25]_i_1/O
                         net (fo=1, routed)           0.000     1.696    chip/timer/rd_data_reg[30]_0[25]
    SLICE_X28Y28         FDCE                                         r  chip/timer/rd_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.823     1.922    chip/timer/clk_ref_IBUF_BUFG
    SLICE_X28Y28         FDCE                                         r  chip/timer/rd_data_reg[25]/C
                         clock pessimism             -0.498     1.424    
    SLICE_X28Y28         FDCE (Hold_fdce_C_D)         0.120     1.544    chip/timer/rd_data_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 chip/cpu/if_stage/bus_if/rd_buf_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip/cpu/if_stage/if_reg/if_insn_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.559     1.414    chip/cpu/if_stage/bus_if/clk_ref_IBUF_BUFG
    SLICE_X24Y17         FDCE                                         r  chip/cpu/if_stage/bus_if/rd_buf_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDCE (Prop_fdce_C_Q)         0.164     1.578 r  chip/cpu/if_stage/bus_if/rd_buf_reg[14]/Q
                         net (fo=1, routed)           0.049     1.627    chip/cpu/if_stage/bus_if/rd_buf[14]
    SLICE_X25Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.672 r  chip/cpu/if_stage/bus_if/if_insn[14]_i_1/O
                         net (fo=1, routed)           0.000     1.672    chip/cpu/if_stage/if_reg/D[14]
    SLICE_X25Y17         FDCE                                         r  chip/cpu/if_stage/if_reg/if_insn_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.826     1.925    chip/cpu/if_stage/if_reg/clk_ref_IBUF_BUFG
    SLICE_X25Y17         FDCE                                         r  chip/cpu/if_stage/if_reg/if_insn_reg[14]/C
                         clock pessimism             -0.498     1.427    
    SLICE_X25Y17         FDCE (Hold_fdce_C_D)         0.092     1.519    chip/cpu/if_stage/if_reg/if_insn_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 chip/cpu/mem_stage/mem_reg/mem_out_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip/cpu/gpr/gpr_reg[24][23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.431%)  route 0.355ns (71.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.550     1.405    chip/cpu/mem_stage/mem_reg/clk_ref_IBUF_BUFG
    SLICE_X20Y23         FDCE                                         r  chip/cpu/mem_stage/mem_reg/mem_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDCE (Prop_fdce_C_Q)         0.141     1.546 r  chip/cpu/mem_stage/mem_reg/mem_out_reg[23]/Q
                         net (fo=36, routed)          0.355     1.901    chip/cpu/gpr/gpr_reg[1][31]_0[23]
    SLICE_X17Y30         FDCE                                         r  chip/cpu/gpr/gpr_reg[24][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.823     1.922    chip/cpu/gpr/clk_ref_IBUF_BUFG
    SLICE_X17Y30         FDCE                                         r  chip/cpu/gpr/gpr_reg[24][23]/C
                         clock pessimism             -0.249     1.673    
    SLICE_X17Y30         FDCE (Hold_fdce_C_D)         0.070     1.743    chip/cpu/gpr/gpr_reg[24][23]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_ref }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3    chip/cpu/spm/x_s3e_dpram/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3    chip/cpu/spm/x_s3e_dpram/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4    chip/cpu/spm/x_s3e_dpram/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4    chip/cpu/spm/x_s3e_dpram/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5    chip/cpu/spm/x_s3e_dpram/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5    chip/cpu/spm/x_s3e_dpram/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2    chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2    chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_ref_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X22Y23   chip/bus/bus_arbiter/FSM_sequential_owner_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y24   chip/cpu/ex_stage/ex_reg/ex_mem_wr_data_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y17   chip/cpu/ex_stage/ex_reg/ex_mem_wr_data_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y18   chip/cpu/ex_stage/ex_reg/ex_mem_wr_data_reg[22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y19   chip/cpu/ex_stage/ex_reg/ex_mem_wr_data_reg[25]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X20Y23   chip/cpu/ex_stage/ex_reg/ex_mem_wr_data_reg[28]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y19   chip/cpu/ex_stage/ex_reg/ex_mem_wr_data_reg[29]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y33   chip/cpu/gpr/gpr_reg[0][27]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y30   chip/cpu/gpr/gpr_reg[0][30]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X19Y34   chip/cpu/gpr/gpr_reg[0][31]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X19Y12   chip/cpu/gpr/gpr_reg[0][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y24   chip/cpu/ex_stage/ex_reg/ex_mem_wr_data_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y19   chip/cpu/ex_stage/ex_reg/ex_mem_wr_data_reg[25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y19   chip/cpu/ex_stage/ex_reg/ex_mem_wr_data_reg[29]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y13   chip/cpu/ex_stage/ex_reg/ex_mem_wr_data_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y5     chip/cpu/gpr/gpr_reg[0][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y10   chip/cpu/gpr/gpr_reg[0][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y2     chip/cpu/gpr/gpr_reg[0][6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X16Y6    chip/cpu/gpr/gpr_reg[0][7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y10   chip/cpu/gpr/gpr_reg[10][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y6     chip/cpu/gpr/gpr_reg[10][10]/C



