$date
	Thu Aug 07 11:58:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module nand_test $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module meow $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$scope module nor_test $end
$var wire 1 & y $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$scope module meow $end
$var wire 1 ) a $end
$var wire 1 * b $end
$var wire 1 & y $end
$upscope $end
$upscope $end
$scope module not_test $end
$var wire 1 + y $end
$var reg 1 , a $end
$scope module meow $end
$var wire 1 - a $end
$var wire 1 + y $end
$upscope $end
$upscope $end
$scope module or_test $end
$var wire 1 . y $end
$var reg 1 / a $end
$var reg 1 0 b $end
$scope module meow $end
$var wire 1 1 a $end
$var wire 1 2 b $end
$var wire 1 . y $end
$upscope $end
$upscope $end
$scope module xor_test $end
$var wire 1 3 y $end
$var reg 1 4 a $end
$var reg 1 5 b $end
$scope module meow $end
$var wire 1 6 a $end
$var wire 1 7 b $end
$var wire 1 3 y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
07
06
05
04
03
02
01
00
0/
0.
0-
0,
1+
0*
0)
0(
0'
1&
0%
0$
0#
0"
1!
$end
#5
13
1.
0&
15
17
10
12
1(
1*
1#
1%
#10
1,
1-
0+
#15
05
07
14
16
00
02
1/
11
0(
0*
1'
1)
0#
0%
1"
1$
#30
03
0!
15
17
10
12
1(
1*
1#
1%
