<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="79" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="244" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="548" />
   <clocksource preferredWidth="547" />
   <frequency preferredWidth="529" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/PLL,Library,Library/Bridges and Adapters,Project,Library/Bridges and Adapters/DMA,Library/Bridges" />
 <window width="1936" height="1176" x="-8" y="-8" />
 <hdlexample language="VHDL" />
 <generation simulation="VHDL" synthesis="VHDL" />
</preferences>
