# do /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/Modelsim/run.tcl
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/mor1k_mpsoc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:17 on Jun 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/mor1k_mpsoc.v 
# -- Compiling module mor1k_mpsoc
# 
# Top level modules:
# 	mor1k_mpsoc
# End time: 21:47:17 on Jun 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:17 on Jun 01,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:47:17 on Jun 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/mor1k_mpsoc_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:17 on Jun 01,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/mor1k_mpsoc_top.v 
# -- Compiling module mor1k_mpsoc_top
# 
# Top level modules:
# 	mor1k_mpsoc_top
# End time: 21:47:17 on Jun 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/crossbar.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:18 on Jun 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/crossbar.v 
# -- Compiling module crossbar
# 
# Top level modules:
# 	crossbar
# End time: 21:47:18 on Jun 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/arbiter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:18 on Jun 01,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/arbiter.sv 
# -- Compiling module arbiter
# ** Error: (vlog-13069) /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/arbiter.sv(135): near "s_eventually": syntax error, unexpected s_eventually.
# -- Compiling module arbiter_priority_en
# -- Compiling module my_one_hot_arbiter
# -- Compiling module arbiter_2_one_hot
# -- Compiling module arbiter_3_one_hot
# -- Compiling module arbiter_4_one_hot
# -- Compiling module my_one_hot_arbiter_priority_en
# -- Compiling module thermo_gen
# -- Compiling module thermo_arbiter
# -- Compiling module thermo_arbiter_priority_en
# -- Compiling module thermo_arbiter_ext_priority
# -- Compiling module tree_arbiter
# -- Compiling module my_one_hot_arbiter_ext_priority
# -- Compiling module arbiter_ext_priority
# End time: 21:47:18 on Jun 01,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/archfx/Documents/NoCem-MPSoC/ModelSim_ase/modelsim_ase/linuxaloem/vlog failed.
# Error in macro /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/Modelsim/run.tcl line 14
# /home/archfx/Documents/NoCem-MPSoC/ModelSim_ase/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilo..."
