Simulator report for Noisuy_CNC
Tue Oct 12 09:37:42 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------+
; Simulator Summary                           ;
+-----------------------------+---------------+
; Type                        ; Value         ;
+-----------------------------+---------------+
; Simulation Start Time       ; 0 ps          ;
; Simulation End Time         ; 15.0 ms       ;
; Simulation Netlist Size     ; 221 nodes     ;
; Simulation Coverage         ;      84.36 %  ;
; Total Number of Transitions ; 520715        ;
; Simulation Breakpoints      ; 0             ;
; Family                      ; MAX II        ;
; Device                      ; EPM1270T144C3 ;
+-----------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      84.36 % ;
; Total nodes checked                                 ; 221          ;
; Total output ports checked                          ; 307          ;
; Total output ports with complete 1/0-value coverage ; 259          ;
; Total output ports with no 1/0-value coverage       ; 48           ;
; Total output ports with no 1-value coverage         ; 48           ;
; Total output ports with no 0-value coverage         ; 48           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                             ; Output Port Name                                                                                                                                                ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Noisuy_CNC|PulseX~reg0                                                                                                                               ; |Noisuy_CNC|PulseX~reg0                                                                                                                                         ; regout           ;
; |Noisuy_CNC|LessThan1~0                                                                                                                               ; |Noisuy_CNC|LessThan1~0                                                                                                                                         ; combout          ;
; |Noisuy_CNC|LessThan1~5                                                                                                                               ; |Noisuy_CNC|LessThan1~5                                                                                                                                         ; combout          ;
; |Noisuy_CNC|Mux0~0                                                                                                                                    ; |Noisuy_CNC|Mux0~0                                                                                                                                              ; combout          ;
; |Noisuy_CNC|timer[3]                                                                                                                                  ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[1]~COUT         ; cout0            ;
; |Noisuy_CNC|timer[3]                                                                                                                                  ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[1]~COUTCOUT1_46 ; cout1            ;
; |Noisuy_CNC|timer[1]                                                                                                                                  ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[1]~COUT         ; cout0            ;
; |Noisuy_CNC|timer[1]                                                                                                                                  ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[1]~COUTCOUT1_45 ; cout1            ;
; |Noisuy_CNC|timer[2]                                                                                                                                  ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[1]~COUT         ; cout0            ;
; |Noisuy_CNC|timer[2]                                                                                                                                  ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[1]~COUTCOUT1_45 ; cout1            ;
; |Noisuy_CNC|timer[0]                                                                                                                                  ; |Noisuy_CNC|Equal2~0                                                                                                                                            ; combout          ;
; |Noisuy_CNC|timer[0]                                                                                                                                  ; |Noisuy_CNC|timer[0]                                                                                                                                            ; regout           ;
; |Noisuy_CNC|timer[4]                                                                                                                                  ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[1]~COUT         ; cout0            ;
; |Noisuy_CNC|timer[4]                                                                                                                                  ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[1]~COUTCOUT1_45 ; cout1            ;
; |Noisuy_CNC|timer[5]                                                                                                                                  ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[1]~COUT         ; cout0            ;
; |Noisuy_CNC|timer[5]                                                                                                                                  ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[1]~COUTCOUT1_40 ; cout1            ;
; |Noisuy_CNC|timer[6]                                                                                                                                  ; |Noisuy_CNC|timer[6]                                                                                                                                            ; regout           ;
; |Noisuy_CNC|timer[7]                                                                                                                                  ; |Noisuy_CNC|timer[7]                                                                                                                                            ; regout           ;
; |Noisuy_CNC|Equal2~1                                                                                                                                  ; |Noisuy_CNC|Equal2~1                                                                                                                                            ; combout          ;
; |Noisuy_CNC|timer[8]                                                                                                                                  ; |Noisuy_CNC|timer[8]                                                                                                                                            ; regout           ;
; |Noisuy_CNC|timer[9]                                                                                                                                  ; |Noisuy_CNC|timer[9]                                                                                                                                            ; regout           ;
; |Noisuy_CNC|Equal2~2                                                                                                                                  ; |Noisuy_CNC|Equal2~2                                                                                                                                            ; combout          ;
; |Noisuy_CNC|Add3~1                                                                                                                                    ; |Noisuy_CNC|Add3~1                                                                                                                                              ; combout          ;
; |Noisuy_CNC|Mux1~0                                                                                                                                    ; |Noisuy_CNC|Mux1~0                                                                                                                                              ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~0  ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~0            ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~0  ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~0            ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~0  ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~0            ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~0  ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~2            ; cout0            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~0  ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~2COUT1_52    ; cout1            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~0  ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~0            ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~0  ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~2            ; cout0            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~0  ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~2COUT1_49    ; cout1            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~5  ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~5            ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[44]~0                            ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[44]~0                                      ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~0  ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~0            ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[44]~1                            ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[44]~1                                      ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~5  ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~5            ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[60]~2                            ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[60]~2                                      ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[51]~3                            ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[51]~3                                      ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~10 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~10           ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~10 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~12           ; cout0            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~10 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~12COUT1_50   ; cout1            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[59]~4                            ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[59]~4                                      ; combout          ;
; |Noisuy_CNC|Equal1~0                                                                                                                                  ; |Noisuy_CNC|Equal1~0                                                                                                                                            ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~5  ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~5            ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~5  ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~7            ; cout             ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~10 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~10           ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~10 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~12           ; cout0            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~10 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~12COUT1_51   ; cout1            ;
; |Noisuy_CNC|Equal1~1                                                                                                                                  ; |Noisuy_CNC|Equal1~1                                                                                                                                            ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~15 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~15           ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~15 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~17           ; cout0            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~15 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~17COUT1_49   ; cout1            ;
; |Noisuy_CNC|Equal1~2                                                                                                                                  ; |Noisuy_CNC|Equal1~2                                                                                                                                            ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[58]~5                            ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[58]~5                                      ; combout          ;
; |Noisuy_CNC|Equal1~3                                                                                                                                  ; |Noisuy_CNC|Equal1~3                                                                                                                                            ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~5  ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~5            ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~5  ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~7            ; cout             ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~10 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~10           ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~10 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~12           ; cout0            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~10 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~12COUT1_51   ; cout1            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~15 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~15           ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~15 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~17           ; cout0            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~15 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~17COUT1_49   ; cout1            ;
; |Noisuy_CNC|Equal1~4                                                                                                                                  ; |Noisuy_CNC|Equal1~4                                                                                                                                            ; combout          ;
; |Noisuy_CNC|Equal1~5                                                                                                                                  ; |Noisuy_CNC|Equal1~5                                                                                                                                            ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[57]~6                            ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[57]~6                                      ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~20 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~20           ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~20 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~22           ; cout0            ;
; |Noisuy_CNC|Equal1~6                                                                                                                                  ; |Noisuy_CNC|Equal1~6                                                                                                                                            ; combout          ;
; |Noisuy_CNC|flag_full~reg0                                                                                                                            ; |Noisuy_CNC|buffer[30]~1                                                                                                                                        ; combout          ;
; |Noisuy_CNC|flag_full~reg0                                                                                                                            ; |Noisuy_CNC|flag_full~reg0                                                                                                                                      ; regout           ;
; |Noisuy_CNC|buffer[30]~2                                                                                                                              ; |Noisuy_CNC|buffer[30]~2                                                                                                                                        ; combout          ;
; |Noisuy_CNC|Add0~0                                                                                                                                    ; |Noisuy_CNC|Add0~0                                                                                                                                              ; combout          ;
; |Noisuy_CNC|Add0~0                                                                                                                                    ; |Noisuy_CNC|Add0~2                                                                                                                                              ; cout0            ;
; |Noisuy_CNC|Add0~0                                                                                                                                    ; |Noisuy_CNC|Add0~2COUT1_60                                                                                                                                      ; cout1            ;
; |Noisuy_CNC|Add0~5                                                                                                                                    ; |Noisuy_CNC|Add0~5                                                                                                                                              ; combout          ;
; |Noisuy_CNC|Add0~5                                                                                                                                    ; |Noisuy_CNC|Add0~7COUT1_70                                                                                                                                      ; cout1            ;
; |Noisuy_CNC|Add0~10                                                                                                                                   ; |Noisuy_CNC|Add0~10                                                                                                                                             ; combout          ;
; |Noisuy_CNC|Add0~10                                                                                                                                   ; |Noisuy_CNC|Add0~12COUT1_72                                                                                                                                     ; cout1            ;
; |Noisuy_CNC|Add0~15                                                                                                                                   ; |Noisuy_CNC|Add0~15                                                                                                                                             ; combout          ;
; |Noisuy_CNC|Add0~15                                                                                                                                   ; |Noisuy_CNC|Add0~17COUT1_74                                                                                                                                     ; cout1            ;
; |Noisuy_CNC|Add0~20                                                                                                                                   ; |Noisuy_CNC|Add0~20                                                                                                                                             ; combout          ;
; |Noisuy_CNC|Nbuff[2]~0                                                                                                                                ; |Noisuy_CNC|Nbuff[2]~0                                                                                                                                          ; combout          ;
; |Noisuy_CNC|pre_WR                                                                                                                                    ; |Noisuy_CNC|Nbuff[2]~1                                                                                                                                          ; combout          ;
; |Noisuy_CNC|pre_WR                                                                                                                                    ; |Noisuy_CNC|pre_WR                                                                                                                                              ; regout           ;
; |Noisuy_CNC|Nbuff[2]~2                                                                                                                                ; |Noisuy_CNC|Nbuff[2]~2                                                                                                                                          ; combout          ;
; |Noisuy_CNC|Add3~6                                                                                                                                    ; |Noisuy_CNC|Add3~6                                                                                                                                              ; combout          ;
; |Noisuy_CNC|Add3~6                                                                                                                                    ; |Noisuy_CNC|Add3~8                                                                                                                                              ; cout0            ;
; |Noisuy_CNC|Add3~6                                                                                                                                    ; |Noisuy_CNC|Add3~8COUT1_84                                                                                                                                      ; cout1            ;
; |Noisuy_CNC|accX[1]~0                                                                                                                                 ; |Noisuy_CNC|accX[1]~0                                                                                                                                           ; combout          ;
; |Noisuy_CNC|pre_clk1                                                                                                                                  ; |Noisuy_CNC|accX[1]~1                                                                                                                                           ; combout          ;
; |Noisuy_CNC|pre_clk1                                                                                                                                  ; |Noisuy_CNC|pre_clk1                                                                                                                                            ; regout           ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~27 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~27           ; cout0            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~27 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~27COUT1_55   ; cout1            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~22 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~22           ; cout0            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~22 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~22COUT1_55   ; cout1            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[36]~7                            ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[36]~7                                      ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[36]~8                            ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[36]~8                                      ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~12 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~12           ; cout0            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~12 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~12COUT1_47   ; cout1            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~17 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~17           ; cout0            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~17 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~17COUT1_55   ; cout1            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~5  ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~5            ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~5  ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~7            ; cout0            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~17 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~17           ; cout0            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~17 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~17COUT1_56   ; cout1            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[43]~9                            ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[43]~9                                      ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[43]~10                           ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[43]~10                                     ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~22 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~22           ; cout0            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~22 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~22COUT1_48   ; cout1            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[52]~11                           ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[52]~11                                     ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[52]~12                           ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[52]~12                                     ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[51]~13                           ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[51]~13                                     ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[50]~14                           ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[50]~14                                     ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[50]~15                           ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[50]~15                                     ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~27 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~27           ; cout0            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~27 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~27COUT1_47   ; cout1            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[59]~16                           ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[59]~16                                     ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[58]~17                           ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[58]~17                                     ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[57]~18                           ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[57]~18                                     ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~32 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~32           ; cout0            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~32 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~32COUT1_47   ; cout1            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[60]~19                           ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[60]~19                                     ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[60]~20                           ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[60]~20                                     ; combout          ;
; |Noisuy_CNC|buffer[20]~4                                                                                                                              ; |Noisuy_CNC|buffer[20]~4                                                                                                                                        ; combout          ;
; |Noisuy_CNC|Nbuff[1]~5                                                                                                                                ; |Noisuy_CNC|Nbuff[1]~5                                                                                                                                          ; combout          ;
; |Noisuy_CNC|Add0~25                                                                                                                                   ; |Noisuy_CNC|Add0~25                                                                                                                                             ; combout          ;
; |Noisuy_CNC|Add0~25                                                                                                                                   ; |Noisuy_CNC|Add0~27                                                                                                                                             ; cout0            ;
; |Noisuy_CNC|Add0~25                                                                                                                                   ; |Noisuy_CNC|Add0~27COUT1_62                                                                                                                                     ; cout1            ;
; |Noisuy_CNC|Add0~30                                                                                                                                   ; |Noisuy_CNC|Add0~30                                                                                                                                             ; combout          ;
; |Noisuy_CNC|Add0~30                                                                                                                                   ; |Noisuy_CNC|Add0~32                                                                                                                                             ; cout0            ;
; |Noisuy_CNC|Add0~30                                                                                                                                   ; |Noisuy_CNC|Add0~32COUT1_64                                                                                                                                     ; cout1            ;
; |Noisuy_CNC|Add0~35                                                                                                                                   ; |Noisuy_CNC|Add0~35                                                                                                                                             ; combout          ;
; |Noisuy_CNC|Add0~35                                                                                                                                   ; |Noisuy_CNC|Add0~37                                                                                                                                             ; cout             ;
; |Noisuy_CNC|Add0~40                                                                                                                                   ; |Noisuy_CNC|Add0~40                                                                                                                                             ; combout          ;
; |Noisuy_CNC|Add0~40                                                                                                                                   ; |Noisuy_CNC|Add0~42COUT1_68                                                                                                                                     ; cout1            ;
; |Noisuy_CNC|Add3~12                                                                                                                                   ; |Noisuy_CNC|Add3~12                                                                                                                                             ; combout          ;
; |Noisuy_CNC|Add3~13                                                                                                                                   ; |Noisuy_CNC|Add3~13                                                                                                                                             ; combout          ;
; |Noisuy_CNC|Add3~13                                                                                                                                   ; |Noisuy_CNC|Add3~15                                                                                                                                             ; cout0            ;
; |Noisuy_CNC|Add3~13                                                                                                                                   ; |Noisuy_CNC|Add3~15COUT1_82                                                                                                                                     ; cout1            ;
; |Noisuy_CNC|LessThan1~18                                                                                                                              ; |Noisuy_CNC|LessThan1~18                                                                                                                                        ; cout             ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~10 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~10           ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~10 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12           ; cout0            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~10 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12COUT1_44   ; cout1            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[45]~21                           ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[45]~21                                     ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~20 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~20           ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~20 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~22           ; cout0            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~20 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~22COUT1_51   ; cout1            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[53]~22                           ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[53]~22                                     ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~25 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~25           ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~25 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~27           ; cout             ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[61]~23                           ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[61]~23                                     ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~30 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~30           ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~30 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~32           ; cout0            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[61]~24                           ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[61]~24                                     ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~15 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~15           ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~15 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~17           ; cout0            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~15 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~17COUT1_46   ; cout1            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[46]~25                           ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[46]~25                                     ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~25 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~25           ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~25 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~27           ; cout             ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[54]~26                           ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[54]~26                                     ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~30 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~30           ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~30 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~32           ; cout0            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[54]~27                           ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[54]~27                                     ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[40]~28                           ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[40]~28                                     ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[40]~29                           ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[40]~29                                     ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~30 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~30           ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~30 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32           ; cout0            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~20 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~20           ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~20 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~22           ; cout             ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[47]~30                           ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[47]~30                                     ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[47]~31                           ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[47]~31                                     ; combout          ;
; |Noisuy_CNC|buffer[12]~6                                                                                                                              ; |Noisuy_CNC|buffer[12]~6                                                                                                                                        ; combout          ;
; |Noisuy_CNC|Add0~45                                                                                                                                   ; |Noisuy_CNC|Add0~45                                                                                                                                             ; combout          ;
; |Noisuy_CNC|Add0~45                                                                                                                                   ; |Noisuy_CNC|Add0~47                                                                                                                                             ; cout0            ;
; |Noisuy_CNC|Add0~45                                                                                                                                   ; |Noisuy_CNC|Add0~47COUT1_66                                                                                                                                     ; cout1            ;
; |Noisuy_CNC|X[6]                                                                                                                                      ; |Noisuy_CNC|Add3~18                                                                                                                                             ; combout          ;
; |Noisuy_CNC|Add3~19                                                                                                                                   ; |Noisuy_CNC|Add3~19                                                                                                                                             ; combout          ;
; |Noisuy_CNC|Add3~19                                                                                                                                   ; |Noisuy_CNC|Add3~21                                                                                                                                             ; cout0            ;
; |Noisuy_CNC|Add3~19                                                                                                                                   ; |Noisuy_CNC|Add3~21COUT1_80                                                                                                                                     ; cout1            ;
; |Noisuy_CNC|accX[4]                                                                                                                                   ; |Noisuy_CNC|accX[4]                                                                                                                                             ; regout           ;
; |Noisuy_CNC|LessThan1~23                                                                                                                              ; |Noisuy_CNC|LessThan1~23                                                                                                                                        ; cout0            ;
; |Noisuy_CNC|LessThan1~23                                                                                                                              ; |Noisuy_CNC|LessThan1~23COUT1_55                                                                                                                                ; cout1            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27           ; cout0            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27COUT1_42   ; cout1            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[37]~32                           ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[37]~32                                     ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[37]~33                           ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[37]~33                                     ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[45]~34                           ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[45]~34                                     ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[53]~35                           ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[53]~35                                     ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[38]~36                           ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[38]~36                                     ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[38]~37                           ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[38]~37                                     ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[46]~38                           ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[46]~38                                     ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[39]~39                           ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[39]~39                                     ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[39]~40                           ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[39]~40                                     ; combout          ;
; |Noisuy_CNC|buffer[7]~8                                                                                                                               ; |Noisuy_CNC|buffer[7]~8                                                                                                                                         ; combout          ;
; |Noisuy_CNC|X[5]                                                                                                                                      ; |Noisuy_CNC|Add3~24                                                                                                                                             ; combout          ;
; |Noisuy_CNC|Add3~25                                                                                                                                   ; |Noisuy_CNC|Add3~25                                                                                                                                             ; combout          ;
; |Noisuy_CNC|Add3~25                                                                                                                                   ; |Noisuy_CNC|Add3~27                                                                                                                                             ; cout0            ;
; |Noisuy_CNC|Add3~25                                                                                                                                   ; |Noisuy_CNC|Add3~27COUT1_78                                                                                                                                     ; cout1            ;
; |Noisuy_CNC|accX[3]                                                                                                                                   ; |Noisuy_CNC|accX[3]                                                                                                                                             ; regout           ;
; |Noisuy_CNC|LessThan1~28                                                                                                                              ; |Noisuy_CNC|LessThan1~28                                                                                                                                        ; cout0            ;
; |Noisuy_CNC|LessThan1~28                                                                                                                              ; |Noisuy_CNC|LessThan1~28COUT1_53                                                                                                                                ; cout1            ;
; |Noisuy_CNC|X[4]                                                                                                                                      ; |Noisuy_CNC|Add3~30                                                                                                                                             ; combout          ;
; |Noisuy_CNC|Add3~31                                                                                                                                   ; |Noisuy_CNC|Add3~31                                                                                                                                             ; combout          ;
; |Noisuy_CNC|Add3~31                                                                                                                                   ; |Noisuy_CNC|Add3~33                                                                                                                                             ; cout             ;
; |Noisuy_CNC|accX[2]                                                                                                                                   ; |Noisuy_CNC|accX[2]                                                                                                                                             ; regout           ;
; |Noisuy_CNC|LessThan1~33                                                                                                                              ; |Noisuy_CNC|LessThan1~33                                                                                                                                        ; cout0            ;
; |Noisuy_CNC|LessThan1~33                                                                                                                              ; |Noisuy_CNC|LessThan1~33COUT1_51                                                                                                                                ; cout1            ;
; |Noisuy_CNC|X[3]                                                                                                                                      ; |Noisuy_CNC|Add3~36                                                                                                                                             ; combout          ;
; |Noisuy_CNC|Add3~37                                                                                                                                   ; |Noisuy_CNC|Add3~37                                                                                                                                             ; combout          ;
; |Noisuy_CNC|Add3~37                                                                                                                                   ; |Noisuy_CNC|Add3~39                                                                                                                                             ; cout0            ;
; |Noisuy_CNC|Add3~37                                                                                                                                   ; |Noisuy_CNC|Add3~39COUT1_76                                                                                                                                     ; cout1            ;
; |Noisuy_CNC|accX[1]                                                                                                                                   ; |Noisuy_CNC|accX[1]                                                                                                                                             ; regout           ;
; |Noisuy_CNC|LessThan1~38                                                                                                                              ; |Noisuy_CNC|LessThan1~38                                                                                                                                        ; cout0            ;
; |Noisuy_CNC|LessThan1~38                                                                                                                              ; |Noisuy_CNC|LessThan1~38COUT1_49                                                                                                                                ; cout1            ;
; |Noisuy_CNC|buffer[27]                                                                                                                                ; |Noisuy_CNC|buffer[27]                                                                                                                                          ; regout           ;
; |Noisuy_CNC|X[2]                                                                                                                                      ; |Noisuy_CNC|Add3~42                                                                                                                                             ; combout          ;
; |Noisuy_CNC|Add3~43                                                                                                                                   ; |Noisuy_CNC|Add3~43                                                                                                                                             ; combout          ;
; |Noisuy_CNC|Add3~43                                                                                                                                   ; |Noisuy_CNC|Add3~45                                                                                                                                             ; cout0            ;
; |Noisuy_CNC|Add3~43                                                                                                                                   ; |Noisuy_CNC|Add3~45COUT1_74                                                                                                                                     ; cout1            ;
; |Noisuy_CNC|accX[0]                                                                                                                                   ; |Noisuy_CNC|accX[0]                                                                                                                                             ; regout           ;
; |Noisuy_CNC|buffer[19]                                                                                                                                ; |Noisuy_CNC|buffer[19]                                                                                                                                          ; regout           ;
; |Noisuy_CNC|buffer[26]                                                                                                                                ; |Noisuy_CNC|buffer[26]                                                                                                                                          ; regout           ;
; |Noisuy_CNC|X[1]                                                                                                                                      ; |Noisuy_CNC|Add3~48                                                                                                                                             ; combout          ;
; |Noisuy_CNC|Add3~49                                                                                                                                   ; |Noisuy_CNC|Add3~49                                                                                                                                             ; combout          ;
; |Noisuy_CNC|Add3~49                                                                                                                                   ; |Noisuy_CNC|Add3~51                                                                                                                                             ; cout0            ;
; |Noisuy_CNC|Add3~49                                                                                                                                   ; |Noisuy_CNC|Add3~51COUT1_72                                                                                                                                     ; cout1            ;
; |Noisuy_CNC|buffer[11]                                                                                                                                ; |Noisuy_CNC|buffer[11]                                                                                                                                          ; regout           ;
; |Noisuy_CNC|buffer[18]                                                                                                                                ; |Noisuy_CNC|buffer[18]                                                                                                                                          ; regout           ;
; |Noisuy_CNC|buffer[25]                                                                                                                                ; |Noisuy_CNC|buffer[25]                                                                                                                                          ; regout           ;
; |Noisuy_CNC|X[0]                                                                                                                                      ; |Noisuy_CNC|Add3~54                                                                                                                                             ; combout          ;
; |Noisuy_CNC|Add3~57                                                                                                                                   ; |Noisuy_CNC|Add3~57                                                                                                                                             ; cout0            ;
; |Noisuy_CNC|Add3~57                                                                                                                                   ; |Noisuy_CNC|Add3~57COUT1_70                                                                                                                                     ; cout1            ;
; |Noisuy_CNC|buffer[3]                                                                                                                                 ; |Noisuy_CNC|buffer[3]                                                                                                                                           ; regout           ;
; |Noisuy_CNC|buffer[10]                                                                                                                                ; |Noisuy_CNC|buffer[10]                                                                                                                                          ; regout           ;
; |Noisuy_CNC|buffer[17]                                                                                                                                ; |Noisuy_CNC|buffer[17]                                                                                                                                          ; regout           ;
; |Noisuy_CNC|buffer[24]                                                                                                                                ; |Noisuy_CNC|buffer[24]                                                                                                                                          ; regout           ;
; |Noisuy_CNC|buffer[9]                                                                                                                                 ; |Noisuy_CNC|buffer[9]                                                                                                                                           ; regout           ;
; |Noisuy_CNC|buffer[16]                                                                                                                                ; |Noisuy_CNC|buffer[16]                                                                                                                                          ; regout           ;
; |Noisuy_CNC|buffer[1]                                                                                                                                 ; |Noisuy_CNC|buffer[1]                                                                                                                                           ; regout           ;
; |Noisuy_CNC|buffer[8]                                                                                                                                 ; |Noisuy_CNC|buffer[8]                                                                                                                                           ; regout           ;
; |Noisuy_CNC|buffer[0]                                                                                                                                 ; |Noisuy_CNC|buffer[0]                                                                                                                                           ; regout           ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~36 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~36           ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~36 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~36           ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~36 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~36           ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~36 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~36           ; combout          ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~31 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~31           ; combout          ;
; |Noisuy_CNC|LS                                                                                                                                        ; |Noisuy_CNC|LS~corein                                                                                                                                           ; combout          ;
; |Noisuy_CNC|clk                                                                                                                                       ; |Noisuy_CNC|clk~corein                                                                                                                                          ; combout          ;
; |Noisuy_CNC|WR                                                                                                                                        ; |Noisuy_CNC|WR~corein                                                                                                                                           ; combout          ;
; |Noisuy_CNC|Nx[3]                                                                                                                                     ; |Noisuy_CNC|Nx[3]~corein                                                                                                                                        ; combout          ;
; |Noisuy_CNC|Nx[2]                                                                                                                                     ; |Noisuy_CNC|Nx[2]~corein                                                                                                                                        ; combout          ;
; |Noisuy_CNC|Nx[1]                                                                                                                                     ; |Noisuy_CNC|Nx[1]~corein                                                                                                                                        ; combout          ;
; |Noisuy_CNC|Nx[0]                                                                                                                                     ; |Noisuy_CNC|Nx[0]~corein                                                                                                                                        ; combout          ;
; |Noisuy_CNC|PulseX                                                                                                                                    ; |Noisuy_CNC|PulseX                                                                                                                                              ; padio            ;
; |Noisuy_CNC|flag_T                                                                                                                                    ; |Noisuy_CNC|flag_T                                                                                                                                              ; padio            ;
; |Noisuy_CNC|flag_full                                                                                                                                 ; |Noisuy_CNC|flag_full                                                                                                                                           ; padio            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                             ; Output Port Name                                                                                                                                              ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Noisuy_CNC|DirX~reg0                                                                                                                                 ; |Noisuy_CNC|DirX~reg0                                                                                                                                         ; regout           ;
; |Noisuy_CNC|buffer[31]                                                                                                                                ; |Noisuy_CNC|buffer[31]                                                                                                                                        ; regout           ;
; |Noisuy_CNC|accX[7]                                                                                                                                   ; |Noisuy_CNC|accX[7]                                                                                                                                           ; regout           ;
; |Noisuy_CNC|LessThan1~8                                                                                                                               ; |Noisuy_CNC|LessThan1~8                                                                                                                                       ; cout0            ;
; |Noisuy_CNC|LessThan1~8                                                                                                                               ; |Noisuy_CNC|LessThan1~8COUT1_59                                                                                                                               ; cout1            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~20 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~22COUT1_53 ; cout1            ;
; |Noisuy_CNC|buffer[23]                                                                                                                                ; |Noisuy_CNC|buffer[23]                                                                                                                                        ; regout           ;
; |Noisuy_CNC|Add0~5                                                                                                                                    ; |Noisuy_CNC|Add0~7                                                                                                                                            ; cout0            ;
; |Noisuy_CNC|Add0~10                                                                                                                                   ; |Noisuy_CNC|Add0~12                                                                                                                                           ; cout0            ;
; |Noisuy_CNC|Add0~15                                                                                                                                   ; |Noisuy_CNC|Add0~17                                                                                                                                           ; cout0            ;
; |Noisuy_CNC|accX[6]                                                                                                                                   ; |Noisuy_CNC|accX[6]                                                                                                                                           ; regout           ;
; |Noisuy_CNC|LessThan1~13                                                                                                                              ; |Noisuy_CNC|LessThan1~13                                                                                                                                      ; cout0            ;
; |Noisuy_CNC|LessThan1~13                                                                                                                              ; |Noisuy_CNC|LessThan1~13COUT1_57                                                                                                                              ; cout1            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~5  ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~7COUT1_48  ; cout1            ;
; |Noisuy_CNC|buffer[15]                                                                                                                                ; |Noisuy_CNC|buffer[15]                                                                                                                                        ; regout           ;
; |Noisuy_CNC|Add0~40                                                                                                                                   ; |Noisuy_CNC|Add0~42                                                                                                                                           ; cout0            ;
; |Noisuy_CNC|Add3~11                                                                                                                                   ; |Noisuy_CNC|Add3~11                                                                                                                                           ; combout          ;
; |Noisuy_CNC|accX[5]                                                                                                                                   ; |Noisuy_CNC|accX[5]                                                                                                                                           ; regout           ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~30 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~32COUT1_53 ; cout1            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~30 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~32COUT1_54 ; cout1            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~30 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32COUT1_53 ; cout1            ;
; |Noisuy_CNC|buffer[7]                                                                                                                                 ; |Noisuy_CNC|buffer[7]                                                                                                                                         ; regout           ;
; |Noisuy_CNC|buffer[30]                                                                                                                                ; |Noisuy_CNC|buffer[30]                                                                                                                                        ; regout           ;
; |Noisuy_CNC|buffer[22]                                                                                                                                ; |Noisuy_CNC|buffer[22]                                                                                                                                        ; regout           ;
; |Noisuy_CNC|buffer[29]                                                                                                                                ; |Noisuy_CNC|buffer[29]                                                                                                                                        ; regout           ;
; |Noisuy_CNC|buffer[14]                                                                                                                                ; |Noisuy_CNC|buffer[14]                                                                                                                                        ; regout           ;
; |Noisuy_CNC|buffer[21]                                                                                                                                ; |Noisuy_CNC|buffer[21]                                                                                                                                        ; regout           ;
; |Noisuy_CNC|buffer[28]                                                                                                                                ; |Noisuy_CNC|buffer[28]                                                                                                                                        ; regout           ;
; |Noisuy_CNC|buffer[6]                                                                                                                                 ; |Noisuy_CNC|buffer[6]                                                                                                                                         ; regout           ;
; |Noisuy_CNC|buffer[13]                                                                                                                                ; |Noisuy_CNC|buffer[13]                                                                                                                                        ; regout           ;
; |Noisuy_CNC|buffer[20]                                                                                                                                ; |Noisuy_CNC|buffer[20]                                                                                                                                        ; regout           ;
; |Noisuy_CNC|buffer[5]                                                                                                                                 ; |Noisuy_CNC|buffer[5]                                                                                                                                         ; regout           ;
; |Noisuy_CNC|buffer[12]                                                                                                                                ; |Noisuy_CNC|buffer[12]                                                                                                                                        ; regout           ;
; |Noisuy_CNC|buffer[4]                                                                                                                                 ; |Noisuy_CNC|buffer[4]                                                                                                                                         ; regout           ;
; |Noisuy_CNC|buffer[2]                                                                                                                                 ; |Noisuy_CNC|buffer[2]                                                                                                                                         ; regout           ;
; |Noisuy_CNC|N[7]                                                                                                                                      ; |Noisuy_CNC|N[7]~corein                                                                                                                                       ; combout          ;
; |Noisuy_CNC|Nx[7]                                                                                                                                     ; |Noisuy_CNC|Nx[7]~corein                                                                                                                                      ; combout          ;
; |Noisuy_CNC|N[6]                                                                                                                                      ; |Noisuy_CNC|N[6]~corein                                                                                                                                       ; combout          ;
; |Noisuy_CNC|N[5]                                                                                                                                      ; |Noisuy_CNC|N[5]~corein                                                                                                                                       ; combout          ;
; |Noisuy_CNC|N[4]                                                                                                                                      ; |Noisuy_CNC|N[4]~corein                                                                                                                                       ; combout          ;
; |Noisuy_CNC|N[3]                                                                                                                                      ; |Noisuy_CNC|N[3]~corein                                                                                                                                       ; combout          ;
; |Noisuy_CNC|Nx[6]                                                                                                                                     ; |Noisuy_CNC|Nx[6]~corein                                                                                                                                      ; combout          ;
; |Noisuy_CNC|N[2]                                                                                                                                      ; |Noisuy_CNC|N[2]~corein                                                                                                                                       ; combout          ;
; |Noisuy_CNC|Nx[5]                                                                                                                                     ; |Noisuy_CNC|Nx[5]~corein                                                                                                                                      ; combout          ;
; |Noisuy_CNC|N[1]                                                                                                                                      ; |Noisuy_CNC|N[1]~corein                                                                                                                                       ; combout          ;
; |Noisuy_CNC|Nx[4]                                                                                                                                     ; |Noisuy_CNC|Nx[4]~corein                                                                                                                                      ; combout          ;
; |Noisuy_CNC|N[0]                                                                                                                                      ; |Noisuy_CNC|N[0]~corein                                                                                                                                       ; combout          ;
; |Noisuy_CNC|DirX                                                                                                                                      ; |Noisuy_CNC|DirX                                                                                                                                              ; padio            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                             ; Output Port Name                                                                                                                                              ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Noisuy_CNC|DirX~reg0                                                                                                                                 ; |Noisuy_CNC|DirX~reg0                                                                                                                                         ; regout           ;
; |Noisuy_CNC|buffer[31]                                                                                                                                ; |Noisuy_CNC|buffer[31]                                                                                                                                        ; regout           ;
; |Noisuy_CNC|accX[7]                                                                                                                                   ; |Noisuy_CNC|accX[7]                                                                                                                                           ; regout           ;
; |Noisuy_CNC|LessThan1~8                                                                                                                               ; |Noisuy_CNC|LessThan1~8                                                                                                                                       ; cout0            ;
; |Noisuy_CNC|LessThan1~8                                                                                                                               ; |Noisuy_CNC|LessThan1~8COUT1_59                                                                                                                               ; cout1            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~20 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~22COUT1_53 ; cout1            ;
; |Noisuy_CNC|buffer[23]                                                                                                                                ; |Noisuy_CNC|buffer[23]                                                                                                                                        ; regout           ;
; |Noisuy_CNC|Add0~5                                                                                                                                    ; |Noisuy_CNC|Add0~7                                                                                                                                            ; cout0            ;
; |Noisuy_CNC|Add0~10                                                                                                                                   ; |Noisuy_CNC|Add0~12                                                                                                                                           ; cout0            ;
; |Noisuy_CNC|Add0~15                                                                                                                                   ; |Noisuy_CNC|Add0~17                                                                                                                                           ; cout0            ;
; |Noisuy_CNC|accX[6]                                                                                                                                   ; |Noisuy_CNC|accX[6]                                                                                                                                           ; regout           ;
; |Noisuy_CNC|LessThan1~13                                                                                                                              ; |Noisuy_CNC|LessThan1~13                                                                                                                                      ; cout0            ;
; |Noisuy_CNC|LessThan1~13                                                                                                                              ; |Noisuy_CNC|LessThan1~13COUT1_57                                                                                                                              ; cout1            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~5  ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~7COUT1_48  ; cout1            ;
; |Noisuy_CNC|buffer[15]                                                                                                                                ; |Noisuy_CNC|buffer[15]                                                                                                                                        ; regout           ;
; |Noisuy_CNC|Add0~40                                                                                                                                   ; |Noisuy_CNC|Add0~42                                                                                                                                           ; cout0            ;
; |Noisuy_CNC|Add3~11                                                                                                                                   ; |Noisuy_CNC|Add3~11                                                                                                                                           ; combout          ;
; |Noisuy_CNC|accX[5]                                                                                                                                   ; |Noisuy_CNC|accX[5]                                                                                                                                           ; regout           ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~30 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~32COUT1_53 ; cout1            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~30 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~32COUT1_54 ; cout1            ;
; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~30 ; |Noisuy_CNC|lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32COUT1_53 ; cout1            ;
; |Noisuy_CNC|buffer[7]                                                                                                                                 ; |Noisuy_CNC|buffer[7]                                                                                                                                         ; regout           ;
; |Noisuy_CNC|buffer[30]                                                                                                                                ; |Noisuy_CNC|buffer[30]                                                                                                                                        ; regout           ;
; |Noisuy_CNC|buffer[22]                                                                                                                                ; |Noisuy_CNC|buffer[22]                                                                                                                                        ; regout           ;
; |Noisuy_CNC|buffer[29]                                                                                                                                ; |Noisuy_CNC|buffer[29]                                                                                                                                        ; regout           ;
; |Noisuy_CNC|buffer[14]                                                                                                                                ; |Noisuy_CNC|buffer[14]                                                                                                                                        ; regout           ;
; |Noisuy_CNC|buffer[21]                                                                                                                                ; |Noisuy_CNC|buffer[21]                                                                                                                                        ; regout           ;
; |Noisuy_CNC|buffer[28]                                                                                                                                ; |Noisuy_CNC|buffer[28]                                                                                                                                        ; regout           ;
; |Noisuy_CNC|buffer[6]                                                                                                                                 ; |Noisuy_CNC|buffer[6]                                                                                                                                         ; regout           ;
; |Noisuy_CNC|buffer[13]                                                                                                                                ; |Noisuy_CNC|buffer[13]                                                                                                                                        ; regout           ;
; |Noisuy_CNC|buffer[20]                                                                                                                                ; |Noisuy_CNC|buffer[20]                                                                                                                                        ; regout           ;
; |Noisuy_CNC|buffer[5]                                                                                                                                 ; |Noisuy_CNC|buffer[5]                                                                                                                                         ; regout           ;
; |Noisuy_CNC|buffer[12]                                                                                                                                ; |Noisuy_CNC|buffer[12]                                                                                                                                        ; regout           ;
; |Noisuy_CNC|buffer[4]                                                                                                                                 ; |Noisuy_CNC|buffer[4]                                                                                                                                         ; regout           ;
; |Noisuy_CNC|buffer[2]                                                                                                                                 ; |Noisuy_CNC|buffer[2]                                                                                                                                         ; regout           ;
; |Noisuy_CNC|N[7]                                                                                                                                      ; |Noisuy_CNC|N[7]~corein                                                                                                                                       ; combout          ;
; |Noisuy_CNC|Nx[7]                                                                                                                                     ; |Noisuy_CNC|Nx[7]~corein                                                                                                                                      ; combout          ;
; |Noisuy_CNC|N[6]                                                                                                                                      ; |Noisuy_CNC|N[6]~corein                                                                                                                                       ; combout          ;
; |Noisuy_CNC|N[5]                                                                                                                                      ; |Noisuy_CNC|N[5]~corein                                                                                                                                       ; combout          ;
; |Noisuy_CNC|N[4]                                                                                                                                      ; |Noisuy_CNC|N[4]~corein                                                                                                                                       ; combout          ;
; |Noisuy_CNC|N[3]                                                                                                                                      ; |Noisuy_CNC|N[3]~corein                                                                                                                                       ; combout          ;
; |Noisuy_CNC|Nx[6]                                                                                                                                     ; |Noisuy_CNC|Nx[6]~corein                                                                                                                                      ; combout          ;
; |Noisuy_CNC|N[2]                                                                                                                                      ; |Noisuy_CNC|N[2]~corein                                                                                                                                       ; combout          ;
; |Noisuy_CNC|Nx[5]                                                                                                                                     ; |Noisuy_CNC|Nx[5]~corein                                                                                                                                      ; combout          ;
; |Noisuy_CNC|N[1]                                                                                                                                      ; |Noisuy_CNC|N[1]~corein                                                                                                                                       ; combout          ;
; |Noisuy_CNC|Nx[4]                                                                                                                                     ; |Noisuy_CNC|Nx[4]~corein                                                                                                                                      ; combout          ;
; |Noisuy_CNC|N[0]                                                                                                                                      ; |Noisuy_CNC|N[0]~corein                                                                                                                                       ; combout          ;
; |Noisuy_CNC|DirX                                                                                                                                      ; |Noisuy_CNC|DirX                                                                                                                                              ; padio            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Oct 12 09:37:41 2021
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Noisuy_CNC -c Noisuy_CNC
Info: Using vector source file "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      84.36 %
Info: Number of transitions in simulation is 520715
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 157 megabytes
    Info: Processing ended: Tue Oct 12 09:37:42 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


