============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 09 2025  12:52:16 pm
  Module:                 carry_select_adder_68810_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (4 ps) Path Delay Check
     Startpoint: (F) B[6]
       Endpoint: (F) Cout

                   Capture    Launch  
      Path Delay:+    4350         -  
      Drv Adjust:+       0         0  
         Arrival:=    4350            
                                      
   Required Time:=    4350            
       Data Path:-    4346            
           Slack:=       4            

Exceptions/Constraints:
  max_delay             4350            constraints.sdc_line_1 

#------------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags     Arc     Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------------
  B[6]                                                      -       -         F     (arrival)                      2  7.7  1000     0       0    (-,-) 
  CSA_BLOCKS[1].RCA_C0/F1A/g31/Y                            -       A->Y      R     sky130_fd_sc_hd__clkinv_1      2  8.9   220   275     275    (-,-) 
  CSA_BLOCKS[1].RCA_C0/F1A/g29__2398/Y                      -       A->Y      F     sky130_fd_sc_hd__nor2_1        2 10.3    86   118     394    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[1].FA/g3/Y           -       B1->Y     R     sky130_fd_sc_hd__o21ai_2       1  5.9   242    78     471    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[1].FA/g2/Y           -       A->Y      F     sky130_fd_sc_hd__nand2_2       2 10.6    87   106     577    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[2].FA/g2/X           -       B1->X     F     sky130_fd_sc_hd__a2bb2o_4      1  5.8    37   231     807    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[3].FA/g57__6131/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          1  5.8    96   376    1184    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[4].FA/g57__1881/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          1  5.8    96   396    1580    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[5].FA/g57__5115/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          1  5.8    96   396    1976    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[6].FA/g57__7482/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          1  5.8    96   396    2373    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[7].FA/g57__4733/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          1  5.4    94   393    2766    (-,-) 
  g554__6783/Y                                              -       A0->Y     R     sky130_fd_sc_hd__mux2i_2       9 44.9   653   537    3303    (-,-) 
  g545__7410/Y                                              -       S->Y      R     sky130_fd_sc_hd__mux2i_4      11 44.7   406   526    3829    (-,-) 
  g534__6131/X                                              -       S->X      F     sky130_fd_sc_hd__mux2_2        1 51.3   158   516    4346    (-,-) 
  Cout                                                      -       -         F     (port)                         -    -     -     0    4346    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------------

