============================================================
   Tang Dynasty, V5.0.30786
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/English/TD5.0/bin/td.exe
   Run by =     luowei
   Run Date =   Tue Feb 22 16:25:06 2022

   Run on =     LAPTOP-90DN52SL
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-8007 ERROR: extra comma in port association list is not allowed in top.v(30)
HDL-8007 ERROR: ignore module module due to previous errors in top.v(2)
HDL-1007 : Verilog file 'top.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-8007 ERROR: extra comma in port association list is not allowed in top.v(30)
HDL-8007 ERROR: ignore module module due to previous errors in top.v(2)
HDL-1007 : Verilog file 'top.v' ignored due to errors
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-8007 ERROR: extra comma in port association list is not allowed in top.v(30)
HDL-8007 ERROR: ignore module module due to previous errors in top.v(2)
HDL-1007 : Verilog file 'top.v' ignored due to errors
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-8007 ERROR: extra comma in port association list is not allowed in top.v(30)
HDL-8007 ERROR: ignore module module due to previous errors in top.v(2)
HDL-1007 : Verilog file 'top.v' ignored due to errors
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file clk_vga.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-8007 ERROR: cannot find port 'fbclk' on this module in top.v(30)
HDL-1007 : 'clk_vga' is declared here in clk_vga.v(22)
HDL-5007 WARNING: port 'clk0_out' remains unconnected for this instance in top.v(26)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-5007 WARNING: instantiate unknown module Driver in top.v(32)
HDL-8007 ERROR: Driver is a black box
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-8007 ERROR: constant is not allowed here in top.v(42)
HDL-1007 : connection type is incompatible with formal type for port 'lcd_en' in instance 'u_cam_vga_out' in top.v(42)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
USR-6010 WARNING: ADC constraints: pin VGA_B[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin VGA_B[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin VGA_B[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin VGA_B[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin VGA_B[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin VGA_G[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin VGA_G[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin VGA_G[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin VGA_G[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin VGA_G[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin VGA_G[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin VGA_R[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin VGA_R[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin VGA_R[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin VGA_R[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin VGA_R[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin clk_50m has no constraint.
USR-6010 WARNING: ADC constraints: pin rst_n has no constraint.
USR-6010 WARNING: ADC constraints: pin vga_clk has no constraint.
USR-6010 WARNING: ADC constraints: pin vga_en has no constraint.
USR-6010 WARNING: ADC constraints: pin vga_hsync has no constraint.
USR-6010 WARNING: ADC constraints: pin vga_vsync has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1014 : Optimize round 1
SYN-1032 : 166/105 useful/useless nets, 103/41 useful/useless insts
SYN-1015 : Optimize round 1, 145 better
SYN-1014 : Optimize round 2
SYN-1032 : 166/1 useful/useless nets, 103/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 15 instances.
SYN-1015 : Optimize round 1, 51 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1032 : 122/2 useful/useless nets, 75/2 useful/useless insts
RUN-1002 : start command "td_mkdir simulation"
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        22
  #input                    2
  #output                  20
  #inout                    0

Gate Statistics
#Basic gates               31
  #and                      3
  #nand                     0
  #or                       0
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                      1
  #bufif1                   0
  #MX21                     3
  #FADD                     0
  #DFF                     24
  #LATCH                    0
#MACRO_ADD                  9
#MACRO_EQ                   2
#MACRO_MUX                 25

Report Hierarchy Area:
+-------------------------------------------------+
|Instance        |Module  |gates  |seq    |macros |
+-------------------------------------------------+
|top             |top     |7      |24     |12     |
|  pll_inst      |clk_vga |0      |0      |1      |
|  u_cam_vga_out |Driver  |6      |24     |11     |
+-------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 22 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 144/2 useful/useless nets, 98/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 144/1 useful/useless nets, 98/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 144/1 useful/useless nets, 98/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 275/18 useful/useless nets, 245/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 480.51 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 33 (3.48), #lev = 2 (1.30)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 33 (3.48), #lev = 2 (1.30)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 480.55 sec
SYN-3001 : Mapper mapped 65 instances into 35 LUTs, name keeping = 80%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        22
  #input                    2
  #output                  20
  #inout                    0

LUT Statistics
#Total_luts               160
  #lut4                    23
  #lut5                    13
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             124

Utilization Statistics
#lut                      160   out of  19600    0.82%
#reg                       24   out of  19600    0.12%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       22   out of    188   11.70%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------+
|Instance        |Module  |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------+
|top             |top     |36     |124    |24     |0      |0      |
|  pll_inst      |clk_vga |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver  |35     |124    |24     |0      |0      |
+-----------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 98 adder to BLE ...
SYN-4008 : Packed 98 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (24 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 144 instances
RUN-1001 : 36 luts, 24 seqs, 49 mslices, 8 lslices, 22 pads, 0 brams, 0 dsps
RUN-1001 : There are total 167 nets
RUN-1001 : 132 nets have 2 pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 142 instances, 36 luts, 24 seqs, 57 slices, 9 macros(57 instances: 49 mslices 8 lslices)
PHY-3001 : Cell area utilization is 0%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 41637.2
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 142.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 26970.5, overlap = 0
PHY-3002 : Step(2): len = 21399.8, overlap = 0
PHY-3002 : Step(3): len = 14628.7, overlap = 0
PHY-3002 : Step(4): len = 10427.7, overlap = 0
PHY-3002 : Step(5): len = 8368.8, overlap = 0
PHY-3002 : Step(6): len = 7002.2, overlap = 0
PHY-3002 : Step(7): len = 5662.4, overlap = 0
PHY-3002 : Step(8): len = 5333.7, overlap = 0
PHY-3002 : Step(9): len = 5082.2, overlap = 0
PHY-3002 : Step(10): len = 4280.5, overlap = 0.75
PHY-3002 : Step(11): len = 3729.5, overlap = 0.5
PHY-3002 : Step(12): len = 3659.5, overlap = 0.5
PHY-3002 : Step(13): len = 3548.2, overlap = 0.5
PHY-3002 : Step(14): len = 3454.8, overlap = 0.5
PHY-3002 : Step(15): len = 3454.8, overlap = 0.5
PHY-3002 : Step(16): len = 3207.8, overlap = 1
PHY-3002 : Step(17): len = 3207.8, overlap = 1
PHY-3002 : Step(18): len = 3100.7, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003650s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(19): len = 3232.2, overlap = 2.4375
PHY-3002 : Step(20): len = 3232.2, overlap = 2.4375
PHY-3002 : Step(21): len = 3092.6, overlap = 2.5
PHY-3002 : Step(22): len = 3097.6, overlap = 2.5
PHY-3002 : Step(23): len = 3097.6, overlap = 2.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.15756e-05
PHY-3002 : Step(24): len = 3608, overlap = 9.125
PHY-3002 : Step(25): len = 3632.3, overlap = 8.28125
PHY-3002 : Step(26): len = 3700.4, overlap = 9.71875
PHY-3002 : Step(27): len = 3671.2, overlap = 9.625
PHY-3002 : Step(28): len = 3541, overlap = 9.90625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000183151
PHY-3002 : Step(29): len = 3647.7, overlap = 9.40625
PHY-3002 : Step(30): len = 3659.5, overlap = 8.96875
PHY-3002 : Step(31): len = 3665.4, overlap = 8.96875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000366303
PHY-3002 : Step(32): len = 3613.9, overlap = 8.96875
PHY-3002 : Step(33): len = 3613.9, overlap = 8.96875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 19.28 peak overflow 4.91
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7664, over cnt = 6(0%), over = 11, worst = 2
PHY-1002 : len = 7832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015366s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (101.7%)

PHY-1001 : Congestion index: top1 = 3.75, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.071243s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (109.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 569, tnet num: 165, tinst num: 142, tnode num: 653, tedge num: 863.
TMR-2508 : Levelizing timing graph completed, there are 20 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.101230s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (92.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.179495s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (104.5%)

OPT-1001 : End physical optimization;  0.184174s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (101.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 36 LUT to BLE ...
SYN-4008 : Packed 36 LUT and 24 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 12 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 36/120 primitive instances ...
PHY-3001 : End packing;  0.006245s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 106 instances
RUN-1001 : 49 mslices, 30 lslices, 22 pads, 0 brams, 0 dsps
RUN-1001 : There are total 143 nets
RUN-1001 : 108 nets have 2 pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 104 instances, 79 slices, 9 macros(57 instances: 49 mslices 8 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 3570.4, Over = 7.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000298201
PHY-3002 : Step(34): len = 3519.4, overlap = 7.75
PHY-3002 : Step(35): len = 3514.3, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000596401
PHY-3002 : Step(36): len = 3531.4, overlap = 8
PHY-3002 : Step(37): len = 3531.4, overlap = 8
PHY-3002 : Step(38): len = 3499.7, overlap = 8
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0011928
PHY-3002 : Step(39): len = 3519.5, overlap = 7.5
PHY-3002 : Step(40): len = 3522.8, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018933s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (165.1%)

PHY-3001 : Trial Legalized: Len = 4996.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(41): len = 4201.2, overlap = 1.25
PHY-3002 : Step(42): len = 4170.8, overlap = 1.25
PHY-3002 : Step(43): len = 4085.6, overlap = 2.25
PHY-3002 : Step(44): len = 3941.4, overlap = 3
PHY-3002 : Step(45): len = 3922.9, overlap = 3.25
PHY-3002 : Step(46): len = 3924.5, overlap = 3.25
PHY-3002 : Step(47): len = 3924.5, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005292s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (295.3%)

PHY-3001 : Legalized: Len = 4276.4, Over = 0
PHY-3001 : End spreading;  0.002479s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 4276.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 9808, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 9800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015423s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (202.6%)

PHY-1001 : Congestion index: top1 = 6.25, top5 = 1.88, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.087775s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (106.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 496, tnet num: 141, tinst num: 104, tnode num: 555, tedge num: 775.
TMR-2508 : Levelizing timing graph completed, there are 20 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.101875s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (107.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.197417s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (102.9%)

OPT-1001 : End physical optimization;  0.201729s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (108.4%)

RUN-1003 : finish command "place" in  1.549832s wall, 1.937500s user + 0.718750s system = 2.656250s CPU (171.4%)

RUN-1004 : used memory is 245 MB, reserved memory is 232 MB, peak memory is 252 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        22
  #input                    2
  #output                  20
  #inout                    0

Utilization Statistics
#lut                      150   out of  19600    0.77%
#reg                       24   out of  19600    0.12%
#le                       150
  #lut only               126   out of    150   84.00%
  #reg only                 0   out of    150    0.00%
  #lut&reg                 24   out of    150   16.00%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       22   out of    188   11.70%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         F9        LVCMOS25          N/A           N/A        NONE    
    rst_n        INPUT         E2        LVCMOS25          N/A           N/A        NONE    
  VGA_B[4]      OUTPUT        H16        LVCMOS25           8            N/A        NONE    
  VGA_B[3]      OUTPUT        F16        LVCMOS25           8            N/A        NONE    
  VGA_B[2]      OUTPUT        R11        LVCMOS25           8            N/A        NONE    
  VGA_B[1]      OUTPUT        T12        LVCMOS25           8            N/A        NONE    
  VGA_B[0]      OUTPUT         D8        LVCMOS25           8            N/A        NONE    
  VGA_G[5]      OUTPUT        G16        LVCMOS25           8            N/A        NONE    
  VGA_G[4]      OUTPUT        E11        LVCMOS25           8            N/A        NONE    
  VGA_G[3]      OUTPUT        B14        LVCMOS25           8            N/A        NONE    
  VGA_G[2]      OUTPUT         D3        LVCMOS25           8            N/A        NONE    
  VGA_G[1]      OUTPUT         G5        LVCMOS25           8            N/A        NONE    
  VGA_G[0]      OUTPUT        M16        LVCMOS25           8            N/A        NONE    
  VGA_R[4]      OUTPUT        C13        LVCMOS25           8            N/A        NONE    
  VGA_R[3]      OUTPUT        G14        LVCMOS25           8            N/A        NONE    
  VGA_R[2]      OUTPUT        C15        LVCMOS25           8            N/A        NONE    
  VGA_R[1]      OUTPUT         A6        LVCMOS25           8            N/A        NONE    
  VGA_R[0]      OUTPUT         B3        LVCMOS25           8            N/A        NONE    
   vga_clk      OUTPUT        M11        LVCMOS25           8            N/A        NONE    
   vga_en       OUTPUT         H5        LVCMOS25           8            N/A        NONE    
  vga_hsync     OUTPUT        P14        LVCMOS25           8            N/A        NONE    
  vga_vsync     OUTPUT        T15        LVCMOS25           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |150   |93     |57     |24     |0      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 106 instances
RUN-1001 : 49 mslices, 30 lslices, 22 pads, 0 brams, 0 dsps
RUN-1001 : There are total 143 nets
RUN-1001 : 108 nets have 2 pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 9808, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 9800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015364s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (508.5%)

PHY-1001 : Congestion index: top1 = 6.25, top5 = 1.88, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.083780s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (167.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 2376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.044972s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (104.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 2376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000021s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 16% nets.
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 48% nets.
PHY-1002 : len = 13952, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.376911s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (140.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 13952, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 13952
PHY-1001 : End DR Iter 1; 0.004485s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.132107s wall, 5.125000s user + 0.171875s system = 5.296875s CPU (103.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.304614s wall, 5.312500s user + 0.203125s system = 5.515625s CPU (104.0%)

RUN-1004 : used memory is 332 MB, reserved memory is 320 MB, peak memory is 749 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        22
  #input                    2
  #output                  20
  #inout                    0

Utilization Statistics
#lut                      150   out of  19600    0.77%
#reg                       24   out of  19600    0.12%
#le                       150
  #lut only               126   out of    150   84.00%
  #reg only                 0   out of    150    0.00%
  #lut&reg                 24   out of    150   16.00%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       22   out of    188   11.70%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         F9        LVCMOS25          N/A           N/A        NONE    
    rst_n        INPUT         E2        LVCMOS25          N/A           N/A        NONE    
  VGA_B[4]      OUTPUT        H16        LVCMOS25           8            N/A        NONE    
  VGA_B[3]      OUTPUT        F16        LVCMOS25           8            N/A        NONE    
  VGA_B[2]      OUTPUT        R11        LVCMOS25           8            N/A        NONE    
  VGA_B[1]      OUTPUT        T12        LVCMOS25           8            N/A        NONE    
  VGA_B[0]      OUTPUT         D8        LVCMOS25           8            N/A        NONE    
  VGA_G[5]      OUTPUT        G16        LVCMOS25           8            N/A        NONE    
  VGA_G[4]      OUTPUT        E11        LVCMOS25           8            N/A        NONE    
  VGA_G[3]      OUTPUT        B14        LVCMOS25           8            N/A        NONE    
  VGA_G[2]      OUTPUT         D3        LVCMOS25           8            N/A        NONE    
  VGA_G[1]      OUTPUT         G5        LVCMOS25           8            N/A        NONE    
  VGA_G[0]      OUTPUT        M16        LVCMOS25           8            N/A        NONE    
  VGA_R[4]      OUTPUT        C13        LVCMOS25           8            N/A        NONE    
  VGA_R[3]      OUTPUT        G14        LVCMOS25           8            N/A        NONE    
  VGA_R[2]      OUTPUT        C15        LVCMOS25           8            N/A        NONE    
  VGA_R[1]      OUTPUT         A6        LVCMOS25           8            N/A        NONE    
  VGA_R[0]      OUTPUT         B3        LVCMOS25           8            N/A        NONE    
   vga_clk      OUTPUT        M11        LVCMOS25           8            N/A        NONE    
   vga_en       OUTPUT         H5        LVCMOS25           8            N/A        NONE    
  vga_hsync     OUTPUT        P14        LVCMOS25           8            N/A        NONE    
  vga_vsync     OUTPUT        T15        LVCMOS25           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |150   |93     |57     |24     |0      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1        85   
    #2        5-10      25   
    #3       11-50      7    
  Average     2.70           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 106
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 143, pip num: 1027
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 322 valid insts, and 3707 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
GUI-5004 WARNING: vga_en has not been assigned location ...
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment clk_50m  LOCATION = R7;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = L7;  "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1014 : Optimize round 1
SYN-1032 : 165/105 useful/useless nets, 103/41 useful/useless insts
SYN-1015 : Optimize round 1, 146 better
SYN-1014 : Optimize round 2
SYN-1032 : 165/1 useful/useless nets, 103/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 15 instances.
SYN-1015 : Optimize round 1, 51 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1032 : 121/2 useful/useless nets, 75/2 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Gate Statistics
#Basic gates               31
  #and                      3
  #nand                     0
  #or                       0
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                      1
  #bufif1                   0
  #MX21                     3
  #FADD                     0
  #DFF                     24
  #LATCH                    0
#MACRO_ADD                  9
#MACRO_EQ                   2
#MACRO_MUX                 25

Report Hierarchy Area:
+-------------------------------------------------+
|Instance        |Module  |gates  |seq    |macros |
+-------------------------------------------------+
|top             |top     |7      |24     |12     |
|  pll_inst      |clk_vga |0      |0      |1      |
|  u_cam_vga_out |Driver  |6      |24     |11     |
+-------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 21 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 142/2 useful/useless nets, 97/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 142/1 useful/useless nets, 97/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 142/1 useful/useless nets, 97/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 274/17 useful/useless nets, 244/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 758.33 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 33 (3.48), #lev = 2 (1.30)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 33 (3.48), #lev = 2 (1.30)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 758.37 sec
SYN-3001 : Mapper mapped 65 instances into 35 LUTs, name keeping = 80%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

LUT Statistics
#Total_luts               160
  #lut4                    23
  #lut5                    13
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             124

Utilization Statistics
#lut                      160   out of  19600    0.82%
#reg                       24   out of  19600    0.12%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------+
|Instance        |Module  |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------+
|top             |top     |36     |124    |24     |0      |0      |
|  pll_inst      |clk_vga |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver  |35     |124    |24     |0      |0      |
+-----------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 98 adder to BLE ...
SYN-4008 : Packed 98 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (24 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 143 instances
RUN-1001 : 36 luts, 24 seqs, 49 mslices, 8 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 166 nets
RUN-1001 : 131 nets have 2 pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 141 instances, 36 luts, 24 seqs, 57 slices, 9 macros(57 instances: 49 mslices 8 lslices)
PHY-3001 : Cell area utilization is 0%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 40906.2
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 141.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(48): len = 26307.4, overlap = 0
PHY-3002 : Step(49): len = 19986.3, overlap = 0
PHY-3002 : Step(50): len = 15397, overlap = 0
PHY-3002 : Step(51): len = 10225.4, overlap = 0
PHY-3002 : Step(52): len = 7597.7, overlap = 0
PHY-3002 : Step(53): len = 6452.6, overlap = 0
PHY-3002 : Step(54): len = 5308, overlap = 0
PHY-3002 : Step(55): len = 5203.1, overlap = 0
PHY-3002 : Step(56): len = 4588.8, overlap = 0
PHY-3002 : Step(57): len = 3624.4, overlap = 0.75
PHY-3002 : Step(58): len = 3176.8, overlap = 0.5
PHY-3002 : Step(59): len = 3176.8, overlap = 0.5
PHY-3002 : Step(60): len = 2985.3, overlap = 0.5
PHY-3002 : Step(61): len = 2985.3, overlap = 0.5
PHY-3002 : Step(62): len = 2950, overlap = 0.5
PHY-3002 : Step(63): len = 2950, overlap = 0.5
PHY-3002 : Step(64): len = 2890.8, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003674s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (425.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(65): len = 2900.5, overlap = 3.375
PHY-3002 : Step(66): len = 2900.5, overlap = 3.375
PHY-3002 : Step(67): len = 2854.2, overlap = 3.375
PHY-3002 : Step(68): len = 2854.2, overlap = 3.375
PHY-3002 : Step(69): len = 2884.6, overlap = 3.375
PHY-3002 : Step(70): len = 2884.6, overlap = 3.375
PHY-3002 : Step(71): len = 2841.8, overlap = 3
PHY-3002 : Step(72): len = 2841.8, overlap = 3
PHY-3002 : Step(73): len = 2856.9, overlap = 3
PHY-3002 : Step(74): len = 2856.9, overlap = 3
PHY-3002 : Step(75): len = 2838.7, overlap = 2.625
PHY-3002 : Step(76): len = 2838.7, overlap = 2.625
PHY-3002 : Step(77): len = 2840.4, overlap = 1.875
PHY-3002 : Step(78): len = 2840.4, overlap = 1.875
PHY-3002 : Step(79): len = 2821.9, overlap = 1.5
PHY-3002 : Step(80): len = 2821.9, overlap = 1.5
PHY-3002 : Step(81): len = 2825, overlap = 1.6875
PHY-3002 : Step(82): len = 2825, overlap = 1.6875
PHY-3002 : Step(83): len = 2784.1, overlap = 1
PHY-3002 : Step(84): len = 2784.1, overlap = 1
PHY-3002 : Step(85): len = 2810.6, overlap = 1
PHY-3002 : Step(86): len = 2810.6, overlap = 1
PHY-3002 : Step(87): len = 2770.3, overlap = 1
PHY-3002 : Step(88): len = 2770.3, overlap = 1
PHY-3002 : Step(89): len = 2797.4, overlap = 0.75
PHY-3002 : Step(90): len = 2797.4, overlap = 0.75
PHY-3002 : Step(91): len = 2761.6, overlap = 0.75
PHY-3002 : Step(92): len = 2761.6, overlap = 0.75
PHY-3002 : Step(93): len = 2783, overlap = 0.75
PHY-3002 : Step(94): len = 2783, overlap = 0.75
PHY-3002 : Step(95): len = 2749.4, overlap = 0.75
PHY-3002 : Step(96): len = 2749.4, overlap = 0.75
PHY-3002 : Step(97): len = 2771, overlap = 0.75
PHY-3002 : Step(98): len = 2771, overlap = 0.75
PHY-3002 : Step(99): len = 2732.8, overlap = 1.5625
PHY-3002 : Step(100): len = 2732.8, overlap = 1.5625
PHY-3002 : Step(101): len = 2757.9, overlap = 1.5625
PHY-3002 : Step(102): len = 2757.9, overlap = 1.5625
PHY-3002 : Step(103): len = 2721.2, overlap = 1.8125
PHY-3002 : Step(104): len = 2721.2, overlap = 1.8125
PHY-3002 : Step(105): len = 2742.7, overlap = 1.8125
PHY-3002 : Step(106): len = 2742.7, overlap = 1.8125
PHY-3002 : Step(107): len = 2709.2, overlap = 2.0625
PHY-3002 : Step(108): len = 2709.2, overlap = 2.0625
PHY-3002 : Step(109): len = 2729.2, overlap = 2.0625
PHY-3002 : Step(110): len = 2729.2, overlap = 2.0625
PHY-3002 : Step(111): len = 2673.6, overlap = 2.0625
PHY-3002 : Step(112): len = 2673.6, overlap = 2.0625
PHY-3002 : Step(113): len = 2718.5, overlap = 2.5625
PHY-3002 : Step(114): len = 2718.5, overlap = 2.5625
PHY-3002 : Step(115): len = 2665.5, overlap = 2.5625
PHY-3002 : Step(116): len = 2665.5, overlap = 2.5625
PHY-3002 : Step(117): len = 2711.1, overlap = 2.5625
PHY-3002 : Step(118): len = 2711.1, overlap = 2.5625
PHY-3002 : Step(119): len = 2659.7, overlap = 2.8125
PHY-3002 : Step(120): len = 2659.7, overlap = 2.8125
PHY-3002 : Step(121): len = 2700.2, overlap = 3.1875
PHY-3002 : Step(122): len = 2700.2, overlap = 3.1875
PHY-3002 : Step(123): len = 2650.9, overlap = 3.1875
PHY-3002 : Step(124): len = 2644.2, overlap = 3.1875
PHY-3002 : Step(125): len = 2644.2, overlap = 3.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.09975e-05
PHY-3002 : Step(126): len = 2784.9, overlap = 12.2813
PHY-3002 : Step(127): len = 2820, overlap = 12.2813
PHY-3002 : Step(128): len = 2902, overlap = 12.0313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000141995
PHY-3002 : Step(129): len = 3111.7, overlap = 7.21875
PHY-3002 : Step(130): len = 3111.7, overlap = 7.21875
PHY-3002 : Step(131): len = 3132.7, overlap = 7.28125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00028399
PHY-3002 : Step(132): len = 3160, overlap = 7.25
PHY-3002 : Step(133): len = 3160, overlap = 7.25
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 15.03 peak overflow 2.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 3976, over cnt = 8(0%), over = 11, worst = 2
PHY-1002 : len = 4088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016441s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.0%)

PHY-1001 : Congestion index: top1 = 2.50, top5 = 0.00, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.081119s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (115.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 566, tnet num: 164, tinst num: 141, tnode num: 650, tedge num: 860.
TMR-2508 : Levelizing timing graph completed, there are 20 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.096009s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (97.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.184132s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (118.8%)

OPT-1001 : End physical optimization;  0.188167s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (116.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 36 LUT to BLE ...
SYN-4008 : Packed 36 LUT and 24 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 12 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 36/119 primitive instances ...
PHY-3001 : End packing;  0.006263s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 104 instances
RUN-1001 : 49 mslices, 29 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 142 nets
RUN-1001 : 107 nets have 2 pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 102 instances, 78 slices, 9 macros(57 instances: 49 mslices 8 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 3127.4, Over = 6.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000319094
PHY-3002 : Step(134): len = 3123.7, overlap = 6.75
PHY-3002 : Step(135): len = 3123.7, overlap = 6.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000638188
PHY-3002 : Step(136): len = 3154.2, overlap = 6.75
PHY-3002 : Step(137): len = 3154.2, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00127638
PHY-3002 : Step(138): len = 3182.5, overlap = 6.75
PHY-3002 : Step(139): len = 3185.1, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015942s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (98.0%)

PHY-3001 : Trial Legalized: Len = 5021.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(140): len = 4093.6, overlap = 2.5
PHY-3002 : Step(141): len = 4011.1, overlap = 2.5
PHY-3002 : Step(142): len = 3930.4, overlap = 2.75
PHY-3002 : Step(143): len = 3900.1, overlap = 2.75
PHY-3002 : Step(144): len = 3907.4, overlap = 3
PHY-3002 : Step(145): len = 3907.4, overlap = 3
PHY-3002 : Step(146): len = 3908.9, overlap = 2.75
PHY-3002 : Step(147): len = 3908.9, overlap = 2.75
PHY-3002 : Step(148): len = 3900.3, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005272s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 4409.4, Over = 0
PHY-3001 : End spreading;  0.002305s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 4409.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6560, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 6544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014862s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.1%)

PHY-1001 : Congestion index: top1 = 5.00, top5 = 0.00, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.085685s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (91.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 490, tnet num: 140, tinst num: 102, tnode num: 546, tedge num: 767.
TMR-2508 : Levelizing timing graph completed, there are 20 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.119063s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (105.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.213511s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (95.1%)

OPT-1001 : End physical optimization;  0.218076s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (150.5%)

RUN-1003 : finish command "place" in  2.534136s wall, 3.593750s user + 1.281250s system = 4.875000s CPU (192.4%)

RUN-1004 : used memory is 359 MB, reserved memory is 353 MB, peak memory is 749 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      150   out of  19600    0.77%
#reg                       24   out of  19600    0.12%
#le                       150
  #lut only               126   out of    150   84.00%
  #reg only                 0   out of    150    0.00%
  #lut&reg                 24   out of    150   16.00%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |150   |93     |57     |24     |0      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 104 instances
RUN-1001 : 49 mslices, 29 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 142 nets
RUN-1001 : 107 nets have 2 pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6560, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 6544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015279s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (102.3%)

PHY-1001 : Congestion index: top1 = 5.00, top5 = 0.00, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.080388s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (97.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.046978s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 17% nets.
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 49% nets.
PHY-1002 : len = 13944, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 13944
PHY-1001 : End Routed; 0.195025s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (128.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.294945s wall, 1.171875s user + 0.171875s system = 1.343750s CPU (103.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.461461s wall, 1.359375s user + 0.171875s system = 1.531250s CPU (104.8%)

RUN-1004 : used memory is 354 MB, reserved memory is 345 MB, peak memory is 766 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      150   out of  19600    0.77%
#reg                       24   out of  19600    0.12%
#le                       150
  #lut only               126   out of    150   84.00%
  #reg only                 0   out of    150    0.00%
  #lut&reg                 24   out of    150   16.00%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |150   |93     |57     |24     |0      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1        85   
    #2        5-10      25   
    #3       11-50      7    
  Average     2.68           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 104
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 142, pip num: 1022
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 305 valid insts, and 3686 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1290, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.410551s wall, 1.375000s user + 0.031250s system = 1.406250s CPU (99.7%)

RUN-1004 : used memory is 490 MB, reserved memory is 483 MB, peak memory is 766 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.320970s wall, 0.437500s user + 0.515625s system = 0.953125s CPU (13.0%)

RUN-1004 : used memory is 516 MB, reserved memory is 511 MB, peak memory is 766 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.118667s wall, 1.953125s user + 0.578125s system = 2.531250s CPU (27.8%)

RUN-1004 : used memory is 380 MB, reserved memory is 371 MB, peak memory is 766 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment clk_50m  LOCATION = R7;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = L7;  "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1014 : Optimize round 1
SYN-1032 : 166/105 useful/useless nets, 104/41 useful/useless insts
SYN-1015 : Optimize round 1, 146 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 6 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 1, 51 better
SYN-1014 : Optimize round 2
SYN-1032 : 93/6 useful/useless nets, 68/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1032 : 116/1 useful/useless nets, 76/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Gate Statistics
#Basic gates               31
  #and                      3
  #nand                     0
  #or                       0
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                      1
  #bufif1                   0
  #MX21                     3
  #FADD                     0
  #DFF                     24
  #LATCH                    0
#MACRO_ADD                  9
#MACRO_EQ                   2
#MACRO_MUX                 25

Report Hierarchy Area:
+-------------------------------------------------+
|Instance        |Module  |gates  |seq    |macros |
+-------------------------------------------------+
|top             |top     |7      |24     |12     |
|  pll_inst      |clk_vga |0      |0      |1      |
|  u_cam_vga_out |Driver  |6      |24     |11     |
+-------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 21 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 137/2 useful/useless nets, 98/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 275/11 useful/useless nets, 245/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 815.23 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 33 (3.48), #lev = 2 (1.30)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 33 (3.48), #lev = 2 (1.30)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 815.26 sec
SYN-3001 : Mapper mapped 65 instances into 35 LUTs, name keeping = 80%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

LUT Statistics
#Total_luts               160
  #lut4                    23
  #lut5                    13
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             124

Utilization Statistics
#lut                      160   out of  19600    0.82%
#reg                       24   out of  19600    0.12%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------+
|Instance        |Module  |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------+
|top             |top     |36     |124    |24     |0      |0      |
|  pll_inst      |clk_vga |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver  |35     |124    |24     |0      |0      |
+-----------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 98 adder to BLE ...
SYN-4008 : Packed 98 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (24 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 143 instances
RUN-1001 : 36 luts, 24 seqs, 49 mslices, 8 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 166 nets
RUN-1001 : 131 nets have 2 pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 141 instances, 36 luts, 24 seqs, 57 slices, 9 macros(57 instances: 49 mslices 8 lslices)
PHY-3001 : Cell area utilization is 0%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 40834.2
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 141.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(149): len = 26221.9, overlap = 0
PHY-3002 : Step(150): len = 19854.4, overlap = 0
PHY-3002 : Step(151): len = 15318.8, overlap = 0
PHY-3002 : Step(152): len = 10127.5, overlap = 0
PHY-3002 : Step(153): len = 7459.2, overlap = 0
PHY-3002 : Step(154): len = 6358.6, overlap = 0
PHY-3002 : Step(155): len = 5272, overlap = 0
PHY-3002 : Step(156): len = 5167.5, overlap = 0
PHY-3002 : Step(157): len = 4466.3, overlap = 0
PHY-3002 : Step(158): len = 3617.2, overlap = 1
PHY-3002 : Step(159): len = 3108.7, overlap = 0.5
PHY-3002 : Step(160): len = 3056.6, overlap = 0.5
PHY-3002 : Step(161): len = 3026.8, overlap = 0
PHY-3002 : Step(162): len = 3082.8, overlap = 0
PHY-3002 : Step(163): len = 3110.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003726s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(164): len = 2904.1, overlap = 2.25
PHY-3002 : Step(165): len = 2916, overlap = 2.25
PHY-3002 : Step(166): len = 2946.4, overlap = 2.25
PHY-3002 : Step(167): len = 2973.4, overlap = 2.25
PHY-3002 : Step(168): len = 2986.4, overlap = 2.25
PHY-3002 : Step(169): len = 2944.7, overlap = 2.1875
PHY-3002 : Step(170): len = 2859.7, overlap = 1.0625
PHY-3002 : Step(171): len = 2864.6, overlap = 1.0625
PHY-3002 : Step(172): len = 2828.9, overlap = 1.25
PHY-3002 : Step(173): len = 2837.6, overlap = 1
PHY-3002 : Step(174): len = 2713.9, overlap = 1.5625
PHY-3002 : Step(175): len = 2743.7, overlap = 1.5625
PHY-3002 : Step(176): len = 2806.6, overlap = 2.3125
PHY-3002 : Step(177): len = 2837, overlap = 3.125
PHY-3002 : Step(178): len = 2746.6, overlap = 5.09375
PHY-3002 : Step(179): len = 2783.5, overlap = 6.09375
PHY-3002 : Step(180): len = 2809.1, overlap = 6.96875
PHY-3002 : Step(181): len = 2822.8, overlap = 8.15625
PHY-3002 : Step(182): len = 2732.8, overlap = 9.3125
PHY-3002 : Step(183): len = 2514.5, overlap = 9.9375
PHY-3002 : Step(184): len = 2496.2, overlap = 9.9375
PHY-3002 : Step(185): len = 2496.2, overlap = 9.9375
PHY-3002 : Step(186): len = 2443.4, overlap = 10.125
PHY-3002 : Step(187): len = 2443.4, overlap = 10.125
PHY-3002 : Step(188): len = 2412.1, overlap = 10.125
PHY-3002 : Step(189): len = 2414.9, overlap = 10.125
PHY-3002 : Step(190): len = 2414.9, overlap = 10.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.11752e-06
PHY-3002 : Step(191): len = 2879.9, overlap = 15.7188
PHY-3002 : Step(192): len = 2879.9, overlap = 15.7188
PHY-3002 : Step(193): len = 2749.7, overlap = 10.6875
PHY-3002 : Step(194): len = 2803.7, overlap = 9.6875
PHY-3002 : Step(195): len = 2803.7, overlap = 9.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.6235e-05
PHY-3002 : Step(196): len = 3106.3, overlap = 7.46875
PHY-3002 : Step(197): len = 3106.3, overlap = 7.46875
PHY-3002 : Step(198): len = 3017, overlap = 7.53125
PHY-3002 : Step(199): len = 3017, overlap = 7.53125
PHY-3002 : Step(200): len = 2926.1, overlap = 9.78125
PHY-3002 : Step(201): len = 2926.1, overlap = 9.78125
PHY-3002 : Step(202): len = 2880.1, overlap = 7.3125
PHY-3002 : Step(203): len = 2880.1, overlap = 7.3125
PHY-3002 : Step(204): len = 2823.5, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.24701e-05
PHY-3002 : Step(205): len = 2916.5, overlap = 7.8125
PHY-3002 : Step(206): len = 2916.5, overlap = 7.8125
PHY-3002 : Step(207): len = 2890.4, overlap = 7.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.49402e-05
PHY-3002 : Step(208): len = 2934, overlap = 7.3125
PHY-3002 : Step(209): len = 2934, overlap = 7.3125
PHY-3002 : Step(210): len = 2913.8, overlap = 7.3125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 18.56 peak overflow 3.63
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 3832, over cnt = 7(0%), over = 11, worst = 2
PHY-1002 : len = 3976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017259s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.5%)

PHY-1001 : Congestion index: top1 = 2.50, top5 = 0.00, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.077863s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (100.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 560, tnet num: 164, tinst num: 141, tnode num: 644, tedge num: 848.
TMR-2508 : Levelizing timing graph completed, there are 20 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.104837s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (104.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.190908s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (98.2%)

OPT-1001 : End physical optimization;  0.195062s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (96.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 36 LUT to BLE ...
SYN-4008 : Packed 36 LUT and 24 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 12 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 36/119 primitive instances ...
PHY-3001 : End packing;  0.007309s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (427.6%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 103 instances
RUN-1001 : 49 mslices, 28 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 142 nets
RUN-1001 : 107 nets have 2 pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 101 instances, 77 slices, 9 macros(57 instances: 49 mslices 8 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 2879.4, Over = 7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.6616e-05
PHY-3002 : Step(211): len = 2814, overlap = 6.75
PHY-3002 : Step(212): len = 2814, overlap = 6.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000133232
PHY-3002 : Step(213): len = 2909.3, overlap = 6.25
PHY-3002 : Step(214): len = 2909.3, overlap = 6.25
PHY-3002 : Step(215): len = 2898.9, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000266464
PHY-3002 : Step(216): len = 2960.3, overlap = 6
PHY-3002 : Step(217): len = 2960.3, overlap = 6
PHY-3002 : Step(218): len = 2967, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013924s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (224.4%)

PHY-3001 : Trial Legalized: Len = 4167.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(219): len = 3596.2, overlap = 2
PHY-3002 : Step(220): len = 3542.8, overlap = 2
PHY-3002 : Step(221): len = 3492.7, overlap = 2.25
PHY-3002 : Step(222): len = 3466.6, overlap = 2.5
PHY-3002 : Step(223): len = 3457.9, overlap = 2.25
PHY-3002 : Step(224): len = 3457.9, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006085s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (256.8%)

PHY-3001 : Legalized: Len = 3967.4, Over = 0
PHY-3001 : End spreading;  0.002613s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 3967.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5464, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 5464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015637s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (99.9%)

PHY-1001 : Congestion index: top1 = 5.00, top5 = 0.00, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.091774s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (102.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 484, tnet num: 140, tinst num: 101, tnode num: 540, tedge num: 755.
TMR-2508 : Levelizing timing graph completed, there are 20 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.099144s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (94.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.198455s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (110.2%)

OPT-1001 : End physical optimization;  0.202824s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (107.9%)

RUN-1003 : finish command "place" in  2.193179s wall, 2.843750s user + 1.062500s system = 3.906250s CPU (178.1%)

RUN-1004 : used memory is 385 MB, reserved memory is 379 MB, peak memory is 766 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      150   out of  19600    0.77%
#reg                       24   out of  19600    0.12%
#le                       150
  #lut only               126   out of    150   84.00%
  #reg only                 0   out of    150    0.00%
  #lut&reg                 24   out of    150   16.00%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |150   |93     |57     |24     |0      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 103 instances
RUN-1001 : 49 mslices, 28 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 142 nets
RUN-1001 : 107 nets have 2 pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5464, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 5464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015376s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (101.6%)

PHY-1001 : Congestion index: top1 = 5.00, top5 = 0.00, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.079819s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (137.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.046140s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 15% nets.
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 49% nets.
PHY-1002 : len = 12936, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.166037s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (122.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 12936, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 12936
PHY-1001 : End DR Iter 1; 0.003976s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.311183s wall, 1.328125s user + 0.078125s system = 1.406250s CPU (107.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.478700s wall, 1.484375s user + 0.093750s system = 1.578125s CPU (106.7%)

RUN-1004 : used memory is 378 MB, reserved memory is 369 MB, peak memory is 794 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      150   out of  19600    0.77%
#reg                       24   out of  19600    0.12%
#le                       150
  #lut only               126   out of    150   84.00%
  #reg only                 0   out of    150    0.00%
  #lut&reg                 24   out of    150   16.00%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |150   |93     |57     |24     |0      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1        85   
    #2        5-10      26   
    #3       11-50      6    
  Average     2.62           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 103
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 142, pip num: 1000
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 283 valid insts, and 3640 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1290, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.372656s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (100.2%)

RUN-1004 : used memory is 492 MB, reserved memory is 487 MB, peak memory is 794 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.306450s wall, 0.453125s user + 0.234375s system = 0.687500s CPU (9.4%)

RUN-1004 : used memory is 518 MB, reserved memory is 515 MB, peak memory is 794 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.042176s wall, 1.984375s user + 0.250000s system = 2.234375s CPU (24.7%)

RUN-1004 : used memory is 381 MB, reserved memory is 370 MB, peak memory is 794 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file top.v
HDL-8007 ERROR: extra comma in port association list is not allowed in top.v(54)
HDL-8007 ERROR: ignore module module due to previous errors in top.v(2)
HDL-1007 : Verilog file 'top.v' ignored due to errors
HDL-1007 : analyze verilog file top.v
HDL-8007 ERROR: extra comma in port association list is not allowed in top.v(55)
HDL-8007 ERROR: ignore module module due to previous errors in top.v(2)
HDL-1007 : Verilog file 'top.v' ignored due to errors
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file top.v
HDL-5007 WARNING: 'data' is already implicitly declared on line 36 in top.v(49)
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 16 for port 'doa' in top.v(57)
HDL-5007 WARNING: net 'addra[15]' does not have a driver in top.v(23)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment clk_50m  LOCATION = R7;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = L7;  "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model img
SYN-5013 WARNING: Undriven net: model "top" / net "addra[0]" in top.v(23)
SYN-5014 WARNING: the net's pin: pin "addra[0]" in top.v(52)
SYN-5013 WARNING: Undriven net: model "top" / net "addra[10]" in top.v(23)
SYN-5014 WARNING: the net's pin: pin "addra[10]" in top.v(52)
SYN-5013 WARNING: Undriven net: model "top" / net "addra[11]" in top.v(23)
SYN-5014 WARNING: the net's pin: pin "addra[11]" in top.v(52)
SYN-5013 WARNING: Undriven net: model "top" / net "addra[12]" in top.v(23)
SYN-5014 WARNING: the net's pin: pin "addra[12]" in top.v(52)
SYN-5013 WARNING: Undriven net: model "top" / net "addra[13]" in top.v(23)
SYN-5014 WARNING: the net's pin: pin "addra[13]" in top.v(52)
SYN-5013 WARNING: Undriven net: model "top" / net "addra[14]" in top.v(23)
SYN-5014 WARNING: the net's pin: pin "addra[14]" in top.v(52)
SYN-5013 WARNING: Undriven net: model "top" / net "addra[15]" in top.v(23)
SYN-5014 WARNING: the net's pin: pin "addra[15]" in top.v(52)
SYN-5013 WARNING: Undriven net: model "top" / net "addra[1]" in top.v(23)
SYN-5014 WARNING: the net's pin: pin "addra[1]" in top.v(52)
SYN-5013 WARNING: Undriven net: model "top" / net "addra[2]" in top.v(23)
SYN-5014 WARNING: the net's pin: pin "addra[2]" in top.v(52)
SYN-5013 WARNING: Undriven net: model "top" / net "addra[3]" in top.v(23)
SYN-5014 WARNING: the net's pin: pin "addra[3]" in top.v(52)
SYN-5013 WARNING: Undriven net: model "top" / net "addra[4]" in top.v(23)
SYN-5014 WARNING: the net's pin: pin "addra[4]" in top.v(52)
SYN-5013 WARNING: Undriven net: model "top" / net "addra[5]" in top.v(23)
SYN-5014 WARNING: the net's pin: pin "addra[5]" in top.v(52)
SYN-5013 WARNING: Undriven net: model "top" / net "addra[6]" in top.v(23)
SYN-5014 WARNING: the net's pin: pin "addra[6]" in top.v(52)
SYN-5013 WARNING: Undriven net: model "top" / net "addra[7]" in top.v(23)
SYN-5014 WARNING: the net's pin: pin "addra[7]" in top.v(52)
SYN-5013 WARNING: Undriven net: model "top" / net "addra[8]" in top.v(23)
SYN-5014 WARNING: the net's pin: pin "addra[8]" in top.v(52)
SYN-5013 WARNING: Undriven net: model "top" / net "addra[9]" in top.v(23)
SYN-5014 WARNING: the net's pin: pin "addra[9]" in top.v(52)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 207/116 useful/useless nets, 107/42 useful/useless insts
SYN-1015 : Optimize round 1, 158 better
SYN-1014 : Optimize round 2
SYN-1032 : 207/1 useful/useless nets, 107/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 5 mux instances.
SYN-1015 : Optimize round 1, 41 better
SYN-1014 : Optimize round 2
SYN-1032 : 114/5 useful/useless nets, 78/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1032 : 163/2 useful/useless nets, 89/2 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Gate Statistics
#Basic gates               31
  #and                      3
  #nand                     0
  #or                       0
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                      1
  #bufif1                   0
  #MX21                     3
  #FADD                     0
  #DFF                     24
  #LATCH                    0
#MACRO_ADD                  9
#MACRO_EQ                   2
#MACRO_MUX                 35

Report Hierarchy Area:
+-------------------------------------------------+
|Instance        |Module  |gates  |seq    |macros |
+-------------------------------------------------+
|top             |top     |7      |24     |13     |
|  pll_inst      |clk_vga |0      |0      |1      |
|  u_cam_vga_out |Driver  |6      |24     |11     |
|  uimg_rom      |img     |0      |0      |1      |
+-------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 21 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 184/2 useful/useless nets, 111/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 184/1 useful/useless nets, 111/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 184/1 useful/useless nets, 111/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: inst will be optimized to a new one with A-width 11 due to unused data out
SYN-2541 : Reading BRAM "inst" init file "E:/mif_coe\pic.mif"
SYN-2542 : Parsing MIF init file
SYN-2594 : bram inst: inst will be optimized to a new one with A-addr 0 due to const address
SYN-2512 : LOGIC BRAM "inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 332/1 useful/useless nets, 259/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 2772.90 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 44 (3.11), #lev = 2 (1.49)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 44 (3.11), #lev = 2 (1.49)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 2772.94 sec
SYN-3001 : Mapper mapped 76 instances into 46 LUTs, name keeping = 84%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 2772.99 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

LUT Statistics
#Total_luts               171
  #lut4                    34
  #lut5                    13
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             124

Utilization Statistics
#lut                      171   out of  19600    0.87%
#reg                       24   out of  19600    0.12%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------+
|Instance        |Module  |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------+
|top             |top     |47     |124    |24     |1      |0      |
|  pll_inst      |clk_vga |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver  |46     |124    |24     |0      |0      |
|  uimg_rom      |img     |0      |0      |0      |1      |0      |
+-----------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 98 adder to BLE ...
SYN-4008 : Packed 98 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "img" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model img
SYN-1016 : Merged 4 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (26 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 155 instances
RUN-1001 : 47 luts, 24 seqs, 49 mslices, 8 lslices, 21 pads, 1 brams, 0 dsps
RUN-1001 : There are total 188 nets
RUN-1001 : 152 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 153 instances, 47 luts, 24 seqs, 57 slices, 9 macros(57 instances: 49 mslices 8 lslices)
PHY-3001 : Cell area utilization is 0%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 48038.6
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 153.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(225): len = 33398.5, overlap = 2.25
PHY-3002 : Step(226): len = 30554.4, overlap = 2.25
PHY-3002 : Step(227): len = 17443.2, overlap = 0
PHY-3002 : Step(228): len = 13977.4, overlap = 2.25
PHY-3002 : Step(229): len = 12060.1, overlap = 2.25
PHY-3002 : Step(230): len = 7936.7, overlap = 0
PHY-3002 : Step(231): len = 6482.2, overlap = 0
PHY-3002 : Step(232): len = 5844, overlap = 0
PHY-3002 : Step(233): len = 5114.6, overlap = 2.25
PHY-3002 : Step(234): len = 4368.9, overlap = 2.25
PHY-3002 : Step(235): len = 4349.7, overlap = 2.25
PHY-3002 : Step(236): len = 4323.4, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.95617e-05
PHY-3002 : Step(237): len = 4370.4, overlap = 2.5
PHY-3002 : Step(238): len = 4371.4, overlap = 0.25
PHY-3002 : Step(239): len = 4371.4, overlap = 0.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.91234e-05
PHY-3002 : Step(240): len = 4306.1, overlap = 0.5
PHY-3002 : Step(241): len = 4306.1, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005629s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (277.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(242): len = 4654.2, overlap = 5.15625
PHY-3002 : Step(243): len = 4702.4, overlap = 5.15625
PHY-3002 : Step(244): len = 4494.3, overlap = 4.71875
PHY-3002 : Step(245): len = 4448.8, overlap = 4.28125
PHY-3002 : Step(246): len = 4460.5, overlap = 4.28125
PHY-3002 : Step(247): len = 4513.6, overlap = 3.875
PHY-3002 : Step(248): len = 4513.6, overlap = 3.875
PHY-3002 : Step(249): len = 4431.7, overlap = 3.875
PHY-3002 : Step(250): len = 4460.7, overlap = 3.875
PHY-3002 : Step(251): len = 4504.9, overlap = 3.875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000380682
PHY-3002 : Step(252): len = 4932.8, overlap = 8.125
PHY-3002 : Step(253): len = 4932.8, overlap = 8.125
PHY-3002 : Step(254): len = 4902.4, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000761364
PHY-3002 : Step(255): len = 4917, overlap = 8
PHY-3002 : Step(256): len = 4927, overlap = 8
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00152273
PHY-3002 : Step(257): len = 4930.8, overlap = 8.125
PHY-3002 : Step(258): len = 4930.8, overlap = 8.125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 14.97 peak overflow 4.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5824, over cnt = 9(0%), over = 15, worst = 2
PHY-1002 : len = 6016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016727s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.4%)

PHY-1001 : Congestion index: top1 = 3.75, top5 = 0.00, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.078911s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (118.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 609, tnet num: 186, tinst num: 153, tnode num: 696, tedge num: 911.
TMR-2508 : Levelizing timing graph completed, there are 22 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.100564s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (124.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.187249s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (116.8%)

OPT-1001 : End physical optimization;  0.191824s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (114.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 47 LUT to BLE ...
SYN-4008 : Packed 47 LUT and 24 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 23 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 47/131 primitive instances ...
PHY-3001 : End packing;  0.007197s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (434.2%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 112 instances
RUN-1001 : 49 mslices, 36 lslices, 21 pads, 1 brams, 0 dsps
RUN-1001 : There are total 164 nets
RUN-1001 : 128 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 110 instances, 85 slices, 9 macros(57 instances: 49 mslices 8 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 4868.8, Over = 7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00141526
PHY-3002 : Step(259): len = 4862.2, overlap = 7
PHY-3002 : Step(260): len = 4857.7, overlap = 7
PHY-3002 : Step(261): len = 4882.8, overlap = 6.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00283051
PHY-3002 : Step(262): len = 4889.2, overlap = 6.75
PHY-3002 : Step(263): len = 4880.2, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00566102
PHY-3002 : Step(264): len = 4886.5, overlap = 6.75
PHY-3002 : Step(265): len = 4886.5, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022878s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (204.9%)

PHY-3001 : Trial Legalized: Len = 6159.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(266): len = 5561.3, overlap = 1.25
PHY-3002 : Step(267): len = 5561.5, overlap = 1.75
PHY-3002 : Step(268): len = 5508, overlap = 2.75
PHY-3002 : Step(269): len = 5424.2, overlap = 2.5
PHY-3002 : Step(270): len = 5432, overlap = 2.5
PHY-3002 : Step(271): len = 5426, overlap = 2.75
PHY-3002 : Step(272): len = 5366.3, overlap = 2.75
PHY-3002 : Step(273): len = 5366.3, overlap = 2.75
PHY-3002 : Step(274): len = 5361.4, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005723s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 5837.8, Over = 0
PHY-3001 : End spreading;  0.002331s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 5837.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 8088, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 8064, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 8128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021456s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (582.6%)

PHY-1001 : Congestion index: top1 = 5.00, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.093010s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (201.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 536, tnet num: 162, tinst num: 110, tnode num: 598, tedge num: 823.
TMR-2508 : Levelizing timing graph completed, there are 22 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.100642s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (93.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.202334s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (146.7%)

OPT-1001 : End physical optimization;  0.206857s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (143.5%)

RUN-1003 : finish command "place" in  1.621212s wall, 2.203125s user + 0.656250s system = 2.859375s CPU (176.4%)

RUN-1004 : used memory is 379 MB, reserved memory is 376 MB, peak memory is 794 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      161   out of  19600    0.82%
#reg                       24   out of  19600    0.12%
#le                       161
  #lut only               137   out of    161   85.09%
  #reg only                 0   out of    161    0.00%
  #lut&reg                 24   out of    161   14.91%
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |161   |104    |57     |24     |1      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 112 instances
RUN-1001 : 49 mslices, 36 lslices, 21 pads, 1 brams, 0 dsps
RUN-1001 : There are total 164 nets
RUN-1001 : 128 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 8088, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 8064, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 8128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020156s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (155.0%)

PHY-1001 : Congestion index: top1 = 5.00, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.087861s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (106.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.047729s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (98.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 56% nets.
PHY-1002 : len = 14224, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 14224
PHY-1001 : End Routed; 0.174059s wall, 0.281250s user + 0.046875s system = 0.328125s CPU (188.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.322079s wall, 1.312500s user + 0.187500s system = 1.500000s CPU (113.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.499752s wall, 1.500000s user + 0.203125s system = 1.703125s CPU (113.6%)

RUN-1004 : used memory is 374 MB, reserved memory is 371 MB, peak memory is 794 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      161   out of  19600    0.82%
#reg                       24   out of  19600    0.12%
#le                       161
  #lut only               137   out of    161   85.09%
  #reg only                 0   out of    161    0.00%
  #lut&reg                 24   out of    161   14.91%
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |161   |104    |57     |24     |1      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       106   
    #2         3        1    
    #3        5-10      25   
    #4       11-50      7    
  Average     2.40           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010011100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 112
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 164, pip num: 1132
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 315 valid insts, and 4029 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010011100000000000000000" in  1.003135s wall, 3.703125s user + 0.062500s system = 3.765625s CPU (375.4%)

RUN-1004 : used memory is 380 MB, reserved memory is 378 MB, peak memory is 794 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-8007 ERROR: concurrent assignment to a non-net 'lcd_xpos' is not permitted in top.v(49)
HDL-8007 ERROR: concurrent assignment to a non-net 'lcd_ypos' is not permitted in top.v(50)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 16 for port 'doa' in top.v(57)
HDL-5007 WARNING: net 'addra[15]' does not have a driver in top.v(23)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment clk_50m  LOCATION = R7;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = L7;  "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model img
SYN-5013 WARNING: Undriven net: model "top" / net "addra[0]" in top.v(23)
SYN-5014 WARNING: the net's pin: pin "addra[0]" in top.v(52)
SYN-5013 WARNING: Undriven net: model "top" / net "addra[10]" in top.v(23)
SYN-5014 WARNING: the net's pin: pin "addra[10]" in top.v(52)
SYN-5013 WARNING: Undriven net: model "top" / net "addra[11]" in top.v(23)
SYN-5014 WARNING: the net's pin: pin "addra[11]" in top.v(52)
SYN-5013 WARNING: Undriven net: model "top" / net "addra[12]" in top.v(23)
SYN-5014 WARNING: the net's pin: pin "addra[12]" in top.v(52)
SYN-5013 WARNING: Undriven net: model "top" / net "addra[13]" in top.v(23)
SYN-5014 WARNING: the net's pin: pin "addra[13]" in top.v(52)
SYN-5013 WARNING: Undriven net: model "top" / net "addra[14]" in top.v(23)
SYN-5014 WARNING: the net's pin: pin "addra[14]" in top.v(52)
SYN-5013 WARNING: Undriven net: model "top" / net "addra[15]" in top.v(23)
SYN-5014 WARNING: the net's pin: pin "addra[15]" in top.v(52)
SYN-5013 WARNING: Undriven net: model "top" / net "addra[1]" in top.v(23)
SYN-5014 WARNING: the net's pin: pin "addra[1]" in top.v(52)
SYN-5013 WARNING: Undriven net: model "top" / net "addra[2]" in top.v(23)
SYN-5014 WARNING: the net's pin: pin "addra[2]" in top.v(52)
SYN-5013 WARNING: Undriven net: model "top" / net "addra[3]" in top.v(23)
SYN-5014 WARNING: the net's pin: pin "addra[3]" in top.v(52)
SYN-5013 WARNING: Undriven net: model "top" / net "addra[4]" in top.v(23)
SYN-5014 WARNING: the net's pin: pin "addra[4]" in top.v(52)
SYN-5013 WARNING: Undriven net: model "top" / net "addra[5]" in top.v(23)
SYN-5014 WARNING: the net's pin: pin "addra[5]" in top.v(52)
SYN-5013 WARNING: Undriven net: model "top" / net "addra[6]" in top.v(23)
SYN-5014 WARNING: the net's pin: pin "addra[6]" in top.v(52)
SYN-5013 WARNING: Undriven net: model "top" / net "addra[7]" in top.v(23)
SYN-5014 WARNING: the net's pin: pin "addra[7]" in top.v(52)
SYN-5013 WARNING: Undriven net: model "top" / net "addra[8]" in top.v(23)
SYN-5014 WARNING: the net's pin: pin "addra[8]" in top.v(52)
SYN-5013 WARNING: Undriven net: model "top" / net "addra[9]" in top.v(23)
SYN-5014 WARNING: the net's pin: pin "addra[9]" in top.v(52)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 207/116 useful/useless nets, 107/42 useful/useless insts
SYN-1015 : Optimize round 1, 158 better
SYN-1014 : Optimize round 2
SYN-1032 : 207/1 useful/useless nets, 107/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 5 mux instances.
SYN-1015 : Optimize round 1, 41 better
SYN-1014 : Optimize round 2
SYN-1032 : 114/5 useful/useless nets, 78/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1032 : 163/2 useful/useless nets, 89/2 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Gate Statistics
#Basic gates               31
  #and                      3
  #nand                     0
  #or                       0
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                      1
  #bufif1                   0
  #MX21                     3
  #FADD                     0
  #DFF                     24
  #LATCH                    0
#MACRO_ADD                  9
#MACRO_EQ                   2
#MACRO_MUX                 35

Report Hierarchy Area:
+-------------------------------------------------+
|Instance        |Module  |gates  |seq    |macros |
+-------------------------------------------------+
|top             |top     |7      |24     |13     |
|  pll_inst      |clk_vga |0      |0      |1      |
|  u_cam_vga_out |Driver  |6      |24     |11     |
|  uimg_rom      |img     |0      |0      |1      |
+-------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 21 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 184/2 useful/useless nets, 111/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 184/1 useful/useless nets, 111/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 184/1 useful/useless nets, 111/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: inst will be optimized to a new one with A-width 11 due to unused data out
SYN-2541 : Reading BRAM "inst" init file "E:/mif_coe\pic.mif"
SYN-2542 : Parsing MIF init file
SYN-2594 : bram inst: inst will be optimized to a new one with A-addr 0 due to const address
SYN-2512 : LOGIC BRAM "inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 332/1 useful/useless nets, 259/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3022.81 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 44 (3.11), #lev = 2 (1.49)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 44 (3.11), #lev = 2 (1.49)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 3022.88 sec
SYN-3001 : Mapper mapped 76 instances into 46 LUTs, name keeping = 84%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3022.97 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

LUT Statistics
#Total_luts               171
  #lut4                    34
  #lut5                    13
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             124

Utilization Statistics
#lut                      171   out of  19600    0.87%
#reg                       24   out of  19600    0.12%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------+
|Instance        |Module  |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------+
|top             |top     |47     |124    |24     |1      |0      |
|  pll_inst      |clk_vga |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver  |46     |124    |24     |0      |0      |
|  uimg_rom      |img     |0      |0      |0      |1      |0      |
+-----------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 98 adder to BLE ...
SYN-4008 : Packed 98 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "img" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.116376s wall, 1.187500s user + 0.046875s system = 1.234375s CPU (110.6%)

RUN-1004 : used memory is 389 MB, reserved memory is 389 MB, peak memory is 794 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model img
SYN-1016 : Merged 4 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (26 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 155 instances
RUN-1001 : 47 luts, 24 seqs, 49 mslices, 8 lslices, 21 pads, 1 brams, 0 dsps
RUN-1001 : There are total 188 nets
RUN-1001 : 152 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 153 instances, 47 luts, 24 seqs, 57 slices, 9 macros(57 instances: 49 mslices 8 lslices)
PHY-3001 : Cell area utilization is 0%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 48038.6
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 153.
PHY-3001 : End clustering;  0.000044s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(275): len = 33398.5, overlap = 2.25
PHY-3002 : Step(276): len = 30554.4, overlap = 2.25
PHY-3002 : Step(277): len = 17443.2, overlap = 0
PHY-3002 : Step(278): len = 13977.4, overlap = 2.25
PHY-3002 : Step(279): len = 12060.1, overlap = 2.25
PHY-3002 : Step(280): len = 7936.7, overlap = 0
PHY-3002 : Step(281): len = 6482.2, overlap = 0
PHY-3002 : Step(282): len = 5844, overlap = 0
PHY-3002 : Step(283): len = 5114.6, overlap = 2.25
PHY-3002 : Step(284): len = 4368.9, overlap = 2.25
PHY-3002 : Step(285): len = 4349.7, overlap = 2.25
PHY-3002 : Step(286): len = 4323.4, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.95617e-05
PHY-3002 : Step(287): len = 4370.4, overlap = 2.5
PHY-3002 : Step(288): len = 4371.4, overlap = 0.25
PHY-3002 : Step(289): len = 4371.4, overlap = 0.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.91234e-05
PHY-3002 : Step(290): len = 4306.1, overlap = 0.5
PHY-3002 : Step(291): len = 4306.1, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009602s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (162.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(292): len = 4654.2, overlap = 5.15625
PHY-3002 : Step(293): len = 4702.4, overlap = 5.15625
PHY-3002 : Step(294): len = 4494.3, overlap = 4.71875
PHY-3002 : Step(295): len = 4448.8, overlap = 4.28125
PHY-3002 : Step(296): len = 4460.5, overlap = 4.28125
PHY-3002 : Step(297): len = 4513.6, overlap = 3.875
PHY-3002 : Step(298): len = 4513.6, overlap = 3.875
PHY-3002 : Step(299): len = 4431.7, overlap = 3.875
PHY-3002 : Step(300): len = 4460.7, overlap = 3.875
PHY-3002 : Step(301): len = 4504.9, overlap = 3.875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000380682
PHY-3002 : Step(302): len = 4932.8, overlap = 8.125
PHY-3002 : Step(303): len = 4932.8, overlap = 8.125
PHY-3002 : Step(304): len = 4902.4, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000761364
PHY-3002 : Step(305): len = 4917, overlap = 8
PHY-3002 : Step(306): len = 4927, overlap = 8
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00152273
PHY-3002 : Step(307): len = 4930.8, overlap = 8.125
PHY-3002 : Step(308): len = 4930.8, overlap = 8.125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 14.97 peak overflow 4.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5824, over cnt = 9(0%), over = 15, worst = 2
PHY-1002 : len = 6016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026509s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.9%)

PHY-1001 : Congestion index: top1 = 3.75, top5 = 0.00, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.121841s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (128.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 609, tnet num: 186, tinst num: 153, tnode num: 696, tedge num: 911.
TMR-2508 : Levelizing timing graph completed, there are 22 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.221359s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (98.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.357913s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (113.5%)

OPT-1001 : End physical optimization;  0.365364s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (111.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 47 LUT to BLE ...
SYN-4008 : Packed 47 LUT and 24 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 23 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 47/131 primitive instances ...
PHY-3001 : End packing;  0.013390s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (233.4%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 112 instances
RUN-1001 : 49 mslices, 36 lslices, 21 pads, 1 brams, 0 dsps
RUN-1001 : There are total 164 nets
RUN-1001 : 128 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 110 instances, 85 slices, 9 macros(57 instances: 49 mslices 8 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 4868.8, Over = 7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00141526
PHY-3002 : Step(309): len = 4862.2, overlap = 7
PHY-3002 : Step(310): len = 4857.7, overlap = 7
PHY-3002 : Step(311): len = 4882.8, overlap = 6.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00283051
PHY-3002 : Step(312): len = 4889.2, overlap = 6.75
PHY-3002 : Step(313): len = 4880.2, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00566102
PHY-3002 : Step(314): len = 4886.5, overlap = 6.75
PHY-3002 : Step(315): len = 4886.5, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039082s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (80.0%)

PHY-3001 : Trial Legalized: Len = 6159.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(316): len = 5561.3, overlap = 1.25
PHY-3002 : Step(317): len = 5561.5, overlap = 1.75
PHY-3002 : Step(318): len = 5508, overlap = 2.75
PHY-3002 : Step(319): len = 5424.2, overlap = 2.5
PHY-3002 : Step(320): len = 5432, overlap = 2.5
PHY-3002 : Step(321): len = 5426, overlap = 2.75
PHY-3002 : Step(322): len = 5366.3, overlap = 2.75
PHY-3002 : Step(323): len = 5366.3, overlap = 2.75
PHY-3002 : Step(324): len = 5361.4, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009265s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 5837.8, Over = 0
PHY-3001 : End spreading;  0.003705s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (843.5%)

PHY-3001 : Final: Len = 5837.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 8088, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 8064, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 8128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030784s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (304.5%)

PHY-1001 : Congestion index: top1 = 5.00, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.138625s wall, 0.171875s user + 0.046875s system = 0.218750s CPU (157.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 536, tnet num: 162, tinst num: 110, tnode num: 598, tedge num: 823.
TMR-2508 : Levelizing timing graph completed, there are 22 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.200502s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (101.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.353802s wall, 0.390625s user + 0.046875s system = 0.437500s CPU (123.7%)

OPT-1001 : End physical optimization;  0.360774s wall, 0.390625s user + 0.046875s system = 0.437500s CPU (121.3%)

RUN-1003 : finish command "place" in  2.812553s wall, 3.484375s user + 1.296875s system = 4.781250s CPU (170.0%)

RUN-1004 : used memory is 395 MB, reserved memory is 394 MB, peak memory is 794 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      161   out of  19600    0.82%
#reg                       24   out of  19600    0.12%
#le                       161
  #lut only               137   out of    161   85.09%
  #reg only                 0   out of    161    0.00%
  #lut&reg                 24   out of    161   14.91%
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |161   |104    |57     |24     |1      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 112 instances
RUN-1001 : 49 mslices, 36 lslices, 21 pads, 1 brams, 0 dsps
RUN-1001 : There are total 164 nets
RUN-1001 : 128 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 8088, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 8064, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 8128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033354s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (187.4%)

PHY-1001 : Congestion index: top1 = 5.00, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.135674s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (126.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.070714s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (88.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 56% nets.
PHY-1002 : len = 14224, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 14224
PHY-1001 : End Routed; 0.263952s wall, 0.421875s user + 0.031250s system = 0.453125s CPU (171.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.057214s wall, 1.953125s user + 0.312500s system = 2.265625s CPU (110.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.339074s wall, 2.265625s user + 0.328125s system = 2.593750s CPU (110.9%)

RUN-1004 : used memory is 382 MB, reserved memory is 376 MB, peak memory is 794 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      161   out of  19600    0.82%
#reg                       24   out of  19600    0.12%
#le                       161
  #lut only               137   out of    161   85.09%
  #reg only                 0   out of    161    0.00%
  #lut&reg                 24   out of    161   14.91%
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |161   |104    |57     |24     |1      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       106   
    #2         3        1    
    #3        5-10      25   
    #4       11-50      7    
  Average     2.40           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010011100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 112
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 164, pip num: 1132
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 315 valid insts, and 4029 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010011100000000000000000" in  1.550922s wall, 5.953125s user + 0.062500s system = 6.015625s CPU (387.9%)

RUN-1004 : used memory is 384 MB, reserved memory is 377 MB, peak memory is 794 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file top.v
HDL-8007 ERROR: extra comma in port association list is not allowed in top.v(56)
HDL-8007 ERROR: ignore module module due to previous errors in top.v(2)
HDL-1007 : Verilog file 'top.v' ignored due to errors
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-8007 ERROR: 'lcd_ypos' is not declared in pic_disp_rom.v(112)
HDL-8007 ERROR: ignore module module due to previous errors in pic_disp_rom.v(23)
HDL-1007 : Verilog file 'pic_disp_rom.v' ignored due to errors
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-5007 WARNING: literal value 'd400 truncated to fit in 8 bits in pic_disp_rom.v(37)
HDL-5007 WARNING: literal value 'd96000 truncated to fit in 16 bits in pic_disp_rom.v(38)
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-5007 WARNING: literal value 'd400 truncated to fit in 8 bits in pic_disp_rom.v(37)
HDL-5007 WARNING: literal value 'd96000 truncated to fit in 16 bits in pic_disp_rom.v(38)
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 8 for port 'I_pos_x' in top.v(57)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 8 for port 'I_pos_y' in top.v(58)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment clk_50m  LOCATION = R7;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = L7;  "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 402/84 useful/useless nets, 198/18 useful/useless insts
SYN-1015 : Optimize round 1, 70 better
SYN-1014 : Optimize round 2
SYN-1032 : 402/1 useful/useless nets, 198/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     R_pos_en_reg
SYN-1019 : Optimized 16 mux instances.
SYN-1016 : Merged 15 instances.
SYN-1015 : Optimize round 1, 58 better
SYN-1014 : Optimize round 2
SYN-1032 : 96/40 useful/useless nets, 29/10 useful/useless insts
SYN-1015 : Optimize round 2, 33 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1032 : 299/2 useful/useless nets, 142/2 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Gate Statistics
#Basic gates               38
  #and                      6
  #nand                     0
  #or                       0
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                      2
  #bufif1                   0
  #MX21                     5
  #FADD                     0
  #DFF                     25
  #LATCH                    0
#MACRO_ADD                 15
#MACRO_EQ                   2
#MACRO_MUX                 72

Report Hierarchy Area:
+-------------------------------------------------------+
|Instance         |Module       |gates  |seq    |macros |
+-------------------------------------------------------+
|top              |top          |13     |25     |19     |
|  pll_inst       |clk_vga      |0      |0      |1      |
|  u_cam_vga_out  |Driver       |9      |24     |15     |
|  u_pic_disp_rom |pic_disp_rom |3      |1      |3      |
|    uimg_rom     |img          |0      |0      |1      |
+-------------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 21 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 320/2 useful/useless nets, 164/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 320/1 useful/useless nets, 164/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 320/1 useful/useless nets, 164/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2594 : bram inst: inst will be optimized to a new one with A-addr 0 due to const address
SYN-2541 : Reading BRAM "inst" init file "E:/mif_coe\pic.mif"
SYN-2542 : Parsing MIF init file
SYN-2512 : LOGIC BRAM "inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 526/3 useful/useless nets, 370/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 6377.29 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 66 (2.77), #lev = 2 (1.66)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 66 (2.77), #lev = 2 (1.66)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 6377.33 sec
SYN-3001 : Mapper mapped 99 instances into 68 LUTs, name keeping = 89%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 17 (2.00), #lev = 1 (0.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 17 (2.00), #lev = 1 (0.85)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 6377.39 sec
SYN-3001 : Mapper mapped 18 instances into 18 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 6377.43 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

LUT Statistics
#Total_luts               277
  #lut4                    74
  #lut5                    13
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             190

Utilization Statistics
#lut                      277   out of  19600    1.41%
#reg                       25   out of  19600    0.13%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------+
|Instance         |Module       |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------+
|top              |top          |87     |190    |25     |1      |0      |
|  pll_inst       |clk_vga      |0      |0      |0      |0      |0      |
|  u_cam_vga_out  |Driver       |68     |170    |24     |0      |0      |
|  u_pic_disp_rom |pic_disp_rom |18     |20     |1      |1      |0      |
|    uimg_rom     |img          |0      |0      |0      |1      |0      |
+-----------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "pic_disp_rom" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 20 adder to BLE ...
SYN-4008 : Packed 20 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "img" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model img
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (27 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 226 instances
RUN-1001 : 87 luts, 25 seqs, 73 mslices, 14 lslices, 21 pads, 1 brams, 0 dsps
RUN-1001 : There are total 278 nets
RUN-1001 : 237 nets have 2 pins
RUN-1001 : 4 nets have [3 - 5] pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 224 instances, 87 luts, 25 seqs, 87 slices, 15 macros(87 instances: 73 mslices 14 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 79769.6
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 224.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(325): len = 49473.4, overlap = 2.25
PHY-3002 : Step(326): len = 43017.1, overlap = 2.25
PHY-3002 : Step(327): len = 26827.9, overlap = 2.25
PHY-3002 : Step(328): len = 23180.3, overlap = 0
PHY-3002 : Step(329): len = 17775.1, overlap = 0
PHY-3002 : Step(330): len = 16486.9, overlap = 0
PHY-3002 : Step(331): len = 14783.4, overlap = 2.25
PHY-3002 : Step(332): len = 12726.5, overlap = 2.25
PHY-3002 : Step(333): len = 12260.6, overlap = 2.25
PHY-3002 : Step(334): len = 10632.3, overlap = 2.25
PHY-3002 : Step(335): len = 10532.1, overlap = 0
PHY-3002 : Step(336): len = 10437.4, overlap = 0
PHY-3002 : Step(337): len = 9585.8, overlap = 2.25
PHY-3002 : Step(338): len = 9406.6, overlap = 2.25
PHY-3002 : Step(339): len = 8997.6, overlap = 2.25
PHY-3002 : Step(340): len = 8103.1, overlap = 2.25
PHY-3002 : Step(341): len = 8095.2, overlap = 2.25
PHY-3002 : Step(342): len = 7124.4, overlap = 0
PHY-3002 : Step(343): len = 7118.4, overlap = 0
PHY-3002 : Step(344): len = 7016.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005877s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (531.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(345): len = 6547.4, overlap = 1.5
PHY-3002 : Step(346): len = 6537, overlap = 5.78125
PHY-3002 : Step(347): len = 6507.6, overlap = 4.6875
PHY-3002 : Step(348): len = 6600.3, overlap = 2.125
PHY-3002 : Step(349): len = 6477.3, overlap = 4.21875
PHY-3002 : Step(350): len = 6512, overlap = 4.59375
PHY-3002 : Step(351): len = 6517.8, overlap = 5.75
PHY-3002 : Step(352): len = 6488, overlap = 6.4375
PHY-3002 : Step(353): len = 6321.4, overlap = 7.59375
PHY-3002 : Step(354): len = 6337.8, overlap = 7.59375
PHY-3002 : Step(355): len = 6145.7, overlap = 9.625
PHY-3002 : Step(356): len = 6131.8, overlap = 4.9375
PHY-3002 : Step(357): len = 6053.5, overlap = 3.6875
PHY-3002 : Step(358): len = 6058.3, overlap = 3.5
PHY-3002 : Step(359): len = 6039, overlap = 7.5
PHY-3002 : Step(360): len = 6039, overlap = 7.5
PHY-3002 : Step(361): len = 5907, overlap = 10.1875
PHY-3002 : Step(362): len = 5907, overlap = 10.1875
PHY-3002 : Step(363): len = 5919.2, overlap = 11.5938
PHY-3002 : Step(364): len = 5919.2, overlap = 11.5938
PHY-3002 : Step(365): len = 5872.7, overlap = 12.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0010805
PHY-3002 : Step(366): len = 5872.2, overlap = 12.1875
PHY-3002 : Step(367): len = 5872.2, overlap = 12.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.25702e-06
PHY-3002 : Step(368): len = 6310.3, overlap = 24.0313
PHY-3002 : Step(369): len = 6310.3, overlap = 24.0313
PHY-3002 : Step(370): len = 6176.9, overlap = 23.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.51404e-06
PHY-3002 : Step(371): len = 6509.4, overlap = 20.25
PHY-3002 : Step(372): len = 6509.4, overlap = 20.25
PHY-3002 : Step(373): len = 6341.8, overlap = 21.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.30281e-05
PHY-3002 : Step(374): len = 6649.9, overlap = 15.1875
PHY-3002 : Step(375): len = 6649.9, overlap = 15.1875
PHY-3002 : Step(376): len = 6542.7, overlap = 14.625
PHY-3002 : Step(377): len = 6542.7, overlap = 14.625
PHY-3002 : Step(378): len = 6588.3, overlap = 13.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.60562e-05
PHY-3002 : Step(379): len = 6710.9, overlap = 10.5
PHY-3002 : Step(380): len = 6723.7, overlap = 10.5
PHY-3002 : Step(381): len = 6737.6, overlap = 9.71875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 20.97 peak overflow 3.97
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7696, over cnt = 11(0%), over = 16, worst = 2
PHY-1002 : len = 7848, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 7904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019574s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (79.8%)

PHY-1001 : Congestion index: top1 = 5.63, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.085384s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (109.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 868, tnet num: 276, tinst num: 224, tnode num: 958, tedge num: 1300.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.101797s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (92.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.198603s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (102.3%)

OPT-1001 : End physical optimization;  0.203493s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (99.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 87 LUT to BLE ...
SYN-4008 : Packed 87 LUT and 25 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 62 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 87/201 primitive instances ...
PHY-3001 : End packing;  0.011176s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (139.8%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 164 instances
RUN-1001 : 73 mslices, 64 lslices, 21 pads, 1 brams, 0 dsps
RUN-1001 : There are total 253 nets
RUN-1001 : 212 nets have 2 pins
RUN-1001 : 4 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 162 instances, 137 slices, 15 macros(87 instances: 73 mslices 14 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 6726.6, Over = 10.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.72967e-05
PHY-3002 : Step(382): len = 6600.3, overlap = 9.5
PHY-3002 : Step(383): len = 6600.3, overlap = 9.5
PHY-3002 : Step(384): len = 6597, overlap = 9.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.45934e-05
PHY-3002 : Step(385): len = 6700.3, overlap = 9.5
PHY-3002 : Step(386): len = 6700.3, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000109187
PHY-3002 : Step(387): len = 6875.1, overlap = 9.5
PHY-3002 : Step(388): len = 6895.3, overlap = 9
PHY-3002 : Step(389): len = 6999.5, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.041082s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (76.1%)

PHY-3001 : Trial Legalized: Len = 8435.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(390): len = 7716.6, overlap = 1.5
PHY-3002 : Step(391): len = 7691.1, overlap = 2.5
PHY-3002 : Step(392): len = 7682.9, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005823s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (268.3%)

PHY-3001 : Legalized: Len = 8225.6, Over = 0
PHY-3001 : End spreading;  0.002460s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 8225.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 10880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015937s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (98.0%)

PHY-1001 : Congestion index: top1 = 7.50, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.088062s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (106.5%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 793, tnet num: 251, tinst num: 162, tnode num: 858, tedge num: 1210.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.107834s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (101.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.209784s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (104.3%)

OPT-1001 : End physical optimization;  0.214685s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (101.9%)

RUN-1003 : finish command "place" in  2.037879s wall, 2.890625s user + 0.921875s system = 3.812500s CPU (187.1%)

RUN-1004 : used memory is 416 MB, reserved memory is 406 MB, peak memory is 794 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      261   out of  19600    1.33%
#reg                       25   out of  19600    0.13%
#le                       261
  #lut only               236   out of    261   90.42%
  #reg only                 0   out of    261    0.00%
  #lut&reg                 25   out of    261    9.58%
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |261   |174    |87     |25     |1      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 164 instances
RUN-1001 : 73 mslices, 64 lslices, 21 pads, 1 brams, 0 dsps
RUN-1001 : There are total 253 nets
RUN-1001 : 212 nets have 2 pins
RUN-1001 : 4 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 10880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015995s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (195.4%)

PHY-1001 : Congestion index: top1 = 7.50, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.084368s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (111.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.048766s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 62% nets.
PHY-1002 : len = 19680, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.239986s wall, 0.359375s user + 0.046875s system = 0.406250s CPU (169.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 19664, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 19664
PHY-1001 : End DR Iter 1; 0.005110s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.370369s wall, 1.468750s user + 0.093750s system = 1.562500s CPU (114.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.548438s wall, 1.656250s user + 0.109375s system = 1.765625s CPU (114.0%)

RUN-1004 : used memory is 418 MB, reserved memory is 410 MB, peak memory is 819 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      261   out of  19600    1.33%
#reg                       25   out of  19600    0.13%
#le                       261
  #lut only               236   out of    261   90.42%
  #reg only                 0   out of    261    0.00%
  #lut&reg                 25   out of    261    9.58%
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |261   |174    |87     |25     |1      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       190   
    #2         2        3    
    #3         3        1    
    #4        5-10      25   
    #5       11-50      9    
  Average     2.20           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:111001000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 164
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 253, pip num: 1592
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 405 valid insts, and 5946 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:111001000000000000000000" in  1.774029s wall, 5.500000s user + 0.062500s system = 5.562500s CPU (313.6%)

RUN-1004 : used memory is 416 MB, reserved memory is 404 MB, peak memory is 819 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment clk_50m  LOCATION = R7;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = L7;  "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 402/84 useful/useless nets, 198/18 useful/useless insts
SYN-1015 : Optimize round 1, 70 better
SYN-1014 : Optimize round 2
SYN-1032 : 402/1 useful/useless nets, 198/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     R_pos_en_reg
SYN-1019 : Optimized 16 mux instances.
SYN-1016 : Merged 15 instances.
SYN-1015 : Optimize round 1, 58 better
SYN-1014 : Optimize round 2
SYN-1032 : 96/40 useful/useless nets, 29/10 useful/useless insts
SYN-1015 : Optimize round 2, 33 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1032 : 299/2 useful/useless nets, 142/2 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Gate Statistics
#Basic gates               38
  #and                      6
  #nand                     0
  #or                       0
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                      2
  #bufif1                   0
  #MX21                     5
  #FADD                     0
  #DFF                     25
  #LATCH                    0
#MACRO_ADD                 15
#MACRO_EQ                   2
#MACRO_MUX                 72

Report Hierarchy Area:
+-------------------------------------------------------+
|Instance         |Module       |gates  |seq    |macros |
+-------------------------------------------------------+
|top              |top          |13     |25     |19     |
|  pll_inst       |clk_vga      |0      |0      |1      |
|  u_cam_vga_out  |Driver       |9      |24     |15     |
|  u_pic_disp_rom |pic_disp_rom |3      |1      |3      |
|    uimg_rom     |img          |0      |0      |1      |
+-------------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 21 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 320/2 useful/useless nets, 164/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 320/1 useful/useless nets, 164/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 320/1 useful/useless nets, 164/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2594 : bram inst: inst will be optimized to a new one with A-addr 0 due to const address
SYN-2541 : Reading BRAM "inst" init file "E:/mif_coe\pic.mif"
SYN-2542 : Parsing MIF init file
SYN-2512 : LOGIC BRAM "inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 526/3 useful/useless nets, 370/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 6504.98 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 66 (2.77), #lev = 2 (1.66)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 66 (2.77), #lev = 2 (1.66)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 6505.04 sec
SYN-3001 : Mapper mapped 99 instances into 68 LUTs, name keeping = 89%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 17 (2.00), #lev = 1 (0.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 17 (2.00), #lev = 1 (0.85)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 6505.13 sec
SYN-3001 : Mapper mapped 18 instances into 18 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 6505.19 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

LUT Statistics
#Total_luts               277
  #lut4                    74
  #lut5                    13
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             190

Utilization Statistics
#lut                      277   out of  19600    1.41%
#reg                       25   out of  19600    0.13%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------+
|Instance         |Module       |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------+
|top              |top          |87     |190    |25     |1      |0      |
|  pll_inst       |clk_vga      |0      |0      |0      |0      |0      |
|  u_cam_vga_out  |Driver       |68     |170    |24     |0      |0      |
|  u_pic_disp_rom |pic_disp_rom |18     |20     |1      |1      |0      |
|    uimg_rom     |img          |0      |0      |0      |1      |0      |
+-----------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "pic_disp_rom" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 20 adder to BLE ...
SYN-4008 : Packed 20 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "img" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.310700s wall, 1.406250s user + 0.015625s system = 1.421875s CPU (108.5%)

RUN-1004 : used memory is 425 MB, reserved memory is 417 MB, peak memory is 819 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model img
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (27 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 226 instances
RUN-1001 : 87 luts, 25 seqs, 73 mslices, 14 lslices, 21 pads, 1 brams, 0 dsps
RUN-1001 : There are total 278 nets
RUN-1001 : 237 nets have 2 pins
RUN-1001 : 4 nets have [3 - 5] pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 224 instances, 87 luts, 25 seqs, 87 slices, 15 macros(87 instances: 73 mslices 14 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 79769.6
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 224.
PHY-3001 : End clustering;  0.000044s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(393): len = 49473.4, overlap = 2.25
PHY-3002 : Step(394): len = 43017.1, overlap = 2.25
PHY-3002 : Step(395): len = 26827.9, overlap = 2.25
PHY-3002 : Step(396): len = 23180.3, overlap = 0
PHY-3002 : Step(397): len = 17775.1, overlap = 0
PHY-3002 : Step(398): len = 16486.9, overlap = 0
PHY-3002 : Step(399): len = 14783.4, overlap = 2.25
PHY-3002 : Step(400): len = 12726.5, overlap = 2.25
PHY-3002 : Step(401): len = 12260.6, overlap = 2.25
PHY-3002 : Step(402): len = 10632.3, overlap = 2.25
PHY-3002 : Step(403): len = 10532.1, overlap = 0
PHY-3002 : Step(404): len = 10437.4, overlap = 0
PHY-3002 : Step(405): len = 9585.8, overlap = 2.25
PHY-3002 : Step(406): len = 9406.6, overlap = 2.25
PHY-3002 : Step(407): len = 8997.6, overlap = 2.25
PHY-3002 : Step(408): len = 8103.1, overlap = 2.25
PHY-3002 : Step(409): len = 8095.2, overlap = 2.25
PHY-3002 : Step(410): len = 7124.4, overlap = 0
PHY-3002 : Step(411): len = 7118.4, overlap = 0
PHY-3002 : Step(412): len = 7016.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010192s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(413): len = 6547.4, overlap = 1.5
PHY-3002 : Step(414): len = 6537, overlap = 5.78125
PHY-3002 : Step(415): len = 6507.6, overlap = 4.6875
PHY-3002 : Step(416): len = 6600.3, overlap = 2.125
PHY-3002 : Step(417): len = 6477.3, overlap = 4.21875
PHY-3002 : Step(418): len = 6512, overlap = 4.59375
PHY-3002 : Step(419): len = 6517.8, overlap = 5.75
PHY-3002 : Step(420): len = 6488, overlap = 6.4375
PHY-3002 : Step(421): len = 6321.4, overlap = 7.59375
PHY-3002 : Step(422): len = 6337.8, overlap = 7.59375
PHY-3002 : Step(423): len = 6145.7, overlap = 9.625
PHY-3002 : Step(424): len = 6131.8, overlap = 4.9375
PHY-3002 : Step(425): len = 6053.5, overlap = 3.6875
PHY-3002 : Step(426): len = 6058.3, overlap = 3.5
PHY-3002 : Step(427): len = 6039, overlap = 7.5
PHY-3002 : Step(428): len = 6039, overlap = 7.5
PHY-3002 : Step(429): len = 5907, overlap = 10.1875
PHY-3002 : Step(430): len = 5907, overlap = 10.1875
PHY-3002 : Step(431): len = 5919.2, overlap = 11.5938
PHY-3002 : Step(432): len = 5919.2, overlap = 11.5938
PHY-3002 : Step(433): len = 5872.7, overlap = 12.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0010805
PHY-3002 : Step(434): len = 5872.2, overlap = 12.1875
PHY-3002 : Step(435): len = 5872.2, overlap = 12.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.25702e-06
PHY-3002 : Step(436): len = 6310.3, overlap = 24.0313
PHY-3002 : Step(437): len = 6310.3, overlap = 24.0313
PHY-3002 : Step(438): len = 6176.9, overlap = 23.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.51404e-06
PHY-3002 : Step(439): len = 6509.4, overlap = 20.25
PHY-3002 : Step(440): len = 6509.4, overlap = 20.25
PHY-3002 : Step(441): len = 6341.8, overlap = 21.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.30281e-05
PHY-3002 : Step(442): len = 6649.9, overlap = 15.1875
PHY-3002 : Step(443): len = 6649.9, overlap = 15.1875
PHY-3002 : Step(444): len = 6542.7, overlap = 14.625
PHY-3002 : Step(445): len = 6542.7, overlap = 14.625
PHY-3002 : Step(446): len = 6588.3, overlap = 13.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.60562e-05
PHY-3002 : Step(447): len = 6710.9, overlap = 10.5
PHY-3002 : Step(448): len = 6723.7, overlap = 10.5
PHY-3002 : Step(449): len = 6737.6, overlap = 9.71875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 20.97 peak overflow 3.97
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7696, over cnt = 11(0%), over = 16, worst = 2
PHY-1002 : len = 7848, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 7904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030672s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (101.9%)

PHY-1001 : Congestion index: top1 = 5.63, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.133715s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (116.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 868, tnet num: 276, tinst num: 224, tnode num: 958, tedge num: 1300.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.171932s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.325311s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (105.7%)

OPT-1001 : End physical optimization;  0.333608s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (103.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 87 LUT to BLE ...
SYN-4008 : Packed 87 LUT and 25 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 62 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 87/201 primitive instances ...
PHY-3001 : End packing;  0.018570s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.1%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 164 instances
RUN-1001 : 73 mslices, 64 lslices, 21 pads, 1 brams, 0 dsps
RUN-1001 : There are total 253 nets
RUN-1001 : 212 nets have 2 pins
RUN-1001 : 4 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 162 instances, 137 slices, 15 macros(87 instances: 73 mslices 14 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 6726.6, Over = 10.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.72967e-05
PHY-3002 : Step(450): len = 6600.3, overlap = 9.5
PHY-3002 : Step(451): len = 6600.3, overlap = 9.5
PHY-3002 : Step(452): len = 6597, overlap = 9.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.45934e-05
PHY-3002 : Step(453): len = 6700.3, overlap = 9.5
PHY-3002 : Step(454): len = 6700.3, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000109187
PHY-3002 : Step(455): len = 6875.1, overlap = 9.5
PHY-3002 : Step(456): len = 6895.3, overlap = 9
PHY-3002 : Step(457): len = 6999.5, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.065631s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (238.1%)

PHY-3001 : Trial Legalized: Len = 8435.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(458): len = 7716.6, overlap = 1.5
PHY-3002 : Step(459): len = 7691.1, overlap = 2.5
PHY-3002 : Step(460): len = 7682.9, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009393s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 8225.6, Over = 0
PHY-3001 : End spreading;  0.005885s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (531.0%)

PHY-3001 : Final: Len = 8225.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 10880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025040s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (249.6%)

PHY-1001 : Congestion index: top1 = 7.50, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.139123s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (112.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 793, tnet num: 251, tinst num: 162, tnode num: 858, tedge num: 1210.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.183518s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (110.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.346739s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (112.7%)

OPT-1001 : End physical optimization;  0.354632s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (114.6%)

RUN-1003 : finish command "place" in  3.415000s wall, 4.453125s user + 1.531250s system = 5.984375s CPU (175.2%)

RUN-1004 : used memory is 430 MB, reserved memory is 422 MB, peak memory is 819 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      261   out of  19600    1.33%
#reg                       25   out of  19600    0.13%
#le                       261
  #lut only               236   out of    261   90.42%
  #reg only                 0   out of    261    0.00%
  #lut&reg                 25   out of    261    9.58%
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |261   |174    |87     |25     |1      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 164 instances
RUN-1001 : 73 mslices, 64 lslices, 21 pads, 1 brams, 0 dsps
RUN-1001 : There are total 253 nets
RUN-1001 : 212 nets have 2 pins
RUN-1001 : 4 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 10880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024191s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (129.2%)

PHY-1001 : Congestion index: top1 = 7.50, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.133434s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (128.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.072219s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (108.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 62% nets.
PHY-1002 : len = 19680, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.374604s wall, 0.515625s user + 0.062500s system = 0.578125s CPU (154.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 19664, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 19664
PHY-1001 : End DR Iter 1; 0.007469s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.251244s wall, 2.218750s user + 0.250000s system = 2.468750s CPU (109.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.534197s wall, 2.531250s user + 0.296875s system = 2.828125s CPU (111.6%)

RUN-1004 : used memory is 422 MB, reserved memory is 410 MB, peak memory is 824 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      261   out of  19600    1.33%
#reg                       25   out of  19600    0.13%
#le                       261
  #lut only               236   out of    261   90.42%
  #reg only                 0   out of    261    0.00%
  #lut&reg                 25   out of    261    9.58%
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |261   |174    |87     |25     |1      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       190   
    #2         2        3    
    #3         3        1    
    #4        5-10      25   
    #5       11-50      9    
  Average     2.20           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:111001000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 164
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 253, pip num: 1592
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 405 valid insts, and 5946 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:111001000000000000000000" in  2.677953s wall, 8.500000s user + 0.109375s system = 8.609375s CPU (321.5%)

RUN-1004 : used memory is 446 MB, reserved memory is 442 MB, peak memory is 824 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1291, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  2.421259s wall, 2.390625s user + 0.031250s system = 2.421875s CPU (100.0%)

RUN-1004 : used memory is 557 MB, reserved memory is 548 MB, peak memory is 824 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.918664s wall, 0.265625s user + 0.203125s system = 0.468750s CPU (6.8%)

RUN-1004 : used memory is 586 MB, reserved memory is 579 MB, peak memory is 824 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.757023s wall, 2.828125s user + 0.250000s system = 3.078125s CPU (31.5%)

RUN-1004 : used memory is 463 MB, reserved memory is 450 MB, peak memory is 824 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment clk_50m  LOCATION = R7;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = L7;  "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 403/84 useful/useless nets, 199/18 useful/useless insts
SYN-1015 : Optimize round 1, 70 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 43 better
SYN-1014 : Optimize round 2
SYN-1032 : 150/2 useful/useless nets, 55/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1032 : 371/1 useful/useless nets, 170/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Gate Statistics
#Basic gates               63
  #and                      6
  #nand                     0
  #or                       0
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                      2
  #bufif1                   0
  #MX21                     5
  #FADD                     0
  #DFF                     50
  #LATCH                    0
#MACRO_ADD                 16
#MACRO_EQ                   2
#MACRO_MULT                 1
#MACRO_MUX                 72

Report Hierarchy Area:
+-------------------------------------------------------+
|Instance         |Module       |gates  |seq    |macros |
+-------------------------------------------------------+
|top              |top          |13     |50     |21     |
|  pll_inst       |clk_vga      |0      |0      |1      |
|  u_cam_vga_out  |Driver       |9      |24     |15     |
|  u_pic_disp_rom |pic_disp_rom |3      |26     |5      |
|    uimg_rom     |img          |0      |0      |1      |
+-------------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 21 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 392/1 useful/useless nets, 192/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "inst"
SYN-2541 : Reading BRAM "inst" init file "E:/mif_coe\pic.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 108 instances.
SYN-2571 : Optimize after map_dsp, round 1, 108 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 1 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1019 : Optimized 1716 mux instances.
SYN-1032 : 683/1722 useful/useless nets, 394/7 useful/useless insts
SYN-1032 : 1257/3 useful/useless nets, 803/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 6631.63 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 66 (2.77), #lev = 2 (1.66)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 66 (2.77), #lev = 2 (1.66)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 6631.67 sec
SYN-3001 : Mapper mapped 99 instances into 68 LUTs, name keeping = 89%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 17 (2.00), #lev = 1 (0.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 17 (2.00), #lev = 1 (0.85)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 6631.72 sec
SYN-3001 : Mapper mapped 18 instances into 18 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 219 (4.18), #lev = 5 (2.78)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 213 (4.28), #lev = 4 (2.44)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map = 6631.77 sec
SYN-3001 : Mapper mapped 325 instances into 213 LUTs, name keeping = 23%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

LUT Statistics
#Total_luts               505
  #lut4                   205
  #lut5                    95
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             205

Utilization Statistics
#lut                      505   out of  19600    2.58%
#reg                       56   out of  19600    0.29%
#le                         0
#dsp                        1   out of     29    3.45%
#bram                      61   out of     64   95.31%
  #bram9k                  61
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------+
|Instance         |Module       |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------+
|top              |top          |300    |205    |56     |61     |1      |
|  pll_inst       |clk_vga      |0      |0      |0      |0      |0      |
|  u_cam_vga_out  |Driver       |68     |170    |24     |0      |0      |
|  u_pic_disp_rom |pic_disp_rom |231    |35     |32     |61     |1      |
|    uimg_rom     |img          |213    |0      |6      |61     |0      |
+-----------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "pic_disp_rom" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 26 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 20 adder to BLE ...
SYN-4008 : Packed 20 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "img" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 6 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.329600s wall, 1.328125s user + 0.078125s system = 1.406250s CPU (105.8%)

RUN-1004 : used memory is 445 MB, reserved memory is 436 MB, peak memory is 824 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model img
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 5 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (118 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 535 instances
RUN-1001 : 300 luts, 56 seqs, 73 mslices, 18 lslices, 21 pads, 61 brams, 1 dsps
RUN-1001 : There are total 869 nets
RUN-1001 : 777 nets have 2 pins
RUN-1001 : 27 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 533 instances, 300 luts, 56 seqs, 91 slices, 16 macros(91 instances: 73 mslices 18 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 292449
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 533.
PHY-3001 : End clustering;  0.000029s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(461): len = 169240, overlap = 135
PHY-3002 : Step(462): len = 114479, overlap = 130.5
PHY-3002 : Step(463): len = 88201, overlap = 137.25
PHY-3002 : Step(464): len = 65760.4, overlap = 132.75
PHY-3002 : Step(465): len = 51648.4, overlap = 139.5
PHY-3002 : Step(466): len = 41462.4, overlap = 137.25
PHY-3002 : Step(467): len = 35108.1, overlap = 142.125
PHY-3002 : Step(468): len = 32045.8, overlap = 137.688
PHY-3002 : Step(469): len = 30641.8, overlap = 139.5
PHY-3002 : Step(470): len = 27972.4, overlap = 140.375
PHY-3002 : Step(471): len = 26873.3, overlap = 145.313
PHY-3002 : Step(472): len = 24476, overlap = 146.156
PHY-3002 : Step(473): len = 22931.1, overlap = 145.125
PHY-3002 : Step(474): len = 21836.7, overlap = 145.188
PHY-3002 : Step(475): len = 19350, overlap = 141.813
PHY-3002 : Step(476): len = 18055.8, overlap = 141.188
PHY-3002 : Step(477): len = 17328.3, overlap = 143.031
PHY-3002 : Step(478): len = 15613.5, overlap = 147.344
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.78067e-07
PHY-3002 : Step(479): len = 16038.4, overlap = 146.094
PHY-3002 : Step(480): len = 16774, overlap = 146.719
PHY-3002 : Step(481): len = 18510.7, overlap = 148
PHY-3002 : Step(482): len = 20640.1, overlap = 147
PHY-3002 : Step(483): len = 20644.7, overlap = 145.125
PHY-3002 : Step(484): len = 17618.3, overlap = 137.25
PHY-3002 : Step(485): len = 16998.1, overlap = 142.25
PHY-3002 : Step(486): len = 16641.4, overlap = 144.188
PHY-3002 : Step(487): len = 16509.9, overlap = 143.906
PHY-3002 : Step(488): len = 16736.7, overlap = 136.156
PHY-3002 : Step(489): len = 16829.1, overlap = 136.25
PHY-3002 : Step(490): len = 16501.3, overlap = 139.625
PHY-3002 : Step(491): len = 16548.9, overlap = 139.438
PHY-3002 : Step(492): len = 16272.9, overlap = 136.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.56133e-07
PHY-3002 : Step(493): len = 18993.4, overlap = 136.656
PHY-3002 : Step(494): len = 19526.5, overlap = 136.469
PHY-3002 : Step(495): len = 19693.8, overlap = 135.906
PHY-3002 : Step(496): len = 19328.3, overlap = 135.156
PHY-3002 : Step(497): len = 19359, overlap = 131.75
PHY-3002 : Step(498): len = 19752.9, overlap = 123.25
PHY-3002 : Step(499): len = 19445.7, overlap = 124.5
PHY-3002 : Step(500): len = 20093.1, overlap = 124.5
PHY-3002 : Step(501): len = 20452.4, overlap = 126
PHY-3002 : Step(502): len = 20031.2, overlap = 127.813
PHY-3002 : Step(503): len = 18994, overlap = 128.188
PHY-3002 : Step(504): len = 18902.5, overlap = 128.375
PHY-3002 : Step(505): len = 19401, overlap = 129.563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.12267e-07
PHY-3002 : Step(506): len = 21360.8, overlap = 129.563
PHY-3002 : Step(507): len = 22191.5, overlap = 131.813
PHY-3002 : Step(508): len = 22546.4, overlap = 136.313
PHY-3002 : Step(509): len = 21665.7, overlap = 132.25
PHY-3002 : Step(510): len = 21308.3, overlap = 132.25
PHY-3002 : Step(511): len = 21458.9, overlap = 132.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.42453e-06
PHY-3002 : Step(512): len = 25219.2, overlap = 125.75
PHY-3002 : Step(513): len = 26606.5, overlap = 128
PHY-3002 : Step(514): len = 27254.5, overlap = 125.875
PHY-3002 : Step(515): len = 26014.2, overlap = 121.5
PHY-3002 : Step(516): len = 24804.2, overlap = 121.75
PHY-3002 : Step(517): len = 24874.9, overlap = 119.5
PHY-3002 : Step(518): len = 25034.8, overlap = 124.094
PHY-3002 : Step(519): len = 24874, overlap = 124.094
PHY-3002 : Step(520): len = 24068.8, overlap = 124.531
PHY-3002 : Step(521): len = 23989.9, overlap = 120.094
PHY-3002 : Step(522): len = 24186.2, overlap = 120.281
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.84907e-06
PHY-3002 : Step(523): len = 26751.1, overlap = 120.375
PHY-3002 : Step(524): len = 27642.7, overlap = 109.125
PHY-3002 : Step(525): len = 28182.2, overlap = 102.469
PHY-3002 : Step(526): len = 28166, overlap = 106.719
PHY-3002 : Step(527): len = 27340.5, overlap = 106.719
PHY-3002 : Step(528): len = 26707.1, overlap = 106.719
PHY-3002 : Step(529): len = 26351.3, overlap = 108.875
PHY-3002 : Step(530): len = 26702.1, overlap = 102
PHY-3002 : Step(531): len = 27108.4, overlap = 95.3125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.69813e-06
PHY-3002 : Step(532): len = 29363, overlap = 88.5625
PHY-3002 : Step(533): len = 30307.8, overlap = 86.3125
PHY-3002 : Step(534): len = 30029.3, overlap = 86.3125
PHY-3002 : Step(535): len = 29848.4, overlap = 86.3125
PHY-3002 : Step(536): len = 29420.3, overlap = 86.3125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.13624e-05
PHY-3002 : Step(537): len = 31476.3, overlap = 84.0625
PHY-3002 : Step(538): len = 33103.5, overlap = 88.5625
PHY-3002 : Step(539): len = 34008.5, overlap = 88.5625
PHY-3002 : Step(540): len = 34602.5, overlap = 93.0625
PHY-3002 : Step(541): len = 34418.4, overlap = 90.8125
PHY-3002 : Step(542): len = 33763.8, overlap = 90.8125
PHY-3002 : Step(543): len = 33309.7, overlap = 90.875
PHY-3002 : Step(544): len = 32916.7, overlap = 90.875
PHY-3002 : Step(545): len = 32579.7, overlap = 88.625
PHY-3002 : Step(546): len = 32337.9, overlap = 88.625
PHY-3002 : Step(547): len = 32443.3, overlap = 86.375
PHY-3002 : Step(548): len = 32533.2, overlap = 86.25
PHY-3002 : Step(549): len = 32591.4, overlap = 86.1563
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 2.27247e-05
PHY-3002 : Step(550): len = 33871.4, overlap = 86.1563
PHY-3002 : Step(551): len = 35131.8, overlap = 83.9063
PHY-3002 : Step(552): len = 35556.3, overlap = 83.9063
PHY-3002 : Step(553): len = 35695, overlap = 81.6563
PHY-3002 : Step(554): len = 35908.2, overlap = 83.9063
PHY-3002 : Step(555): len = 35951.2, overlap = 83.9063
PHY-3002 : Step(556): len = 35969, overlap = 83.9063
PHY-3002 : Step(557): len = 36001.7, overlap = 86.1563
PHY-3002 : Step(558): len = 35977.9, overlap = 86.1563
PHY-3002 : Step(559): len = 35560.7, overlap = 86.1563
PHY-3002 : Step(560): len = 35205.3, overlap = 88.2813
PHY-3002 : Step(561): len = 34987.3, overlap = 88.2188
PHY-3002 : Step(562): len = 34887.6, overlap = 90.4688
PHY-3002 : Step(563): len = 34763.6, overlap = 90.4688
PHY-3002 : Step(564): len = 34669.3, overlap = 85.9688
PHY-3002 : Step(565): len = 34627.2, overlap = 90.4688
PHY-3002 : Step(566): len = 34592.1, overlap = 90.4688
PHY-3002 : Step(567): len = 34542.7, overlap = 90.4688
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 4.54494e-05
PHY-3002 : Step(568): len = 35416.2, overlap = 90.4688
PHY-3002 : Step(569): len = 35856.4, overlap = 94.9688
PHY-3002 : Step(570): len = 36007.8, overlap = 90.4688
PHY-3002 : Step(571): len = 36148.7, overlap = 85.9688
PHY-3002 : Step(572): len = 36402.4, overlap = 85.9688
PHY-3002 : Step(573): len = 36568.2, overlap = 85.9688
PHY-3002 : Step(574): len = 36662.4, overlap = 85.9688
PHY-3002 : Step(575): len = 36693.4, overlap = 85.9688
PHY-3002 : Step(576): len = 36705.6, overlap = 83.6563
PHY-3002 : Step(577): len = 36691.1, overlap = 83.6563
PHY-3002 : Step(578): len = 36695.9, overlap = 85.9063
PHY-3002 : Step(579): len = 36700.3, overlap = 88.1563
PHY-3002 : Step(580): len = 36710.3, overlap = 88.1563
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 9.08988e-05
PHY-3002 : Step(581): len = 37072, overlap = 85.875
PHY-3002 : Step(582): len = 37560.2, overlap = 83.5625
PHY-3002 : Step(583): len = 37793.6, overlap = 83.5625
PHY-3002 : Step(584): len = 37970.7, overlap = 83.5625
PHY-3002 : Step(585): len = 38285.1, overlap = 79.0625
PHY-3002 : Step(586): len = 38454.4, overlap = 79.0625
PHY-3002 : Step(587): len = 38524, overlap = 76.7813
PHY-3002 : Step(588): len = 38536.7, overlap = 76.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000180784
PHY-3002 : Step(589): len = 38714.2, overlap = 76.75
PHY-3002 : Step(590): len = 38929.1, overlap = 76.75
PHY-3002 : Step(591): len = 39205.2, overlap = 76.75
PHY-3002 : Step(592): len = 39801.4, overlap = 76.75
PHY-3002 : Step(593): len = 39919, overlap = 74.5
PHY-3002 : Step(594): len = 40049.4, overlap = 74.5
PHY-3002 : Step(595): len = 40245.4, overlap = 74.5
PHY-3002 : Step(596): len = 40497.5, overlap = 76.6875
PHY-3002 : Step(597): len = 40542.7, overlap = 76.6875
PHY-3002 : Step(598): len = 40531.2, overlap = 72.1875
PHY-3002 : Step(599): len = 40574.8, overlap = 72.1875
PHY-3002 : Step(600): len = 40693.8, overlap = 76.6875
PHY-3002 : Step(601): len = 40751.9, overlap = 76.6875
PHY-3002 : Step(602): len = 40820.1, overlap = 76.6563
PHY-3002 : Step(603): len = 41047, overlap = 74.4063
PHY-3002 : Step(604): len = 41123.4, overlap = 74.3125
PHY-3002 : Step(605): len = 41157.7, overlap = 74.3125
PHY-3002 : Step(606): len = 41103.2, overlap = 74.1875
PHY-3002 : Step(607): len = 41117.1, overlap = 74.1875
PHY-3002 : Step(608): len = 41175.1, overlap = 74.125
PHY-3002 : Step(609): len = 41195.6, overlap = 74.125
PHY-3002 : Step(610): len = 41190.7, overlap = 74.125
PHY-3002 : Step(611): len = 41140.3, overlap = 74.125
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000361568
PHY-3002 : Step(612): len = 41241.5, overlap = 74.125
PHY-3002 : Step(613): len = 41421.3, overlap = 74.125
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.000585017
PHY-3002 : Step(614): len = 41402.1, overlap = 74.125
PHY-3002 : Step(615): len = 41534.2, overlap = 74.125
PHY-3002 : Step(616): len = 41862.5, overlap = 78.625
PHY-3002 : Step(617): len = 42112.8, overlap = 74.125
PHY-3002 : Step(618): len = 42209.7, overlap = 74.125
PHY-3002 : Step(619): len = 42383.9, overlap = 74.125
PHY-3002 : Step(620): len = 42549.8, overlap = 74.0625
PHY-3002 : Step(621): len = 42667.6, overlap = 76.3125
PHY-3002 : Step(622): len = 42788.8, overlap = 76.3125
PHY-3002 : Step(623): len = 43021.9, overlap = 76.3125
PHY-3002 : Step(624): len = 43085.2, overlap = 80.8125
PHY-3002 : Step(625): len = 43142.6, overlap = 83.0625
PHY-3002 : Step(626): len = 43282.8, overlap = 80.8125
PHY-3002 : Step(627): len = 43370.3, overlap = 76.25
PHY-3002 : Step(628): len = 43476.4, overlap = 76.25
PHY-3002 : Step(629): len = 43594.2, overlap = 71.7813
PHY-3002 : Step(630): len = 43649.5, overlap = 65.0938
PHY-3002 : Step(631): len = 43696, overlap = 65.0938
PHY-3002 : Step(632): len = 43865.4, overlap = 65.1563
PHY-3002 : Step(633): len = 43974, overlap = 69.6563
PHY-3002 : Step(634): len = 43997, overlap = 69.6563
PHY-3002 : Step(635): len = 44017.2, overlap = 69.6563
PHY-3002 : Step(636): len = 44075.9, overlap = 69.6563
PHY-3002 : Step(637): len = 44138.6, overlap = 65.2813
PHY-3002 : Step(638): len = 44160, overlap = 65.2813
PHY-3002 : Step(639): len = 44230.4, overlap = 65.2813
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.000946557
PHY-3002 : Step(640): len = 44242.4, overlap = 65.2813
PHY-3002 : Step(641): len = 44407.4, overlap = 65.2813
PHY-3002 : Step(642): len = 44466.8, overlap = 65.2813
PHY-3002 : Step(643): len = 44517.9, overlap = 65.3125
PHY-3002 : Step(644): len = 44597.7, overlap = 65.3125
PHY-3002 : Step(645): len = 44690.8, overlap = 69.9375
PHY-3002 : Step(646): len = 44761.4, overlap = 69.9375
PHY-3002 : Step(647): len = 44884.3, overlap = 72.5625
PHY-3002 : Step(648): len = 44981.5, overlap = 72.9375
PHY-3002 : Step(649): len = 45059.6, overlap = 72.9375
PHY-3002 : Step(650): len = 45163.4, overlap = 72.9375
PHY-3002 : Step(651): len = 45296.2, overlap = 72.9375
PHY-3002 : Step(652): len = 45403.6, overlap = 73.125
PHY-3002 : Step(653): len = 45445.6, overlap = 73.125
PHY-3002 : Step(654): len = 45605.2, overlap = 73.125
PHY-3002 : Step(655): len = 45939.7, overlap = 70.875
PHY-3002 : Step(656): len = 45975.2, overlap = 68.8125
PHY-3002 : Step(657): len = 45984.7, overlap = 71.0625
PHY-3002 : Step(658): len = 46082.7, overlap = 73.4063
PHY-3002 : Step(659): len = 46201.5, overlap = 73.4063
PHY-3002 : Step(660): len = 46286.7, overlap = 73.4063
PHY-3002 : Step(661): len = 46349.1, overlap = 73.4063
PHY-3002 : Step(662): len = 46403.8, overlap = 73.5938
PHY-3002 : Step(663): len = 46501.8, overlap = 73.5938
PHY-3002 : Step(664): len = 46562, overlap = 73.9688
PHY-3002 : Step(665): len = 46633.4, overlap = 76.2188
PHY-3002 : Step(666): len = 46701.8, overlap = 76.4688
PHY-3002 : Step(667): len = 46772.2, overlap = 76.7188
PHY-3002 : Step(668): len = 46814.7, overlap = 76.7188
PHY-3002 : Step(669): len = 46904.1, overlap = 74.4688
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00153153
PHY-3002 : Step(670): len = 46885.2, overlap = 74.4688
PHY-3002 : Step(671): len = 47012.7, overlap = 74.4688
PHY-3002 : Step(672): len = 47072, overlap = 76.9688
PHY-3002 : Step(673): len = 47084.8, overlap = 76.9688
PHY-3002 : Step(674): len = 47138.5, overlap = 76.9688
PHY-3002 : Step(675): len = 47207.6, overlap = 74.7188
PHY-3002 : Step(676): len = 47306.8, overlap = 74.7188
PHY-3002 : Step(677): len = 47337.2, overlap = 74.7188
PHY-3002 : Step(678): len = 47392.5, overlap = 74.7188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023252s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (134.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000750752
PHY-3002 : Step(679): len = 52795.6, overlap = 4.25
PHY-3002 : Step(680): len = 51597.3, overlap = 3
PHY-3002 : Step(681): len = 50294, overlap = 5
PHY-3002 : Step(682): len = 49361.6, overlap = 3.9375
PHY-3002 : Step(683): len = 47595.6, overlap = 8.8125
PHY-3002 : Step(684): len = 47040.8, overlap = 9.21875
PHY-3002 : Step(685): len = 47080.2, overlap = 9.15625
PHY-3002 : Step(686): len = 46908, overlap = 9.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0015015
PHY-3002 : Step(687): len = 46789.9, overlap = 9.96875
PHY-3002 : Step(688): len = 46689.1, overlap = 9.6875
PHY-3002 : Step(689): len = 46641.1, overlap = 9.6875
PHY-3002 : Step(690): len = 46518.1, overlap = 9.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00300301
PHY-3002 : Step(691): len = 46517.6, overlap = 9.6875
PHY-3002 : Step(692): len = 46517.6, overlap = 9.6875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.13832e-05
PHY-3002 : Step(693): len = 46924.5, overlap = 18.25
PHY-3002 : Step(694): len = 46924.5, overlap = 18.25
PHY-3002 : Step(695): len = 46939.2, overlap = 18
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.27664e-05
PHY-3002 : Step(696): len = 47235.2, overlap = 13.625
PHY-3002 : Step(697): len = 47235.2, overlap = 13.625
PHY-3002 : Step(698): len = 47145.7, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.55328e-05
PHY-3002 : Step(699): len = 47318.1, overlap = 12.3125
PHY-3002 : Step(700): len = 47318.1, overlap = 12.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000171066
PHY-3002 : Step(701): len = 47361.1, overlap = 12.6875
PHY-3002 : Step(702): len = 47361.1, overlap = 12.6875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000342131
PHY-3002 : Step(703): len = 47427.3, overlap = 11.25
PHY-3002 : Step(704): len = 47427.3, overlap = 11.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000684263
PHY-3002 : Step(705): len = 47461.2, overlap = 11.25
PHY-3002 : Step(706): len = 47461.2, overlap = 11.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00136853
PHY-3002 : Step(707): len = 47565.7, overlap = 11.25
PHY-3002 : Step(708): len = 47565.7, overlap = 11.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00273705
PHY-3002 : Step(709): len = 47572.6, overlap = 11.25
PHY-3002 : Step(710): len = 47572.6, overlap = 11.25
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 33.34 peak overflow 2.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 166456, over cnt = 46(0%), over = 68, worst = 2
PHY-1002 : len = 166776, over cnt = 30(0%), over = 39, worst = 2
PHY-1002 : len = 167256, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 167248, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 167248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.069721s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (112.1%)

PHY-1001 : Congestion index: top1 = 28.13, top5 = 15.00, top10 = 10.00, top15 = 5.00.
PHY-1001 : End incremental global routing;  0.139764s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (111.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3518, tnet num: 867, tinst num: 533, tnode num: 3960, tedge num: 5802.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.123599s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.322892s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (106.5%)

OPT-1001 : End physical optimization;  0.332615s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (103.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 300 LUT to BLE ...
SYN-4008 : Packed 300 LUT and 33 SEQ to BLE.
SYN-4003 : Packing 23 remaining SEQ's ...
SYN-4005 : Packed 17 SEQ with LUT/SLICE
SYN-4006 : 257 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 306/485 primitive instances ...
PHY-3001 : End packing;  0.041607s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (112.7%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 351 instances
RUN-1001 : 131 mslices, 132 lslices, 21 pads, 61 brams, 1 dsps
RUN-1001 : There are total 844 nets
RUN-1001 : 760 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 28 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 349 instances, 263 slices, 16 macros(91 instances: 73 mslices 18 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 47706.8, Over = 12.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000153931
PHY-3002 : Step(711): len = 47630.1, overlap = 11.75
PHY-3002 : Step(712): len = 47604.1, overlap = 11.75
PHY-3002 : Step(713): len = 47607.2, overlap = 12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000307862
PHY-3002 : Step(714): len = 47573.8, overlap = 11.5
PHY-3002 : Step(715): len = 47573.8, overlap = 11.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000615725
PHY-3002 : Step(716): len = 47615.3, overlap = 11.5
PHY-3002 : Step(717): len = 47624.9, overlap = 11.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.158051s wall, 0.140625s user + 0.062500s system = 0.203125s CPU (128.5%)

PHY-3001 : Trial Legalized: Len = 51205.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(718): len = 48381.6, overlap = 3
PHY-3002 : Step(719): len = 48036.7, overlap = 3.25
PHY-3002 : Step(720): len = 47821.7, overlap = 4.25
PHY-3002 : Step(721): len = 47657.6, overlap = 4
PHY-3002 : Step(722): len = 47683.9, overlap = 4
PHY-3002 : Step(723): len = 47683.9, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007168s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (218.0%)

PHY-3001 : Legalized: Len = 49691.8, Over = 0
PHY-3001 : End spreading;  0.002821s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 49691.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 170096, over cnt = 20(0%), over = 26, worst = 2
PHY-1002 : len = 170208, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 170304, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 170320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.067182s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (162.8%)

PHY-1001 : Congestion index: top1 = 26.25, top5 = 15.00, top10 = 10.00, top15 = 6.25.
PHY-1001 : End incremental global routing;  0.151479s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (144.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3404, tnet num: 842, tinst num: 349, tnode num: 3790, tedge num: 5662.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.145816s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.375046s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (120.8%)

OPT-1001 : End physical optimization;  0.385124s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (125.8%)

RUN-1003 : finish command "place" in  7.285038s wall, 10.250000s user + 3.640625s system = 13.890625s CPU (190.7%)

RUN-1004 : used memory is 455 MB, reserved memory is 447 MB, peak memory is 824 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      482   out of  19600    2.46%
#reg                       56   out of  19600    0.29%
#le                       488
  #lut only               432   out of    488   88.52%
  #reg only                 6   out of    488    1.23%
  #lut&reg                 50   out of    488   10.25%
#dsp                        1   out of     29    3.45%
#bram                      61   out of     64   95.31%
  #bram9k                  61
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |488   |391    |91     |56     |61     |1      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 351 instances
RUN-1001 : 131 mslices, 132 lslices, 21 pads, 61 brams, 1 dsps
RUN-1001 : There are total 844 nets
RUN-1001 : 760 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 28 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 170096, over cnt = 20(0%), over = 26, worst = 2
PHY-1002 : len = 170208, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 170304, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 170304, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 170320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.069715s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (201.7%)

PHY-1001 : Congestion index: top1 = 26.25, top5 = 15.00, top10 = 10.00, top15 = 6.25.
PHY-1001 : End global routing;  0.206390s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (136.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 9096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.049637s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 9096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 88% nets.
PHY-1002 : len = 232288, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 232288
PHY-1001 : End Routed; 3.010122s wall, 3.578125s user + 0.093750s system = 3.671875s CPU (122.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.400664s wall, 4.859375s user + 0.218750s system = 5.078125s CPU (115.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.722688s wall, 5.265625s user + 0.250000s system = 5.515625s CPU (116.8%)

RUN-1004 : used memory is 514 MB, reserved memory is 510 MB, peak memory is 856 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      482   out of  19600    2.46%
#reg                       56   out of  19600    0.29%
#le                       488
  #lut only               432   out of    488   88.52%
  #reg only                 6   out of    488    1.23%
  #lut&reg                 50   out of    488   10.25%
#dsp                        1   out of     29    3.45%
#bram                      61   out of     64   95.31%
  #bram9k                  61
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |488   |391    |91     |56     |61     |1      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       738   
    #2          2        11   
    #3          4        8    
    #4        5-10       28   
    #5        11-50      19   
    #6       51-100      14   
    #7       101-500     1    
  Average     2.98            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010000100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 351
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 844, pip num: 10648
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1301 valid insts, and 28682 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010000100000000000000000" in  3.853181s wall, 20.093750s user + 0.078125s system = 20.171875s CPU (523.5%)

RUN-1004 : used memory is 524 MB, reserved memory is 519 MB, peak memory is 856 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1351, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.423572s wall, 1.437500s user + 0.031250s system = 1.468750s CPU (103.2%)

RUN-1004 : used memory is 615 MB, reserved memory is 607 MB, peak memory is 856 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.875018s wall, 0.328125s user + 0.250000s system = 0.578125s CPU (7.3%)

RUN-1004 : used memory is 647 MB, reserved memory is 640 MB, peak memory is 856 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.659351s wall, 1.875000s user + 0.312500s system = 2.187500s CPU (22.6%)

RUN-1004 : used memory is 575 MB, reserved memory is 568 MB, peak memory is 856 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment clk_50m  LOCATION = R7;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = L7;  "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 403/84 useful/useless nets, 199/18 useful/useless insts
SYN-1015 : Optimize round 1, 70 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 43 better
SYN-1014 : Optimize round 2
SYN-1032 : 149/2 useful/useless nets, 54/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1032 : 370/1 useful/useless nets, 169/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Gate Statistics
#Basic gates               62
  #and                      6
  #nand                     0
  #or                       0
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                      1
  #bufif1                   0
  #MX21                     5
  #FADD                     0
  #DFF                     50
  #LATCH                    0
#MACRO_ADD                 16
#MACRO_EQ                   2
#MACRO_MULT                 1
#MACRO_MUX                 72

Report Hierarchy Area:
+-------------------------------------------------------+
|Instance         |Module       |gates  |seq    |macros |
+-------------------------------------------------------+
|top              |top          |12     |50     |21     |
|  pll_inst       |clk_vga      |0      |0      |1      |
|  u_cam_vga_out  |Driver       |9      |24     |15     |
|  u_pic_disp_rom |pic_disp_rom |2      |26     |5      |
|    uimg_rom     |img          |0      |0      |1      |
+-------------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 21 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 391/1 useful/useless nets, 191/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "inst"
SYN-2541 : Reading BRAM "inst" init file "E:/mif_coe\pic.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 108 instances.
SYN-2571 : Optimize after map_dsp, round 1, 108 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 1 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1019 : Optimized 1716 mux instances.
SYN-1032 : 683/1722 useful/useless nets, 394/7 useful/useless insts
SYN-1032 : 1256/3 useful/useless nets, 802/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 6957.17 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 66 (2.77), #lev = 2 (1.66)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 66 (2.77), #lev = 2 (1.66)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 6957.25 sec
SYN-3001 : Mapper mapped 99 instances into 68 LUTs, name keeping = 89%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 17 (2.00), #lev = 1 (0.89)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 17 (2.00), #lev = 1 (0.89)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 6957.33 sec
SYN-3001 : Mapper mapped 17 instances into 17 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 219 (4.18), #lev = 5 (2.78)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 213 (4.28), #lev = 4 (2.44)
SYN-3001 : Logic optimization runtime opt =   0.08 sec, map = 6957.40 sec
SYN-3001 : Mapper mapped 325 instances into 213 LUTs, name keeping = 23%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

LUT Statistics
#Total_luts               504
  #lut4                   204
  #lut5                    95
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             205

Utilization Statistics
#lut                      504   out of  19600    2.57%
#reg                       56   out of  19600    0.29%
#le                         0
#dsp                        1   out of     29    3.45%
#bram                      61   out of     64   95.31%
  #bram9k                  61
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------+
|Instance         |Module       |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------+
|top              |top          |299    |205    |56     |61     |1      |
|  pll_inst       |clk_vga      |0      |0      |0      |0      |0      |
|  u_cam_vga_out  |Driver       |68     |170    |24     |0      |0      |
|  u_pic_disp_rom |pic_disp_rom |230    |35     |32     |61     |1      |
|    uimg_rom     |img          |213    |0      |6      |61     |0      |
+-----------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "pic_disp_rom" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 26 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 20 adder to BLE ...
SYN-4008 : Packed 20 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "img" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 6 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  2.294583s wall, 2.359375s user + 0.078125s system = 2.437500s CPU (106.2%)

RUN-1004 : used memory is 484 MB, reserved memory is 481 MB, peak memory is 856 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model img
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 5 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (118 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 534 instances
RUN-1001 : 299 luts, 56 seqs, 73 mslices, 18 lslices, 21 pads, 61 brams, 1 dsps
RUN-1001 : There are total 868 nets
RUN-1001 : 777 nets have 2 pins
RUN-1001 : 27 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 532 instances, 299 luts, 56 seqs, 91 slices, 16 macros(91 instances: 73 mslices 18 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 291577
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 532.
PHY-3001 : End clustering;  0.000045s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(724): len = 169832, overlap = 135
PHY-3002 : Step(725): len = 116023, overlap = 128.25
PHY-3002 : Step(726): len = 88433.8, overlap = 137.25
PHY-3002 : Step(727): len = 66979, overlap = 128.25
PHY-3002 : Step(728): len = 53183.9, overlap = 139.5
PHY-3002 : Step(729): len = 42384.8, overlap = 137.25
PHY-3002 : Step(730): len = 35177, overlap = 140.531
PHY-3002 : Step(731): len = 32048, overlap = 137.688
PHY-3002 : Step(732): len = 30666.8, overlap = 139.5
PHY-3002 : Step(733): len = 27712.7, overlap = 142.625
PHY-3002 : Step(734): len = 27241.1, overlap = 145.344
PHY-3002 : Step(735): len = 23926.8, overlap = 146.906
PHY-3002 : Step(736): len = 22918.3, overlap = 147.219
PHY-3002 : Step(737): len = 21979.3, overlap = 146.906
PHY-3002 : Step(738): len = 20530.2, overlap = 141.719
PHY-3002 : Step(739): len = 18807.6, overlap = 139.188
PHY-3002 : Step(740): len = 17810.4, overlap = 147.563
PHY-3002 : Step(741): len = 16030.2, overlap = 149.625
PHY-3002 : Step(742): len = 15305.8, overlap = 150.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.20776e-07
PHY-3002 : Step(743): len = 15434.9, overlap = 150.563
PHY-3002 : Step(744): len = 15889.9, overlap = 150.563
PHY-3002 : Step(745): len = 18492.7, overlap = 148.813
PHY-3002 : Step(746): len = 21310, overlap = 147.75
PHY-3002 : Step(747): len = 22025.4, overlap = 144
PHY-3002 : Step(748): len = 19602.6, overlap = 140.563
PHY-3002 : Step(749): len = 18362.3, overlap = 138.969
PHY-3002 : Step(750): len = 18036.2, overlap = 140.969
PHY-3002 : Step(751): len = 18406.9, overlap = 139.938
PHY-3002 : Step(752): len = 18108.2, overlap = 134.75
PHY-3002 : Step(753): len = 18126, overlap = 134.75
PHY-3002 : Step(754): len = 18064.3, overlap = 129.906
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.41553e-07
PHY-3002 : Step(755): len = 19832.2, overlap = 129.906
PHY-3002 : Step(756): len = 20696.3, overlap = 129.906
PHY-3002 : Step(757): len = 21818.5, overlap = 129.656
PHY-3002 : Step(758): len = 21967.9, overlap = 123
PHY-3002 : Step(759): len = 21204.8, overlap = 127.5
PHY-3002 : Step(760): len = 20754.3, overlap = 127.75
PHY-3002 : Step(761): len = 20748.6, overlap = 123.5
PHY-3002 : Step(762): len = 20773.4, overlap = 120
PHY-3002 : Step(763): len = 20598, overlap = 120
PHY-3002 : Step(764): len = 20207, overlap = 124.75
PHY-3002 : Step(765): len = 19916.2, overlap = 126
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.83106e-07
PHY-3002 : Step(766): len = 22607.7, overlap = 121.5
PHY-3002 : Step(767): len = 23603, overlap = 123.75
PHY-3002 : Step(768): len = 24390.6, overlap = 114.75
PHY-3002 : Step(769): len = 23447.6, overlap = 126.375
PHY-3002 : Step(770): len = 22754.5, overlap = 128.625
PHY-3002 : Step(771): len = 22795.7, overlap = 129.188
PHY-3002 : Step(772): len = 22905.5, overlap = 129.375
PHY-3002 : Step(773): len = 22850.8, overlap = 130.5
PHY-3002 : Step(774): len = 22549.9, overlap = 130.438
PHY-3002 : Step(775): len = 22257.2, overlap = 130.438
PHY-3002 : Step(776): len = 22072.4, overlap = 130.594
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.76621e-06
PHY-3002 : Step(777): len = 25011, overlap = 112.438
PHY-3002 : Step(778): len = 25945.9, overlap = 94.5
PHY-3002 : Step(779): len = 26194.7, overlap = 99.1875
PHY-3002 : Step(780): len = 25183.2, overlap = 99.1875
PHY-3002 : Step(781): len = 24918.8, overlap = 99.2813
PHY-3002 : Step(782): len = 24608, overlap = 103.781
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.53242e-06
PHY-3002 : Step(783): len = 28209.8, overlap = 90.2813
PHY-3002 : Step(784): len = 29286.4, overlap = 88
PHY-3002 : Step(785): len = 29733.9, overlap = 90.9375
PHY-3002 : Step(786): len = 29795.6, overlap = 84.4375
PHY-3002 : Step(787): len = 28851.1, overlap = 87.125
PHY-3002 : Step(788): len = 28554.7, overlap = 84.875
PHY-3002 : Step(789): len = 28499.5, overlap = 83.0625
PHY-3002 : Step(790): len = 28298.4, overlap = 83.0625
PHY-3002 : Step(791): len = 28022, overlap = 80.75
PHY-3002 : Step(792): len = 28002.8, overlap = 80.75
PHY-3002 : Step(793): len = 28099.9, overlap = 85.1563
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.06484e-06
PHY-3002 : Step(794): len = 30654.7, overlap = 82.9063
PHY-3002 : Step(795): len = 31505, overlap = 87.4063
PHY-3002 : Step(796): len = 32000.2, overlap = 82.9063
PHY-3002 : Step(797): len = 31896.3, overlap = 82.9688
PHY-3002 : Step(798): len = 31498.8, overlap = 78.4688
PHY-3002 : Step(799): len = 31311.1, overlap = 78.4688
PHY-3002 : Step(800): len = 31244.4, overlap = 76.4063
PHY-3002 : Step(801): len = 31200.3, overlap = 78.9063
PHY-3002 : Step(802): len = 31186.9, overlap = 81.1563
PHY-3002 : Step(803): len = 30960.4, overlap = 81.1563
PHY-3002 : Step(804): len = 30647.1, overlap = 81.1563
PHY-3002 : Step(805): len = 30427.3, overlap = 81.1563
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.41297e-05
PHY-3002 : Step(806): len = 31773.2, overlap = 83.4063
PHY-3002 : Step(807): len = 32493.8, overlap = 81.2188
PHY-3002 : Step(808): len = 33010.1, overlap = 83.4063
PHY-3002 : Step(809): len = 33167.8, overlap = 87.9063
PHY-3002 : Step(810): len = 33030.6, overlap = 87.9063
PHY-3002 : Step(811): len = 33001.3, overlap = 87.9063
PHY-3002 : Step(812): len = 32930.9, overlap = 87.9063
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 2.82594e-05
PHY-3002 : Step(813): len = 34038.5, overlap = 96.9063
PHY-3002 : Step(814): len = 34957.6, overlap = 99.1563
PHY-3002 : Step(815): len = 35455.3, overlap = 99.1563
PHY-3002 : Step(816): len = 35570.9, overlap = 96.9063
PHY-3002 : Step(817): len = 35810.1, overlap = 90.5938
PHY-3002 : Step(818): len = 36254.3, overlap = 97.3438
PHY-3002 : Step(819): len = 36372.5, overlap = 95.0938
PHY-3002 : Step(820): len = 35944.7, overlap = 95.0938
PHY-3002 : Step(821): len = 35558.9, overlap = 92.8438
PHY-3002 : Step(822): len = 35550.1, overlap = 92.8438
PHY-3002 : Step(823): len = 35702.2, overlap = 95.0938
PHY-3002 : Step(824): len = 35693, overlap = 90.5938
PHY-3002 : Step(825): len = 35689.4, overlap = 90.5938
PHY-3002 : Step(826): len = 35639.3, overlap = 90.5938
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 5.65188e-05
PHY-3002 : Step(827): len = 36202.2, overlap = 90.5938
PHY-3002 : Step(828): len = 36937.1, overlap = 90.5938
PHY-3002 : Step(829): len = 37279, overlap = 92.8438
PHY-3002 : Step(830): len = 37582, overlap = 90.5938
PHY-3002 : Step(831): len = 38189.1, overlap = 81.5938
PHY-3002 : Step(832): len = 38614.6, overlap = 86.1875
PHY-3002 : Step(833): len = 38869.7, overlap = 88.4375
PHY-3002 : Step(834): len = 38903.6, overlap = 86.1875
PHY-3002 : Step(835): len = 39002.6, overlap = 86.1875
PHY-3002 : Step(836): len = 39140.1, overlap = 88.4375
PHY-3002 : Step(837): len = 39012.6, overlap = 88.4375
PHY-3002 : Step(838): len = 38841.3, overlap = 88.4375
PHY-3002 : Step(839): len = 38559.1, overlap = 88.4375
PHY-3002 : Step(840): len = 38275.8, overlap = 88.4375
PHY-3002 : Step(841): len = 38250.8, overlap = 90.5625
PHY-3002 : Step(842): len = 38247.4, overlap = 86.0625
PHY-3002 : Step(843): len = 38227.8, overlap = 88.3125
PHY-3002 : Step(844): len = 38164.4, overlap = 88.3125
PHY-3002 : Step(845): len = 38128.1, overlap = 94.9375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000112521
PHY-3002 : Step(846): len = 38380.5, overlap = 88.1875
PHY-3002 : Step(847): len = 38705.2, overlap = 85.9375
PHY-3002 : Step(848): len = 39205, overlap = 88.1875
PHY-3002 : Step(849): len = 39618, overlap = 81.4375
PHY-3002 : Step(850): len = 39868.3, overlap = 79.1875
PHY-3002 : Step(851): len = 40149.5, overlap = 81.4375
PHY-3002 : Step(852): len = 40158.5, overlap = 79.1875
PHY-3002 : Step(853): len = 40160.7, overlap = 79.1875
PHY-3002 : Step(854): len = 40189.5, overlap = 76.9375
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000225042
PHY-3002 : Step(855): len = 40381.4, overlap = 81.4375
PHY-3002 : Step(856): len = 41035.2, overlap = 83.6875
PHY-3002 : Step(857): len = 41889.4, overlap = 79.1875
PHY-3002 : Step(858): len = 42078.4, overlap = 81.4375
PHY-3002 : Step(859): len = 42160.5, overlap = 81.4375
PHY-3002 : Step(860): len = 42174.8, overlap = 76.9375
PHY-3002 : Step(861): len = 42200.1, overlap = 74.6875
PHY-3002 : Step(862): len = 42260, overlap = 74.6875
PHY-3002 : Step(863): len = 42292.3, overlap = 74.6875
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000419304
PHY-3002 : Step(864): len = 42399.6, overlap = 74.6875
PHY-3002 : Step(865): len = 42610.6, overlap = 79.1875
PHY-3002 : Step(866): len = 42834.8, overlap = 76.9375
PHY-3002 : Step(867): len = 43018.5, overlap = 70.1875
PHY-3002 : Step(868): len = 43147.4, overlap = 74.6875
PHY-3002 : Step(869): len = 43213.2, overlap = 70.1875
PHY-3002 : Step(870): len = 43314.1, overlap = 70.1875
PHY-3002 : Step(871): len = 43504.9, overlap = 67.9375
PHY-3002 : Step(872): len = 43596, overlap = 65.6875
PHY-3002 : Step(873): len = 43674.2, overlap = 67.9375
PHY-3002 : Step(874): len = 43845.5, overlap = 65.6875
PHY-3002 : Step(875): len = 43941.7, overlap = 65.6875
PHY-3002 : Step(876): len = 43974.6, overlap = 67.9375
PHY-3002 : Step(877): len = 44005.5, overlap = 65.6875
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.000698364
PHY-3002 : Step(878): len = 44034.7, overlap = 67.9375
PHY-3002 : Step(879): len = 44206.1, overlap = 63.4375
PHY-3002 : Step(880): len = 44318.2, overlap = 63.4375
PHY-3002 : Step(881): len = 44351.5, overlap = 58.9375
PHY-3002 : Step(882): len = 44415.8, overlap = 65.6875
PHY-3002 : Step(883): len = 44509.5, overlap = 58.9375
PHY-3002 : Step(884): len = 44578.4, overlap = 63.4375
PHY-3002 : Step(885): len = 44665.6, overlap = 56.5625
PHY-3002 : Step(886): len = 44768.2, overlap = 56.5625
PHY-3002 : Step(887): len = 44840.8, overlap = 56.5625
PHY-3002 : Step(888): len = 44922.5, overlap = 58.8125
PHY-3002 : Step(889): len = 44992.9, overlap = 56.5625
PHY-3002 : Step(890): len = 45057.5, overlap = 56.5625
PHY-3002 : Step(891): len = 45119, overlap = 54.3125
PHY-3002 : Step(892): len = 45167.1, overlap = 56.5625
PHY-3002 : Step(893): len = 45262.2, overlap = 54.3125
PHY-3002 : Step(894): len = 45290, overlap = 54.25
PHY-3002 : Step(895): len = 45341.9, overlap = 54.25
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00112995
PHY-3002 : Step(896): len = 45351.2, overlap = 54.25
PHY-3002 : Step(897): len = 45467.1, overlap = 54.25
PHY-3002 : Step(898): len = 45514.6, overlap = 54.25
PHY-3002 : Step(899): len = 45599.2, overlap = 54.25
PHY-3002 : Step(900): len = 45680.1, overlap = 54.25
PHY-3002 : Step(901): len = 45721.5, overlap = 54.25
PHY-3002 : Step(902): len = 45772.2, overlap = 54.25
PHY-3002 : Step(903): len = 45816.7, overlap = 54.25
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00182826
PHY-3002 : Step(904): len = 45833.2, overlap = 54.25
PHY-3002 : Step(905): len = 45898.9, overlap = 49.75
PHY-3002 : Step(906): len = 45939.6, overlap = 49.75
PHY-3002 : Step(907): len = 45971.7, overlap = 49.75
PHY-3002 : Step(908): len = 46024.6, overlap = 49.75
PHY-3002 : Step(909): len = 46066.7, overlap = 52
PHY-3002 : Step(910): len = 46125.8, overlap = 52
PHY-3002 : Step(911): len = 46165.8, overlap = 49.75
PHY-3002 : Step(912): len = 46182.6, overlap = 49.75
PHY-3002 : Step(913): len = 46239.1, overlap = 49.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.061588s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (152.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0010042
PHY-3002 : Step(914): len = 49789, overlap = 7.5
PHY-3002 : Step(915): len = 48419.9, overlap = 7.6875
PHY-3002 : Step(916): len = 47860.6, overlap = 8.84375
PHY-3002 : Step(917): len = 46641.2, overlap = 9.15625
PHY-3002 : Step(918): len = 45364.1, overlap = 9
PHY-3002 : Step(919): len = 45248.7, overlap = 9.65625
PHY-3002 : Step(920): len = 45125.3, overlap = 10.2813
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000114206
PHY-3002 : Step(921): len = 46589.6, overlap = 9.71875
PHY-3002 : Step(922): len = 46985.1, overlap = 7.375
PHY-3002 : Step(923): len = 46401.9, overlap = 10.625
PHY-3002 : Step(924): len = 46467.8, overlap = 10.0625
PHY-3002 : Step(925): len = 46491.7, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000228411
PHY-3002 : Step(926): len = 46147.3, overlap = 9.15625
PHY-3002 : Step(927): len = 46147.3, overlap = 9.15625
PHY-3002 : Step(928): len = 45999.6, overlap = 8.65625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000456823
PHY-3002 : Step(929): len = 45934.3, overlap = 9.15625
PHY-3002 : Step(930): len = 45934.3, overlap = 9.15625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 33.72 peak overflow 2.34
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 169776, over cnt = 39(0%), over = 54, worst = 2
PHY-1002 : len = 170208, over cnt = 19(0%), over = 23, worst = 2
PHY-1002 : len = 170488, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 170552, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 170552, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.115173s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (189.9%)

PHY-1001 : Congestion index: top1 = 28.75, top5 = 16.25, top10 = 10.00, top15 = 5.00.
PHY-1001 : End incremental global routing;  0.230578s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (135.5%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3516, tnet num: 866, tinst num: 532, tnode num: 3958, tedge num: 5800.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.204750s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (114.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.549619s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (119.4%)

OPT-1001 : End physical optimization;  0.565390s wall, 0.625000s user + 0.046875s system = 0.671875s CPU (118.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 299 LUT to BLE ...
SYN-4008 : Packed 299 LUT and 33 SEQ to BLE.
SYN-4003 : Packing 23 remaining SEQ's ...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 254 single LUT's are left
SYN-4006 : 4 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 303/482 primitive instances ...
PHY-3001 : End packing;  0.072355s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (129.6%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 346 instances
RUN-1001 : 129 mslices, 129 lslices, 21 pads, 61 brams, 1 dsps
RUN-1001 : There are total 843 nets
RUN-1001 : 760 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 28 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 344 instances, 258 slices, 16 macros(91 instances: 73 mslices 18 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 46094.6, Over = 12
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.08299e-05
PHY-3002 : Step(931): len = 45960, overlap = 12.25
PHY-3002 : Step(932): len = 45940.2, overlap = 13.75
PHY-3002 : Step(933): len = 45940.2, overlap = 13.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00014166
PHY-3002 : Step(934): len = 45855.2, overlap = 11.75
PHY-3002 : Step(935): len = 45870.3, overlap = 12
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00028332
PHY-3002 : Step(936): len = 45946.9, overlap = 11.25
PHY-3002 : Step(937): len = 46012.4, overlap = 11.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.244289s wall, 0.218750s user + 0.187500s system = 0.406250s CPU (166.3%)

PHY-3001 : Trial Legalized: Len = 50832.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(938): len = 47207.8, overlap = 3.5
PHY-3002 : Step(939): len = 46877.2, overlap = 4.25
PHY-3002 : Step(940): len = 46749.1, overlap = 4.5
PHY-3002 : Step(941): len = 46583.8, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011761s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (265.7%)

PHY-3001 : Legalized: Len = 48474.6, Over = 0
PHY-3001 : End spreading;  0.003998s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 48474.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 175512, over cnt = 14(0%), over = 20, worst = 2
PHY-1002 : len = 175608, over cnt = 8(0%), over = 12, worst = 2
PHY-1002 : len = 175536, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 175552, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 175552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.110765s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (183.4%)

PHY-1001 : Congestion index: top1 = 26.88, top5 = 15.63, top10 = 10.00, top15 = 6.25.
PHY-1001 : End incremental global routing;  0.240184s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (136.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3396, tnet num: 841, tinst num: 344, tnode num: 3776, tedge num: 5650.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.234394s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (100.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.599216s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (114.7%)

OPT-1001 : End physical optimization;  0.613614s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (114.6%)

RUN-1003 : finish command "place" in  10.503102s wall, 15.734375s user + 5.031250s system = 20.765625s CPU (197.7%)

RUN-1004 : used memory is 491 MB, reserved memory is 488 MB, peak memory is 856 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      481   out of  19600    2.45%
#reg                       56   out of  19600    0.29%
#le                       485
  #lut only               429   out of    485   88.45%
  #reg only                 4   out of    485    0.82%
  #lut&reg                 52   out of    485   10.72%
#dsp                        1   out of     29    3.45%
#bram                      61   out of     64   95.31%
  #bram9k                  61
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |485   |390    |91     |56     |61     |1      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 346 instances
RUN-1001 : 129 mslices, 129 lslices, 21 pads, 61 brams, 1 dsps
RUN-1001 : There are total 843 nets
RUN-1001 : 760 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 28 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 175512, over cnt = 14(0%), over = 20, worst = 2
PHY-1002 : len = 175608, over cnt = 8(0%), over = 12, worst = 2
PHY-1002 : len = 175536, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 175552, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 175552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.067483s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (185.2%)

PHY-1001 : Congestion index: top1 = 26.88, top5 = 15.63, top10 = 10.00, top15 = 6.25.
PHY-1001 : End global routing;  0.169634s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (138.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.049840s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 88% nets.
PHY-1002 : len = 229744, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 2.922454s wall, 3.359375s user + 0.062500s system = 3.421875s CPU (117.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 229752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.010183s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (153.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 229680, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 229680
PHY-1001 : End DR Iter 2; 0.009532s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (163.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.338578s wall, 4.703125s user + 0.156250s system = 4.859375s CPU (112.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.666188s wall, 5.109375s user + 0.203125s system = 5.312500s CPU (113.9%)

RUN-1004 : used memory is 537 MB, reserved memory is 536 MB, peak memory is 866 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      481   out of  19600    2.45%
#reg                       56   out of  19600    0.29%
#le                       485
  #lut only               429   out of    485   88.45%
  #reg only                 4   out of    485    0.82%
  #lut&reg                 52   out of    485   10.72%
#dsp                        1   out of     29    3.45%
#bram                      61   out of     64   95.31%
  #bram9k                  61
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |485   |390    |91     |56     |61     |1      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       738   
    #2          2        11   
    #3          4        8    
    #4        5-10       28   
    #5        11-50      18   
    #6       51-100      14   
    #7       101-500     1    
  Average     2.98            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010000100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 346
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 843, pip num: 10521
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1303 valid insts, and 28465 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010000100000000000000000" in  3.747726s wall, 20.046875s user + 0.031250s system = 20.078125s CPU (535.7%)

RUN-1004 : used memory is 549 MB, reserved memory is 546 MB, peak memory is 866 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1351, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.381243s wall, 1.343750s user + 0.062500s system = 1.406250s CPU (101.8%)

RUN-1004 : used memory is 624 MB, reserved memory is 619 MB, peak memory is 866 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.867723s wall, 0.531250s user + 0.203125s system = 0.734375s CPU (9.3%)

RUN-1004 : used memory is 655 MB, reserved memory is 652 MB, peak memory is 866 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.630397s wall, 2.046875s user + 0.281250s system = 2.328125s CPU (24.2%)

RUN-1004 : used memory is 588 MB, reserved memory is 583 MB, peak memory is 866 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment clk_50m  LOCATION = R7;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = L7;  "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 403/84 useful/useless nets, 199/18 useful/useless insts
SYN-1015 : Optimize round 1, 70 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 43 better
SYN-1014 : Optimize round 2
SYN-1032 : 149/2 useful/useless nets, 54/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1032 : 370/1 useful/useless nets, 169/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Gate Statistics
#Basic gates               62
  #and                      6
  #nand                     0
  #or                       0
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                      1
  #bufif1                   0
  #MX21                     5
  #FADD                     0
  #DFF                     50
  #LATCH                    0
#MACRO_ADD                 16
#MACRO_EQ                   2
#MACRO_MULT                 1
#MACRO_MUX                 72

Report Hierarchy Area:
+-------------------------------------------------------+
|Instance         |Module       |gates  |seq    |macros |
+-------------------------------------------------------+
|top              |top          |12     |50     |21     |
|  pll_inst       |clk_vga      |0      |0      |1      |
|  u_cam_vga_out  |Driver       |9      |24     |15     |
|  u_pic_disp_rom |pic_disp_rom |2      |26     |5      |
|    uimg_rom     |img          |0      |0      |1      |
+-------------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 21 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 391/1 useful/useless nets, 191/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "inst"
SYN-2541 : Reading BRAM "inst" init file "E:/mif_coe\pic.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 108 instances.
SYN-2571 : Optimize after map_dsp, round 1, 108 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 1 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1019 : Optimized 1716 mux instances.
SYN-1032 : 683/1722 useful/useless nets, 394/7 useful/useless insts
SYN-1032 : 1256/3 useful/useless nets, 802/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 7153.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 66 (2.77), #lev = 2 (1.66)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 66 (2.77), #lev = 2 (1.66)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 7153.04 sec
SYN-3001 : Mapper mapped 99 instances into 68 LUTs, name keeping = 89%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 17 (2.00), #lev = 1 (0.89)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 17 (2.00), #lev = 1 (0.89)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 7153.09 sec
SYN-3001 : Mapper mapped 17 instances into 17 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 219 (4.18), #lev = 5 (2.78)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 213 (4.28), #lev = 4 (2.44)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map = 7153.13 sec
SYN-3001 : Mapper mapped 325 instances into 213 LUTs, name keeping = 23%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

LUT Statistics
#Total_luts               504
  #lut4                   204
  #lut5                    95
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             205

Utilization Statistics
#lut                      504   out of  19600    2.57%
#reg                       56   out of  19600    0.29%
#le                         0
#dsp                        1   out of     29    3.45%
#bram                      61   out of     64   95.31%
  #bram9k                  61
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------+
|Instance         |Module       |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------+
|top              |top          |299    |205    |56     |61     |1      |
|  pll_inst       |clk_vga      |0      |0      |0      |0      |0      |
|  u_cam_vga_out  |Driver       |68     |170    |24     |0      |0      |
|  u_pic_disp_rom |pic_disp_rom |230    |35     |32     |61     |1      |
|    uimg_rom     |img          |213    |0      |6      |61     |0      |
+-----------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "pic_disp_rom" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 26 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 20 adder to BLE ...
SYN-4008 : Packed 20 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "img" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 6 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.323898s wall, 1.468750s user + 0.046875s system = 1.515625s CPU (114.5%)

RUN-1004 : used memory is 569 MB, reserved memory is 562 MB, peak memory is 866 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model img
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 5 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (118 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 534 instances
RUN-1001 : 299 luts, 56 seqs, 73 mslices, 18 lslices, 21 pads, 61 brams, 1 dsps
RUN-1001 : There are total 868 nets
RUN-1001 : 778 nets have 2 pins
RUN-1001 : 27 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 532 instances, 299 luts, 56 seqs, 91 slices, 16 macros(91 instances: 73 mslices 18 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 291208
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 532.
PHY-3001 : End clustering;  0.000026s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(942): len = 169702, overlap = 135
PHY-3002 : Step(943): len = 116123, overlap = 128.25
PHY-3002 : Step(944): len = 88587.7, overlap = 137.25
PHY-3002 : Step(945): len = 66758, overlap = 128.25
PHY-3002 : Step(946): len = 53001.5, overlap = 139.5
PHY-3002 : Step(947): len = 42389.5, overlap = 137.25
PHY-3002 : Step(948): len = 34925.9, overlap = 140.719
PHY-3002 : Step(949): len = 31614.9, overlap = 137.75
PHY-3002 : Step(950): len = 30648.6, overlap = 139.625
PHY-3002 : Step(951): len = 27745.9, overlap = 142.906
PHY-3002 : Step(952): len = 27134.3, overlap = 145.438
PHY-3002 : Step(953): len = 23545.3, overlap = 146.563
PHY-3002 : Step(954): len = 22897.9, overlap = 147.5
PHY-3002 : Step(955): len = 22218.9, overlap = 145.531
PHY-3002 : Step(956): len = 18962.3, overlap = 142.75
PHY-3002 : Step(957): len = 17576.3, overlap = 140.75
PHY-3002 : Step(958): len = 17453.5, overlap = 142.125
PHY-3002 : Step(959): len = 16294, overlap = 149.406
PHY-3002 : Step(960): len = 14596, overlap = 150.281
PHY-3002 : Step(961): len = 14366.3, overlap = 150.844
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.09136e-07
PHY-3002 : Step(962): len = 14286.9, overlap = 151.094
PHY-3002 : Step(963): len = 14714.1, overlap = 151
PHY-3002 : Step(964): len = 18340.6, overlap = 148.188
PHY-3002 : Step(965): len = 20888, overlap = 148.625
PHY-3002 : Step(966): len = 20405.9, overlap = 146.031
PHY-3002 : Step(967): len = 18170.9, overlap = 138.688
PHY-3002 : Step(968): len = 17936.6, overlap = 136.438
PHY-3002 : Step(969): len = 18070.6, overlap = 137.188
PHY-3002 : Step(970): len = 17177.5, overlap = 134.75
PHY-3002 : Step(971): len = 17590.2, overlap = 134.594
PHY-3002 : Step(972): len = 17456.4, overlap = 134.875
PHY-3002 : Step(973): len = 17080, overlap = 134.531
PHY-3002 : Step(974): len = 16641.6, overlap = 134.156
PHY-3002 : Step(975): len = 16339.4, overlap = 134.031
PHY-3002 : Step(976): len = 16372.2, overlap = 134.031
PHY-3002 : Step(977): len = 16705.3, overlap = 134.188
PHY-3002 : Step(978): len = 16989.5, overlap = 135
PHY-3002 : Step(979): len = 16841.7, overlap = 135
PHY-3002 : Step(980): len = 16903.5, overlap = 135.063
PHY-3002 : Step(981): len = 17285.6, overlap = 135.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.18272e-07
PHY-3002 : Step(982): len = 18615.7, overlap = 131.25
PHY-3002 : Step(983): len = 19347.5, overlap = 131.25
PHY-3002 : Step(984): len = 19795.4, overlap = 126.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.36544e-07
PHY-3002 : Step(985): len = 22609.9, overlap = 122.25
PHY-3002 : Step(986): len = 23828.7, overlap = 126.75
PHY-3002 : Step(987): len = 24204.6, overlap = 126.375
PHY-3002 : Step(988): len = 23415.2, overlap = 130.875
PHY-3002 : Step(989): len = 22920, overlap = 129
PHY-3002 : Step(990): len = 23055.3, overlap = 128.688
PHY-3002 : Step(991): len = 22593.3, overlap = 126.5
PHY-3002 : Step(992): len = 22111, overlap = 126.5
PHY-3002 : Step(993): len = 22114.4, overlap = 126.5
PHY-3002 : Step(994): len = 22430.9, overlap = 126.438
PHY-3002 : Step(995): len = 22435.5, overlap = 126.688
PHY-3002 : Step(996): len = 22245.3, overlap = 126.688
PHY-3002 : Step(997): len = 22232, overlap = 126.688
PHY-3002 : Step(998): len = 21610.6, overlap = 127.344
PHY-3002 : Step(999): len = 21350.4, overlap = 117.25
PHY-3002 : Step(1000): len = 21268.3, overlap = 115.844
PHY-3002 : Step(1001): len = 21280.9, overlap = 114.781
PHY-3002 : Step(1002): len = 20690.7, overlap = 115.094
PHY-3002 : Step(1003): len = 20593.8, overlap = 115
PHY-3002 : Step(1004): len = 20834.2, overlap = 117.219
PHY-3002 : Step(1005): len = 20802.3, overlap = 124.969
PHY-3002 : Step(1006): len = 20423.8, overlap = 126.375
PHY-3002 : Step(1007): len = 19833.8, overlap = 127.25
PHY-3002 : Step(1008): len = 19775.5, overlap = 130.313
PHY-3002 : Step(1009): len = 19861.9, overlap = 130.313
PHY-3002 : Step(1010): len = 19617.8, overlap = 130.313
PHY-3002 : Step(1011): len = 19666.4, overlap = 130.313
PHY-3002 : Step(1012): len = 19602.8, overlap = 130.313
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.67309e-06
PHY-3002 : Step(1013): len = 21535, overlap = 125.813
PHY-3002 : Step(1014): len = 22026.5, overlap = 125.813
PHY-3002 : Step(1015): len = 22228.5, overlap = 123.563
PHY-3002 : Step(1016): len = 21718.8, overlap = 122.563
PHY-3002 : Step(1017): len = 21495.3, overlap = 122.563
PHY-3002 : Step(1018): len = 21458.7, overlap = 119.938
PHY-3002 : Step(1019): len = 21445.3, overlap = 119.938
PHY-3002 : Step(1020): len = 21113.1, overlap = 122.188
PHY-3002 : Step(1021): len = 21137, overlap = 122.188
PHY-3002 : Step(1022): len = 21455.9, overlap = 113.188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.34618e-06
PHY-3002 : Step(1023): len = 23820.5, overlap = 113.188
PHY-3002 : Step(1024): len = 24609.6, overlap = 117.688
PHY-3002 : Step(1025): len = 25165.1, overlap = 119.938
PHY-3002 : Step(1026): len = 24950.1, overlap = 119.938
PHY-3002 : Step(1027): len = 24812.3, overlap = 118.188
PHY-3002 : Step(1028): len = 24774.9, overlap = 118.188
PHY-3002 : Step(1029): len = 24976.2, overlap = 116
PHY-3002 : Step(1030): len = 24914.3, overlap = 116
PHY-3002 : Step(1031): len = 24517.3, overlap = 118.25
PHY-3002 : Step(1032): len = 24567.3, overlap = 118.25
PHY-3002 : Step(1033): len = 24676.5, overlap = 118.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.69236e-06
PHY-3002 : Step(1034): len = 26351.7, overlap = 116
PHY-3002 : Step(1035): len = 27330.3, overlap = 120.5
PHY-3002 : Step(1036): len = 27965, overlap = 118.25
PHY-3002 : Step(1037): len = 27245.2, overlap = 118.25
PHY-3002 : Step(1038): len = 26974.8, overlap = 118.25
PHY-3002 : Step(1039): len = 26671.2, overlap = 118.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.33847e-05
PHY-3002 : Step(1040): len = 28845, overlap = 120.5
PHY-3002 : Step(1041): len = 30475.8, overlap = 122.75
PHY-3002 : Step(1042): len = 30743.6, overlap = 120.5
PHY-3002 : Step(1043): len = 31089.6, overlap = 118.25
PHY-3002 : Step(1044): len = 31614.7, overlap = 122.75
PHY-3002 : Step(1045): len = 31430, overlap = 118.25
PHY-3002 : Step(1046): len = 31090.6, overlap = 120.5
PHY-3002 : Step(1047): len = 30917, overlap = 125
PHY-3002 : Step(1048): len = 30777, overlap = 125
PHY-3002 : Step(1049): len = 30612.4, overlap = 125
PHY-3002 : Step(1050): len = 30480.3, overlap = 122.75
PHY-3002 : Step(1051): len = 30520.2, overlap = 122.75
PHY-3002 : Step(1052): len = 30786.8, overlap = 129.5
PHY-3002 : Step(1053): len = 30930.3, overlap = 129.5
PHY-3002 : Step(1054): len = 30951.7, overlap = 129.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 2.67694e-05
PHY-3002 : Step(1055): len = 32230.8, overlap = 122.75
PHY-3002 : Step(1056): len = 33219.5, overlap = 122.75
PHY-3002 : Step(1057): len = 33448.5, overlap = 127.25
PHY-3002 : Step(1058): len = 33688.8, overlap = 123.031
PHY-3002 : Step(1059): len = 34028.3, overlap = 120.781
PHY-3002 : Step(1060): len = 34472.1, overlap = 118.531
PHY-3002 : Step(1061): len = 34370.2, overlap = 118.531
PHY-3002 : Step(1062): len = 34470.7, overlap = 113.75
PHY-3002 : Step(1063): len = 34595.6, overlap = 113.75
PHY-3002 : Step(1064): len = 34638.9, overlap = 111.5
PHY-3002 : Step(1065): len = 34520.1, overlap = 111.5
PHY-3002 : Step(1066): len = 34251.3, overlap = 113.75
PHY-3002 : Step(1067): len = 34071, overlap = 111.5
PHY-3002 : Step(1068): len = 33867.6, overlap = 111.5
PHY-3002 : Step(1069): len = 33742.8, overlap = 109.25
PHY-3002 : Step(1070): len = 33735, overlap = 109.25
PHY-3002 : Step(1071): len = 33733.7, overlap = 106.938
PHY-3002 : Step(1072): len = 33597.6, overlap = 106.938
PHY-3002 : Step(1073): len = 33562.5, overlap = 106.938
PHY-3002 : Step(1074): len = 33593.9, overlap = 106.938
PHY-3002 : Step(1075): len = 33524.8, overlap = 106.938
PHY-3002 : Step(1076): len = 33441.8, overlap = 106.938
PHY-3002 : Step(1077): len = 33573.4, overlap = 102.438
PHY-3002 : Step(1078): len = 33385.2, overlap = 100.063
PHY-3002 : Step(1079): len = 33282.3, overlap = 102.313
PHY-3002 : Step(1080): len = 33174.7, overlap = 102.313
PHY-3002 : Step(1081): len = 33097.2, overlap = 102.313
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 5.35388e-05
PHY-3002 : Step(1082): len = 33700.3, overlap = 102.313
PHY-3002 : Step(1083): len = 34100.8, overlap = 103.313
PHY-3002 : Step(1084): len = 34305.3, overlap = 103.313
PHY-3002 : Step(1085): len = 34631.9, overlap = 103.313
PHY-3002 : Step(1086): len = 35104.7, overlap = 103.5
PHY-3002 : Step(1087): len = 35127.9, overlap = 103.5
PHY-3002 : Step(1088): len = 35087, overlap = 105.75
PHY-3002 : Step(1089): len = 35057.4, overlap = 105.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000105861
PHY-3002 : Step(1090): len = 35443.4, overlap = 105.75
PHY-3002 : Step(1091): len = 35998.2, overlap = 105.75
PHY-3002 : Step(1092): len = 36039.9, overlap = 105.75
PHY-3002 : Step(1093): len = 36070, overlap = 105.75
PHY-3002 : Step(1094): len = 36188, overlap = 105.75
PHY-3002 : Step(1095): len = 36371.2, overlap = 105.75
PHY-3002 : Step(1096): len = 36518.3, overlap = 105.75
PHY-3002 : Step(1097): len = 36567.2, overlap = 105.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000171284
PHY-3002 : Step(1098): len = 36676.3, overlap = 105.75
PHY-3002 : Step(1099): len = 36873.8, overlap = 105.75
PHY-3002 : Step(1100): len = 37231.4, overlap = 105.75
PHY-3002 : Step(1101): len = 38679.7, overlap = 96.75
PHY-3002 : Step(1102): len = 39426.2, overlap = 96.75
PHY-3002 : Step(1103): len = 39564.1, overlap = 96.75
PHY-3002 : Step(1104): len = 39644.1, overlap = 94.5
PHY-3002 : Step(1105): len = 39735.3, overlap = 94.5
PHY-3002 : Step(1106): len = 40086.8, overlap = 90
PHY-3002 : Step(1107): len = 40532.8, overlap = 87.75
PHY-3002 : Step(1108): len = 40933, overlap = 87.75
PHY-3002 : Step(1109): len = 41159.3, overlap = 92.25
PHY-3002 : Step(1110): len = 41348.1, overlap = 92.25
PHY-3002 : Step(1111): len = 41672.8, overlap = 90
PHY-3002 : Step(1112): len = 41850.8, overlap = 92.1875
PHY-3002 : Step(1113): len = 41999.3, overlap = 92.1875
PHY-3002 : Step(1114): len = 42231.4, overlap = 94.4375
PHY-3002 : Step(1115): len = 42692.4, overlap = 92.1875
PHY-3002 : Step(1116): len = 42886.3, overlap = 92.1875
PHY-3002 : Step(1117): len = 42937.4, overlap = 92.1875
PHY-3002 : Step(1118): len = 42975.5, overlap = 92.1875
PHY-3002 : Step(1119): len = 43111.5, overlap = 96.6875
PHY-3002 : Step(1120): len = 43165.3, overlap = 96.6875
PHY-3002 : Step(1121): len = 43151.9, overlap = 96.6875
PHY-3002 : Step(1122): len = 43055.6, overlap = 96.6875
PHY-3002 : Step(1123): len = 42944.5, overlap = 87.6875
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000294171
PHY-3002 : Step(1124): len = 43059.9, overlap = 96.6875
PHY-3002 : Step(1125): len = 43324.9, overlap = 96.6875
PHY-3002 : Step(1126): len = 43519.9, overlap = 96.6875
PHY-3002 : Step(1127): len = 43884.4, overlap = 96.6875
PHY-3002 : Step(1128): len = 44337.5, overlap = 96.6875
PHY-3002 : Step(1129): len = 44464.6, overlap = 92.1875
PHY-3002 : Step(1130): len = 44504.9, overlap = 92.1875
PHY-3002 : Step(1131): len = 44523.8, overlap = 92.1875
PHY-3002 : Step(1132): len = 44497.3, overlap = 92.1875
PHY-3002 : Step(1133): len = 44507.8, overlap = 89.9375
PHY-3002 : Step(1134): len = 44501.8, overlap = 89.9375
PHY-3002 : Step(1135): len = 44513.8, overlap = 89.9375
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.000475968
PHY-3002 : Step(1136): len = 44565.6, overlap = 89.9375
PHY-3002 : Step(1137): len = 44695, overlap = 89.9375
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.000770117
PHY-3002 : Step(1138): len = 44771.6, overlap = 89.9375
PHY-3002 : Step(1139): len = 44893.2, overlap = 89.9375
PHY-3002 : Step(1140): len = 44968.9, overlap = 89.9375
PHY-3002 : Step(1141): len = 45043.5, overlap = 89.9375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027331s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (228.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00138833
PHY-3002 : Step(1142): len = 51418.3, overlap = 4.875
PHY-3002 : Step(1143): len = 49765.5, overlap = 1.5625
PHY-3002 : Step(1144): len = 48883.1, overlap = 1.75
PHY-3002 : Step(1145): len = 46207, overlap = 7.40625
PHY-3002 : Step(1146): len = 44776.4, overlap = 7.15625
PHY-3002 : Step(1147): len = 44560.7, overlap = 8.46875
PHY-3002 : Step(1148): len = 44488, overlap = 8.21875
PHY-3002 : Step(1149): len = 44321, overlap = 8.90625
PHY-3002 : Step(1150): len = 44304.3, overlap = 8.5625
PHY-3002 : Step(1151): len = 44297.6, overlap = 8.78125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.7921e-05
PHY-3002 : Step(1152): len = 45166.4, overlap = 15.9688
PHY-3002 : Step(1153): len = 45248.5, overlap = 15.5313
PHY-3002 : Step(1154): len = 45085.1, overlap = 16.8125
PHY-3002 : Step(1155): len = 45085.1, overlap = 16.8125
PHY-3002 : Step(1156): len = 44788.1, overlap = 16.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000135842
PHY-3002 : Step(1157): len = 44756.7, overlap = 16.625
PHY-3002 : Step(1158): len = 44756.7, overlap = 16.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000271684
PHY-3002 : Step(1159): len = 44887, overlap = 15.0938
PHY-3002 : Step(1160): len = 44887, overlap = 15.0938
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 38.88 peak overflow 3.28
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 159896, over cnt = 46(0%), over = 69, worst = 2
PHY-1002 : len = 160120, over cnt = 36(0%), over = 53, worst = 2
PHY-1002 : len = 160536, over cnt = 18(0%), over = 22, worst = 2
PHY-1002 : len = 160536, over cnt = 18(0%), over = 22, worst = 2
PHY-1002 : len = 160600, over cnt = 14(0%), over = 17, worst = 2
PHY-1001 : End global iterations;  0.070729s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (176.7%)

PHY-1001 : Congestion index: top1 = 25.63, top5 = 13.13, top10 = 8.13, top15 = 6.25.
PHY-1001 : End incremental global routing;  0.148533s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (147.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3516, tnet num: 866, tinst num: 532, tnode num: 3958, tedge num: 5800.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.145504s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.362797s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (116.3%)

OPT-1001 : End physical optimization;  0.372633s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (117.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 299 LUT to BLE ...
SYN-4008 : Packed 299 LUT and 33 SEQ to BLE.
SYN-4003 : Packing 23 remaining SEQ's ...
SYN-4005 : Packed 15 SEQ with LUT/SLICE
SYN-4006 : 258 single LUT's are left
SYN-4006 : 8 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 307/486 primitive instances ...
PHY-3001 : End packing;  0.046138s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.6%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 349 instances
RUN-1001 : 131 mslices, 130 lslices, 21 pads, 61 brams, 1 dsps
RUN-1001 : There are total 843 nets
RUN-1001 : 761 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 28 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 347 instances, 261 slices, 16 macros(91 instances: 73 mslices 18 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 45020.6, Over = 17
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00015687
PHY-3002 : Step(1161): len = 45089, overlap = 16
PHY-3002 : Step(1162): len = 45113.8, overlap = 16
PHY-3002 : Step(1163): len = 45152.5, overlap = 15.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000313739
PHY-3002 : Step(1164): len = 45055.6, overlap = 16.25
PHY-3002 : Step(1165): len = 45047.9, overlap = 16.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000627479
PHY-3002 : Step(1166): len = 45077.8, overlap = 16.75
PHY-3002 : Step(1167): len = 45107.6, overlap = 16.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.140978s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (166.2%)

PHY-3001 : Trial Legalized: Len = 49292.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1168): len = 46597.6, overlap = 2.75
PHY-3002 : Step(1169): len = 46138.8, overlap = 5.5
PHY-3002 : Step(1170): len = 45843.1, overlap = 6.25
PHY-3002 : Step(1171): len = 45870.2, overlap = 6.25
PHY-3002 : Step(1172): len = 45880, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007112s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 47712.6, Over = 0
PHY-3001 : End spreading;  0.002872s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (1088.2%)

PHY-3001 : Final: Len = 47712.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 175864, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 175944, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 175920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.066403s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (282.4%)

PHY-1001 : Congestion index: top1 = 25.63, top5 = 15.63, top10 = 10.00, top15 = 6.88.
PHY-1001 : End incremental global routing;  0.149237s wall, 0.250000s user + 0.046875s system = 0.296875s CPU (198.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3399, tnet num: 841, tinst num: 347, tnode num: 3782, tedge num: 5655.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.140925s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (110.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.364723s wall, 0.468750s user + 0.046875s system = 0.515625s CPU (141.4%)

OPT-1001 : End physical optimization;  0.373337s wall, 0.500000s user + 0.046875s system = 0.546875s CPU (146.5%)

RUN-1003 : finish command "place" in  6.300719s wall, 9.000000s user + 3.109375s system = 12.109375s CPU (192.2%)

RUN-1004 : used memory is 570 MB, reserved memory is 562 MB, peak memory is 866 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      481   out of  19600    2.45%
#reg                       56   out of  19600    0.29%
#le                       489
  #lut only               433   out of    489   88.55%
  #reg only                 8   out of    489    1.64%
  #lut&reg                 48   out of    489    9.82%
#dsp                        1   out of     29    3.45%
#bram                      61   out of     64   95.31%
  #bram9k                  61
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |489   |390    |91     |56     |61     |1      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 349 instances
RUN-1001 : 131 mslices, 130 lslices, 21 pads, 61 brams, 1 dsps
RUN-1001 : There are total 843 nets
RUN-1001 : 761 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 28 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 175864, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 175944, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 175920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.064392s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (218.4%)

PHY-1001 : Congestion index: top1 = 25.63, top5 = 15.63, top10 = 10.00, top15 = 6.88.
PHY-1001 : End global routing;  0.310366s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (125.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 9376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.049783s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 9376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 88% nets.
PHY-1002 : len = 232544, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 2.962690s wall, 3.984375s user + 0.187500s system = 4.171875s CPU (140.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 232512, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.017876s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (174.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 232512, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 232512
PHY-1001 : End DR Iter 2; 0.008972s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.346578s wall, 5.359375s user + 0.390625s system = 5.750000s CPU (132.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.781040s wall, 5.890625s user + 0.406250s system = 6.296875s CPU (131.7%)

RUN-1004 : used memory is 583 MB, reserved memory is 576 MB, peak memory is 913 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      481   out of  19600    2.45%
#reg                       56   out of  19600    0.29%
#le                       489
  #lut only               433   out of    489   88.55%
  #reg only                 8   out of    489    1.64%
  #lut&reg                 48   out of    489    9.82%
#dsp                        1   out of     29    3.45%
#bram                      61   out of     64   95.31%
  #bram9k                  61
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |489   |390    |91     |56     |61     |1      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       739   
    #2          2        11   
    #3          4        8    
    #4        5-10       28   
    #5        11-50      17   
    #6       51-100      14   
    #7       101-500     1    
  Average     2.98            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010000100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 349
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 843, pip num: 10584
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1336 valid insts, and 28535 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010000100000000000000000" in  3.823560s wall, 21.031250s user + 0.171875s system = 21.203125s CPU (554.5%)

RUN-1004 : used memory is 582 MB, reserved memory is 574 MB, peak memory is 913 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file pic_disp_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment clk_50m  LOCATION = R7;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = L7;  "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 403/84 useful/useless nets, 199/18 useful/useless insts
SYN-1015 : Optimize round 1, 70 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 43 better
SYN-1014 : Optimize round 2
SYN-1032 : 150/2 useful/useless nets, 55/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1032 : 370/1 useful/useless nets, 169/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Gate Statistics
#Basic gates               62
  #and                      6
  #nand                     0
  #or                       0
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                      1
  #bufif1                   0
  #MX21                     5
  #FADD                     0
  #DFF                     50
  #LATCH                    0
#MACRO_ADD                 16
#MACRO_EQ                   2
#MACRO_MULT                 1
#MACRO_MUX                 72

Report Hierarchy Area:
+-------------------------------------------------------+
|Instance         |Module       |gates  |seq    |macros |
+-------------------------------------------------------+
|top              |top          |12     |50     |21     |
|  pll_inst       |clk_vga      |0      |0      |1      |
|  u_cam_vga_out  |Driver       |9      |24     |15     |
|  u_pic_disp_rom |pic_disp_rom |3      |26     |5      |
|    uimg_rom     |img          |0      |0      |1      |
+-------------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 21 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 391/1 useful/useless nets, 191/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "inst"
SYN-2541 : Reading BRAM "inst" init file "E:/mif_coe\pic.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 108 instances.
SYN-2571 : Optimize after map_dsp, round 1, 108 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 1 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1019 : Optimized 1716 mux instances.
SYN-1032 : 683/1722 useful/useless nets, 394/7 useful/useless insts
SYN-1032 : 1256/3 useful/useless nets, 802/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 7591.44 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 66 (2.77), #lev = 2 (1.66)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 66 (2.77), #lev = 2 (1.66)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 7591.48 sec
SYN-3001 : Mapper mapped 99 instances into 68 LUTs, name keeping = 89%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 17 (2.00), #lev = 1 (0.90)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 17 (2.00), #lev = 1 (0.90)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 7591.53 sec
SYN-3001 : Mapper mapped 18 instances into 18 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 219 (4.18), #lev = 5 (2.78)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 213 (4.28), #lev = 4 (2.44)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map = 7591.58 sec
SYN-3001 : Mapper mapped 325 instances into 213 LUTs, name keeping = 23%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

LUT Statistics
#Total_luts               504
  #lut4                   204
  #lut5                    95
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             205

Utilization Statistics
#lut                      504   out of  19600    2.57%
#reg                       56   out of  19600    0.29%
#le                         0
#dsp                        1   out of     29    3.45%
#bram                      61   out of     64   95.31%
  #bram9k                  61
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------+
|Instance         |Module       |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------+
|top              |top          |299    |205    |56     |61     |1      |
|  pll_inst       |clk_vga      |0      |0      |0      |0      |0      |
|  u_cam_vga_out  |Driver       |68     |170    |24     |0      |0      |
|  u_pic_disp_rom |pic_disp_rom |231    |35     |32     |61     |1      |
|    uimg_rom     |img          |213    |0      |6      |61     |0      |
+-----------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "pic_disp_rom" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 26 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 20 adder to BLE ...
SYN-4008 : Packed 20 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "img" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 6 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.345940s wall, 1.375000s user + 0.062500s system = 1.437500s CPU (106.8%)

RUN-1004 : used memory is 567 MB, reserved memory is 573 MB, peak memory is 913 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model img
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 5 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (118 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 534 instances
RUN-1001 : 299 luts, 56 seqs, 73 mslices, 18 lslices, 21 pads, 61 brams, 1 dsps
RUN-1001 : There are total 868 nets
RUN-1001 : 776 nets have 2 pins
RUN-1001 : 28 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 532 instances, 299 luts, 56 seqs, 91 slices, 16 macros(91 instances: 73 mslices 18 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 291578
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 532.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1173): len = 172197, overlap = 135
PHY-3002 : Step(1174): len = 118210, overlap = 128.25
PHY-3002 : Step(1175): len = 88242.3, overlap = 137.25
PHY-3002 : Step(1176): len = 67391.4, overlap = 128.25
PHY-3002 : Step(1177): len = 53236, overlap = 139.5
PHY-3002 : Step(1178): len = 41632.7, overlap = 137.25
PHY-3002 : Step(1179): len = 34727.1, overlap = 139.5
PHY-3002 : Step(1180): len = 31556.6, overlap = 139.5
PHY-3002 : Step(1181): len = 30070.8, overlap = 139.625
PHY-3002 : Step(1182): len = 27748.5, overlap = 142.219
PHY-3002 : Step(1183): len = 25547.3, overlap = 145.406
PHY-3002 : Step(1184): len = 24485.4, overlap = 146.688
PHY-3002 : Step(1185): len = 22583.8, overlap = 146.563
PHY-3002 : Step(1186): len = 20676.1, overlap = 145.469
PHY-3002 : Step(1187): len = 20612.4, overlap = 140.938
PHY-3002 : Step(1188): len = 17769.1, overlap = 144.531
PHY-3002 : Step(1189): len = 16783.8, overlap = 146.969
PHY-3002 : Step(1190): len = 16636, overlap = 148.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.89226e-07
PHY-3002 : Step(1191): len = 15697.4, overlap = 149.031
PHY-3002 : Step(1192): len = 16833.5, overlap = 148.906
PHY-3002 : Step(1193): len = 19513.4, overlap = 145.406
PHY-3002 : Step(1194): len = 21472.1, overlap = 144.094
PHY-3002 : Step(1195): len = 19401.8, overlap = 140.094
PHY-3002 : Step(1196): len = 16991.2, overlap = 136.531
PHY-3002 : Step(1197): len = 17302.2, overlap = 135.375
PHY-3002 : Step(1198): len = 17444.8, overlap = 137
PHY-3002 : Step(1199): len = 16713.7, overlap = 136.813
PHY-3002 : Step(1200): len = 17010.6, overlap = 134.688
PHY-3002 : Step(1201): len = 17223.7, overlap = 134.438
PHY-3002 : Step(1202): len = 17021, overlap = 138.344
PHY-3002 : Step(1203): len = 17008.1, overlap = 138.156
PHY-3002 : Step(1204): len = 16454.2, overlap = 135.719
PHY-3002 : Step(1205): len = 16583, overlap = 128.906
PHY-3002 : Step(1206): len = 17157.8, overlap = 129.063
PHY-3002 : Step(1207): len = 16680.7, overlap = 129.406
PHY-3002 : Step(1208): len = 16878.9, overlap = 132.219
PHY-3002 : Step(1209): len = 17190.1, overlap = 131.469
PHY-3002 : Step(1210): len = 16466.5, overlap = 131.313
PHY-3002 : Step(1211): len = 16273.4, overlap = 131.688
PHY-3002 : Step(1212): len = 15861, overlap = 132.563
PHY-3002 : Step(1213): len = 15899.2, overlap = 132.469
PHY-3002 : Step(1214): len = 15866, overlap = 130.563
PHY-3002 : Step(1215): len = 16066, overlap = 128.375
PHY-3002 : Step(1216): len = 16173.8, overlap = 128.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.78453e-07
PHY-3002 : Step(1217): len = 18099.7, overlap = 130.875
PHY-3002 : Step(1218): len = 18777.7, overlap = 130.875
PHY-3002 : Step(1219): len = 19352.2, overlap = 130.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.56906e-07
PHY-3002 : Step(1220): len = 21768.2, overlap = 135.375
PHY-3002 : Step(1221): len = 22278.4, overlap = 135.375
PHY-3002 : Step(1222): len = 20726, overlap = 135.5
PHY-3002 : Step(1223): len = 20356.6, overlap = 137.875
PHY-3002 : Step(1224): len = 20528.4, overlap = 128.875
PHY-3002 : Step(1225): len = 21828.3, overlap = 129.75
PHY-3002 : Step(1226): len = 22071.9, overlap = 130.188
PHY-3002 : Step(1227): len = 20871.7, overlap = 134.688
PHY-3002 : Step(1228): len = 19886.6, overlap = 135.219
PHY-3002 : Step(1229): len = 19664.5, overlap = 130.844
PHY-3002 : Step(1230): len = 19939.2, overlap = 128.594
PHY-3002 : Step(1231): len = 20404.4, overlap = 124.094
PHY-3002 : Step(1232): len = 20283.4, overlap = 119.781
PHY-3002 : Step(1233): len = 19973, overlap = 115.281
PHY-3002 : Step(1234): len = 20220.7, overlap = 116.281
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.51381e-06
PHY-3002 : Step(1235): len = 22780.6, overlap = 116.031
PHY-3002 : Step(1236): len = 23561.9, overlap = 116.031
PHY-3002 : Step(1237): len = 23751.2, overlap = 116.031
PHY-3002 : Step(1238): len = 23446.7, overlap = 116.031
PHY-3002 : Step(1239): len = 22646.3, overlap = 116.031
PHY-3002 : Step(1240): len = 22658.7, overlap = 116.031
PHY-3002 : Step(1241): len = 22653.7, overlap = 119.031
PHY-3002 : Step(1242): len = 22596.8, overlap = 122.031
PHY-3002 : Step(1243): len = 22138.9, overlap = 122.5
PHY-3002 : Step(1244): len = 22001.3, overlap = 118
PHY-3002 : Step(1245): len = 22077.4, overlap = 112.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.02762e-06
PHY-3002 : Step(1246): len = 24527.4, overlap = 110.313
PHY-3002 : Step(1247): len = 25292.2, overlap = 116.969
PHY-3002 : Step(1248): len = 25659.5, overlap = 114.719
PHY-3002 : Step(1249): len = 25762.9, overlap = 125.969
PHY-3002 : Step(1250): len = 25603.1, overlap = 122.469
PHY-3002 : Step(1251): len = 25172.5, overlap = 118.25
PHY-3002 : Step(1252): len = 24996.8, overlap = 113.75
PHY-3002 : Step(1253): len = 24930.4, overlap = 114.375
PHY-3002 : Step(1254): len = 25035.6, overlap = 109.875
PHY-3002 : Step(1255): len = 25103.5, overlap = 105.375
PHY-3002 : Step(1256): len = 24861.6, overlap = 111.875
PHY-3002 : Step(1257): len = 24689.7, overlap = 111.875
PHY-3002 : Step(1258): len = 24213.9, overlap = 112.125
PHY-3002 : Step(1259): len = 24182.5, overlap = 112.125
PHY-3002 : Step(1260): len = 24295.9, overlap = 112.125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.05524e-06
PHY-3002 : Step(1261): len = 26354.8, overlap = 100.875
PHY-3002 : Step(1262): len = 27257.6, overlap = 96.375
PHY-3002 : Step(1263): len = 27739.1, overlap = 103.125
PHY-3002 : Step(1264): len = 28094.7, overlap = 105.375
PHY-3002 : Step(1265): len = 28359.8, overlap = 107.625
PHY-3002 : Step(1266): len = 28253.7, overlap = 107.625
PHY-3002 : Step(1267): len = 28063.1, overlap = 107.625
PHY-3002 : Step(1268): len = 27333, overlap = 107.719
PHY-3002 : Step(1269): len = 27312.6, overlap = 114.906
PHY-3002 : Step(1270): len = 27708.5, overlap = 109.656
PHY-3002 : Step(1271): len = 28093.2, overlap = 109.656
PHY-3002 : Step(1272): len = 28027.9, overlap = 109.375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.21105e-05
PHY-3002 : Step(1273): len = 29178.1, overlap = 113.438
PHY-3002 : Step(1274): len = 30230.4, overlap = 117.938
PHY-3002 : Step(1275): len = 31004.3, overlap = 113.438
PHY-3002 : Step(1276): len = 31464.1, overlap = 118.375
PHY-3002 : Step(1277): len = 31676, overlap = 116.125
PHY-3002 : Step(1278): len = 31713.7, overlap = 111.625
PHY-3002 : Step(1279): len = 31648.4, overlap = 116.219
PHY-3002 : Step(1280): len = 31334.5, overlap = 109.469
PHY-3002 : Step(1281): len = 31099.7, overlap = 107.219
PHY-3002 : Step(1282): len = 30855.4, overlap = 102.906
PHY-3002 : Step(1283): len = 30570.2, overlap = 111.906
PHY-3002 : Step(1284): len = 30372.9, overlap = 111.906
PHY-3002 : Step(1285): len = 30396.7, overlap = 109.656
PHY-3002 : Step(1286): len = 30456.6, overlap = 107.406
PHY-3002 : Step(1287): len = 30479.1, overlap = 107.313
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 2.4221e-05
PHY-3002 : Step(1288): len = 31073.7, overlap = 107.219
PHY-3002 : Step(1289): len = 31705.4, overlap = 109.469
PHY-3002 : Step(1290): len = 32517.3, overlap = 113.969
PHY-3002 : Step(1291): len = 32768.6, overlap = 113.875
PHY-3002 : Step(1292): len = 32886.3, overlap = 109.375
PHY-3002 : Step(1293): len = 32939.5, overlap = 104.875
PHY-3002 : Step(1294): len = 33058.5, overlap = 109.375
PHY-3002 : Step(1295): len = 33472.5, overlap = 109.375
PHY-3002 : Step(1296): len = 34286.9, overlap = 109.375
PHY-3002 : Step(1297): len = 34694.7, overlap = 113.875
PHY-3002 : Step(1298): len = 34163, overlap = 120.625
PHY-3002 : Step(1299): len = 33748.9, overlap = 115.875
PHY-3002 : Step(1300): len = 33474.9, overlap = 111.375
PHY-3002 : Step(1301): len = 33238, overlap = 106.875
PHY-3002 : Step(1302): len = 33102.8, overlap = 102.375
PHY-3002 : Step(1303): len = 33107.4, overlap = 95.625
PHY-3002 : Step(1304): len = 33143.6, overlap = 97.875
PHY-3002 : Step(1305): len = 32948.7, overlap = 97.875
PHY-3002 : Step(1306): len = 32710.7, overlap = 97.5
PHY-3002 : Step(1307): len = 32706.6, overlap = 97.5
PHY-3002 : Step(1308): len = 32657.1, overlap = 95.25
PHY-3002 : Step(1309): len = 32414.3, overlap = 95.25
PHY-3002 : Step(1310): len = 32254.8, overlap = 95.25
PHY-3002 : Step(1311): len = 32217.4, overlap = 99.5625
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 4.8442e-05
PHY-3002 : Step(1312): len = 32650.4, overlap = 95.0625
PHY-3002 : Step(1313): len = 33037.9, overlap = 90.5625
PHY-3002 : Step(1314): len = 33262.2, overlap = 95.0625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 9.68839e-05
PHY-3002 : Step(1315): len = 33486, overlap = 94.8125
PHY-3002 : Step(1316): len = 33900, overlap = 90.3125
PHY-3002 : Step(1317): len = 34314.3, overlap = 92.5625
PHY-3002 : Step(1318): len = 34711.9, overlap = 92.5625
PHY-3002 : Step(1319): len = 35077.4, overlap = 88.0625
PHY-3002 : Step(1320): len = 35283, overlap = 85.8125
PHY-3002 : Step(1321): len = 35400.6, overlap = 81.3125
PHY-3002 : Step(1322): len = 35571.1, overlap = 74.5625
PHY-3002 : Step(1323): len = 35873, overlap = 76.8125
PHY-3002 : Step(1324): len = 36138.2, overlap = 72.3125
PHY-3002 : Step(1325): len = 36442.4, overlap = 72.3125
PHY-3002 : Step(1326): len = 36435, overlap = 67.8125
PHY-3002 : Step(1327): len = 36389.3, overlap = 67.8125
PHY-3002 : Step(1328): len = 36446.4, overlap = 67.25
PHY-3002 : Step(1329): len = 36623.4, overlap = 67.25
PHY-3002 : Step(1330): len = 36853.5, overlap = 65
PHY-3002 : Step(1331): len = 37041, overlap = 67.0625
PHY-3002 : Step(1332): len = 37142.2, overlap = 71.5625
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000193768
PHY-3002 : Step(1333): len = 37265, overlap = 71.5625
PHY-3002 : Step(1334): len = 37460.3, overlap = 67.0625
PHY-3002 : Step(1335): len = 37584, overlap = 71.5625
PHY-3002 : Step(1336): len = 37820.2, overlap = 75.8125
PHY-3002 : Step(1337): len = 38121.6, overlap = 71.3125
PHY-3002 : Step(1338): len = 38352.7, overlap = 78.0625
PHY-3002 : Step(1339): len = 38609.4, overlap = 78.0625
PHY-3002 : Step(1340): len = 38887, overlap = 80.3125
PHY-3002 : Step(1341): len = 39198.3, overlap = 80.125
PHY-3002 : Step(1342): len = 39858.9, overlap = 80.125
PHY-3002 : Step(1343): len = 40144.3, overlap = 75.625
PHY-3002 : Step(1344): len = 40232.3, overlap = 75.625
PHY-3002 : Step(1345): len = 40309.5, overlap = 80.125
PHY-3002 : Step(1346): len = 40288.9, overlap = 80.125
PHY-3002 : Step(1347): len = 40271.8, overlap = 80.125
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000384661
PHY-3002 : Step(1348): len = 40361, overlap = 79.9375
PHY-3002 : Step(1349): len = 40670.2, overlap = 77.6875
PHY-3002 : Step(1350): len = 41453.7, overlap = 73.1875
PHY-3002 : Step(1351): len = 41624.7, overlap = 82.1875
PHY-3002 : Step(1352): len = 41598, overlap = 82.1875
PHY-3002 : Step(1353): len = 41577, overlap = 82.1875
PHY-3002 : Step(1354): len = 41648.6, overlap = 79.9375
PHY-3002 : Step(1355): len = 41801.1, overlap = 77.6875
PHY-3002 : Step(1356): len = 42098.9, overlap = 82.1875
PHY-3002 : Step(1357): len = 42412.8, overlap = 75.3438
PHY-3002 : Step(1358): len = 42463.3, overlap = 75.3438
PHY-3002 : Step(1359): len = 42597.9, overlap = 82.0938
PHY-3002 : Step(1360): len = 42760.4, overlap = 81.9063
PHY-3002 : Step(1361): len = 42980, overlap = 81.9063
PHY-3002 : Step(1362): len = 43312.4, overlap = 79.5313
PHY-3002 : Step(1363): len = 43429.7, overlap = 79.5313
PHY-3002 : Step(1364): len = 43433.8, overlap = 79.5313
PHY-3002 : Step(1365): len = 43449.5, overlap = 79.5313
PHY-3002 : Step(1366): len = 43486.4, overlap = 75.0313
PHY-3002 : Step(1367): len = 43547, overlap = 75.0313
PHY-3002 : Step(1368): len = 43634.6, overlap = 75.0313
PHY-3002 : Step(1369): len = 43696.5, overlap = 75.0313
PHY-3002 : Step(1370): len = 43751.3, overlap = 75.0313
PHY-3002 : Step(1371): len = 43785.7, overlap = 75.0313
PHY-3002 : Step(1372): len = 43853.4, overlap = 74.9063
PHY-3002 : Step(1373): len = 43884.9, overlap = 74.9063
PHY-3002 : Step(1374): len = 43924.4, overlap = 74.9063
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.000753367
PHY-3002 : Step(1375): len = 43970.4, overlap = 74.9063
PHY-3002 : Step(1376): len = 44126.5, overlap = 74.9063
PHY-3002 : Step(1377): len = 44195.3, overlap = 74.9063
PHY-3002 : Step(1378): len = 44222.4, overlap = 77.1563
PHY-3002 : Step(1379): len = 44251.9, overlap = 77.0938
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00121895
PHY-3002 : Step(1380): len = 44291.4, overlap = 77.0938
PHY-3002 : Step(1381): len = 44348.2, overlap = 77.0938
PHY-3002 : Step(1382): len = 44366.2, overlap = 77.0938
PHY-3002 : Step(1383): len = 44418.8, overlap = 77.0938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025883s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (241.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0011035
PHY-3002 : Step(1384): len = 50507.1, overlap = 5.09375
PHY-3002 : Step(1385): len = 49331.1, overlap = 0.4375
PHY-3002 : Step(1386): len = 48325, overlap = 3.34375
PHY-3002 : Step(1387): len = 47448.3, overlap = 4.75
PHY-3002 : Step(1388): len = 46219.6, overlap = 4.09375
PHY-3002 : Step(1389): len = 46091.6, overlap = 3.96875
PHY-3002 : Step(1390): len = 45954.7, overlap = 3.71875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000138455
PHY-3002 : Step(1391): len = 46737.8, overlap = 11.2813
PHY-3002 : Step(1392): len = 47101.3, overlap = 13.4688
PHY-3002 : Step(1393): len = 46349.1, overlap = 11.7188
PHY-3002 : Step(1394): len = 46255.3, overlap = 14
PHY-3002 : Step(1395): len = 46070.4, overlap = 17.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00027691
PHY-3002 : Step(1396): len = 46368.2, overlap = 15.5938
PHY-3002 : Step(1397): len = 46528.1, overlap = 13.8125
PHY-3002 : Step(1398): len = 46528.1, overlap = 13.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00055382
PHY-3002 : Step(1399): len = 46425.9, overlap = 11.9375
PHY-3002 : Step(1400): len = 46425.9, overlap = 11.9375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 32.28 peak overflow 3.47
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 166560, over cnt = 32(0%), over = 45, worst = 3
PHY-1002 : len = 166880, over cnt = 18(0%), over = 25, worst = 3
PHY-1002 : len = 167000, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 167032, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 167096, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.071376s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (131.3%)

PHY-1001 : Congestion index: top1 = 25.63, top5 = 15.00, top10 = 10.00, top15 = 6.25.
PHY-1001 : End incremental global routing;  0.144663s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (118.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3516, tnet num: 866, tinst num: 532, tnode num: 3958, tedge num: 5800.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.125108s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (87.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.329151s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (109.2%)

OPT-1001 : End physical optimization;  0.338827s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (110.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 299 LUT to BLE ...
SYN-4008 : Packed 299 LUT and 33 SEQ to BLE.
SYN-4003 : Packing 23 remaining SEQ's ...
SYN-4005 : Packed 20 SEQ with LUT/SLICE
SYN-4006 : 253 single LUT's are left
SYN-4006 : 3 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 302/481 primitive instances ...
PHY-3001 : End packing;  0.041859s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (74.7%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 351 instances
RUN-1001 : 131 mslices, 132 lslices, 21 pads, 61 brams, 1 dsps
RUN-1001 : There are total 844 nets
RUN-1001 : 761 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 28 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 349 instances, 263 slices, 16 macros(91 instances: 73 mslices 18 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 46645.8, Over = 11
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000239895
PHY-3002 : Step(1401): len = 46630.7, overlap = 13.75
PHY-3002 : Step(1402): len = 46641.3, overlap = 13.25
PHY-3002 : Step(1403): len = 46503.5, overlap = 12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00047979
PHY-3002 : Step(1404): len = 46485.2, overlap = 12.75
PHY-3002 : Step(1405): len = 46497.2, overlap = 13
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00095958
PHY-3002 : Step(1406): len = 46569.7, overlap = 13
PHY-3002 : Step(1407): len = 46569.7, overlap = 13
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.161692s wall, 0.171875s user + 0.093750s system = 0.265625s CPU (164.3%)

PHY-3001 : Trial Legalized: Len = 50818.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1408): len = 47721.3, overlap = 3
PHY-3002 : Step(1409): len = 47318.9, overlap = 3.25
PHY-3002 : Step(1410): len = 47283.6, overlap = 4
PHY-3002 : Step(1411): len = 47210, overlap = 3.5
PHY-3002 : Step(1412): len = 47176.5, overlap = 3.5
PHY-3002 : Step(1413): len = 47139.7, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007178s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (217.7%)

PHY-3001 : Legalized: Len = 48730.8, Over = 0
PHY-3001 : End spreading;  0.002631s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 48730.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 170184, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 170280, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 170328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.059284s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (105.4%)

PHY-1001 : Congestion index: top1 = 25.00, top5 = 15.00, top10 = 10.00, top15 = 6.25.
PHY-1001 : End incremental global routing;  0.144620s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (118.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3398, tnet num: 842, tinst num: 349, tnode num: 3779, tedge num: 5654.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.143727s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (108.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.363639s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (111.7%)

OPT-1001 : End physical optimization;  0.373226s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (108.8%)

RUN-1003 : finish command "place" in  6.705764s wall, 9.265625s user + 3.187500s system = 12.453125s CPU (185.7%)

RUN-1004 : used memory is 572 MB, reserved memory is 573 MB, peak memory is 913 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      481   out of  19600    2.45%
#reg                       56   out of  19600    0.29%
#le                       484
  #lut only               428   out of    484   88.43%
  #reg only                 3   out of    484    0.62%
  #lut&reg                 53   out of    484   10.95%
#dsp                        1   out of     29    3.45%
#bram                      61   out of     64   95.31%
  #bram9k                  61
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |484   |390    |91     |56     |61     |1      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 351 instances
RUN-1001 : 131 mslices, 132 lslices, 21 pads, 61 brams, 1 dsps
RUN-1001 : There are total 844 nets
RUN-1001 : 761 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 28 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 170184, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 170280, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 170312, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 170328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.062486s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (100.0%)

PHY-1001 : Congestion index: top1 = 25.00, top5 = 15.00, top10 = 10.00, top15 = 6.25.
PHY-1001 : End global routing;  0.159820s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.050030s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (93.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 88% nets.
PHY-1002 : len = 236600, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 2.968898s wall, 3.343750s user + 0.062500s system = 3.406250s CPU (114.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 236480, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 236480
PHY-1001 : End DR Iter 1; 0.018594s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.328367s wall, 4.609375s user + 0.140625s system = 4.750000s CPU (109.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.601649s wall, 4.875000s user + 0.140625s system = 5.015625s CPU (109.0%)

RUN-1004 : used memory is 582 MB, reserved memory is 576 MB, peak memory is 913 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      481   out of  19600    2.45%
#reg                       56   out of  19600    0.29%
#le                       484
  #lut only               428   out of    484   88.43%
  #reg only                 3   out of    484    0.62%
  #lut&reg                 53   out of    484   10.95%
#dsp                        1   out of     29    3.45%
#bram                      61   out of     64   95.31%
  #bram9k                  61
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |484   |390    |91     |56     |61     |1      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       739   
    #2          2        11   
    #3          4        8    
    #4        5-10       28   
    #5        11-50      18   
    #6       51-100      14   
    #7       101-500     1    
  Average     2.98            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010000100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 351
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 844, pip num: 10692
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1301 valid insts, and 28761 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010000100000000000000000" in  3.618276s wall, 19.843750s user + 0.078125s system = 19.921875s CPU (550.6%)

RUN-1004 : used memory is 583 MB, reserved memory is 576 MB, peak memory is 913 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1351, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.431105s wall, 1.421875s user + 0.031250s system = 1.453125s CPU (101.5%)

RUN-1004 : used memory is 634 MB, reserved memory is 627 MB, peak memory is 913 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.889452s wall, 0.453125s user + 0.140625s system = 0.593750s CPU (7.5%)

RUN-1004 : used memory is 665 MB, reserved memory is 660 MB, peak memory is 913 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.694439s wall, 2.031250s user + 0.203125s system = 2.234375s CPU (23.0%)

RUN-1004 : used memory is 599 MB, reserved memory is 592 MB, peak memory is 913 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment clk_50m  LOCATION = R7;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = L7;  "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 402/84 useful/useless nets, 198/18 useful/useless insts
SYN-1015 : Optimize round 1, 70 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 43 better
SYN-1014 : Optimize round 2
SYN-1032 : 149/2 useful/useless nets, 54/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1032 : 369/1 useful/useless nets, 168/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Gate Statistics
#Basic gates               61
  #and                      6
  #nand                     0
  #or                       0
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                      0
  #bufif1                   0
  #MX21                     5
  #FADD                     0
  #DFF                     50
  #LATCH                    0
#MACRO_ADD                 16
#MACRO_EQ                   2
#MACRO_MULT                 1
#MACRO_MUX                 72

Report Hierarchy Area:
+-------------------------------------------------------+
|Instance         |Module       |gates  |seq    |macros |
+-------------------------------------------------------+
|top              |top          |11     |50     |21     |
|  pll_inst       |clk_vga      |0      |0      |1      |
|  u_cam_vga_out  |Driver       |9      |24     |15     |
|  u_pic_disp_rom |pic_disp_rom |2      |26     |5      |
|    uimg_rom     |img          |0      |0      |1      |
+-------------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 21 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 390/1 useful/useless nets, 190/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "inst"
SYN-2541 : Reading BRAM "inst" init file "E:/mif_coe\pic.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 108 instances.
SYN-2571 : Optimize after map_dsp, round 1, 108 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 1 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1019 : Optimized 1716 mux instances.
SYN-1032 : 683/1722 useful/useless nets, 394/7 useful/useless insts
SYN-1032 : 1255/3 useful/useless nets, 801/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 7764.66 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 66 (2.77), #lev = 2 (1.66)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 66 (2.77), #lev = 2 (1.66)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 7764.69 sec
SYN-3001 : Mapper mapped 99 instances into 68 LUTs, name keeping = 89%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 17 (2.00), #lev = 1 (0.89)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 17 (2.00), #lev = 1 (0.89)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 7764.75 sec
SYN-3001 : Mapper mapped 17 instances into 17 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 219 (4.18), #lev = 5 (2.78)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 213 (4.28), #lev = 4 (2.44)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map = 7764.79 sec
SYN-3001 : Mapper mapped 325 instances into 213 LUTs, name keeping = 23%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

LUT Statistics
#Total_luts               503
  #lut4                   203
  #lut5                    95
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             205

Utilization Statistics
#lut                      503   out of  19600    2.57%
#reg                       56   out of  19600    0.29%
#le                         0
#dsp                        1   out of     29    3.45%
#bram                      61   out of     64   95.31%
  #bram9k                  61
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------+
|Instance         |Module       |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------+
|top              |top          |298    |205    |56     |61     |1      |
|  pll_inst       |clk_vga      |0      |0      |0      |0      |0      |
|  u_cam_vga_out  |Driver       |68     |170    |24     |0      |0      |
|  u_pic_disp_rom |pic_disp_rom |230    |35     |32     |61     |1      |
|    uimg_rom     |img          |213    |0      |6      |61     |0      |
+-----------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "pic_disp_rom" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 26 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 20 adder to BLE ...
SYN-4008 : Packed 20 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "img" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 6 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.331482s wall, 1.437500s user + 0.062500s system = 1.500000s CPU (112.7%)

RUN-1004 : used memory is 582 MB, reserved memory is 575 MB, peak memory is 913 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model img
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 5 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (118 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 533 instances
RUN-1001 : 298 luts, 56 seqs, 73 mslices, 18 lslices, 21 pads, 61 brams, 1 dsps
RUN-1001 : There are total 867 nets
RUN-1001 : 777 nets have 2 pins
RUN-1001 : 27 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 531 instances, 298 luts, 56 seqs, 91 slices, 16 macros(91 instances: 73 mslices 18 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 289519
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 531.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1414): len = 169955, overlap = 137.25
PHY-3002 : Step(1415): len = 115787, overlap = 119.25
PHY-3002 : Step(1416): len = 87590.7, overlap = 137.25
PHY-3002 : Step(1417): len = 65264.9, overlap = 128.25
PHY-3002 : Step(1418): len = 51898.8, overlap = 139.5
PHY-3002 : Step(1419): len = 41298.7, overlap = 137.25
PHY-3002 : Step(1420): len = 34280.7, overlap = 139.5
PHY-3002 : Step(1421): len = 31061.8, overlap = 139.5
PHY-3002 : Step(1422): len = 30268.8, overlap = 139.688
PHY-3002 : Step(1423): len = 26876.2, overlap = 144.344
PHY-3002 : Step(1424): len = 25458.7, overlap = 146.094
PHY-3002 : Step(1425): len = 26241.4, overlap = 145.469
PHY-3002 : Step(1426): len = 22396.2, overlap = 143.563
PHY-3002 : Step(1427): len = 21672.1, overlap = 145
PHY-3002 : Step(1428): len = 21359, overlap = 142.281
PHY-3002 : Step(1429): len = 18341.3, overlap = 142
PHY-3002 : Step(1430): len = 16639.5, overlap = 147.938
PHY-3002 : Step(1431): len = 16527.4, overlap = 150.438
PHY-3002 : Step(1432): len = 15140, overlap = 148.563
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.32474e-07
PHY-3002 : Step(1433): len = 14960.2, overlap = 151.688
PHY-3002 : Step(1434): len = 15777.2, overlap = 151.688
PHY-3002 : Step(1435): len = 21370.3, overlap = 147.188
PHY-3002 : Step(1436): len = 22917.7, overlap = 147.094
PHY-3002 : Step(1437): len = 18957.9, overlap = 144.094
PHY-3002 : Step(1438): len = 17908.1, overlap = 142.094
PHY-3002 : Step(1439): len = 17132.2, overlap = 137.906
PHY-3002 : Step(1440): len = 17638.4, overlap = 137.719
PHY-3002 : Step(1441): len = 17548.5, overlap = 139.313
PHY-3002 : Step(1442): len = 17472.1, overlap = 139.313
PHY-3002 : Step(1443): len = 17509.8, overlap = 138.781
PHY-3002 : Step(1444): len = 16966.1, overlap = 135.719
PHY-3002 : Step(1445): len = 16939.8, overlap = 135.094
PHY-3002 : Step(1446): len = 16971.5, overlap = 136.656
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.64949e-07
PHY-3002 : Step(1447): len = 19447.7, overlap = 137.156
PHY-3002 : Step(1448): len = 20870.3, overlap = 136.906
PHY-3002 : Step(1449): len = 22145.4, overlap = 132.469
PHY-3002 : Step(1450): len = 21697.4, overlap = 128.344
PHY-3002 : Step(1451): len = 21026.3, overlap = 132.281
PHY-3002 : Step(1452): len = 20277.5, overlap = 134.438
PHY-3002 : Step(1453): len = 20895.2, overlap = 125.25
PHY-3002 : Step(1454): len = 21045.8, overlap = 123.25
PHY-3002 : Step(1455): len = 20897.1, overlap = 123.5
PHY-3002 : Step(1456): len = 20866.5, overlap = 124.5
PHY-3002 : Step(1457): len = 20407.1, overlap = 124.5
PHY-3002 : Step(1458): len = 20348.9, overlap = 126.75
PHY-3002 : Step(1459): len = 20179.5, overlap = 125.813
PHY-3002 : Step(1460): len = 20263.6, overlap = 126
PHY-3002 : Step(1461): len = 20440, overlap = 126
PHY-3002 : Step(1462): len = 20614.1, overlap = 126.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.29898e-07
PHY-3002 : Step(1463): len = 22551.7, overlap = 133.125
PHY-3002 : Step(1464): len = 23377.1, overlap = 128.625
PHY-3002 : Step(1465): len = 23944.3, overlap = 124.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.8598e-06
PHY-3002 : Step(1466): len = 27255.8, overlap = 121.875
PHY-3002 : Step(1467): len = 28429.6, overlap = 117.375
PHY-3002 : Step(1468): len = 27197, overlap = 111
PHY-3002 : Step(1469): len = 26612.6, overlap = 111
PHY-3002 : Step(1470): len = 26866.7, overlap = 113.25
PHY-3002 : Step(1471): len = 27011.7, overlap = 112.875
PHY-3002 : Step(1472): len = 26224.5, overlap = 112.938
PHY-3002 : Step(1473): len = 25808.6, overlap = 108.563
PHY-3002 : Step(1474): len = 25786.3, overlap = 108.563
PHY-3002 : Step(1475): len = 25881.3, overlap = 108.563
PHY-3002 : Step(1476): len = 25920.4, overlap = 106.313
PHY-3002 : Step(1477): len = 25566.5, overlap = 106.438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.71959e-06
PHY-3002 : Step(1478): len = 28246.5, overlap = 108.813
PHY-3002 : Step(1479): len = 28986.2, overlap = 108.813
PHY-3002 : Step(1480): len = 29597.4, overlap = 97.5938
PHY-3002 : Step(1481): len = 29833.5, overlap = 93.0938
PHY-3002 : Step(1482): len = 29400.7, overlap = 93.0938
PHY-3002 : Step(1483): len = 28977.4, overlap = 97.8438
PHY-3002 : Step(1484): len = 28741.3, overlap = 96.0313
PHY-3002 : Step(1485): len = 28634.5, overlap = 96.5625
PHY-3002 : Step(1486): len = 28853.3, overlap = 92.0625
PHY-3002 : Step(1487): len = 28954.1, overlap = 92.125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.43918e-06
PHY-3002 : Step(1488): len = 30782.9, overlap = 96.625
PHY-3002 : Step(1489): len = 31453.5, overlap = 96.625
PHY-3002 : Step(1490): len = 32119.4, overlap = 99.0625
PHY-3002 : Step(1491): len = 31694.7, overlap = 90.0625
PHY-3002 : Step(1492): len = 31197.9, overlap = 87.8125
PHY-3002 : Step(1493): len = 30583.5, overlap = 92.75
PHY-3002 : Step(1494): len = 30729.1, overlap = 99.5
PHY-3002 : Step(1495): len = 30803.4, overlap = 99.5
PHY-3002 : Step(1496): len = 30615.1, overlap = 99.5
PHY-3002 : Step(1497): len = 30454.9, overlap = 95
PHY-3002 : Step(1498): len = 30391.7, overlap = 88.4375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.48784e-05
PHY-3002 : Step(1499): len = 31631.4, overlap = 92.9375
PHY-3002 : Step(1500): len = 32315.3, overlap = 93.1875
PHY-3002 : Step(1501): len = 32882.7, overlap = 97.6875
PHY-3002 : Step(1502): len = 33075.3, overlap = 102.188
PHY-3002 : Step(1503): len = 33018.5, overlap = 102.188
PHY-3002 : Step(1504): len = 33005.7, overlap = 102.188
PHY-3002 : Step(1505): len = 33030.8, overlap = 102.188
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 2.97567e-05
PHY-3002 : Step(1506): len = 33942.1, overlap = 102.188
PHY-3002 : Step(1507): len = 34904.7, overlap = 102.188
PHY-3002 : Step(1508): len = 35851.7, overlap = 104.438
PHY-3002 : Step(1509): len = 36428.6, overlap = 99.9375
PHY-3002 : Step(1510): len = 36549.7, overlap = 99.9375
PHY-3002 : Step(1511): len = 36447.5, overlap = 97.6875
PHY-3002 : Step(1512): len = 36066.3, overlap = 93.1875
PHY-3002 : Step(1513): len = 35343.7, overlap = 93.1875
PHY-3002 : Step(1514): len = 35127.4, overlap = 88.6875
PHY-3002 : Step(1515): len = 35106.5, overlap = 91.1875
PHY-3002 : Step(1516): len = 35136.4, overlap = 88.9375
PHY-3002 : Step(1517): len = 34985.7, overlap = 95.6875
PHY-3002 : Step(1518): len = 34736.7, overlap = 93.4375
PHY-3002 : Step(1519): len = 34481.1, overlap = 93.8125
PHY-3002 : Step(1520): len = 34277.4, overlap = 93.8125
PHY-3002 : Step(1521): len = 34262.8, overlap = 96.4375
PHY-3002 : Step(1522): len = 34405.9, overlap = 96.4375
PHY-3002 : Step(1523): len = 34351, overlap = 96.4375
PHY-3002 : Step(1524): len = 34284.8, overlap = 96.4375
PHY-3002 : Step(1525): len = 34174.3, overlap = 94.1875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 5.95135e-05
PHY-3002 : Step(1526): len = 34690.4, overlap = 94.1875
PHY-3002 : Step(1527): len = 35168.3, overlap = 94.1875
PHY-3002 : Step(1528): len = 35383.8, overlap = 89.6875
PHY-3002 : Step(1529): len = 35584.2, overlap = 89.6875
PHY-3002 : Step(1530): len = 35719.4, overlap = 89.6875
PHY-3002 : Step(1531): len = 35857.9, overlap = 89.6875
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000119027
PHY-3002 : Step(1532): len = 36079.7, overlap = 89.6875
PHY-3002 : Step(1533): len = 36589.6, overlap = 89.6875
PHY-3002 : Step(1534): len = 37093.7, overlap = 89.6875
PHY-3002 : Step(1535): len = 37406.2, overlap = 87.875
PHY-3002 : Step(1536): len = 37463.9, overlap = 83.375
PHY-3002 : Step(1537): len = 37466.8, overlap = 83.375
PHY-3002 : Step(1538): len = 37440.7, overlap = 81.125
PHY-3002 : Step(1539): len = 37486.5, overlap = 79.4063
PHY-3002 : Step(1540): len = 37475.6, overlap = 79.4063
PHY-3002 : Step(1541): len = 37245.4, overlap = 77.1563
PHY-3002 : Step(1542): len = 37073.3, overlap = 77.1563
PHY-3002 : Step(1543): len = 36994.7, overlap = 77.1563
PHY-3002 : Step(1544): len = 36903.4, overlap = 73.5313
PHY-3002 : Step(1545): len = 36788.3, overlap = 69.0313
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000238054
PHY-3002 : Step(1546): len = 36896.7, overlap = 69.0313
PHY-3002 : Step(1547): len = 37054.5, overlap = 71.2813
PHY-3002 : Step(1548): len = 37124.6, overlap = 71.2813
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000446953
PHY-3002 : Step(1549): len = 37256, overlap = 69.0313
PHY-3002 : Step(1550): len = 37535.4, overlap = 66.7813
PHY-3002 : Step(1551): len = 37606.7, overlap = 66.7813
PHY-3002 : Step(1552): len = 37689.6, overlap = 66.7813
PHY-3002 : Step(1553): len = 37839.2, overlap = 69.0313
PHY-3002 : Step(1554): len = 38085.6, overlap = 62.2813
PHY-3002 : Step(1555): len = 38336.3, overlap = 62.2813
PHY-3002 : Step(1556): len = 38391.9, overlap = 60.0313
PHY-3002 : Step(1557): len = 38405.7, overlap = 60.0313
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.000807528
PHY-3002 : Step(1558): len = 38475.5, overlap = 60.0313
PHY-3002 : Step(1559): len = 38576.8, overlap = 60.0313
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00130658
PHY-3002 : Step(1560): len = 38556.1, overlap = 60.0313
PHY-3002 : Step(1561): len = 38686.3, overlap = 60.0313
PHY-3002 : Step(1562): len = 39117.6, overlap = 64.5313
PHY-3002 : Step(1563): len = 39168.2, overlap = 62.2813
PHY-3002 : Step(1564): len = 39165.2, overlap = 62.2813
PHY-3002 : Step(1565): len = 39164.4, overlap = 62.2813
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011347s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (137.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00088938
PHY-3002 : Step(1566): len = 49727.3, overlap = 6.34375
PHY-3002 : Step(1567): len = 48643.2, overlap = 1.5625
PHY-3002 : Step(1568): len = 47478.5, overlap = 2.28125
PHY-3002 : Step(1569): len = 46950.2, overlap = 7.6875
PHY-3002 : Step(1570): len = 46644.4, overlap = 8.8125
PHY-3002 : Step(1571): len = 46565.5, overlap = 11.9375
PHY-3002 : Step(1572): len = 46366.7, overlap = 11.6875
PHY-3002 : Step(1573): len = 46328.5, overlap = 10.4375
PHY-3002 : Step(1574): len = 46048.7, overlap = 7.9375
PHY-3002 : Step(1575): len = 45874, overlap = 11.5938
PHY-3002 : Step(1576): len = 45738.3, overlap = 15.75
PHY-3002 : Step(1577): len = 45574.2, overlap = 15.75
PHY-3002 : Step(1578): len = 45622.1, overlap = 11.0938
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000258671
PHY-3002 : Step(1579): len = 47305.4, overlap = 6.21875
PHY-3002 : Step(1580): len = 47469.4, overlap = 6.21875
PHY-3002 : Step(1581): len = 46789.8, overlap = 8.78125
PHY-3002 : Step(1582): len = 46771.2, overlap = 8.65625
PHY-3002 : Step(1583): len = 46684.2, overlap = 10.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000517342
PHY-3002 : Step(1584): len = 46261.2, overlap = 8.96875
PHY-3002 : Step(1585): len = 46279.1, overlap = 8.96875
PHY-3002 : Step(1586): len = 46279.1, overlap = 8.96875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00103468
PHY-3002 : Step(1587): len = 46264.7, overlap = 8.96875
PHY-3002 : Step(1588): len = 46264.7, overlap = 8.96875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 31.41 peak overflow 2.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 169312, over cnt = 48(0%), over = 71, worst = 2
PHY-1002 : len = 169824, over cnt = 24(0%), over = 33, worst = 2
PHY-1002 : len = 170016, over cnt = 14(0%), over = 18, worst = 2
PHY-1002 : len = 169976, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 170088, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End global iterations;  0.073886s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (169.2%)

PHY-1001 : Congestion index: top1 = 26.25, top5 = 15.63, top10 = 9.38, top15 = 5.00.
PHY-1001 : End incremental global routing;  0.150072s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (145.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3514, tnet num: 865, tinst num: 531, tnode num: 3956, tedge num: 5798.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.124231s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (113.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.334145s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (130.9%)

OPT-1001 : End physical optimization;  0.343722s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (131.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 298 LUT to BLE ...
SYN-4008 : Packed 298 LUT and 33 SEQ to BLE.
SYN-4003 : Packing 23 remaining SEQ's ...
SYN-4005 : Packed 17 SEQ with LUT/SLICE
SYN-4006 : 254 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 304/483 primitive instances ...
PHY-3001 : End packing;  0.041515s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (75.3%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 350 instances
RUN-1001 : 131 mslices, 131 lslices, 21 pads, 61 brams, 1 dsps
RUN-1001 : There are total 842 nets
RUN-1001 : 760 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 28 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 348 instances, 262 slices, 16 macros(91 instances: 73 mslices 18 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 46564.4, Over = 12
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000152635
PHY-3002 : Step(1589): len = 46276.8, overlap = 12.75
PHY-3002 : Step(1590): len = 46227, overlap = 12
PHY-3002 : Step(1591): len = 46213.8, overlap = 12.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000305271
PHY-3002 : Step(1592): len = 46070.1, overlap = 12.25
PHY-3002 : Step(1593): len = 46050.4, overlap = 12.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000610541
PHY-3002 : Step(1594): len = 46055.8, overlap = 12.5
PHY-3002 : Step(1595): len = 46055.8, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.158213s wall, 0.171875s user + 0.109375s system = 0.281250s CPU (177.8%)

PHY-3001 : Trial Legalized: Len = 49922.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1596): len = 47002.9, overlap = 4.25
PHY-3002 : Step(1597): len = 46727, overlap = 4
PHY-3002 : Step(1598): len = 46712.7, overlap = 4.75
PHY-3002 : Step(1599): len = 46585.2, overlap = 4.5
PHY-3002 : Step(1600): len = 46567.8, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007233s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 48260.4, Over = 0
PHY-3001 : End spreading;  0.002697s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 48260.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 181360, over cnt = 29(0%), over = 43, worst = 2
PHY-1002 : len = 181592, over cnt = 13(0%), over = 19, worst = 2
PHY-1002 : len = 181784, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 181816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.067474s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (138.9%)

PHY-1001 : Congestion index: top1 = 27.50, top5 = 16.88, top10 = 10.63, top15 = 6.25.
PHY-1001 : End incremental global routing;  0.151848s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (113.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3392, tnet num: 840, tinst num: 348, tnode num: 3770, tedge num: 5645.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.146447s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.373107s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (104.7%)

OPT-1001 : End physical optimization;  0.382277s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (102.2%)

RUN-1003 : finish command "place" in  5.228099s wall, 8.046875s user + 2.640625s system = 10.687500s CPU (204.4%)

RUN-1004 : used memory is 582 MB, reserved memory is 575 MB, peak memory is 913 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      480   out of  19600    2.45%
#reg                       56   out of  19600    0.29%
#le                       486
  #lut only               430   out of    486   88.48%
  #reg only                 6   out of    486    1.23%
  #lut&reg                 50   out of    486   10.29%
#dsp                        1   out of     29    3.45%
#bram                      61   out of     64   95.31%
  #bram9k                  61
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |486   |389    |91     |56     |61     |1      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 350 instances
RUN-1001 : 131 mslices, 131 lslices, 21 pads, 61 brams, 1 dsps
RUN-1001 : There are total 842 nets
RUN-1001 : 760 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 28 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 181360, over cnt = 29(0%), over = 43, worst = 2
PHY-1002 : len = 181592, over cnt = 13(0%), over = 19, worst = 2
PHY-1002 : len = 181752, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 181816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.066624s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (304.9%)

PHY-1001 : Congestion index: top1 = 27.50, top5 = 16.88, top10 = 10.63, top15 = 6.25.
PHY-1001 : End global routing;  0.166610s wall, 0.265625s user + 0.046875s system = 0.312500s CPU (187.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.050180s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (93.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 88% nets.
PHY-1002 : len = 230528, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 2.812609s wall, 2.953125s user + 0.031250s system = 2.984375s CPU (106.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 230544, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 230544
PHY-1001 : End DR Iter 1; 0.010465s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (149.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.169686s wall, 4.234375s user + 0.140625s system = 4.375000s CPU (104.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.457003s wall, 4.609375s user + 0.218750s system = 4.828125s CPU (108.3%)

RUN-1004 : used memory is 595 MB, reserved memory is 588 MB, peak memory is 925 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      480   out of  19600    2.45%
#reg                       56   out of  19600    0.29%
#le                       486
  #lut only               430   out of    486   88.48%
  #reg only                 6   out of    486    1.23%
  #lut&reg                 50   out of    486   10.29%
#dsp                        1   out of     29    3.45%
#bram                      61   out of     64   95.31%
  #bram9k                  61
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |486   |389    |91     |56     |61     |1      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       738   
    #2          2        11   
    #3          4        8    
    #4        5-10       28   
    #5        11-50      17   
    #6       51-100      14   
    #7       101-500     1    
  Average     2.98            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010000100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 350
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 842, pip num: 10499
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1305 valid insts, and 28394 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010000100000000000000000" in  3.543076s wall, 19.484375s user + 0.078125s system = 19.562500s CPU (552.1%)

RUN-1004 : used memory is 596 MB, reserved memory is 588 MB, peak memory is 925 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1351, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.508614s wall, 1.515625s user + 0.015625s system = 1.531250s CPU (101.5%)

RUN-1004 : used memory is 644 MB, reserved memory is 639 MB, peak memory is 925 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.882758s wall, 0.453125s user + 0.203125s system = 0.656250s CPU (8.3%)

RUN-1004 : used memory is 671 MB, reserved memory is 668 MB, peak memory is 925 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.771438s wall, 2.109375s user + 0.234375s system = 2.343750s CPU (24.0%)

RUN-1004 : used memory is 613 MB, reserved memory is 608 MB, peak memory is 925 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment clk_50m  LOCATION = R7;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = L7;  "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 403/84 useful/useless nets, 199/18 useful/useless insts
SYN-1015 : Optimize round 1, 70 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 43 better
SYN-1014 : Optimize round 2
SYN-1032 : 149/2 useful/useless nets, 54/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1032 : 370/1 useful/useless nets, 169/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Gate Statistics
#Basic gates               62
  #and                      6
  #nand                     0
  #or                       0
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                      1
  #bufif1                   0
  #MX21                     5
  #FADD                     0
  #DFF                     50
  #LATCH                    0
#MACRO_ADD                 16
#MACRO_EQ                   2
#MACRO_MULT                 1
#MACRO_MUX                 72

Report Hierarchy Area:
+-------------------------------------------------------+
|Instance         |Module       |gates  |seq    |macros |
+-------------------------------------------------------+
|top              |top          |12     |50     |21     |
|  pll_inst       |clk_vga      |0      |0      |1      |
|  u_cam_vga_out  |Driver       |9      |24     |15     |
|  u_pic_disp_rom |pic_disp_rom |2      |26     |5      |
|    uimg_rom     |img          |0      |0      |1      |
+-------------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 21 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 391/1 useful/useless nets, 191/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "inst"
SYN-2541 : Reading BRAM "inst" init file "E:/mif_coe\pic.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 108 instances.
SYN-2571 : Optimize after map_dsp, round 1, 108 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 1 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1019 : Optimized 1716 mux instances.
SYN-1032 : 683/1722 useful/useless nets, 394/7 useful/useless insts
SYN-1032 : 1256/3 useful/useless nets, 802/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 7975.35 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 66 (2.77), #lev = 2 (1.66)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 66 (2.77), #lev = 2 (1.66)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 7975.41 sec
SYN-3001 : Mapper mapped 99 instances into 68 LUTs, name keeping = 89%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 17 (2.00), #lev = 1 (0.89)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 17 (2.00), #lev = 1 (0.89)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 7975.50 sec
SYN-3001 : Mapper mapped 17 instances into 17 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 219 (4.18), #lev = 5 (2.78)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 213 (4.28), #lev = 4 (2.44)
SYN-3001 : Logic optimization runtime opt =   0.08 sec, map = 7975.57 sec
SYN-3001 : Mapper mapped 325 instances into 213 LUTs, name keeping = 23%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

LUT Statistics
#Total_luts               504
  #lut4                   204
  #lut5                    95
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             205

Utilization Statistics
#lut                      504   out of  19600    2.57%
#reg                       56   out of  19600    0.29%
#le                         0
#dsp                        1   out of     29    3.45%
#bram                      61   out of     64   95.31%
  #bram9k                  61
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------+
|Instance         |Module       |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------+
|top              |top          |299    |205    |56     |61     |1      |
|  pll_inst       |clk_vga      |0      |0      |0      |0      |0      |
|  u_cam_vga_out  |Driver       |68     |170    |24     |0      |0      |
|  u_pic_disp_rom |pic_disp_rom |230    |35     |32     |61     |1      |
|    uimg_rom     |img          |213    |0      |6      |61     |0      |
+-----------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "pic_disp_rom" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 26 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 20 adder to BLE ...
SYN-4008 : Packed 20 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "img" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 6 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  2.223378s wall, 2.265625s user + 0.046875s system = 2.312500s CPU (104.0%)

RUN-1004 : used memory is 594 MB, reserved memory is 589 MB, peak memory is 925 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model img
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 5 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (118 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 534 instances
RUN-1001 : 299 luts, 56 seqs, 73 mslices, 18 lslices, 21 pads, 61 brams, 1 dsps
RUN-1001 : There are total 868 nets
RUN-1001 : 778 nets have 2 pins
RUN-1001 : 27 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 532 instances, 299 luts, 56 seqs, 91 slices, 16 macros(91 instances: 73 mslices 18 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 291086
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 532.
PHY-3001 : End clustering;  0.000045s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1601): len = 169583, overlap = 135
PHY-3002 : Step(1602): len = 116057, overlap = 128.25
PHY-3002 : Step(1603): len = 88579.2, overlap = 137.25
PHY-3002 : Step(1604): len = 66707.5, overlap = 128.25
PHY-3002 : Step(1605): len = 53005.3, overlap = 139.5
PHY-3002 : Step(1606): len = 42313, overlap = 137.25
PHY-3002 : Step(1607): len = 34745.3, overlap = 140.406
PHY-3002 : Step(1608): len = 31569.5, overlap = 137.438
PHY-3002 : Step(1609): len = 30558.6, overlap = 139.75
PHY-3002 : Step(1610): len = 27374.6, overlap = 142.281
PHY-3002 : Step(1611): len = 26944.8, overlap = 145.563
PHY-3002 : Step(1612): len = 23535.3, overlap = 146.875
PHY-3002 : Step(1613): len = 22520.7, overlap = 146.969
PHY-3002 : Step(1614): len = 21402.5, overlap = 146.219
PHY-3002 : Step(1615): len = 19488.5, overlap = 140.438
PHY-3002 : Step(1616): len = 17793.2, overlap = 140.656
PHY-3002 : Step(1617): len = 17856.2, overlap = 144.75
PHY-3002 : Step(1618): len = 15811.3, overlap = 148.906
PHY-3002 : Step(1619): len = 15204.8, overlap = 149.344
PHY-3002 : Step(1620): len = 14998.5, overlap = 148.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.64481e-07
PHY-3002 : Step(1621): len = 16060.4, overlap = 151.938
PHY-3002 : Step(1622): len = 16989.7, overlap = 151.688
PHY-3002 : Step(1623): len = 22526.7, overlap = 148.25
PHY-3002 : Step(1624): len = 24622, overlap = 150.844
PHY-3002 : Step(1625): len = 20727.4, overlap = 146.313
PHY-3002 : Step(1626): len = 19878.1, overlap = 143.594
PHY-3002 : Step(1627): len = 18958.1, overlap = 141.125
PHY-3002 : Step(1628): len = 19064.3, overlap = 131
PHY-3002 : Step(1629): len = 19214.3, overlap = 130.156
PHY-3002 : Step(1630): len = 18993.7, overlap = 135.438
PHY-3002 : Step(1631): len = 18739.3, overlap = 133.875
PHY-3002 : Step(1632): len = 18107.3, overlap = 130.5
PHY-3002 : Step(1633): len = 18097.7, overlap = 129.75
PHY-3002 : Step(1634): len = 18157, overlap = 129.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.28962e-07
PHY-3002 : Step(1635): len = 20744.7, overlap = 132
PHY-3002 : Step(1636): len = 21699.2, overlap = 132
PHY-3002 : Step(1637): len = 22597.6, overlap = 125.313
PHY-3002 : Step(1638): len = 22745.6, overlap = 134.75
PHY-3002 : Step(1639): len = 21937.2, overlap = 135.75
PHY-3002 : Step(1640): len = 21771.6, overlap = 142.5
PHY-3002 : Step(1641): len = 21952.7, overlap = 134.813
PHY-3002 : Step(1642): len = 22010.3, overlap = 137.063
PHY-3002 : Step(1643): len = 22033.7, overlap = 132.563
PHY-3002 : Step(1644): len = 21231.1, overlap = 132.75
PHY-3002 : Step(1645): len = 21186.9, overlap = 133.125
PHY-3002 : Step(1646): len = 21103.9, overlap = 130.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.05792e-06
PHY-3002 : Step(1647): len = 23986.8, overlap = 137.625
PHY-3002 : Step(1648): len = 24917.4, overlap = 133.5
PHY-3002 : Step(1649): len = 25039.8, overlap = 133.5
PHY-3002 : Step(1650): len = 23881.9, overlap = 131.25
PHY-3002 : Step(1651): len = 23445.8, overlap = 135.75
PHY-3002 : Step(1652): len = 23147.8, overlap = 135.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.11585e-06
PHY-3002 : Step(1653): len = 27283.5, overlap = 120
PHY-3002 : Step(1654): len = 28393.2, overlap = 106.125
PHY-3002 : Step(1655): len = 28527.9, overlap = 106.125
PHY-3002 : Step(1656): len = 27980, overlap = 103.875
PHY-3002 : Step(1657): len = 27375.5, overlap = 106.125
PHY-3002 : Step(1658): len = 27008.2, overlap = 106.125
PHY-3002 : Step(1659): len = 26796.5, overlap = 101.625
PHY-3002 : Step(1660): len = 26448.9, overlap = 101.625
PHY-3002 : Step(1661): len = 26676, overlap = 101.188
PHY-3002 : Step(1662): len = 26747.8, overlap = 101.188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.2317e-06
PHY-3002 : Step(1663): len = 29571.1, overlap = 96.75
PHY-3002 : Step(1664): len = 30511.5, overlap = 96.75
PHY-3002 : Step(1665): len = 30870.1, overlap = 92.25
PHY-3002 : Step(1666): len = 30025.1, overlap = 92.25
PHY-3002 : Step(1667): len = 29323.3, overlap = 88.125
PHY-3002 : Step(1668): len = 28924.2, overlap = 92.6875
PHY-3002 : Step(1669): len = 29511, overlap = 95.0625
PHY-3002 : Step(1670): len = 29930.8, overlap = 95.0625
PHY-3002 : Step(1671): len = 30068.4, overlap = 99.5625
PHY-3002 : Step(1672): len = 29682.5, overlap = 90.5625
PHY-3002 : Step(1673): len = 28835.5, overlap = 90.8438
PHY-3002 : Step(1674): len = 28702, overlap = 91.0938
PHY-3002 : Step(1675): len = 29000.7, overlap = 91.0938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.4634e-06
PHY-3002 : Step(1676): len = 31031.9, overlap = 88.8438
PHY-3002 : Step(1677): len = 31908.2, overlap = 93.3438
PHY-3002 : Step(1678): len = 32376, overlap = 93.5313
PHY-3002 : Step(1679): len = 32177.3, overlap = 86.7813
PHY-3002 : Step(1680): len = 32021.3, overlap = 86.7813
PHY-3002 : Step(1681): len = 31864.8, overlap = 96.0313
PHY-3002 : Step(1682): len = 31823.1, overlap = 93.7813
PHY-3002 : Step(1683): len = 31730.3, overlap = 93.7813
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.69268e-05
PHY-3002 : Step(1684): len = 33352.6, overlap = 96.0313
PHY-3002 : Step(1685): len = 34099.4, overlap = 96.0313
PHY-3002 : Step(1686): len = 34106.1, overlap = 89.2813
PHY-3002 : Step(1687): len = 34050.7, overlap = 89.2813
PHY-3002 : Step(1688): len = 33923.6, overlap = 85.2188
PHY-3002 : Step(1689): len = 33833.9, overlap = 85.3125
PHY-3002 : Step(1690): len = 33735.1, overlap = 85.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 3.38536e-05
PHY-3002 : Step(1691): len = 34526.8, overlap = 85.75
PHY-3002 : Step(1692): len = 35137.2, overlap = 92.5
PHY-3002 : Step(1693): len = 35148, overlap = 85.75
PHY-3002 : Step(1694): len = 35135.9, overlap = 92.5
PHY-3002 : Step(1695): len = 35212.1, overlap = 88
PHY-3002 : Step(1696): len = 35630.9, overlap = 92.5
PHY-3002 : Step(1697): len = 36063.5, overlap = 92.5
PHY-3002 : Step(1698): len = 36189.1, overlap = 90.25
PHY-3002 : Step(1699): len = 35896.5, overlap = 88
PHY-3002 : Step(1700): len = 35777.9, overlap = 88
PHY-3002 : Step(1701): len = 35989.8, overlap = 79
PHY-3002 : Step(1702): len = 36166.1, overlap = 74.5
PHY-3002 : Step(1703): len = 36236.2, overlap = 77.1875
PHY-3002 : Step(1704): len = 35999, overlap = 79.4375
PHY-3002 : Step(1705): len = 35804.8, overlap = 83.9375
PHY-3002 : Step(1706): len = 35714.7, overlap = 83.8438
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 6.19859e-05
PHY-3002 : Step(1707): len = 36157.4, overlap = 86.0938
PHY-3002 : Step(1708): len = 36530.3, overlap = 83.8438
PHY-3002 : Step(1709): len = 36821.9, overlap = 83.8438
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000123972
PHY-3002 : Step(1710): len = 36851.2, overlap = 83.8438
PHY-3002 : Step(1711): len = 37249.7, overlap = 83.8438
PHY-3002 : Step(1712): len = 38079.2, overlap = 79.3438
PHY-3002 : Step(1713): len = 38378.1, overlap = 81.5938
PHY-3002 : Step(1714): len = 38443.3, overlap = 83.8438
PHY-3002 : Step(1715): len = 38539.2, overlap = 83.8438
PHY-3002 : Step(1716): len = 38512.9, overlap = 83.8438
PHY-3002 : Step(1717): len = 38470.6, overlap = 81.5938
PHY-3002 : Step(1718): len = 38468.5, overlap = 81.5938
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000228581
PHY-3002 : Step(1719): len = 38630.5, overlap = 81.5938
PHY-3002 : Step(1720): len = 39227.5, overlap = 83.8438
PHY-3002 : Step(1721): len = 39951, overlap = 77.0938
PHY-3002 : Step(1722): len = 39956.6, overlap = 77.0938
PHY-3002 : Step(1723): len = 39925.5, overlap = 79.3438
PHY-3002 : Step(1724): len = 40125.7, overlap = 81.5938
PHY-3002 : Step(1725): len = 40314.9, overlap = 81.5938
PHY-3002 : Step(1726): len = 40470.2, overlap = 70.3438
PHY-3002 : Step(1727): len = 40857, overlap = 65.8438
PHY-3002 : Step(1728): len = 41131.5, overlap = 65.8438
PHY-3002 : Step(1729): len = 41204.6, overlap = 63.8438
PHY-3002 : Step(1730): len = 41280.4, overlap = 68.3438
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00039775
PHY-3002 : Step(1731): len = 41329.3, overlap = 63.8438
PHY-3002 : Step(1732): len = 41466.7, overlap = 66.0938
PHY-3002 : Step(1733): len = 41632.9, overlap = 66.0938
PHY-3002 : Step(1734): len = 41678.1, overlap = 66.0938
PHY-3002 : Step(1735): len = 41680.2, overlap = 66.0938
PHY-3002 : Step(1736): len = 41685.1, overlap = 66.0938
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00064356
PHY-3002 : Step(1737): len = 41748.8, overlap = 66.0938
PHY-3002 : Step(1738): len = 41902, overlap = 66.0938
PHY-3002 : Step(1739): len = 42059.4, overlap = 61.5938
PHY-3002 : Step(1740): len = 42266.9, overlap = 61.5938
PHY-3002 : Step(1741): len = 42289.6, overlap = 61.5938
PHY-3002 : Step(1742): len = 42307.2, overlap = 66.0938
PHY-3002 : Step(1743): len = 42342.5, overlap = 66.0938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.037615s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (166.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00104495
PHY-3002 : Step(1744): len = 49038.2, overlap = 6.59375
PHY-3002 : Step(1745): len = 47819.5, overlap = 6.71875
PHY-3002 : Step(1746): len = 46772, overlap = 6.71875
PHY-3002 : Step(1747): len = 46518.2, overlap = 7.75
PHY-3002 : Step(1748): len = 46265.2, overlap = 9.625
PHY-3002 : Step(1749): len = 45796.1, overlap = 12.4063
PHY-3002 : Step(1750): len = 45827, overlap = 12.2813
PHY-3002 : Step(1751): len = 45606.7, overlap = 10.4375
PHY-3002 : Step(1752): len = 45467, overlap = 7.5625
PHY-3002 : Step(1753): len = 45402.3, overlap = 8.09375
PHY-3002 : Step(1754): len = 45403.8, overlap = 7.65625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000107135
PHY-3002 : Step(1755): len = 45799.9, overlap = 21.1563
PHY-3002 : Step(1756): len = 46821.1, overlap = 11.6875
PHY-3002 : Step(1757): len = 47242.7, overlap = 9.5625
PHY-3002 : Step(1758): len = 47020.2, overlap = 6.84375
PHY-3002 : Step(1759): len = 46957.8, overlap = 6.125
PHY-3002 : Step(1760): len = 46757.4, overlap = 9.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000214271
PHY-3002 : Step(1761): len = 46240.3, overlap = 10.7813
PHY-3002 : Step(1762): len = 46240.3, overlap = 10.7813
PHY-3002 : Step(1763): len = 46153.4, overlap = 10.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000428542
PHY-3002 : Step(1764): len = 46131.1, overlap = 11.1563
PHY-3002 : Step(1765): len = 46131.1, overlap = 11.1563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000857083
PHY-3002 : Step(1766): len = 46122.5, overlap = 11.1563
PHY-3002 : Step(1767): len = 46122.5, overlap = 11.1563
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00171417
PHY-3002 : Step(1768): len = 46133.9, overlap = 11.0938
PHY-3002 : Step(1769): len = 46133.9, overlap = 11.0938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00342833
PHY-3002 : Step(1770): len = 46152.5, overlap = 10.9375
PHY-3002 : Step(1771): len = 46152.5, overlap = 10.9375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 34.09 peak overflow 3.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 170096, over cnt = 28(0%), over = 36, worst = 3
PHY-1002 : len = 170488, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 170568, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 170568, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 170584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.118429s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (197.9%)

PHY-1001 : Congestion index: top1 = 26.25, top5 = 15.63, top10 = 10.00, top15 = 5.00.
PHY-1001 : End incremental global routing;  0.234473s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (153.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3516, tnet num: 866, tinst num: 532, tnode num: 3958, tedge num: 5800.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.205454s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (106.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.545786s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (126.0%)

OPT-1001 : End physical optimization;  0.562052s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (127.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 299 LUT to BLE ...
SYN-4008 : Packed 299 LUT and 33 SEQ to BLE.
SYN-4003 : Packing 23 remaining SEQ's ...
SYN-4005 : Packed 15 SEQ with LUT/SLICE
SYN-4006 : 255 single LUT's are left
SYN-4006 : 8 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 307/486 primitive instances ...
PHY-3001 : End packing;  0.072859s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (128.7%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 353 instances
RUN-1001 : 133 mslices, 132 lslices, 21 pads, 61 brams, 1 dsps
RUN-1001 : There are total 843 nets
RUN-1001 : 761 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 28 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 351 instances, 265 slices, 16 macros(91 instances: 73 mslices 18 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 46263.6, Over = 12
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00016181
PHY-3002 : Step(1772): len = 46158.7, overlap = 12.75
PHY-3002 : Step(1773): len = 46156.9, overlap = 12.5
PHY-3002 : Step(1774): len = 46159.3, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000323619
PHY-3002 : Step(1775): len = 46183.3, overlap = 10.5
PHY-3002 : Step(1776): len = 46183.3, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000647238
PHY-3002 : Step(1777): len = 46220.1, overlap = 10.25
PHY-3002 : Step(1778): len = 46220.1, overlap = 10.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.289834s wall, 0.281250s user + 0.187500s system = 0.468750s CPU (161.7%)

PHY-3001 : Trial Legalized: Len = 49925.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1779): len = 47192.5, overlap = 2.25
PHY-3002 : Step(1780): len = 46809, overlap = 5
PHY-3002 : Step(1781): len = 46845.3, overlap = 4.25
PHY-3002 : Step(1782): len = 46850.4, overlap = 4
PHY-3002 : Step(1783): len = 46740.6, overlap = 4
PHY-3002 : Step(1784): len = 46740.6, overlap = 4
PHY-3002 : Step(1785): len = 46750.2, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012307s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 48277.6, Over = 0
PHY-3001 : End spreading;  0.004137s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 48277.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 181920, over cnt = 20(0%), over = 29, worst = 3
PHY-1002 : len = 181944, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 182008, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 182040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.115034s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (190.2%)

PHY-1001 : Congestion index: top1 = 26.25, top5 = 16.25, top10 = 10.00, top15 = 6.25.
PHY-1001 : End incremental global routing;  0.249387s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (137.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3397, tnet num: 841, tinst num: 351, tnode num: 3778, tedge num: 5652.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.248475s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (106.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.626619s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (117.2%)

OPT-1001 : End physical optimization;  0.640744s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (117.1%)

RUN-1003 : finish command "place" in  9.115436s wall, 13.281250s user + 4.578125s system = 17.859375s CPU (195.9%)

RUN-1004 : used memory is 595 MB, reserved memory is 589 MB, peak memory is 925 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      481   out of  19600    2.45%
#reg                       56   out of  19600    0.29%
#le                       489
  #lut only               433   out of    489   88.55%
  #reg only                 8   out of    489    1.64%
  #lut&reg                 48   out of    489    9.82%
#dsp                        1   out of     29    3.45%
#bram                      61   out of     64   95.31%
  #bram9k                  61
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |489   |390    |91     |56     |61     |1      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 353 instances
RUN-1001 : 133 mslices, 132 lslices, 21 pads, 61 brams, 1 dsps
RUN-1001 : There are total 843 nets
RUN-1001 : 761 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 28 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 181920, over cnt = 20(0%), over = 29, worst = 3
PHY-1002 : len = 181944, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 182008, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 182040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.115327s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (230.3%)

PHY-1001 : Congestion index: top1 = 26.25, top5 = 16.25, top10 = 10.00, top15 = 6.25.
PHY-1001 : End global routing;  0.338204s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (157.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.080762s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (96.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000048s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 88% nets.
PHY-1002 : len = 233480, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 4.703115s wall, 5.375000s user + 0.250000s system = 5.625000s CPU (119.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 233480, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 233480
PHY-1001 : End DR Iter 1; 0.014082s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (221.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.977868s wall, 7.640625s user + 0.359375s system = 8.000000s CPU (114.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  7.523577s wall, 8.437500s user + 0.375000s system = 8.812500s CPU (117.1%)

RUN-1004 : used memory is 597 MB, reserved memory is 591 MB, peak memory is 934 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      481   out of  19600    2.45%
#reg                       56   out of  19600    0.29%
#le                       489
  #lut only               433   out of    489   88.55%
  #reg only                 8   out of    489    1.64%
  #lut&reg                 48   out of    489    9.82%
#dsp                        1   out of     29    3.45%
#bram                      61   out of     64   95.31%
  #bram9k                  61
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |489   |390    |91     |56     |61     |1      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       739   
    #2          2        11   
    #3          4        8    
    #4        5-10       28   
    #5        11-50      17   
    #6       51-100      14   
    #7       101-500     1    
  Average     2.98            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010000100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 353
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 843, pip num: 10642
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1291 valid insts, and 28672 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010000100000000000000000" in  6.382517s wall, 32.515625s user + 0.140625s system = 32.656250s CPU (511.7%)

RUN-1004 : used memory is 598 MB, reserved memory is 591 MB, peak memory is 934 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1351, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.381073s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (99.6%)

RUN-1004 : used memory is 647 MB, reserved memory is 642 MB, peak memory is 934 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  8.155739s wall, 0.609375s user + 0.218750s system = 0.828125s CPU (10.2%)

RUN-1004 : used memory is 674 MB, reserved memory is 672 MB, peak memory is 934 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.923859s wall, 2.140625s user + 0.296875s system = 2.437500s CPU (24.6%)

RUN-1004 : used memory is 615 MB, reserved memory is 612 MB, peak memory is 934 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file E:/TD/vga_wave/al_ip/img_rom.v
RUN-8001 ERROR: E:/TD/vga_wave/al_ip/img_rom.v: this file doesn't exist.
HDL-1007 : analyze verilog file pic_disp_rom.v
RUN-8001 ERROR: E:/TD/vga_wave/al_ip/img_rom.v: this file doesn't exist.
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",REGMODE_A="OUTREG",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment clk_50m  LOCATION = R7;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = L7;  "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 404/84 useful/useless nets, 199/18 useful/useless insts
SYN-1015 : Optimize round 1, 70 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 43 better
SYN-1014 : Optimize round 2
SYN-1032 : 149/2 useful/useless nets, 54/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1032 : 370/1 useful/useless nets, 169/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Gate Statistics
#Basic gates               62
  #and                      6
  #nand                     0
  #or                       0
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                      1
  #bufif1                   0
  #MX21                     5
  #FADD                     0
  #DFF                     50
  #LATCH                    0
#MACRO_ADD                 16
#MACRO_EQ                   2
#MACRO_MULT                 1
#MACRO_MUX                 72

Report Hierarchy Area:
+-------------------------------------------------------+
|Instance         |Module       |gates  |seq    |macros |
+-------------------------------------------------------+
|top              |top          |12     |50     |21     |
|  pll_inst       |clk_vga      |0      |0      |1      |
|  u_cam_vga_out  |Driver       |9      |24     |15     |
|  u_pic_disp_rom |pic_disp_rom |2      |26     |5      |
|    uimg_rom     |img          |0      |0      |1      |
+-------------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 21 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 391/1 useful/useless nets, 191/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "inst"
SYN-2541 : Reading BRAM "inst" init file "E:/mif_coe\pic.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 109 instances.
SYN-2571 : Optimize after map_dsp, round 1, 109 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1017 : Remove 14 const input seq instances
SYN-1002 :     addra_pipe_b0
SYN-1002 :     addra_pipe_b1
SYN-1002 :     addra_pipe_b2
SYN-1002 :     addra_pipe_b3
SYN-1002 :     addra_pipe_b4
SYN-1002 :     addra_pipe_b5
SYN-1002 :     addra_pipe_b6
SYN-1002 :     addra_piped_pipe_b0
SYN-1002 :     addra_piped_pipe_b1
SYN-1002 :     addra_piped_pipe_b2
SYN-1002 :     addra_piped_pipe_b3
SYN-1002 :     addra_piped_pipe_b4
SYN-1002 :     addra_piped_pipe_b5
SYN-1002 :     addra_piped_pipe_b6
SYN-2501 : Optimize round 1, 15 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1019 : Optimized 2032 mux instances.
SYN-1032 : 38/2046 useful/useless nets, 11/67 useful/useless insts
SYN-1032 : 610/3 useful/useless nets, 419/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8526.55 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 66 (2.77), #lev = 2 (1.66)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 66 (2.77), #lev = 2 (1.66)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8526.58 sec
SYN-3001 : Mapper mapped 99 instances into 68 LUTs, name keeping = 89%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 17 (2.00), #lev = 1 (0.89)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 17 (2.00), #lev = 1 (0.89)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8526.64 sec
SYN-3001 : Mapper mapped 17 instances into 17 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1 (4.00), #lev = 1 (0.33)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 1 (4.00), #lev = 1 (0.33)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8526.68 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

LUT Statistics
#Total_luts               292
  #lut4                    74
  #lut5                    13
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             205

Utilization Statistics
#lut                      292   out of  19600    1.49%
#reg                       50   out of  19600    0.26%
#le                         0
#dsp                        1   out of     29    3.45%
#bram                       8   out of     64   12.50%
  #bram9k                   8
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------+
|Instance         |Module       |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------+
|top              |top          |87     |205    |50     |8      |1      |
|  pll_inst       |clk_vga      |0      |0      |0      |0      |0      |
|  u_cam_vga_out  |Driver       |68     |170    |24     |0      |0      |
|  u_pic_disp_rom |pic_disp_rom |18     |35     |26     |8      |1      |
|    uimg_rom     |img          |1      |0      |0      |8      |0      |
+-----------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "pic_disp_rom" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 26 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 20 adder to BLE ...
SYN-4008 : Packed 20 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "img" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.071143s wall, 1.187500s user + 0.078125s system = 1.265625s CPU (118.2%)

RUN-1004 : used memory is 540 MB, reserved memory is 536 MB, peak memory is 934 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model img
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 5 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (58 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 263 instances
RUN-1001 : 87 luts, 50 seqs, 73 mslices, 18 lslices, 21 pads, 8 brams, 1 dsps
RUN-1001 : There are total 334 nets
RUN-1001 : 261 nets have 2 pins
RUN-1001 : 18 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 261 instances, 87 luts, 50 seqs, 91 slices, 16 macros(91 instances: 73 mslices 18 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 106780
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 261.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1786): len = 71890.1, overlap = 20.25
PHY-3002 : Step(1787): len = 57379.9, overlap = 18
PHY-3002 : Step(1788): len = 37732.2, overlap = 15.75
PHY-3002 : Step(1789): len = 30339.1, overlap = 15.75
PHY-3002 : Step(1790): len = 25069.4, overlap = 20.25
PHY-3002 : Step(1791): len = 22112.4, overlap = 18
PHY-3002 : Step(1792): len = 18900.9, overlap = 18
PHY-3002 : Step(1793): len = 17831.8, overlap = 18
PHY-3002 : Step(1794): len = 15330.3, overlap = 18
PHY-3002 : Step(1795): len = 14310.2, overlap = 15.75
PHY-3002 : Step(1796): len = 14443.9, overlap = 15.75
PHY-3002 : Step(1797): len = 13200.5, overlap = 20.25
PHY-3002 : Step(1798): len = 12503.7, overlap = 18
PHY-3002 : Step(1799): len = 12272.3, overlap = 18
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.44258e-06
PHY-3002 : Step(1800): len = 12111.9, overlap = 11.25
PHY-3002 : Step(1801): len = 12144.2, overlap = 11.25
PHY-3002 : Step(1802): len = 12082.1, overlap = 11.5
PHY-3002 : Step(1803): len = 12305.8, overlap = 14
PHY-3002 : Step(1804): len = 11941.5, overlap = 8
PHY-3002 : Step(1805): len = 11074.7, overlap = 8
PHY-3002 : Step(1806): len = 10774.3, overlap = 14.875
PHY-3002 : Step(1807): len = 10796.9, overlap = 14.75
PHY-3002 : Step(1808): len = 10505.8, overlap = 11.75
PHY-3002 : Step(1809): len = 9968, overlap = 11.5
PHY-3002 : Step(1810): len = 9772.8, overlap = 13.75
PHY-3002 : Step(1811): len = 9770.1, overlap = 16.5
PHY-3002 : Step(1812): len = 9763, overlap = 16.25
PHY-3002 : Step(1813): len = 9685.8, overlap = 15.75
PHY-3002 : Step(1814): len = 9470.3, overlap = 17.5
PHY-3002 : Step(1815): len = 9226.6, overlap = 14.5
PHY-3002 : Step(1816): len = 9175, overlap = 11.25
PHY-3002 : Step(1817): len = 9304.4, overlap = 11.25
PHY-3002 : Step(1818): len = 9314.3, overlap = 11.25
PHY-3002 : Step(1819): len = 9299.7, overlap = 11.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.88516e-06
PHY-3002 : Step(1820): len = 9209.4, overlap = 12.25
PHY-3002 : Step(1821): len = 9204.4, overlap = 12.25
PHY-3002 : Step(1822): len = 9379, overlap = 12.25
PHY-3002 : Step(1823): len = 9404.5, overlap = 12.25
PHY-3002 : Step(1824): len = 9392.7, overlap = 12.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.77032e-06
PHY-3002 : Step(1825): len = 9299.7, overlap = 12.25
PHY-3002 : Step(1826): len = 9299.7, overlap = 12.25
PHY-3002 : Step(1827): len = 9313.5, overlap = 12.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007510s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (208.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1828): len = 13222.9, overlap = 4.4375
PHY-3002 : Step(1829): len = 13195.5, overlap = 4.8125
PHY-3002 : Step(1830): len = 12188.6, overlap = 4.4375
PHY-3002 : Step(1831): len = 12145.1, overlap = 3.625
PHY-3002 : Step(1832): len = 11928.6, overlap = 1
PHY-3002 : Step(1833): len = 11832.6, overlap = 0
PHY-3002 : Step(1834): len = 11642.4, overlap = 0
PHY-3002 : Step(1835): len = 11602.8, overlap = 0
PHY-3002 : Step(1836): len = 11449.9, overlap = 1.1875
PHY-3002 : Step(1837): len = 11397.7, overlap = 1.25
PHY-3002 : Step(1838): len = 11242.3, overlap = 4.1875
PHY-3002 : Step(1839): len = 11239.4, overlap = 4.375
PHY-3002 : Step(1840): len = 11155.1, overlap = 5
PHY-3002 : Step(1841): len = 11127.5, overlap = 5
PHY-3002 : Step(1842): len = 11064.9, overlap = 5.375
PHY-3002 : Step(1843): len = 11059, overlap = 5.375
PHY-3002 : Step(1844): len = 11024.3, overlap = 6.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000673074
PHY-3002 : Step(1845): len = 11077.6, overlap = 6.5
PHY-3002 : Step(1846): len = 11054.4, overlap = 6.125
PHY-3002 : Step(1847): len = 11008, overlap = 6.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00134615
PHY-3002 : Step(1848): len = 11005.2, overlap = 6.1875
PHY-3002 : Step(1849): len = 10998.5, overlap = 6.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.29732e-06
PHY-3002 : Step(1850): len = 11197.5, overlap = 14.875
PHY-3002 : Step(1851): len = 11197.5, overlap = 14.875
PHY-3002 : Step(1852): len = 11173.3, overlap = 15.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.05946e-05
PHY-3002 : Step(1853): len = 11298.7, overlap = 15.0625
PHY-3002 : Step(1854): len = 11298.7, overlap = 15.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.11893e-05
PHY-3002 : Step(1855): len = 11568.5, overlap = 17.8125
PHY-3002 : Step(1856): len = 11568.5, overlap = 17.8125
PHY-3002 : Step(1857): len = 11561.9, overlap = 17.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.23786e-05
PHY-3002 : Step(1858): len = 11845.6, overlap = 13.375
PHY-3002 : Step(1859): len = 11845.6, overlap = 13.375
PHY-3002 : Step(1860): len = 11780.7, overlap = 12.625
PHY-3002 : Step(1861): len = 11780.7, overlap = 12.625
PHY-3002 : Step(1862): len = 11726.9, overlap = 14.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.47571e-05
PHY-3002 : Step(1863): len = 11808.4, overlap = 10.8125
PHY-3002 : Step(1864): len = 11864.6, overlap = 11.0625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000169514
PHY-3002 : Step(1865): len = 11950.2, overlap = 11.1875
PHY-3002 : Step(1866): len = 11950.2, overlap = 11.1875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 24.84 peak overflow 2.63
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 18096, over cnt = 20(0%), over = 29, worst = 3
PHY-1002 : len = 18224, over cnt = 15(0%), over = 21, worst = 2
PHY-1002 : len = 18328, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 18328, over cnt = 5(0%), over = 7, worst = 2
PHY-1001 : End global iterations;  0.033256s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (187.9%)

PHY-1001 : Congestion index: top1 = 13.13, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.103535s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (150.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1185, tnet num: 332, tinst num: 261, tnode num: 1394, tedge num: 1944.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.107089s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (116.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.227880s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (130.3%)

OPT-1001 : End physical optimization;  0.233950s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (126.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 87 LUT to BLE ...
SYN-4008 : Packed 87 LUT and 33 SEQ to BLE.
SYN-4003 : Packing 17 remaining SEQ's ...
SYN-4005 : Packed 7 SEQ with LUT/SLICE
SYN-4006 : 49 single LUT's are left
SYN-4006 : 10 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 97/223 primitive instances ...
PHY-3001 : End packing;  0.014107s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (110.8%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 186 instances
RUN-1001 : 75 mslices, 76 lslices, 21 pads, 8 brams, 1 dsps
RUN-1001 : There are total 310 nets
RUN-1001 : 245 nets have 2 pins
RUN-1001 : 10 nets have [3 - 5] pins
RUN-1001 : 43 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 184 instances, 151 slices, 16 macros(91 instances: 73 mslices 18 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 11987, Over = 12
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.0475e-05
PHY-3002 : Step(1867): len = 11750.7, overlap = 12.5
PHY-3002 : Step(1868): len = 11750.7, overlap = 12.5
PHY-3002 : Step(1869): len = 11597.2, overlap = 12.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.09501e-05
PHY-3002 : Step(1870): len = 11639.8, overlap = 12.25
PHY-3002 : Step(1871): len = 11639.8, overlap = 12.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.19002e-05
PHY-3002 : Step(1872): len = 11779.8, overlap = 10.5
PHY-3002 : Step(1873): len = 11779.8, overlap = 10.5
PHY-3002 : Step(1874): len = 11784, overlap = 11.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.046207s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (135.3%)

PHY-3001 : Trial Legalized: Len = 13365
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1875): len = 12335.4, overlap = 4
PHY-3002 : Step(1876): len = 12265.9, overlap = 4.75
PHY-3002 : Step(1877): len = 12233.8, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000209031
PHY-3002 : Step(1878): len = 12111.8, overlap = 4
PHY-3002 : Step(1879): len = 12111.8, overlap = 4
PHY-3002 : Step(1880): len = 12134.6, overlap = 4
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000377719
PHY-3002 : Step(1881): len = 12112.2, overlap = 3.75
PHY-3002 : Step(1882): len = 12112.2, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006431s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 12759, Over = 0
PHY-3001 : End spreading;  0.002610s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 12759, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 21144, over cnt = 9(0%), over = 13, worst = 2
PHY-1002 : len = 21208, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 21184, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 21200, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 21200, over cnt = 3(0%), over = 4, worst = 2
PHY-1001 : End global iterations;  0.035286s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (132.8%)

PHY-1001 : Congestion index: top1 = 15.00, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.110752s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (112.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1072, tnet num: 308, tinst num: 184, tnode num: 1225, tedge num: 1806.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.115322s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (94.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.245403s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (114.6%)

OPT-1001 : End physical optimization;  0.251854s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (111.7%)

RUN-1003 : finish command "place" in  2.799847s wall, 3.984375s user + 1.359375s system = 5.343750s CPU (190.9%)

RUN-1004 : used memory is 546 MB, reserved memory is 544 MB, peak memory is 934 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      269   out of  19600    1.37%
#reg                       50   out of  19600    0.26%
#le                       279
  #lut only               229   out of    279   82.08%
  #reg only                10   out of    279    3.58%
  #lut&reg                 40   out of    279   14.34%
#dsp                        1   out of     29    3.45%
#bram                       8   out of     64   12.50%
  #bram9k                   8
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |279   |178    |91     |50     |8      |1      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 186 instances
RUN-1001 : 75 mslices, 76 lslices, 21 pads, 8 brams, 1 dsps
RUN-1001 : There are total 310 nets
RUN-1001 : 245 nets have 2 pins
RUN-1001 : 10 nets have [3 - 5] pins
RUN-1001 : 43 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 21144, over cnt = 9(0%), over = 13, worst = 2
PHY-1002 : len = 21208, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 21304, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 21304, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 20800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.035036s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.2%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.105000s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (89.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.048321s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 17% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 68% nets.
PHY-1002 : len = 30024, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.422146s wall, 0.562500s user + 0.062500s system = 0.625000s CPU (148.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 30024, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.006418s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 30040, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 30040
PHY-1001 : End DR Iter 2; 0.004856s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.549715s wall, 1.703125s user + 0.093750s system = 1.796875s CPU (115.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.749299s wall, 1.890625s user + 0.093750s system = 1.984375s CPU (113.4%)

RUN-1004 : used memory is 577 MB, reserved memory is 579 MB, peak memory is 934 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      269   out of  19600    1.37%
#reg                       50   out of  19600    0.26%
#le                       279
  #lut only               229   out of    279   82.08%
  #reg only                10   out of    279    3.58%
  #lut&reg                 40   out of    279   14.34%
#dsp                        1   out of     29    3.45%
#bram                       8   out of     64   12.50%
  #bram9k                   8
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |279   |178    |91     |50     |8      |1      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       223   
    #2         2        10   
    #3        5-10      43   
    #4       11-50      9    
  Average     2.47           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000010100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 186
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 310, pip num: 2349
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 495 valid insts, and 7775 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000010100000000000000000" in  1.769855s wall, 6.500000s user + 0.031250s system = 6.531250s CPU (369.0%)

RUN-1004 : used memory is 579 MB, reserved memory is 579 MB, peak memory is 934 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1298, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.406489s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (100.0%)

RUN-1004 : used memory is 640 MB, reserved memory is 639 MB, peak memory is 934 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.469374s wall, 0.515625s user + 0.265625s system = 0.781250s CPU (10.5%)

RUN-1004 : used memory is 650 MB, reserved memory is 647 MB, peak memory is 934 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.247103s wall, 2.078125s user + 0.265625s system = 2.343750s CPU (25.3%)

RUN-1004 : used memory is 606 MB, reserved memory is 603 MB, peak memory is 934 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1298, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  2.439003s wall, 2.421875s user + 0.000000s system = 2.421875s CPU (99.3%)

RUN-1004 : used memory is 639 MB, reserved memory is 636 MB, peak memory is 934 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.331223s wall, 0.375000s user + 0.203125s system = 0.578125s CPU (7.9%)

RUN-1004 : used memory is 654 MB, reserved memory is 652 MB, peak memory is 934 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  10.198809s wall, 2.984375s user + 0.265625s system = 3.250000s CPU (31.9%)

RUN-1004 : used memory is 531 MB, reserved memory is 524 MB, peak memory is 934 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",REGMODE_A="OUTREG",FILL_ALL="1111111111111111") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment clk_50m  LOCATION = R7;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = L7;  "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 404/84 useful/useless nets, 199/18 useful/useless insts
SYN-1015 : Optimize round 1, 70 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 43 better
SYN-1014 : Optimize round 2
SYN-1032 : 149/2 useful/useless nets, 54/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1032 : 370/1 useful/useless nets, 169/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Gate Statistics
#Basic gates               62
  #and                      6
  #nand                     0
  #or                       0
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                      1
  #bufif1                   0
  #MX21                     5
  #FADD                     0
  #DFF                     50
  #LATCH                    0
#MACRO_ADD                 16
#MACRO_EQ                   2
#MACRO_MULT                 1
#MACRO_MUX                 72

Report Hierarchy Area:
+-------------------------------------------------------+
|Instance         |Module       |gates  |seq    |macros |
+-------------------------------------------------------+
|top              |top          |12     |50     |21     |
|  pll_inst       |clk_vga      |0      |0      |1      |
|  u_cam_vga_out  |Driver       |9      |24     |15     |
|  u_pic_disp_rom |pic_disp_rom |2      |26     |5      |
|    uimg_rom     |img          |0      |0      |1      |
+-------------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 21 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 391/1 useful/useless nets, 191/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 133 instances.
SYN-2571 : Optimize after map_dsp, round 1, 133 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1017 : Remove 14 const input seq instances
SYN-1002 :     addra_pipe_b0
SYN-1002 :     addra_pipe_b1
SYN-1002 :     addra_pipe_b2
SYN-1002 :     addra_pipe_b3
SYN-1002 :     addra_pipe_b4
SYN-1002 :     addra_pipe_b5
SYN-1002 :     addra_pipe_b6
SYN-1002 :     addra_piped_pipe_b0
SYN-1002 :     addra_piped_pipe_b1
SYN-1002 :     addra_piped_pipe_b2
SYN-1002 :     addra_piped_pipe_b3
SYN-1002 :     addra_piped_pipe_b4
SYN-1002 :     addra_piped_pipe_b5
SYN-1002 :     addra_piped_pipe_b6
SYN-2501 : Optimize round 1, 15 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1019 : Optimized 2032 mux instances.
SYN-1032 : 32/2046 useful/useless nets, 5/49 useful/useless insts
SYN-1032 : 604/3 useful/useless nets, 413/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8905.26 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 66 (2.77), #lev = 2 (1.66)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 66 (2.77), #lev = 2 (1.66)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 8905.33 sec
SYN-3001 : Mapper mapped 99 instances into 68 LUTs, name keeping = 89%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 17 (2.00), #lev = 1 (0.89)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 17 (2.00), #lev = 1 (0.89)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8905.42 sec
SYN-3001 : Mapper mapped 17 instances into 17 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1 (4.00), #lev = 1 (0.33)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 1 (4.00), #lev = 1 (0.33)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 8905.49 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

LUT Statistics
#Total_luts               292
  #lut4                    74
  #lut5                    13
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             205

Utilization Statistics
#lut                      292   out of  19600    1.49%
#reg                       50   out of  19600    0.26%
#le                         0
#dsp                        1   out of     29    3.45%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------+
|Instance         |Module       |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------+
|top              |top          |87     |205    |50     |2      |1      |
|  pll_inst       |clk_vga      |0      |0      |0      |0      |0      |
|  u_cam_vga_out  |Driver       |68     |170    |24     |0      |0      |
|  u_pic_disp_rom |pic_disp_rom |18     |35     |26     |2      |1      |
|    uimg_rom     |img          |1      |0      |0      |2      |0      |
+-----------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "pic_disp_rom" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 26 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 20 adder to BLE ...
SYN-4008 : Packed 20 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "img" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.461678s wall, 1.484375s user + 0.125000s system = 1.609375s CPU (110.1%)

RUN-1004 : used memory is 520 MB, reserved memory is 521 MB, peak memory is 934 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model img
SYN-1016 : Merged 8 instances.
SYN-1016 : Merged 11 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (52 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 245 instances
RUN-1001 : 75 luts, 50 seqs, 73 mslices, 18 lslices, 21 pads, 2 brams, 1 dsps
RUN-1001 : There are total 316 nets
RUN-1001 : 242 nets have 2 pins
RUN-1001 : 35 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 243 instances, 75 luts, 50 seqs, 91 slices, 16 macros(91 instances: 73 mslices 18 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 99496.2
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 243.
PHY-3001 : End clustering;  0.000044s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1883): len = 63486.2, overlap = 6.75
PHY-3002 : Step(1884): len = 55822.6, overlap = 6.75
PHY-3002 : Step(1885): len = 33069.5, overlap = 6.75
PHY-3002 : Step(1886): len = 26530.2, overlap = 4.5
PHY-3002 : Step(1887): len = 22877.8, overlap = 6.75
PHY-3002 : Step(1888): len = 20107.4, overlap = 6.75
PHY-3002 : Step(1889): len = 18420.3, overlap = 4.5
PHY-3002 : Step(1890): len = 16061.4, overlap = 4.5
PHY-3002 : Step(1891): len = 15148.9, overlap = 6.75
PHY-3002 : Step(1892): len = 12988, overlap = 4.5
PHY-3002 : Step(1893): len = 12101.5, overlap = 4.5
PHY-3002 : Step(1894): len = 11124.9, overlap = 4.5
PHY-3002 : Step(1895): len = 10692.9, overlap = 4.5
PHY-3002 : Step(1896): len = 10067.1, overlap = 4.5
PHY-3002 : Step(1897): len = 9858.2, overlap = 5.5
PHY-3002 : Step(1898): len = 9859.1, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.1502e-05
PHY-3002 : Step(1899): len = 9747.4, overlap = 3
PHY-3002 : Step(1900): len = 9797.6, overlap = 3
PHY-3002 : Step(1901): len = 9306, overlap = 2.5
PHY-3002 : Step(1902): len = 9327.7, overlap = 2.5
PHY-3002 : Step(1903): len = 9171.7, overlap = 4.75
PHY-3002 : Step(1904): len = 9064.6, overlap = 4.75
PHY-3002 : Step(1905): len = 8732.6, overlap = 2.25
PHY-3002 : Step(1906): len = 8637.1, overlap = 2.25
PHY-3002 : Step(1907): len = 8701.9, overlap = 0
PHY-3002 : Step(1908): len = 8600.8, overlap = 0.75
PHY-3002 : Step(1909): len = 8472.6, overlap = 5.5
PHY-3002 : Step(1910): len = 8227.3, overlap = 4.75
PHY-3002 : Step(1911): len = 8093.8, overlap = 2.25
PHY-3002 : Step(1912): len = 8046, overlap = 0
PHY-3002 : Step(1913): len = 7965.6, overlap = 0
PHY-3002 : Step(1914): len = 7956.1, overlap = 0.25
PHY-3002 : Step(1915): len = 7647.5, overlap = 3.75
PHY-3002 : Step(1916): len = 7709.2, overlap = 4.5
PHY-3002 : Step(1917): len = 7664.2, overlap = 4.75
PHY-3002 : Step(1918): len = 7655.5, overlap = 4.75
PHY-3002 : Step(1919): len = 7491.3, overlap = 2.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000123004
PHY-3002 : Step(1920): len = 7388.7, overlap = 5
PHY-3002 : Step(1921): len = 7377.1, overlap = 5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000246008
PHY-3002 : Step(1922): len = 7421.6, overlap = 5
PHY-3002 : Step(1923): len = 7434.2, overlap = 5
PHY-3002 : Step(1924): len = 7437.3, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017479s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1925): len = 8513.3, overlap = 10.2188
PHY-3002 : Step(1926): len = 8514.4, overlap = 9.96875
PHY-3002 : Step(1927): len = 8159, overlap = 11.9375
PHY-3002 : Step(1928): len = 8178, overlap = 12.625
PHY-3002 : Step(1929): len = 8081.7, overlap = 11.9375
PHY-3002 : Step(1930): len = 7898.9, overlap = 12.25
PHY-3002 : Step(1931): len = 7862.8, overlap = 12.4375
PHY-3002 : Step(1932): len = 7860.4, overlap = 12.1875
PHY-3002 : Step(1933): len = 7777.3, overlap = 14.7813
PHY-3002 : Step(1934): len = 7772.5, overlap = 14.3438
PHY-3002 : Step(1935): len = 7606.9, overlap = 14.8438
PHY-3002 : Step(1936): len = 7581.1, overlap = 13.5313
PHY-3002 : Step(1937): len = 7576.3, overlap = 13.5313
PHY-3002 : Step(1938): len = 7531.1, overlap = 13.1875
PHY-3002 : Step(1939): len = 7501.4, overlap = 11.9063
PHY-3002 : Step(1940): len = 7454, overlap = 11.5625
PHY-3002 : Step(1941): len = 7468, overlap = 11.6563
PHY-3002 : Step(1942): len = 7374.3, overlap = 12.75
PHY-3002 : Step(1943): len = 7337.4, overlap = 15.375
PHY-3002 : Step(1944): len = 7341.8, overlap = 15.9063
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000162017
PHY-3002 : Step(1945): len = 7489.5, overlap = 12.1875
PHY-3002 : Step(1946): len = 7489.5, overlap = 12.1875
PHY-3002 : Step(1947): len = 7448.7, overlap = 12.4063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000324034
PHY-3002 : Step(1948): len = 7493.3, overlap = 7.375
PHY-3002 : Step(1949): len = 7493.3, overlap = 7.375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.10428e-05
PHY-3002 : Step(1950): len = 7926.1, overlap = 16.2188
PHY-3002 : Step(1951): len = 7926.1, overlap = 16.2188
PHY-3002 : Step(1952): len = 7783.1, overlap = 15.7188
PHY-3002 : Step(1953): len = 7783.1, overlap = 15.7188
PHY-3002 : Step(1954): len = 7769.1, overlap = 14.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.20855e-05
PHY-3002 : Step(1955): len = 7972.6, overlap = 14.2188
PHY-3002 : Step(1956): len = 7991.3, overlap = 14.2188
PHY-3002 : Step(1957): len = 8070.7, overlap = 13.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.4171e-05
PHY-3002 : Step(1958): len = 8103.8, overlap = 13.75
PHY-3002 : Step(1959): len = 8103.8, overlap = 13.75
PHY-3002 : Step(1960): len = 8127.5, overlap = 14.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.8342e-05
PHY-3002 : Step(1961): len = 8215.4, overlap = 11.25
PHY-3002 : Step(1962): len = 8215.4, overlap = 11.25
PHY-3002 : Step(1963): len = 8192, overlap = 10.625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 21.63 peak overflow 2.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 9888, over cnt = 21(0%), over = 36, worst = 3
PHY-1002 : len = 10120, over cnt = 12(0%), over = 18, worst = 2
PHY-1002 : len = 10264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.060365s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (129.4%)

PHY-1001 : Congestion index: top1 = 10.63, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.171603s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (109.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1035, tnet num: 314, tinst num: 243, tnode num: 1220, tedge num: 1680.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.177678s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (96.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.373230s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (108.8%)

OPT-1001 : End physical optimization;  0.383201s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (106.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 75 LUT to BLE ...
SYN-4008 : Packed 75 LUT and 33 SEQ to BLE.
SYN-4003 : Packing 17 remaining SEQ's ...
SYN-4005 : Packed 4 SEQ with LUT/SLICE
SYN-4006 : 38 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 88/208 primitive instances ...
PHY-3001 : End packing;  0.021026s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.3%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 170 instances
RUN-1001 : 73 mslices, 68 lslices, 21 pads, 2 brams, 1 dsps
RUN-1001 : There are total 292 nets
RUN-1001 : 226 nets have 2 pins
RUN-1001 : 27 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 168 instances, 141 slices, 16 macros(91 instances: 73 mslices 18 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 8271.4, Over = 9.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.48525e-05
PHY-3002 : Step(1964): len = 7986, overlap = 11.75
PHY-3002 : Step(1965): len = 7986, overlap = 11.75
PHY-3002 : Step(1966): len = 7928, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.97049e-05
PHY-3002 : Step(1967): len = 7955.7, overlap = 12.75
PHY-3002 : Step(1968): len = 7955.7, overlap = 12.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.94098e-05
PHY-3002 : Step(1969): len = 8037.8, overlap = 12.5
PHY-3002 : Step(1970): len = 8037.8, overlap = 12.5
PHY-3002 : Step(1971): len = 8015.4, overlap = 12.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.056708s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (165.3%)

PHY-3001 : Trial Legalized: Len = 9747.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1972): len = 8786.5, overlap = 2
PHY-3002 : Step(1973): len = 8743, overlap = 2.5
PHY-3002 : Step(1974): len = 8676.7, overlap = 2.75
PHY-3002 : Step(1975): len = 8664.2, overlap = 2.75
PHY-3002 : Step(1976): len = 8664.2, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012217s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (127.9%)

PHY-3001 : Legalized: Len = 9231.4, Over = 0
PHY-3001 : End spreading;  0.004371s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (715.0%)

PHY-3001 : Final: Len = 9231.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 12616, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 12648, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 12680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043721s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (143.0%)

PHY-1001 : Congestion index: top1 = 11.25, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.172627s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (126.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 922, tnet num: 290, tinst num: 168, tnode num: 1051, tedge num: 1542.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.208753s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (97.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.413281s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (109.6%)

OPT-1001 : End physical optimization;  0.422674s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (107.2%)

RUN-1003 : finish command "place" in  4.820126s wall, 6.390625s user + 2.187500s system = 8.578125s CPU (178.0%)

RUN-1004 : used memory is 525 MB, reserved memory is 525 MB, peak memory is 934 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      257   out of  19600    1.31%
#reg                       50   out of  19600    0.26%
#le                       270
  #lut only               220   out of    270   81.48%
  #reg only                13   out of    270    4.81%
  #lut&reg                 37   out of    270   13.70%
#dsp                        1   out of     29    3.45%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |270   |166    |91     |50     |2      |1      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 170 instances
RUN-1001 : 73 mslices, 68 lslices, 21 pads, 2 brams, 1 dsps
RUN-1001 : There are total 292 nets
RUN-1001 : 226 nets have 2 pins
RUN-1001 : 27 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 12616, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 12648, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 12680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.044663s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (105.0%)

PHY-1001 : Congestion index: top1 = 11.25, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.160404s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (107.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.070776s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (132.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 66% nets.
PHY-1002 : len = 22008, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.252246s wall, 0.375000s user + 0.062500s system = 0.437500s CPU (173.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 22008, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 22008
PHY-1001 : End DR Iter 1; 0.006527s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (478.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.064260s wall, 2.093750s user + 0.218750s system = 2.312500s CPU (112.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.414974s wall, 2.453125s user + 0.250000s system = 2.703125s CPU (111.9%)

RUN-1004 : used memory is 554 MB, reserved memory is 556 MB, peak memory is 934 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      257   out of  19600    1.31%
#reg                       50   out of  19600    0.26%
#le                       270
  #lut only               220   out of    270   81.48%
  #reg only                13   out of    270    4.81%
  #lut&reg                 37   out of    270   13.70%
#dsp                        1   out of     29    3.45%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |270   |166    |91     |50     |2      |1      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       204   
    #2         2        27   
    #3        5-10      29   
    #4       11-50      7    
  Average     2.16           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:110100110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 170
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 292, pip num: 1897
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 383 valid insts, and 6563 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:110100110000000000000000" in  2.500834s wall, 8.156250s user + 0.093750s system = 8.250000s CPU (329.9%)

RUN-1004 : used memory is 558 MB, reserved memory is 558 MB, peak memory is 934 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.420891s wall, 1.406250s user + 0.031250s system = 1.437500s CPU (101.2%)

RUN-1004 : used memory is 631 MB, reserved memory is 632 MB, peak memory is 934 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.165129s wall, 0.484375s user + 0.171875s system = 0.656250s CPU (9.2%)

RUN-1004 : used memory is 645 MB, reserved memory is 647 MB, peak memory is 934 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.967137s wall, 2.015625s user + 0.234375s system = 2.250000s CPU (25.1%)

RUN-1004 : used memory is 598 MB, reserved memory is 600 MB, peak memory is 934 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.999661s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (81.3%)

RUN-1004 : used memory is 591 MB, reserved memory is 616 MB, peak memory is 934 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.816589s wall, 0.312500s user + 0.093750s system = 0.406250s CPU (6.0%)

RUN-1004 : used memory is 603 MB, reserved memory is 629 MB, peak memory is 934 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.222936s wall, 2.140625s user + 0.125000s system = 2.265625s CPU (24.6%)

RUN-1004 : used memory is 557 MB, reserved memory is 582 MB, peak memory is 934 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-8007 ERROR: cannot find port 'ocea' on this module in pic_disp_rom.v(106)
HDL-1007 : 'img' is declared here in al_ip/img_rom.v(14)
HDL-1007 : module 'top' remains a black box due to errors in its contents in top.v(2)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",REGMODE_A="OUTREG",FILL_ALL="1111111111111111") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment clk_50m  LOCATION = R7;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = L7;  "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 403/84 useful/useless nets, 199/18 useful/useless insts
SYN-1015 : Optimize round 1, 70 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 43 better
SYN-1014 : Optimize round 2
SYN-1032 : 148/2 useful/useless nets, 54/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1032 : 369/1 useful/useless nets, 169/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Gate Statistics
#Basic gates               62
  #and                      6
  #nand                     0
  #or                       0
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                      1
  #bufif1                   0
  #MX21                     5
  #FADD                     0
  #DFF                     50
  #LATCH                    0
#MACRO_ADD                 16
#MACRO_EQ                   2
#MACRO_MULT                 1
#MACRO_MUX                 72

Report Hierarchy Area:
+-------------------------------------------------------+
|Instance         |Module       |gates  |seq    |macros |
+-------------------------------------------------------+
|top              |top          |12     |50     |21     |
|  pll_inst       |clk_vga      |0      |0      |1      |
|  u_cam_vga_out  |Driver       |9      |24     |15     |
|  u_pic_disp_rom |pic_disp_rom |2      |26     |5      |
|    uimg_rom     |img          |0      |0      |1      |
+-------------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 21 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 390/1 useful/useless nets, 191/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 133 instances.
SYN-2571 : Optimize after map_dsp, round 1, 133 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1017 : Remove 14 const input seq instances
SYN-1002 :     addra_pipe_b0
SYN-1002 :     addra_pipe_b1
SYN-1002 :     addra_pipe_b2
SYN-1002 :     addra_pipe_b3
SYN-1002 :     addra_pipe_b4
SYN-1002 :     addra_pipe_b5
SYN-1002 :     addra_pipe_b6
SYN-1002 :     addra_piped_pipe_b0
SYN-1002 :     addra_piped_pipe_b1
SYN-1002 :     addra_piped_pipe_b2
SYN-1002 :     addra_piped_pipe_b3
SYN-1002 :     addra_piped_pipe_b4
SYN-1002 :     addra_piped_pipe_b5
SYN-1002 :     addra_piped_pipe_b6
SYN-2501 : Optimize round 1, 15 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1019 : Optimized 2032 mux instances.
SYN-1032 : 31/2046 useful/useless nets, 5/49 useful/useless insts
SYN-1032 : 603/3 useful/useless nets, 413/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 61712.95 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 66 (2.77), #lev = 2 (1.66)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 66 (2.77), #lev = 2 (1.66)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 61713.01 sec
SYN-3001 : Mapper mapped 99 instances into 68 LUTs, name keeping = 89%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 17 (2.00), #lev = 1 (0.89)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 17 (2.00), #lev = 1 (0.89)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 61713.10 sec
SYN-3001 : Mapper mapped 17 instances into 17 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1 (4.00), #lev = 1 (0.33)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 1 (4.00), #lev = 1 (0.33)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 61713.17 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

LUT Statistics
#Total_luts               292
  #lut4                    74
  #lut5                    13
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             205

Utilization Statistics
#lut                      292   out of  19600    1.49%
#reg                       50   out of  19600    0.26%
#le                         0
#dsp                        1   out of     29    3.45%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------+
|Instance         |Module       |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------+
|top              |top          |87     |205    |50     |2      |1      |
|  pll_inst       |clk_vga      |0      |0      |0      |0      |0      |
|  u_cam_vga_out  |Driver       |68     |170    |24     |0      |0      |
|  u_pic_disp_rom |pic_disp_rom |18     |35     |26     |2      |1      |
|    uimg_rom     |img          |1      |0      |0      |2      |0      |
+-----------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "pic_disp_rom" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 26 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 20 adder to BLE ...
SYN-4008 : Packed 20 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "img" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.473542s wall, 1.500000s user + 0.140625s system = 1.640625s CPU (111.3%)

RUN-1004 : used memory is 561 MB, reserved memory is 581 MB, peak memory is 934 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model img
SYN-1016 : Merged 8 instances.
SYN-1016 : Merged 11 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (52 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 245 instances
RUN-1001 : 75 luts, 50 seqs, 73 mslices, 18 lslices, 21 pads, 2 brams, 1 dsps
RUN-1001 : There are total 316 nets
RUN-1001 : 243 nets have 2 pins
RUN-1001 : 34 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 243 instances, 75 luts, 50 seqs, 91 slices, 16 macros(91 instances: 73 mslices 18 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 99155.2
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 243.
PHY-3001 : End clustering;  0.000045s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1977): len = 62973.1, overlap = 6.75
PHY-3002 : Step(1978): len = 56009.7, overlap = 6.75
PHY-3002 : Step(1979): len = 33136.5, overlap = 6.75
PHY-3002 : Step(1980): len = 26155.8, overlap = 4.5
PHY-3002 : Step(1981): len = 22791.9, overlap = 6.75
PHY-3002 : Step(1982): len = 19591.1, overlap = 6.75
PHY-3002 : Step(1983): len = 18232.1, overlap = 4.5
PHY-3002 : Step(1984): len = 15677.4, overlap = 4.5
PHY-3002 : Step(1985): len = 14738.3, overlap = 6.75
PHY-3002 : Step(1986): len = 12809.4, overlap = 4.5
PHY-3002 : Step(1987): len = 11657.8, overlap = 4.5
PHY-3002 : Step(1988): len = 10993.4, overlap = 4.5
PHY-3002 : Step(1989): len = 10404.2, overlap = 4.5
PHY-3002 : Step(1990): len = 10242.7, overlap = 5.25
PHY-3002 : Step(1991): len = 9660.8, overlap = 5.5
PHY-3002 : Step(1992): len = 9492, overlap = 5.5
PHY-3002 : Step(1993): len = 9046.7, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000133282
PHY-3002 : Step(1994): len = 9109.2, overlap = 2.25
PHY-3002 : Step(1995): len = 9055.2, overlap = 2.25
PHY-3002 : Step(1996): len = 8864, overlap = 2.25
PHY-3002 : Step(1997): len = 8830.4, overlap = 2.25
PHY-3002 : Step(1998): len = 8770.3, overlap = 2.25
PHY-3002 : Step(1999): len = 8490.7, overlap = 4.5
PHY-3002 : Step(2000): len = 8457.2, overlap = 2.25
PHY-3002 : Step(2001): len = 8236.6, overlap = 0
PHY-3002 : Step(2002): len = 8167.8, overlap = 0
PHY-3002 : Step(2003): len = 8229.9, overlap = 2.25
PHY-3002 : Step(2004): len = 8236.8, overlap = 2.75
PHY-3002 : Step(2005): len = 8003.7, overlap = 3.25
PHY-3002 : Step(2006): len = 7856.8, overlap = 2.5
PHY-3002 : Step(2007): len = 7750.3, overlap = 0
PHY-3002 : Step(2008): len = 7753.5, overlap = 0
PHY-3002 : Step(2009): len = 7752.9, overlap = 0
PHY-3002 : Step(2010): len = 7587.7, overlap = 0
PHY-3002 : Step(2011): len = 7516.3, overlap = 4.5
PHY-3002 : Step(2012): len = 7428.7, overlap = 5
PHY-3002 : Step(2013): len = 7401.9, overlap = 3.25
PHY-3002 : Step(2014): len = 7365.6, overlap = 3.25
PHY-3002 : Step(2015): len = 7364.2, overlap = 2.5
PHY-3002 : Step(2016): len = 7366.7, overlap = 3
PHY-3002 : Step(2017): len = 7295.8, overlap = 2.75
PHY-3002 : Step(2018): len = 7304.9, overlap = 5
PHY-3002 : Step(2019): len = 7185.2, overlap = 5.25
PHY-3002 : Step(2020): len = 7165.1, overlap = 5.25
PHY-3002 : Step(2021): len = 7120.4, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000266565
PHY-3002 : Step(2022): len = 7156.6, overlap = 5.25
PHY-3002 : Step(2023): len = 7165.4, overlap = 5.25
PHY-3002 : Step(2024): len = 7166.6, overlap = 5.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000533129
PHY-3002 : Step(2025): len = 7123.7, overlap = 5.25
PHY-3002 : Step(2026): len = 7112.8, overlap = 5.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016628s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (94.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2027): len = 8052.5, overlap = 12.125
PHY-3002 : Step(2028): len = 8071, overlap = 12.125
PHY-3002 : Step(2029): len = 7851.1, overlap = 14.0625
PHY-3002 : Step(2030): len = 7852, overlap = 14.3438
PHY-3002 : Step(2031): len = 7815, overlap = 14.0938
PHY-3002 : Step(2032): len = 7704.7, overlap = 13.9375
PHY-3002 : Step(2033): len = 7680.1, overlap = 14.375
PHY-3002 : Step(2034): len = 7668.7, overlap = 13.5
PHY-3002 : Step(2035): len = 7631.8, overlap = 12.875
PHY-3002 : Step(2036): len = 7652.3, overlap = 13.0313
PHY-3002 : Step(2037): len = 7514.9, overlap = 12.5625
PHY-3002 : Step(2038): len = 7403.8, overlap = 11.625
PHY-3002 : Step(2039): len = 7395, overlap = 11.6875
PHY-3002 : Step(2040): len = 7300.3, overlap = 11.5938
PHY-3002 : Step(2041): len = 7300.3, overlap = 11.5938
PHY-3002 : Step(2042): len = 7306.5, overlap = 11.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000336536
PHY-3002 : Step(2043): len = 7318.9, overlap = 11.7188
PHY-3002 : Step(2044): len = 7318.9, overlap = 11.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000673072
PHY-3002 : Step(2045): len = 7343.7, overlap = 11.7188
PHY-3002 : Step(2046): len = 7343.7, overlap = 11.7188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.32834e-05
PHY-3002 : Step(2047): len = 7745.4, overlap = 18.0625
PHY-3002 : Step(2048): len = 7745.4, overlap = 18.0625
PHY-3002 : Step(2049): len = 7695.2, overlap = 17.8438
PHY-3002 : Step(2050): len = 7697.1, overlap = 17.875
PHY-3002 : Step(2051): len = 7703, overlap = 17.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.65669e-05
PHY-3002 : Step(2052): len = 7896.5, overlap = 17.7188
PHY-3002 : Step(2053): len = 7896.5, overlap = 17.7188
PHY-3002 : Step(2054): len = 7893.8, overlap = 12.5313
PHY-3002 : Step(2055): len = 7893.8, overlap = 12.5313
PHY-3002 : Step(2056): len = 7958.6, overlap = 12.8438
PHY-3002 : Step(2057): len = 7958.6, overlap = 12.8438
PHY-3002 : Step(2058): len = 7928, overlap = 12.2813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.31337e-05
PHY-3002 : Step(2059): len = 8071.5, overlap = 10.4688
PHY-3002 : Step(2060): len = 8071.5, overlap = 10.4688
PHY-3002 : Step(2061): len = 8035.2, overlap = 11.9063
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 22.78 peak overflow 1.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 9592, over cnt = 21(0%), over = 34, worst = 3
PHY-1002 : len = 9936, over cnt = 3(0%), over = 7, worst = 3
PHY-1002 : len = 9984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.045497s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (206.1%)

PHY-1001 : Congestion index: top1 = 9.38, top5 = 1.88, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.153768s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (132.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1033, tnet num: 314, tinst num: 243, tnode num: 1216, tedge num: 1676.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.176335s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.355535s wall, 0.343750s user + 0.046875s system = 0.390625s CPU (109.9%)

OPT-1001 : End physical optimization;  0.364463s wall, 0.390625s user + 0.046875s system = 0.437500s CPU (120.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 75 LUT to BLE ...
SYN-4008 : Packed 75 LUT and 33 SEQ to BLE.
SYN-4003 : Packing 17 remaining SEQ's ...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 40 single LUT's are left
SYN-4006 : 14 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 89/209 primitive instances ...
PHY-3001 : End packing;  0.021194s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.7%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 171 instances
RUN-1001 : 73 mslices, 69 lslices, 21 pads, 2 brams, 1 dsps
RUN-1001 : There are total 291 nets
RUN-1001 : 226 nets have 2 pins
RUN-1001 : 26 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 169 instances, 142 slices, 16 macros(91 instances: 73 mslices 18 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 8116.2, Over = 11
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.42511e-05
PHY-3002 : Step(2062): len = 7938.1, overlap = 12.5
PHY-3002 : Step(2063): len = 7938.1, overlap = 12.5
PHY-3002 : Step(2064): len = 7845.4, overlap = 12.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.85021e-05
PHY-3002 : Step(2065): len = 7898, overlap = 13
PHY-3002 : Step(2066): len = 7898, overlap = 13
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.70043e-05
PHY-3002 : Step(2067): len = 7970.3, overlap = 10.75
PHY-3002 : Step(2068): len = 7970.3, overlap = 10.75
PHY-3002 : Step(2069): len = 7964.5, overlap = 10.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.055223s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (169.8%)

PHY-3001 : Trial Legalized: Len = 9797.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0272759
PHY-3002 : Step(2070): len = 9009.9, overlap = 1.5
PHY-3002 : Step(2071): len = 8919.6, overlap = 2.5
PHY-3002 : Step(2072): len = 8610.1, overlap = 3
PHY-3002 : Step(2073): len = 8608, overlap = 3
PHY-3002 : Step(2074): len = 8608, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009797s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (159.5%)

PHY-3001 : Legalized: Len = 9291.2, Over = 0
PHY-3001 : End spreading;  0.004587s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 9291.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 12560, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 12608, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 12672, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 12680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.049800s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (125.5%)

PHY-1001 : Congestion index: top1 = 12.50, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.167255s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (112.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 921, tnet num: 289, tinst num: 169, tnode num: 1050, tedge num: 1539.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.187356s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (100.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.381602s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (106.5%)

OPT-1001 : End physical optimization;  0.390036s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (104.2%)

RUN-1003 : finish command "place" in  4.785459s wall, 6.125000s user + 2.250000s system = 8.375000s CPU (175.0%)

RUN-1004 : used memory is 562 MB, reserved memory is 581 MB, peak memory is 934 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      257   out of  19600    1.31%
#reg                       50   out of  19600    0.26%
#le                       271
  #lut only               221   out of    271   81.55%
  #reg only                14   out of    271    5.17%
  #lut&reg                 36   out of    271   13.28%
#dsp                        1   out of     29    3.45%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |271   |166    |91     |50     |2      |1      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 171 instances
RUN-1001 : 73 mslices, 69 lslices, 21 pads, 2 brams, 1 dsps
RUN-1001 : There are total 291 nets
RUN-1001 : 226 nets have 2 pins
RUN-1001 : 26 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 12560, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 12608, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 12664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.045814s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (170.5%)

PHY-1001 : Congestion index: top1 = 12.50, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.156831s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (119.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.069974s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (89.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000026s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 65% nets.
PHY-1002 : len = 21408, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 21408
PHY-1001 : End Routed; 0.290461s wall, 0.453125s user + 0.062500s system = 0.515625s CPU (177.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.129872s wall, 2.125000s user + 0.234375s system = 2.359375s CPU (110.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.449511s wall, 2.484375s user + 0.265625s system = 2.750000s CPU (112.3%)

RUN-1004 : used memory is 571 MB, reserved memory is 588 MB, peak memory is 934 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      257   out of  19600    1.31%
#reg                       50   out of  19600    0.26%
#le                       271
  #lut only               221   out of    271   81.55%
  #reg only                14   out of    271    5.17%
  #lut&reg                 36   out of    271   13.28%
#dsp                        1   out of     29    3.45%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |271   |166    |91     |50     |2      |1      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       204   
    #2         2        26   
    #3        5-10      29   
    #4       11-50      7    
  Average     2.17           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:110100110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 171
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 291, pip num: 1884
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 384 valid insts, and 6551 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:110100110000000000000000" in  2.607250s wall, 8.421875s user + 0.062500s system = 8.484375s CPU (325.4%)

RUN-1004 : used memory is 575 MB, reserved memory is 588 MB, peak memory is 934 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  2.398885s wall, 2.390625s user + 0.000000s system = 2.390625s CPU (99.7%)

RUN-1004 : used memory is 626 MB, reserved memory is 639 MB, peak memory is 934 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.956301s wall, 0.296875s user + 0.062500s system = 0.359375s CPU (5.2%)

RUN-1004 : used memory is 637 MB, reserved memory is 651 MB, peak memory is 934 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.778577s wall, 2.890625s user + 0.140625s system = 3.031250s CPU (31.0%)

RUN-1004 : used memory is 593 MB, reserved memory is 607 MB, peak memory is 934 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",REGMODE_A="OUTREG",FILL_ALL="1111111111111111") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment clk_50m  LOCATION = R7;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = L7;  "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 403/84 useful/useless nets, 199/18 useful/useless insts
SYN-1015 : Optimize round 1, 70 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 43 better
SYN-1014 : Optimize round 2
SYN-1032 : 148/2 useful/useless nets, 54/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1032 : 369/1 useful/useless nets, 169/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Gate Statistics
#Basic gates               62
  #and                      6
  #nand                     0
  #or                       0
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                      1
  #bufif1                   0
  #MX21                     5
  #FADD                     0
  #DFF                     50
  #LATCH                    0
#MACRO_ADD                 16
#MACRO_EQ                   2
#MACRO_MULT                 1
#MACRO_MUX                 72

Report Hierarchy Area:
+-------------------------------------------------------+
|Instance         |Module       |gates  |seq    |macros |
+-------------------------------------------------------+
|top              |top          |12     |50     |21     |
|  pll_inst       |clk_vga      |0      |0      |1      |
|  u_cam_vga_out  |Driver       |9      |24     |15     |
|  u_pic_disp_rom |pic_disp_rom |2      |26     |5      |
|    uimg_rom     |img          |0      |0      |1      |
+-------------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 21 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 390/1 useful/useless nets, 191/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 133 instances.
SYN-2571 : Optimize after map_dsp, round 1, 133 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 1 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1019 : Optimized 1716 mux instances.
SYN-1016 : Merged 18 instances.
SYN-1032 : 647/1723 useful/useless nets, 358/8 useful/useless insts
SYN-1032 : 1219/3 useful/useless nets, 766/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 61982.56 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 66 (2.77), #lev = 2 (1.66)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 66 (2.77), #lev = 2 (1.66)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 61982.63 sec
SYN-3001 : Mapper mapped 99 instances into 68 LUTs, name keeping = 89%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 17 (2.00), #lev = 1 (0.89)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 17 (2.00), #lev = 1 (0.89)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 61982.72 sec
SYN-3001 : Mapper mapped 17 instances into 17 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 207 (4.19), #lev = 5 (2.78)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 201 (4.30), #lev = 4 (2.44)
SYN-3001 : Logic optimization runtime opt =   0.07 sec, map = 61982.79 sec
SYN-3001 : Mapper mapped 307 instances into 201 LUTs, name keeping = 21%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

LUT Statistics
#Total_luts               492
  #lut4                   191
  #lut5                    96
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             205

Utilization Statistics
#lut                      492   out of  19600    2.51%
#reg                       62   out of  19600    0.32%
#le                         0
#dsp                        1   out of     29    3.45%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------+
|Instance         |Module       |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------+
|top              |top          |287    |205    |62     |37     |1      |
|  pll_inst       |clk_vga      |0      |0      |0      |0      |0      |
|  u_cam_vga_out  |Driver       |68     |170    |24     |0      |0      |
|  u_pic_disp_rom |pic_disp_rom |218    |35     |38     |37     |1      |
|    uimg_rom     |img          |201    |0      |12     |37     |0      |
+-----------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "pic_disp_rom" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 26 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 20 adder to BLE ...
SYN-4008 : Packed 20 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "img" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 12 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.910846s wall, 2.015625s user + 0.062500s system = 2.078125s CPU (108.8%)

RUN-1004 : used memory is 579 MB, reserved memory is 589 MB, peak memory is 934 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model img
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 5 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (100 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 504 instances
RUN-1001 : 287 luts, 62 seqs, 73 mslices, 18 lslices, 21 pads, 37 brams, 1 dsps
RUN-1001 : There are total 838 nets
RUN-1001 : 747 nets have 2 pins
RUN-1001 : 27 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 502 instances, 287 luts, 62 seqs, 91 slices, 16 macros(91 instances: 73 mslices 18 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 279612
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 502.
PHY-3001 : End clustering;  0.000063s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2075): len = 159171, overlap = 83.25
PHY-3002 : Step(2076): len = 110192, overlap = 69.75
PHY-3002 : Step(2077): len = 87722.2, overlap = 83.25
PHY-3002 : Step(2078): len = 60936.9, overlap = 85.5
PHY-3002 : Step(2079): len = 47521.2, overlap = 85.5
PHY-3002 : Step(2080): len = 38332, overlap = 83.25
PHY-3002 : Step(2081): len = 31724.5, overlap = 85.5
PHY-3002 : Step(2082): len = 28100.5, overlap = 83.9375
PHY-3002 : Step(2083): len = 26711.8, overlap = 85.75
PHY-3002 : Step(2084): len = 23652.8, overlap = 91.0313
PHY-3002 : Step(2085): len = 22599.9, overlap = 92.625
PHY-3002 : Step(2086): len = 22142.8, overlap = 90.4375
PHY-3002 : Step(2087): len = 19147.5, overlap = 93.3125
PHY-3002 : Step(2088): len = 19091.4, overlap = 94.6875
PHY-3002 : Step(2089): len = 19333.3, overlap = 90.9375
PHY-3002 : Step(2090): len = 16682.4, overlap = 91.5938
PHY-3002 : Step(2091): len = 16130.5, overlap = 94.875
PHY-3002 : Step(2092): len = 16324.1, overlap = 94.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.33467e-07
PHY-3002 : Step(2093): len = 16524.7, overlap = 90.2188
PHY-3002 : Step(2094): len = 18825.3, overlap = 89.9063
PHY-3002 : Step(2095): len = 24918, overlap = 91.0313
PHY-3002 : Step(2096): len = 28436.4, overlap = 81.4688
PHY-3002 : Step(2097): len = 24791.2, overlap = 90.75
PHY-3002 : Step(2098): len = 24071.9, overlap = 79.25
PHY-3002 : Step(2099): len = 24723.4, overlap = 79.25
PHY-3002 : Step(2100): len = 23945.6, overlap = 70
PHY-3002 : Step(2101): len = 21882.6, overlap = 69.75
PHY-3002 : Step(2102): len = 21447.2, overlap = 75
PHY-3002 : Step(2103): len = 21757.7, overlap = 72.75
PHY-3002 : Step(2104): len = 21354.2, overlap = 74.25
PHY-3002 : Step(2105): len = 21005.3, overlap = 74.25
PHY-3002 : Step(2106): len = 20849, overlap = 72.5
PHY-3002 : Step(2107): len = 20684.8, overlap = 70
PHY-3002 : Step(2108): len = 20384.8, overlap = 72
PHY-3002 : Step(2109): len = 19986.7, overlap = 72
PHY-3002 : Step(2110): len = 19309, overlap = 70.25
PHY-3002 : Step(2111): len = 19332.8, overlap = 66.75
PHY-3002 : Step(2112): len = 19766.5, overlap = 70.3125
PHY-3002 : Step(2113): len = 19767, overlap = 71.9375
PHY-3002 : Step(2114): len = 18435, overlap = 73.8125
PHY-3002 : Step(2115): len = 18679.7, overlap = 77.1875
PHY-3002 : Step(2116): len = 19495.1, overlap = 81.5938
PHY-3002 : Step(2117): len = 19048.7, overlap = 77.7813
PHY-3002 : Step(2118): len = 17854.1, overlap = 79.375
PHY-3002 : Step(2119): len = 18023.7, overlap = 76.0938
PHY-3002 : Step(2120): len = 18721.5, overlap = 76.4375
PHY-3002 : Step(2121): len = 18521.7, overlap = 70.4375
PHY-3002 : Step(2122): len = 18106.4, overlap = 72.875
PHY-3002 : Step(2123): len = 17827.8, overlap = 74.375
PHY-3002 : Step(2124): len = 18145, overlap = 76.125
PHY-3002 : Step(2125): len = 18225.1, overlap = 72.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.66693e-06
PHY-3002 : Step(2126): len = 20001.4, overlap = 73.3438
PHY-3002 : Step(2127): len = 20414.1, overlap = 73.3438
PHY-3002 : Step(2128): len = 20685.6, overlap = 77.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.33387e-06
PHY-3002 : Step(2129): len = 22635.7, overlap = 78.0313
PHY-3002 : Step(2130): len = 22913.5, overlap = 78.0313
PHY-3002 : Step(2131): len = 21814.3, overlap = 82.5313
PHY-3002 : Step(2132): len = 21334.9, overlap = 82.9688
PHY-3002 : Step(2133): len = 21084, overlap = 83.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.66774e-06
PHY-3002 : Step(2134): len = 23366.5, overlap = 76.75
PHY-3002 : Step(2135): len = 24461.6, overlap = 74.9375
PHY-3002 : Step(2136): len = 24688.9, overlap = 74.9375
PHY-3002 : Step(2137): len = 23520.9, overlap = 74.9375
PHY-3002 : Step(2138): len = 23112.8, overlap = 74.9375
PHY-3002 : Step(2139): len = 23124, overlap = 73.1875
PHY-3002 : Step(2140): len = 23378.7, overlap = 70.9375
PHY-3002 : Step(2141): len = 23238, overlap = 70.9375
PHY-3002 : Step(2142): len = 22605.2, overlap = 73.1875
PHY-3002 : Step(2143): len = 22446.8, overlap = 73.1875
PHY-3002 : Step(2144): len = 22395.2, overlap = 73.1875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.33355e-05
PHY-3002 : Step(2145): len = 23709.6, overlap = 68.6875
PHY-3002 : Step(2146): len = 24340.5, overlap = 59.6875
PHY-3002 : Step(2147): len = 24836.6, overlap = 61.9375
PHY-3002 : Step(2148): len = 24466.8, overlap = 61.9375
PHY-3002 : Step(2149): len = 24302.1, overlap = 61.9375
PHY-3002 : Step(2150): len = 24211.7, overlap = 61.9375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.6671e-05
PHY-3002 : Step(2151): len = 25198.7, overlap = 57.4375
PHY-3002 : Step(2152): len = 25744.5, overlap = 57.4375
PHY-3002 : Step(2153): len = 26147.7, overlap = 57.4375
PHY-3002 : Step(2154): len = 26147.7, overlap = 57.4375
PHY-3002 : Step(2155): len = 26223.2, overlap = 57.4375
PHY-3002 : Step(2156): len = 26339.4, overlap = 57.4375
PHY-3002 : Step(2157): len = 26335.8, overlap = 57.875
PHY-3002 : Step(2158): len = 26305.7, overlap = 55.625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.33419e-05
PHY-3002 : Step(2159): len = 26527.9, overlap = 57.875
PHY-3002 : Step(2160): len = 26878, overlap = 55.625
PHY-3002 : Step(2161): len = 27119.4, overlap = 53.375
PHY-3002 : Step(2162): len = 27273.4, overlap = 53.375
PHY-3002 : Step(2163): len = 27284.7, overlap = 53.375
PHY-3002 : Step(2164): len = 27056.9, overlap = 55.625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000106684
PHY-3002 : Step(2165): len = 27356.5, overlap = 55.625
PHY-3002 : Step(2166): len = 27742.4, overlap = 55.625
PHY-3002 : Step(2167): len = 27974.9, overlap = 55.625
PHY-3002 : Step(2168): len = 27898.9, overlap = 53.375
PHY-3002 : Step(2169): len = 27873.9, overlap = 53.375
PHY-3002 : Step(2170): len = 27903.2, overlap = 53.375
PHY-3002 : Step(2171): len = 27930.3, overlap = 53.375
PHY-3002 : Step(2172): len = 27892.5, overlap = 51.125
PHY-3002 : Step(2173): len = 27871.6, overlap = 48.875
PHY-3002 : Step(2174): len = 27885.8, overlap = 48.875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000213368
PHY-3002 : Step(2175): len = 28021.2, overlap = 48.875
PHY-3002 : Step(2176): len = 28133.9, overlap = 48.875
PHY-3002 : Step(2177): len = 28200.4, overlap = 51.5625
PHY-3002 : Step(2178): len = 28288.1, overlap = 51.5625
PHY-3002 : Step(2179): len = 28340.3, overlap = 51.5625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000426735
PHY-3002 : Step(2180): len = 28795.5, overlap = 51.5625
PHY-3002 : Step(2181): len = 29190.3, overlap = 51.5625
PHY-3002 : Step(2182): len = 29129.4, overlap = 53.75
PHY-3002 : Step(2183): len = 29204, overlap = 56
PHY-3002 : Step(2184): len = 29396.4, overlap = 56
PHY-3002 : Step(2185): len = 29582.7, overlap = 58.25
PHY-3002 : Step(2186): len = 29833.3, overlap = 53.75
PHY-3002 : Step(2187): len = 29899, overlap = 53.75
PHY-3002 : Step(2188): len = 29967.2, overlap = 53.75
PHY-3002 : Step(2189): len = 29992.3, overlap = 49.25
PHY-3002 : Step(2190): len = 30006.2, overlap = 53.75
PHY-3002 : Step(2191): len = 29999.8, overlap = 53.75
PHY-3002 : Step(2192): len = 30009.8, overlap = 58.25
PHY-3002 : Step(2193): len = 30065.4, overlap = 56
PHY-3002 : Step(2194): len = 30099.3, overlap = 53.75
PHY-3002 : Step(2195): len = 30147.9, overlap = 56
PHY-3002 : Step(2196): len = 30193.4, overlap = 47
PHY-3002 : Step(2197): len = 30128.2, overlap = 49.25
PHY-3002 : Step(2198): len = 30077.5, overlap = 51.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000853471
PHY-3002 : Step(2199): len = 30101.1, overlap = 49.25
PHY-3002 : Step(2200): len = 30145.2, overlap = 49.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00143928
PHY-3002 : Step(2201): len = 30151.5, overlap = 49.25
PHY-3002 : Step(2202): len = 30207.4, overlap = 49.25
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00232875
PHY-3002 : Step(2203): len = 30221.3, overlap = 49.25
PHY-3002 : Step(2204): len = 30303.6, overlap = 49.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026258s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (119.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000354126
PHY-3002 : Step(2205): len = 31710.6, overlap = 14.125
PHY-3002 : Step(2206): len = 31705.6, overlap = 13.3125
PHY-3002 : Step(2207): len = 31244.3, overlap = 14.9375
PHY-3002 : Step(2208): len = 31063.7, overlap = 13
PHY-3002 : Step(2209): len = 30961.5, overlap = 12.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000708252
PHY-3002 : Step(2210): len = 31028.2, overlap = 8.125
PHY-3002 : Step(2211): len = 30945.7, overlap = 6.21875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0014165
PHY-3002 : Step(2212): len = 30879.7, overlap = 8.375
PHY-3002 : Step(2213): len = 30866, overlap = 8.375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.11787e-05
PHY-3002 : Step(2214): len = 31303.8, overlap = 16.4375
PHY-3002 : Step(2215): len = 31303.8, overlap = 16.4375
PHY-3002 : Step(2216): len = 31205.8, overlap = 13.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.23574e-05
PHY-3002 : Step(2217): len = 31476.7, overlap = 9.96875
PHY-3002 : Step(2218): len = 31476.7, overlap = 9.96875
PHY-3002 : Step(2219): len = 31251.9, overlap = 9.59375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.47148e-05
PHY-3002 : Step(2220): len = 31406.1, overlap = 8.8125
PHY-3002 : Step(2221): len = 31406.1, overlap = 8.8125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 31.91 peak overflow 3.22
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 73288, over cnt = 52(0%), over = 77, worst = 3
PHY-1002 : len = 73872, over cnt = 25(0%), over = 35, worst = 2
PHY-1002 : len = 74176, over cnt = 12(0%), over = 16, worst = 2
PHY-1002 : len = 74216, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 73432, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.094126s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (166.0%)

PHY-1001 : Congestion index: top1 = 25.00, top5 = 10.63, top10 = 3.75, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.210433s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (126.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 2975, tnet num: 836, tinst num: 502, tnode num: 3289, tedge num: 4778.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.197136s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (103.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.489751s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (111.7%)

OPT-1001 : End physical optimization;  0.503239s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (111.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 287 LUT to BLE ...
SYN-4008 : Packed 287 LUT and 33 SEQ to BLE.
SYN-4003 : Packing 29 remaining SEQ's ...
SYN-4005 : Packed 16 SEQ with LUT/SLICE
SYN-4006 : 240 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 300/455 primitive instances ...
PHY-3001 : End packing;  0.066341s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (141.3%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 318 instances
RUN-1001 : 127 mslices, 127 lslices, 21 pads, 37 brams, 1 dsps
RUN-1001 : There are total 813 nets
RUN-1001 : 730 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 316 instances, 254 slices, 16 macros(91 instances: 73 mslices 18 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 31514.6, Over = 11.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.11668e-05
PHY-3002 : Step(2222): len = 31487.7, overlap = 12.5
PHY-3002 : Step(2223): len = 31487.7, overlap = 12.5
PHY-3002 : Step(2224): len = 31407.1, overlap = 11.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.23335e-05
PHY-3002 : Step(2225): len = 31589.9, overlap = 12.5
PHY-3002 : Step(2226): len = 31589.9, overlap = 12.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000124667
PHY-3002 : Step(2227): len = 31743.7, overlap = 11.25
PHY-3002 : Step(2228): len = 31782.6, overlap = 11.25
PHY-3002 : Step(2229): len = 31811, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.237542s wall, 0.218750s user + 0.203125s system = 0.421875s CPU (177.6%)

PHY-3001 : Trial Legalized: Len = 35431.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2230): len = 32382.4, overlap = 3.25
PHY-3002 : Step(2231): len = 32247.2, overlap = 5
PHY-3002 : Step(2232): len = 32227.2, overlap = 5.5
PHY-3002 : Step(2233): len = 32248.6, overlap = 5.5
PHY-3002 : Step(2234): len = 32264.2, overlap = 5.5
PHY-3002 : Step(2235): len = 32271.7, overlap = 5.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012094s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 33969.6, Over = 0
PHY-3001 : End spreading;  0.004127s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 33969.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 83552, over cnt = 22(0%), over = 27, worst = 2
PHY-1002 : len = 83664, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 83680, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 83720, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 83720, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.082168s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (247.2%)

PHY-1001 : Congestion index: top1 = 24.38, top5 = 13.13, top10 = 5.00, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.209839s wall, 0.281250s user + 0.046875s system = 0.328125s CPU (156.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 2856, tnet num: 811, tinst num: 316, tnode num: 3109, tedge num: 4633.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.229370s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (109.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.553232s wall, 0.625000s user + 0.062500s system = 0.687500s CPU (124.3%)

OPT-1001 : End physical optimization;  0.567184s wall, 0.640625s user + 0.078125s system = 0.718750s CPU (126.7%)

RUN-1003 : finish command "place" in  8.155837s wall, 11.500000s user + 3.921875s system = 15.421875s CPU (189.1%)

RUN-1004 : used memory is 580 MB, reserved memory is 589 MB, peak memory is 934 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      469   out of  19600    2.39%
#reg                       62   out of  19600    0.32%
#le                       482
  #lut only               420   out of    482   87.14%
  #reg only                13   out of    482    2.70%
  #lut&reg                 49   out of    482   10.17%
#dsp                        1   out of     29    3.45%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |482   |378    |91     |62     |37     |1      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 318 instances
RUN-1001 : 127 mslices, 127 lslices, 21 pads, 37 brams, 1 dsps
RUN-1001 : There are total 813 nets
RUN-1001 : 730 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 83552, over cnt = 22(0%), over = 27, worst = 2
PHY-1002 : len = 83664, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 83680, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 83544, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 81320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.090986s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (274.8%)

PHY-1001 : Congestion index: top1 = 23.13, top5 = 13.75, top10 = 5.00, top15 = 1.25.
PHY-1001 : End global routing;  0.284736s wall, 0.421875s user + 0.046875s system = 0.468750s CPU (164.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.072645s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (129.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000051s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 119808, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End Routed; 1.764423s wall, 2.406250s user + 0.062500s system = 2.468750s CPU (139.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 119576, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.016082s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (97.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 119592, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 119592
PHY-1001 : End DR Iter 2; 0.012867s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (121.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.559566s wall, 4.171875s user + 0.140625s system = 4.312500s CPU (121.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.005152s wall, 4.765625s user + 0.187500s system = 4.953125s CPU (123.7%)

RUN-1004 : used memory is 586 MB, reserved memory is 594 MB, peak memory is 934 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      469   out of  19600    2.39%
#reg                       62   out of  19600    0.32%
#le                       482
  #lut only               420   out of    482   87.14%
  #reg only                13   out of    482    2.70%
  #lut&reg                 49   out of    482   10.17%
#dsp                        1   out of     29    3.45%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |482   |378    |91     |62     |37     |1      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       708   
    #2          2        11   
    #3          4        8    
    #4        5-10       29   
    #5        11-50      30   
    #6       51-100      1    
    #7       101-500     1    
  Average     2.47            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 318
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 813, pip num: 7320
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 868 valid insts, and 21121 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100100100000000000000000" in  2.600855s wall, 12.546875s user + 0.093750s system = 12.640625s CPU (486.0%)

RUN-1004 : used memory is 587 MB, reserved memory is 594 MB, peak memory is 934 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.432332s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (101.5%)

RUN-1004 : used memory is 647 MB, reserved memory is 651 MB, peak memory is 934 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.605937s wall, 0.406250s user + 0.203125s system = 0.609375s CPU (8.0%)

RUN-1004 : used memory is 658 MB, reserved memory is 664 MB, peak memory is 934 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.401417s wall, 1.984375s user + 0.234375s system = 2.218750s CPU (23.6%)

RUN-1004 : used memory is 610 MB, reserved memory is 615 MB, peak memory is 934 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",REGMODE_A="OUTREG",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment clk_50m  LOCATION = R7;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = L7;  "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 403/84 useful/useless nets, 199/18 useful/useless insts
SYN-1015 : Optimize round 1, 70 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 43 better
SYN-1014 : Optimize round 2
SYN-1032 : 148/2 useful/useless nets, 54/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1032 : 369/1 useful/useless nets, 169/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Gate Statistics
#Basic gates               62
  #and                      6
  #nand                     0
  #or                       0
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                      1
  #bufif1                   0
  #MX21                     5
  #FADD                     0
  #DFF                     50
  #LATCH                    0
#MACRO_ADD                 16
#MACRO_EQ                   2
#MACRO_MULT                 1
#MACRO_MUX                 72

Report Hierarchy Area:
+-------------------------------------------------------+
|Instance         |Module       |gates  |seq    |macros |
+-------------------------------------------------------+
|top              |top          |12     |50     |21     |
|  pll_inst       |clk_vga      |0      |0      |1      |
|  u_cam_vga_out  |Driver       |9      |24     |15     |
|  u_pic_disp_rom |pic_disp_rom |2      |26     |5      |
|    uimg_rom     |img          |0      |0      |1      |
+-------------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 21 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 390/1 useful/useless nets, 191/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "inst"
SYN-2541 : Reading BRAM "inst" init file "E:/mif_coe\pic.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 109 instances.
SYN-2571 : Optimize after map_dsp, round 1, 109 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 1 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1019 : Optimized 1716 mux instances.
SYN-1032 : 689/1723 useful/useless nets, 400/8 useful/useless insts
SYN-1032 : 1261/3 useful/useless nets, 808/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 62105.64 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 66 (2.77), #lev = 2 (1.66)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 66 (2.77), #lev = 2 (1.66)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 62105.68 sec
SYN-3001 : Mapper mapped 99 instances into 68 LUTs, name keeping = 89%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 17 (2.00), #lev = 1 (0.89)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 17 (2.00), #lev = 1 (0.89)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 62105.73 sec
SYN-3001 : Mapper mapped 17 instances into 17 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 219 (4.18), #lev = 5 (2.78)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 213 (4.28), #lev = 4 (2.44)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map = 62105.78 sec
SYN-3001 : Mapper mapped 325 instances into 213 LUTs, name keeping = 23%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

LUT Statistics
#Total_luts               504
  #lut4                   204
  #lut5                    95
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             205

Utilization Statistics
#lut                      504   out of  19600    2.57%
#reg                       62   out of  19600    0.32%
#le                         0
#dsp                        1   out of     29    3.45%
#bram                      61   out of     64   95.31%
  #bram9k                  61
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------+
|Instance         |Module       |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------+
|top              |top          |299    |205    |62     |61     |1      |
|  pll_inst       |clk_vga      |0      |0      |0      |0      |0      |
|  u_cam_vga_out  |Driver       |68     |170    |24     |0      |0      |
|  u_pic_disp_rom |pic_disp_rom |230    |35     |38     |61     |1      |
|    uimg_rom     |img          |213    |0      |12     |61     |0      |
+-----------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "pic_disp_rom" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 26 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 20 adder to BLE ...
SYN-4008 : Packed 20 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "img" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 12 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.365727s wall, 1.421875s user + 0.078125s system = 1.500000s CPU (109.8%)

RUN-1004 : used memory is 594 MB, reserved memory is 598 MB, peak memory is 934 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model img
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 5 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (124 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 540 instances
RUN-1001 : 299 luts, 62 seqs, 73 mslices, 18 lslices, 21 pads, 61 brams, 1 dsps
RUN-1001 : There are total 874 nets
RUN-1001 : 784 nets have 2 pins
RUN-1001 : 27 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 538 instances, 299 luts, 62 seqs, 91 slices, 16 macros(91 instances: 73 mslices 18 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 290559
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 538.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2236): len = 169889, overlap = 137.25
PHY-3002 : Step(2237): len = 116333, overlap = 128.25
PHY-3002 : Step(2238): len = 89105.1, overlap = 137.25
PHY-3002 : Step(2239): len = 66134.8, overlap = 130.5
PHY-3002 : Step(2240): len = 52020.8, overlap = 137.25
PHY-3002 : Step(2241): len = 42262.2, overlap = 139.5
PHY-3002 : Step(2242): len = 35391.2, overlap = 139.625
PHY-3002 : Step(2243): len = 31905.1, overlap = 137.375
PHY-3002 : Step(2244): len = 30202.4, overlap = 139.75
PHY-3002 : Step(2245): len = 28065.5, overlap = 140.656
PHY-3002 : Step(2246): len = 26505, overlap = 145.313
PHY-3002 : Step(2247): len = 23533, overlap = 146.469
PHY-3002 : Step(2248): len = 22691.3, overlap = 144.625
PHY-3002 : Step(2249): len = 21007.4, overlap = 142.469
PHY-3002 : Step(2250): len = 18169.7, overlap = 142.906
PHY-3002 : Step(2251): len = 17465.9, overlap = 140.188
PHY-3002 : Step(2252): len = 17503.3, overlap = 140.906
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.60712e-07
PHY-3002 : Step(2253): len = 16350.5, overlap = 143.563
PHY-3002 : Step(2254): len = 17881.7, overlap = 143.188
PHY-3002 : Step(2255): len = 19095.6, overlap = 138.938
PHY-3002 : Step(2256): len = 18466.7, overlap = 139.375
PHY-3002 : Step(2257): len = 16434.1, overlap = 140.469
PHY-3002 : Step(2258): len = 15944.8, overlap = 143.875
PHY-3002 : Step(2259): len = 16104, overlap = 143.969
PHY-3002 : Step(2260): len = 15847.3, overlap = 142.875
PHY-3002 : Step(2261): len = 15895.5, overlap = 143.531
PHY-3002 : Step(2262): len = 15565.6, overlap = 145.906
PHY-3002 : Step(2263): len = 15552, overlap = 145.906
PHY-3002 : Step(2264): len = 15119, overlap = 143.75
PHY-3002 : Step(2265): len = 15135.6, overlap = 143.75
PHY-3002 : Step(2266): len = 15197.3, overlap = 141.469
PHY-3002 : Step(2267): len = 15508.2, overlap = 140.594
PHY-3002 : Step(2268): len = 15748, overlap = 139.063
PHY-3002 : Step(2269): len = 16143.7, overlap = 134.375
PHY-3002 : Step(2270): len = 15521.7, overlap = 139.875
PHY-3002 : Step(2271): len = 15478, overlap = 136.219
PHY-3002 : Step(2272): len = 15323.4, overlap = 133.969
PHY-3002 : Step(2273): len = 15515.7, overlap = 133.938
PHY-3002 : Step(2274): len = 15628.5, overlap = 133.938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.21425e-07
PHY-3002 : Step(2275): len = 17744.6, overlap = 133.938
PHY-3002 : Step(2276): len = 18138.1, overlap = 131.688
PHY-3002 : Step(2277): len = 17692.7, overlap = 131.813
PHY-3002 : Step(2278): len = 16736.4, overlap = 132.25
PHY-3002 : Step(2279): len = 16355.3, overlap = 132.75
PHY-3002 : Step(2280): len = 16460.3, overlap = 132.75
PHY-3002 : Step(2281): len = 17007.1, overlap = 133
PHY-3002 : Step(2282): len = 17226.1, overlap = 133.156
PHY-3002 : Step(2283): len = 17319.8, overlap = 133
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.42849e-07
PHY-3002 : Step(2284): len = 19256.3, overlap = 133.125
PHY-3002 : Step(2285): len = 19669.3, overlap = 137.625
PHY-3002 : Step(2286): len = 19668.1, overlap = 137.625
PHY-3002 : Step(2287): len = 19112.3, overlap = 135.375
PHY-3002 : Step(2288): len = 18919.1, overlap = 135.375
PHY-3002 : Step(2289): len = 19164, overlap = 138.094
PHY-3002 : Step(2290): len = 19709.2, overlap = 139.281
PHY-3002 : Step(2291): len = 19642.2, overlap = 139.281
PHY-3002 : Step(2292): len = 19751.9, overlap = 139.281
PHY-3002 : Step(2293): len = 19863.5, overlap = 138.094
PHY-3002 : Step(2294): len = 19334.3, overlap = 138.094
PHY-3002 : Step(2295): len = 19465.5, overlap = 138.531
PHY-3002 : Step(2296): len = 19585.2, overlap = 139.219
PHY-3002 : Step(2297): len = 19421.1, overlap = 130.719
PHY-3002 : Step(2298): len = 18785.8, overlap = 122.688
PHY-3002 : Step(2299): len = 18682.3, overlap = 128.406
PHY-3002 : Step(2300): len = 19011.7, overlap = 121.594
PHY-3002 : Step(2301): len = 18899.3, overlap = 121.781
PHY-3002 : Step(2302): len = 18628.8, overlap = 127.156
PHY-3002 : Step(2303): len = 18412.3, overlap = 129.406
PHY-3002 : Step(2304): len = 18126.6, overlap = 126.594
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.2857e-06
PHY-3002 : Step(2305): len = 20857.8, overlap = 131.094
PHY-3002 : Step(2306): len = 21630.7, overlap = 124.344
PHY-3002 : Step(2307): len = 21945.1, overlap = 124.344
PHY-3002 : Step(2308): len = 20727.5, overlap = 124.344
PHY-3002 : Step(2309): len = 20207.4, overlap = 122.094
PHY-3002 : Step(2310): len = 20303.5, overlap = 119.938
PHY-3002 : Step(2311): len = 20680.8, overlap = 122.188
PHY-3002 : Step(2312): len = 20859.4, overlap = 126.688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.5714e-06
PHY-3002 : Step(2313): len = 22620.9, overlap = 122.188
PHY-3002 : Step(2314): len = 23146, overlap = 119.938
PHY-3002 : Step(2315): len = 23921.3, overlap = 119.938
PHY-3002 : Step(2316): len = 24365.7, overlap = 128.938
PHY-3002 : Step(2317): len = 23752.1, overlap = 124.438
PHY-3002 : Step(2318): len = 23500.9, overlap = 126.688
PHY-3002 : Step(2319): len = 23351.3, overlap = 124.438
PHY-3002 : Step(2320): len = 23416.4, overlap = 124.438
PHY-3002 : Step(2321): len = 23496.8, overlap = 129.375
PHY-3002 : Step(2322): len = 23541.8, overlap = 122.625
PHY-3002 : Step(2323): len = 23468, overlap = 127.125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.14279e-06
PHY-3002 : Step(2324): len = 25213.3, overlap = 120.375
PHY-3002 : Step(2325): len = 25609.3, overlap = 120.375
PHY-3002 : Step(2326): len = 26190.7, overlap = 122.625
PHY-3002 : Step(2327): len = 26536.3, overlap = 122.625
PHY-3002 : Step(2328): len = 26945.9, overlap = 120.438
PHY-3002 : Step(2329): len = 26789.2, overlap = 120.438
PHY-3002 : Step(2330): len = 26148.1, overlap = 118.188
PHY-3002 : Step(2331): len = 25716.9, overlap = 124.938
PHY-3002 : Step(2332): len = 25684.8, overlap = 120.438
PHY-3002 : Step(2333): len = 25871.5, overlap = 122.688
PHY-3002 : Step(2334): len = 25959.8, overlap = 120
PHY-3002 : Step(2335): len = 25885.3, overlap = 118.688
PHY-3002 : Step(2336): len = 25834.2, overlap = 118.688
PHY-3002 : Step(2337): len = 25871.2, overlap = 118.688
PHY-3002 : Step(2338): len = 25886, overlap = 118.688
PHY-3002 : Step(2339): len = 25467.8, overlap = 120.938
PHY-3002 : Step(2340): len = 25223.7, overlap = 120.938
PHY-3002 : Step(2341): len = 25313.1, overlap = 114.188
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.02856e-05
PHY-3002 : Step(2342): len = 26862.3, overlap = 114.188
PHY-3002 : Step(2343): len = 27598.9, overlap = 114.188
PHY-3002 : Step(2344): len = 28208, overlap = 109.688
PHY-3002 : Step(2345): len = 27623.8, overlap = 107.438
PHY-3002 : Step(2346): len = 27463.9, overlap = 107.438
PHY-3002 : Step(2347): len = 27453.8, overlap = 114.188
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 1.87926e-05
PHY-3002 : Step(2348): len = 28554.1, overlap = 114.188
PHY-3002 : Step(2349): len = 29314.4, overlap = 114.188
PHY-3002 : Step(2350): len = 30279.8, overlap = 114.188
PHY-3002 : Step(2351): len = 30451.9, overlap = 111.938
PHY-3002 : Step(2352): len = 30610.2, overlap = 114.188
PHY-3002 : Step(2353): len = 30661.9, overlap = 114.188
PHY-3002 : Step(2354): len = 30563.9, overlap = 116.438
PHY-3002 : Step(2355): len = 30505.7, overlap = 116.438
PHY-3002 : Step(2356): len = 30499.7, overlap = 120.938
PHY-3002 : Step(2357): len = 30162.8, overlap = 125.438
PHY-3002 : Step(2358): len = 29809.4, overlap = 123.188
PHY-3002 : Step(2359): len = 29820.4, overlap = 125.438
PHY-3002 : Step(2360): len = 29867.8, overlap = 125.438
PHY-3002 : Step(2361): len = 29782.7, overlap = 124.625
PHY-3002 : Step(2362): len = 29787.3, overlap = 126.875
PHY-3002 : Step(2363): len = 29783.5, overlap = 129.125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 3.75852e-05
PHY-3002 : Step(2364): len = 30224, overlap = 124.625
PHY-3002 : Step(2365): len = 30807.1, overlap = 124.625
PHY-3002 : Step(2366): len = 31133, overlap = 124.625
PHY-3002 : Step(2367): len = 31218.8, overlap = 124.625
PHY-3002 : Step(2368): len = 31322.5, overlap = 124.625
PHY-3002 : Step(2369): len = 31526.9, overlap = 124.625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 7.51704e-05
PHY-3002 : Step(2370): len = 31818.2, overlap = 124.625
PHY-3002 : Step(2371): len = 32732, overlap = 131.313
PHY-3002 : Step(2372): len = 34538.3, overlap = 131.313
PHY-3002 : Step(2373): len = 34575.9, overlap = 129.063
PHY-3002 : Step(2374): len = 35017.9, overlap = 129.063
PHY-3002 : Step(2375): len = 35125.1, overlap = 129.063
PHY-3002 : Step(2376): len = 35249.8, overlap = 124.563
PHY-3002 : Step(2377): len = 35495.5, overlap = 120.063
PHY-3002 : Step(2378): len = 35976.3, overlap = 117.813
PHY-3002 : Step(2379): len = 36294.6, overlap = 120.063
PHY-3002 : Step(2380): len = 36599.9, overlap = 120.063
PHY-3002 : Step(2381): len = 36701.6, overlap = 120.063
PHY-3002 : Step(2382): len = 36821.6, overlap = 120.063
PHY-3002 : Step(2383): len = 36952.9, overlap = 120.063
PHY-3002 : Step(2384): len = 36887.1, overlap = 120.063
PHY-3002 : Step(2385): len = 36737.3, overlap = 117.813
PHY-3002 : Step(2386): len = 36631.3, overlap = 117.813
PHY-3002 : Step(2387): len = 36318.8, overlap = 117.813
PHY-3002 : Step(2388): len = 36536.4, overlap = 120.063
PHY-3002 : Step(2389): len = 36464.3, overlap = 117.813
PHY-3002 : Step(2390): len = 36416.6, overlap = 117.813
PHY-3002 : Step(2391): len = 36509.9, overlap = 115.563
PHY-3002 : Step(2392): len = 36247.9, overlap = 115.563
PHY-3002 : Step(2393): len = 36282.2, overlap = 117.813
PHY-3002 : Step(2394): len = 36250.3, overlap = 111.063
PHY-3002 : Step(2395): len = 36163.4, overlap = 107.563
PHY-3002 : Step(2396): len = 36124.9, overlap = 109.813
PHY-3002 : Step(2397): len = 36107.1, overlap = 109.813
PHY-3002 : Step(2398): len = 36121.8, overlap = 109.813
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000150341
PHY-3002 : Step(2399): len = 36378.8, overlap = 109.813
PHY-3002 : Step(2400): len = 36740.2, overlap = 109.813
PHY-3002 : Step(2401): len = 36896.4, overlap = 114.313
PHY-3002 : Step(2402): len = 37275.3, overlap = 114.313
PHY-3002 : Step(2403): len = 38028.3, overlap = 114.313
PHY-3002 : Step(2404): len = 38506.6, overlap = 109.813
PHY-3002 : Step(2405): len = 38718.3, overlap = 112.063
PHY-3002 : Step(2406): len = 38757.6, overlap = 112.063
PHY-3002 : Step(2407): len = 38832.9, overlap = 107.563
PHY-3002 : Step(2408): len = 38930.5, overlap = 107.563
PHY-3002 : Step(2409): len = 38945.3, overlap = 107.563
PHY-3002 : Step(2410): len = 38963.2, overlap = 105.313
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000298265
PHY-3002 : Step(2411): len = 39080.2, overlap = 104.875
PHY-3002 : Step(2412): len = 39260.9, overlap = 104.875
PHY-3002 : Step(2413): len = 39478, overlap = 104.875
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.000575719
PHY-3002 : Step(2414): len = 39528.8, overlap = 104.875
PHY-3002 : Step(2415): len = 39725.3, overlap = 104.875
PHY-3002 : Step(2416): len = 39898.8, overlap = 104.875
PHY-3002 : Step(2417): len = 40062.7, overlap = 104.875
PHY-3002 : Step(2418): len = 40155, overlap = 104.875
PHY-3002 : Step(2419): len = 40327.5, overlap = 104.875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025661s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (121.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00090884
PHY-3002 : Step(2420): len = 51426.2, overlap = 6.9375
PHY-3002 : Step(2421): len = 50635.5, overlap = 4
PHY-3002 : Step(2422): len = 48483.1, overlap = 0
PHY-3002 : Step(2423): len = 47704.8, overlap = 0
PHY-3002 : Step(2424): len = 45945.9, overlap = 0
PHY-3002 : Step(2425): len = 44873.8, overlap = 0.5
PHY-3002 : Step(2426): len = 44846.3, overlap = 0.75
PHY-3002 : Step(2427): len = 44329.9, overlap = 0.5625
PHY-3002 : Step(2428): len = 44195.6, overlap = 3.75
PHY-3002 : Step(2429): len = 43867.4, overlap = 4.9375
PHY-3002 : Step(2430): len = 43677.8, overlap = 4.0625
PHY-3002 : Step(2431): len = 43677.8, overlap = 4.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.70103e-05
PHY-3002 : Step(2432): len = 44113.1, overlap = 17.7813
PHY-3002 : Step(2433): len = 44824.4, overlap = 12.7813
PHY-3002 : Step(2434): len = 45006.3, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000134021
PHY-3002 : Step(2435): len = 45084.4, overlap = 10.625
PHY-3002 : Step(2436): len = 45097.9, overlap = 11.1563
PHY-3002 : Step(2437): len = 44453.4, overlap = 8.4375
PHY-3002 : Step(2438): len = 44437.7, overlap = 8.3125
PHY-3002 : Step(2439): len = 44432.4, overlap = 7.40625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000268041
PHY-3002 : Step(2440): len = 44366.9, overlap = 7.5
PHY-3002 : Step(2441): len = 44409.9, overlap = 7.40625
PHY-3002 : Step(2442): len = 44515.5, overlap = 8.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000536083
PHY-3002 : Step(2443): len = 44321.1, overlap = 7.65625
PHY-3002 : Step(2444): len = 44321.1, overlap = 7.65625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 27.78 peak overflow 3.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 153072, over cnt = 47(0%), over = 64, worst = 2
PHY-1002 : len = 153504, over cnt = 29(0%), over = 35, worst = 2
PHY-1002 : len = 153592, over cnt = 24(0%), over = 29, worst = 2
PHY-1002 : len = 153672, over cnt = 19(0%), over = 23, worst = 2
PHY-1002 : len = 153672, over cnt = 18(0%), over = 21, worst = 2
PHY-1001 : End global iterations;  0.069549s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (269.6%)

PHY-1001 : Congestion index: top1 = 25.00, top5 = 13.13, top10 = 8.13, top15 = 6.25.
PHY-1001 : End incremental global routing;  0.144247s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (195.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3466, tnet num: 872, tinst num: 538, tnode num: 3852, tedge num: 5688.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.123876s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (88.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.327665s wall, 0.406250s user + 0.062500s system = 0.468750s CPU (143.1%)

OPT-1001 : End physical optimization;  0.338195s wall, 0.421875s user + 0.062500s system = 0.484375s CPU (143.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 299 LUT to BLE ...
SYN-4008 : Packed 299 LUT and 33 SEQ to BLE.
SYN-4003 : Packing 29 remaining SEQ's ...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 254 single LUT's are left
SYN-4006 : 11 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 310/489 primitive instances ...
PHY-3001 : End packing;  0.041791s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (74.8%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 349 instances
RUN-1001 : 131 mslices, 130 lslices, 21 pads, 61 brams, 1 dsps
RUN-1001 : There are total 849 nets
RUN-1001 : 767 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 28 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : design contains 347 instances, 261 slices, 16 macros(91 instances: 73 mslices 18 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 44492.8, Over = 8.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000357495
PHY-3002 : Step(2445): len = 44571.6, overlap = 9.25
PHY-3002 : Step(2446): len = 44571.6, overlap = 9.25
PHY-3002 : Step(2447): len = 44485.3, overlap = 9.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00071499
PHY-3002 : Step(2448): len = 44532.9, overlap = 9.5
PHY-3002 : Step(2449): len = 44542.4, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00142998
PHY-3002 : Step(2450): len = 44532.6, overlap = 9.75
PHY-3002 : Step(2451): len = 44532.6, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.152058s wall, 0.140625s user + 0.078125s system = 0.218750s CPU (143.9%)

PHY-3001 : Trial Legalized: Len = 48206.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2452): len = 45435.8, overlap = 2.5
PHY-3002 : Step(2453): len = 45206, overlap = 3
PHY-3002 : Step(2454): len = 45237.3, overlap = 3.25
PHY-3002 : Step(2455): len = 45146.2, overlap = 3
PHY-3002 : Step(2456): len = 45078.2, overlap = 3.25
PHY-3002 : Step(2457): len = 45060.7, overlap = 3.25
PHY-3002 : Step(2458): len = 45073.6, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007241s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 46916.8, Over = 0
PHY-3001 : End spreading;  0.002838s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (1101.2%)

PHY-3001 : Final: Len = 46916.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 164104, over cnt = 12(0%), over = 15, worst = 2
PHY-1002 : len = 164216, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 164280, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 164312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.066028s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (284.0%)

PHY-1001 : Congestion index: top1 = 23.13, top5 = 15.00, top10 = 10.00, top15 = 5.00.
PHY-1001 : End incremental global routing;  0.150840s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (176.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3349, tnet num: 847, tinst num: 347, tnode num: 3676, tedge num: 5546.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.150098s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (93.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.375990s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (128.8%)

OPT-1001 : End physical optimization;  0.385924s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (129.6%)

RUN-1003 : finish command "place" in  6.138856s wall, 8.843750s user + 3.218750s system = 12.062500s CPU (196.5%)

RUN-1004 : used memory is 594 MB, reserved memory is 598 MB, peak memory is 934 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      481   out of  19600    2.45%
#reg                       62   out of  19600    0.32%
#le                       492
  #lut only               430   out of    492   87.40%
  #reg only                11   out of    492    2.24%
  #lut&reg                 51   out of    492   10.37%
#dsp                        1   out of     29    3.45%
#bram                      61   out of     64   95.31%
  #bram9k                  61
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |492   |390    |91     |62     |61     |1      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 349 instances
RUN-1001 : 131 mslices, 130 lslices, 21 pads, 61 brams, 1 dsps
RUN-1001 : There are total 849 nets
RUN-1001 : 767 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 28 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 164104, over cnt = 12(0%), over = 15, worst = 2
PHY-1002 : len = 164216, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 164280, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 164312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.060883s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (282.3%)

PHY-1001 : Congestion index: top1 = 23.13, top5 = 15.00, top10 = 10.00, top15 = 5.00.
PHY-1001 : End global routing;  0.260163s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (150.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 9104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.049611s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 9104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 88% nets.
PHY-1002 : len = 214352, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 2.763912s wall, 3.187500s user + 0.125000s system = 3.312500s CPU (119.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 214352, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.014625s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 214368, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 214368
PHY-1001 : End DR Iter 2; 0.009416s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.176575s wall, 4.515625s user + 0.203125s system = 4.718750s CPU (113.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.554335s wall, 5.031250s user + 0.218750s system = 5.250000s CPU (115.3%)

RUN-1004 : used memory is 604 MB, reserved memory is 607 MB, peak memory is 940 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      481   out of  19600    2.45%
#reg                       62   out of  19600    0.32%
#le                       492
  #lut only               430   out of    492   87.40%
  #reg only                11   out of    492    2.24%
  #lut&reg                 51   out of    492   10.37%
#dsp                        1   out of     29    3.45%
#bram                      61   out of     64   95.31%
  #bram9k                  61
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |492   |390    |91     |62     |61     |1      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       745   
    #2          2        11   
    #3          4        8    
    #4        5-10       28   
    #5        11-50      18   
    #6       51-100      13   
    #7       101-500     1    
  Average     2.89            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010000100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 349
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 849, pip num: 10087
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1313 valid insts, and 27817 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010000100000000000000000" in  3.663568s wall, 19.375000s user + 0.078125s system = 19.453125s CPU (531.0%)

RUN-1004 : used memory is 604 MB, reserved memory is 607 MB, peak memory is 940 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1351, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.469671s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (99.9%)

RUN-1004 : used memory is 653 MB, reserved memory is 658 MB, peak memory is 940 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.959224s wall, 0.421875s user + 0.156250s system = 0.578125s CPU (7.3%)

RUN-1004 : used memory is 684 MB, reserved memory is 691 MB, peak memory is 940 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.828096s wall, 2.062500s user + 0.171875s system = 2.234375s CPU (22.7%)

RUN-1004 : used memory is 623 MB, reserved memory is 629 MB, peak memory is 940 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file top.v
HDL-8007 ERROR: syntax error near 'non-printable character with the hex value '0xef'' in top.v(22)
HDL-8007 ERROR: concurrent assignment to a non-net 'vga_data' is not permitted in top.v(29)
HDL-8007 ERROR: cannot index into non-array type wire for 'vga_rddat' in top.v(29)
HDL-8007 ERROR: cannot index into non-array type wire for 'vga_rddat' in top.v(29)
HDL-8007 ERROR: cannot index into non-array type wire for 'vga_rddat' in top.v(29)
HDL-8007 ERROR: cannot index into non-array type wire for 'vga_data1' in top.v(30)
HDL-8007 ERROR: ignore module module due to previous errors in top.v(2)
HDL-1007 : Verilog file 'top.v' ignored due to errors
HDL-1007 : analyze verilog file top.v
HDL-8007 ERROR: syntax error near 'non-printable character with the hex value '0xef'' in top.v(22)
HDL-8007 ERROR: concurrent assignment to a non-net 'vga_data' is not permitted in top.v(29)
HDL-8007 ERROR: cannot index into non-array type wire for 'vga_rddat' in top.v(29)
HDL-8007 ERROR: cannot index into non-array type wire for 'vga_rddat' in top.v(29)
HDL-8007 ERROR: cannot index into non-array type wire for 'vga_rddat' in top.v(29)
HDL-8007 ERROR: cannot index into non-array type wire for 'vga_data1' in top.v(30)
HDL-8007 ERROR: ignore module module due to previous errors in top.v(2)
HDL-1007 : Verilog file 'top.v' ignored due to errors
HDL-1007 : analyze verilog file top.v
HDL-8007 ERROR: syntax error near 'non-printable character with the hex value '0xef'' in top.v(22)
HDL-8007 ERROR: concurrent assignment to a non-net 'vga_data' is not permitted in top.v(29)
HDL-8007 ERROR: cannot index into non-array type wire for 'vga_rddat' in top.v(29)
HDL-8007 ERROR: cannot index into non-array type wire for 'vga_rddat' in top.v(29)
HDL-8007 ERROR: cannot index into non-array type wire for 'vga_rddat' in top.v(29)
HDL-8007 ERROR: cannot index into non-array type wire for 'vga_data1' in top.v(30)
HDL-8007 ERROR: cannot index into non-array type wire for 'vga_rddat1' in top.v(30)
HDL-8007 ERROR: cannot index into non-array type wire for 'vga_rddat1' in top.v(30)
HDL-8007 ERROR: cannot index into non-array type wire for 'vga_rddat1' in top.v(30)
HDL-8007 ERROR: ignore module module due to previous errors in top.v(2)
HDL-1007 : Verilog file 'top.v' ignored due to errors
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
RUN-1002 : start command "elaborate -top clk_vga"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module clk_vga in clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1200 : Current top model is clk_vga
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment clk_50m  LOCATION = R7;  "
USR-8052 ERROR: Cannot find pin clk_50m in the model clk_vga.
USR-8168 ERROR: Line: 1, set_pin_assignment {clk_50m} { LOCATION = R7;  } is not a valid ADC command.
GUI-8309 ERROR: Failed to read adc vga.adc.
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",REGMODE_A="OUTREG",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment clk_50m  LOCATION = R7;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = L7;  "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 48 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 269/295 useful/useless nets, 147/96 useful/useless insts
SYN-1015 : Optimize round 1, 339 better
SYN-1014 : Optimize round 2
SYN-1032 : 268/1 useful/useless nets, 146/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 38 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 4 distributor mux.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 1, 18 better
SYN-1014 : Optimize round 2
SYN-1032 : 44/3 useful/useless nets, 20/4 useful/useless insts
SYN-1015 : Optimize round 2, 4 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1032 : 250/2 useful/useless nets, 128/2 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Gate Statistics
#Basic gates               46
  #and                      7
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                      5
  #bufif1                   0
  #MX21                     6
  #FADD                     0
  #DFF                     27
  #LATCH                    0
#MACRO_ADD                 12
#MACRO_EQ                   8
#MACRO_MUX                 51

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |19     |27     |21     |
|  pll_inst      |clk_vga     |0      |0      |1      |
|  u_cam_vga_out |Driver      |9      |24     |14     |
|  u_lcd_display |lcd_display |9      |3      |6      |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 21 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 271/2 useful/useless nets, 150/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 271/1 useful/useless nets, 150/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 271/1 useful/useless nets, 150/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1016 : Merged 3 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 17 instances.
SYN-2501 : Optimize round 1, 83 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1032 : 481/33 useful/useless nets, 368/25 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 63470.38 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 61 (2.84), #lev = 2 (1.63)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 61 (2.84), #lev = 2 (1.63)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 63470.42 sec
SYN-3001 : Mapper mapped 94 instances into 63 LUTs, name keeping = 88%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 8 (4.00), #lev = 3 (1.50)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 9 (3.56), #lev = 3 (1.50)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 63470.47 sec
SYN-3001 : Mapper mapped 49 instances into 10 LUTs, name keeping = 20%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

LUT Statistics
#Total_luts               238
  #lut4                    60
  #lut5                    14
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             164

Utilization Statistics
#lut                      238   out of  19600    1.21%
#reg                       27   out of  19600    0.14%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |74     |164    |27     |0      |0      |
|  pll_inst      |clk_vga     |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |63     |164    |24     |0      |0      |
|  u_lcd_display |lcd_display |10     |0      |3      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 3 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (27 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 188 instances
RUN-1001 : 61 luts, 27 seqs, 63 mslices, 11 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 221 nets
RUN-1001 : 171 nets have 2 pins
RUN-1001 : 13 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 186 instances, 61 luts, 27 seqs, 74 slices, 12 macros(74 instances: 63 mslices 11 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 56497.2
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 186.
PHY-3001 : End clustering;  0.000043s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2459): len = 35318.6, overlap = 0
PHY-3002 : Step(2460): len = 30667.2, overlap = 0
PHY-3002 : Step(2461): len = 17938.2, overlap = 0
PHY-3002 : Step(2462): len = 15455.1, overlap = 0
PHY-3002 : Step(2463): len = 10771.8, overlap = 0
PHY-3002 : Step(2464): len = 9417.5, overlap = 0
PHY-3002 : Step(2465): len = 8490.5, overlap = 0
PHY-3002 : Step(2466): len = 7666, overlap = 0
PHY-3002 : Step(2467): len = 7090, overlap = 0
PHY-3002 : Step(2468): len = 6526.9, overlap = 0.25
PHY-3002 : Step(2469): len = 5539.3, overlap = 0
PHY-3002 : Step(2470): len = 5116.1, overlap = 0
PHY-3002 : Step(2471): len = 4952.1, overlap = 0
PHY-3002 : Step(2472): len = 4812.2, overlap = 0
PHY-3002 : Step(2473): len = 4568.2, overlap = 0
PHY-3002 : Step(2474): len = 4586, overlap = 0
PHY-3002 : Step(2475): len = 4507.3, overlap = 0
PHY-3002 : Step(2476): len = 4236.4, overlap = 0
PHY-3002 : Step(2477): len = 4275.9, overlap = 0.25
PHY-3002 : Step(2478): len = 4275.9, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006384s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2479): len = 3959.9, overlap = 5.15625
PHY-3002 : Step(2480): len = 3961.9, overlap = 5.15625
PHY-3002 : Step(2481): len = 3944.3, overlap = 5.59375
PHY-3002 : Step(2482): len = 3956.7, overlap = 5.15625
PHY-3002 : Step(2483): len = 3793.3, overlap = 5.75
PHY-3002 : Step(2484): len = 3745.4, overlap = 6.125
PHY-3002 : Step(2485): len = 3745.4, overlap = 6.125
PHY-3002 : Step(2486): len = 3643.6, overlap = 6.28125
PHY-3002 : Step(2487): len = 3643.6, overlap = 6.28125
PHY-3002 : Step(2488): len = 3626.4, overlap = 6.46875
PHY-3002 : Step(2489): len = 3626.4, overlap = 6.46875
PHY-3002 : Step(2490): len = 3610, overlap = 6.5625
PHY-3002 : Step(2491): len = 3610, overlap = 6.5625
PHY-3002 : Step(2492): len = 3611.3, overlap = 6.5625
PHY-3002 : Step(2493): len = 3611.3, overlap = 6.5625
PHY-3002 : Step(2494): len = 3591.7, overlap = 6.5625
PHY-3002 : Step(2495): len = 3591.7, overlap = 6.5625
PHY-3002 : Step(2496): len = 3596.2, overlap = 6.5625
PHY-3002 : Step(2497): len = 3596.2, overlap = 6.5625
PHY-3002 : Step(2498): len = 3582.7, overlap = 6.5625
PHY-3002 : Step(2499): len = 3582.7, overlap = 6.5625
PHY-3002 : Step(2500): len = 3586.4, overlap = 6.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0253166
PHY-3002 : Step(2501): len = 3586.4, overlap = 6.5625
PHY-3002 : Step(2502): len = 3586.4, overlap = 6.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0506333
PHY-3002 : Step(2503): len = 3586.4, overlap = 6.5625
PHY-3002 : Step(2504): len = 3586.4, overlap = 6.5625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.67125e-06
PHY-3002 : Step(2505): len = 3805.9, overlap = 15.8125
PHY-3002 : Step(2506): len = 3805.9, overlap = 15.8125
PHY-3002 : Step(2507): len = 3767.2, overlap = 15.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.33425e-05
PHY-3002 : Step(2508): len = 4078.6, overlap = 13.375
PHY-3002 : Step(2509): len = 4099.5, overlap = 13.375
PHY-3002 : Step(2510): len = 4151.7, overlap = 13.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.6685e-05
PHY-3002 : Step(2511): len = 4418.6, overlap = 13.6563
PHY-3002 : Step(2512): len = 4418.6, overlap = 13.6563
PHY-3002 : Step(2513): len = 4369.9, overlap = 10.7188
PHY-3002 : Step(2514): len = 4369.9, overlap = 10.7188
PHY-3002 : Step(2515): len = 4361.3, overlap = 7.59375
PHY-3002 : Step(2516): len = 4361.3, overlap = 7.59375
PHY-3002 : Step(2517): len = 4361.7, overlap = 7.34375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 20.41 peak overflow 2.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5904, over cnt = 10(0%), over = 15, worst = 2
PHY-1002 : len = 6112, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 6144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032412s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (144.6%)

PHY-1001 : Congestion index: top1 = 5.63, top5 = 0.00, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.135469s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (126.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 743, tnet num: 219, tinst num: 186, tnode num: 835, tedge num: 1138.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.184983s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (109.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.336454s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (116.1%)

OPT-1001 : End physical optimization;  0.343907s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (113.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 61 LUT to BLE ...
SYN-4008 : Packed 61 LUT and 26 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 35 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 62/162 primitive instances ...
PHY-3001 : End packing;  0.014685s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (106.4%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 135 instances
RUN-1001 : 63 mslices, 46 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 196 nets
RUN-1001 : 147 nets have 2 pins
RUN-1001 : 12 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 133 instances, 109 slices, 12 macros(74 instances: 63 mslices 11 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 4374.2, Over = 8.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.67946e-05
PHY-3002 : Step(2518): len = 4309.5, overlap = 9.5
PHY-3002 : Step(2519): len = 4309.5, overlap = 9.5
PHY-3002 : Step(2520): len = 4257, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.35891e-05
PHY-3002 : Step(2521): len = 4353.1, overlap = 8.75
PHY-3002 : Step(2522): len = 4353.1, overlap = 8.75
PHY-3002 : Step(2523): len = 4301.2, overlap = 8.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.71783e-05
PHY-3002 : Step(2524): len = 4410.4, overlap = 8.25
PHY-3002 : Step(2525): len = 4410.4, overlap = 8.25
PHY-3002 : Step(2526): len = 4384.4, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038088s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (123.1%)

PHY-3001 : Trial Legalized: Len = 6088.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2527): len = 5158.3, overlap = 0.5
PHY-3002 : Step(2528): len = 4985.8, overlap = 1.75
PHY-3002 : Step(2529): len = 4826.5, overlap = 2.25
PHY-3002 : Step(2530): len = 4683.6, overlap = 2.25
PHY-3002 : Step(2531): len = 4675.3, overlap = 2.25
PHY-3002 : Step(2532): len = 4675.3, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000140277
PHY-3002 : Step(2533): len = 4644.4, overlap = 2.5
PHY-3002 : Step(2534): len = 4648.8, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000280553
PHY-3002 : Step(2535): len = 4637.3, overlap = 3
PHY-3002 : Step(2536): len = 4637.3, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009544s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 5360.2, Over = 0
PHY-3001 : End spreading;  0.003666s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (426.2%)

PHY-3001 : Final: Len = 5360.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 8296, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 8272, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 8304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.034207s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.4%)

PHY-1001 : Congestion index: top1 = 7.50, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.146130s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 669, tnet num: 194, tinst num: 133, tnode num: 738, tedge num: 1053.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.186347s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (109.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.351070s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (102.4%)

OPT-1001 : End physical optimization;  0.358136s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (100.3%)

RUN-1003 : finish command "place" in  3.789537s wall, 5.421875s user + 1.421875s system = 6.843750s CPU (180.6%)

RUN-1004 : used memory is 617 MB, reserved memory is 622 MB, peak memory is 940 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      209   out of  19600    1.07%
#reg                       27   out of  19600    0.14%
#le                       210
  #lut only               183   out of    210   87.14%
  #reg only                 1   out of    210    0.48%
  #lut&reg                 26   out of    210   12.38%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |210   |135    |74     |27     |0      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 135 instances
RUN-1001 : 63 mslices, 46 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 196 nets
RUN-1001 : 147 nets have 2 pins
RUN-1001 : 12 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 8296, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 8272, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 8304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033361s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (140.5%)

PHY-1001 : Congestion index: top1 = 7.50, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.139490s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (112.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.069049s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (90.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 56% nets.
PHY-1002 : len = 16096, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 16096
PHY-1001 : End Routed; 0.270450s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (121.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.106336s wall, 2.093750s user + 0.109375s system = 2.203125s CPU (104.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.393727s wall, 2.375000s user + 0.156250s system = 2.531250s CPU (105.7%)

RUN-1004 : used memory is 620 MB, reserved memory is 623 MB, peak memory is 951 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      209   out of  19600    1.07%
#reg                       27   out of  19600    0.14%
#le                       210
  #lut only               183   out of    210   87.14%
  #reg only                 1   out of    210    0.48%
  #lut&reg                 26   out of    210   12.38%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |210   |135    |74     |27     |0      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       125   
    #2         2        5    
    #3         3        6    
    #4         4        1    
    #5        5-10      27   
    #6       11-50      7    
  Average     2.53           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 135
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 196, pip num: 1306
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 331 valid insts, and 4843 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000000000000000000000000" in  1.725172s wall, 6.375000s user + 0.031250s system = 6.406250s CPU (371.3%)

RUN-1004 : used memory is 621 MB, reserved memory is 624 MB, peak memory is 951 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1290, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  2.228740s wall, 2.203125s user + 0.046875s system = 2.250000s CPU (101.0%)

RUN-1004 : used memory is 671 MB, reserved memory is 675 MB, peak memory is 951 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.415077s wall, 0.671875s user + 0.187500s system = 0.859375s CPU (11.6%)

RUN-1004 : used memory is 688 MB, reserved memory is 695 MB, peak memory is 951 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  10.069085s wall, 3.062500s user + 0.281250s system = 3.343750s CPU (33.2%)

RUN-1004 : used memory is 636 MB, reserved memory is 642 MB, peak memory is 951 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",REGMODE_A="OUTREG",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-5007 WARNING: actual bit length 11 differs from formal bit length 12 for port 'pixel_xpos' in top.v(68)
HDL-5007 WARNING: actual bit length 11 differs from formal bit length 12 for port 'pixel_ypos' in top.v(69)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment clk_50m  LOCATION = R7;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = L7;  "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 48 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 271/295 useful/useless nets, 147/96 useful/useless insts
SYN-1015 : Optimize round 1, 339 better
SYN-1014 : Optimize round 2
SYN-1032 : 270/1 useful/useless nets, 146/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 38 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 4 distributor mux.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 45/3 useful/useless nets, 20/4 useful/useless insts
SYN-1015 : Optimize round 2, 4 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1032 : 250/2 useful/useless nets, 128/2 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Gate Statistics
#Basic gates               46
  #and                      7
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                      5
  #bufif1                   0
  #MX21                     6
  #FADD                     0
  #DFF                     27
  #LATCH                    0
#MACRO_ADD                 12
#MACRO_EQ                   8
#MACRO_MUX                 51

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |19     |27     |21     |
|  pll_inst      |clk_vga     |0      |0      |1      |
|  u_cam_vga_out |Driver      |9      |24     |14     |
|  u_lcd_display |lcd_display |9      |3      |6      |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 21 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 271/2 useful/useless nets, 150/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 271/1 useful/useless nets, 150/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 271/1 useful/useless nets, 150/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1016 : Merged 3 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 20 instances.
SYN-2501 : Optimize round 1, 86 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1032 : 501/16 useful/useless nets, 382/14 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 63804.84 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 61 (2.84), #lev = 2 (1.63)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 61 (2.84), #lev = 2 (1.63)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 63804.88 sec
SYN-3001 : Mapper mapped 94 instances into 63 LUTs, name keeping = 88%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 15 (4.00), #lev = 3 (1.50)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 12 (4.42), #lev = 3 (1.50)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 63804.93 sec
SYN-3001 : Mapper mapped 63 instances into 13 LUTs, name keeping = 15%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

LUT Statistics
#Total_luts               241
  #lut4                    59
  #lut5                    18
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             164

Utilization Statistics
#lut                      241   out of  19600    1.23%
#reg                       27   out of  19600    0.14%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |77     |164    |27     |0      |0      |
|  pll_inst      |clk_vga     |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |63     |164    |24     |0      |0      |
|  u_lcd_display |lcd_display |13     |0      |3      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 3 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (27 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 191 instances
RUN-1001 : 64 luts, 27 seqs, 63 mslices, 11 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 224 nets
RUN-1001 : 171 nets have 2 pins
RUN-1001 : 14 nets have [3 - 5] pins
RUN-1001 : 28 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 189 instances, 64 luts, 27 seqs, 74 slices, 12 macros(74 instances: 63 mslices 11 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 56477.8
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 189.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2537): len = 35923, overlap = 0
PHY-3002 : Step(2538): len = 31270.4, overlap = 0
PHY-3002 : Step(2539): len = 18468.1, overlap = 0
PHY-3002 : Step(2540): len = 15312.5, overlap = 0
PHY-3002 : Step(2541): len = 11265.6, overlap = 0
PHY-3002 : Step(2542): len = 9347.8, overlap = 0
PHY-3002 : Step(2543): len = 8371.1, overlap = 0
PHY-3002 : Step(2544): len = 8012.7, overlap = 0
PHY-3002 : Step(2545): len = 7598.9, overlap = 0
PHY-3002 : Step(2546): len = 7131.4, overlap = 0
PHY-3002 : Step(2547): len = 5674, overlap = 0
PHY-3002 : Step(2548): len = 5213.8, overlap = 0
PHY-3002 : Step(2549): len = 4969.3, overlap = 0
PHY-3002 : Step(2550): len = 4817.6, overlap = 0
PHY-3002 : Step(2551): len = 4797.4, overlap = 0
PHY-3002 : Step(2552): len = 4505.7, overlap = 0
PHY-3002 : Step(2553): len = 4523.6, overlap = 0
PHY-3002 : Step(2554): len = 4261.8, overlap = 0
PHY-3002 : Step(2555): len = 4261.8, overlap = 0
PHY-3002 : Step(2556): len = 4041.8, overlap = 0
PHY-3002 : Step(2557): len = 4041.8, overlap = 0
PHY-3002 : Step(2558): len = 3911, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003850s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (811.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2559): len = 3863.8, overlap = 6.625
PHY-3002 : Step(2560): len = 3863.8, overlap = 6.625
PHY-3002 : Step(2561): len = 3816.5, overlap = 5.75
PHY-3002 : Step(2562): len = 3816.5, overlap = 5.75
PHY-3002 : Step(2563): len = 3793.4, overlap = 5.75
PHY-3002 : Step(2564): len = 3793.4, overlap = 5.75
PHY-3002 : Step(2565): len = 3764.4, overlap = 6.1875
PHY-3002 : Step(2566): len = 3764.4, overlap = 6.1875
PHY-3002 : Step(2567): len = 3750.9, overlap = 6.625
PHY-3002 : Step(2568): len = 3750.9, overlap = 6.625
PHY-3002 : Step(2569): len = 3729.3, overlap = 6.625
PHY-3002 : Step(2570): len = 3729.3, overlap = 6.625
PHY-3002 : Step(2571): len = 3706.1, overlap = 6.625
PHY-3002 : Step(2572): len = 3706.1, overlap = 6.625
PHY-3002 : Step(2573): len = 3700.1, overlap = 6.875
PHY-3002 : Step(2574): len = 3700.1, overlap = 6.875
PHY-3002 : Step(2575): len = 3698.6, overlap = 6.96875
PHY-3002 : Step(2576): len = 3698.6, overlap = 6.96875
PHY-3002 : Step(2577): len = 3675, overlap = 7.0625
PHY-3002 : Step(2578): len = 3675, overlap = 7.0625
PHY-3002 : Step(2579): len = 3678.1, overlap = 7.25
PHY-3002 : Step(2580): len = 3678.1, overlap = 7.25
PHY-3002 : Step(2581): len = 3656.8, overlap = 7.25
PHY-3002 : Step(2582): len = 3656.8, overlap = 7.25
PHY-3002 : Step(2583): len = 3645.7, overlap = 7.25
PHY-3002 : Step(2584): len = 3645.7, overlap = 7.25
PHY-3002 : Step(2585): len = 3639.6, overlap = 7.25
PHY-3002 : Step(2586): len = 3639.6, overlap = 7.25
PHY-3002 : Step(2587): len = 3634, overlap = 7.25
PHY-3002 : Step(2588): len = 3634, overlap = 7.25
PHY-3002 : Step(2589): len = 3620.5, overlap = 7.25
PHY-3002 : Step(2590): len = 3620.5, overlap = 7.25
PHY-3002 : Step(2591): len = 3638.5, overlap = 8.125
PHY-3002 : Step(2592): len = 3638.5, overlap = 8.125
PHY-3002 : Step(2593): len = 3594.5, overlap = 8.125
PHY-3002 : Step(2594): len = 3594.5, overlap = 8.125
PHY-3002 : Step(2595): len = 3706.7, overlap = 10.3438
PHY-3002 : Step(2596): len = 3706.7, overlap = 10.3438
PHY-3002 : Step(2597): len = 3534.7, overlap = 10.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000379785
PHY-3002 : Step(2598): len = 3554.3, overlap = 8.59375
PHY-3002 : Step(2599): len = 3560.3, overlap = 8.59375
PHY-3002 : Step(2600): len = 3560.3, overlap = 8.59375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000759569
PHY-3002 : Step(2601): len = 3556.1, overlap = 8.59375
PHY-3002 : Step(2602): len = 3556.1, overlap = 8.59375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.72917e-06
PHY-3002 : Step(2603): len = 3776.6, overlap = 19.7188
PHY-3002 : Step(2604): len = 3776.6, overlap = 19.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.45834e-06
PHY-3002 : Step(2605): len = 3800, overlap = 18.2813
PHY-3002 : Step(2606): len = 3800, overlap = 18.2813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.49167e-05
PHY-3002 : Step(2607): len = 4107, overlap = 18.2813
PHY-3002 : Step(2608): len = 4107, overlap = 18.2813
PHY-3002 : Step(2609): len = 4037.5, overlap = 18.2188
PHY-3002 : Step(2610): len = 4037.5, overlap = 18.2188
PHY-3002 : Step(2611): len = 4114.3, overlap = 14.0938
PHY-3002 : Step(2612): len = 4114.3, overlap = 14.0938
PHY-3002 : Step(2613): len = 4081.2, overlap = 14.0938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.98334e-05
PHY-3002 : Step(2614): len = 4332.9, overlap = 13.5938
PHY-3002 : Step(2615): len = 4332.9, overlap = 13.5938
PHY-3002 : Step(2616): len = 4302.7, overlap = 14.3438
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 23.78 peak overflow 4.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5152, over cnt = 10(0%), over = 15, worst = 2
PHY-1002 : len = 5240, over cnt = 3(0%), over = 5, worst = 2
PHY-1002 : len = 5304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021264s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (147.0%)

PHY-1001 : Congestion index: top1 = 3.75, top5 = 0.00, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.088342s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (88.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 767, tnet num: 222, tinst num: 189, tnode num: 859, tedge num: 1180.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.099674s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (125.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.197862s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (102.7%)

OPT-1001 : End physical optimization;  0.202871s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (146.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 64 LUT to BLE ...
SYN-4008 : Packed 64 LUT and 26 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 38 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 65/165 primitive instances ...
PHY-3001 : End packing;  0.009697s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (322.3%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 138 instances
RUN-1001 : 63 mslices, 49 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 199 nets
RUN-1001 : 147 nets have 2 pins
RUN-1001 : 13 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 136 instances, 112 slices, 12 macros(74 instances: 63 mslices 11 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 4260.8, Over = 13
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.21767e-05
PHY-3002 : Step(2617): len = 4187.5, overlap = 11.25
PHY-3002 : Step(2618): len = 4190.2, overlap = 11.25
PHY-3002 : Step(2619): len = 4123, overlap = 11.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.43535e-05
PHY-3002 : Step(2620): len = 4103.4, overlap = 10
PHY-3002 : Step(2621): len = 4103.4, overlap = 10
PHY-3002 : Step(2622): len = 4117, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.55822e-05
PHY-3002 : Step(2623): len = 4384.1, overlap = 10.75
PHY-3002 : Step(2624): len = 4384.1, overlap = 10.75
PHY-3002 : Step(2625): len = 4341.7, overlap = 11.25
PHY-3002 : Step(2626): len = 4341.7, overlap = 11.25
PHY-3002 : Step(2627): len = 4342.4, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021906s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (142.7%)

PHY-3001 : Trial Legalized: Len = 6416.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2628): len = 5299.9, overlap = 2.5
PHY-3002 : Step(2629): len = 5166.4, overlap = 3.25
PHY-3002 : Step(2630): len = 4923.2, overlap = 4.5
PHY-3002 : Step(2631): len = 4907.3, overlap = 4.5
PHY-3002 : Step(2632): len = 4898.9, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000170293
PHY-3002 : Step(2633): len = 4807.9, overlap = 4.25
PHY-3002 : Step(2634): len = 4807.9, overlap = 4.25
PHY-3002 : Step(2635): len = 4790.7, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000340585
PHY-3002 : Step(2636): len = 4784.4, overlap = 4.25
PHY-3002 : Step(2637): len = 4784.4, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005717s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 5806.8, Over = 0
PHY-3001 : End spreading;  0.002641s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 5806.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 8408, over cnt = 2(0%), over = 4, worst = 2
PHY-1002 : len = 8440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021629s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (144.5%)

PHY-1001 : Congestion index: top1 = 9.38, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.095624s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (130.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 691, tnet num: 197, tinst num: 136, tnode num: 758, tedge num: 1093.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.112103s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (125.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.220311s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (120.6%)

OPT-1001 : End physical optimization;  0.225897s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (131.4%)

RUN-1003 : finish command "place" in  2.706873s wall, 3.421875s user + 1.484375s system = 4.906250s CPU (181.3%)

RUN-1004 : used memory is 636 MB, reserved memory is 640 MB, peak memory is 951 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      212   out of  19600    1.08%
#reg                       27   out of  19600    0.14%
#le                       213
  #lut only               186   out of    213   87.32%
  #reg only                 1   out of    213    0.47%
  #lut&reg                 26   out of    213   12.21%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |213   |138    |74     |27     |0      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 138 instances
RUN-1001 : 63 mslices, 49 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 199 nets
RUN-1001 : 147 nets have 2 pins
RUN-1001 : 13 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 8408, over cnt = 2(0%), over = 4, worst = 2
PHY-1002 : len = 8440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020839s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (75.0%)

PHY-1001 : Congestion index: top1 = 9.38, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.091159s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (120.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.048151s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 18% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 56% nets.
PHY-1002 : len = 16512, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 16512
PHY-1001 : End Routed; 0.183166s wall, 0.218750s user + 0.062500s system = 0.281250s CPU (153.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.261328s wall, 1.250000s user + 0.140625s system = 1.390625s CPU (110.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.445577s wall, 1.437500s user + 0.156250s system = 1.593750s CPU (110.3%)

RUN-1004 : used memory is 639 MB, reserved memory is 643 MB, peak memory is 963 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      212   out of  19600    1.08%
#reg                       27   out of  19600    0.14%
#le                       213
  #lut only               186   out of    213   87.32%
  #reg only                 1   out of    213    0.47%
  #lut&reg                 26   out of    213   12.21%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |213   |138    |74     |27     |0      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       125   
    #2         2        2    
    #3         3        5    
    #4         4        6    
    #5        5-10      29   
    #6       11-50      7    
  Average     2.60           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 138
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 199, pip num: 1365
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 329 valid insts, and 4968 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000000000000000000000000" in  1.154656s wall, 3.796875s user + 0.062500s system = 3.859375s CPU (334.2%)

RUN-1004 : used memory is 640 MB, reserved memory is 643 MB, peak memory is 963 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1290, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.399992s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (99.3%)

RUN-1004 : used memory is 672 MB, reserved memory is 677 MB, peak memory is 963 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.243546s wall, 0.765625s user + 0.375000s system = 1.140625s CPU (15.7%)

RUN-1004 : used memory is 685 MB, reserved memory is 691 MB, peak memory is 963 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.001213s wall, 2.265625s user + 0.437500s system = 2.703125s CPU (30.0%)

RUN-1004 : used memory is 633 MB, reserved memory is 638 MB, peak memory is 963 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",REGMODE_A="OUTREG",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-5007 WARNING: actual bit length 11 differs from formal bit length 12 for port 'pixel_xpos' in top.v(68)
HDL-5007 WARNING: actual bit length 11 differs from formal bit length 12 for port 'pixel_ypos' in top.v(69)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment clk_50m  LOCATION = R7;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = L7;  "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 13 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 564/295 useful/useless nets, 317/96 useful/useless insts
SYN-1015 : Optimize round 1, 351 better
SYN-1014 : Optimize round 2
SYN-1032 : 563/1 useful/useless nets, 316/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 38 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 1, 22 better
SYN-1014 : Optimize round 2
SYN-1032 : 335/4 useful/useless nets, 186/0 useful/useless insts
SYN-1019 : Optimized 48 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 53 better
SYN-1014 : Optimize round 3
SYN-1032 : 237/51 useful/useless nets, 132/3 useful/useless insts
SYN-1019 : Optimized 12 mux instances.
SYN-1015 : Optimize round 3, 18 better
SYN-1014 : Optimize round 4
SYN-1032 : 213/12 useful/useless nets, 119/1 useful/useless insts
SYN-1015 : Optimize round 4, 1 better
SYN-1014 : Optimize round 5
SYN-1015 : Optimize round 5, 0 better
SYN-1032 : 418/2 useful/useless nets, 227/2 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Gate Statistics
#Basic gates              134
  #and                      5
  #nand                     0
  #or                       0
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     10
  #bufif1                   0
  #MX21                    92
  #FADD                     0
  #DFF                     27
  #LATCH                    0
#MACRO_ADD                 28
#MACRO_EQ                   3
#MACRO_MUX                 51

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |107    |27     |32     |
|  pll_inst      |clk_vga     |0      |0      |1      |
|  u_cam_vga_out |Driver      |9      |24     |14     |
|  u_lcd_display |lcd_display |97     |3      |17     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 21 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 439/2 useful/useless nets, 249/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 439/1 useful/useless nets, 249/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 439/1 useful/useless nets, 249/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1016 : Merged 3 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 4 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 36 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1032 : 296/39 useful/useless nets, 238/0 useful/useless insts
SYN-1032 : 705/3 useful/useless nets, 551/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 64103.47 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 61 (2.84), #lev = 2 (1.63)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 61 (2.84), #lev = 2 (1.63)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 64103.50 sec
SYN-3001 : Mapper mapped 94 instances into 63 LUTs, name keeping = 88%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 53 (3.58), #lev = 4 (2.42)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 53 (3.38), #lev = 5 (2.81)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 64103.56 sec
SYN-3001 : Mapper mapped 76 instances into 54 LUTs, name keeping = 94%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

LUT Statistics
#Total_luts               438
  #lut4                    96
  #lut5                    22
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             320

Utilization Statistics
#lut                      438   out of  19600    2.23%
#reg                       27   out of  19600    0.14%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |118    |320    |27     |0      |0      |
|  pll_inst      |clk_vga     |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |63     |164    |24     |0      |0      |
|  u_lcd_display |lcd_display |54     |156    |3      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 3 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 118 adder to BLE ...
SYN-4008 : Packed 118 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (27 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 303 instances
RUN-1001 : 105 luts, 27 seqs, 123 mslices, 22 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 371 nets
RUN-1001 : 261 nets have 2 pins
RUN-1001 : 57 nets have [3 - 5] pins
RUN-1001 : 39 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 301 instances, 105 luts, 27 seqs, 145 slices, 25 macros(145 instances: 123 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 94809.2
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 301.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2638): len = 56772.1, overlap = 0
PHY-3002 : Step(2639): len = 44544.1, overlap = 0
PHY-3002 : Step(2640): len = 31958.6, overlap = 0
PHY-3002 : Step(2641): len = 23807.6, overlap = 0
PHY-3002 : Step(2642): len = 19052.9, overlap = 0
PHY-3002 : Step(2643): len = 14053.4, overlap = 0
PHY-3002 : Step(2644): len = 11255.4, overlap = 0
PHY-3002 : Step(2645): len = 10602.2, overlap = 1.25
PHY-3002 : Step(2646): len = 9117.6, overlap = 0
PHY-3002 : Step(2647): len = 8279.6, overlap = 0.25
PHY-3002 : Step(2648): len = 8320.7, overlap = 1
PHY-3002 : Step(2649): len = 7551.8, overlap = 3
PHY-3002 : Step(2650): len = 7182.3, overlap = 2.75
PHY-3002 : Step(2651): len = 7035.7, overlap = 2.5
PHY-3002 : Step(2652): len = 6378.3, overlap = 2.375
PHY-3002 : Step(2653): len = 6408.8, overlap = 2.8125
PHY-3002 : Step(2654): len = 6519.7, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003921s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2655): len = 5877.7, overlap = 18.6563
PHY-3002 : Step(2656): len = 5913.7, overlap = 18.2813
PHY-3002 : Step(2657): len = 5913.7, overlap = 18.2813
PHY-3002 : Step(2658): len = 5736.3, overlap = 18.5938
PHY-3002 : Step(2659): len = 5736.3, overlap = 18.5938
PHY-3002 : Step(2660): len = 5721, overlap = 19.2813
PHY-3002 : Step(2661): len = 5721, overlap = 19.2813
PHY-3002 : Step(2662): len = 5606.1, overlap = 19.375
PHY-3002 : Step(2663): len = 5606.1, overlap = 19.375
PHY-3002 : Step(2664): len = 5584.6, overlap = 22.25
PHY-3002 : Step(2665): len = 5584.6, overlap = 22.25
PHY-3002 : Step(2666): len = 5532.1, overlap = 19.2813
PHY-3002 : Step(2667): len = 5532.1, overlap = 19.2813
PHY-3002 : Step(2668): len = 5505.6, overlap = 22.5938
PHY-3002 : Step(2669): len = 5505.6, overlap = 22.5938
PHY-3002 : Step(2670): len = 5471.5, overlap = 19.7188
PHY-3002 : Step(2671): len = 5471.5, overlap = 19.7188
PHY-3002 : Step(2672): len = 5452.7, overlap = 22.5938
PHY-3002 : Step(2673): len = 5452.7, overlap = 22.5938
PHY-3002 : Step(2674): len = 5399.4, overlap = 22.9375
PHY-3002 : Step(2675): len = 5427.4, overlap = 23.0625
PHY-3002 : Step(2676): len = 5427.4, overlap = 23.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00771804
PHY-3002 : Step(2677): len = 5428.4, overlap = 20.2188
PHY-3002 : Step(2678): len = 5428.4, overlap = 20.2188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.05877e-05
PHY-3002 : Step(2679): len = 6456.1, overlap = 32.8438
PHY-3002 : Step(2680): len = 6456.1, overlap = 32.8438
PHY-3002 : Step(2681): len = 6197.2, overlap = 30.9375
PHY-3002 : Step(2682): len = 6197.2, overlap = 30.9375
PHY-3002 : Step(2683): len = 6301, overlap = 28
PHY-3002 : Step(2684): len = 6301, overlap = 28
PHY-3002 : Step(2685): len = 6267.1, overlap = 25.625
PHY-3002 : Step(2686): len = 6267.1, overlap = 25.625
PHY-3002 : Step(2687): len = 6273.5, overlap = 27.375
PHY-3002 : Step(2688): len = 6273.5, overlap = 27.375
PHY-3002 : Step(2689): len = 6242.8, overlap = 25.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.11755e-05
PHY-3002 : Step(2690): len = 6657.5, overlap = 19.5938
PHY-3002 : Step(2691): len = 6657.5, overlap = 19.5938
PHY-3002 : Step(2692): len = 6533, overlap = 17
PHY-3002 : Step(2693): len = 6533, overlap = 17
PHY-3002 : Step(2694): len = 6528.5, overlap = 17
PHY-3002 : Step(2695): len = 6528.5, overlap = 17
PHY-3002 : Step(2696): len = 6515.3, overlap = 16.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.23509e-05
PHY-3002 : Step(2697): len = 6713.4, overlap = 18.5313
PHY-3002 : Step(2698): len = 6713.4, overlap = 18.5313
PHY-3002 : Step(2699): len = 6605.8, overlap = 18.5313
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.47018e-05
PHY-3002 : Step(2700): len = 6795.9, overlap = 18.7188
PHY-3002 : Step(2701): len = 6842.2, overlap = 18.7813
PHY-3002 : Step(2702): len = 6842.2, overlap = 18.7813
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000169404
PHY-3002 : Step(2703): len = 6916.4, overlap = 17.0938
PHY-3002 : Step(2704): len = 6916.4, overlap = 17.0938
PHY-3002 : Step(2705): len = 6907.5, overlap = 17.1875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000338807
PHY-3002 : Step(2706): len = 6978.8, overlap = 16.8125
PHY-3002 : Step(2707): len = 6978.8, overlap = 16.8125
PHY-3002 : Step(2708): len = 6970.6, overlap = 16.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000677614
PHY-3002 : Step(2709): len = 7025.1, overlap = 16.5313
PHY-3002 : Step(2710): len = 7025.1, overlap = 16.5313
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00135523
PHY-3002 : Step(2711): len = 7124.1, overlap = 16.625
PHY-3002 : Step(2712): len = 7137.5, overlap = 16.625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00271046
PHY-3002 : Step(2713): len = 7137.8, overlap = 16.6563
PHY-3002 : Step(2714): len = 7137.8, overlap = 16.6563
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00542092
PHY-3002 : Step(2715): len = 7147, overlap = 16.5625
PHY-3002 : Step(2716): len = 7147, overlap = 16.5625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00877104
PHY-3002 : Step(2717): len = 7159.1, overlap = 16.5625
PHY-3002 : Step(2718): len = 7169.3, overlap = 16.5625
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0175421
PHY-3002 : Step(2719): len = 7169.3, overlap = 16.5625
PHY-3002 : Step(2720): len = 7169.3, overlap = 16.5625
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.031791
PHY-3002 : Step(2721): len = 7169.3, overlap = 16.5625
PHY-3002 : Step(2722): len = 7169.3, overlap = 16.5625
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0514378
PHY-3002 : Step(2723): len = 7178.1, overlap = 16.5938
PHY-3002 : Step(2724): len = 7178.1, overlap = 16.5938
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 33.50 peak overflow 2.84
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 10536, over cnt = 13(0%), over = 20, worst = 2
PHY-1002 : len = 10512, over cnt = 8(0%), over = 12, worst = 2
PHY-1002 : len = 10704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028685s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (272.4%)

PHY-1001 : Congestion index: top1 = 10.63, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.095796s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (146.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1233, tnet num: 369, tinst num: 301, tnode num: 1325, tedge num: 1902.
TMR-2508 : Levelizing timing graph completed, there are 113 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.133128s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (93.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.249084s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (125.5%)

OPT-1001 : End physical optimization;  0.255262s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (122.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 105 LUT to BLE ...
SYN-4008 : Packed 105 LUT and 26 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 79 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 106/277 primitive instances ...
PHY-3001 : End packing;  0.015506s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (100.8%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 230 instances
RUN-1001 : 123 mslices, 81 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 346 nets
RUN-1001 : 237 nets have 2 pins
RUN-1001 : 56 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 228 instances, 204 slices, 25 macros(145 instances: 123 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 7291.2, Over = 15.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000148477
PHY-3002 : Step(2725): len = 7060.4, overlap = 14.5
PHY-3002 : Step(2726): len = 7060.4, overlap = 14.5
PHY-3002 : Step(2727): len = 6996.6, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000296953
PHY-3002 : Step(2728): len = 7037.7, overlap = 15
PHY-3002 : Step(2729): len = 7037.7, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000593906
PHY-3002 : Step(2730): len = 7075.4, overlap = 14.75
PHY-3002 : Step(2731): len = 7075.4, overlap = 14.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.043778s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (249.8%)

PHY-3001 : Trial Legalized: Len = 9414.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2732): len = 7805.3, overlap = 4.25
PHY-3002 : Step(2733): len = 7745.2, overlap = 5.25
PHY-3002 : Step(2734): len = 7707, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000168945
PHY-3002 : Step(2735): len = 7596.1, overlap = 5.75
PHY-3002 : Step(2736): len = 7591.3, overlap = 6
PHY-3002 : Step(2737): len = 7551.2, overlap = 5.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00033789
PHY-3002 : Step(2738): len = 7545.5, overlap = 5.75
PHY-3002 : Step(2739): len = 7545.5, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005783s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (540.4%)

PHY-3001 : Legalized: Len = 8558.2, Over = 0
PHY-3001 : End spreading;  0.002510s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 8558.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14000, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 14032, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 14016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026376s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (118.5%)

PHY-1001 : Congestion index: top1 = 13.13, top5 = 1.88, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.101510s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (107.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1155, tnet num: 344, tinst num: 228, tnode num: 1220, tedge num: 1812.
TMR-2508 : Levelizing timing graph completed, there are 111 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.116102s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (121.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.237806s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (111.7%)

OPT-1001 : End physical optimization;  0.244307s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (127.9%)

RUN-1003 : finish command "place" in  3.103566s wall, 4.968750s user + 1.500000s system = 6.468750s CPU (208.4%)

RUN-1004 : used memory is 634 MB, reserved memory is 638 MB, peak memory is 963 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      395   out of  19600    2.02%
#reg                       27   out of  19600    0.14%
#le                       396
  #lut only               369   out of    396   93.18%
  #reg only                 1   out of    396    0.25%
  #lut&reg                 26   out of    396    6.57%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |396   |250    |145    |27     |0      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 230 instances
RUN-1001 : 123 mslices, 81 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 346 nets
RUN-1001 : 237 nets have 2 pins
RUN-1001 : 56 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14000, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 14032, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 14016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026553s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.8%)

PHY-1001 : Congestion index: top1 = 13.13, top5 = 1.88, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.100079s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (109.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.048441s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 18% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 58% nets.
PHY-1002 : len = 20000, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.227254s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (116.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 20016, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20016
PHY-1001 : End DR Iter 1; 0.005937s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (526.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.355300s wall, 1.359375s user + 0.078125s system = 1.437500s CPU (106.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.554271s wall, 1.578125s user + 0.093750s system = 1.671875s CPU (107.6%)

RUN-1004 : used memory is 641 MB, reserved memory is 645 MB, peak memory is 970 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      395   out of  19600    2.02%
#reg                       27   out of  19600    0.14%
#le                       396
  #lut only               369   out of    396   93.18%
  #reg only                 1   out of    396    0.25%
  #lut&reg                 26   out of    396    6.57%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |396   |250    |145    |27     |0      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       215   
    #2         2        24   
    #3         3        21   
    #4         4        11   
    #5        5-10      42   
    #6       11-50      8    
  Average     2.40           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 230
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 346, pip num: 2106
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 386 valid insts, and 8635 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000000000000000000000000" in  1.250465s wall, 4.953125s user + 0.015625s system = 4.968750s CPU (397.4%)

RUN-1004 : used memory is 642 MB, reserved memory is 645 MB, peak memory is 970 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1290, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.430786s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (99.4%)

RUN-1004 : used memory is 674 MB, reserved memory is 679 MB, peak memory is 970 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.055181s wall, 0.578125s user + 0.171875s system = 0.750000s CPU (10.6%)

RUN-1004 : used memory is 687 MB, reserved memory is 693 MB, peak memory is 970 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.856573s wall, 2.125000s user + 0.187500s system = 2.312500s CPU (26.1%)

RUN-1004 : used memory is 641 MB, reserved memory is 646 MB, peak memory is 970 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",REGMODE_A="OUTREG",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-5007 WARNING: actual bit length 11 differs from formal bit length 12 for port 'pixel_xpos' in top.v(68)
HDL-5007 WARNING: actual bit length 11 differs from formal bit length 12 for port 'pixel_ypos' in top.v(69)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment clk_50m  LOCATION = R7;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = L7;  "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 13 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 896/301 useful/useless nets, 504/96 useful/useless insts
SYN-1015 : Optimize round 1, 339 better
SYN-1014 : Optimize round 2
SYN-1032 : 895/1 useful/useless nets, 503/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 38 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 7 instances.
SYN-1015 : Optimize round 1, 42 better
SYN-1014 : Optimize round 2
SYN-1032 : 662/8 useful/useless nets, 367/0 useful/useless insts
SYN-1019 : Optimized 96 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 2, 106 better
SYN-1014 : Optimize round 3
SYN-1032 : 466/102 useful/useless nets, 259/6 useful/useless insts
SYN-1019 : Optimized 24 mux instances.
SYN-1015 : Optimize round 3, 35 better
SYN-1014 : Optimize round 4
SYN-1032 : 418/24 useful/useless nets, 233/2 useful/useless insts
SYN-1015 : Optimize round 4, 2 better
SYN-1014 : Optimize round 5
SYN-1015 : Optimize round 5, 0 better
SYN-1032 : 619/1 useful/useless nets, 339/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Gate Statistics
#Basic gates              231
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     18
  #bufif1                   0
  #MX21                   180
  #FADD                     0
  #DFF                     27
  #LATCH                    0
#MACRO_ADD                 44
#MACRO_EQ                   4
#MACRO_MUX                 51

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |204    |27     |49     |
|  u_cam_vga_out |Driver      |9      |24     |14     |
|  u_lcd_display |lcd_display |194    |3      |34     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 21 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 640/1 useful/useless nets, 361/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 640/1 useful/useless nets, 361/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 640/1 useful/useless nets, 361/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1016 : Merged 3 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 8 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1019 : Optimized 72 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1032 : 584/78 useful/useless nets, 471/0 useful/useless insts
SYN-1032 : 988/4 useful/useless nets, 783/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 61 (2.84), #lev = 2 (1.63)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 61 (2.84), #lev = 2 (1.63)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 64208.06 sec
SYN-3001 : Mapper mapped 94 instances into 63 LUTs, name keeping = 88%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 103 (3.42), #lev = 5 (2.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 106 (3.38), #lev = 5 (2.83)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 64208.13 sec
SYN-3001 : Mapper mapped 154 instances into 107 LUTs, name keeping = 94%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

LUT Statistics
#Total_luts               647
  #lut4                   140
  #lut5                    31
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             476

Utilization Statistics
#lut                      647   out of  19600    3.30%
#reg                       27   out of  19600    0.14%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |171    |476    |27     |0      |0      |
|  u_cam_vga_out |Driver      |63     |164    |24     |0      |0      |
|  u_lcd_display |lcd_display |107    |312    |3      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 3 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 236 adder to BLE ...
SYN-4008 : Packed 236 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 16 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (27 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 427 instances
RUN-1001 : 158 luts, 27 seqs, 183 mslices, 33 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 530 nets
RUN-1001 : 367 nets have 2 pins
RUN-1001 : 100 nets have [3 - 5] pins
RUN-1001 : 36 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 425 instances, 158 luts, 27 seqs, 216 slices, 38 macros(216 instances: 183 mslices 33 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 128811
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 425.
PHY-3001 : End clustering;  0.000026s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2740): len = 74862.7, overlap = 0
PHY-3002 : Step(2741): len = 57714.4, overlap = 0
PHY-3002 : Step(2742): len = 37754.8, overlap = 0
PHY-3002 : Step(2743): len = 28870.7, overlap = 0
PHY-3002 : Step(2744): len = 22428.4, overlap = 0
PHY-3002 : Step(2745): len = 18002.3, overlap = 2.75
PHY-3002 : Step(2746): len = 14863.6, overlap = 4.5
PHY-3002 : Step(2747): len = 13038.3, overlap = 5.4375
PHY-3002 : Step(2748): len = 11611.2, overlap = 4.3125
PHY-3002 : Step(2749): len = 11472.7, overlap = 3.375
PHY-3002 : Step(2750): len = 10198.5, overlap = 6.9375
PHY-3002 : Step(2751): len = 9327.9, overlap = 13.1875
PHY-3002 : Step(2752): len = 9262.6, overlap = 13.1875
PHY-3002 : Step(2753): len = 8311.3, overlap = 15.9375
PHY-3002 : Step(2754): len = 8401.8, overlap = 16.2188
PHY-3002 : Step(2755): len = 8527, overlap = 20.0938
PHY-3002 : Step(2756): len = 8878.4, overlap = 21.5313
PHY-3002 : Step(2757): len = 8675, overlap = 23.9688
PHY-3002 : Step(2758): len = 7712.8, overlap = 24.375
PHY-3002 : Step(2759): len = 7731.4, overlap = 24.6563
PHY-3002 : Step(2760): len = 7731.4, overlap = 24.6563
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000768901
PHY-3002 : Step(2761): len = 7522, overlap = 23.875
PHY-3002 : Step(2762): len = 7125.9, overlap = 23.4375
PHY-3002 : Step(2763): len = 7155.3, overlap = 24.3125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003905s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.75423e-06
PHY-3002 : Step(2764): len = 6982.6, overlap = 46.3125
PHY-3002 : Step(2765): len = 6982.6, overlap = 46.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.50845e-06
PHY-3002 : Step(2766): len = 6993.7, overlap = 46.2188
PHY-3002 : Step(2767): len = 6993.7, overlap = 46.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.10169e-05
PHY-3002 : Step(2768): len = 7563.1, overlap = 37.5
PHY-3002 : Step(2769): len = 7563.1, overlap = 37.5
PHY-3002 : Step(2770): len = 7221.4, overlap = 37.0625
PHY-3002 : Step(2771): len = 7261.1, overlap = 37.0625
PHY-3002 : Step(2772): len = 7483.3, overlap = 36.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.20338e-05
PHY-3002 : Step(2773): len = 7714.3, overlap = 30.7813
PHY-3002 : Step(2774): len = 7823.4, overlap = 26.8438
PHY-3002 : Step(2775): len = 8192.4, overlap = 16.5938
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.18114e-05
PHY-3002 : Step(2776): len = 8950.2, overlap = 39.1875
PHY-3002 : Step(2777): len = 9193.5, overlap = 38.0625
PHY-3002 : Step(2778): len = 9547.4, overlap = 35.2813
PHY-3002 : Step(2779): len = 9690.7, overlap = 34.6875
PHY-3002 : Step(2780): len = 9359.3, overlap = 25.375
PHY-3002 : Step(2781): len = 9289.6, overlap = 24.0313
PHY-3002 : Step(2782): len = 9105.6, overlap = 24.0938
PHY-3002 : Step(2783): len = 9091.2, overlap = 24.0625
PHY-3002 : Step(2784): len = 8902.5, overlap = 25.5938
PHY-3002 : Step(2785): len = 8902.5, overlap = 25.5938
PHY-3002 : Step(2786): len = 8696.5, overlap = 26.8125
PHY-3002 : Step(2787): len = 8696.5, overlap = 26.8125
PHY-3002 : Step(2788): len = 8618.8, overlap = 26.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.36228e-05
PHY-3002 : Step(2789): len = 8711.6, overlap = 26.3438
PHY-3002 : Step(2790): len = 8729.2, overlap = 26.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.72456e-05
PHY-3002 : Step(2791): len = 9085.4, overlap = 25.4688
PHY-3002 : Step(2792): len = 9085.4, overlap = 25.4688
PHY-3002 : Step(2793): len = 9003.3, overlap = 23.5625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000174491
PHY-3002 : Step(2794): len = 9163.8, overlap = 24.0625
PHY-3002 : Step(2795): len = 9163.8, overlap = 24.0625
PHY-3002 : Step(2796): len = 9192, overlap = 24.1563
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000348982
PHY-3002 : Step(2797): len = 9346.3, overlap = 23.7188
PHY-3002 : Step(2798): len = 9365.2, overlap = 23.8125
PHY-3002 : Step(2799): len = 9457.7, overlap = 20.5938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000697965
PHY-3002 : Step(2800): len = 9524.8, overlap = 19.9063
PHY-3002 : Step(2801): len = 9524.8, overlap = 19.9063
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00117729
PHY-3002 : Step(2802): len = 9552, overlap = 16.1563
PHY-3002 : Step(2803): len = 9559.1, overlap = 16.125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 49.16 peak overflow 2.84
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 16856, over cnt = 28(0%), over = 41, worst = 2
PHY-1002 : len = 17160, over cnt = 14(0%), over = 18, worst = 2
PHY-1002 : len = 17296, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 17296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033333s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (140.6%)

PHY-1001 : Congestion index: top1 = 12.50, top5 = 2.63, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.100114s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (109.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1764, tnet num: 528, tinst num: 425, tnode num: 1856, tedge num: 2730.
TMR-2508 : Levelizing timing graph completed, there are 115 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.121257s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (116.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.246191s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (114.2%)

OPT-1001 : End physical optimization;  0.253334s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (111.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 158 LUT to BLE ...
SYN-4008 : Packed 158 LUT and 26 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 132 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 159/401 primitive instances ...
PHY-3001 : End packing;  0.022333s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (139.9%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 326 instances
RUN-1001 : 183 mslices, 117 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 505 nets
RUN-1001 : 343 nets have 2 pins
RUN-1001 : 99 nets have [3 - 5] pins
RUN-1001 : 37 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 324 instances, 300 slices, 38 macros(216 instances: 183 mslices 33 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 9815, Over = 16.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000160702
PHY-3002 : Step(2804): len = 9494.7, overlap = 16
PHY-3002 : Step(2805): len = 9461.4, overlap = 17.5
PHY-3002 : Step(2806): len = 9402.1, overlap = 19.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000321404
PHY-3002 : Step(2807): len = 9479, overlap = 16.5
PHY-3002 : Step(2808): len = 9479, overlap = 16.5
PHY-3002 : Step(2809): len = 9496.4, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000642809
PHY-3002 : Step(2810): len = 9562.1, overlap = 17.25
PHY-3002 : Step(2811): len = 9562.1, overlap = 17.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035871s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (130.7%)

PHY-3001 : Trial Legalized: Len = 13386
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2812): len = 10829.2, overlap = 4.25
PHY-3002 : Step(2813): len = 10563.7, overlap = 5.75
PHY-3002 : Step(2814): len = 10551.8, overlap = 5.5
PHY-3002 : Step(2815): len = 10562.3, overlap = 5.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006165s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 12036, Over = 0
PHY-3001 : End spreading;  0.002668s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 12036, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 20896, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 20920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029378s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (159.6%)

PHY-1001 : Congestion index: top1 = 15.00, top5 = 3.13, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.110480s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (141.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1686, tnet num: 503, tinst num: 324, tnode num: 1751, tedge num: 2639.
TMR-2508 : Levelizing timing graph completed, there are 113 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.129691s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (96.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.271016s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (115.3%)

OPT-1001 : End physical optimization;  0.277363s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (157.7%)

RUN-1003 : finish command "place" in  2.486758s wall, 3.671875s user + 1.140625s system = 4.812500s CPU (193.5%)

RUN-1004 : used memory is 640 MB, reserved memory is 644 MB, peak memory is 970 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      590   out of  19600    3.01%
#reg                       27   out of  19600    0.14%
#le                       591
  #lut only               564   out of    591   95.43%
  #reg only                 1   out of    591    0.17%
  #lut&reg                 26   out of    591    4.40%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |591   |374    |216    |27     |0      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 326 instances
RUN-1001 : 183 mslices, 117 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 505 nets
RUN-1001 : 343 nets have 2 pins
RUN-1001 : 99 nets have [3 - 5] pins
RUN-1001 : 37 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 20896, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 20920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027262s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (401.2%)

PHY-1001 : Congestion index: top1 = 15.00, top5 = 3.13, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.104939s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (163.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.048018s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (162.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 60% nets.
PHY-1002 : len = 29040, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.283108s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (143.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 29024, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 29024
PHY-1001 : End DR Iter 1; 0.006139s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.422121s wall, 1.500000s user + 0.109375s system = 1.609375s CPU (113.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.634289s wall, 1.750000s user + 0.140625s system = 1.890625s CPU (115.7%)

RUN-1004 : used memory is 649 MB, reserved memory is 653 MB, peak memory is 983 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      590   out of  19600    3.01%
#reg                       27   out of  19600    0.14%
#le                       591
  #lut only               564   out of    591   95.43%
  #reg only                 1   out of    591    0.17%
  #lut&reg                 26   out of    591    4.40%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |591   |374    |216    |27     |0      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       321   
    #2         2        39   
    #3         3        46   
    #4         4        14   
    #5        5-10      43   
    #6       11-50      17   
  Average     2.38           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 326
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 505, pip num: 3128
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 437 valid insts, and 13013 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000000000000000000000000" in  1.517504s wall, 5.812500s user + 0.015625s system = 5.828125s CPU (384.1%)

RUN-1004 : used memory is 650 MB, reserved memory is 653 MB, peak memory is 983 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1290, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.391510s wall, 1.375000s user + 0.015625s system = 1.390625s CPU (99.9%)

RUN-1004 : used memory is 682 MB, reserved memory is 686 MB, peak memory is 983 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.220278s wall, 0.843750s user + 0.218750s system = 1.062500s CPU (14.7%)

RUN-1004 : used memory is 695 MB, reserved memory is 701 MB, peak memory is 983 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.974693s wall, 2.359375s user + 0.234375s system = 2.593750s CPU (28.9%)

RUN-1004 : used memory is 649 MB, reserved memory is 655 MB, peak memory is 983 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file lcd_display.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",REGMODE_A="OUTREG",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-5007 WARNING: actual bit length 11 differs from formal bit length 12 for port 'pixel_xpos' in top.v(68)
HDL-5007 WARNING: actual bit length 11 differs from formal bit length 12 for port 'pixel_ypos' in top.v(69)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment clk_50m  LOCATION = R7;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = L7;  "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 13 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 896/301 useful/useless nets, 504/96 useful/useless insts
SYN-1015 : Optimize round 1, 339 better
SYN-1014 : Optimize round 2
SYN-1032 : 895/1 useful/useless nets, 503/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 38 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 7 instances.
SYN-1015 : Optimize round 1, 42 better
SYN-1014 : Optimize round 2
SYN-1032 : 662/8 useful/useless nets, 367/0 useful/useless insts
SYN-1019 : Optimized 96 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 2, 106 better
SYN-1014 : Optimize round 3
SYN-1032 : 466/102 useful/useless nets, 259/6 useful/useless insts
SYN-1019 : Optimized 24 mux instances.
SYN-1015 : Optimize round 3, 35 better
SYN-1014 : Optimize round 4
SYN-1032 : 418/24 useful/useless nets, 233/2 useful/useless insts
SYN-1015 : Optimize round 4, 2 better
SYN-1014 : Optimize round 5
SYN-1015 : Optimize round 5, 0 better
SYN-1032 : 619/1 useful/useless nets, 339/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Gate Statistics
#Basic gates              231
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     18
  #bufif1                   0
  #MX21                   180
  #FADD                     0
  #DFF                     27
  #LATCH                    0
#MACRO_ADD                 44
#MACRO_EQ                   4
#MACRO_MUX                 51

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |204    |27     |49     |
|  u_cam_vga_out |Driver      |9      |24     |14     |
|  u_lcd_display |lcd_display |194    |3      |34     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 21 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 640/1 useful/useless nets, 361/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 640/1 useful/useless nets, 361/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 640/1 useful/useless nets, 361/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1016 : Merged 3 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 8 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1019 : Optimized 72 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1032 : 584/78 useful/useless nets, 471/0 useful/useless insts
SYN-1032 : 988/4 useful/useless nets, 783/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 61 (2.84), #lev = 2 (1.63)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 61 (2.84), #lev = 2 (1.63)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 64341.44 sec
SYN-3001 : Mapper mapped 94 instances into 63 LUTs, name keeping = 88%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 103 (3.42), #lev = 5 (2.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 106 (3.38), #lev = 5 (2.83)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 64341.50 sec
SYN-3001 : Mapper mapped 154 instances into 107 LUTs, name keeping = 94%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

LUT Statistics
#Total_luts               647
  #lut4                   140
  #lut5                    31
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             476

Utilization Statistics
#lut                      647   out of  19600    3.30%
#reg                       27   out of  19600    0.14%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |171    |476    |27     |0      |0      |
|  u_cam_vga_out |Driver      |63     |164    |24     |0      |0      |
|  u_lcd_display |lcd_display |107    |312    |3      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 3 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 236 adder to BLE ...
SYN-4008 : Packed 236 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 16 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (27 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 427 instances
RUN-1001 : 158 luts, 27 seqs, 183 mslices, 33 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 530 nets
RUN-1001 : 367 nets have 2 pins
RUN-1001 : 100 nets have [3 - 5] pins
RUN-1001 : 36 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 425 instances, 158 luts, 27 seqs, 216 slices, 38 macros(216 instances: 183 mslices 33 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 128811
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 425.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2816): len = 74862.7, overlap = 0
PHY-3002 : Step(2817): len = 57714.4, overlap = 0
PHY-3002 : Step(2818): len = 37754.8, overlap = 0
PHY-3002 : Step(2819): len = 28870.7, overlap = 0
PHY-3002 : Step(2820): len = 22428.4, overlap = 0
PHY-3002 : Step(2821): len = 18002.3, overlap = 2.75
PHY-3002 : Step(2822): len = 14863.6, overlap = 4.5
PHY-3002 : Step(2823): len = 13038.3, overlap = 5.4375
PHY-3002 : Step(2824): len = 11611.2, overlap = 4.3125
PHY-3002 : Step(2825): len = 11472.7, overlap = 3.375
PHY-3002 : Step(2826): len = 10198.5, overlap = 6.9375
PHY-3002 : Step(2827): len = 9327.9, overlap = 13.1875
PHY-3002 : Step(2828): len = 9262.6, overlap = 13.1875
PHY-3002 : Step(2829): len = 8311.3, overlap = 15.9375
PHY-3002 : Step(2830): len = 8401.8, overlap = 16.2188
PHY-3002 : Step(2831): len = 8527, overlap = 20.0938
PHY-3002 : Step(2832): len = 8878.4, overlap = 21.5313
PHY-3002 : Step(2833): len = 8675, overlap = 23.9688
PHY-3002 : Step(2834): len = 7712.8, overlap = 24.375
PHY-3002 : Step(2835): len = 7731.4, overlap = 24.6563
PHY-3002 : Step(2836): len = 7731.4, overlap = 24.6563
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000768901
PHY-3002 : Step(2837): len = 7522, overlap = 23.875
PHY-3002 : Step(2838): len = 7125.9, overlap = 23.4375
PHY-3002 : Step(2839): len = 7155.3, overlap = 24.3125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003810s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.75423e-06
PHY-3002 : Step(2840): len = 6982.6, overlap = 46.3125
PHY-3002 : Step(2841): len = 6982.6, overlap = 46.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.50845e-06
PHY-3002 : Step(2842): len = 6993.7, overlap = 46.2188
PHY-3002 : Step(2843): len = 6993.7, overlap = 46.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.10169e-05
PHY-3002 : Step(2844): len = 7563.1, overlap = 37.5
PHY-3002 : Step(2845): len = 7563.1, overlap = 37.5
PHY-3002 : Step(2846): len = 7221.4, overlap = 37.0625
PHY-3002 : Step(2847): len = 7261.1, overlap = 37.0625
PHY-3002 : Step(2848): len = 7483.3, overlap = 36.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.20338e-05
PHY-3002 : Step(2849): len = 7714.3, overlap = 30.7813
PHY-3002 : Step(2850): len = 7823.4, overlap = 26.8438
PHY-3002 : Step(2851): len = 8192.4, overlap = 16.5938
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.18114e-05
PHY-3002 : Step(2852): len = 8950.2, overlap = 39.1875
PHY-3002 : Step(2853): len = 9193.5, overlap = 38.0625
PHY-3002 : Step(2854): len = 9547.4, overlap = 35.2813
PHY-3002 : Step(2855): len = 9690.7, overlap = 34.6875
PHY-3002 : Step(2856): len = 9359.3, overlap = 25.375
PHY-3002 : Step(2857): len = 9289.6, overlap = 24.0313
PHY-3002 : Step(2858): len = 9105.6, overlap = 24.0938
PHY-3002 : Step(2859): len = 9091.2, overlap = 24.0625
PHY-3002 : Step(2860): len = 8902.5, overlap = 25.5938
PHY-3002 : Step(2861): len = 8902.5, overlap = 25.5938
PHY-3002 : Step(2862): len = 8696.5, overlap = 26.8125
PHY-3002 : Step(2863): len = 8696.5, overlap = 26.8125
PHY-3002 : Step(2864): len = 8618.8, overlap = 26.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.36228e-05
PHY-3002 : Step(2865): len = 8711.6, overlap = 26.3438
PHY-3002 : Step(2866): len = 8729.2, overlap = 26.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.72456e-05
PHY-3002 : Step(2867): len = 9085.4, overlap = 25.4688
PHY-3002 : Step(2868): len = 9085.4, overlap = 25.4688
PHY-3002 : Step(2869): len = 9003.3, overlap = 23.5625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000174491
PHY-3002 : Step(2870): len = 9163.8, overlap = 24.0625
PHY-3002 : Step(2871): len = 9163.8, overlap = 24.0625
PHY-3002 : Step(2872): len = 9192, overlap = 24.1563
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000348982
PHY-3002 : Step(2873): len = 9346.3, overlap = 23.7188
PHY-3002 : Step(2874): len = 9365.2, overlap = 23.8125
PHY-3002 : Step(2875): len = 9457.7, overlap = 20.5938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000697965
PHY-3002 : Step(2876): len = 9524.8, overlap = 19.9063
PHY-3002 : Step(2877): len = 9524.8, overlap = 19.9063
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00117729
PHY-3002 : Step(2878): len = 9552, overlap = 16.1563
PHY-3002 : Step(2879): len = 9559.1, overlap = 16.125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 49.16 peak overflow 2.84
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 16856, over cnt = 28(0%), over = 41, worst = 2
PHY-1002 : len = 17160, over cnt = 14(0%), over = 18, worst = 2
PHY-1002 : len = 17296, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 17296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.034189s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (137.1%)

PHY-1001 : Congestion index: top1 = 12.50, top5 = 2.63, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.104303s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (119.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1764, tnet num: 528, tinst num: 425, tnode num: 1856, tedge num: 2730.
TMR-2508 : Levelizing timing graph completed, there are 115 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.142430s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.271293s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (103.7%)

OPT-1001 : End physical optimization;  0.278123s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (112.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 158 LUT to BLE ...
SYN-4008 : Packed 158 LUT and 26 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 132 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 159/401 primitive instances ...
PHY-3001 : End packing;  0.020285s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.0%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 326 instances
RUN-1001 : 183 mslices, 117 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 505 nets
RUN-1001 : 343 nets have 2 pins
RUN-1001 : 99 nets have [3 - 5] pins
RUN-1001 : 37 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 324 instances, 300 slices, 38 macros(216 instances: 183 mslices 33 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 9815, Over = 16.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000160702
PHY-3002 : Step(2880): len = 9494.7, overlap = 16
PHY-3002 : Step(2881): len = 9461.4, overlap = 17.5
PHY-3002 : Step(2882): len = 9402.1, overlap = 19.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000321404
PHY-3002 : Step(2883): len = 9479, overlap = 16.5
PHY-3002 : Step(2884): len = 9479, overlap = 16.5
PHY-3002 : Step(2885): len = 9496.4, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000642809
PHY-3002 : Step(2886): len = 9562.1, overlap = 17.25
PHY-3002 : Step(2887): len = 9562.1, overlap = 17.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.036922s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (169.3%)

PHY-3001 : Trial Legalized: Len = 13386
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2888): len = 10829.2, overlap = 4.25
PHY-3002 : Step(2889): len = 10563.7, overlap = 5.75
PHY-3002 : Step(2890): len = 10551.8, overlap = 5.5
PHY-3002 : Step(2891): len = 10562.3, overlap = 5.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005796s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 12036, Over = 0
PHY-3001 : End spreading;  0.002691s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 12036, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 20896, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 20920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027837s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.3%)

PHY-1001 : Congestion index: top1 = 15.00, top5 = 3.13, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.105548s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (118.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1686, tnet num: 503, tinst num: 324, tnode num: 1751, tedge num: 2639.
TMR-2508 : Levelizing timing graph completed, there are 113 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.149262s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (94.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.285168s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (104.1%)

OPT-1001 : End physical optimization;  0.291849s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (101.7%)

RUN-1003 : finish command "place" in  2.548166s wall, 3.609375s user + 0.953125s system = 4.562500s CPU (179.1%)

RUN-1004 : used memory is 631 MB, reserved memory is 635 MB, peak memory is 983 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      590   out of  19600    3.01%
#reg                       27   out of  19600    0.14%
#le                       591
  #lut only               564   out of    591   95.43%
  #reg only                 1   out of    591    0.17%
  #lut&reg                 26   out of    591    4.40%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |591   |374    |216    |27     |0      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 326 instances
RUN-1001 : 183 mslices, 117 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 505 nets
RUN-1001 : 343 nets have 2 pins
RUN-1001 : 99 nets have [3 - 5] pins
RUN-1001 : 37 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 20896, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 20920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027819s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (224.7%)

PHY-1001 : Congestion index: top1 = 15.00, top5 = 3.13, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.102275s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (122.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.047409s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (164.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 60% nets.
PHY-1002 : len = 29040, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.287137s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (168.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 29024, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 29024
PHY-1001 : End DR Iter 1; 0.006232s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.463087s wall, 1.562500s user + 0.125000s system = 1.687500s CPU (115.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.668805s wall, 1.765625s user + 0.171875s system = 1.937500s CPU (116.1%)

RUN-1004 : used memory is 642 MB, reserved memory is 645 MB, peak memory is 983 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      590   out of  19600    3.01%
#reg                       27   out of  19600    0.14%
#le                       591
  #lut only               564   out of    591   95.43%
  #reg only                 1   out of    591    0.17%
  #lut&reg                 26   out of    591    4.40%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |591   |374    |216    |27     |0      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       321   
    #2         2        39   
    #3         3        46   
    #4         4        14   
    #5        5-10      43   
    #6       11-50      17   
  Average     2.38           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 326
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 505, pip num: 3128
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 437 valid insts, and 13013 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000000000000000000000000" in  1.508110s wall, 5.781250s user + 0.062500s system = 5.843750s CPU (387.5%)

RUN-1004 : used memory is 642 MB, reserved memory is 645 MB, peak memory is 983 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1290, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.349798s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (98.4%)

RUN-1004 : used memory is 692 MB, reserved memory is 696 MB, peak memory is 983 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.364179s wall, 0.953125s user + 0.187500s system = 1.140625s CPU (15.5%)

RUN-1004 : used memory is 700 MB, reserved memory is 705 MB, peak memory is 983 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.062165s wall, 2.390625s user + 0.203125s system = 2.593750s CPU (28.6%)

RUN-1004 : used memory is 657 MB, reserved memory is 662 MB, peak memory is 983 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",REGMODE_A="OUTREG",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-5007 WARNING: actual bit length 11 differs from formal bit length 12 for port 'pixel_xpos' in top.v(68)
HDL-5007 WARNING: actual bit length 11 differs from formal bit length 12 for port 'pixel_ypos' in top.v(69)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment clk_50m  LOCATION = R7;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = L7;  "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 13 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 564/295 useful/useless nets, 317/96 useful/useless insts
SYN-1015 : Optimize round 1, 351 better
SYN-1014 : Optimize round 2
SYN-1032 : 563/1 useful/useless nets, 316/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 38 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 1, 22 better
SYN-1014 : Optimize round 2
SYN-1032 : 335/4 useful/useless nets, 186/0 useful/useless insts
SYN-1019 : Optimized 48 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 53 better
SYN-1014 : Optimize round 3
SYN-1032 : 237/51 useful/useless nets, 132/3 useful/useless insts
SYN-1019 : Optimized 12 mux instances.
SYN-1015 : Optimize round 3, 18 better
SYN-1014 : Optimize round 4
SYN-1032 : 213/12 useful/useless nets, 119/1 useful/useless insts
SYN-1015 : Optimize round 4, 1 better
SYN-1014 : Optimize round 5
SYN-1015 : Optimize round 5, 0 better
SYN-1032 : 418/2 useful/useless nets, 227/2 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Gate Statistics
#Basic gates              134
  #and                      5
  #nand                     0
  #or                       0
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     10
  #bufif1                   0
  #MX21                    92
  #FADD                     0
  #DFF                     27
  #LATCH                    0
#MACRO_ADD                 28
#MACRO_EQ                   3
#MACRO_MUX                 51

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |107    |27     |32     |
|  pll_inst      |clk_vga     |0      |0      |1      |
|  u_cam_vga_out |Driver      |9      |24     |14     |
|  u_lcd_display |lcd_display |97     |3      |17     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 21 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 439/2 useful/useless nets, 249/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 439/1 useful/useless nets, 249/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 439/1 useful/useless nets, 249/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1016 : Merged 3 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 4 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 36 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1032 : 296/39 useful/useless nets, 238/0 useful/useless insts
SYN-1032 : 705/3 useful/useless nets, 551/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 64506.62 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 61 (2.84), #lev = 2 (1.63)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 61 (2.84), #lev = 2 (1.63)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 64506.66 sec
SYN-3001 : Mapper mapped 94 instances into 63 LUTs, name keeping = 88%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 53 (3.58), #lev = 4 (2.42)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 53 (3.38), #lev = 5 (2.81)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 64506.71 sec
SYN-3001 : Mapper mapped 76 instances into 54 LUTs, name keeping = 94%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

LUT Statistics
#Total_luts               438
  #lut4                    96
  #lut5                    22
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             320

Utilization Statistics
#lut                      438   out of  19600    2.23%
#reg                       27   out of  19600    0.14%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |118    |320    |27     |0      |0      |
|  pll_inst      |clk_vga     |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |63     |164    |24     |0      |0      |
|  u_lcd_display |lcd_display |54     |156    |3      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 3 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 118 adder to BLE ...
SYN-4008 : Packed 118 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (27 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 303 instances
RUN-1001 : 105 luts, 27 seqs, 123 mslices, 22 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 371 nets
RUN-1001 : 261 nets have 2 pins
RUN-1001 : 57 nets have [3 - 5] pins
RUN-1001 : 39 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 301 instances, 105 luts, 27 seqs, 145 slices, 25 macros(145 instances: 123 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 94809.2
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 301.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2892): len = 56772.1, overlap = 0
PHY-3002 : Step(2893): len = 44544.1, overlap = 0
PHY-3002 : Step(2894): len = 31958.6, overlap = 0
PHY-3002 : Step(2895): len = 23807.6, overlap = 0
PHY-3002 : Step(2896): len = 19052.9, overlap = 0
PHY-3002 : Step(2897): len = 14053.4, overlap = 0
PHY-3002 : Step(2898): len = 11255.4, overlap = 0
PHY-3002 : Step(2899): len = 10602.2, overlap = 1.25
PHY-3002 : Step(2900): len = 9117.6, overlap = 0
PHY-3002 : Step(2901): len = 8279.6, overlap = 0.25
PHY-3002 : Step(2902): len = 8320.7, overlap = 1
PHY-3002 : Step(2903): len = 7551.8, overlap = 3
PHY-3002 : Step(2904): len = 7182.3, overlap = 2.75
PHY-3002 : Step(2905): len = 7035.7, overlap = 2.5
PHY-3002 : Step(2906): len = 6378.3, overlap = 2.375
PHY-3002 : Step(2907): len = 6408.8, overlap = 2.8125
PHY-3002 : Step(2908): len = 6519.7, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003890s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2909): len = 5877.7, overlap = 18.6563
PHY-3002 : Step(2910): len = 5913.7, overlap = 18.2813
PHY-3002 : Step(2911): len = 5913.7, overlap = 18.2813
PHY-3002 : Step(2912): len = 5736.3, overlap = 18.5938
PHY-3002 : Step(2913): len = 5736.3, overlap = 18.5938
PHY-3002 : Step(2914): len = 5721, overlap = 19.2813
PHY-3002 : Step(2915): len = 5721, overlap = 19.2813
PHY-3002 : Step(2916): len = 5606.1, overlap = 19.375
PHY-3002 : Step(2917): len = 5606.1, overlap = 19.375
PHY-3002 : Step(2918): len = 5584.6, overlap = 22.25
PHY-3002 : Step(2919): len = 5584.6, overlap = 22.25
PHY-3002 : Step(2920): len = 5532.1, overlap = 19.2813
PHY-3002 : Step(2921): len = 5532.1, overlap = 19.2813
PHY-3002 : Step(2922): len = 5505.6, overlap = 22.5938
PHY-3002 : Step(2923): len = 5505.6, overlap = 22.5938
PHY-3002 : Step(2924): len = 5471.5, overlap = 19.7188
PHY-3002 : Step(2925): len = 5471.5, overlap = 19.7188
PHY-3002 : Step(2926): len = 5452.7, overlap = 22.5938
PHY-3002 : Step(2927): len = 5452.7, overlap = 22.5938
PHY-3002 : Step(2928): len = 5399.4, overlap = 22.9375
PHY-3002 : Step(2929): len = 5427.4, overlap = 23.0625
PHY-3002 : Step(2930): len = 5427.4, overlap = 23.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00771804
PHY-3002 : Step(2931): len = 5428.4, overlap = 20.2188
PHY-3002 : Step(2932): len = 5428.4, overlap = 20.2188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.05877e-05
PHY-3002 : Step(2933): len = 6456.1, overlap = 32.8438
PHY-3002 : Step(2934): len = 6456.1, overlap = 32.8438
PHY-3002 : Step(2935): len = 6197.2, overlap = 30.9375
PHY-3002 : Step(2936): len = 6197.2, overlap = 30.9375
PHY-3002 : Step(2937): len = 6301, overlap = 28
PHY-3002 : Step(2938): len = 6301, overlap = 28
PHY-3002 : Step(2939): len = 6267.1, overlap = 25.625
PHY-3002 : Step(2940): len = 6267.1, overlap = 25.625
PHY-3002 : Step(2941): len = 6273.5, overlap = 27.375
PHY-3002 : Step(2942): len = 6273.5, overlap = 27.375
PHY-3002 : Step(2943): len = 6242.8, overlap = 25.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.11755e-05
PHY-3002 : Step(2944): len = 6657.5, overlap = 19.5938
PHY-3002 : Step(2945): len = 6657.5, overlap = 19.5938
PHY-3002 : Step(2946): len = 6533, overlap = 17
PHY-3002 : Step(2947): len = 6533, overlap = 17
PHY-3002 : Step(2948): len = 6528.5, overlap = 17
PHY-3002 : Step(2949): len = 6528.5, overlap = 17
PHY-3002 : Step(2950): len = 6515.3, overlap = 16.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.23509e-05
PHY-3002 : Step(2951): len = 6713.4, overlap = 18.5313
PHY-3002 : Step(2952): len = 6713.4, overlap = 18.5313
PHY-3002 : Step(2953): len = 6605.8, overlap = 18.5313
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.47018e-05
PHY-3002 : Step(2954): len = 6795.9, overlap = 18.7188
PHY-3002 : Step(2955): len = 6842.2, overlap = 18.7813
PHY-3002 : Step(2956): len = 6842.2, overlap = 18.7813
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000169404
PHY-3002 : Step(2957): len = 6916.4, overlap = 17.0938
PHY-3002 : Step(2958): len = 6916.4, overlap = 17.0938
PHY-3002 : Step(2959): len = 6907.5, overlap = 17.1875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000338807
PHY-3002 : Step(2960): len = 6978.8, overlap = 16.8125
PHY-3002 : Step(2961): len = 6978.8, overlap = 16.8125
PHY-3002 : Step(2962): len = 6970.6, overlap = 16.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000677614
PHY-3002 : Step(2963): len = 7025.1, overlap = 16.5313
PHY-3002 : Step(2964): len = 7025.1, overlap = 16.5313
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00135523
PHY-3002 : Step(2965): len = 7124.1, overlap = 16.625
PHY-3002 : Step(2966): len = 7137.5, overlap = 16.625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00271046
PHY-3002 : Step(2967): len = 7137.8, overlap = 16.6563
PHY-3002 : Step(2968): len = 7137.8, overlap = 16.6563
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00542092
PHY-3002 : Step(2969): len = 7147, overlap = 16.5625
PHY-3002 : Step(2970): len = 7147, overlap = 16.5625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00877104
PHY-3002 : Step(2971): len = 7159.1, overlap = 16.5625
PHY-3002 : Step(2972): len = 7169.3, overlap = 16.5625
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0175421
PHY-3002 : Step(2973): len = 7169.3, overlap = 16.5625
PHY-3002 : Step(2974): len = 7169.3, overlap = 16.5625
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.031791
PHY-3002 : Step(2975): len = 7169.3, overlap = 16.5625
PHY-3002 : Step(2976): len = 7169.3, overlap = 16.5625
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0514378
PHY-3002 : Step(2977): len = 7178.1, overlap = 16.5938
PHY-3002 : Step(2978): len = 7178.1, overlap = 16.5938
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 33.50 peak overflow 2.84
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 10536, over cnt = 13(0%), over = 20, worst = 2
PHY-1002 : len = 10512, over cnt = 8(0%), over = 12, worst = 2
PHY-1002 : len = 10704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028583s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (164.0%)

PHY-1001 : Congestion index: top1 = 10.63, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.095598s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (114.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1233, tnet num: 369, tinst num: 301, tnode num: 1325, tedge num: 1902.
TMR-2508 : Levelizing timing graph completed, there are 113 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.108579s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (115.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.221079s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (113.1%)

OPT-1001 : End physical optimization;  0.227042s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (151.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 105 LUT to BLE ...
SYN-4008 : Packed 105 LUT and 26 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 79 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 106/277 primitive instances ...
PHY-3001 : End packing;  0.013850s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (112.8%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 230 instances
RUN-1001 : 123 mslices, 81 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 346 nets
RUN-1001 : 237 nets have 2 pins
RUN-1001 : 56 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 228 instances, 204 slices, 25 macros(145 instances: 123 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 7291.2, Over = 15.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000148477
PHY-3002 : Step(2979): len = 7060.4, overlap = 14.5
PHY-3002 : Step(2980): len = 7060.4, overlap = 14.5
PHY-3002 : Step(2981): len = 6996.6, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000296953
PHY-3002 : Step(2982): len = 7037.7, overlap = 15
PHY-3002 : Step(2983): len = 7037.7, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000593906
PHY-3002 : Step(2984): len = 7075.4, overlap = 14.75
PHY-3002 : Step(2985): len = 7075.4, overlap = 14.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.043938s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (284.5%)

PHY-3001 : Trial Legalized: Len = 9414.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2986): len = 7805.3, overlap = 4.25
PHY-3002 : Step(2987): len = 7745.2, overlap = 5.25
PHY-3002 : Step(2988): len = 7707, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000168945
PHY-3002 : Step(2989): len = 7596.1, overlap = 5.75
PHY-3002 : Step(2990): len = 7591.3, overlap = 6
PHY-3002 : Step(2991): len = 7551.2, overlap = 5.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00033789
PHY-3002 : Step(2992): len = 7545.5, overlap = 5.75
PHY-3002 : Step(2993): len = 7545.5, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006022s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 8558.2, Over = 0
PHY-3001 : End spreading;  0.002760s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 8558.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14000, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 14032, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 14016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027709s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.8%)

PHY-1001 : Congestion index: top1 = 13.13, top5 = 1.88, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.102717s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (121.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1155, tnet num: 344, tinst num: 228, tnode num: 1220, tedge num: 1812.
TMR-2508 : Levelizing timing graph completed, there are 111 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.116899s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (93.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.239599s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (117.4%)

OPT-1001 : End physical optimization;  0.246137s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (114.3%)

RUN-1003 : finish command "place" in  3.103789s wall, 5.078125s user + 1.359375s system = 6.437500s CPU (207.4%)

RUN-1004 : used memory is 657 MB, reserved memory is 661 MB, peak memory is 983 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      395   out of  19600    2.02%
#reg                       27   out of  19600    0.14%
#le                       396
  #lut only               369   out of    396   93.18%
  #reg only                 1   out of    396    0.25%
  #lut&reg                 26   out of    396    6.57%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |396   |250    |145    |27     |0      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 230 instances
RUN-1001 : 123 mslices, 81 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 346 nets
RUN-1001 : 237 nets have 2 pins
RUN-1001 : 56 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14000, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 14032, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 14016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026914s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (232.2%)

PHY-1001 : Congestion index: top1 = 13.13, top5 = 1.88, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.100314s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (124.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.049072s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (95.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 18% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 58% nets.
PHY-1002 : len = 20000, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.225484s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (124.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 20016, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20016
PHY-1001 : End DR Iter 1; 0.005903s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (264.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.368489s wall, 1.390625s user + 0.078125s system = 1.468750s CPU (107.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.567809s wall, 1.609375s user + 0.093750s system = 1.703125s CPU (108.6%)

RUN-1004 : used memory is 658 MB, reserved memory is 661 MB, peak memory is 983 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      395   out of  19600    2.02%
#reg                       27   out of  19600    0.14%
#le                       396
  #lut only               369   out of    396   93.18%
  #reg only                 1   out of    396    0.25%
  #lut&reg                 26   out of    396    6.57%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |396   |250    |145    |27     |0      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       215   
    #2         2        24   
    #3         3        21   
    #4         4        11   
    #5        5-10      42   
    #6       11-50      8    
  Average     2.40           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 230
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 346, pip num: 2106
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 386 valid insts, and 8635 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000000000000000000000000" in  1.207061s wall, 4.765625s user + 0.046875s system = 4.812500s CPU (398.7%)

RUN-1004 : used memory is 658 MB, reserved memory is 661 MB, peak memory is 983 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1290, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.490093s wall, 1.453125s user + 0.078125s system = 1.531250s CPU (102.8%)

RUN-1004 : used memory is 693 MB, reserved memory is 696 MB, peak memory is 983 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.369205s wall, 0.703125s user + 0.218750s system = 0.921875s CPU (12.5%)

RUN-1004 : used memory is 700 MB, reserved memory is 704 MB, peak memory is 983 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.230826s wall, 2.281250s user + 0.359375s system = 2.640625s CPU (28.6%)

RUN-1004 : used memory is 658 MB, reserved memory is 662 MB, peak memory is 983 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file lcd_display.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",REGMODE_A="OUTREG",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-5007 WARNING: actual bit length 11 differs from formal bit length 12 for port 'pixel_xpos' in top.v(68)
HDL-5007 WARNING: actual bit length 11 differs from formal bit length 12 for port 'pixel_ypos' in top.v(69)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment clk_50m  LOCATION = R7;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = L7;  "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 13 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 929/268 useful/useless nets, 516/84 useful/useless insts
SYN-1015 : Optimize round 1, 294 better
SYN-1014 : Optimize round 2
SYN-1032 : 928/1 useful/useless nets, 515/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 7 instances.
SYN-1015 : Optimize round 1, 42 better
SYN-1014 : Optimize round 2
SYN-1032 : 662/8 useful/useless nets, 367/0 useful/useless insts
SYN-1019 : Optimized 96 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 2, 106 better
SYN-1014 : Optimize round 3
SYN-1032 : 466/102 useful/useless nets, 259/6 useful/useless insts
SYN-1019 : Optimized 24 mux instances.
SYN-1015 : Optimize round 3, 35 better
SYN-1014 : Optimize round 4
SYN-1032 : 418/24 useful/useless nets, 233/2 useful/useless insts
SYN-1015 : Optimize round 4, 2 better
SYN-1014 : Optimize round 5
SYN-1015 : Optimize round 5, 0 better
SYN-1032 : 652/1 useful/useless nets, 351/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Gate Statistics
#Basic gates              231
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     18
  #bufif1                   0
  #MX21                   180
  #FADD                     0
  #DFF                     27
  #LATCH                    0
#MACRO_ADD                 45
#MACRO_EQ                   4
#MACRO_MUX                 62

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |204    |27     |50     |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |194    |3      |34     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 21 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 673/1 useful/useless nets, 373/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 673/1 useful/useless nets, 373/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 673/1 useful/useless nets, 373/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 8 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1019 : Optimized 72 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1032 : 584/78 useful/useless nets, 471/0 useful/useless insts
SYN-1032 : 1034/2 useful/useless nets, 806/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 72 (2.71), #lev = 2 (1.69)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 72 (2.71), #lev = 2 (1.69)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 64712.18 sec
SYN-3001 : Mapper mapped 105 instances into 74 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 107 (3.59), #lev = 4 (2.47)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 107 (3.36), #lev = 5 (2.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 64712.24 sec
SYN-3001 : Mapper mapped 154 instances into 108 LUTs, name keeping = 93%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

LUT Statistics
#Total_luts               671
  #lut4                   153
  #lut5                    30
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             488

Utilization Statistics
#lut                      671   out of  19600    3.42%
#reg                       27   out of  19600    0.14%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |183    |488    |27     |0      |0      |
|  u_cam_vga_out |Driver      |74     |176    |24     |0      |0      |
|  u_lcd_display |lcd_display |108    |312    |3      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 3 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 236 adder to BLE ...
SYN-4008 : Packed 236 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 16 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (27 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 442 instances
RUN-1001 : 170 luts, 27 seqs, 183 mslices, 36 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 555 nets
RUN-1001 : 377 nets have 2 pins
RUN-1001 : 109 nets have [3 - 5] pins
RUN-1001 : 52 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 440 instances, 170 luts, 27 seqs, 219 slices, 39 macros(219 instances: 183 mslices 36 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 146868
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 440.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2994): len = 85956.6, overlap = 0
PHY-3002 : Step(2995): len = 67190, overlap = 0
PHY-3002 : Step(2996): len = 43013.7, overlap = 0
PHY-3002 : Step(2997): len = 32932.4, overlap = 0.25
PHY-3002 : Step(2998): len = 26515.6, overlap = 6
PHY-3002 : Step(2999): len = 21126.8, overlap = 15.375
PHY-3002 : Step(3000): len = 17161.2, overlap = 20.4063
PHY-3002 : Step(3001): len = 14131.4, overlap = 25.4375
PHY-3002 : Step(3002): len = 13977.4, overlap = 25.625
PHY-3002 : Step(3003): len = 12524.4, overlap = 30.8438
PHY-3002 : Step(3004): len = 11252, overlap = 31.1875
PHY-3002 : Step(3005): len = 10627.6, overlap = 35.625
PHY-3002 : Step(3006): len = 9670.4, overlap = 41.5313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000274227
PHY-3002 : Step(3007): len = 9444.8, overlap = 27.8125
PHY-3002 : Step(3008): len = 9324.9, overlap = 23.875
PHY-3002 : Step(3009): len = 8760.3, overlap = 20.1875
PHY-3002 : Step(3010): len = 8791.3, overlap = 18.7188
PHY-3002 : Step(3011): len = 7993.6, overlap = 21.0625
PHY-3002 : Step(3012): len = 7895.2, overlap = 17.125
PHY-3002 : Step(3013): len = 7338.1, overlap = 16.5625
PHY-3002 : Step(3014): len = 7338.1, overlap = 16.5625
PHY-3002 : Step(3015): len = 7059.1, overlap = 18
PHY-3002 : Step(3016): len = 7094.3, overlap = 17.9375
PHY-3002 : Step(3017): len = 7180.5, overlap = 20.4688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003885s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.01909e-06
PHY-3002 : Step(3018): len = 6688.2, overlap = 40.0625
PHY-3002 : Step(3019): len = 6688.2, overlap = 40.0625
PHY-3002 : Step(3020): len = 6669.9, overlap = 44.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.03818e-06
PHY-3002 : Step(3021): len = 6804.8, overlap = 43.9688
PHY-3002 : Step(3022): len = 6804.8, overlap = 43.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.07636e-06
PHY-3002 : Step(3023): len = 7299.6, overlap = 41.9063
PHY-3002 : Step(3024): len = 7299.6, overlap = 41.9063
PHY-3002 : Step(3025): len = 7069.1, overlap = 41.9688
PHY-3002 : Step(3026): len = 7069.1, overlap = 41.9688
PHY-3002 : Step(3027): len = 7084.2, overlap = 41.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.61527e-05
PHY-3002 : Step(3028): len = 7652.4, overlap = 38.125
PHY-3002 : Step(3029): len = 7734.1, overlap = 38.3125
PHY-3002 : Step(3030): len = 7938.1, overlap = 37.1563
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.42148e-05
PHY-3002 : Step(3031): len = 9122.2, overlap = 50.2188
PHY-3002 : Step(3032): len = 9224.8, overlap = 50.2188
PHY-3002 : Step(3033): len = 9118.6, overlap = 40.0313
PHY-3002 : Step(3034): len = 9274.1, overlap = 37.25
PHY-3002 : Step(3035): len = 9518.9, overlap = 30.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.84295e-05
PHY-3002 : Step(3036): len = 9532.1, overlap = 27.1563
PHY-3002 : Step(3037): len = 9666.8, overlap = 27.0938
PHY-3002 : Step(3038): len = 9873.8, overlap = 25.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.68591e-05
PHY-3002 : Step(3039): len = 10159.6, overlap = 23.3125
PHY-3002 : Step(3040): len = 10349.5, overlap = 22.0938
PHY-3002 : Step(3041): len = 10588.2, overlap = 18.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000113718
PHY-3002 : Step(3042): len = 10662.6, overlap = 17.5625
PHY-3002 : Step(3043): len = 10694.9, overlap = 17.6563
PHY-3002 : Step(3044): len = 10700.3, overlap = 16.375
PHY-3002 : Step(3045): len = 10698.4, overlap = 15.9375
PHY-3002 : Step(3046): len = 10566.9, overlap = 17.0313
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 42.31 peak overflow 3.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 15584, over cnt = 23(0%), over = 28, worst = 2
PHY-1002 : len = 15752, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 15800, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 15872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.034314s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (136.6%)

PHY-1001 : Congestion index: top1 = 13.13, top5 = 2.50, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.107815s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (130.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1826, tnet num: 553, tinst num: 440, tnode num: 1918, tedge num: 2838.
TMR-2508 : Levelizing timing graph completed, there are 115 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.161889s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (115.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.294923s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (116.6%)

OPT-1001 : End physical optimization;  0.301325s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (114.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 170 LUT to BLE ...
SYN-4008 : Packed 170 LUT and 26 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 144 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 171/416 primitive instances ...
PHY-3001 : End packing;  0.021410s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (218.9%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 335 instances
RUN-1001 : 183 mslices, 126 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 530 nets
RUN-1001 : 353 nets have 2 pins
RUN-1001 : 108 nets have [3 - 5] pins
RUN-1001 : 53 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 333 instances, 309 slices, 39 macros(219 instances: 183 mslices 36 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 10810, Over = 20
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.16921e-05
PHY-3002 : Step(3047): len = 10184.1, overlap = 19.25
PHY-3002 : Step(3048): len = 10184.1, overlap = 19.25
PHY-3002 : Step(3049): len = 10074.8, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.33841e-05
PHY-3002 : Step(3050): len = 10368.3, overlap = 17.75
PHY-3002 : Step(3051): len = 10368.3, overlap = 17.75
PHY-3002 : Step(3052): len = 10295.4, overlap = 16.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.059903s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (156.5%)

PHY-3001 : Trial Legalized: Len = 13975
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3053): len = 11394.7, overlap = 5
PHY-3002 : Step(3054): len = 11267.3, overlap = 7
PHY-3002 : Step(3055): len = 11221.1, overlap = 7
PHY-3002 : Step(3056): len = 11120.3, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00350622
PHY-3002 : Step(3057): len = 11103.6, overlap = 7.25
PHY-3002 : Step(3058): len = 11095.9, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006151s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (254.0%)

PHY-3001 : Legalized: Len = 12501, Over = 0
PHY-3001 : End spreading;  0.002652s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 12501, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 20360, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 20368, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 20400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030361s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (154.4%)

PHY-1001 : Congestion index: top1 = 16.25, top5 = 3.13, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.109797s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (128.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1747, tnet num: 528, tinst num: 333, tnode num: 1811, tedge num: 2745.
TMR-2508 : Levelizing timing graph completed, there are 113 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.161032s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.325452s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (105.6%)

OPT-1001 : End physical optimization;  0.333294s wall, 0.328125s user + 0.062500s system = 0.390625s CPU (117.2%)

RUN-1003 : finish command "place" in  2.426546s wall, 3.203125s user + 0.781250s system = 3.984375s CPU (164.2%)

RUN-1004 : used memory is 624 MB, reserved memory is 627 MB, peak memory is 983 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      608   out of  19600    3.10%
#reg                       27   out of  19600    0.14%
#le                       609
  #lut only               582   out of    609   95.57%
  #reg only                 1   out of    609    0.16%
  #lut&reg                 26   out of    609    4.27%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |609   |389    |219    |27     |0      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 335 instances
RUN-1001 : 183 mslices, 126 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 530 nets
RUN-1001 : 353 nets have 2 pins
RUN-1001 : 108 nets have [3 - 5] pins
RUN-1001 : 53 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 20360, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 20368, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 20400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030348s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (154.5%)

PHY-1001 : Congestion index: top1 = 16.25, top5 = 3.13, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.103422s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (136.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.056700s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (137.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 61% nets.
PHY-1002 : len = 26336, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.255283s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (146.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 26336, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 26336
PHY-1001 : End DR Iter 1; 0.007974s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (391.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.406819s wall, 1.515625s user + 0.078125s system = 1.593750s CPU (113.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.614729s wall, 1.765625s user + 0.109375s system = 1.875000s CPU (116.1%)

RUN-1004 : used memory is 629 MB, reserved memory is 630 MB, peak memory is 983 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      608   out of  19600    3.10%
#reg                       27   out of  19600    0.14%
#le                       609
  #lut only               582   out of    609   95.57%
  #reg only                 1   out of    609    0.16%
  #lut&reg                 26   out of    609    4.27%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |609   |389    |219    |27     |0      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       331   
    #2         2        46   
    #3         3        41   
    #4         4        21   
    #5        5-10      57   
    #6       11-50      9    
  Average     2.33           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 335
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 530, pip num: 3140
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 427 valid insts, and 13236 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000000000000000000000000" in  1.653902s wall, 5.906250s user + 0.000000s system = 5.906250s CPU (357.1%)

RUN-1004 : used memory is 629 MB, reserved memory is 630 MB, peak memory is 983 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1290, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.395956s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (100.7%)

RUN-1004 : used memory is 679 MB, reserved memory is 681 MB, peak memory is 983 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.442959s wall, 0.687500s user + 0.359375s system = 1.046875s CPU (14.1%)

RUN-1004 : used memory is 686 MB, reserved memory is 690 MB, peak memory is 983 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.201757s wall, 2.250000s user + 0.359375s system = 2.609375s CPU (28.4%)

RUN-1004 : used memory is 638 MB, reserved memory is 641 MB, peak memory is 983 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file lcd_display.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",REGMODE_A="OUTREG",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-5007 WARNING: actual bit length 11 differs from formal bit length 12 for port 'pixel_xpos' in top.v(68)
HDL-5007 WARNING: actual bit length 11 differs from formal bit length 12 for port 'pixel_ypos' in top.v(69)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment clk_50m  LOCATION = R7;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = L7;  "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 13 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 937/286 useful/useless nets, 520/84 useful/useless insts
SYN-1015 : Optimize round 1, 294 better
SYN-1014 : Optimize round 2
SYN-1032 : 936/1 useful/useless nets, 519/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 62 better
SYN-1014 : Optimize round 2
SYN-1032 : 662/12 useful/useless nets, 363/0 useful/useless insts
SYN-1019 : Optimized 144 mux instances.
SYN-1016 : Merged 7 instances.
SYN-1015 : Optimize round 2, 158 better
SYN-1014 : Optimize round 3
SYN-1032 : 370/150 useful/useless nets, 203/6 useful/useless insts
SYN-1019 : Optimized 24 mux instances.
SYN-1015 : Optimize round 3, 35 better
SYN-1014 : Optimize round 4
SYN-1032 : 322/24 useful/useless nets, 177/2 useful/useless insts
SYN-1015 : Optimize round 4, 2 better
SYN-1014 : Optimize round 5
SYN-1015 : Optimize round 5, 0 better
SYN-1032 : 556/1 useful/useless nets, 295/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Gate Statistics
#Basic gates              183
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                   136
  #FADD                     0
  #DFF                     27
  #LATCH                    0
#MACRO_ADD                 37
#MACRO_EQ                   4
#MACRO_MUX                 62

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |156    |27     |42     |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |146    |3      |26     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 21 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 577/1 useful/useless nets, 317/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 577/1 useful/useless nets, 317/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 577/1 useful/useless nets, 317/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1019 : Optimized 66 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 414/72 useful/useless nets, 335/0 useful/useless insts
SYN-1032 : 864/2 useful/useless nets, 670/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 72 (2.71), #lev = 2 (1.69)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 72 (2.71), #lev = 2 (1.69)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 65197.53 sec
SYN-3001 : Mapper mapped 105 instances into 74 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (3.61), #lev = 3 (1.95)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (3.33), #lev = 4 (2.44)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 65197.59 sec
SYN-3001 : Mapper mapped 116 instances into 71 LUTs, name keeping = 88%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

LUT Statistics
#Total_luts               536
  #lut4                   124
  #lut5                    22
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             390

Utilization Statistics
#lut                      536   out of  19600    2.73%
#reg                       27   out of  19600    0.14%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |146    |390    |27     |0      |0      |
|  u_cam_vga_out |Driver      |74     |176    |24     |0      |0      |
|  u_lcd_display |lcd_display |71     |214    |3      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 3 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 180 adder to BLE ...
SYN-4008 : Packed 180 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 16 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (27 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 365 instances
RUN-1001 : 133 luts, 27 seqs, 155 mslices, 24 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 444 nets
RUN-1001 : 312 nets have 2 pins
RUN-1001 : 67 nets have [3 - 5] pins
RUN-1001 : 54 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 363 instances, 133 luts, 27 seqs, 179 slices, 31 macros(179 instances: 155 mslices 24 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 103574
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 363.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3059): len = 63232.5, overlap = 0
PHY-3002 : Step(3060): len = 49319.6, overlap = 0
PHY-3002 : Step(3061): len = 33479.5, overlap = 0
PHY-3002 : Step(3062): len = 24859.7, overlap = 0
PHY-3002 : Step(3063): len = 18865.8, overlap = 1
PHY-3002 : Step(3064): len = 16097.8, overlap = 0
PHY-3002 : Step(3065): len = 13565.9, overlap = 2.75
PHY-3002 : Step(3066): len = 12017.4, overlap = 2
PHY-3002 : Step(3067): len = 12020.7, overlap = 2.5
PHY-3002 : Step(3068): len = 11243.7, overlap = 5.1875
PHY-3002 : Step(3069): len = 10069.7, overlap = 5.875
PHY-3002 : Step(3070): len = 10217.6, overlap = 5.9375
PHY-3002 : Step(3071): len = 9799.7, overlap = 7.9375
PHY-3002 : Step(3072): len = 9870.5, overlap = 8.0625
PHY-3002 : Step(3073): len = 9795.1, overlap = 8.1875
PHY-3002 : Step(3074): len = 8754.6, overlap = 7.75
PHY-3002 : Step(3075): len = 8895.9, overlap = 9.1875
PHY-3002 : Step(3076): len = 8737, overlap = 14.3125
PHY-3002 : Step(3077): len = 8408.3, overlap = 21.1563
PHY-3002 : Step(3078): len = 7345.4, overlap = 30.2188
PHY-3002 : Step(3079): len = 6523.4, overlap = 26.125
PHY-3002 : Step(3080): len = 6607.8, overlap = 24.5625
PHY-3002 : Step(3081): len = 6461.8, overlap = 22.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.5612e-05
PHY-3002 : Step(3082): len = 6326.4, overlap = 29.5
PHY-3002 : Step(3083): len = 6278.9, overlap = 30.375
PHY-3002 : Step(3084): len = 5953.1, overlap = 28.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000171224
PHY-3002 : Step(3085): len = 6010.3, overlap = 30.8125
PHY-3002 : Step(3086): len = 6006.4, overlap = 30.8125
PHY-3002 : Step(3087): len = 5778.7, overlap = 31.5313
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000342448
PHY-3002 : Step(3088): len = 5774.4, overlap = 31.9688
PHY-3002 : Step(3089): len = 5774.4, overlap = 31.9688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000684896
PHY-3002 : Step(3090): len = 5747.2, overlap = 31.9688
PHY-3002 : Step(3091): len = 5747.2, overlap = 31.9688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003858s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.52183e-07
PHY-3002 : Step(3092): len = 5669.1, overlap = 46.4375
PHY-3002 : Step(3093): len = 5669.1, overlap = 46.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.90437e-06
PHY-3002 : Step(3094): len = 5520, overlap = 46.4688
PHY-3002 : Step(3095): len = 5520, overlap = 46.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.80873e-06
PHY-3002 : Step(3096): len = 5687.4, overlap = 46.7188
PHY-3002 : Step(3097): len = 5687.4, overlap = 46.7188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.61746e-06
PHY-3002 : Step(3098): len = 6237.1, overlap = 46.5938
PHY-3002 : Step(3099): len = 6237.1, overlap = 46.5938
PHY-3002 : Step(3100): len = 6048.5, overlap = 47.7188
PHY-3002 : Step(3101): len = 6048.5, overlap = 47.7188
PHY-3002 : Step(3102): len = 6230.2, overlap = 33.2813
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.84117e-06
PHY-3002 : Step(3103): len = 6756.2, overlap = 45.1875
PHY-3002 : Step(3104): len = 6841.8, overlap = 44.0938
PHY-3002 : Step(3105): len = 7268.1, overlap = 49.5625
PHY-3002 : Step(3106): len = 6830.4, overlap = 51.8438
PHY-3002 : Step(3107): len = 6830.4, overlap = 51.8438
PHY-3002 : Step(3108): len = 6591.6, overlap = 49.9063
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.16823e-05
PHY-3002 : Step(3109): len = 6954, overlap = 48.7188
PHY-3002 : Step(3110): len = 6954, overlap = 48.7188
PHY-3002 : Step(3111): len = 6857.8, overlap = 48.2188
PHY-3002 : Step(3112): len = 6857.8, overlap = 48.2188
PHY-3002 : Step(3113): len = 6979.1, overlap = 45.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.33647e-05
PHY-3002 : Step(3114): len = 7836.4, overlap = 32.625
PHY-3002 : Step(3115): len = 7836.4, overlap = 32.625
PHY-3002 : Step(3116): len = 7785.2, overlap = 32.875
PHY-3002 : Step(3117): len = 7785.2, overlap = 32.875
PHY-3002 : Step(3118): len = 7879.2, overlap = 29.75
PHY-3002 : Step(3119): len = 7879.2, overlap = 29.75
PHY-3002 : Step(3120): len = 7832.8, overlap = 26.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.67294e-05
PHY-3002 : Step(3121): len = 8332.6, overlap = 21.4688
PHY-3002 : Step(3122): len = 8332.6, overlap = 21.4688
PHY-3002 : Step(3123): len = 8156.7, overlap = 20.5625
PHY-3002 : Step(3124): len = 8156.7, overlap = 20.5625
PHY-3002 : Step(3125): len = 8249.4, overlap = 20.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.34587e-05
PHY-3002 : Step(3126): len = 8464.9, overlap = 16.3125
PHY-3002 : Step(3127): len = 8464.9, overlap = 16.3125
PHY-3002 : Step(3128): len = 8356.9, overlap = 18.5625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 40.75 peak overflow 3.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 12112, over cnt = 23(0%), over = 35, worst = 2
PHY-1002 : len = 12280, over cnt = 11(0%), over = 16, worst = 2
PHY-1002 : len = 12304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030397s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.8%)

PHY-1001 : Congestion index: top1 = 11.88, top5 = 1.88, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.099071s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (110.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1470, tnet num: 442, tinst num: 363, tnode num: 1562, tedge num: 2264.
TMR-2508 : Levelizing timing graph completed, there are 89 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.113571s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (123.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.233242s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (113.9%)

OPT-1001 : End physical optimization;  0.240002s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (110.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 133 LUT to BLE ...
SYN-4008 : Packed 133 LUT and 26 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 107 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 134/339 primitive instances ...
PHY-3001 : End packing;  0.017381s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.9%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 277 instances
RUN-1001 : 155 mslices, 96 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 419 nets
RUN-1001 : 288 nets have 2 pins
RUN-1001 : 66 nets have [3 - 5] pins
RUN-1001 : 55 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 275 instances, 251 slices, 31 macros(179 instances: 155 mslices 24 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 8576.8, Over = 18
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.7721e-05
PHY-3002 : Step(3129): len = 8135.2, overlap = 17.75
PHY-3002 : Step(3130): len = 8099.8, overlap = 17.75
PHY-3002 : Step(3131): len = 7976.7, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.54419e-05
PHY-3002 : Step(3132): len = 8254, overlap = 16.5
PHY-3002 : Step(3133): len = 8344.8, overlap = 17.25
PHY-3002 : Step(3134): len = 8421, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000190884
PHY-3002 : Step(3135): len = 8439.4, overlap = 16.5
PHY-3002 : Step(3136): len = 8439.4, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.036334s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (172.0%)

PHY-3001 : Trial Legalized: Len = 11518.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3137): len = 9784.3, overlap = 4
PHY-3002 : Step(3138): len = 9725.4, overlap = 4
PHY-3002 : Step(3139): len = 9676.7, overlap = 5
PHY-3002 : Step(3140): len = 9467.3, overlap = 5.5
PHY-3002 : Step(3141): len = 9467.3, overlap = 5.5
PHY-3002 : Step(3142): len = 9459.8, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.1038e-05
PHY-3002 : Step(3143): len = 9462.2, overlap = 5.25
PHY-3002 : Step(3144): len = 9462.2, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005988s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 10430.8, Over = 0
PHY-3001 : End spreading;  0.002653s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 10430.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 16096, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 16184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026014s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.1%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 2.50, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.101843s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (107.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1391, tnet num: 417, tinst num: 275, tnode num: 1455, tedge num: 2172.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.123198s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (114.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.250118s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (112.4%)

OPT-1001 : End physical optimization;  0.256262s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (109.8%)

RUN-1003 : finish command "place" in  2.675241s wall, 3.687500s user + 1.375000s system = 5.062500s CPU (189.2%)

RUN-1004 : used memory is 622 MB, reserved memory is 624 MB, peak memory is 983 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      491   out of  19600    2.51%
#reg                       27   out of  19600    0.14%
#le                       492
  #lut only               465   out of    492   94.51%
  #reg only                 1   out of    492    0.20%
  #lut&reg                 26   out of    492    5.28%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |492   |312    |179    |27     |0      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 277 instances
RUN-1001 : 155 mslices, 96 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 419 nets
RUN-1001 : 288 nets have 2 pins
RUN-1001 : 66 nets have [3 - 5] pins
RUN-1001 : 55 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 16096, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 16184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024670s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (63.3%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 2.50, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.098341s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (111.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.048080s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 16% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 58% nets.
PHY-1002 : len = 23888, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.241164s wall, 0.343750s user + 0.046875s system = 0.390625s CPU (162.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 23880, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 23880
PHY-1001 : End DR Iter 1; 0.004915s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.402260s wall, 1.406250s user + 0.140625s system = 1.546875s CPU (110.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.604467s wall, 1.625000s user + 0.171875s system = 1.796875s CPU (112.0%)

RUN-1004 : used memory is 623 MB, reserved memory is 625 MB, peak memory is 983 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      491   out of  19600    2.51%
#reg                       27   out of  19600    0.14%
#le                       492
  #lut only               465   out of    492   94.51%
  #reg only                 1   out of    492    0.20%
  #lut&reg                 26   out of    492    5.28%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |492   |312    |179    |27     |0      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       266   
    #2         2        28   
    #3         3        25   
    #4         4        13   
    #5        5-10      55   
    #6       11-50      7    
  Average     2.37           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 277
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 419, pip num: 2546
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 392 valid insts, and 10479 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000000000000000000000000" in  1.462812s wall, 5.000000s user + 0.046875s system = 5.046875s CPU (345.0%)

RUN-1004 : used memory is 624 MB, reserved memory is 625 MB, peak memory is 983 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1290, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.498938s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (100.1%)

RUN-1004 : used memory is 674 MB, reserved memory is 676 MB, peak memory is 983 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.372911s wall, 0.531250s user + 0.171875s system = 0.703125s CPU (9.5%)

RUN-1004 : used memory is 682 MB, reserved memory is 685 MB, peak memory is 983 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.254050s wall, 2.171875s user + 0.171875s system = 2.343750s CPU (25.3%)

RUN-1004 : used memory is 638 MB, reserved memory is 640 MB, peak memory is 983 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",REGMODE_A="OUTREG",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-5007 WARNING: actual bit length 11 differs from formal bit length 12 for port 'pixel_xpos' in top.v(68)
HDL-5007 WARNING: actual bit length 11 differs from formal bit length 12 for port 'pixel_ypos' in top.v(69)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment clk_50m  LOCATION = R7;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = L7;  "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 13 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 937/286 useful/useless nets, 520/84 useful/useless insts
SYN-1015 : Optimize round 1, 294 better
SYN-1014 : Optimize round 2
SYN-1032 : 936/1 useful/useless nets, 519/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 62 better
SYN-1014 : Optimize round 2
SYN-1032 : 662/12 useful/useless nets, 363/0 useful/useless insts
SYN-1019 : Optimized 144 mux instances.
SYN-1016 : Merged 7 instances.
SYN-1015 : Optimize round 2, 158 better
SYN-1014 : Optimize round 3
SYN-1032 : 370/150 useful/useless nets, 203/6 useful/useless insts
SYN-1019 : Optimized 24 mux instances.
SYN-1015 : Optimize round 3, 35 better
SYN-1014 : Optimize round 4
SYN-1032 : 322/24 useful/useless nets, 177/2 useful/useless insts
SYN-1015 : Optimize round 4, 2 better
SYN-1014 : Optimize round 5
SYN-1015 : Optimize round 5, 0 better
SYN-1032 : 556/1 useful/useless nets, 295/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Gate Statistics
#Basic gates              183
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                   136
  #FADD                     0
  #DFF                     27
  #LATCH                    0
#MACRO_ADD                 37
#MACRO_EQ                   4
#MACRO_MUX                 62

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |156    |27     |42     |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |146    |3      |26     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 21 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 577/1 useful/useless nets, 317/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 577/1 useful/useless nets, 317/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 577/1 useful/useless nets, 317/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1019 : Optimized 66 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 414/72 useful/useless nets, 335/0 useful/useless insts
SYN-1032 : 864/2 useful/useless nets, 670/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 72 (2.71), #lev = 2 (1.69)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 72 (2.71), #lev = 2 (1.69)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 65271.26 sec
SYN-3001 : Mapper mapped 105 instances into 74 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (3.61), #lev = 3 (1.95)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (3.33), #lev = 4 (2.44)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 65271.31 sec
SYN-3001 : Mapper mapped 116 instances into 71 LUTs, name keeping = 88%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

LUT Statistics
#Total_luts               536
  #lut4                   124
  #lut5                    22
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             390

Utilization Statistics
#lut                      536   out of  19600    2.73%
#reg                       27   out of  19600    0.14%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |146    |390    |27     |0      |0      |
|  u_cam_vga_out |Driver      |74     |176    |24     |0      |0      |
|  u_lcd_display |lcd_display |71     |214    |3      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 3 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 180 adder to BLE ...
SYN-4008 : Packed 180 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 16 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (27 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 365 instances
RUN-1001 : 133 luts, 27 seqs, 155 mslices, 24 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 444 nets
RUN-1001 : 312 nets have 2 pins
RUN-1001 : 67 nets have [3 - 5] pins
RUN-1001 : 54 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 363 instances, 133 luts, 27 seqs, 179 slices, 31 macros(179 instances: 155 mslices 24 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 103574
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 363.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3145): len = 63232.5, overlap = 0
PHY-3002 : Step(3146): len = 49319.6, overlap = 0
PHY-3002 : Step(3147): len = 33479.5, overlap = 0
PHY-3002 : Step(3148): len = 24859.7, overlap = 0
PHY-3002 : Step(3149): len = 18865.8, overlap = 1
PHY-3002 : Step(3150): len = 16097.8, overlap = 0
PHY-3002 : Step(3151): len = 13565.9, overlap = 2.75
PHY-3002 : Step(3152): len = 12017.4, overlap = 2
PHY-3002 : Step(3153): len = 12020.7, overlap = 2.5
PHY-3002 : Step(3154): len = 11243.7, overlap = 5.1875
PHY-3002 : Step(3155): len = 10069.7, overlap = 5.875
PHY-3002 : Step(3156): len = 10217.6, overlap = 5.9375
PHY-3002 : Step(3157): len = 9799.7, overlap = 7.9375
PHY-3002 : Step(3158): len = 9870.5, overlap = 8.0625
PHY-3002 : Step(3159): len = 9795.1, overlap = 8.1875
PHY-3002 : Step(3160): len = 8754.6, overlap = 7.75
PHY-3002 : Step(3161): len = 8895.9, overlap = 9.1875
PHY-3002 : Step(3162): len = 8737, overlap = 14.3125
PHY-3002 : Step(3163): len = 8408.3, overlap = 21.1563
PHY-3002 : Step(3164): len = 7345.4, overlap = 30.2188
PHY-3002 : Step(3165): len = 6523.4, overlap = 26.125
PHY-3002 : Step(3166): len = 6607.8, overlap = 24.5625
PHY-3002 : Step(3167): len = 6461.8, overlap = 22.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.5612e-05
PHY-3002 : Step(3168): len = 6326.4, overlap = 29.5
PHY-3002 : Step(3169): len = 6278.9, overlap = 30.375
PHY-3002 : Step(3170): len = 5953.1, overlap = 28.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000171224
PHY-3002 : Step(3171): len = 6010.3, overlap = 30.8125
PHY-3002 : Step(3172): len = 6006.4, overlap = 30.8125
PHY-3002 : Step(3173): len = 5778.7, overlap = 31.5313
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000342448
PHY-3002 : Step(3174): len = 5774.4, overlap = 31.9688
PHY-3002 : Step(3175): len = 5774.4, overlap = 31.9688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000684896
PHY-3002 : Step(3176): len = 5747.2, overlap = 31.9688
PHY-3002 : Step(3177): len = 5747.2, overlap = 31.9688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003805s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.52183e-07
PHY-3002 : Step(3178): len = 5669.1, overlap = 46.4375
PHY-3002 : Step(3179): len = 5669.1, overlap = 46.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.90437e-06
PHY-3002 : Step(3180): len = 5520, overlap = 46.4688
PHY-3002 : Step(3181): len = 5520, overlap = 46.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.80873e-06
PHY-3002 : Step(3182): len = 5687.4, overlap = 46.7188
PHY-3002 : Step(3183): len = 5687.4, overlap = 46.7188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.61746e-06
PHY-3002 : Step(3184): len = 6237.1, overlap = 46.5938
PHY-3002 : Step(3185): len = 6237.1, overlap = 46.5938
PHY-3002 : Step(3186): len = 6048.5, overlap = 47.7188
PHY-3002 : Step(3187): len = 6048.5, overlap = 47.7188
PHY-3002 : Step(3188): len = 6230.2, overlap = 33.2813
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.84117e-06
PHY-3002 : Step(3189): len = 6756.2, overlap = 45.1875
PHY-3002 : Step(3190): len = 6841.8, overlap = 44.0938
PHY-3002 : Step(3191): len = 7268.1, overlap = 49.5625
PHY-3002 : Step(3192): len = 6830.4, overlap = 51.8438
PHY-3002 : Step(3193): len = 6830.4, overlap = 51.8438
PHY-3002 : Step(3194): len = 6591.6, overlap = 49.9063
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.16823e-05
PHY-3002 : Step(3195): len = 6954, overlap = 48.7188
PHY-3002 : Step(3196): len = 6954, overlap = 48.7188
PHY-3002 : Step(3197): len = 6857.8, overlap = 48.2188
PHY-3002 : Step(3198): len = 6857.8, overlap = 48.2188
PHY-3002 : Step(3199): len = 6979.1, overlap = 45.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.33647e-05
PHY-3002 : Step(3200): len = 7836.4, overlap = 32.625
PHY-3002 : Step(3201): len = 7836.4, overlap = 32.625
PHY-3002 : Step(3202): len = 7785.2, overlap = 32.875
PHY-3002 : Step(3203): len = 7785.2, overlap = 32.875
PHY-3002 : Step(3204): len = 7879.2, overlap = 29.75
PHY-3002 : Step(3205): len = 7879.2, overlap = 29.75
PHY-3002 : Step(3206): len = 7832.8, overlap = 26.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.67294e-05
PHY-3002 : Step(3207): len = 8332.6, overlap = 21.4688
PHY-3002 : Step(3208): len = 8332.6, overlap = 21.4688
PHY-3002 : Step(3209): len = 8156.7, overlap = 20.5625
PHY-3002 : Step(3210): len = 8156.7, overlap = 20.5625
PHY-3002 : Step(3211): len = 8249.4, overlap = 20.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.34587e-05
PHY-3002 : Step(3212): len = 8464.9, overlap = 16.3125
PHY-3002 : Step(3213): len = 8464.9, overlap = 16.3125
PHY-3002 : Step(3214): len = 8356.9, overlap = 18.5625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 40.75 peak overflow 3.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 12112, over cnt = 23(0%), over = 35, worst = 2
PHY-1002 : len = 12280, over cnt = 11(0%), over = 16, worst = 2
PHY-1002 : len = 12304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028610s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.2%)

PHY-1001 : Congestion index: top1 = 11.88, top5 = 1.88, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.095536s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (98.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1470, tnet num: 442, tinst num: 363, tnode num: 1562, tedge num: 2264.
TMR-2508 : Levelizing timing graph completed, there are 89 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.123914s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (126.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.242061s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (109.7%)

OPT-1001 : End physical optimization;  0.248230s wall, 0.265625s user + 0.093750s system = 0.359375s CPU (144.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 133 LUT to BLE ...
SYN-4008 : Packed 133 LUT and 26 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 107 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 134/339 primitive instances ...
PHY-3001 : End packing;  0.017004s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.9%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 277 instances
RUN-1001 : 155 mslices, 96 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 419 nets
RUN-1001 : 288 nets have 2 pins
RUN-1001 : 66 nets have [3 - 5] pins
RUN-1001 : 55 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 275 instances, 251 slices, 31 macros(179 instances: 155 mslices 24 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 8576.8, Over = 18
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.7721e-05
PHY-3002 : Step(3215): len = 8135.2, overlap = 17.75
PHY-3002 : Step(3216): len = 8099.8, overlap = 17.75
PHY-3002 : Step(3217): len = 7976.7, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.54419e-05
PHY-3002 : Step(3218): len = 8254, overlap = 16.5
PHY-3002 : Step(3219): len = 8344.8, overlap = 17.25
PHY-3002 : Step(3220): len = 8421, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000190884
PHY-3002 : Step(3221): len = 8439.4, overlap = 16.5
PHY-3002 : Step(3222): len = 8439.4, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035678s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (175.2%)

PHY-3001 : Trial Legalized: Len = 11518.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3223): len = 9784.3, overlap = 4
PHY-3002 : Step(3224): len = 9725.4, overlap = 4
PHY-3002 : Step(3225): len = 9676.7, overlap = 5
PHY-3002 : Step(3226): len = 9467.3, overlap = 5.5
PHY-3002 : Step(3227): len = 9467.3, overlap = 5.5
PHY-3002 : Step(3228): len = 9459.8, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.1038e-05
PHY-3002 : Step(3229): len = 9462.2, overlap = 5.25
PHY-3002 : Step(3230): len = 9462.2, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005892s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 10430.8, Over = 0
PHY-3001 : End spreading;  0.002796s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (558.8%)

PHY-3001 : Final: Len = 10430.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 16096, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 16184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025935s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.2%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 2.50, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.100783s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (108.5%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1391, tnet num: 417, tinst num: 275, tnode num: 1455, tedge num: 2172.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.122219s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (115.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.247634s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (113.6%)

OPT-1001 : End physical optimization;  0.254089s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (110.7%)

RUN-1003 : finish command "place" in  2.699172s wall, 3.281250s user + 1.546875s system = 4.828125s CPU (178.9%)

RUN-1004 : used memory is 638 MB, reserved memory is 640 MB, peak memory is 983 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      491   out of  19600    2.51%
#reg                       27   out of  19600    0.14%
#le                       492
  #lut only               465   out of    492   94.51%
  #reg only                 1   out of    492    0.20%
  #lut&reg                 26   out of    492    5.28%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |492   |312    |179    |27     |0      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 277 instances
RUN-1001 : 155 mslices, 96 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 419 nets
RUN-1001 : 288 nets have 2 pins
RUN-1001 : 66 nets have [3 - 5] pins
RUN-1001 : 55 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 16096, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 16184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026055s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (179.9%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 2.50, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.097010s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (128.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.048223s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 16% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 58% nets.
PHY-1002 : len = 23888, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.244546s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (185.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 23880, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 23880
PHY-1001 : End DR Iter 1; 0.004936s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.339517s wall, 1.515625s user + 0.062500s system = 1.578125s CPU (117.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.538531s wall, 1.734375s user + 0.109375s system = 1.843750s CPU (119.8%)

RUN-1004 : used memory is 639 MB, reserved memory is 640 MB, peak memory is 983 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        21
  #input                    2
  #output                  19
  #inout                    0

Utilization Statistics
#lut                      491   out of  19600    2.51%
#reg                       27   out of  19600    0.14%
#le                       492
  #lut only               465   out of    492   94.51%
  #reg only                 1   out of    492    0.20%
  #lut&reg                 26   out of    492    5.28%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   clk_50m       INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    rst_n        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  VGA_B[4]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  VGA_B[3]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  VGA_B[2]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  VGA_B[1]      OUTPUT         M5        LVCMOS33           8            NONE       NONE    
  VGA_B[0]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  VGA_G[5]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  VGA_G[4]      OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  VGA_G[3]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  VGA_G[2]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
  VGA_G[1]      OUTPUT         H2        LVCMOS33           8            NONE       NONE    
  VGA_G[0]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  VGA_R[4]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
  VGA_R[3]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
  VGA_R[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  VGA_R[1]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  VGA_R[0]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   vga_clk      OUTPUT         L7        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  vga_vsync     OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |492   |312    |179    |27     |0      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       266   
    #2         2        28   
    #3         3        25   
    #4         4        13   
    #5        5-10      55   
    #6       11-50      7    
  Average     2.37           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 277
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 419, pip num: 2548
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 392 valid insts, and 10483 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000000000000000000000000" in  1.529752s wall, 5.343750s user + 0.062500s system = 5.406250s CPU (353.4%)

RUN-1004 : used memory is 640 MB, reserved memory is 640 MB, peak memory is 983 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1290, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.486457s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (99.9%)

RUN-1004 : used memory is 672 MB, reserved memory is 674 MB, peak memory is 983 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.339394s wall, 0.515625s user + 0.328125s system = 0.843750s CPU (11.5%)

RUN-1004 : used memory is 679 MB, reserved memory is 683 MB, peak memory is 983 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.208028s wall, 2.125000s user + 0.375000s system = 2.500000s CPU (27.2%)

RUN-1004 : used memory is 636 MB, reserved memory is 638 MB, peak memory is 983 MB
GUI-1001 : Download success!
