// Seed: 161199711
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign module_1.id_12 = 0;
  wire id_3;
endmodule
module module_0 #(
    parameter id_12 = 32'd76
) (
    id_1,
    access,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    module_1,
    id_13
);
  output wire id_13;
  inout wire _id_12;
  input wire id_11;
  input wire id_10;
  inout supply0 id_9;
  input logic [7:0] id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_9 = ~id_10;
  assign id_9 = -1;
  always @(id_10);
  assign id_12 = id_8[id_12];
  module_0 modCall_1 (
      id_11,
      id_4
  );
  logic [1 'b0 : 1] id_14;
endmodule
