{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631083174569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631083174569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep  8 00:39:34 2021 " "Processing started: Wed Sep  8 00:39:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631083174569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631083174569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema1 -c Problema1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema1 -c Problema1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631083174569 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1631083174967 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631083174967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_1 " "Found entity 1: sumador_1" {  } { { "sumador_1.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/sumador_1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631083188996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631083188996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_n " "Found entity 1: sumador_n" {  } { { "sumador_n.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/sumador_n.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631083188997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631083188997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_n_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_n_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_n_tb " "Found entity 1: sumador_n_tb" {  } { { "sumador_n_tb.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/sumador_n_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631083188997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631083188997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_1 " "Found entity 1: restador_1" {  } { { "restador_1.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/restador_1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631083188998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631083188998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_n " "Found entity 1: restador_n" {  } { { "restador_n.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/restador_n.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631083188998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631083188998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_n_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_n_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_n_tb " "Found entity 1: restador_n_tb" {  } { { "restador_n_tb.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/restador_n_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631083188999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631083188999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/shift_right.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631083189000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631083189000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shigt_right_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shigt_right_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shigt_right_tb " "Found entity 1: shigt_right_tb" {  } { { "shigt_right_tb.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/shigt_right_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631083189001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631083189001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/shift_left.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631083189001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631083189001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shigt_left_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shigt_left_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shigt_left_tb " "Found entity 1: shigt_left_tb" {  } { { "shigt_left_tb.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/shigt_left_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631083189002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631083189002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N ALU.sv(23) " "Verilog HDL Declaration information at ALU.sv(23): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALU.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631083189003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631083189003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631083189003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N ALU_tb.sv(5) " "Verilog HDL Declaration information at ALU_tb.sv(5): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALU_tb.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_tb.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631083189004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631083189004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631083189004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment7_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment7_deco " "Found entity 1: segment7_deco" {  } { { "segment7_deco.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/segment7_deco.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631083189005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631083189005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/bin2bcd.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631083189006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631083189006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_FPGA.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU_FPGA.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_FPGA " "Found entity 1: ALU_FPGA" {  } { { "ALU_FPGA.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631083189007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631083189007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compuerta_and_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file compuerta_and_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_module " "Found entity 1: and_module" {  } { { "compuerta_and_1.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/compuerta_and_1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631083189008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631083189008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compuerta_or_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file compuerta_or_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_module " "Found entity 1: or_module" {  } { { "compuerta_or_1.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/compuerta_or_1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631083189009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631083189009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compuerta_xor_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file compuerta_xor_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_module " "Found entity 1: xor_module" {  } { { "compuerta_xor_1.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/compuerta_xor_1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631083189010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631083189010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compuerta_and_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file compuerta_and_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_n_module " "Found entity 1: and_n_module" {  } { { "compuerta_and_n.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/compuerta_and_n.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631083189011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631083189011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N ALU_FPGA_tb.sv(5) " "Verilog HDL Declaration information at ALU_FPGA_tb.sv(5): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALU_FPGA_tb.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA_tb.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631083189012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_FPGA_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU_FPGA_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_FPGA_tb " "Found entity 1: ALU_FPGA_tb" {  } { { "ALU_FPGA_tb.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631083189012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631083189012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/compuerta_or_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/compuerta_or_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_n_module " "Found entity 1: or_n_module" {  } { { "output_files/compuerta_or_n.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/output_files/compuerta_or_n.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631083189014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631083189014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/compuerta_xor_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/compuerta_xor_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_n_module " "Found entity 1: xor_n_module" {  } { { "output_files/compuerta_xor_n.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/output_files/compuerta_xor_n.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631083189015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631083189015 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r ALU_FPGA.sv(66) " "Verilog HDL Implicit Net warning at ALU_FPGA.sv(66): created implicit net for \"r\"" {  } { { "ALU_FPGA.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631083189015 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_FPGA " "Elaborating entity \"ALU_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631083189080 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r ALU_FPGA.sv(66) " "Verilog HDL or VHDL warning at ALU_FPGA.sv(66): object \"r\" assigned a value but never read" {  } { { "ALU_FPGA.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631083189081 "|ALU_FPGA"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "resOr ALU_FPGA.sv(40) " "Verilog HDL warning at ALU_FPGA.sv(40): object resOr used but never assigned" {  } { { "ALU_FPGA.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 40 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1631083189081 "|ALU_FPGA"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "resXor ALU_FPGA.sv(40) " "Verilog HDL warning at ALU_FPGA.sv(40): object resXor used but never assigned" {  } { { "ALU_FPGA.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 40 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1631083189081 "|ALU_FPGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "N_ ALU_FPGA.sv(42) " "Verilog HDL or VHDL warning at ALU_FPGA.sv(42): object \"N_\" assigned a value but never read" {  } { { "ALU_FPGA.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631083189082 "|ALU_FPGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z_ ALU_FPGA.sv(42) " "Verilog HDL or VHDL warning at ALU_FPGA.sv(42): object \"Z_\" assigned a value but never read" {  } { { "ALU_FPGA.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631083189082 "|ALU_FPGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C_ ALU_FPGA.sv(42) " "Verilog HDL or VHDL warning at ALU_FPGA.sv(42): object \"C_\" assigned a value but never read" {  } { { "ALU_FPGA.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631083189082 "|ALU_FPGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "V_ ALU_FPGA.sv(42) " "Verilog HDL or VHDL warning at ALU_FPGA.sv(42): object \"V_\" assigned a value but never read" {  } { { "ALU_FPGA.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631083189082 "|ALU_FPGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 ALU_FPGA.sv(66) " "Verilog HDL assignment warning at ALU_FPGA.sv(66): truncated value with size 4 to match size of target (1)" {  } { { "ALU_FPGA.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631083189084 "|ALU_FPGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "res ALU_FPGA.sv(81) " "Verilog HDL Always Construct warning at ALU_FPGA.sv(81): variable \"res\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_FPGA.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631083189084 "|ALU_FPGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resSuma ALU_FPGA.sv(89) " "Verilog HDL Always Construct warning at ALU_FPGA.sv(89): variable \"resSuma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_FPGA.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631083189084 "|ALU_FPGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "N ALU_FPGA.sv(94) " "Verilog HDL Always Construct warning at ALU_FPGA.sv(94): variable \"N\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_FPGA.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631083189084 "|ALU_FPGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resResta ALU_FPGA.sv(95) " "Verilog HDL Always Construct warning at ALU_FPGA.sv(95): variable \"resResta\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_FPGA.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631083189084 "|ALU_FPGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ALU_FPGA.sv(95) " "Verilog HDL assignment warning at ALU_FPGA.sv(95): truncated value with size 32 to match size of target (4)" {  } { { "ALU_FPGA.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631083189085 "|ALU_FPGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resResta ALU_FPGA.sv(98) " "Verilog HDL Always Construct warning at ALU_FPGA.sv(98): variable \"resResta\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_FPGA.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631083189085 "|ALU_FPGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resRight ALU_FPGA.sv(105) " "Verilog HDL Always Construct warning at ALU_FPGA.sv(105): variable \"resRight\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_FPGA.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631083189085 "|ALU_FPGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resLeft ALU_FPGA.sv(111) " "Verilog HDL Always Construct warning at ALU_FPGA.sv(111): variable \"resLeft\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_FPGA.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631083189085 "|ALU_FPGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resAnd ALU_FPGA.sv(117) " "Verilog HDL Always Construct warning at ALU_FPGA.sv(117): variable \"resAnd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_FPGA.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631083189085 "|ALU_FPGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resOr ALU_FPGA.sv(123) " "Verilog HDL Always Construct warning at ALU_FPGA.sv(123): variable \"resOr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_FPGA.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631083189086 "|ALU_FPGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resXor ALU_FPGA.sv(129) " "Verilog HDL Always Construct warning at ALU_FPGA.sv(129): variable \"resXor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_FPGA.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631083189086 "|ALU_FPGA"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU_FPGA.sv(87) " "Verilog HDL Case Statement warning at ALU_FPGA.sv(87): incomplete case statement has no default case item" {  } { { "ALU_FPGA.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 87 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1631083189086 "|ALU_FPGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res ALU_FPGA.sv(80) " "Verilog HDL Always Construct warning at ALU_FPGA.sv(80): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_FPGA.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1631083189086 "|ALU_FPGA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "resOr 0 ALU_FPGA.sv(40) " "Net \"resOr\" at ALU_FPGA.sv(40) has no driver or initial value, using a default initial value '0'" {  } { { "ALU_FPGA.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1631083189087 "|ALU_FPGA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "resXor 0 ALU_FPGA.sv(40) " "Net \"resXor\" at ALU_FPGA.sv(40) has no driver or initial value, using a default initial value '0'" {  } { { "ALU_FPGA.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1631083189087 "|ALU_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Z ALU_FPGA.sv(36) " "Output port \"Z\" at ALU_FPGA.sv(36) has no driver" {  } { { "ALU_FPGA.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1631083189087 "|ALU_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "V ALU_FPGA.sv(36) " "Output port \"V\" at ALU_FPGA.sv(36) has no driver" {  } { { "ALU_FPGA.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1631083189087 "|ALU_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] ALU_FPGA.sv(80) " "Inferred latch for \"res\[0\]\" at ALU_FPGA.sv(80)" {  } { { "ALU_FPGA.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631083189088 "|ALU_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] ALU_FPGA.sv(80) " "Inferred latch for \"res\[1\]\" at ALU_FPGA.sv(80)" {  } { { "ALU_FPGA.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631083189088 "|ALU_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] ALU_FPGA.sv(80) " "Inferred latch for \"res\[2\]\" at ALU_FPGA.sv(80)" {  } { { "ALU_FPGA.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631083189088 "|ALU_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] ALU_FPGA.sv(80) " "Inferred latch for \"res\[3\]\" at ALU_FPGA.sv(80)" {  } { { "ALU_FPGA.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631083189088 "|ALU_FPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_n sumador_n:suma " "Elaborating entity \"sumador_n\" for hierarchy \"sumador_n:suma\"" {  } { { "ALU_FPGA.sv" "suma" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631083189097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_1 sumador_n:suma\|sumador_1:a_for\[0\].sum " "Elaborating entity \"sumador_1\" for hierarchy \"sumador_n:suma\|sumador_1:a_for\[0\].sum\"" {  } { { "sumador_n.sv" "a_for\[0\].sum" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/sumador_n.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631083189098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_n restador_n:resta " "Elaborating entity \"restador_n\" for hierarchy \"restador_n:resta\"" {  } { { "ALU_FPGA.sv" "resta" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631083189101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_1 restador_n:resta\|restador_1:a_for\[0\].res " "Elaborating entity \"restador_1\" for hierarchy \"restador_n:resta\|restador_1:a_for\[0\].res\"" {  } { { "restador_n.sv" "a_for\[0\].res" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/restador_n.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631083189102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right shift_right:derecha " "Elaborating entity \"shift_right\" for hierarchy \"shift_right:derecha\"" {  } { { "ALU_FPGA.sv" "derecha" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631083189104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left shift_left:izquierda " "Elaborating entity \"shift_left\" for hierarchy \"shift_left:izquierda\"" {  } { { "ALU_FPGA.sv" "izquierda" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631083189105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_n_module and_n_module:andModule " "Elaborating entity \"and_n_module\" for hierarchy \"and_n_module:andModule\"" {  } { { "ALU_FPGA.sv" "andModule" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631083189105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_module and_n_module:andModule\|and_module:a_for\[0\].myAnd " "Elaborating entity \"and_module\" for hierarchy \"and_n_module:andModule\|and_module:a_for\[0\].myAnd\"" {  } { { "compuerta_and_n.sv" "a_for\[0\].myAnd" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/compuerta_and_n.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631083189106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_n_module or_n_module:orModule " "Elaborating entity \"or_n_module\" for hierarchy \"or_n_module:orModule\"" {  } { { "ALU_FPGA.sv" "orModule" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631083189108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_module or_n_module:orModule\|or_module:a_for\[0\].myOr " "Elaborating entity \"or_module\" for hierarchy \"or_n_module:orModule\|or_module:a_for\[0\].myOr\"" {  } { { "output_files/compuerta_or_n.sv" "a_for\[0\].myOr" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/output_files/compuerta_or_n.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631083189113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_n_module xor_n_module:xorModule " "Elaborating entity \"xor_n_module\" for hierarchy \"xor_n_module:xorModule\"" {  } { { "ALU_FPGA.sv" "xorModule" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631083189117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_module xor_n_module:xorModule\|xor_module:a_for\[0\].myOr " "Elaborating entity \"xor_module\" for hierarchy \"xor_n_module:xorModule\|xor_module:a_for\[0\].myOr\"" {  } { { "output_files/compuerta_xor_n.sv" "a_for\[0\].myOr" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/output_files/compuerta_xor_n.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631083189121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:bcd_deco " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:bcd_deco\"" {  } { { "ALU_FPGA.sv" "bcd_deco" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631083189125 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.sv(21) " "Verilog HDL assignment warning at bin2bcd.sv(21): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/bin2bcd.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631083189126 "|ALU_FPGA|bin2bcd:bcd_deco"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.sv(27) " "Verilog HDL assignment warning at bin2bcd.sv(27): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/bin2bcd.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631083189126 "|ALU_FPGA|bin2bcd:bcd_deco"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.sv(29) " "Verilog HDL assignment warning at bin2bcd.sv(29): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/bin2bcd.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631083189126 "|ALU_FPGA|bin2bcd:bcd_deco"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_deco segment7_deco:seg1 " "Elaborating entity \"segment7_deco\" for hierarchy \"segment7_deco:seg1\"" {  } { { "ALU_FPGA.sv" "seg1" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631083189127 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "resAnd\[3\] Mux0 " "Net \"resAnd\[3\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "and_n_module:andModule\|s\[3\] " "Net is fed by \"and_n_module:andModule\|s\[3\]\"" {  } { { "compuerta_and_n.sv" "s\[3\]" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/compuerta_and_n.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1631083189209 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "or_n_module:orModule\|s\[3\] " "Net is fed by \"or_n_module:orModule\|s\[3\]\"" {  } { { "output_files/compuerta_or_n.sv" "s\[3\]" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/output_files/compuerta_or_n.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1631083189209 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "xor_n_module:xorModule\|s\[3\] " "Net is fed by \"xor_n_module:xorModule\|s\[3\]\"" {  } { { "output_files/compuerta_xor_n.sv" "s\[3\]" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/output_files/compuerta_xor_n.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1631083189209 ""}  } { { "ALU_FPGA.sv" "resAnd\[3\]" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 40 -1 0 } } { "ALU_FPGA.sv" "Mux0" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 87 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1631083189209 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "resAnd\[2\] Mux2 " "Net \"resAnd\[2\]\", which fans out to \"Mux2\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "and_n_module:andModule\|s\[2\] " "Net is fed by \"and_n_module:andModule\|s\[2\]\"" {  } { { "compuerta_and_n.sv" "s\[2\]" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/compuerta_and_n.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1631083189209 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "or_n_module:orModule\|s\[2\] " "Net is fed by \"or_n_module:orModule\|s\[2\]\"" {  } { { "output_files/compuerta_or_n.sv" "s\[2\]" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/output_files/compuerta_or_n.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1631083189209 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "xor_n_module:xorModule\|s\[2\] " "Net is fed by \"xor_n_module:xorModule\|s\[2\]\"" {  } { { "output_files/compuerta_xor_n.sv" "s\[2\]" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/output_files/compuerta_xor_n.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1631083189209 ""}  } { { "ALU_FPGA.sv" "resAnd\[2\]" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 40 -1 0 } } { "ALU_FPGA.sv" "Mux2" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 87 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1631083189209 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "resAnd\[1\] Mux3 " "Net \"resAnd\[1\]\", which fans out to \"Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "and_n_module:andModule\|s\[1\] " "Net is fed by \"and_n_module:andModule\|s\[1\]\"" {  } { { "compuerta_and_n.sv" "s\[1\]" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/compuerta_and_n.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1631083189209 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "or_n_module:orModule\|s\[1\] " "Net is fed by \"or_n_module:orModule\|s\[1\]\"" {  } { { "output_files/compuerta_or_n.sv" "s\[1\]" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/output_files/compuerta_or_n.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1631083189209 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "xor_n_module:xorModule\|s\[1\] " "Net is fed by \"xor_n_module:xorModule\|s\[1\]\"" {  } { { "output_files/compuerta_xor_n.sv" "s\[1\]" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/output_files/compuerta_xor_n.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1631083189209 ""}  } { { "ALU_FPGA.sv" "resAnd\[1\]" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 40 -1 0 } } { "ALU_FPGA.sv" "Mux3" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 87 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1631083189209 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "resAnd\[0\] Mux4 " "Net \"resAnd\[0\]\", which fans out to \"Mux4\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "and_n_module:andModule\|s\[0\] " "Net is fed by \"and_n_module:andModule\|s\[0\]\"" {  } { { "compuerta_and_n.sv" "s\[0\]" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/compuerta_and_n.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1631083189209 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "or_n_module:orModule\|s\[0\] " "Net is fed by \"or_n_module:orModule\|s\[0\]\"" {  } { { "output_files/compuerta_or_n.sv" "s\[0\]" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/output_files/compuerta_or_n.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1631083189209 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "xor_n_module:xorModule\|s\[0\] " "Net is fed by \"xor_n_module:xorModule\|s\[0\]\"" {  } { { "output_files/compuerta_xor_n.sv" "s\[0\]" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/output_files/compuerta_xor_n.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1631083189209 ""}  } { { "ALU_FPGA.sv" "resAnd\[0\]" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 40 -1 0 } } { "ALU_FPGA.sv" "Mux4" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 87 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1631083189209 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1631083189210 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/output_files/Problema1.map.smsg " "Generated suppressed messages file /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/output_files/Problema1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631083189234 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 31 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "409 " "Peak virtual memory: 409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631083189290 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep  8 00:39:49 2021 " "Processing ended: Wed Sep  8 00:39:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631083189290 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631083189290 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631083189290 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631083189290 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 31 s " "Quartus Prime Full Compilation was unsuccessful. 18 errors, 31 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631083189449 ""}
