set a(0-5264) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(14,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-5253 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-24 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-5801 {}}} SUCCS {{66 0 0 0-5267 {}} {258 0 0 0-5254 {}} {256 0 0 0-5801 {}}} CYCLES {}}
set a(0-5265) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(15,32) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-5253 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-25 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-5798 {}}} SUCCS {{66 0 0 0-5267 {}} {130 0 0 0-5254 {}} {256 0 0 0-5798 {}}} CYCLES {}}
set a(0-5266) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-5253 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-26 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{130 0 0 0-5254 {}}} CYCLES {}}
set a(0-5267) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_in_wait(12) QUANTITY 1 NAME io_read(run) TYPE {SYNC IN} DELAY {0.00 ns} PAR 0-5253 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-27 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{66 0 0 0-5265 {}} {66 0 0 0-5264 {}}} SUCCS {{66 0 0 0-5792 {}} {66 0 0 0-5795 {}} {66 0 0 0-5798 {}} {66 0 0 0-5801 {}} {66 0 0 0-5804 {}}} CYCLES {}}
set a(0-5268) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-5253 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-28 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-5269 {}} {130 0 0 0-5254 {}}} CYCLES {}}
set a(0-5269) {AREA_SCORE {} NAME sel TYPE SELECT PAR 0-5253 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-29 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-5268 {}}} SUCCS {{131 0 0 0-5270 {}} {130 0 0 0-5254 {}} {130 0 0 0-5788 {}} {130 0 0 0-5789 {}} {146 0 0 0-5790 {}}} CYCLES {}}
set a(0-5270) {AREA_SCORE {} NAME STAGE_LOOP:i:asn(STAGE_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5253 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-30 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-5269 {}} {772 0 0 0-5254 {}}} SUCCS {{259 0 0 0-5254 {}}} CYCLES {}}
set a(0-5271) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-5254 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-31 LOC {0 1.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999} PREDS {{774 0 0 0-5787 {}}} SUCCS {{259 0 0 0-5272 {}} {130 0 0 0-5255 {}} {256 0 0 0-5787 {}}} CYCLES {}}
set a(0-5272) {AREA_SCORE 9.60 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,11) QUANTITY 1 NAME STAGE_LOOP:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-5254 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-32 LOC {1 0.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9999998749999999 1 0.9999998749999999} PREDS {{259 0 0 0-5271 {}}} SUCCS {{258 0 0 0-5255 {}}} CYCLES {}}
set a(0-5273) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(10:3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5254 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-33 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-5255 {}}} SUCCS {{258 0 0 0-5255 {}}} CYCLES {}}
set a(0-5274) {AREA_SCORE {} NAME COMP_LOOP:asn(exit:COMP_LOOP.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5254 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-34 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-5255 {}}} SUCCS {{259 0 0 0-5255 {}}} CYCLES {}}
set a(0-5275) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-35 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-5778 {}}} SUCCS {{259 0 0 0-5276 {}} {256 0 0 0-5778 {}}} CYCLES {}}
set a(0-5276) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-36 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-5275 {}}} SUCCS {{128 0 0 0-5288 {}} {64 0 0 0-5256 {}}} CYCLES {}}
set a(0-5277) {AREA_SCORE {} NAME STAGE_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-37 LOC {0 1.0 1 0.01519775 1 0.01519775 1 0.01519775 1 0.01519775} PREDS {} SUCCS {{259 0 0 0-5278 {}} {130 0 0 0-5256 {}}} CYCLES {}}
set a(0-5278) {AREA_SCORE {} NAME COMP_LOOP-1:STAGE_LOOP:i:not#1 TYPE NOT PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-38 LOC {0 1.0 1 0.01519775 1 0.01519775 1 0.01519775} PREDS {{259 0 0 0-5277 {}}} SUCCS {{259 0 0 0-5279 {}} {130 0 0 0-5256 {}}} CYCLES {}}
set a(0-5279) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,4,0,4) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:acc TYPE ACCU DELAY {0.95 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-39 LOC {1 0.0 1 0.01519775 1 0.01519775 1 0.133322625 1 0.133322625} PREDS {{259 0 0 0-5278 {}}} SUCCS {{259 0 0 0-5280 {}} {130 0 0 0-5256 {}} {258 0 0 0-5345 {}} {258 0 0 0-5404 {}} {258 0 0 0-5529 {}}} CYCLES {}}
set a(0-5280) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-40 LOC {1 0.118125 1 0.13332275 1 0.13332275 1 0.202072625 1 0.202072625} PREDS {{259 0 0 0-5279 {}}} SUCCS {{258 0 0 0-5283 {}} {130 0 0 0-5256 {}}} CYCLES {}}
set a(0-5281) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-41 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20207275} PREDS {{774 0 0 0-5770 {}}} SUCCS {{259 0 0 0-5282 {}} {130 0 0 0-5256 {}} {256 0 0 0-5770 {}}} CYCLES {}}
set a(0-5282) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0) TYPE READSLICE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-42 LOC {0 1.0 1 0.0 1 0.0 1 0.20207275} PREDS {{259 0 0 0-5281 {}}} SUCCS {{259 0 0 0-5283 {}} {130 0 0 0-5256 {}}} CYCLES {}}
set a(0-5283) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(8,0,8,0,8) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:mul TYPE MUL DELAY {3.63 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-43 LOC {1 0.18687499999999999 1 0.20207275 1 0.20207275 1 0.6562499445000001 1 0.6562499445000001} PREDS {{259 0 0 0-5282 {}} {258 0 0 0-5280 {}}} SUCCS {{259 0 0 0-5284 {}} {258 0 0 0-5286 {}} {130 0 0 0-5256 {}}} CYCLES {}}
set a(0-5284) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc TYPE CONCATENATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-44 LOC {1 0.6410523 1 0.6562500499999999 1 0.6562500499999999 1 0.6562500499999999} PREDS {{259 0 0 0-5283 {}}} SUCCS {{259 0 2.250 0-5285 {}} {130 0 0 0-5256 {}}} CYCLES {}}
set a(0-5285) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-45 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-5284 {}}} SUCCS {{258 0 0 0-5256 {}}} CYCLES {}}
set a(0-5286) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc TYPE CONCATENATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-46 LOC {1 0.6410523 1 0.6562500499999999 1 0.6562500499999999 1 0.6562500499999999} PREDS {{258 0 0 0-5283 {}}} SUCCS {{259 0 2.250 0-5287 {}} {130 0 0 0-5256 {}}} CYCLES {}}
set a(0-5287) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-47 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-5286 {}}} SUCCS {{258 0 0 0-5256 {}}} CYCLES {}}
set a(0-5288) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-48 LOC {0 1.0 2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{128 0 0 0-5276 {}} {772 0 0 0-5256 {}}} SUCCS {{259 0 0 0-5256 {}}} CYCLES {}}
set a(0-5289) {AREA_SCORE {} NAME VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-49 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.53250005} PREDS {{774 0 0 0-5334 {}}} SUCCS {{259 0 0 0-5290 {}} {130 0 0 0-5333 {}} {256 0 0 0-5334 {}}} CYCLES {}}
set a(0-5290) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#1)(9-3) TYPE READSLICE PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-50 LOC {0 1.0 1 0.0 1 0.0 1 0.53250005} PREDS {{259 0 0 0-5289 {}}} SUCCS {{258 0 0 0-5293 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5291) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-51 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.53250005} PREDS {} SUCCS {{259 0 0 0-5292 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5292) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#1 TYPE READSLICE PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-52 LOC {0 1.0 1 0.0 1 0.0 1 0.53250005} PREDS {{259 0 0 0-5291 {}}} SUCCS {{259 0 0 0-5293 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5293) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(7,0,7,0,7) QUANTITY 1 NAME VEC_LOOP:acc TYPE ACCU DELAY {0.99 ns} PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-53 LOC {1 0.0 1 0.53250005 1 0.53250005 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-5292 {}} {258 0 0 0-5290 {}}} SUCCS {{258 0 0 0-5296 {}} {258 0 0 0-5314 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5294) {AREA_SCORE {} NAME VEC_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-54 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{774 0 0 0-5334 {}}} SUCCS {{259 0 0 0-5295 {}} {130 0 0 0-5333 {}} {256 0 0 0-5334 {}}} CYCLES {}}
set a(0-5295) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#1)(2-0)#1 TYPE READSLICE PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-55 LOC {0 1.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{259 0 0 0-5294 {}}} SUCCS {{259 0 0 0-5296 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5296) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-56 LOC {1 0.12375 1 0.6562500499999999 1 0.6562500499999999 1 0.6562500499999999} PREDS {{259 0 0 0-5295 {}} {258 0 0 0-5293 {}}} SUCCS {{259 0 2.250 0-5297 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5297) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-57 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-5296 {}} {774 0 2.250 0-5328 {}} {774 0 2.250 0-5315 {}}} SUCCS {{258 0 0 0-5307 {}} {256 0 0 0-5315 {}} {258 0 0 0-5317 {}} {256 0 0 0-5328 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5298) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-58 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.39750005} PREDS {} SUCCS {{259 0 0 0-5299 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5299) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#2 TYPE READSLICE PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-59 LOC {0 1.0 1 0.0 1 0.0 1 0.39750005} PREDS {{259 0 0 0-5298 {}}} SUCCS {{259 0 0 0-5300 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5300) {AREA_SCORE {} NAME VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-60 LOC {0 1.0 1 0.39750005 1 0.39750005 1 0.39750005} PREDS {{259 0 0 0-5299 {}}} SUCCS {{258 0 0 0-5302 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5301) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-61 LOC {0 1.0 1 0.39750005 1 0.39750005 1 0.39750005} PREDS {} SUCCS {{259 0 0 0-5302 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5302) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#14 TYPE ACCU DELAY {1.03 ns} PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-62 LOC {1 0.0 1 0.39750005 1 0.39750005 1 0.526874925 1 0.526874925} PREDS {{259 0 0 0-5301 {}} {258 0 0 0-5300 {}}} SUCCS {{258 0 0 0-5305 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5303) {AREA_SCORE {} NAME VEC_LOOP:j:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-63 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {{774 0 0 0-5334 {}}} SUCCS {{259 0 0 0-5304 {}} {130 0 0 0-5333 {}} {256 0 0 0-5334 {}}} CYCLES {}}
set a(0-5304) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-64 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-5303 {}}} SUCCS {{259 0 0 0-5305 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5305) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-65 LOC {1 0.129375 1 0.52687505 1 0.52687505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-5304 {}} {258 0 0 0-5302 {}}} SUCCS {{259 0 2.250 0-5306 {}} {258 0 2.250 0-5328 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5306) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-66 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-5305 {}} {774 0 2.250 0-5328 {}} {774 0 2.250 0-5315 {}}} SUCCS {{259 0 0 0-5307 {}} {256 0 0 0-5315 {}} {258 0 0 0-5316 {}} {256 0 0 0-5328 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5307) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-67 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-5306 {}} {258 0 0 0-5297 {}}} SUCCS {{259 0 0 0-5308 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5308) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.base TYPE {C-CORE PORT} PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-68 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-5307 {}} {128 0 0 0-5310 {}}} SUCCS {{258 0 0 0-5310 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5309) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.m TYPE {C-CORE PORT} PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-69 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-5310 {}}} SUCCS {{259 0 0 0-5310 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5310) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_4e8eb5d29cd6616994f3ae99c3f0659b60c5() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-70 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-5309 {}} {258 0 0 0-5308 {}}} SUCCS {{128 0 0 0-5308 {}} {128 0 0 0-5309 {}} {259 0 0 0-5311 {}}} CYCLES {}}
set a(0-5311) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.return TYPE {C-CORE PORT} PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-71 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-5310 {}}} SUCCS {{258 0 2.250 0-5315 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5312) {AREA_SCORE {} NAME VEC_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-72 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{774 0 0 0-5334 {}}} SUCCS {{259 0 0 0-5313 {}} {130 0 0 0-5333 {}} {256 0 0 0-5334 {}}} CYCLES {}}
set a(0-5313) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#1)(2-0) TYPE READSLICE PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-73 LOC {0 1.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{259 0 0 0-5312 {}}} SUCCS {{259 0 0 0-5314 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5314) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-74 LOC {1 0.12375 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-5313 {}} {258 0 0 0-5293 {}}} SUCCS {{259 0 2.250 0-5315 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5315) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-75 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-5315 {}} {259 0 2.250 0-5314 {}} {258 0 2.250 0-5311 {}} {256 0 0 0-5306 {}} {256 0 0 0-5297 {}} {774 0 0 0-5328 {}}} SUCCS {{774 0 2.250 0-5297 {}} {774 0 2.250 0-5306 {}} {774 0 0 0-5315 {}} {258 0 0 0-5328 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5316) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-76 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-5306 {}}} SUCCS {{259 0 0 0-5317 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5317) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-77 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-5316 {}} {258 0 0 0-5297 {}}} SUCCS {{259 0 0 0-5318 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5318) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.base TYPE {C-CORE PORT} PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-78 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-5317 {}} {128 0 0 0-5320 {}}} SUCCS {{258 0 0 0-5320 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5319) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.m TYPE {C-CORE PORT} PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-79 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-5320 {}}} SUCCS {{259 0 0 0-5320 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5320) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_b34d1fc81f426503f0338916345b2acd634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-80 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-5319 {}} {258 0 0 0-5318 {}}} SUCCS {{128 0 0 0-5318 {}} {128 0 0 0-5319 {}} {259 0 0 0-5321 {}}} CYCLES {}}
set a(0-5321) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.return TYPE {C-CORE PORT} PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-81 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5320 {}}} SUCCS {{259 0 0 0-5322 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5322) {AREA_SCORE {} NAME COMP_LOOP-1:mult.x TYPE {C-CORE PORT} PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-82 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5321 {}} {128 0 0 0-5326 {}}} SUCCS {{258 0 0 0-5326 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5323) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y TYPE {C-CORE PORT} PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-83 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5326 {}}} SUCCS {{258 0 0 0-5326 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5324) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y_ TYPE {C-CORE PORT} PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-84 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5326 {}}} SUCCS {{258 0 0 0-5326 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5325) {AREA_SCORE {} NAME COMP_LOOP-1:mult.p TYPE {C-CORE PORT} PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-85 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5326 {}}} SUCCS {{259 0 0 0-5326 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5326) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_dd399d4082bfb1cbfba92496f4a2a48f70bd() QUANTITY 1 MULTICYCLE mult_dd399d4082bfb1cbfba92496f4a2a48f70bd() MINCLKPRD 8.38 NAME COMP_LOOP-1:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-86 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-5325 {}} {258 0 0 0-5324 {}} {258 0 0 0-5323 {}} {258 0 0 0-5322 {}}} SUCCS {{128 0 0 0-5322 {}} {128 0 0 0-5323 {}} {128 0 0 0-5324 {}} {128 0 0 0-5325 {}} {259 0 0 0-5327 {}}} CYCLES {}}
set a(0-5327) {AREA_SCORE {} NAME COMP_LOOP-1:mult.return TYPE {C-CORE PORT} PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-87 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-5326 {}}} SUCCS {{259 0 2.250 0-5328 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5328) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-88 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-5328 {}} {259 0 2.250 0-5327 {}} {258 0 0 0-5315 {}} {256 0 0 0-5306 {}} {258 0 2.250 0-5305 {}} {256 0 0 0-5297 {}}} SUCCS {{774 0 2.250 0-5297 {}} {774 0 2.250 0-5306 {}} {774 0 0 0-5315 {}} {774 0 0 0-5328 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5329) {AREA_SCORE {} NAME VEC_LOOP:j:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-89 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-5334 {}}} SUCCS {{259 0 0 0-5330 {}} {130 0 0 0-5333 {}} {256 0 0 0-5334 {}}} CYCLES {}}
set a(0-5330) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-90 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-5329 {}}} SUCCS {{259 0 0 0-5331 {}} {130 0 0 0-5333 {}}} CYCLES {}}
set a(0-5331) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-1:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-91 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-5330 {}}} SUCCS {{259 0 0 0-5332 {}} {130 0 0 0-5333 {}} {258 0 0 0-5334 {}}} CYCLES {}}
set a(0-5332) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-92 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5331 {}}} SUCCS {{259 0 0 0-5333 {}}} CYCLES {}}
set a(0-5333) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-5256 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-93 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5332 {}} {130 0 0 0-5331 {}} {130 0 0 0-5330 {}} {130 0 0 0-5329 {}} {130 0 0 0-5328 {}} {130 0 0 0-5327 {}} {130 0 0 0-5325 {}} {130 0 0 0-5324 {}} {130 0 0 0-5323 {}} {130 0 0 0-5322 {}} {130 0 0 0-5321 {}} {130 0 0 0-5319 {}} {130 0 0 0-5318 {}} {130 0 0 0-5317 {}} {130 0 0 0-5316 {}} {130 0 0 0-5315 {}} {130 0 0 0-5314 {}} {130 0 0 0-5313 {}} {130 0 0 0-5312 {}} {130 0 0 0-5311 {}} {130 0 0 0-5309 {}} {130 0 0 0-5308 {}} {130 0 0 0-5307 {}} {130 0 0 0-5306 {}} {130 0 0 0-5305 {}} {130 0 0 0-5304 {}} {130 0 0 0-5303 {}} {130 0 0 0-5302 {}} {130 0 0 0-5301 {}} {130 0 0 0-5300 {}} {130 0 0 0-5299 {}} {130 0 0 0-5298 {}} {130 0 0 0-5297 {}} {130 0 0 0-5296 {}} {130 0 0 0-5295 {}} {130 0 0 0-5294 {}} {130 0 0 0-5293 {}} {130 0 0 0-5292 {}} {130 0 0 0-5291 {}} {130 0 0 0-5290 {}} {130 0 0 0-5289 {}}} SUCCS {{129 0 0 0-5334 {}}} CYCLES {}}
set a(0-5334) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5256 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-5334 {}} {129 0 0 0-5333 {}} {258 0 0 0-5331 {}} {256 0 0 0-5329 {}} {256 0 0 0-5312 {}} {256 0 0 0-5303 {}} {256 0 0 0-5294 {}} {256 0 0 0-5289 {}}} SUCCS {{774 0 0 0-5289 {}} {774 0 0 0-5294 {}} {774 0 0 0-5303 {}} {774 0 0 0-5312 {}} {774 0 0 0-5329 {}} {772 0 0 0-5334 {}}} CYCLES {}}
set a(0-5256) {CHI {0-5289 0-5290 0-5291 0-5292 0-5293 0-5294 0-5295 0-5296 0-5297 0-5298 0-5299 0-5300 0-5301 0-5302 0-5303 0-5304 0-5305 0-5306 0-5307 0-5308 0-5309 0-5310 0-5311 0-5312 0-5313 0-5314 0-5315 0-5316 0-5317 0-5318 0-5319 0-5320 0-5321 0-5322 0-5323 0-5324 0-5325 0-5326 0-5327 0-5328 0-5329 0-5330 0-5331 0-5332 0-5333 0-5334} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {9030 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 9030 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 9030 NAME COMP_LOOP-1:VEC_LOOP TYPE LOOP DELAY {90310.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-94 LOC {2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-5288 {}} {258 0 0 0-5287 {}} {130 0 0 0-5286 {}} {258 0 0 0-5285 {}} {130 0 0 0-5284 {}} {130 0 0 0-5283 {}} {130 0 0 0-5282 {}} {130 0 0 0-5281 {}} {130 0 0 0-5280 {}} {130 0 0 0-5279 {}} {130 0 0 0-5278 {}} {130 0 0 0-5277 {}} {64 0 0 0-5276 {}} {774 0 0 0-5770 {}}} SUCCS {{772 0 0 0-5288 {}} {131 0 0 0-5335 {}} {130 0 0 0-5336 {}} {130 0 0 0-5337 {}} {130 0 0 0-5338 {}} {130 0 0 0-5339 {}} {130 0 0 0-5340 {}} {130 0 0 0-5341 {}} {130 0 0 0-5342 {}} {130 0 0 0-5343 {}} {130 0 0 0-5344 {}} {64 0 0 0-5257 {}} {256 0 0 0-5770 {}}} CYCLES {}}
set a(0-5335) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-95 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{131 0 0 0-5256 {}}} SUCCS {{259 0 0 0-5336 {}} {130 0 0 0-5344 {}}} CYCLES {}}
set a(0-5336) {AREA_SCORE {} NAME COMP_LOOP-2:not#3 TYPE NOT PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-96 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{259 0 0 0-5335 {}} {130 0 0 0-5256 {}}} SUCCS {{259 0 0 0-5337 {}} {130 0 0 0-5344 {}}} CYCLES {}}
set a(0-5337) {AREA_SCORE {} NAME COMP_LOOP-2:COMP_LOOP:conc TYPE CONCATENATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-97 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{259 0 0 0-5336 {}} {130 0 0 0-5256 {}}} SUCCS {{258 0 0 0-5341 {}} {130 0 0 0-5344 {}}} CYCLES {}}
set a(0-5338) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-98 LOC {2 1.0 3 0.0 3 0.0 3 0.0 3 0.8687499999999999} PREDS {{130 0 0 0-5256 {}} {774 0 0 0-5770 {}}} SUCCS {{259 0 0 0-5339 {}} {130 0 0 0-5344 {}} {256 0 0 0-5770 {}}} CYCLES {}}
set a(0-5339) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#4 TYPE READSLICE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-99 LOC {2 1.0 3 0.0 3 0.0 3 0.8687499999999999} PREDS {{259 0 0 0-5338 {}} {130 0 0 0-5256 {}}} SUCCS {{259 0 0 0-5340 {}} {130 0 0 0-5344 {}}} CYCLES {}}
set a(0-5340) {AREA_SCORE {} NAME COMP_LOOP:conc#3 TYPE CONCATENATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-100 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{259 0 0 0-5339 {}} {130 0 0 0-5256 {}}} SUCCS {{259 0 0 0-5341 {}} {130 0 0 0-5344 {}}} CYCLES {}}
set a(0-5341) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {1.05 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-101 LOC {3 0.0 3 0.8687499999999999 3 0.8687499999999999 3 0.9999998749999999 3 0.9999998749999999} PREDS {{259 0 0 0-5340 {}} {258 0 0 0-5337 {}} {130 0 0 0-5256 {}}} SUCCS {{259 0 0 0-5342 {}} {130 0 0 0-5344 {}}} CYCLES {}}
set a(0-5342) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-102 LOC {3 0.13125 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-5341 {}} {130 0 0 0-5256 {}}} SUCCS {{259 0 0 0-5343 {}} {130 0 0 0-5344 {}}} CYCLES {}}
set a(0-5343) {AREA_SCORE {} NAME COMP_LOOP-2:not TYPE NOT PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-103 LOC {3 0.13125 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-5342 {}} {130 0 0 0-5256 {}}} SUCCS {{259 0 0 0-5344 {}}} CYCLES {}}
set a(0-5344) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-104 LOC {3 0.13125 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-5343 {}} {130 0 0 0-5342 {}} {130 0 0 0-5341 {}} {130 0 0 0-5340 {}} {130 0 0 0-5339 {}} {130 0 0 0-5338 {}} {130 0 0 0-5337 {}} {130 0 0 0-5336 {}} {130 0 0 0-5335 {}} {130 0 0 0-5256 {}}} SUCCS {{128 0 0 0-5352 {}} {64 0 0 0-5257 {}}} CYCLES {}}
set a(0-5345) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-105 LOC {1 0.118125 2 0.12343445 2 0.12343445 2 0.192184325 2 0.192184325} PREDS {{258 0 0 0-5279 {}}} SUCCS {{258 0 0 0-5349 {}} {130 0 0 0-5257 {}} {258 0 0 0-5474 {}} {258 0 0 0-5599 {}} {258 0 0 0-5722 {}}} CYCLES {}}
set a(0-5346) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-106 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.19218444999999998} PREDS {{774 0 0 0-5770 {}}} SUCCS {{259 0 0 0-5347 {}} {130 0 0 0-5257 {}} {256 0 0 0-5770 {}}} CYCLES {}}
set a(0-5347) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#5 TYPE READSLICE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-107 LOC {0 1.0 2 0.0 2 0.0 2 0.19218444999999998} PREDS {{259 0 0 0-5346 {}}} SUCCS {{259 0 0 0-5348 {}} {130 0 0 0-5257 {}}} CYCLES {}}
set a(0-5348) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#1 TYPE CONCATENATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-108 LOC {0 1.0 2 0.19218444999999998 2 0.19218444999999998 2 0.19218444999999998} PREDS {{259 0 0 0-5347 {}}} SUCCS {{259 0 0 0-5349 {}} {130 0 0 0-5257 {}}} CYCLES {}}
set a(0-5349) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-109 LOC {1 0.18687499999999999 2 0.19218444999999998 2 0.19218444999999998 2 0.6562499275 2 0.6562499275} PREDS {{259 0 0 0-5348 {}} {258 0 0 0-5345 {}}} SUCCS {{259 0 2.250 0-5350 {}} {258 0 2.250 0-5351 {}} {130 0 0 0-5257 {}}} CYCLES {}}
set a(0-5350) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-110 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 2.250 0-5349 {}}} SUCCS {{258 0 0 0-5257 {}}} CYCLES {}}
set a(0-5351) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-111 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{258 0 2.250 0-5349 {}}} SUCCS {{258 0 0 0-5257 {}}} CYCLES {}}
set a(0-5352) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-112 LOC {3 0.0 3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{128 0 0 0-5344 {}} {772 0 0 0-5257 {}}} SUCCS {{259 0 0 0-5257 {}}} CYCLES {}}
set a(0-5353) {AREA_SCORE {} NAME VEC_LOOP:j:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-113 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {{774 0 0 0-5393 {}}} SUCCS {{259 0 0 0-5354 {}} {130 0 0 0-5392 {}} {256 0 0 0-5393 {}}} CYCLES {}}
set a(0-5354) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-114 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-5353 {}}} SUCCS {{258 0 0 0-5358 {}} {130 0 0 0-5392 {}}} CYCLES {}}
set a(0-5355) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-115 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {} SUCCS {{259 0 0 0-5356 {}} {130 0 0 0-5392 {}}} CYCLES {}}
set a(0-5356) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#6 TYPE READSLICE PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-116 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-5355 {}}} SUCCS {{259 0 0 0-5357 {}} {130 0 0 0-5392 {}}} CYCLES {}}
set a(0-5357) {AREA_SCORE {} NAME VEC_LOOP:conc#2 TYPE CONCATENATE PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-117 LOC {0 1.0 1 0.52687505 1 0.52687505 1 0.52687505} PREDS {{259 0 0 0-5356 {}}} SUCCS {{259 0 0 0-5358 {}} {130 0 0 0-5392 {}}} CYCLES {}}
set a(0-5358) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-118 LOC {1 0.0 1 0.52687505 1 0.52687505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-5357 {}} {258 0 0 0-5354 {}}} SUCCS {{259 0 2.250 0-5359 {}} {258 0 2.250 0-5374 {}} {130 0 0 0-5392 {}}} CYCLES {}}
set a(0-5359) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-119 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-5358 {}} {774 0 2.250 0-5387 {}} {774 0 2.250 0-5374 {}}} SUCCS {{258 0 0 0-5369 {}} {256 0 0 0-5374 {}} {258 0 0 0-5376 {}} {256 0 0 0-5387 {}} {130 0 0 0-5392 {}}} CYCLES {}}
set a(0-5360) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-120 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.39750005} PREDS {} SUCCS {{259 0 0 0-5361 {}} {130 0 0 0-5392 {}}} CYCLES {}}
set a(0-5361) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#7 TYPE READSLICE PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-121 LOC {0 1.0 1 0.0 1 0.0 1 0.39750005} PREDS {{259 0 0 0-5360 {}}} SUCCS {{259 0 0 0-5362 {}} {130 0 0 0-5392 {}}} CYCLES {}}
set a(0-5362) {AREA_SCORE {} NAME VEC_LOOP:conc#3 TYPE CONCATENATE PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-122 LOC {0 1.0 1 0.39750005 1 0.39750005 1 0.39750005} PREDS {{259 0 0 0-5361 {}}} SUCCS {{258 0 0 0-5364 {}} {130 0 0 0-5392 {}}} CYCLES {}}
set a(0-5363) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-123 LOC {0 1.0 1 0.39750005 1 0.39750005 1 0.39750005} PREDS {} SUCCS {{259 0 0 0-5364 {}} {130 0 0 0-5392 {}}} CYCLES {}}
set a(0-5364) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#15 TYPE ACCU DELAY {1.03 ns} PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-124 LOC {1 0.0 1 0.39750005 1 0.39750005 1 0.526874925 1 0.526874925} PREDS {{259 0 0 0-5363 {}} {258 0 0 0-5362 {}}} SUCCS {{258 0 0 0-5367 {}} {130 0 0 0-5392 {}}} CYCLES {}}
set a(0-5365) {AREA_SCORE {} NAME VEC_LOOP:j:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-125 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {{774 0 0 0-5393 {}}} SUCCS {{259 0 0 0-5366 {}} {130 0 0 0-5392 {}} {256 0 0 0-5393 {}}} CYCLES {}}
set a(0-5366) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-126 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-5365 {}}} SUCCS {{259 0 0 0-5367 {}} {130 0 0 0-5392 {}}} CYCLES {}}
set a(0-5367) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-127 LOC {1 0.129375 1 0.52687505 1 0.52687505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-5366 {}} {258 0 0 0-5364 {}}} SUCCS {{259 0 2.250 0-5368 {}} {258 0 2.250 0-5387 {}} {130 0 0 0-5392 {}}} CYCLES {}}
set a(0-5368) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-128 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-5367 {}} {774 0 2.250 0-5387 {}} {774 0 2.250 0-5374 {}}} SUCCS {{259 0 0 0-5369 {}} {256 0 0 0-5374 {}} {258 0 0 0-5375 {}} {256 0 0 0-5387 {}} {130 0 0 0-5392 {}}} CYCLES {}}
set a(0-5369) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-129 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-5368 {}} {258 0 0 0-5359 {}}} SUCCS {{259 0 0 0-5370 {}} {130 0 0 0-5392 {}}} CYCLES {}}
set a(0-5370) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.base TYPE {C-CORE PORT} PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-130 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-5369 {}} {128 0 0 0-5372 {}}} SUCCS {{258 0 0 0-5372 {}} {130 0 0 0-5392 {}}} CYCLES {}}
set a(0-5371) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.m TYPE {C-CORE PORT} PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-131 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-5372 {}}} SUCCS {{259 0 0 0-5372 {}} {130 0 0 0-5392 {}}} CYCLES {}}
set a(0-5372) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_4e8eb5d29cd6616994f3ae99c3f0659b60c5() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-132 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-5371 {}} {258 0 0 0-5370 {}}} SUCCS {{128 0 0 0-5370 {}} {128 0 0 0-5371 {}} {259 0 0 0-5373 {}}} CYCLES {}}
set a(0-5373) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.return TYPE {C-CORE PORT} PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-133 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-5372 {}}} SUCCS {{259 0 2.250 0-5374 {}} {130 0 0 0-5392 {}}} CYCLES {}}
set a(0-5374) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-134 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-5374 {}} {259 0 2.250 0-5373 {}} {256 0 0 0-5368 {}} {256 0 0 0-5359 {}} {258 0 2.250 0-5358 {}} {774 0 0 0-5387 {}}} SUCCS {{774 0 2.250 0-5359 {}} {774 0 2.250 0-5368 {}} {774 0 0 0-5374 {}} {258 0 0 0-5387 {}} {130 0 0 0-5392 {}}} CYCLES {}}
set a(0-5375) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-135 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-5368 {}}} SUCCS {{259 0 0 0-5376 {}} {130 0 0 0-5392 {}}} CYCLES {}}
set a(0-5376) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-136 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-5375 {}} {258 0 0 0-5359 {}}} SUCCS {{259 0 0 0-5377 {}} {130 0 0 0-5392 {}}} CYCLES {}}
set a(0-5377) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.base TYPE {C-CORE PORT} PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-137 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-5376 {}} {128 0 0 0-5379 {}}} SUCCS {{258 0 0 0-5379 {}} {130 0 0 0-5392 {}}} CYCLES {}}
set a(0-5378) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.m TYPE {C-CORE PORT} PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-138 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-5379 {}}} SUCCS {{259 0 0 0-5379 {}} {130 0 0 0-5392 {}}} CYCLES {}}
set a(0-5379) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_b34d1fc81f426503f0338916345b2acd634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-139 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-5378 {}} {258 0 0 0-5377 {}}} SUCCS {{128 0 0 0-5377 {}} {128 0 0 0-5378 {}} {259 0 0 0-5380 {}}} CYCLES {}}
set a(0-5380) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.return TYPE {C-CORE PORT} PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-140 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5379 {}}} SUCCS {{259 0 0 0-5381 {}} {130 0 0 0-5392 {}}} CYCLES {}}
set a(0-5381) {AREA_SCORE {} NAME COMP_LOOP-2:mult.x TYPE {C-CORE PORT} PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-141 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5380 {}} {128 0 0 0-5385 {}}} SUCCS {{258 0 0 0-5385 {}} {130 0 0 0-5392 {}}} CYCLES {}}
set a(0-5382) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y TYPE {C-CORE PORT} PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-142 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5385 {}}} SUCCS {{258 0 0 0-5385 {}} {130 0 0 0-5392 {}}} CYCLES {}}
set a(0-5383) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y_ TYPE {C-CORE PORT} PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-143 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5385 {}}} SUCCS {{258 0 0 0-5385 {}} {130 0 0 0-5392 {}}} CYCLES {}}
set a(0-5384) {AREA_SCORE {} NAME COMP_LOOP-2:mult.p TYPE {C-CORE PORT} PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-144 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5385 {}}} SUCCS {{259 0 0 0-5385 {}} {130 0 0 0-5392 {}}} CYCLES {}}
set a(0-5385) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_dd399d4082bfb1cbfba92496f4a2a48f70bd() QUANTITY 1 MULTICYCLE mult_dd399d4082bfb1cbfba92496f4a2a48f70bd() MINCLKPRD 8.38 NAME COMP_LOOP-2:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-145 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-5384 {}} {258 0 0 0-5383 {}} {258 0 0 0-5382 {}} {258 0 0 0-5381 {}}} SUCCS {{128 0 0 0-5381 {}} {128 0 0 0-5382 {}} {128 0 0 0-5383 {}} {128 0 0 0-5384 {}} {259 0 0 0-5386 {}}} CYCLES {}}
set a(0-5386) {AREA_SCORE {} NAME COMP_LOOP-2:mult.return TYPE {C-CORE PORT} PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-146 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-5385 {}}} SUCCS {{259 0 2.250 0-5387 {}} {130 0 0 0-5392 {}}} CYCLES {}}
set a(0-5387) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-147 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-5387 {}} {259 0 2.250 0-5386 {}} {258 0 0 0-5374 {}} {256 0 0 0-5368 {}} {258 0 2.250 0-5367 {}} {256 0 0 0-5359 {}}} SUCCS {{774 0 2.250 0-5359 {}} {774 0 2.250 0-5368 {}} {774 0 0 0-5374 {}} {774 0 0 0-5387 {}} {130 0 0 0-5392 {}}} CYCLES {}}
set a(0-5388) {AREA_SCORE {} NAME VEC_LOOP:j:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-148 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-5393 {}}} SUCCS {{259 0 0 0-5389 {}} {130 0 0 0-5392 {}} {256 0 0 0-5393 {}}} CYCLES {}}
set a(0-5389) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-149 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-5388 {}}} SUCCS {{259 0 0 0-5390 {}} {130 0 0 0-5392 {}}} CYCLES {}}
set a(0-5390) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-2:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-150 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-5389 {}}} SUCCS {{259 0 0 0-5391 {}} {130 0 0 0-5392 {}} {258 0 0 0-5393 {}}} CYCLES {}}
set a(0-5391) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-151 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5390 {}}} SUCCS {{259 0 0 0-5392 {}}} CYCLES {}}
set a(0-5392) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-5257 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-152 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5391 {}} {130 0 0 0-5390 {}} {130 0 0 0-5389 {}} {130 0 0 0-5388 {}} {130 0 0 0-5387 {}} {130 0 0 0-5386 {}} {130 0 0 0-5384 {}} {130 0 0 0-5383 {}} {130 0 0 0-5382 {}} {130 0 0 0-5381 {}} {130 0 0 0-5380 {}} {130 0 0 0-5378 {}} {130 0 0 0-5377 {}} {130 0 0 0-5376 {}} {130 0 0 0-5375 {}} {130 0 0 0-5374 {}} {130 0 0 0-5373 {}} {130 0 0 0-5371 {}} {130 0 0 0-5370 {}} {130 0 0 0-5369 {}} {130 0 0 0-5368 {}} {130 0 0 0-5367 {}} {130 0 0 0-5366 {}} {130 0 0 0-5365 {}} {130 0 0 0-5364 {}} {130 0 0 0-5363 {}} {130 0 0 0-5362 {}} {130 0 0 0-5361 {}} {130 0 0 0-5360 {}} {130 0 0 0-5359 {}} {130 0 0 0-5358 {}} {130 0 0 0-5357 {}} {130 0 0 0-5356 {}} {130 0 0 0-5355 {}} {130 0 0 0-5354 {}} {130 0 0 0-5353 {}}} SUCCS {{129 0 0 0-5393 {}}} CYCLES {}}
set a(0-5393) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5257 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-5393 {}} {129 0 0 0-5392 {}} {258 0 0 0-5390 {}} {256 0 0 0-5388 {}} {256 0 0 0-5365 {}} {256 0 0 0-5353 {}}} SUCCS {{774 0 0 0-5353 {}} {774 0 0 0-5365 {}} {774 0 0 0-5388 {}} {772 0 0 0-5393 {}}} CYCLES {}}
set a(0-5257) {CHI {0-5353 0-5354 0-5355 0-5356 0-5357 0-5358 0-5359 0-5360 0-5361 0-5362 0-5363 0-5364 0-5365 0-5366 0-5367 0-5368 0-5369 0-5370 0-5371 0-5372 0-5373 0-5374 0-5375 0-5376 0-5377 0-5378 0-5379 0-5380 0-5381 0-5382 0-5383 0-5384 0-5385 0-5386 0-5387 0-5388 0-5389 0-5390 0-5391 0-5392 0-5393} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {9030 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 9030 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 9030 NAME COMP_LOOP-2:VEC_LOOP TYPE LOOP DELAY {90310.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-153 LOC {3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-5352 {}} {258 0 0 0-5351 {}} {258 0 0 0-5350 {}} {130 0 0 0-5349 {}} {130 0 0 0-5348 {}} {130 0 0 0-5347 {}} {130 0 0 0-5346 {}} {130 0 0 0-5345 {}} {64 0 0 0-5344 {}} {64 0 0 0-5256 {}} {774 0 0 0-5770 {}}} SUCCS {{772 0 0 0-5352 {}} {131 0 0 0-5394 {}} {130 0 0 0-5395 {}} {130 0 0 0-5396 {}} {130 0 0 0-5397 {}} {130 0 0 0-5398 {}} {130 0 0 0-5399 {}} {130 0 0 0-5400 {}} {130 0 0 0-5401 {}} {130 0 0 0-5402 {}} {130 0 0 0-5403 {}} {64 0 0 0-5258 {}} {256 0 0 0-5770 {}}} CYCLES {}}
set a(0-5394) {AREA_SCORE {} NAME COMP_LOOP-3:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-154 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{131 0 0 0-5257 {}}} SUCCS {{259 0 0 0-5395 {}} {130 0 0 0-5403 {}}} CYCLES {}}
set a(0-5395) {AREA_SCORE {} NAME COMP_LOOP-3:not#3 TYPE NOT PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-155 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-5394 {}} {130 0 0 0-5257 {}}} SUCCS {{259 0 0 0-5396 {}} {130 0 0 0-5403 {}}} CYCLES {}}
set a(0-5396) {AREA_SCORE {} NAME COMP_LOOP-3:COMP_LOOP:conc TYPE CONCATENATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-156 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-5395 {}} {130 0 0 0-5257 {}}} SUCCS {{258 0 0 0-5400 {}} {130 0 0 0-5403 {}}} CYCLES {}}
set a(0-5397) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-157 LOC {3 1.0 4 0.0 4 0.0 4 0.0 4 0.8687499999999999} PREDS {{130 0 0 0-5257 {}} {774 0 0 0-5770 {}}} SUCCS {{259 0 0 0-5398 {}} {130 0 0 0-5403 {}} {256 0 0 0-5770 {}}} CYCLES {}}
set a(0-5398) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#8 TYPE READSLICE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-158 LOC {3 1.0 4 0.0 4 0.0 4 0.8687499999999999} PREDS {{259 0 0 0-5397 {}} {130 0 0 0-5257 {}}} SUCCS {{259 0 0 0-5399 {}} {130 0 0 0-5403 {}}} CYCLES {}}
set a(0-5399) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-159 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-5398 {}} {130 0 0 0-5257 {}}} SUCCS {{259 0 0 0-5400 {}} {130 0 0 0-5403 {}}} CYCLES {}}
set a(0-5400) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-3:acc TYPE ACCU DELAY {1.05 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-160 LOC {4 0.0 4 0.8687499999999999 4 0.8687499999999999 4 0.9999998749999999 4 0.9999998749999999} PREDS {{259 0 0 0-5399 {}} {258 0 0 0-5396 {}} {130 0 0 0-5257 {}}} SUCCS {{259 0 0 0-5401 {}} {130 0 0 0-5403 {}}} CYCLES {}}
set a(0-5401) {AREA_SCORE {} NAME COMP_LOOP-3:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-161 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-5400 {}} {130 0 0 0-5257 {}}} SUCCS {{259 0 0 0-5402 {}} {130 0 0 0-5403 {}}} CYCLES {}}
set a(0-5402) {AREA_SCORE {} NAME COMP_LOOP-3:not TYPE NOT PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-162 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-5401 {}} {130 0 0 0-5257 {}}} SUCCS {{259 0 0 0-5403 {}}} CYCLES {}}
set a(0-5403) {AREA_SCORE {} NAME COMP_LOOP-3:break(COMP_LOOP) TYPE TERMINATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-163 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-5402 {}} {130 0 0 0-5401 {}} {130 0 0 0-5400 {}} {130 0 0 0-5399 {}} {130 0 0 0-5398 {}} {130 0 0 0-5397 {}} {130 0 0 0-5396 {}} {130 0 0 0-5395 {}} {130 0 0 0-5394 {}} {130 0 0 0-5257 {}}} SUCCS {{128 0 0 0-5413 {}} {64 0 0 0-5258 {}}} CYCLES {}}
set a(0-5404) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-164 LOC {1 0.118125 3 0.12343445 3 0.12343445 3 0.192184325 3 0.192184325} PREDS {{258 0 0 0-5279 {}}} SUCCS {{258 0 0 0-5408 {}} {130 0 0 0-5258 {}} {258 0 0 0-5657 {}}} CYCLES {}}
set a(0-5405) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-165 LOC {0 1.0 3 0.0 3 0.0 3 0.0 3 0.19218444999999998} PREDS {{774 0 0 0-5770 {}}} SUCCS {{259 0 0 0-5406 {}} {130 0 0 0-5258 {}} {256 0 0 0-5770 {}}} CYCLES {}}
set a(0-5406) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#9 TYPE READSLICE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-166 LOC {0 1.0 3 0.0 3 0.0 3 0.19218444999999998} PREDS {{259 0 0 0-5405 {}}} SUCCS {{259 0 0 0-5407 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5407) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#2 TYPE CONCATENATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-167 LOC {0 1.0 3 0.19218444999999998 3 0.19218444999999998 3 0.19218444999999998} PREDS {{259 0 0 0-5406 {}}} SUCCS {{259 0 0 0-5408 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5408) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-168 LOC {1 0.18687499999999999 3 0.19218444999999998 3 0.19218444999999998 3 0.6562499275 3 0.6562499275} PREDS {{259 0 0 0-5407 {}} {258 0 0 0-5404 {}}} SUCCS {{259 0 0 0-5409 {}} {258 0 0 0-5411 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5409) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#15 TYPE CONCATENATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-169 LOC {1 0.6509406 3 0.6562500499999999 3 0.6562500499999999 3 0.6562500499999999} PREDS {{259 0 0 0-5408 {}}} SUCCS {{259 0 2.250 0-5410 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5410) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-170 LOC {1 1.0 3 0.95 3 1.0 4 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 2.250 0-5409 {}}} SUCCS {{258 0 0 0-5258 {}}} CYCLES {}}
set a(0-5411) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#1 TYPE CONCATENATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-171 LOC {1 0.6509406 3 0.6562500499999999 3 0.6562500499999999 3 0.6562500499999999} PREDS {{258 0 0 0-5408 {}}} SUCCS {{259 0 2.250 0-5412 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5412) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-172 LOC {1 1.0 3 0.95 3 1.0 4 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 2.250 0-5411 {}}} SUCCS {{258 0 0 0-5258 {}}} CYCLES {}}
set a(0-5413) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-173 LOC {4 0.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{128 0 0 0-5403 {}} {772 0 0 0-5258 {}}} SUCCS {{259 0 0 0-5258 {}}} CYCLES {}}
set a(0-5414) {AREA_SCORE {} NAME VEC_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-174 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52875005} PREDS {{774 0 0 0-5460 {}}} SUCCS {{259 0 0 0-5415 {}} {130 0 0 0-5459 {}} {256 0 0 0-5460 {}}} CYCLES {}}
set a(0-5415) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#3)(9-1) TYPE READSLICE PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-175 LOC {0 1.0 1 0.0 1 0.0 1 0.52875005} PREDS {{259 0 0 0-5414 {}}} SUCCS {{258 0 0 0-5419 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5416) {AREA_SCORE {} NAME COMP_LOOP:k:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-176 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52875005} PREDS {} SUCCS {{259 0 0 0-5417 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5417) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#10 TYPE READSLICE PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-177 LOC {0 1.0 1 0.0 1 0.0 1 0.52875005} PREDS {{259 0 0 0-5416 {}}} SUCCS {{259 0 0 0-5418 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5418) {AREA_SCORE {} NAME VEC_LOOP:conc#4 TYPE CONCATENATE PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-178 LOC {0 1.0 1 0.52875005 1 0.52875005 1 0.52875005} PREDS {{259 0 0 0-5417 {}}} SUCCS {{259 0 0 0-5419 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5419) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 1 NAME VEC_LOOP:acc#11 TYPE ACCU DELAY {1.02 ns} PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-179 LOC {1 0.0 1 0.52875005 1 0.52875005 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-5418 {}} {258 0 0 0-5415 {}}} SUCCS {{258 0 0 0-5422 {}} {258 0 0 0-5440 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5420) {AREA_SCORE {} NAME VEC_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-180 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{774 0 0 0-5460 {}}} SUCCS {{259 0 0 0-5421 {}} {130 0 0 0-5459 {}} {256 0 0 0-5460 {}}} CYCLES {}}
set a(0-5421) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#3)(0)#1 TYPE READSLICE PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-181 LOC {0 1.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{259 0 0 0-5420 {}}} SUCCS {{259 0 0 0-5422 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5422) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-182 LOC {1 0.1275 1 0.6562500499999999 1 0.6562500499999999 1 0.6562500499999999} PREDS {{259 0 0 0-5421 {}} {258 0 0 0-5419 {}}} SUCCS {{259 0 2.250 0-5423 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5423) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-183 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-5422 {}} {774 0 2.250 0-5454 {}} {774 0 2.250 0-5441 {}}} SUCCS {{258 0 0 0-5433 {}} {256 0 0 0-5441 {}} {258 0 0 0-5443 {}} {256 0 0 0-5454 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5424) {AREA_SCORE {} NAME COMP_LOOP:k:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-184 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.39750005} PREDS {} SUCCS {{259 0 0 0-5425 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5425) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#11 TYPE READSLICE PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-185 LOC {0 1.0 1 0.0 1 0.0 1 0.39750005} PREDS {{259 0 0 0-5424 {}}} SUCCS {{259 0 0 0-5426 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5426) {AREA_SCORE {} NAME VEC_LOOP:conc#5 TYPE CONCATENATE PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-186 LOC {0 1.0 1 0.39750005 1 0.39750005 1 0.39750005} PREDS {{259 0 0 0-5425 {}}} SUCCS {{258 0 0 0-5428 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5427) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-187 LOC {0 1.0 1 0.39750005 1 0.39750005 1 0.39750005} PREDS {} SUCCS {{259 0 0 0-5428 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5428) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#16 TYPE ACCU DELAY {1.03 ns} PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-188 LOC {1 0.0 1 0.39750005 1 0.39750005 1 0.526874925 1 0.526874925} PREDS {{259 0 0 0-5427 {}} {258 0 0 0-5426 {}}} SUCCS {{258 0 0 0-5431 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5429) {AREA_SCORE {} NAME VEC_LOOP:j:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-189 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {{774 0 0 0-5460 {}}} SUCCS {{259 0 0 0-5430 {}} {130 0 0 0-5459 {}} {256 0 0 0-5460 {}}} CYCLES {}}
set a(0-5430) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-190 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-5429 {}}} SUCCS {{259 0 0 0-5431 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5431) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-191 LOC {1 0.129375 1 0.52687505 1 0.52687505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-5430 {}} {258 0 0 0-5428 {}}} SUCCS {{259 0 2.250 0-5432 {}} {258 0 2.250 0-5454 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5432) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-192 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-5431 {}} {774 0 2.250 0-5454 {}} {774 0 2.250 0-5441 {}}} SUCCS {{259 0 0 0-5433 {}} {256 0 0 0-5441 {}} {258 0 0 0-5442 {}} {256 0 0 0-5454 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5433) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-193 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-5432 {}} {258 0 0 0-5423 {}}} SUCCS {{259 0 0 0-5434 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5434) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.base TYPE {C-CORE PORT} PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-194 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-5433 {}} {128 0 0 0-5436 {}}} SUCCS {{258 0 0 0-5436 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5435) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.m TYPE {C-CORE PORT} PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-195 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-5436 {}}} SUCCS {{259 0 0 0-5436 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5436) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_4e8eb5d29cd6616994f3ae99c3f0659b60c5() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-196 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-5435 {}} {258 0 0 0-5434 {}}} SUCCS {{128 0 0 0-5434 {}} {128 0 0 0-5435 {}} {259 0 0 0-5437 {}}} CYCLES {}}
set a(0-5437) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.return TYPE {C-CORE PORT} PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-197 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-5436 {}}} SUCCS {{258 0 2.250 0-5441 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5438) {AREA_SCORE {} NAME VEC_LOOP:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-198 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{774 0 0 0-5460 {}}} SUCCS {{259 0 0 0-5439 {}} {130 0 0 0-5459 {}} {256 0 0 0-5460 {}}} CYCLES {}}
set a(0-5439) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#3)(0) TYPE READSLICE PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-199 LOC {0 1.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{259 0 0 0-5438 {}}} SUCCS {{259 0 0 0-5440 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5440) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-200 LOC {1 0.1275 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-5439 {}} {258 0 0 0-5419 {}}} SUCCS {{259 0 2.250 0-5441 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5441) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-201 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-5441 {}} {259 0 2.250 0-5440 {}} {258 0 2.250 0-5437 {}} {256 0 0 0-5432 {}} {256 0 0 0-5423 {}} {774 0 0 0-5454 {}}} SUCCS {{774 0 2.250 0-5423 {}} {774 0 2.250 0-5432 {}} {774 0 0 0-5441 {}} {258 0 0 0-5454 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5442) {AREA_SCORE {} NAME COMP_LOOP-3:factor2:not TYPE NOT PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-202 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-5432 {}}} SUCCS {{259 0 0 0-5443 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5443) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-203 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-5442 {}} {258 0 0 0-5423 {}}} SUCCS {{259 0 0 0-5444 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5444) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.base TYPE {C-CORE PORT} PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-204 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-5443 {}} {128 0 0 0-5446 {}}} SUCCS {{258 0 0 0-5446 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5445) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.m TYPE {C-CORE PORT} PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-205 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-5446 {}}} SUCCS {{259 0 0 0-5446 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5446) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_b34d1fc81f426503f0338916345b2acd634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-206 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-5445 {}} {258 0 0 0-5444 {}}} SUCCS {{128 0 0 0-5444 {}} {128 0 0 0-5445 {}} {259 0 0 0-5447 {}}} CYCLES {}}
set a(0-5447) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.return TYPE {C-CORE PORT} PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-207 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5446 {}}} SUCCS {{259 0 0 0-5448 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5448) {AREA_SCORE {} NAME COMP_LOOP-3:mult.x TYPE {C-CORE PORT} PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-208 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5447 {}} {128 0 0 0-5452 {}}} SUCCS {{258 0 0 0-5452 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5449) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y TYPE {C-CORE PORT} PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-209 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5452 {}}} SUCCS {{258 0 0 0-5452 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5450) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y_ TYPE {C-CORE PORT} PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-210 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5452 {}}} SUCCS {{258 0 0 0-5452 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5451) {AREA_SCORE {} NAME COMP_LOOP-3:mult.p TYPE {C-CORE PORT} PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-211 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5452 {}}} SUCCS {{259 0 0 0-5452 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5452) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_dd399d4082bfb1cbfba92496f4a2a48f70bd() QUANTITY 1 MULTICYCLE mult_dd399d4082bfb1cbfba92496f4a2a48f70bd() MINCLKPRD 8.38 NAME COMP_LOOP-3:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-212 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-5451 {}} {258 0 0 0-5450 {}} {258 0 0 0-5449 {}} {258 0 0 0-5448 {}}} SUCCS {{128 0 0 0-5448 {}} {128 0 0 0-5449 {}} {128 0 0 0-5450 {}} {128 0 0 0-5451 {}} {259 0 0 0-5453 {}}} CYCLES {}}
set a(0-5453) {AREA_SCORE {} NAME COMP_LOOP-3:mult.return TYPE {C-CORE PORT} PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-213 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-5452 {}}} SUCCS {{259 0 2.250 0-5454 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5454) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-214 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-5454 {}} {259 0 2.250 0-5453 {}} {258 0 0 0-5441 {}} {256 0 0 0-5432 {}} {258 0 2.250 0-5431 {}} {256 0 0 0-5423 {}}} SUCCS {{774 0 2.250 0-5423 {}} {774 0 2.250 0-5432 {}} {774 0 0 0-5441 {}} {774 0 0 0-5454 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5455) {AREA_SCORE {} NAME VEC_LOOP:j:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-215 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-5460 {}}} SUCCS {{259 0 0 0-5456 {}} {130 0 0 0-5459 {}} {256 0 0 0-5460 {}}} CYCLES {}}
set a(0-5456) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-216 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-5455 {}}} SUCCS {{259 0 0 0-5457 {}} {130 0 0 0-5459 {}}} CYCLES {}}
set a(0-5457) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-3:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-217 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-5456 {}}} SUCCS {{259 0 0 0-5458 {}} {130 0 0 0-5459 {}} {258 0 0 0-5460 {}}} CYCLES {}}
set a(0-5458) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-218 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5457 {}}} SUCCS {{259 0 0 0-5459 {}}} CYCLES {}}
set a(0-5459) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-5258 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-219 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5458 {}} {130 0 0 0-5457 {}} {130 0 0 0-5456 {}} {130 0 0 0-5455 {}} {130 0 0 0-5454 {}} {130 0 0 0-5453 {}} {130 0 0 0-5451 {}} {130 0 0 0-5450 {}} {130 0 0 0-5449 {}} {130 0 0 0-5448 {}} {130 0 0 0-5447 {}} {130 0 0 0-5445 {}} {130 0 0 0-5444 {}} {130 0 0 0-5443 {}} {130 0 0 0-5442 {}} {130 0 0 0-5441 {}} {130 0 0 0-5440 {}} {130 0 0 0-5439 {}} {130 0 0 0-5438 {}} {130 0 0 0-5437 {}} {130 0 0 0-5435 {}} {130 0 0 0-5434 {}} {130 0 0 0-5433 {}} {130 0 0 0-5432 {}} {130 0 0 0-5431 {}} {130 0 0 0-5430 {}} {130 0 0 0-5429 {}} {130 0 0 0-5428 {}} {130 0 0 0-5427 {}} {130 0 0 0-5426 {}} {130 0 0 0-5425 {}} {130 0 0 0-5424 {}} {130 0 0 0-5423 {}} {130 0 0 0-5422 {}} {130 0 0 0-5421 {}} {130 0 0 0-5420 {}} {130 0 0 0-5419 {}} {130 0 0 0-5418 {}} {130 0 0 0-5417 {}} {130 0 0 0-5416 {}} {130 0 0 0-5415 {}} {130 0 0 0-5414 {}}} SUCCS {{129 0 0 0-5460 {}}} CYCLES {}}
set a(0-5460) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5258 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-5460 {}} {129 0 0 0-5459 {}} {258 0 0 0-5457 {}} {256 0 0 0-5455 {}} {256 0 0 0-5438 {}} {256 0 0 0-5429 {}} {256 0 0 0-5420 {}} {256 0 0 0-5414 {}}} SUCCS {{774 0 0 0-5414 {}} {774 0 0 0-5420 {}} {774 0 0 0-5429 {}} {774 0 0 0-5438 {}} {774 0 0 0-5455 {}} {772 0 0 0-5460 {}}} CYCLES {}}
set a(0-5258) {CHI {0-5414 0-5415 0-5416 0-5417 0-5418 0-5419 0-5420 0-5421 0-5422 0-5423 0-5424 0-5425 0-5426 0-5427 0-5428 0-5429 0-5430 0-5431 0-5432 0-5433 0-5434 0-5435 0-5436 0-5437 0-5438 0-5439 0-5440 0-5441 0-5442 0-5443 0-5444 0-5445 0-5446 0-5447 0-5448 0-5449 0-5450 0-5451 0-5452 0-5453 0-5454 0-5455 0-5456 0-5457 0-5458 0-5459 0-5460} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {9030 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 9030 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 9030 NAME COMP_LOOP-3:VEC_LOOP TYPE LOOP DELAY {90310.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-220 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-5413 {}} {258 0 0 0-5412 {}} {130 0 0 0-5411 {}} {258 0 0 0-5410 {}} {130 0 0 0-5409 {}} {130 0 0 0-5408 {}} {130 0 0 0-5407 {}} {130 0 0 0-5406 {}} {130 0 0 0-5405 {}} {130 0 0 0-5404 {}} {64 0 0 0-5403 {}} {64 0 0 0-5257 {}} {774 0 0 0-5770 {}}} SUCCS {{772 0 0 0-5413 {}} {131 0 0 0-5461 {}} {130 0 0 0-5462 {}} {130 0 0 0-5463 {}} {130 0 0 0-5464 {}} {130 0 0 0-5465 {}} {130 0 0 0-5466 {}} {130 0 0 0-5467 {}} {130 0 0 0-5468 {}} {130 0 0 0-5469 {}} {130 0 0 0-5470 {}} {64 0 0 0-5259 {}} {256 0 0 0-5770 {}}} CYCLES {}}
set a(0-5461) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-3) TYPE READSLICE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-221 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{131 0 0 0-5258 {}}} SUCCS {{259 0 0 0-5462 {}} {130 0 0 0-5470 {}}} CYCLES {}}
set a(0-5462) {AREA_SCORE {} NAME COMP_LOOP-4:not#3 TYPE NOT PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-222 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{259 0 0 0-5461 {}} {130 0 0 0-5258 {}}} SUCCS {{259 0 0 0-5463 {}} {130 0 0 0-5470 {}}} CYCLES {}}
set a(0-5463) {AREA_SCORE {} NAME COMP_LOOP-4:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-223 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{259 0 0 0-5462 {}} {130 0 0 0-5258 {}}} SUCCS {{258 0 0 0-5467 {}} {130 0 0 0-5470 {}}} CYCLES {}}
set a(0-5464) {AREA_SCORE {} NAME COMP_LOOP:k:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-224 LOC {4 1.0 5 0.0 5 0.0 5 0.0 5 0.8724999999999999} PREDS {{130 0 0 0-5258 {}} {774 0 0 0-5770 {}}} SUCCS {{259 0 0 0-5465 {}} {130 0 0 0-5470 {}} {256 0 0 0-5770 {}}} CYCLES {}}
set a(0-5465) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#13 TYPE READSLICE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-225 LOC {4 1.0 5 0.0 5 0.0 5 0.8724999999999999} PREDS {{259 0 0 0-5464 {}} {130 0 0 0-5258 {}}} SUCCS {{259 0 0 0-5466 {}} {130 0 0 0-5470 {}}} CYCLES {}}
set a(0-5466) {AREA_SCORE {} NAME COMP_LOOP:conc#9 TYPE CONCATENATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-226 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{259 0 0 0-5465 {}} {130 0 0 0-5258 {}}} SUCCS {{259 0 0 0-5467 {}} {130 0 0 0-5470 {}}} CYCLES {}}
set a(0-5467) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 1 NAME COMP_LOOP:acc TYPE ACCU DELAY {1.02 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-227 LOC {5 0.0 5 0.8724999999999999 5 0.8724999999999999 5 0.999999875 5 0.999999875} PREDS {{259 0 0 0-5466 {}} {258 0 0 0-5463 {}} {130 0 0 0-5258 {}}} SUCCS {{259 0 0 0-5468 {}} {130 0 0 0-5470 {}}} CYCLES {}}
set a(0-5468) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc)(8) TYPE READSLICE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-228 LOC {5 0.1275 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-5467 {}} {130 0 0 0-5258 {}}} SUCCS {{259 0 0 0-5469 {}} {130 0 0 0-5470 {}}} CYCLES {}}
set a(0-5469) {AREA_SCORE {} NAME COMP_LOOP-4:not TYPE NOT PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-229 LOC {5 0.1275 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-5468 {}} {130 0 0 0-5258 {}}} SUCCS {{259 0 0 0-5470 {}}} CYCLES {}}
set a(0-5470) {AREA_SCORE {} NAME COMP_LOOP-4:break(COMP_LOOP) TYPE TERMINATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-230 LOC {5 0.1275 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-5469 {}} {130 0 0 0-5468 {}} {130 0 0 0-5467 {}} {130 0 0 0-5466 {}} {130 0 0 0-5465 {}} {130 0 0 0-5464 {}} {130 0 0 0-5463 {}} {130 0 0 0-5462 {}} {130 0 0 0-5461 {}} {130 0 0 0-5258 {}}} SUCCS {{128 0 0 0-5477 {}} {64 0 0 0-5259 {}}} CYCLES {}}
set a(0-5471) {AREA_SCORE {} NAME COMP_LOOP:k:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-231 LOC {0 1.0 4 0.0 4 0.0 4 0.0 4 0.19218444999999998} PREDS {{774 0 0 0-5770 {}}} SUCCS {{259 0 0 0-5472 {}} {130 0 0 0-5259 {}} {256 0 0 0-5770 {}}} CYCLES {}}
set a(0-5472) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#3 TYPE READSLICE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-232 LOC {0 1.0 4 0.0 4 0.0 4 0.19218444999999998} PREDS {{259 0 0 0-5471 {}}} SUCCS {{259 0 0 0-5473 {}} {130 0 0 0-5259 {}}} CYCLES {}}
set a(0-5473) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#3 TYPE CONCATENATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-233 LOC {0 1.0 4 0.19218444999999998 4 0.19218444999999998 4 0.19218444999999998} PREDS {{259 0 0 0-5472 {}}} SUCCS {{259 0 0 0-5474 {}} {130 0 0 0-5259 {}}} CYCLES {}}
set a(0-5474) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-4:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-234 LOC {1 0.18687499999999999 4 0.19218444999999998 4 0.19218444999999998 4 0.6562499275 4 0.6562499275} PREDS {{259 0 0 0-5473 {}} {258 0 0 0-5345 {}}} SUCCS {{259 0 2.250 0-5475 {}} {258 0 2.250 0-5476 {}} {130 0 0 0-5259 {}}} CYCLES {}}
set a(0-5475) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-235 LOC {1 1.0 4 0.95 4 1.0 5 0.2999998749999999 5 0.2999998749999999} PREDS {{259 0 2.250 0-5474 {}}} SUCCS {{258 0 0 0-5259 {}}} CYCLES {}}
set a(0-5476) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-236 LOC {1 1.0 4 0.95 4 1.0 5 0.2999998749999999 5 0.2999998749999999} PREDS {{258 0 2.250 0-5474 {}}} SUCCS {{258 0 0 0-5259 {}}} CYCLES {}}
set a(0-5477) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-237 LOC {5 0.0 5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{128 0 0 0-5470 {}} {772 0 0 0-5259 {}}} SUCCS {{259 0 0 0-5259 {}}} CYCLES {}}
set a(0-5478) {AREA_SCORE {} NAME VEC_LOOP:j:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-238 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {{774 0 0 0-5518 {}}} SUCCS {{259 0 0 0-5479 {}} {130 0 0 0-5517 {}} {256 0 0 0-5518 {}}} CYCLES {}}
set a(0-5479) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-239 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-5478 {}}} SUCCS {{258 0 0 0-5483 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5480) {AREA_SCORE {} NAME COMP_LOOP:k:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-240 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {} SUCCS {{259 0 0 0-5481 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5481) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#14 TYPE READSLICE PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-241 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-5480 {}}} SUCCS {{259 0 0 0-5482 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5482) {AREA_SCORE {} NAME VEC_LOOP:conc#6 TYPE CONCATENATE PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-242 LOC {0 1.0 1 0.52687505 1 0.52687505 1 0.52687505} PREDS {{259 0 0 0-5481 {}}} SUCCS {{259 0 0 0-5483 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5483) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-243 LOC {1 0.0 1 0.52687505 1 0.52687505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-5482 {}} {258 0 0 0-5479 {}}} SUCCS {{259 0 2.250 0-5484 {}} {258 0 2.250 0-5499 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5484) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-244 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-5483 {}} {774 0 2.250 0-5512 {}} {774 0 2.250 0-5499 {}}} SUCCS {{258 0 0 0-5494 {}} {256 0 0 0-5499 {}} {258 0 0 0-5501 {}} {256 0 0 0-5512 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5485) {AREA_SCORE {} NAME COMP_LOOP:k:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-245 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.39750005} PREDS {} SUCCS {{259 0 0 0-5486 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5486) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#15 TYPE READSLICE PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-246 LOC {0 1.0 1 0.0 1 0.0 1 0.39750005} PREDS {{259 0 0 0-5485 {}}} SUCCS {{259 0 0 0-5487 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5487) {AREA_SCORE {} NAME VEC_LOOP:conc#7 TYPE CONCATENATE PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-247 LOC {0 1.0 1 0.39750005 1 0.39750005 1 0.39750005} PREDS {{259 0 0 0-5486 {}}} SUCCS {{258 0 0 0-5489 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5488) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-248 LOC {0 1.0 1 0.39750005 1 0.39750005 1 0.39750005} PREDS {} SUCCS {{259 0 0 0-5489 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5489) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#17 TYPE ACCU DELAY {1.03 ns} PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-249 LOC {1 0.0 1 0.39750005 1 0.39750005 1 0.526874925 1 0.526874925} PREDS {{259 0 0 0-5488 {}} {258 0 0 0-5487 {}}} SUCCS {{258 0 0 0-5492 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5490) {AREA_SCORE {} NAME VEC_LOOP:j:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-250 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {{774 0 0 0-5518 {}}} SUCCS {{259 0 0 0-5491 {}} {130 0 0 0-5517 {}} {256 0 0 0-5518 {}}} CYCLES {}}
set a(0-5491) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-251 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-5490 {}}} SUCCS {{259 0 0 0-5492 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5492) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-252 LOC {1 0.129375 1 0.52687505 1 0.52687505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-5491 {}} {258 0 0 0-5489 {}}} SUCCS {{259 0 2.250 0-5493 {}} {258 0 2.250 0-5512 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5493) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-253 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-5492 {}} {774 0 2.250 0-5512 {}} {774 0 2.250 0-5499 {}}} SUCCS {{259 0 0 0-5494 {}} {256 0 0 0-5499 {}} {258 0 0 0-5500 {}} {256 0 0 0-5512 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5494) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-254 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-5493 {}} {258 0 0 0-5484 {}}} SUCCS {{259 0 0 0-5495 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5495) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.base TYPE {C-CORE PORT} PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-255 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-5494 {}} {128 0 0 0-5497 {}}} SUCCS {{258 0 0 0-5497 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5496) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.m TYPE {C-CORE PORT} PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-256 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-5497 {}}} SUCCS {{259 0 0 0-5497 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5497) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_4e8eb5d29cd6616994f3ae99c3f0659b60c5() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-257 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-5496 {}} {258 0 0 0-5495 {}}} SUCCS {{128 0 0 0-5495 {}} {128 0 0 0-5496 {}} {259 0 0 0-5498 {}}} CYCLES {}}
set a(0-5498) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.return TYPE {C-CORE PORT} PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-258 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-5497 {}}} SUCCS {{259 0 2.250 0-5499 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5499) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-259 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-5499 {}} {259 0 2.250 0-5498 {}} {256 0 0 0-5493 {}} {256 0 0 0-5484 {}} {258 0 2.250 0-5483 {}} {774 0 0 0-5512 {}}} SUCCS {{774 0 2.250 0-5484 {}} {774 0 2.250 0-5493 {}} {774 0 0 0-5499 {}} {258 0 0 0-5512 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5500) {AREA_SCORE {} NAME COMP_LOOP-4:factor2:not TYPE NOT PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-260 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-5493 {}}} SUCCS {{259 0 0 0-5501 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5501) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-261 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-5500 {}} {258 0 0 0-5484 {}}} SUCCS {{259 0 0 0-5502 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5502) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.base TYPE {C-CORE PORT} PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-262 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-5501 {}} {128 0 0 0-5504 {}}} SUCCS {{258 0 0 0-5504 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5503) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.m TYPE {C-CORE PORT} PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-263 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-5504 {}}} SUCCS {{259 0 0 0-5504 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5504) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_b34d1fc81f426503f0338916345b2acd634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-264 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-5503 {}} {258 0 0 0-5502 {}}} SUCCS {{128 0 0 0-5502 {}} {128 0 0 0-5503 {}} {259 0 0 0-5505 {}}} CYCLES {}}
set a(0-5505) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.return TYPE {C-CORE PORT} PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-265 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5504 {}}} SUCCS {{259 0 0 0-5506 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5506) {AREA_SCORE {} NAME COMP_LOOP-4:mult.x TYPE {C-CORE PORT} PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-266 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5505 {}} {128 0 0 0-5510 {}}} SUCCS {{258 0 0 0-5510 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5507) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y TYPE {C-CORE PORT} PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-267 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5510 {}}} SUCCS {{258 0 0 0-5510 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5508) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y_ TYPE {C-CORE PORT} PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-268 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5510 {}}} SUCCS {{258 0 0 0-5510 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5509) {AREA_SCORE {} NAME COMP_LOOP-4:mult.p TYPE {C-CORE PORT} PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-269 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5510 {}}} SUCCS {{259 0 0 0-5510 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5510) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_dd399d4082bfb1cbfba92496f4a2a48f70bd() QUANTITY 1 MULTICYCLE mult_dd399d4082bfb1cbfba92496f4a2a48f70bd() MINCLKPRD 8.38 NAME COMP_LOOP-4:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-270 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-5509 {}} {258 0 0 0-5508 {}} {258 0 0 0-5507 {}} {258 0 0 0-5506 {}}} SUCCS {{128 0 0 0-5506 {}} {128 0 0 0-5507 {}} {128 0 0 0-5508 {}} {128 0 0 0-5509 {}} {259 0 0 0-5511 {}}} CYCLES {}}
set a(0-5511) {AREA_SCORE {} NAME COMP_LOOP-4:mult.return TYPE {C-CORE PORT} PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-271 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-5510 {}}} SUCCS {{259 0 2.250 0-5512 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5512) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-272 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-5512 {}} {259 0 2.250 0-5511 {}} {258 0 0 0-5499 {}} {256 0 0 0-5493 {}} {258 0 2.250 0-5492 {}} {256 0 0 0-5484 {}}} SUCCS {{774 0 2.250 0-5484 {}} {774 0 2.250 0-5493 {}} {774 0 0 0-5499 {}} {774 0 0 0-5512 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5513) {AREA_SCORE {} NAME VEC_LOOP:j:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-273 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-5518 {}}} SUCCS {{259 0 0 0-5514 {}} {130 0 0 0-5517 {}} {256 0 0 0-5518 {}}} CYCLES {}}
set a(0-5514) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-274 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-5513 {}}} SUCCS {{259 0 0 0-5515 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5515) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-4:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-275 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-5514 {}}} SUCCS {{259 0 0 0-5516 {}} {130 0 0 0-5517 {}} {258 0 0 0-5518 {}}} CYCLES {}}
set a(0-5516) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-276 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5515 {}}} SUCCS {{259 0 0 0-5517 {}}} CYCLES {}}
set a(0-5517) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-5259 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-277 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5516 {}} {130 0 0 0-5515 {}} {130 0 0 0-5514 {}} {130 0 0 0-5513 {}} {130 0 0 0-5512 {}} {130 0 0 0-5511 {}} {130 0 0 0-5509 {}} {130 0 0 0-5508 {}} {130 0 0 0-5507 {}} {130 0 0 0-5506 {}} {130 0 0 0-5505 {}} {130 0 0 0-5503 {}} {130 0 0 0-5502 {}} {130 0 0 0-5501 {}} {130 0 0 0-5500 {}} {130 0 0 0-5499 {}} {130 0 0 0-5498 {}} {130 0 0 0-5496 {}} {130 0 0 0-5495 {}} {130 0 0 0-5494 {}} {130 0 0 0-5493 {}} {130 0 0 0-5492 {}} {130 0 0 0-5491 {}} {130 0 0 0-5490 {}} {130 0 0 0-5489 {}} {130 0 0 0-5488 {}} {130 0 0 0-5487 {}} {130 0 0 0-5486 {}} {130 0 0 0-5485 {}} {130 0 0 0-5484 {}} {130 0 0 0-5483 {}} {130 0 0 0-5482 {}} {130 0 0 0-5481 {}} {130 0 0 0-5480 {}} {130 0 0 0-5479 {}} {130 0 0 0-5478 {}}} SUCCS {{129 0 0 0-5518 {}}} CYCLES {}}
set a(0-5518) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#4.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5259 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-5518 {}} {129 0 0 0-5517 {}} {258 0 0 0-5515 {}} {256 0 0 0-5513 {}} {256 0 0 0-5490 {}} {256 0 0 0-5478 {}}} SUCCS {{774 0 0 0-5478 {}} {774 0 0 0-5490 {}} {774 0 0 0-5513 {}} {772 0 0 0-5518 {}}} CYCLES {}}
set a(0-5259) {CHI {0-5478 0-5479 0-5480 0-5481 0-5482 0-5483 0-5484 0-5485 0-5486 0-5487 0-5488 0-5489 0-5490 0-5491 0-5492 0-5493 0-5494 0-5495 0-5496 0-5497 0-5498 0-5499 0-5500 0-5501 0-5502 0-5503 0-5504 0-5505 0-5506 0-5507 0-5508 0-5509 0-5510 0-5511 0-5512 0-5513 0-5514 0-5515 0-5516 0-5517 0-5518} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {9030 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 9030 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 9030 NAME COMP_LOOP-4:VEC_LOOP TYPE LOOP DELAY {90310.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-278 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-5477 {}} {258 0 0 0-5476 {}} {258 0 0 0-5475 {}} {130 0 0 0-5474 {}} {130 0 0 0-5473 {}} {130 0 0 0-5472 {}} {130 0 0 0-5471 {}} {64 0 0 0-5470 {}} {64 0 0 0-5258 {}} {774 0 0 0-5770 {}}} SUCCS {{772 0 0 0-5477 {}} {131 0 0 0-5519 {}} {130 0 0 0-5520 {}} {130 0 0 0-5521 {}} {130 0 0 0-5522 {}} {130 0 0 0-5523 {}} {130 0 0 0-5524 {}} {130 0 0 0-5525 {}} {130 0 0 0-5526 {}} {130 0 0 0-5527 {}} {130 0 0 0-5528 {}} {64 0 0 0-5260 {}} {256 0 0 0-5770 {}}} CYCLES {}}
set a(0-5519) {AREA_SCORE {} NAME COMP_LOOP-5:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-279 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{131 0 0 0-5259 {}}} SUCCS {{259 0 0 0-5520 {}} {130 0 0 0-5528 {}}} CYCLES {}}
set a(0-5520) {AREA_SCORE {} NAME COMP_LOOP-5:not#3 TYPE NOT PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-280 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{259 0 0 0-5519 {}} {130 0 0 0-5259 {}}} SUCCS {{259 0 0 0-5521 {}} {130 0 0 0-5528 {}}} CYCLES {}}
set a(0-5521) {AREA_SCORE {} NAME COMP_LOOP-5:COMP_LOOP:conc TYPE CONCATENATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-281 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{259 0 0 0-5520 {}} {130 0 0 0-5259 {}}} SUCCS {{258 0 0 0-5525 {}} {130 0 0 0-5528 {}}} CYCLES {}}
set a(0-5522) {AREA_SCORE {} NAME COMP_LOOP:k:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-282 LOC {5 1.0 6 0.0 6 0.0 6 0.0 6 0.8687499999999999} PREDS {{130 0 0 0-5259 {}} {774 0 0 0-5770 {}}} SUCCS {{259 0 0 0-5523 {}} {130 0 0 0-5528 {}} {256 0 0 0-5770 {}}} CYCLES {}}
set a(0-5523) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#16 TYPE READSLICE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-283 LOC {5 1.0 6 0.0 6 0.0 6 0.8687499999999999} PREDS {{259 0 0 0-5522 {}} {130 0 0 0-5259 {}}} SUCCS {{259 0 0 0-5524 {}} {130 0 0 0-5528 {}}} CYCLES {}}
set a(0-5524) {AREA_SCORE {} NAME COMP_LOOP:conc#12 TYPE CONCATENATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-284 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{259 0 0 0-5523 {}} {130 0 0 0-5259 {}}} SUCCS {{259 0 0 0-5525 {}} {130 0 0 0-5528 {}}} CYCLES {}}
set a(0-5525) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-5:acc TYPE ACCU DELAY {1.05 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-285 LOC {6 0.0 6 0.8687499999999999 6 0.8687499999999999 6 0.9999998749999999 6 0.9999998749999999} PREDS {{259 0 0 0-5524 {}} {258 0 0 0-5521 {}} {130 0 0 0-5259 {}}} SUCCS {{259 0 0 0-5526 {}} {130 0 0 0-5528 {}}} CYCLES {}}
set a(0-5526) {AREA_SCORE {} NAME COMP_LOOP-5:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-286 LOC {6 0.13125 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-5525 {}} {130 0 0 0-5259 {}}} SUCCS {{259 0 0 0-5527 {}} {130 0 0 0-5528 {}}} CYCLES {}}
set a(0-5527) {AREA_SCORE {} NAME COMP_LOOP-5:not TYPE NOT PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-287 LOC {6 0.13125 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-5526 {}} {130 0 0 0-5259 {}}} SUCCS {{259 0 0 0-5528 {}}} CYCLES {}}
set a(0-5528) {AREA_SCORE {} NAME COMP_LOOP-5:break(COMP_LOOP) TYPE TERMINATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-288 LOC {6 0.13125 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-5527 {}} {130 0 0 0-5526 {}} {130 0 0 0-5525 {}} {130 0 0 0-5524 {}} {130 0 0 0-5523 {}} {130 0 0 0-5522 {}} {130 0 0 0-5521 {}} {130 0 0 0-5520 {}} {130 0 0 0-5519 {}} {130 0 0 0-5259 {}}} SUCCS {{128 0 0 0-5538 {}} {64 0 0 0-5260 {}}} CYCLES {}}
set a(0-5529) {AREA_SCORE 9.60 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,11) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-289 LOC {1 0.118125 1 0.4671844 1 0.4671844 1 0.535934275 5 0.192184325} PREDS {{258 0 0 0-5279 {}}} SUCCS {{258 0 0 0-5533 {}} {130 0 0 0-5260 {}}} CYCLES {}}
set a(0-5530) {AREA_SCORE {} NAME COMP_LOOP:k:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-290 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.19218444999999998} PREDS {{774 0 0 0-5770 {}}} SUCCS {{259 0 0 0-5531 {}} {130 0 0 0-5260 {}} {256 0 0 0-5770 {}}} CYCLES {}}
set a(0-5531) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#17 TYPE READSLICE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-291 LOC {0 1.0 1 0.0 1 0.0 5 0.19218444999999998} PREDS {{259 0 0 0-5530 {}}} SUCCS {{259 0 0 0-5532 {}} {130 0 0 0-5260 {}}} CYCLES {}}
set a(0-5532) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#4 TYPE CONCATENATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-292 LOC {0 1.0 1 0.5359343999999999 1 0.5359343999999999 5 0.19218444999999998} PREDS {{259 0 0 0-5531 {}}} SUCCS {{259 0 0 0-5533 {}} {130 0 0 0-5260 {}}} CYCLES {}}
set a(0-5533) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-293 LOC {1 0.18687499999999999 1 0.5359343999999999 1 0.5359343999999999 1 0.9999998774999999 5 0.6562499275} PREDS {{259 0 0 0-5532 {}} {258 0 0 0-5529 {}}} SUCCS {{259 0 0 0-5534 {}} {258 0 0 0-5536 {}} {130 0 0 0-5260 {}}} CYCLES {}}
set a(0-5534) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#16 TYPE CONCATENATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-294 LOC {1 0.6509406 5 0.6562500499999999 5 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-5533 {}}} SUCCS {{259 0 2.250 0-5535 {}} {130 0 0 0-5260 {}}} CYCLES {}}
set a(0-5535) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-295 LOC {1 1.0 5 0.95 5 1.0 6 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 2.250 0-5534 {}}} SUCCS {{258 0 0 0-5260 {}}} CYCLES {}}
set a(0-5536) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#2 TYPE CONCATENATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-296 LOC {1 0.6509406 5 0.6562500499999999 5 0.6562500499999999 5 0.6562500499999999} PREDS {{258 0 0 0-5533 {}}} SUCCS {{259 0 2.250 0-5537 {}} {130 0 0 0-5260 {}}} CYCLES {}}
set a(0-5537) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-297 LOC {1 1.0 5 0.95 5 1.0 6 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 2.250 0-5536 {}}} SUCCS {{258 0 0 0-5260 {}}} CYCLES {}}
set a(0-5538) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-298 LOC {6 0.0 6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{128 0 0 0-5528 {}} {772 0 0 0-5260 {}}} SUCCS {{259 0 0 0-5260 {}}} CYCLES {}}
set a(0-5539) {AREA_SCORE {} NAME VEC_LOOP:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-299 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5306250499999999} PREDS {{774 0 0 0-5585 {}}} SUCCS {{259 0 0 0-5540 {}} {130 0 0 0-5584 {}} {256 0 0 0-5585 {}}} CYCLES {}}
set a(0-5540) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#5)(9-2) TYPE READSLICE PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-300 LOC {0 1.0 1 0.0 1 0.0 1 0.5306250499999999} PREDS {{259 0 0 0-5539 {}}} SUCCS {{258 0 0 0-5544 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5541) {AREA_SCORE {} NAME COMP_LOOP:k:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-301 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5306250499999999} PREDS {} SUCCS {{259 0 0 0-5542 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5542) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#18 TYPE READSLICE PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-302 LOC {0 1.0 1 0.0 1 0.0 1 0.5306250499999999} PREDS {{259 0 0 0-5541 {}}} SUCCS {{259 0 0 0-5543 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5543) {AREA_SCORE {} NAME VEC_LOOP:conc#8 TYPE CONCATENATE PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-303 LOC {0 1.0 1 0.5306250499999999 1 0.5306250499999999 1 0.5306250499999999} PREDS {{259 0 0 0-5542 {}}} SUCCS {{259 0 0 0-5544 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5544) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 1 NAME VEC_LOOP:acc#12 TYPE ACCU DELAY {1.01 ns} PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-304 LOC {1 0.0 1 0.5306250499999999 1 0.5306250499999999 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-5543 {}} {258 0 0 0-5540 {}}} SUCCS {{258 0 0 0-5547 {}} {258 0 0 0-5565 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5545) {AREA_SCORE {} NAME VEC_LOOP:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-305 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{774 0 0 0-5585 {}}} SUCCS {{259 0 0 0-5546 {}} {130 0 0 0-5584 {}} {256 0 0 0-5585 {}}} CYCLES {}}
set a(0-5546) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#5)(1-0)#1 TYPE READSLICE PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-306 LOC {0 1.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{259 0 0 0-5545 {}}} SUCCS {{259 0 0 0-5547 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5547) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-307 LOC {1 0.125625 1 0.6562500499999999 1 0.6562500499999999 1 0.6562500499999999} PREDS {{259 0 0 0-5546 {}} {258 0 0 0-5544 {}}} SUCCS {{259 0 2.250 0-5548 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5548) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-308 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-5547 {}} {774 0 2.250 0-5579 {}} {774 0 2.250 0-5566 {}}} SUCCS {{258 0 0 0-5558 {}} {256 0 0 0-5566 {}} {258 0 0 0-5568 {}} {256 0 0 0-5579 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5549) {AREA_SCORE {} NAME COMP_LOOP:k:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-309 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.39750005} PREDS {} SUCCS {{259 0 0 0-5550 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5550) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#19 TYPE READSLICE PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-310 LOC {0 1.0 1 0.0 1 0.0 1 0.39750005} PREDS {{259 0 0 0-5549 {}}} SUCCS {{259 0 0 0-5551 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5551) {AREA_SCORE {} NAME VEC_LOOP:conc#9 TYPE CONCATENATE PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-311 LOC {0 1.0 1 0.39750005 1 0.39750005 1 0.39750005} PREDS {{259 0 0 0-5550 {}}} SUCCS {{258 0 0 0-5553 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5552) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-312 LOC {0 1.0 1 0.39750005 1 0.39750005 1 0.39750005} PREDS {} SUCCS {{259 0 0 0-5553 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5553) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#18 TYPE ACCU DELAY {1.03 ns} PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-313 LOC {1 0.0 1 0.39750005 1 0.39750005 1 0.526874925 1 0.526874925} PREDS {{259 0 0 0-5552 {}} {258 0 0 0-5551 {}}} SUCCS {{258 0 0 0-5556 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5554) {AREA_SCORE {} NAME VEC_LOOP:j:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-314 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {{774 0 0 0-5585 {}}} SUCCS {{259 0 0 0-5555 {}} {130 0 0 0-5584 {}} {256 0 0 0-5585 {}}} CYCLES {}}
set a(0-5555) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-315 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-5554 {}}} SUCCS {{259 0 0 0-5556 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5556) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-5:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-316 LOC {1 0.129375 1 0.52687505 1 0.52687505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-5555 {}} {258 0 0 0-5553 {}}} SUCCS {{259 0 2.250 0-5557 {}} {258 0 2.250 0-5579 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5557) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-317 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-5556 {}} {774 0 2.250 0-5579 {}} {774 0 2.250 0-5566 {}}} SUCCS {{259 0 0 0-5558 {}} {256 0 0 0-5566 {}} {258 0 0 0-5567 {}} {256 0 0 0-5579 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5558) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-5:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-318 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-5557 {}} {258 0 0 0-5548 {}}} SUCCS {{259 0 0 0-5559 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5559) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.base TYPE {C-CORE PORT} PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-319 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-5558 {}} {128 0 0 0-5561 {}}} SUCCS {{258 0 0 0-5561 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5560) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.m TYPE {C-CORE PORT} PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-320 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-5561 {}}} SUCCS {{259 0 0 0-5561 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5561) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_4e8eb5d29cd6616994f3ae99c3f0659b60c5() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-5:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-321 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-5560 {}} {258 0 0 0-5559 {}}} SUCCS {{128 0 0 0-5559 {}} {128 0 0 0-5560 {}} {259 0 0 0-5562 {}}} CYCLES {}}
set a(0-5562) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.return TYPE {C-CORE PORT} PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-322 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-5561 {}}} SUCCS {{258 0 2.250 0-5566 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5563) {AREA_SCORE {} NAME VEC_LOOP:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-323 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{774 0 0 0-5585 {}}} SUCCS {{259 0 0 0-5564 {}} {130 0 0 0-5584 {}} {256 0 0 0-5585 {}}} CYCLES {}}
set a(0-5564) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#5)(1-0) TYPE READSLICE PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-324 LOC {0 1.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{259 0 0 0-5563 {}}} SUCCS {{259 0 0 0-5565 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5565) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-325 LOC {1 0.125625 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-5564 {}} {258 0 0 0-5544 {}}} SUCCS {{259 0 2.250 0-5566 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5566) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-326 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-5566 {}} {259 0 2.250 0-5565 {}} {258 0 2.250 0-5562 {}} {256 0 0 0-5557 {}} {256 0 0 0-5548 {}} {774 0 0 0-5579 {}}} SUCCS {{774 0 2.250 0-5548 {}} {774 0 2.250 0-5557 {}} {774 0 0 0-5566 {}} {258 0 0 0-5579 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5567) {AREA_SCORE {} NAME COMP_LOOP-5:factor2:not TYPE NOT PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-327 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-5557 {}}} SUCCS {{259 0 0 0-5568 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5568) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-5:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-328 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-5567 {}} {258 0 0 0-5548 {}}} SUCCS {{259 0 0 0-5569 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5569) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.base TYPE {C-CORE PORT} PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-329 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-5568 {}} {128 0 0 0-5571 {}}} SUCCS {{258 0 0 0-5571 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5570) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.m TYPE {C-CORE PORT} PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-330 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-5571 {}}} SUCCS {{259 0 0 0-5571 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5571) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_b34d1fc81f426503f0338916345b2acd634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-5:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-331 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-5570 {}} {258 0 0 0-5569 {}}} SUCCS {{128 0 0 0-5569 {}} {128 0 0 0-5570 {}} {259 0 0 0-5572 {}}} CYCLES {}}
set a(0-5572) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.return TYPE {C-CORE PORT} PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-332 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5571 {}}} SUCCS {{259 0 0 0-5573 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5573) {AREA_SCORE {} NAME COMP_LOOP-5:mult.x TYPE {C-CORE PORT} PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-333 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5572 {}} {128 0 0 0-5577 {}}} SUCCS {{258 0 0 0-5577 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5574) {AREA_SCORE {} NAME COMP_LOOP-5:mult.y TYPE {C-CORE PORT} PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-334 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5577 {}}} SUCCS {{258 0 0 0-5577 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5575) {AREA_SCORE {} NAME COMP_LOOP-5:mult.y_ TYPE {C-CORE PORT} PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-335 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5577 {}}} SUCCS {{258 0 0 0-5577 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5576) {AREA_SCORE {} NAME COMP_LOOP-5:mult.p TYPE {C-CORE PORT} PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-336 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5577 {}}} SUCCS {{259 0 0 0-5577 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5577) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_dd399d4082bfb1cbfba92496f4a2a48f70bd() QUANTITY 1 MULTICYCLE mult_dd399d4082bfb1cbfba92496f4a2a48f70bd() MINCLKPRD 8.38 NAME COMP_LOOP-5:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-337 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-5576 {}} {258 0 0 0-5575 {}} {258 0 0 0-5574 {}} {258 0 0 0-5573 {}}} SUCCS {{128 0 0 0-5573 {}} {128 0 0 0-5574 {}} {128 0 0 0-5575 {}} {128 0 0 0-5576 {}} {259 0 0 0-5578 {}}} CYCLES {}}
set a(0-5578) {AREA_SCORE {} NAME COMP_LOOP-5:mult.return TYPE {C-CORE PORT} PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-338 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-5577 {}}} SUCCS {{259 0 2.250 0-5579 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5579) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-339 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-5579 {}} {259 0 2.250 0-5578 {}} {258 0 0 0-5566 {}} {256 0 0 0-5557 {}} {258 0 2.250 0-5556 {}} {256 0 0 0-5548 {}}} SUCCS {{774 0 2.250 0-5548 {}} {774 0 2.250 0-5557 {}} {774 0 0 0-5566 {}} {774 0 0 0-5579 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5580) {AREA_SCORE {} NAME VEC_LOOP:j:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-340 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-5585 {}}} SUCCS {{259 0 0 0-5581 {}} {130 0 0 0-5584 {}} {256 0 0 0-5585 {}}} CYCLES {}}
set a(0-5581) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-341 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-5580 {}}} SUCCS {{259 0 0 0-5582 {}} {130 0 0 0-5584 {}}} CYCLES {}}
set a(0-5582) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-5:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-342 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-5581 {}}} SUCCS {{259 0 0 0-5583 {}} {130 0 0 0-5584 {}} {258 0 0 0-5585 {}}} CYCLES {}}
set a(0-5583) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-343 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5582 {}}} SUCCS {{259 0 0 0-5584 {}}} CYCLES {}}
set a(0-5584) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-5260 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-344 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5583 {}} {130 0 0 0-5582 {}} {130 0 0 0-5581 {}} {130 0 0 0-5580 {}} {130 0 0 0-5579 {}} {130 0 0 0-5578 {}} {130 0 0 0-5576 {}} {130 0 0 0-5575 {}} {130 0 0 0-5574 {}} {130 0 0 0-5573 {}} {130 0 0 0-5572 {}} {130 0 0 0-5570 {}} {130 0 0 0-5569 {}} {130 0 0 0-5568 {}} {130 0 0 0-5567 {}} {130 0 0 0-5566 {}} {130 0 0 0-5565 {}} {130 0 0 0-5564 {}} {130 0 0 0-5563 {}} {130 0 0 0-5562 {}} {130 0 0 0-5560 {}} {130 0 0 0-5559 {}} {130 0 0 0-5558 {}} {130 0 0 0-5557 {}} {130 0 0 0-5556 {}} {130 0 0 0-5555 {}} {130 0 0 0-5554 {}} {130 0 0 0-5553 {}} {130 0 0 0-5552 {}} {130 0 0 0-5551 {}} {130 0 0 0-5550 {}} {130 0 0 0-5549 {}} {130 0 0 0-5548 {}} {130 0 0 0-5547 {}} {130 0 0 0-5546 {}} {130 0 0 0-5545 {}} {130 0 0 0-5544 {}} {130 0 0 0-5543 {}} {130 0 0 0-5542 {}} {130 0 0 0-5541 {}} {130 0 0 0-5540 {}} {130 0 0 0-5539 {}}} SUCCS {{129 0 0 0-5585 {}}} CYCLES {}}
set a(0-5585) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#5.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5260 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-5585 {}} {129 0 0 0-5584 {}} {258 0 0 0-5582 {}} {256 0 0 0-5580 {}} {256 0 0 0-5563 {}} {256 0 0 0-5554 {}} {256 0 0 0-5545 {}} {256 0 0 0-5539 {}}} SUCCS {{774 0 0 0-5539 {}} {774 0 0 0-5545 {}} {774 0 0 0-5554 {}} {774 0 0 0-5563 {}} {774 0 0 0-5580 {}} {772 0 0 0-5585 {}}} CYCLES {}}
set a(0-5260) {CHI {0-5539 0-5540 0-5541 0-5542 0-5543 0-5544 0-5545 0-5546 0-5547 0-5548 0-5549 0-5550 0-5551 0-5552 0-5553 0-5554 0-5555 0-5556 0-5557 0-5558 0-5559 0-5560 0-5561 0-5562 0-5563 0-5564 0-5565 0-5566 0-5567 0-5568 0-5569 0-5570 0-5571 0-5572 0-5573 0-5574 0-5575 0-5576 0-5577 0-5578 0-5579 0-5580 0-5581 0-5582 0-5583 0-5584 0-5585} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {9030 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 9030 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 9030 NAME COMP_LOOP-5:VEC_LOOP TYPE LOOP DELAY {90310.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-345 LOC {6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-5538 {}} {258 0 0 0-5537 {}} {130 0 0 0-5536 {}} {258 0 0 0-5535 {}} {130 0 0 0-5534 {}} {130 0 0 0-5533 {}} {130 0 0 0-5532 {}} {130 0 0 0-5531 {}} {130 0 0 0-5530 {}} {130 0 0 0-5529 {}} {64 0 0 0-5528 {}} {64 0 0 0-5259 {}} {774 0 0 0-5770 {}}} SUCCS {{772 0 0 0-5538 {}} {131 0 0 0-5586 {}} {130 0 0 0-5587 {}} {130 0 0 0-5588 {}} {130 0 0 0-5589 {}} {130 0 0 0-5590 {}} {130 0 0 0-5591 {}} {130 0 0 0-5592 {}} {130 0 0 0-5593 {}} {130 0 0 0-5594 {}} {130 0 0 0-5595 {}} {64 0 0 0-5261 {}} {256 0 0 0-5770 {}}} CYCLES {}}
set a(0-5586) {AREA_SCORE {} NAME COMP_LOOP-6:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-346 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{131 0 0 0-5260 {}}} SUCCS {{259 0 0 0-5587 {}} {130 0 0 0-5595 {}}} CYCLES {}}
set a(0-5587) {AREA_SCORE {} NAME COMP_LOOP-6:not#3 TYPE NOT PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-347 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{259 0 0 0-5586 {}} {130 0 0 0-5260 {}}} SUCCS {{259 0 0 0-5588 {}} {130 0 0 0-5595 {}}} CYCLES {}}
set a(0-5588) {AREA_SCORE {} NAME COMP_LOOP-6:COMP_LOOP:conc TYPE CONCATENATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-348 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{259 0 0 0-5587 {}} {130 0 0 0-5260 {}}} SUCCS {{258 0 0 0-5592 {}} {130 0 0 0-5595 {}}} CYCLES {}}
set a(0-5589) {AREA_SCORE {} NAME COMP_LOOP:k:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-349 LOC {6 1.0 7 0.0 7 0.0 7 0.0 7 0.8687499999999999} PREDS {{130 0 0 0-5260 {}} {774 0 0 0-5770 {}}} SUCCS {{259 0 0 0-5590 {}} {130 0 0 0-5595 {}} {256 0 0 0-5770 {}}} CYCLES {}}
set a(0-5590) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#20 TYPE READSLICE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-350 LOC {6 1.0 7 0.0 7 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-5589 {}} {130 0 0 0-5260 {}}} SUCCS {{259 0 0 0-5591 {}} {130 0 0 0-5595 {}}} CYCLES {}}
set a(0-5591) {AREA_SCORE {} NAME COMP_LOOP:conc#15 TYPE CONCATENATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-351 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{259 0 0 0-5590 {}} {130 0 0 0-5260 {}}} SUCCS {{259 0 0 0-5592 {}} {130 0 0 0-5595 {}}} CYCLES {}}
set a(0-5592) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-6:acc TYPE ACCU DELAY {1.05 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-352 LOC {7 0.0 7 0.8687499999999999 7 0.8687499999999999 7 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-5591 {}} {258 0 0 0-5588 {}} {130 0 0 0-5260 {}}} SUCCS {{259 0 0 0-5593 {}} {130 0 0 0-5595 {}}} CYCLES {}}
set a(0-5593) {AREA_SCORE {} NAME COMP_LOOP-6:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-353 LOC {7 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5592 {}} {130 0 0 0-5260 {}}} SUCCS {{259 0 0 0-5594 {}} {130 0 0 0-5595 {}}} CYCLES {}}
set a(0-5594) {AREA_SCORE {} NAME COMP_LOOP-6:not TYPE NOT PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-354 LOC {7 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5593 {}} {130 0 0 0-5260 {}}} SUCCS {{259 0 0 0-5595 {}}} CYCLES {}}
set a(0-5595) {AREA_SCORE {} NAME COMP_LOOP-6:break(COMP_LOOP) TYPE TERMINATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-355 LOC {7 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5594 {}} {130 0 0 0-5593 {}} {130 0 0 0-5592 {}} {130 0 0 0-5591 {}} {130 0 0 0-5590 {}} {130 0 0 0-5589 {}} {130 0 0 0-5588 {}} {130 0 0 0-5587 {}} {130 0 0 0-5586 {}} {130 0 0 0-5260 {}}} SUCCS {{128 0 0 0-5602 {}} {64 0 0 0-5261 {}}} CYCLES {}}
set a(0-5596) {AREA_SCORE {} NAME COMP_LOOP:k:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-356 LOC {0 1.0 5 0.0 5 0.0 5 0.0 6 0.19218444999999998} PREDS {{774 0 0 0-5770 {}}} SUCCS {{259 0 0 0-5597 {}} {130 0 0 0-5261 {}} {256 0 0 0-5770 {}}} CYCLES {}}
set a(0-5597) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#21 TYPE READSLICE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-357 LOC {0 1.0 5 0.0 5 0.0 6 0.19218444999999998} PREDS {{259 0 0 0-5596 {}}} SUCCS {{259 0 0 0-5598 {}} {130 0 0 0-5261 {}}} CYCLES {}}
set a(0-5598) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#5 TYPE CONCATENATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-358 LOC {0 1.0 5 0.5359343999999999 5 0.5359343999999999 6 0.19218444999999998} PREDS {{259 0 0 0-5597 {}}} SUCCS {{259 0 0 0-5599 {}} {130 0 0 0-5261 {}}} CYCLES {}}
set a(0-5599) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-6:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-359 LOC {1 0.18687499999999999 5 0.5359343999999999 5 0.5359343999999999 5 0.9999998774999999 6 0.6562499275} PREDS {{259 0 0 0-5598 {}} {258 0 0 0-5345 {}}} SUCCS {{259 0 2.250 0-5600 {}} {258 0 2.250 0-5601 {}} {130 0 0 0-5261 {}}} CYCLES {}}
set a(0-5600) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-360 LOC {1 1.0 6 0.95 6 1.0 7 0.2999998749999999 7 0.2999998749999999} PREDS {{259 0 2.250 0-5599 {}}} SUCCS {{258 0 0 0-5261 {}}} CYCLES {}}
set a(0-5601) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-361 LOC {1 1.0 6 0.95 6 1.0 7 0.2999998749999999 7 0.2999998749999999} PREDS {{258 0 2.250 0-5599 {}}} SUCCS {{258 0 0 0-5261 {}}} CYCLES {}}
set a(0-5602) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-362 LOC {7 0.0 7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{128 0 0 0-5595 {}} {772 0 0 0-5261 {}}} SUCCS {{259 0 0 0-5261 {}}} CYCLES {}}
set a(0-5603) {AREA_SCORE {} NAME VEC_LOOP:j:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-363 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {{774 0 0 0-5643 {}}} SUCCS {{259 0 0 0-5604 {}} {130 0 0 0-5642 {}} {256 0 0 0-5643 {}}} CYCLES {}}
set a(0-5604) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-364 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-5603 {}}} SUCCS {{258 0 0 0-5608 {}} {130 0 0 0-5642 {}}} CYCLES {}}
set a(0-5605) {AREA_SCORE {} NAME COMP_LOOP:k:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-365 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {} SUCCS {{259 0 0 0-5606 {}} {130 0 0 0-5642 {}}} CYCLES {}}
set a(0-5606) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#22 TYPE READSLICE PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-366 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-5605 {}}} SUCCS {{259 0 0 0-5607 {}} {130 0 0 0-5642 {}}} CYCLES {}}
set a(0-5607) {AREA_SCORE {} NAME VEC_LOOP:conc#10 TYPE CONCATENATE PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-367 LOC {0 1.0 1 0.52687505 1 0.52687505 1 0.52687505} PREDS {{259 0 0 0-5606 {}}} SUCCS {{259 0 0 0-5608 {}} {130 0 0 0-5642 {}}} CYCLES {}}
set a(0-5608) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-368 LOC {1 0.0 1 0.52687505 1 0.52687505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-5607 {}} {258 0 0 0-5604 {}}} SUCCS {{259 0 2.250 0-5609 {}} {258 0 2.250 0-5624 {}} {130 0 0 0-5642 {}}} CYCLES {}}
set a(0-5609) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-369 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-5608 {}} {774 0 2.250 0-5637 {}} {774 0 2.250 0-5624 {}}} SUCCS {{258 0 0 0-5619 {}} {256 0 0 0-5624 {}} {258 0 0 0-5626 {}} {256 0 0 0-5637 {}} {130 0 0 0-5642 {}}} CYCLES {}}
set a(0-5610) {AREA_SCORE {} NAME COMP_LOOP:k:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-370 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.39750005} PREDS {} SUCCS {{259 0 0 0-5611 {}} {130 0 0 0-5642 {}}} CYCLES {}}
set a(0-5611) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#23 TYPE READSLICE PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-371 LOC {0 1.0 1 0.0 1 0.0 1 0.39750005} PREDS {{259 0 0 0-5610 {}}} SUCCS {{259 0 0 0-5612 {}} {130 0 0 0-5642 {}}} CYCLES {}}
set a(0-5612) {AREA_SCORE {} NAME VEC_LOOP:conc#11 TYPE CONCATENATE PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-372 LOC {0 1.0 1 0.39750005 1 0.39750005 1 0.39750005} PREDS {{259 0 0 0-5611 {}}} SUCCS {{258 0 0 0-5614 {}} {130 0 0 0-5642 {}}} CYCLES {}}
set a(0-5613) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-373 LOC {0 1.0 1 0.39750005 1 0.39750005 1 0.39750005} PREDS {} SUCCS {{259 0 0 0-5614 {}} {130 0 0 0-5642 {}}} CYCLES {}}
set a(0-5614) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#19 TYPE ACCU DELAY {1.03 ns} PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-374 LOC {1 0.0 1 0.39750005 1 0.39750005 1 0.526874925 1 0.526874925} PREDS {{259 0 0 0-5613 {}} {258 0 0 0-5612 {}}} SUCCS {{258 0 0 0-5617 {}} {130 0 0 0-5642 {}}} CYCLES {}}
set a(0-5615) {AREA_SCORE {} NAME VEC_LOOP:j:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-375 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {{774 0 0 0-5643 {}}} SUCCS {{259 0 0 0-5616 {}} {130 0 0 0-5642 {}} {256 0 0 0-5643 {}}} CYCLES {}}
set a(0-5616) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-376 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-5615 {}}} SUCCS {{259 0 0 0-5617 {}} {130 0 0 0-5642 {}}} CYCLES {}}
set a(0-5617) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-377 LOC {1 0.129375 1 0.52687505 1 0.52687505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-5616 {}} {258 0 0 0-5614 {}}} SUCCS {{259 0 2.250 0-5618 {}} {258 0 2.250 0-5637 {}} {130 0 0 0-5642 {}}} CYCLES {}}
set a(0-5618) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-378 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-5617 {}} {774 0 2.250 0-5637 {}} {774 0 2.250 0-5624 {}}} SUCCS {{259 0 0 0-5619 {}} {256 0 0 0-5624 {}} {258 0 0 0-5625 {}} {256 0 0 0-5637 {}} {130 0 0 0-5642 {}}} CYCLES {}}
set a(0-5619) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-6:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-379 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-5618 {}} {258 0 0 0-5609 {}}} SUCCS {{259 0 0 0-5620 {}} {130 0 0 0-5642 {}}} CYCLES {}}
set a(0-5620) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.base TYPE {C-CORE PORT} PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-380 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-5619 {}} {128 0 0 0-5622 {}}} SUCCS {{258 0 0 0-5622 {}} {130 0 0 0-5642 {}}} CYCLES {}}
set a(0-5621) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.m TYPE {C-CORE PORT} PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-381 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-5622 {}}} SUCCS {{259 0 0 0-5622 {}} {130 0 0 0-5642 {}}} CYCLES {}}
set a(0-5622) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_4e8eb5d29cd6616994f3ae99c3f0659b60c5() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-6:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-382 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-5621 {}} {258 0 0 0-5620 {}}} SUCCS {{128 0 0 0-5620 {}} {128 0 0 0-5621 {}} {259 0 0 0-5623 {}}} CYCLES {}}
set a(0-5623) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.return TYPE {C-CORE PORT} PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-383 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-5622 {}}} SUCCS {{259 0 2.250 0-5624 {}} {130 0 0 0-5642 {}}} CYCLES {}}
set a(0-5624) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-384 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-5624 {}} {259 0 2.250 0-5623 {}} {256 0 0 0-5618 {}} {256 0 0 0-5609 {}} {258 0 2.250 0-5608 {}} {774 0 0 0-5637 {}}} SUCCS {{774 0 2.250 0-5609 {}} {774 0 2.250 0-5618 {}} {774 0 0 0-5624 {}} {258 0 0 0-5637 {}} {130 0 0 0-5642 {}}} CYCLES {}}
set a(0-5625) {AREA_SCORE {} NAME COMP_LOOP-6:factor2:not TYPE NOT PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-385 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-5618 {}}} SUCCS {{259 0 0 0-5626 {}} {130 0 0 0-5642 {}}} CYCLES {}}
set a(0-5626) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-6:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-386 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-5625 {}} {258 0 0 0-5609 {}}} SUCCS {{259 0 0 0-5627 {}} {130 0 0 0-5642 {}}} CYCLES {}}
set a(0-5627) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.base TYPE {C-CORE PORT} PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-387 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-5626 {}} {128 0 0 0-5629 {}}} SUCCS {{258 0 0 0-5629 {}} {130 0 0 0-5642 {}}} CYCLES {}}
set a(0-5628) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.m TYPE {C-CORE PORT} PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-388 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-5629 {}}} SUCCS {{259 0 0 0-5629 {}} {130 0 0 0-5642 {}}} CYCLES {}}
set a(0-5629) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_b34d1fc81f426503f0338916345b2acd634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-6:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-389 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-5628 {}} {258 0 0 0-5627 {}}} SUCCS {{128 0 0 0-5627 {}} {128 0 0 0-5628 {}} {259 0 0 0-5630 {}}} CYCLES {}}
set a(0-5630) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.return TYPE {C-CORE PORT} PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-390 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5629 {}}} SUCCS {{259 0 0 0-5631 {}} {130 0 0 0-5642 {}}} CYCLES {}}
set a(0-5631) {AREA_SCORE {} NAME COMP_LOOP-6:mult.x TYPE {C-CORE PORT} PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-391 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5630 {}} {128 0 0 0-5635 {}}} SUCCS {{258 0 0 0-5635 {}} {130 0 0 0-5642 {}}} CYCLES {}}
set a(0-5632) {AREA_SCORE {} NAME COMP_LOOP-6:mult.y TYPE {C-CORE PORT} PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-392 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5635 {}}} SUCCS {{258 0 0 0-5635 {}} {130 0 0 0-5642 {}}} CYCLES {}}
set a(0-5633) {AREA_SCORE {} NAME COMP_LOOP-6:mult.y_ TYPE {C-CORE PORT} PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-393 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5635 {}}} SUCCS {{258 0 0 0-5635 {}} {130 0 0 0-5642 {}}} CYCLES {}}
set a(0-5634) {AREA_SCORE {} NAME COMP_LOOP-6:mult.p TYPE {C-CORE PORT} PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-394 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5635 {}}} SUCCS {{259 0 0 0-5635 {}} {130 0 0 0-5642 {}}} CYCLES {}}
set a(0-5635) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_dd399d4082bfb1cbfba92496f4a2a48f70bd() QUANTITY 1 MULTICYCLE mult_dd399d4082bfb1cbfba92496f4a2a48f70bd() MINCLKPRD 8.38 NAME COMP_LOOP-6:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-395 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-5634 {}} {258 0 0 0-5633 {}} {258 0 0 0-5632 {}} {258 0 0 0-5631 {}}} SUCCS {{128 0 0 0-5631 {}} {128 0 0 0-5632 {}} {128 0 0 0-5633 {}} {128 0 0 0-5634 {}} {259 0 0 0-5636 {}}} CYCLES {}}
set a(0-5636) {AREA_SCORE {} NAME COMP_LOOP-6:mult.return TYPE {C-CORE PORT} PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-396 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-5635 {}}} SUCCS {{259 0 2.250 0-5637 {}} {130 0 0 0-5642 {}}} CYCLES {}}
set a(0-5637) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-397 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-5637 {}} {259 0 2.250 0-5636 {}} {258 0 0 0-5624 {}} {256 0 0 0-5618 {}} {258 0 2.250 0-5617 {}} {256 0 0 0-5609 {}}} SUCCS {{774 0 2.250 0-5609 {}} {774 0 2.250 0-5618 {}} {774 0 0 0-5624 {}} {774 0 0 0-5637 {}} {130 0 0 0-5642 {}}} CYCLES {}}
set a(0-5638) {AREA_SCORE {} NAME VEC_LOOP:j:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-398 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-5643 {}}} SUCCS {{259 0 0 0-5639 {}} {130 0 0 0-5642 {}} {256 0 0 0-5643 {}}} CYCLES {}}
set a(0-5639) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-399 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-5638 {}}} SUCCS {{259 0 0 0-5640 {}} {130 0 0 0-5642 {}}} CYCLES {}}
set a(0-5640) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-6:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-400 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-5639 {}}} SUCCS {{259 0 0 0-5641 {}} {130 0 0 0-5642 {}} {258 0 0 0-5643 {}}} CYCLES {}}
set a(0-5641) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-401 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5640 {}}} SUCCS {{259 0 0 0-5642 {}}} CYCLES {}}
set a(0-5642) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-5261 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-402 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5641 {}} {130 0 0 0-5640 {}} {130 0 0 0-5639 {}} {130 0 0 0-5638 {}} {130 0 0 0-5637 {}} {130 0 0 0-5636 {}} {130 0 0 0-5634 {}} {130 0 0 0-5633 {}} {130 0 0 0-5632 {}} {130 0 0 0-5631 {}} {130 0 0 0-5630 {}} {130 0 0 0-5628 {}} {130 0 0 0-5627 {}} {130 0 0 0-5626 {}} {130 0 0 0-5625 {}} {130 0 0 0-5624 {}} {130 0 0 0-5623 {}} {130 0 0 0-5621 {}} {130 0 0 0-5620 {}} {130 0 0 0-5619 {}} {130 0 0 0-5618 {}} {130 0 0 0-5617 {}} {130 0 0 0-5616 {}} {130 0 0 0-5615 {}} {130 0 0 0-5614 {}} {130 0 0 0-5613 {}} {130 0 0 0-5612 {}} {130 0 0 0-5611 {}} {130 0 0 0-5610 {}} {130 0 0 0-5609 {}} {130 0 0 0-5608 {}} {130 0 0 0-5607 {}} {130 0 0 0-5606 {}} {130 0 0 0-5605 {}} {130 0 0 0-5604 {}} {130 0 0 0-5603 {}}} SUCCS {{129 0 0 0-5643 {}}} CYCLES {}}
set a(0-5643) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#6.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5261 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-5643 {}} {129 0 0 0-5642 {}} {258 0 0 0-5640 {}} {256 0 0 0-5638 {}} {256 0 0 0-5615 {}} {256 0 0 0-5603 {}}} SUCCS {{774 0 0 0-5603 {}} {774 0 0 0-5615 {}} {774 0 0 0-5638 {}} {772 0 0 0-5643 {}}} CYCLES {}}
set a(0-5261) {CHI {0-5603 0-5604 0-5605 0-5606 0-5607 0-5608 0-5609 0-5610 0-5611 0-5612 0-5613 0-5614 0-5615 0-5616 0-5617 0-5618 0-5619 0-5620 0-5621 0-5622 0-5623 0-5624 0-5625 0-5626 0-5627 0-5628 0-5629 0-5630 0-5631 0-5632 0-5633 0-5634 0-5635 0-5636 0-5637 0-5638 0-5639 0-5640 0-5641 0-5642 0-5643} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {9030 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 9030 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 9030 NAME COMP_LOOP-6:VEC_LOOP TYPE LOOP DELAY {90310.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-403 LOC {7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5602 {}} {258 0 0 0-5601 {}} {258 0 0 0-5600 {}} {130 0 0 0-5599 {}} {130 0 0 0-5598 {}} {130 0 0 0-5597 {}} {130 0 0 0-5596 {}} {64 0 0 0-5595 {}} {64 0 0 0-5260 {}} {774 0 0 0-5770 {}}} SUCCS {{772 0 0 0-5602 {}} {131 0 0 0-5644 {}} {130 0 0 0-5645 {}} {130 0 0 0-5646 {}} {130 0 0 0-5647 {}} {130 0 0 0-5648 {}} {130 0 0 0-5649 {}} {130 0 0 0-5650 {}} {130 0 0 0-5651 {}} {130 0 0 0-5652 {}} {130 0 0 0-5653 {}} {64 0 0 0-5262 {}} {256 0 0 0-5770 {}}} CYCLES {}}
set a(0-5644) {AREA_SCORE {} NAME COMP_LOOP-7:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-404 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{131 0 0 0-5261 {}}} SUCCS {{259 0 0 0-5645 {}} {130 0 0 0-5653 {}}} CYCLES {}}
set a(0-5645) {AREA_SCORE {} NAME COMP_LOOP-7:not#3 TYPE NOT PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-405 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{259 0 0 0-5644 {}} {130 0 0 0-5261 {}}} SUCCS {{259 0 0 0-5646 {}} {130 0 0 0-5653 {}}} CYCLES {}}
set a(0-5646) {AREA_SCORE {} NAME COMP_LOOP-7:COMP_LOOP:conc TYPE CONCATENATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-406 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{259 0 0 0-5645 {}} {130 0 0 0-5261 {}}} SUCCS {{258 0 0 0-5650 {}} {130 0 0 0-5653 {}}} CYCLES {}}
set a(0-5647) {AREA_SCORE {} NAME COMP_LOOP:k:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-407 LOC {7 1.0 8 0.0 8 0.0 8 0.0 8 0.8687499999999999} PREDS {{130 0 0 0-5261 {}} {774 0 0 0-5770 {}}} SUCCS {{259 0 0 0-5648 {}} {130 0 0 0-5653 {}} {256 0 0 0-5770 {}}} CYCLES {}}
set a(0-5648) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#25 TYPE READSLICE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-408 LOC {7 1.0 8 0.0 8 0.0 8 0.8687499999999999} PREDS {{259 0 0 0-5647 {}} {130 0 0 0-5261 {}}} SUCCS {{259 0 0 0-5649 {}} {130 0 0 0-5653 {}}} CYCLES {}}
set a(0-5649) {AREA_SCORE {} NAME COMP_LOOP:conc#18 TYPE CONCATENATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-409 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{259 0 0 0-5648 {}} {130 0 0 0-5261 {}}} SUCCS {{259 0 0 0-5650 {}} {130 0 0 0-5653 {}}} CYCLES {}}
set a(0-5650) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-7:acc TYPE ACCU DELAY {1.05 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-410 LOC {8 0.0 8 0.8687499999999999 8 0.8687499999999999 8 0.9999998749999999 8 0.9999998749999999} PREDS {{259 0 0 0-5649 {}} {258 0 0 0-5646 {}} {130 0 0 0-5261 {}}} SUCCS {{259 0 0 0-5651 {}} {130 0 0 0-5653 {}}} CYCLES {}}
set a(0-5651) {AREA_SCORE {} NAME COMP_LOOP-7:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-411 LOC {8 0.13125 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-5650 {}} {130 0 0 0-5261 {}}} SUCCS {{259 0 0 0-5652 {}} {130 0 0 0-5653 {}}} CYCLES {}}
set a(0-5652) {AREA_SCORE {} NAME COMP_LOOP-7:not TYPE NOT PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-412 LOC {8 0.13125 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-5651 {}} {130 0 0 0-5261 {}}} SUCCS {{259 0 0 0-5653 {}}} CYCLES {}}
set a(0-5653) {AREA_SCORE {} NAME COMP_LOOP-7:break(COMP_LOOP) TYPE TERMINATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-413 LOC {8 0.13125 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-5652 {}} {130 0 0 0-5651 {}} {130 0 0 0-5650 {}} {130 0 0 0-5649 {}} {130 0 0 0-5648 {}} {130 0 0 0-5647 {}} {130 0 0 0-5646 {}} {130 0 0 0-5645 {}} {130 0 0 0-5644 {}} {130 0 0 0-5261 {}}} SUCCS {{128 0 0 0-5662 {}} {64 0 0 0-5262 {}}} CYCLES {}}
set a(0-5654) {AREA_SCORE {} NAME COMP_LOOP:k:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-414 LOC {0 1.0 6 0.0 6 0.0 6 0.0 7 0.19218444999999998} PREDS {{774 0 0 0-5770 {}}} SUCCS {{259 0 0 0-5655 {}} {130 0 0 0-5262 {}} {256 0 0 0-5770 {}}} CYCLES {}}
set a(0-5655) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#12 TYPE READSLICE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-415 LOC {0 1.0 6 0.0 6 0.0 7 0.19218444999999998} PREDS {{259 0 0 0-5654 {}}} SUCCS {{259 0 0 0-5656 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5656) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#6 TYPE CONCATENATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-416 LOC {0 1.0 6 0.5359343999999999 6 0.5359343999999999 7 0.19218444999999998} PREDS {{259 0 0 0-5655 {}}} SUCCS {{259 0 0 0-5657 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5657) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-7:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-417 LOC {1 0.18687499999999999 6 0.5359343999999999 6 0.5359343999999999 6 0.9999998774999999 7 0.6562499275} PREDS {{259 0 0 0-5656 {}} {258 0 0 0-5404 {}}} SUCCS {{259 0 0 0-5658 {}} {258 0 0 0-5660 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5658) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#17 TYPE CONCATENATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-418 LOC {1 0.6509406 7 0.6562500499999999 7 0.6562500499999999 7 0.6562500499999999} PREDS {{259 0 0 0-5657 {}}} SUCCS {{259 0 2.250 0-5659 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5659) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-419 LOC {1 1.0 7 0.95 7 1.0 8 0.2999998749999999 8 0.2999998749999999} PREDS {{259 0 2.250 0-5658 {}}} SUCCS {{258 0 0 0-5262 {}}} CYCLES {}}
set a(0-5660) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#3 TYPE CONCATENATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-420 LOC {1 0.6509406 7 0.6562500499999999 7 0.6562500499999999 7 0.6562500499999999} PREDS {{258 0 0 0-5657 {}}} SUCCS {{259 0 2.250 0-5661 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5661) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-421 LOC {1 1.0 7 0.95 7 1.0 8 0.2999998749999999 8 0.2999998749999999} PREDS {{259 0 2.250 0-5660 {}}} SUCCS {{258 0 0 0-5262 {}}} CYCLES {}}
set a(0-5662) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-422 LOC {8 0.0 8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{128 0 0 0-5653 {}} {772 0 0 0-5262 {}}} SUCCS {{259 0 0 0-5262 {}}} CYCLES {}}
set a(0-5663) {AREA_SCORE {} NAME VEC_LOOP:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-423 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52875005} PREDS {{774 0 0 0-5709 {}}} SUCCS {{259 0 0 0-5664 {}} {130 0 0 0-5708 {}} {256 0 0 0-5709 {}}} CYCLES {}}
set a(0-5664) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#7)(9-1) TYPE READSLICE PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-424 LOC {0 1.0 1 0.0 1 0.0 1 0.52875005} PREDS {{259 0 0 0-5663 {}}} SUCCS {{258 0 0 0-5668 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5665) {AREA_SCORE {} NAME COMP_LOOP:k:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-425 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52875005} PREDS {} SUCCS {{259 0 0 0-5666 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5666) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#26 TYPE READSLICE PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-426 LOC {0 1.0 1 0.0 1 0.0 1 0.52875005} PREDS {{259 0 0 0-5665 {}}} SUCCS {{259 0 0 0-5667 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5667) {AREA_SCORE {} NAME VEC_LOOP:conc#12 TYPE CONCATENATE PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-427 LOC {0 1.0 1 0.52875005 1 0.52875005 1 0.52875005} PREDS {{259 0 0 0-5666 {}}} SUCCS {{259 0 0 0-5668 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5668) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 1 NAME VEC_LOOP:acc#13 TYPE ACCU DELAY {1.02 ns} PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-428 LOC {1 0.0 1 0.52875005 1 0.52875005 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-5667 {}} {258 0 0 0-5664 {}}} SUCCS {{258 0 0 0-5671 {}} {258 0 0 0-5689 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5669) {AREA_SCORE {} NAME VEC_LOOP:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-429 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{774 0 0 0-5709 {}}} SUCCS {{259 0 0 0-5670 {}} {130 0 0 0-5708 {}} {256 0 0 0-5709 {}}} CYCLES {}}
set a(0-5670) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#7)(0)#1 TYPE READSLICE PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-430 LOC {0 1.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{259 0 0 0-5669 {}}} SUCCS {{259 0 0 0-5671 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5671) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-431 LOC {1 0.1275 1 0.6562500499999999 1 0.6562500499999999 1 0.6562500499999999} PREDS {{259 0 0 0-5670 {}} {258 0 0 0-5668 {}}} SUCCS {{259 0 2.250 0-5672 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5672) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-432 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-5671 {}} {774 0 2.250 0-5703 {}} {774 0 2.250 0-5690 {}}} SUCCS {{258 0 0 0-5682 {}} {256 0 0 0-5690 {}} {258 0 0 0-5692 {}} {256 0 0 0-5703 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5673) {AREA_SCORE {} NAME COMP_LOOP:k:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-433 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.39750005} PREDS {} SUCCS {{259 0 0 0-5674 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5674) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#27 TYPE READSLICE PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-434 LOC {0 1.0 1 0.0 1 0.0 1 0.39750005} PREDS {{259 0 0 0-5673 {}}} SUCCS {{259 0 0 0-5675 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5675) {AREA_SCORE {} NAME VEC_LOOP:conc#13 TYPE CONCATENATE PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-435 LOC {0 1.0 1 0.39750005 1 0.39750005 1 0.39750005} PREDS {{259 0 0 0-5674 {}}} SUCCS {{258 0 0 0-5677 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5676) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-436 LOC {0 1.0 1 0.39750005 1 0.39750005 1 0.39750005} PREDS {} SUCCS {{259 0 0 0-5677 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5677) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#20 TYPE ACCU DELAY {1.03 ns} PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-437 LOC {1 0.0 1 0.39750005 1 0.39750005 1 0.526874925 1 0.526874925} PREDS {{259 0 0 0-5676 {}} {258 0 0 0-5675 {}}} SUCCS {{258 0 0 0-5680 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5678) {AREA_SCORE {} NAME VEC_LOOP:j:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-438 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {{774 0 0 0-5709 {}}} SUCCS {{259 0 0 0-5679 {}} {130 0 0 0-5708 {}} {256 0 0 0-5709 {}}} CYCLES {}}
set a(0-5679) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-439 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-5678 {}}} SUCCS {{259 0 0 0-5680 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5680) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-7:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-440 LOC {1 0.129375 1 0.52687505 1 0.52687505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-5679 {}} {258 0 0 0-5677 {}}} SUCCS {{259 0 2.250 0-5681 {}} {258 0 2.250 0-5703 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5681) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-441 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-5680 {}} {774 0 2.250 0-5703 {}} {774 0 2.250 0-5690 {}}} SUCCS {{259 0 0 0-5682 {}} {256 0 0 0-5690 {}} {258 0 0 0-5691 {}} {256 0 0 0-5703 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5682) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-7:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-442 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-5681 {}} {258 0 0 0-5672 {}}} SUCCS {{259 0 0 0-5683 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5683) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.base TYPE {C-CORE PORT} PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-443 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-5682 {}} {128 0 0 0-5685 {}}} SUCCS {{258 0 0 0-5685 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5684) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.m TYPE {C-CORE PORT} PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-444 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-5685 {}}} SUCCS {{259 0 0 0-5685 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5685) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_4e8eb5d29cd6616994f3ae99c3f0659b60c5() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-7:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-445 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-5684 {}} {258 0 0 0-5683 {}}} SUCCS {{128 0 0 0-5683 {}} {128 0 0 0-5684 {}} {259 0 0 0-5686 {}}} CYCLES {}}
set a(0-5686) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.return TYPE {C-CORE PORT} PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-446 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-5685 {}}} SUCCS {{258 0 2.250 0-5690 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5687) {AREA_SCORE {} NAME VEC_LOOP:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-447 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{774 0 0 0-5709 {}}} SUCCS {{259 0 0 0-5688 {}} {130 0 0 0-5708 {}} {256 0 0 0-5709 {}}} CYCLES {}}
set a(0-5688) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#7)(0) TYPE READSLICE PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-448 LOC {0 1.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{259 0 0 0-5687 {}}} SUCCS {{259 0 0 0-5689 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5689) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-449 LOC {1 0.1275 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-5688 {}} {258 0 0 0-5668 {}}} SUCCS {{259 0 2.250 0-5690 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5690) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-450 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-5690 {}} {259 0 2.250 0-5689 {}} {258 0 2.250 0-5686 {}} {256 0 0 0-5681 {}} {256 0 0 0-5672 {}} {774 0 0 0-5703 {}}} SUCCS {{774 0 2.250 0-5672 {}} {774 0 2.250 0-5681 {}} {774 0 0 0-5690 {}} {258 0 0 0-5703 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5691) {AREA_SCORE {} NAME COMP_LOOP-7:factor2:not TYPE NOT PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-451 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-5681 {}}} SUCCS {{259 0 0 0-5692 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5692) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-7:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-452 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-5691 {}} {258 0 0 0-5672 {}}} SUCCS {{259 0 0 0-5693 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5693) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.base TYPE {C-CORE PORT} PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-453 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-5692 {}} {128 0 0 0-5695 {}}} SUCCS {{258 0 0 0-5695 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5694) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.m TYPE {C-CORE PORT} PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-454 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-5695 {}}} SUCCS {{259 0 0 0-5695 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5695) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_b34d1fc81f426503f0338916345b2acd634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-7:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-455 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-5694 {}} {258 0 0 0-5693 {}}} SUCCS {{128 0 0 0-5693 {}} {128 0 0 0-5694 {}} {259 0 0 0-5696 {}}} CYCLES {}}
set a(0-5696) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.return TYPE {C-CORE PORT} PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-456 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5695 {}}} SUCCS {{259 0 0 0-5697 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5697) {AREA_SCORE {} NAME COMP_LOOP-7:mult.x TYPE {C-CORE PORT} PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-457 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5696 {}} {128 0 0 0-5701 {}}} SUCCS {{258 0 0 0-5701 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5698) {AREA_SCORE {} NAME COMP_LOOP-7:mult.y TYPE {C-CORE PORT} PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-458 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5701 {}}} SUCCS {{258 0 0 0-5701 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5699) {AREA_SCORE {} NAME COMP_LOOP-7:mult.y_ TYPE {C-CORE PORT} PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-459 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5701 {}}} SUCCS {{258 0 0 0-5701 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5700) {AREA_SCORE {} NAME COMP_LOOP-7:mult.p TYPE {C-CORE PORT} PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-460 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5701 {}}} SUCCS {{259 0 0 0-5701 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5701) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_dd399d4082bfb1cbfba92496f4a2a48f70bd() QUANTITY 1 MULTICYCLE mult_dd399d4082bfb1cbfba92496f4a2a48f70bd() MINCLKPRD 8.38 NAME COMP_LOOP-7:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-461 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-5700 {}} {258 0 0 0-5699 {}} {258 0 0 0-5698 {}} {258 0 0 0-5697 {}}} SUCCS {{128 0 0 0-5697 {}} {128 0 0 0-5698 {}} {128 0 0 0-5699 {}} {128 0 0 0-5700 {}} {259 0 0 0-5702 {}}} CYCLES {}}
set a(0-5702) {AREA_SCORE {} NAME COMP_LOOP-7:mult.return TYPE {C-CORE PORT} PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-462 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-5701 {}}} SUCCS {{259 0 2.250 0-5703 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5703) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-463 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-5703 {}} {259 0 2.250 0-5702 {}} {258 0 0 0-5690 {}} {256 0 0 0-5681 {}} {258 0 2.250 0-5680 {}} {256 0 0 0-5672 {}}} SUCCS {{774 0 2.250 0-5672 {}} {774 0 2.250 0-5681 {}} {774 0 0 0-5690 {}} {774 0 0 0-5703 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5704) {AREA_SCORE {} NAME VEC_LOOP:j:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-464 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-5709 {}}} SUCCS {{259 0 0 0-5705 {}} {130 0 0 0-5708 {}} {256 0 0 0-5709 {}}} CYCLES {}}
set a(0-5705) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-465 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-5704 {}}} SUCCS {{259 0 0 0-5706 {}} {130 0 0 0-5708 {}}} CYCLES {}}
set a(0-5706) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-7:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-466 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-5705 {}}} SUCCS {{259 0 0 0-5707 {}} {130 0 0 0-5708 {}} {258 0 0 0-5709 {}}} CYCLES {}}
set a(0-5707) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-467 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5706 {}}} SUCCS {{259 0 0 0-5708 {}}} CYCLES {}}
set a(0-5708) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-5262 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-468 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5707 {}} {130 0 0 0-5706 {}} {130 0 0 0-5705 {}} {130 0 0 0-5704 {}} {130 0 0 0-5703 {}} {130 0 0 0-5702 {}} {130 0 0 0-5700 {}} {130 0 0 0-5699 {}} {130 0 0 0-5698 {}} {130 0 0 0-5697 {}} {130 0 0 0-5696 {}} {130 0 0 0-5694 {}} {130 0 0 0-5693 {}} {130 0 0 0-5692 {}} {130 0 0 0-5691 {}} {130 0 0 0-5690 {}} {130 0 0 0-5689 {}} {130 0 0 0-5688 {}} {130 0 0 0-5687 {}} {130 0 0 0-5686 {}} {130 0 0 0-5684 {}} {130 0 0 0-5683 {}} {130 0 0 0-5682 {}} {130 0 0 0-5681 {}} {130 0 0 0-5680 {}} {130 0 0 0-5679 {}} {130 0 0 0-5678 {}} {130 0 0 0-5677 {}} {130 0 0 0-5676 {}} {130 0 0 0-5675 {}} {130 0 0 0-5674 {}} {130 0 0 0-5673 {}} {130 0 0 0-5672 {}} {130 0 0 0-5671 {}} {130 0 0 0-5670 {}} {130 0 0 0-5669 {}} {130 0 0 0-5668 {}} {130 0 0 0-5667 {}} {130 0 0 0-5666 {}} {130 0 0 0-5665 {}} {130 0 0 0-5664 {}} {130 0 0 0-5663 {}}} SUCCS {{129 0 0 0-5709 {}}} CYCLES {}}
set a(0-5709) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#7.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5262 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-5709 {}} {129 0 0 0-5708 {}} {258 0 0 0-5706 {}} {256 0 0 0-5704 {}} {256 0 0 0-5687 {}} {256 0 0 0-5678 {}} {256 0 0 0-5669 {}} {256 0 0 0-5663 {}}} SUCCS {{774 0 0 0-5663 {}} {774 0 0 0-5669 {}} {774 0 0 0-5678 {}} {774 0 0 0-5687 {}} {774 0 0 0-5704 {}} {772 0 0 0-5709 {}}} CYCLES {}}
set a(0-5262) {CHI {0-5663 0-5664 0-5665 0-5666 0-5667 0-5668 0-5669 0-5670 0-5671 0-5672 0-5673 0-5674 0-5675 0-5676 0-5677 0-5678 0-5679 0-5680 0-5681 0-5682 0-5683 0-5684 0-5685 0-5686 0-5687 0-5688 0-5689 0-5690 0-5691 0-5692 0-5693 0-5694 0-5695 0-5696 0-5697 0-5698 0-5699 0-5700 0-5701 0-5702 0-5703 0-5704 0-5705 0-5706 0-5707 0-5708 0-5709} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {9030 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 9030 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 9030 NAME COMP_LOOP-7:VEC_LOOP TYPE LOOP DELAY {90310.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-469 LOC {8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-5662 {}} {258 0 0 0-5661 {}} {130 0 0 0-5660 {}} {258 0 0 0-5659 {}} {130 0 0 0-5658 {}} {130 0 0 0-5657 {}} {130 0 0 0-5656 {}} {130 0 0 0-5655 {}} {130 0 0 0-5654 {}} {64 0 0 0-5653 {}} {64 0 0 0-5261 {}} {774 0 0 0-5770 {}}} SUCCS {{772 0 0 0-5662 {}} {131 0 0 0-5710 {}} {130 0 0 0-5711 {}} {130 0 0 0-5712 {}} {130 0 0 0-5713 {}} {130 0 0 0-5714 {}} {130 0 0 0-5715 {}} {130 0 0 0-5716 {}} {130 0 0 0-5717 {}} {130 0 0 0-5718 {}} {64 0 0 0-5263 {}} {256 0 0 0-5770 {}}} CYCLES {}}
set a(0-5710) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-4) TYPE READSLICE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-470 LOC {8 1.0 9 0.874375 9 0.874375 9 0.874375} PREDS {{131 0 0 0-5262 {}}} SUCCS {{259 0 0 0-5711 {}} {130 0 0 0-5718 {}}} CYCLES {}}
set a(0-5711) {AREA_SCORE {} NAME COMP_LOOP-8:not#3 TYPE NOT PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-471 LOC {8 1.0 9 0.874375 9 0.874375 9 0.874375} PREDS {{259 0 0 0-5710 {}} {130 0 0 0-5262 {}}} SUCCS {{259 0 0 0-5712 {}} {130 0 0 0-5718 {}}} CYCLES {}}
set a(0-5712) {AREA_SCORE {} NAME COMP_LOOP-8:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-472 LOC {8 1.0 9 0.874375 9 0.874375 9 0.874375} PREDS {{259 0 0 0-5711 {}} {130 0 0 0-5262 {}}} SUCCS {{258 0 0 0-5715 {}} {130 0 0 0-5718 {}}} CYCLES {}}
set a(0-5713) {AREA_SCORE {} NAME COMP_LOOP:k:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-473 LOC {8 1.0 9 0.0 9 0.0 9 0.0 9 0.874375} PREDS {{130 0 0 0-5262 {}} {774 0 0 0-5770 {}}} SUCCS {{259 0 0 0-5714 {}} {130 0 0 0-5718 {}} {256 0 0 0-5770 {}}} CYCLES {}}
set a(0-5714) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#28 TYPE READSLICE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-474 LOC {8 1.0 9 0.0 9 0.0 9 0.874375} PREDS {{259 0 0 0-5713 {}} {130 0 0 0-5262 {}}} SUCCS {{259 0 0 0-5715 {}} {130 0 0 0-5718 {}}} CYCLES {}}
set a(0-5715) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 1 NAME COMP_LOOP:acc#2 TYPE ACCU DELAY {1.01 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-475 LOC {9 0.0 9 0.874375 9 0.874375 9 0.9999998750000001 9 0.9999998750000001} PREDS {{259 0 0 0-5714 {}} {258 0 0 0-5712 {}} {130 0 0 0-5262 {}}} SUCCS {{259 0 0 0-5716 {}} {130 0 0 0-5718 {}}} CYCLES {}}
set a(0-5716) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#2)(7) TYPE READSLICE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-476 LOC {9 0.125625 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5715 {}} {130 0 0 0-5262 {}}} SUCCS {{259 0 0 0-5717 {}} {130 0 0 0-5718 {}}} CYCLES {}}
set a(0-5717) {AREA_SCORE {} NAME COMP_LOOP-8:not TYPE NOT PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-477 LOC {9 0.125625 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5716 {}} {130 0 0 0-5262 {}}} SUCCS {{259 0 0 0-5718 {}}} CYCLES {}}
set a(0-5718) {AREA_SCORE {} NAME COMP_LOOP-8:break(COMP_LOOP) TYPE TERMINATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-478 LOC {9 0.125625 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5717 {}} {130 0 0 0-5716 {}} {130 0 0 0-5715 {}} {130 0 0 0-5714 {}} {130 0 0 0-5713 {}} {130 0 0 0-5712 {}} {130 0 0 0-5711 {}} {130 0 0 0-5710 {}} {130 0 0 0-5262 {}}} SUCCS {{128 0 0 0-5725 {}} {64 0 0 0-5263 {}}} CYCLES {}}
set a(0-5719) {AREA_SCORE {} NAME COMP_LOOP:k:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-479 LOC {0 1.0 7 0.0 7 0.0 7 0.0 8 0.19218444999999998} PREDS {{774 0 0 0-5770 {}}} SUCCS {{259 0 0 0-5720 {}} {130 0 0 0-5263 {}} {256 0 0 0-5770 {}}} CYCLES {}}
set a(0-5720) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#29 TYPE READSLICE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-480 LOC {0 1.0 7 0.0 7 0.0 8 0.19218444999999998} PREDS {{259 0 0 0-5719 {}}} SUCCS {{259 0 0 0-5721 {}} {130 0 0 0-5263 {}}} CYCLES {}}
set a(0-5721) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#7 TYPE CONCATENATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-481 LOC {0 1.0 7 0.5359343999999999 7 0.5359343999999999 8 0.19218444999999998} PREDS {{259 0 0 0-5720 {}}} SUCCS {{259 0 0 0-5722 {}} {130 0 0 0-5263 {}}} CYCLES {}}
set a(0-5722) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-8:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-482 LOC {1 0.18687499999999999 7 0.5359343999999999 7 0.5359343999999999 7 0.9999998774999999 8 0.6562499275} PREDS {{259 0 0 0-5721 {}} {258 0 0 0-5345 {}}} SUCCS {{259 0 2.250 0-5723 {}} {258 0 2.250 0-5724 {}} {130 0 0 0-5263 {}}} CYCLES {}}
set a(0-5723) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-483 LOC {1 1.0 8 0.95 8 1.0 9 0.2999998749999999 9 0.2999998749999999} PREDS {{259 0 2.250 0-5722 {}}} SUCCS {{258 0 0 0-5263 {}}} CYCLES {}}
set a(0-5724) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-484 LOC {1 1.0 8 0.95 8 1.0 9 0.2999998749999999 9 0.2999998749999999} PREDS {{258 0 2.250 0-5722 {}}} SUCCS {{258 0 0 0-5263 {}}} CYCLES {}}
set a(0-5725) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-485 LOC {9 0.0 9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{128 0 0 0-5718 {}} {772 0 0 0-5263 {}}} SUCCS {{259 0 0 0-5263 {}}} CYCLES {}}
set a(0-5726) {AREA_SCORE {} NAME VEC_LOOP:j:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-486 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {{774 0 0 0-5766 {}}} SUCCS {{259 0 0 0-5727 {}} {130 0 0 0-5765 {}} {256 0 0 0-5766 {}}} CYCLES {}}
set a(0-5727) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-487 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-5726 {}}} SUCCS {{258 0 0 0-5731 {}} {130 0 0 0-5765 {}}} CYCLES {}}
set a(0-5728) {AREA_SCORE {} NAME COMP_LOOP:k:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-488 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {} SUCCS {{259 0 0 0-5729 {}} {130 0 0 0-5765 {}}} CYCLES {}}
set a(0-5729) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#30 TYPE READSLICE PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-489 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-5728 {}}} SUCCS {{259 0 0 0-5730 {}} {130 0 0 0-5765 {}}} CYCLES {}}
set a(0-5730) {AREA_SCORE {} NAME VEC_LOOP:conc#14 TYPE CONCATENATE PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-490 LOC {0 1.0 1 0.52687505 1 0.52687505 1 0.52687505} PREDS {{259 0 0 0-5729 {}}} SUCCS {{259 0 0 0-5731 {}} {130 0 0 0-5765 {}}} CYCLES {}}
set a(0-5731) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-491 LOC {1 0.0 1 0.52687505 1 0.52687505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-5730 {}} {258 0 0 0-5727 {}}} SUCCS {{259 0 2.250 0-5732 {}} {258 0 2.250 0-5747 {}} {130 0 0 0-5765 {}}} CYCLES {}}
set a(0-5732) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-492 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-5731 {}} {774 0 2.250 0-5760 {}} {774 0 2.250 0-5747 {}}} SUCCS {{258 0 0 0-5742 {}} {256 0 0 0-5747 {}} {258 0 0 0-5749 {}} {256 0 0 0-5760 {}} {130 0 0 0-5765 {}}} CYCLES {}}
set a(0-5733) {AREA_SCORE {} NAME COMP_LOOP:k:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-493 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.39750005} PREDS {} SUCCS {{259 0 0 0-5734 {}} {130 0 0 0-5765 {}}} CYCLES {}}
set a(0-5734) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#31 TYPE READSLICE PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-494 LOC {0 1.0 1 0.0 1 0.0 1 0.39750005} PREDS {{259 0 0 0-5733 {}}} SUCCS {{259 0 0 0-5735 {}} {130 0 0 0-5765 {}}} CYCLES {}}
set a(0-5735) {AREA_SCORE {} NAME VEC_LOOP:conc#15 TYPE CONCATENATE PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-495 LOC {0 1.0 1 0.39750005 1 0.39750005 1 0.39750005} PREDS {{259 0 0 0-5734 {}}} SUCCS {{258 0 0 0-5737 {}} {130 0 0 0-5765 {}}} CYCLES {}}
set a(0-5736) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-496 LOC {0 1.0 1 0.39750005 1 0.39750005 1 0.39750005} PREDS {} SUCCS {{259 0 0 0-5737 {}} {130 0 0 0-5765 {}}} CYCLES {}}
set a(0-5737) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#21 TYPE ACCU DELAY {1.03 ns} PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-497 LOC {1 0.0 1 0.39750005 1 0.39750005 1 0.526874925 1 0.526874925} PREDS {{259 0 0 0-5736 {}} {258 0 0 0-5735 {}}} SUCCS {{258 0 0 0-5740 {}} {130 0 0 0-5765 {}}} CYCLES {}}
set a(0-5738) {AREA_SCORE {} NAME VEC_LOOP:j:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-498 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {{774 0 0 0-5766 {}}} SUCCS {{259 0 0 0-5739 {}} {130 0 0 0-5765 {}} {256 0 0 0-5766 {}}} CYCLES {}}
set a(0-5739) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-499 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-5738 {}}} SUCCS {{259 0 0 0-5740 {}} {130 0 0 0-5765 {}}} CYCLES {}}
set a(0-5740) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-500 LOC {1 0.129375 1 0.52687505 1 0.52687505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-5739 {}} {258 0 0 0-5737 {}}} SUCCS {{259 0 2.250 0-5741 {}} {258 0 2.250 0-5760 {}} {130 0 0 0-5765 {}}} CYCLES {}}
set a(0-5741) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-501 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-5740 {}} {774 0 2.250 0-5760 {}} {774 0 2.250 0-5747 {}}} SUCCS {{259 0 0 0-5742 {}} {256 0 0 0-5747 {}} {258 0 0 0-5748 {}} {256 0 0 0-5760 {}} {130 0 0 0-5765 {}}} CYCLES {}}
set a(0-5742) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-8:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-502 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-5741 {}} {258 0 0 0-5732 {}}} SUCCS {{259 0 0 0-5743 {}} {130 0 0 0-5765 {}}} CYCLES {}}
set a(0-5743) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.base TYPE {C-CORE PORT} PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-503 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-5742 {}} {128 0 0 0-5745 {}}} SUCCS {{258 0 0 0-5745 {}} {130 0 0 0-5765 {}}} CYCLES {}}
set a(0-5744) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.m TYPE {C-CORE PORT} PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-504 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-5745 {}}} SUCCS {{259 0 0 0-5745 {}} {130 0 0 0-5765 {}}} CYCLES {}}
set a(0-5745) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_4e8eb5d29cd6616994f3ae99c3f0659b60c5() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-8:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-505 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-5744 {}} {258 0 0 0-5743 {}}} SUCCS {{128 0 0 0-5743 {}} {128 0 0 0-5744 {}} {259 0 0 0-5746 {}}} CYCLES {}}
set a(0-5746) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.return TYPE {C-CORE PORT} PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-506 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-5745 {}}} SUCCS {{259 0 2.250 0-5747 {}} {130 0 0 0-5765 {}}} CYCLES {}}
set a(0-5747) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-507 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-5747 {}} {259 0 2.250 0-5746 {}} {256 0 0 0-5741 {}} {256 0 0 0-5732 {}} {258 0 2.250 0-5731 {}} {774 0 0 0-5760 {}}} SUCCS {{774 0 2.250 0-5732 {}} {774 0 2.250 0-5741 {}} {774 0 0 0-5747 {}} {258 0 0 0-5760 {}} {130 0 0 0-5765 {}}} CYCLES {}}
set a(0-5748) {AREA_SCORE {} NAME COMP_LOOP-8:factor2:not TYPE NOT PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-508 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-5741 {}}} SUCCS {{259 0 0 0-5749 {}} {130 0 0 0-5765 {}}} CYCLES {}}
set a(0-5749) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-8:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-509 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-5748 {}} {258 0 0 0-5732 {}}} SUCCS {{259 0 0 0-5750 {}} {130 0 0 0-5765 {}}} CYCLES {}}
set a(0-5750) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.base TYPE {C-CORE PORT} PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-510 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-5749 {}} {128 0 0 0-5752 {}}} SUCCS {{258 0 0 0-5752 {}} {130 0 0 0-5765 {}}} CYCLES {}}
set a(0-5751) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.m TYPE {C-CORE PORT} PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-511 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-5752 {}}} SUCCS {{259 0 0 0-5752 {}} {130 0 0 0-5765 {}}} CYCLES {}}
set a(0-5752) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_b34d1fc81f426503f0338916345b2acd634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-8:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-512 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-5751 {}} {258 0 0 0-5750 {}}} SUCCS {{128 0 0 0-5750 {}} {128 0 0 0-5751 {}} {259 0 0 0-5753 {}}} CYCLES {}}
set a(0-5753) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.return TYPE {C-CORE PORT} PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-513 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5752 {}}} SUCCS {{259 0 0 0-5754 {}} {130 0 0 0-5765 {}}} CYCLES {}}
set a(0-5754) {AREA_SCORE {} NAME COMP_LOOP-8:mult.x TYPE {C-CORE PORT} PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-514 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5753 {}} {128 0 0 0-5758 {}}} SUCCS {{258 0 0 0-5758 {}} {130 0 0 0-5765 {}}} CYCLES {}}
set a(0-5755) {AREA_SCORE {} NAME COMP_LOOP-8:mult.y TYPE {C-CORE PORT} PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-515 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5758 {}}} SUCCS {{258 0 0 0-5758 {}} {130 0 0 0-5765 {}}} CYCLES {}}
set a(0-5756) {AREA_SCORE {} NAME COMP_LOOP-8:mult.y_ TYPE {C-CORE PORT} PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-516 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5758 {}}} SUCCS {{258 0 0 0-5758 {}} {130 0 0 0-5765 {}}} CYCLES {}}
set a(0-5757) {AREA_SCORE {} NAME COMP_LOOP-8:mult.p TYPE {C-CORE PORT} PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-517 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5758 {}}} SUCCS {{259 0 0 0-5758 {}} {130 0 0 0-5765 {}}} CYCLES {}}
set a(0-5758) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_dd399d4082bfb1cbfba92496f4a2a48f70bd() QUANTITY 1 MULTICYCLE mult_dd399d4082bfb1cbfba92496f4a2a48f70bd() MINCLKPRD 8.38 NAME COMP_LOOP-8:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-518 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-5757 {}} {258 0 0 0-5756 {}} {258 0 0 0-5755 {}} {258 0 0 0-5754 {}}} SUCCS {{128 0 0 0-5754 {}} {128 0 0 0-5755 {}} {128 0 0 0-5756 {}} {128 0 0 0-5757 {}} {259 0 0 0-5759 {}}} CYCLES {}}
set a(0-5759) {AREA_SCORE {} NAME COMP_LOOP-8:mult.return TYPE {C-CORE PORT} PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-519 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-5758 {}}} SUCCS {{259 0 2.250 0-5760 {}} {130 0 0 0-5765 {}}} CYCLES {}}
set a(0-5760) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-520 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-5760 {}} {259 0 2.250 0-5759 {}} {258 0 0 0-5747 {}} {256 0 0 0-5741 {}} {258 0 2.250 0-5740 {}} {256 0 0 0-5732 {}}} SUCCS {{774 0 2.250 0-5732 {}} {774 0 2.250 0-5741 {}} {774 0 0 0-5747 {}} {774 0 0 0-5760 {}} {130 0 0 0-5765 {}}} CYCLES {}}
set a(0-5761) {AREA_SCORE {} NAME VEC_LOOP:j:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-521 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-5766 {}}} SUCCS {{259 0 0 0-5762 {}} {130 0 0 0-5765 {}} {256 0 0 0-5766 {}}} CYCLES {}}
set a(0-5762) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-522 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-5761 {}}} SUCCS {{259 0 0 0-5763 {}} {130 0 0 0-5765 {}}} CYCLES {}}
set a(0-5763) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-8:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-523 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-5762 {}}} SUCCS {{259 0 0 0-5764 {}} {130 0 0 0-5765 {}} {258 0 0 0-5766 {}}} CYCLES {}}
set a(0-5764) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-524 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5763 {}}} SUCCS {{259 0 0 0-5765 {}}} CYCLES {}}
set a(0-5765) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-5263 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-525 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5764 {}} {130 0 0 0-5763 {}} {130 0 0 0-5762 {}} {130 0 0 0-5761 {}} {130 0 0 0-5760 {}} {130 0 0 0-5759 {}} {130 0 0 0-5757 {}} {130 0 0 0-5756 {}} {130 0 0 0-5755 {}} {130 0 0 0-5754 {}} {130 0 0 0-5753 {}} {130 0 0 0-5751 {}} {130 0 0 0-5750 {}} {130 0 0 0-5749 {}} {130 0 0 0-5748 {}} {130 0 0 0-5747 {}} {130 0 0 0-5746 {}} {130 0 0 0-5744 {}} {130 0 0 0-5743 {}} {130 0 0 0-5742 {}} {130 0 0 0-5741 {}} {130 0 0 0-5740 {}} {130 0 0 0-5739 {}} {130 0 0 0-5738 {}} {130 0 0 0-5737 {}} {130 0 0 0-5736 {}} {130 0 0 0-5735 {}} {130 0 0 0-5734 {}} {130 0 0 0-5733 {}} {130 0 0 0-5732 {}} {130 0 0 0-5731 {}} {130 0 0 0-5730 {}} {130 0 0 0-5729 {}} {130 0 0 0-5728 {}} {130 0 0 0-5727 {}} {130 0 0 0-5726 {}}} SUCCS {{129 0 0 0-5766 {}}} CYCLES {}}
set a(0-5766) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5263 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-5766 {}} {129 0 0 0-5765 {}} {258 0 0 0-5763 {}} {256 0 0 0-5761 {}} {256 0 0 0-5738 {}} {256 0 0 0-5726 {}}} SUCCS {{774 0 0 0-5726 {}} {774 0 0 0-5738 {}} {774 0 0 0-5761 {}} {772 0 0 0-5766 {}}} CYCLES {}}
set a(0-5263) {CHI {0-5726 0-5727 0-5728 0-5729 0-5730 0-5731 0-5732 0-5733 0-5734 0-5735 0-5736 0-5737 0-5738 0-5739 0-5740 0-5741 0-5742 0-5743 0-5744 0-5745 0-5746 0-5747 0-5748 0-5749 0-5750 0-5751 0-5752 0-5753 0-5754 0-5755 0-5756 0-5757 0-5758 0-5759 0-5760 0-5761 0-5762 0-5763 0-5764 0-5765 0-5766} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {9030 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 9030 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 9030 NAME COMP_LOOP-8:VEC_LOOP TYPE LOOP DELAY {90310.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-526 LOC {9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5725 {}} {258 0 0 0-5724 {}} {258 0 0 0-5723 {}} {130 0 0 0-5722 {}} {130 0 0 0-5721 {}} {130 0 0 0-5720 {}} {130 0 0 0-5719 {}} {64 0 0 0-5718 {}} {64 0 0 0-5262 {}} {774 0 0 0-5770 {}}} SUCCS {{772 0 0 0-5725 {}} {131 0 0 0-5767 {}} {130 0 0 0-5768 {}} {130 0 0 0-5769 {}} {130 0 0 0-5770 {}} {130 0 0 0-5771 {}} {130 0 0 0-5772 {}} {130 0 0 0-5773 {}} {130 0 0 0-5774 {}} {130 0 0 0-5775 {}} {130 0 0 0-5776 {}} {130 0 0 0-5777 {}} {130 0 0 0-5778 {}}} CYCLES {}}
set a(0-5767) {AREA_SCORE {} NAME COMP_LOOP:k:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-527 LOC {9 1.0 9 1.0 9 1.0 9 1.0 10 0.745} PREDS {{131 0 0 0-5263 {}} {774 0 0 0-5770 {}}} SUCCS {{259 0 0 0-5768 {}} {256 0 0 0-5770 {}}} CYCLES {}}
set a(0-5768) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#24 TYPE READSLICE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-528 LOC {9 1.0 9 1.0 9 1.0 10 0.745} PREDS {{259 0 0 0-5767 {}} {130 0 0 0-5263 {}}} SUCCS {{259 0 0 0-5769 {}}} CYCLES {}}
set a(0-5769) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(7,0,2,1,8) QUANTITY 1 NAME COMP_LOOP:acc#3 TYPE ACCU DELAY {0.99 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-529 LOC {10 0.0 10 0.745 10 0.745 10 0.868749875 10 0.868749875} PREDS {{259 0 0 0-5768 {}} {130 0 0 0-5263 {}}} SUCCS {{259 0 0 0-5770 {}} {258 0 0 0-5771 {}}} CYCLES {}}
set a(0-5770) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(10:3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-530 LOC {10 0.12375 10 0.8687499999999999 10 0.8687499999999999 10 0.8687499999999999 10 1.0} PREDS {{772 0 0 0-5770 {}} {259 0 0 0-5769 {}} {256 0 0 0-5767 {}} {130 0 0 0-5263 {}} {256 0 0 0-5719 {}} {256 0 0 0-5713 {}} {256 0 0 0-5262 {}} {256 0 0 0-5654 {}} {256 0 0 0-5647 {}} {256 0 0 0-5261 {}} {256 0 0 0-5596 {}} {256 0 0 0-5589 {}} {256 0 0 0-5260 {}} {256 0 0 0-5530 {}} {256 0 0 0-5522 {}} {256 0 0 0-5259 {}} {256 0 0 0-5471 {}} {256 0 0 0-5464 {}} {256 0 0 0-5258 {}} {256 0 0 0-5405 {}} {256 0 0 0-5397 {}} {256 0 0 0-5257 {}} {256 0 0 0-5346 {}} {256 0 0 0-5338 {}} {256 0 0 0-5256 {}} {256 0 0 0-5281 {}}} SUCCS {{774 0 0 0-5281 {}} {774 0 0 0-5256 {}} {774 0 0 0-5338 {}} {774 0 0 0-5346 {}} {774 0 0 0-5257 {}} {774 0 0 0-5397 {}} {774 0 0 0-5405 {}} {774 0 0 0-5258 {}} {774 0 0 0-5464 {}} {774 0 0 0-5471 {}} {774 0 0 0-5259 {}} {774 0 0 0-5522 {}} {774 0 0 0-5530 {}} {774 0 0 0-5260 {}} {774 0 0 0-5589 {}} {774 0 0 0-5596 {}} {774 0 0 0-5261 {}} {774 0 0 0-5647 {}} {774 0 0 0-5654 {}} {774 0 0 0-5262 {}} {774 0 0 0-5713 {}} {774 0 0 0-5719 {}} {774 0 0 0-5263 {}} {774 0 0 0-5767 {}} {772 0 0 0-5770 {}}} CYCLES {}}
set a(0-5771) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-531 LOC {10 0.12375 10 0.8687499999999999 10 0.8687499999999999 10 0.8687499999999999} PREDS {{258 0 0 0-5769 {}} {130 0 0 0-5263 {}}} SUCCS {{258 0 0 0-5775 {}}} CYCLES {}}
set a(0-5772) {AREA_SCORE {} NAME COMP_LOOP-1:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-532 LOC {9 1.0 10 0.8687499999999999 10 0.8687499999999999 10 0.8687499999999999} PREDS {{130 0 0 0-5263 {}}} SUCCS {{259 0 0 0-5773 {}}} CYCLES {}}
set a(0-5773) {AREA_SCORE {} NAME COMP_LOOP-1:not#3 TYPE NOT PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-533 LOC {9 1.0 10 0.8687499999999999 10 0.8687499999999999 10 0.8687499999999999} PREDS {{259 0 0 0-5772 {}} {130 0 0 0-5263 {}}} SUCCS {{259 0 0 0-5774 {}}} CYCLES {}}
set a(0-5774) {AREA_SCORE {} NAME COMP_LOOP-1:COMP_LOOP:conc TYPE CONCATENATE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-534 LOC {9 1.0 10 0.8687499999999999 10 0.8687499999999999 10 0.8687499999999999} PREDS {{259 0 0 0-5773 {}} {130 0 0 0-5263 {}}} SUCCS {{259 0 0 0-5775 {}}} CYCLES {}}
set a(0-5775) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 1 NAME COMP_LOOP-1:acc TYPE ACCU DELAY {1.05 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-535 LOC {10 0.12375 10 0.8687499999999999 10 0.8687499999999999 10 0.9999998749999999 10 0.9999998749999999} PREDS {{259 0 0 0-5774 {}} {258 0 0 0-5771 {}} {130 0 0 0-5263 {}}} SUCCS {{259 0 0 0-5776 {}}} CYCLES {}}
set a(0-5776) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-536 LOC {10 0.255 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-5775 {}} {130 0 0 0-5263 {}}} SUCCS {{259 0 0 0-5777 {}}} CYCLES {}}
set a(0-5777) {AREA_SCORE {} NAME COMP_LOOP-1:not TYPE NOT PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-537 LOC {10 0.255 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-5776 {}} {130 0 0 0-5263 {}}} SUCCS {{259 0 0 0-5778 {}}} CYCLES {}}
set a(0-5778) {AREA_SCORE {} NAME COMP_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5255 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-538 LOC {10 0.255 10 1.0 10 1.0 10 1.0 10 1.0} PREDS {{772 0 0 0-5778 {}} {259 0 0 0-5777 {}} {130 0 0 0-5263 {}} {256 0 0 0-5275 {}}} SUCCS {{774 0 0 0-5275 {}} {772 0 0 0-5778 {}}} CYCLES {}}
set a(0-5255) {CHI {0-5275 0-5276 0-5277 0-5278 0-5279 0-5280 0-5281 0-5282 0-5283 0-5284 0-5285 0-5286 0-5287 0-5288 0-5256 0-5335 0-5336 0-5337 0-5338 0-5339 0-5340 0-5341 0-5342 0-5343 0-5344 0-5345 0-5346 0-5347 0-5348 0-5349 0-5350 0-5351 0-5352 0-5257 0-5394 0-5395 0-5396 0-5397 0-5398 0-5399 0-5400 0-5401 0-5402 0-5403 0-5404 0-5405 0-5406 0-5407 0-5408 0-5409 0-5410 0-5411 0-5412 0-5413 0-5258 0-5461 0-5462 0-5463 0-5464 0-5465 0-5466 0-5467 0-5468 0-5469 0-5470 0-5471 0-5472 0-5473 0-5474 0-5475 0-5476 0-5477 0-5259 0-5519 0-5520 0-5521 0-5522 0-5523 0-5524 0-5525 0-5526 0-5527 0-5528 0-5529 0-5530 0-5531 0-5532 0-5533 0-5534 0-5535 0-5536 0-5537 0-5538 0-5260 0-5586 0-5587 0-5588 0-5589 0-5590 0-5591 0-5592 0-5593 0-5594 0-5595 0-5596 0-5597 0-5598 0-5599 0-5600 0-5601 0-5602 0-5261 0-5644 0-5645 0-5646 0-5647 0-5648 0-5649 0-5650 0-5651 0-5652 0-5653 0-5654 0-5655 0-5656 0-5657 0-5658 0-5659 0-5660 0-5661 0-5662 0-5262 0-5710 0-5711 0-5712 0-5713 0-5714 0-5715 0-5716 0-5717 0-5718 0-5719 0-5720 0-5721 0-5722 0-5723 0-5724 0-5725 0-5263 0-5767 0-5768 0-5769 0-5770 0-5771 0-5772 0-5773 0-5774 0-5775 0-5776 0-5777 0-5778} ITERATIONS 129 RESET_LATENCY {0 ?} CSTEPS 10 UNROLL 8 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {85140 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1290 TOTAL_CYCLES_IN 12900 TOTAL_CYCLES_UNDER 72240 TOTAL_CYCLES 85140 NAME COMP_LOOP TYPE LOOP DELAY {851410.00 ns} PAR 0-5254 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-539 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-5274 {}} {258 0 0 0-5273 {}} {258 0 0 0-5272 {}} {130 0 0 0-5271 {}} {774 0 0 0-5787 {}}} SUCCS {{772 0 0 0-5273 {}} {772 0 0 0-5274 {}} {131 0 0 0-5779 {}} {130 0 0 0-5780 {}} {130 0 0 0-5781 {}} {130 0 0 0-5782 {}} {130 0 0 0-5783 {}} {130 0 0 0-5784 {}} {130 0 0 0-5785 {}} {130 0 0 0-5786 {}} {256 0 0 0-5787 {}}} CYCLES {}}
set a(0-5779) {AREA_SCORE {} NAME STAGE_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5254 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-540 LOC {1 1.0 2 0.761875 2 0.761875 2 0.761875 2 0.761875} PREDS {{131 0 0 0-5255 {}} {774 0 0 0-5787 {}}} SUCCS {{259 0 0 0-5780 {}} {130 0 0 0-5786 {}} {256 0 0 0-5787 {}}} CYCLES {}}
set a(0-5780) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,1,1,4) QUANTITY 1 NAME STAGE_LOOP:acc#1 TYPE ACCU DELAY {0.95 ns} PAR 0-5254 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-541 LOC {2 0.0 2 0.761875 2 0.761875 2 0.879999875 2 0.879999875} PREDS {{259 0 0 0-5779 {}} {130 0 0 0-5255 {}}} SUCCS {{259 0 0 0-5781 {}} {130 0 0 0-5786 {}} {258 0 0 0-5787 {}}} CYCLES {}}
set a(0-5781) {AREA_SCORE {} NAME STAGE_LOOP:i:not TYPE NOT PAR 0-5254 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-542 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-5780 {}} {130 0 0 0-5255 {}}} SUCCS {{259 0 0 0-5782 {}} {130 0 0 0-5786 {}}} CYCLES {}}
set a(0-5782) {AREA_SCORE {} NAME STAGE_LOOP:i:conc TYPE CONCATENATE PAR 0-5254 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-543 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-5781 {}} {130 0 0 0-5255 {}}} SUCCS {{259 0 0 0-5783 {}} {130 0 0 0-5786 {}}} CYCLES {}}
set a(0-5783) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,2,1,5) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.96 ns} PAR 0-5254 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-544 LOC {2 0.118125 2 0.88 2 0.88 2 0.999999875 2 0.999999875} PREDS {{259 0 0 0-5782 {}} {130 0 0 0-5255 {}}} SUCCS {{259 0 0 0-5784 {}} {130 0 0 0-5786 {}}} CYCLES {}}
set a(0-5784) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(4) TYPE READSLICE PAR 0-5254 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-545 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-5783 {}} {130 0 0 0-5255 {}}} SUCCS {{259 0 0 0-5785 {}} {130 0 0 0-5786 {}}} CYCLES {}}
set a(0-5785) {AREA_SCORE {} NAME STAGE_LOOP:not TYPE NOT PAR 0-5254 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-546 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-5784 {}} {130 0 0 0-5255 {}}} SUCCS {{259 0 0 0-5786 {}}} CYCLES {}}
set a(0-5786) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-5254 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-547 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-5785 {}} {130 0 0 0-5784 {}} {130 0 0 0-5783 {}} {130 0 0 0-5782 {}} {130 0 0 0-5781 {}} {130 0 0 0-5780 {}} {130 0 0 0-5779 {}} {130 0 0 0-5255 {}}} SUCCS {{129 0 0 0-5787 {}}} CYCLES {}}
set a(0-5787) {AREA_SCORE {} NAME asn(STAGE_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5254 LOC {2 0.118125 2 0.88 2 0.88 2 0.88 2 1.0} PREDS {{772 0 0 0-5787 {}} {129 0 0 0-5786 {}} {258 0 0 0-5780 {}} {256 0 0 0-5779 {}} {256 0 0 0-5255 {}} {256 0 0 0-5271 {}}} SUCCS {{774 0 0 0-5271 {}} {774 0 0 0-5255 {}} {774 0 0 0-5779 {}} {772 0 0 0-5787 {}}} CYCLES {}}
set a(0-5254) {CHI {0-5271 0-5272 0-5273 0-5274 0-5255 0-5779 0-5780 0-5781 0-5782 0-5783 0-5784 0-5785 0-5786 0-5787} ITERATIONS 10 RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {85160 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 20 TOTAL_CYCLES_IN 20 TOTAL_CYCLES_UNDER 85140 TOTAL_CYCLES 85160 NAME STAGE_LOOP TYPE LOOP DELAY {851610.00 ns} PAR 0-5253 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-548 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-5270 {}} {130 0 0 0-5269 {}} {130 0 0 0-5268 {}} {130 0 0 0-5266 {}} {130 0 0 0-5265 {}} {258 0 0 0-5264 {}}} SUCCS {{772 0 0 0-5270 {}} {131 0 0 0-5788 {}} {130 0 0 0-5789 {}} {130 0 0 0-5790 {}} {130 0 0 0-5791 {}} {130 0 0 0-5792 {}} {130 0 0 0-5793 {}} {130 0 0 0-5794 {}} {130 0 0 0-5795 {}} {130 0 0 0-5796 {}} {130 0 0 0-5797 {}} {130 0 0 0-5798 {}} {130 0 0 0-5799 {}} {130 0 0 0-5800 {}} {130 0 0 0-5801 {}} {130 0 0 0-5802 {}} {130 0 0 0-5803 {}} {130 0 0 0-5804 {}} {130 0 0 0-5805 {}}} CYCLES {}}
set a(0-5788) {AREA_SCORE {} NAME DataOut TYPE {C-CORE PORT} PAR 0-5253 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-549 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{131 0 0 0-5254 {}} {130 0 0 0-5269 {}}} SUCCS {} CYCLES {}}
set a(0-5789) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_out_wait(18) QUANTITY 1 NAME if:io_write(complete) TYPE {SYNC OUT} DELAY {0.00 ns} PAR 0-5253 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-550 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{130 0 0 0-5254 {}} {130 0 0 0-5269 {}}} SUCCS {{66 0 0 0-5792 {}} {66 0 0 0-5795 {}} {66 0 0 0-5798 {}} {66 0 0 0-5801 {}} {66 0 0 0-5804 {}}} CYCLES {}}
set a(0-5790) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-5253 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-551 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{130 0 0 0-5254 {}} {146 0 0 0-5269 {}}} SUCCS {} CYCLES {}}
set a(0-5791) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-5253 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-552 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-5254 {}} {128 0 0 0-5792 {}}} SUCCS {{259 0 0 0-5792 {}}} CYCLES {}}
set a(0-5792) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5253 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-553 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-5792 {}} {259 0 0 0-5791 {}} {66 0 0 0-5789 {}} {130 0 0 0-5254 {}} {66 0 0 0-5267 {}}} SUCCS {{128 0 0 0-5791 {}} {772 0 0 0-5792 {}} {259 0 0 0-5793 {}}} CYCLES {}}
set a(0-5793) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-5253 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-554 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-5792 {}} {130 0 0 0-5254 {}}} SUCCS {} CYCLES {}}
set a(0-5794) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-5253 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-555 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-5254 {}} {128 0 0 0-5795 {}}} SUCCS {{259 0 0 0-5795 {}}} CYCLES {}}
set a(0-5795) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5253 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-556 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-5795 {}} {259 0 0 0-5794 {}} {66 0 0 0-5789 {}} {130 0 0 0-5254 {}} {66 0 0 0-5267 {}}} SUCCS {{128 0 0 0-5794 {}} {772 0 0 0-5795 {}} {259 0 0 0-5796 {}}} CYCLES {}}
set a(0-5796) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-5253 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-557 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-5795 {}} {130 0 0 0-5254 {}}} SUCCS {} CYCLES {}}
set a(0-5797) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-5253 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-558 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-5254 {}} {128 0 0 0-5798 {}}} SUCCS {{259 0 0 0-5798 {}}} CYCLES {}}
set a(0-5798) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5253 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-559 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-5798 {}} {259 0 0 0-5797 {}} {66 0 0 0-5789 {}} {130 0 0 0-5254 {}} {66 0 0 0-5267 {}} {256 0 0 0-5265 {}}} SUCCS {{774 0 0 0-5265 {}} {128 0 0 0-5797 {}} {772 0 0 0-5798 {}} {259 0 0 0-5799 {}}} CYCLES {}}
set a(0-5799) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-5253 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-560 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-5798 {}} {130 0 0 0-5254 {}}} SUCCS {} CYCLES {}}
set a(0-5800) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-5253 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-561 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-5254 {}} {128 0 0 0-5801 {}}} SUCCS {{259 0 0 0-5801 {}}} CYCLES {}}
set a(0-5801) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5253 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-562 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-5801 {}} {259 0 0 0-5800 {}} {66 0 0 0-5789 {}} {130 0 0 0-5254 {}} {66 0 0 0-5267 {}} {256 0 0 0-5264 {}}} SUCCS {{774 0 0 0-5264 {}} {128 0 0 0-5800 {}} {772 0 0 0-5801 {}} {259 0 0 0-5802 {}}} CYCLES {}}
set a(0-5802) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-5253 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-563 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-5801 {}} {130 0 0 0-5254 {}}} SUCCS {} CYCLES {}}
set a(0-5803) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-5253 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-564 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-5254 {}} {128 0 0 0-5804 {}}} SUCCS {{259 0 0 0-5804 {}}} CYCLES {}}
set a(0-5804) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME vec:io_sync(vec:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5253 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-565 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-5804 {}} {259 0 0 0-5803 {}} {66 0 0 0-5789 {}} {130 0 0 0-5254 {}} {66 0 0 0-5267 {}}} SUCCS {{128 0 0 0-5803 {}} {772 0 0 0-5804 {}} {259 0 0 0-5805 {}}} CYCLES {}}
set a(0-5805) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-5253 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-566 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-5804 {}} {130 0 0 0-5254 {}}} SUCCS {} CYCLES {}}
set a(0-5253) {CHI {0-5264 0-5265 0-5266 0-5267 0-5268 0-5269 0-5270 0-5254 0-5788 0-5789 0-5790 0-5791 0-5792 0-5793 0-5794 0-5795 0-5796 0-5797 0-5798 0-5799 0-5800 0-5801 0-5802 0-5803 0-5804 0-5805} ITERATIONS Infinite LATENCY {85157 ?} RESET_LATENCY {0 ?} CSTEPS 3 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {85163 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 85160 TOTAL_CYCLES 85163 NAME main TYPE LOOP DELAY {851640.00 ns} PAR 0-5252 XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-567 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-5252) {CHI 0-5253 ITERATIONS Infinite LATENCY {85157 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {85163 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 85163 TOTAL_CYCLES 85163 NAME core:rlp TYPE LOOP DELAY {851640.00 ns} PAR {} XREFS 435f154d-9410-41d9-adb6-7e92d89bce81-568 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-5252-TOTALCYCLES) {85163}
set a(0-5252-QMOD) {ccs_in(14,32) 0-5264 ccs_in(15,32) 0-5265 ccs_sync_in_wait(12) 0-5267 mgc_shift_l(1,0,4,11) {0-5272 0-5529} mgc_add(4,0,4,0,4) 0-5279 mgc_shift_l(1,0,4,10) {0-5280 0-5345 0-5404} mgc_mul(8,0,8,0,8) 0-5283 BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) {0-5285 0-5350 0-5410 0-5475 0-5535 0-5600 0-5659 0-5723} BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) {0-5287 0-5351 0-5412 0-5476 0-5537 0-5601 0-5661 0-5724} mgc_add(7,0,7,0,7) 0-5293 BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) {0-5297 0-5306 0-5315 0-5328 0-5359 0-5368 0-5374 0-5387 0-5423 0-5432 0-5441 0-5454 0-5484 0-5493 0-5499 0-5512 0-5548 0-5557 0-5566 0-5579 0-5609 0-5618 0-5624 0-5637 0-5672 0-5681 0-5690 0-5703 0-5732 0-5741 0-5747 0-5760} mgc_add(10,0,10,0,10) {0-5302 0-5305 0-5358 0-5364 0-5367 0-5428 0-5431 0-5483 0-5489 0-5492 0-5553 0-5556 0-5608 0-5614 0-5617 0-5677 0-5680 0-5731 0-5737 0-5740} mgc_add(32,0,32,0,32) {0-5307 0-5317 0-5369 0-5376 0-5433 0-5443 0-5494 0-5501 0-5558 0-5568 0-5619 0-5626 0-5682 0-5692 0-5742 0-5749} modulo_add_4e8eb5d29cd6616994f3ae99c3f0659b60c5() {0-5310 0-5372 0-5436 0-5497 0-5561 0-5622 0-5685 0-5745} modulo_sub_b34d1fc81f426503f0338916345b2acd634e() {0-5320 0-5379 0-5446 0-5504 0-5571 0-5629 0-5695 0-5752} mult_dd399d4082bfb1cbfba92496f4a2a48f70bd() {0-5326 0-5385 0-5452 0-5510 0-5577 0-5635 0-5701 0-5758} mgc_add(11,0,10,0,11) {0-5331 0-5341 0-5390 0-5400 0-5457 0-5515 0-5525 0-5582 0-5592 0-5640 0-5650 0-5706 0-5763} mgc_mul(10,0,10,0,10) {0-5349 0-5408 0-5474 0-5533 0-5599 0-5657 0-5722} mgc_add(9,0,9,0,9) {0-5419 0-5467 0-5668} mgc_add(8,0,8,0,8) {0-5544 0-5715} mgc_add(7,0,2,1,8) 0-5769 mgc_add(11,0,11,0,11) 0-5775 mgc_add(4,0,1,1,4) 0-5780 mgc_add(5,0,2,1,5) 0-5783 ccs_sync_out_wait(18) 0-5789 mgc_io_sync(0) {0-5792 0-5795 0-5798 0-5801 0-5804}}
set a(0-5252-PROC_NAME) {core}
set a(0-5252-HIER_NAME) {/inPlaceNTT_DIF_precomp/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-5252}

