{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507074332520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507074332529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 03 18:45:32 2017 " "Processing started: Tue Oct 03 18:45:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507074332529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507074332529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mult8x8 -c mult8x8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mult8x8 -c mult8x8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507074332530 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1507074333419 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507074333419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/labs/lab5a/mult_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/labs/lab5a/mult_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult_control-logic " "Found design unit 1: mult_control-logic" {  } { { "../lab5a/mult_control.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab5a/mult_control.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074349247 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult_control " "Found entity 1: mult_control" {  } { { "../lab5a/mult_control.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab5a/mult_control.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074349247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507074349247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/labs/lab4b/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/labs/lab4b/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-logic " "Found design unit 1: counter-logic" {  } { { "../lab4b/counter.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab4b/counter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074349249 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../lab4b/counter.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab4b/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074349249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507074349249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/labs/lab4a/reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/labs/lab4a/reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16-logic " "Found design unit 1: reg16-logic" {  } { { "../lab4a/reg16.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab4a/reg16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074349251 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "../lab4a/reg16.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab4a/reg16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074349251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507074349251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/labs/lab3/seven_segment_cntrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/labs/lab3/seven_segment_cntrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_cntrl-logic " "Found design unit 1: seven_segment_cntrl-logic" {  } { { "../lab3/seven_segment_cntrl.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab3/seven_segment_cntrl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074349253 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_cntrl " "Found entity 1: seven_segment_cntrl" {  } { { "../lab3/seven_segment_cntrl.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab3/seven_segment_cntrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074349253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507074349253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/labs/lab2b/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/labs/lab2b/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-logic " "Found design unit 1: shifter-logic" {  } { { "../lab2b/shifter.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab2b/shifter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074349255 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../lab2b/shifter.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab2b/shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074349255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507074349255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/labs/lab2a/mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/labs/lab2a/mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-logic " "Found design unit 1: mux4-logic" {  } { { "../lab2a/mux4.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab2a/mux4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074349256 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "../lab2a/mux4.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab2a/mux4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074349256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507074349256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/labs/lab1b/mult4x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/labs/lab1b/mult4x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult4x4-logic " "Found design unit 1: mult4x4-logic" {  } { { "../lab1b/mult4x4.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab1b/mult4x4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074349258 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult4x4 " "Found entity 1: mult4x4" {  } { { "../lab1b/mult4x4.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab1b/mult4x4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074349258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507074349258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/labs/lab1a/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/labs/lab1a/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-logic " "Found design unit 1: adder-logic" {  } { { "../lab1a/adder.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab1a/adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074349260 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../lab1a/adder.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab1a/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074349260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507074349260 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"!\", or \"=>\" mult8x8.vhd(177) " "VHDL syntax error at mult8x8.vhd(177) near text \")\";  expecting \"!\", or \"=>\"" {  } { { "mult8x8.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab5b/mult8x8.vhd" 177 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507074349263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult8x8.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mult8x8.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507074349263 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "727 " "Peak virtual memory: 727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507074349456 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 03 18:45:49 2017 " "Processing ended: Tue Oct 03 18:45:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507074349456 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507074349456 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507074349456 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507074349456 ""}
