$date
	Mon Oct 11 11:32:54 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Mod10_behav_test $end
$var wire 4 ! res [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 4 $ res [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
1#
x"
bx !
$end
#5
0"
#10
b0 !
b0 $
1"
#15
0"
0#
#20
b1 !
b1 $
1"
#25
0"
#30
b10 !
b10 $
1"
#35
0"
#40
b11 !
b11 $
1"
#45
0"
#50
b100 !
b100 $
1"
#55
0"
#60
b101 !
b101 $
1"
#65
0"
#70
b110 !
b110 $
1"
#75
0"
#80
b111 !
b111 $
1"
#85
0"
#90
b1000 !
b1000 $
1"
#95
0"
#100
b1001 !
b1001 $
1"
#105
0"
#110
b0 !
b0 $
1"
#115
0"
#120
b1 !
b1 $
1"
#125
0"
#130
b10 !
b10 $
1"
#135
0"
#140
b11 !
b11 $
1"
#145
0"
#150
b100 !
b100 $
1"
#165
