{
  "DESIGN_NAME": "network_top",

  "VERILOG_DEFINES": [
    "USE_POWER_PINS",
    "FLOW"
  ],
  "YOSYS_DEFINES": ["USE_POWER_PINS"],

  "PDK" : "sky130A",

  "VERILOG_FILES": [
    "dir::rtl/network_top.v",
    "dir::rtl/simpleuart.v",
    "dir::rtl/action_pipe.v",
    "dir::rtl/spimemio.v",
    "dir::rtl/parser_to_key_pipe.v",
    "dir::rtl/spiflash.v",
    "dir::rtl/pico_wrapper.v",
    "dir::rtl/header_to_parser_pipe_reg.v",
    "dir::rtl/header_buffer_pipe_fifo.v",
    "dir::rtl/action_drain_ctrl_upper.v",
    "dir::rtl/action_mmio.v",
    "dir::rtl/rewrite_mux_upper_5.v",
    "dir::rtl/picosoc.v",
    "dir::rtl/key_builder_pipe.v",
    "dir::rtl/parser_fsm_pipe_2.v",
    "dir::rtl/mac_rx_fifo_final.v",
    "dir::rtl/packet_fifo_upper_5.v",
    "dir::rtl/tcam_ctrl_pipe.v",
    "dir::rtl/tcam_mmio.v",
    "dir::rtl/tcam_to_action_pipe.v",
    "dir::rtl/picorv32.v",
    "dir::rtl/dataplane_top.v"
  ],


  "VERILOG_FILES_BLACKBOX": [
     "dir::rtl/sky130_sram_1kbyte_1rw1r_32x256_8.v"
  ],

  "EXTRA_LEFS": [
    "dir::lef/sky130_sram_1kbyte_1rw1r_32x256_8.lef"
      ],
  "EXTRA_GDS_FILES": [
    "dir::gds/sky130_sram_1kbyte_1rw1r_32x256_8.gds"

  ],
  "EXTRA_LIBS": [
    "dir::lib/sky130_sram_1kbyte_1rw1r_32x256_8.lib"
  ],
 

  "FP_PDN_MACRO_HOOKS": [
    "network_top.soc_wrapper.soc.memory     vccd1 vssd1 vccd1 vssd1"
  ],


  "VERILOG_POWER_DEFINE": "USE_POWER_PINS",
  "FP_TAP_HORIZONTAL_HALO": "40",
  "FP_PDN_HORIZONTAL_HALO": "40",
  "FP_TAP_VERTICAL_HALO": "10",
  "FP_PDN_VERTICAL_HALO": "10",

  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 5.0,
  "MAX_TRANSITION_CONSTRAINT": 0.5,
  "QUIT_ON_SYNTH_CHECKS": 0,
  "FP_PDN_CHECK_NODES": 0,
  "SYNTH_ELABORATE_ONLY": 0,
  "PL_RANDOM_GLB_PLACEMENT": 1,
  "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
  "PL_RESIZER_DESIGN_OPTIMIZATIONS": 0,
  "PL_RESIZER_TIMING_OPTIMIZATIONS": 1,
  "GLB_RESIZER_TIMING_OPTIMIZATIONS": 1,
  "GLB_RESIZER_DESIGN_OPTIMIZATIONS": 0,
  "PL_RESIZER_BUFFER_INPUT_PORTS": 0,
  "RUN_CTS": 1,
  "FP_PDN_ENABLE_RAILS": 1,
  "GRT_REPAIR_ANTENNAS": 1,
  "RUN_HEURISTIC_DIODE_INSERTION": 0,
  "RUN_FILL_INSERTION": 0,
  "RUN_TAP_DECAP_INSERTION": 0,
  "FP_PDN_VPITCH": 180,
  "FP_PDN_HPITCH": 180,
  "FP_PDN_VOFFSET": 5,
  "FP_PDN_HOFFSET": 5,
  "MAGIC_ZEROIZE_ORIGIN": 0,
  "FP_SIZING": "absolute",
  "RUN_CVC": 0,

  "FP_PDN_CORE_RING": 1,
  "FP_PDN_CORE_RING_VWIDTH": 3.1,
  "FP_PDN_CORE_RING_HWIDTH": 3.1,
  "FP_PDN_CORE_RING_VOFFSET": 12.45,
  "FP_PDN_CORE_RING_HOFFSET": 12.45,
  "FP_PDN_CORE_RING_VSPACING": 1.7,
  "FP_PDN_CORE_RING_HSPACING": 1.7,
  "FP_PDN_VWIDTH": 3.1,
  "FP_PDN_HWIDTH": 3.1,
  "FP_PDN_VSPACING": "expr::(5 * $FP_PDN_CORE_RING_VWIDTH)",
  "FP_PDN_HSPACING": "expr::(5 * $FP_PDN_CORE_RING_HWIDTH)",

  "PL_TARGET_DENSITY": "0.35",
  "PL_RESIZER_HOLD_SLACK_MARGIN": "0.25",
  "GRT_ADJUSTMENT": "0.2",

  "GRT_ANT_ITERS": "1",

  "CTS_DISABLE_POST_PROCESSING": "0",
  "CTS_SINK_CLUSTERING_MAX_DIAMETER": "200",
  "CTS_DISTANCE_BETWEEN_BUFFERS": "1000",


  "VDD_NETS": [
      "vccd1"
  ],
  "GND_NETS": [
      "vssd1"
  ],
  "FP_TEMPLATE_PINS": [
      "vccd1",
      "vssd1"
  ],

  "DIE_AREA": "0 0 3166.63 4766.63",
  "CORE_AREA": "40 40 3126.63 4726.63",
  "RUN_IRDROP_REPORT": 0,
  "MACRO_PLACEMENT_CFG": "dir::macro.cfg",
  "RUN_LINTER": 0,
  "RUN_LVS": 0,
  "MAGIC_DEF_LABELS": 0,
  "RUN_IRDROP_REPORT": 0,
  "GPL_CELL_PADDING": "2",
  "DPL_CELL_PADDING": "0",
  "DIODE_PADDING": "0",

  "ROUTING_CORES": "24",

  "RUN_MAGIC_DRC": 1,
 
  "GRT_ALLOW_CONGESTION": 0,
  "GRT_ADJUSTMENT": "0.35",
  "GRT_ANT_ITERS": "1"
}
