                                                                                                                LTC4303
                                                                                                Hot Swappable 2-Wire
                                                                                                   Bus Buffer with Stuck
                                                                                                          Bus Recovery
FEATURES                                                                                    DESCRIPTIO                     U
■   Automatic Disconnect of SDA/SCL Lines when Bus                                           The LTC®4303 hot swappable 2-wire Bus Buffer allows I/O
    is Stuck Low for ≥ 30ms                                                                  card insertion into a live backplane without corruption of
■   Recovers Stuck Busses with Automatic Clocking*                                           the data and clock busses. When a connection is made,
■   Bidirectional Buffer* for SDA and SCL Lines                                              the LTC4303 provides bidirectional buffering, keeping the
    Increases Fanout                                                                         backplane and card capacitances isolated. If SDAOUT or
■   Prevents SDA and SCL Corruption During Live                                              SCLOUT is low for ≥ 30ms (typ), the LTC4303 automatically
    Board Insertion and Removal from Backplane                                               breaks the data and clock bus connection. At this time the
■   Pin Compatible with LTC4300A-1                                                           LTC4303 automatically generates up to 16 clock pulses on
■   ±15kV Human Body Model ESD Protection                                                    SCLOUT in an attempt to free the bus. A connection will
■   Isolates Input SDA and SCL Lines from Output                                             be enabled automatically when the bus becomes free.
■   Compatible with I2CTM, I2C Fast-Mode and SMBus
                                                                                             Rise-time accelerator circuitry allows the use of larger pull-
    Standards (Up to 400kHz Operation)
                                                                                             up resistance while still meeting rise-time requirements.
■   READY Open Drain Output
                                                                                             During insertion, the SDA and SCL lines are precharged
■   1V Precharge on All SDA and SCL Lines
                                                                                             to 1V to minimize bus disturbances. When driven high,
■   High Impedance SDA, SCL Pins for VCC = 0V
                                                                                             ENABLE allows the LTC4303 to connect after a stop bit or
■   ENABLE Gates Connection from Input to Output
                                                                                             bus idle occurs. Driving ENABLE low breaks the connection
■   MSOP 8-Pin and DFN (3mm × 3mm) Packages
          U                                                                                  between SDAIN and SDAOUT, SCLIN and SCLOUT. READY
APPLICATIO S                                                                                 is an open drain output that indicates when the backplane
                                                                                             and card sides are connected together.
■   Hot Board Insertion
■   Servers                                                                                      , LT, LTC and LTM are registered trademarks of Linear Technology Corporation.
                                                                                            All other trademarks are the property of their respective owners.
■   Capacitance Buffer/Bus Extender                                                         Protected by U.S. Patents including 6356140, 6650174, 7032051.
■   RAID Systems
TYPICAL APPLICATIO                                   U
            5V 3.3V                                                                                                                     Stuck Bus Resolved
                                                                          0.01mF                                                      with Automatic Clocking
                                                                                      10k   10k
                                                               VCC
              10k   10k
                                                              LTC4303
                                                     SCLIN              SCLOUT                                SDAOUT
                                                                                                                                 STUCK LOW > 30ms               RECOVERS
BACK_SCL                                                                                      CARD_SCL         5V/DIV
                                                                                                                                 DISCONNECT AT TIMEOUT
                                                     SDAIN              SDAOUT                                  SDAIN
BACK_SDA                                                                                      CARD_SDA          5V/DIV
                                                                                                                                        AUTOMATIC CLOCKING
                                                                                                              SCLOUT
                                                                                                               5V/DIV
     3.3V                                            ENABLE              READY
                                                               GND
                                              100k                        4303 TA01
                                                                                                                                                                                 4303 TA01b
                                                                                                                                                  200ms/DIV
                      BACKPLANE   STAGGERED                    CARD
                      CONNECTOR   CONNECTOR
                                                                                                                                                                                 4303fb
                                                                                                                                                                                  1


LTC4303
ABSOLUTE               W           W W
                            AXI U RATI GS                   U         (Notes 1, 2)
VCC to GND .................................................. –0.3V to 7V       SDAIN, SCLIN, SDAOUT, SCLOUT, READY
SDAIN, SCLIN, SDAOUT, SCLOUT,                                                   (Note 3)..................................................................30mA
READY, ENABLE ........................................... –0.3V to 7V           Storage Temperature Range
Operating Temperature                                                             MSOP ................................................–65°C to 150°C
  LTC4303C ................................................ 0°C to 70°C           DFN....................................................–65°C to 125°C
  LTC4303I .............................................–40°C to 85°C           Lead Temperature (Soldering, 10sec)
                                                                                  MSOP ............................................................... 300°C
               U   W    U
PACKAGE/ORDER I FOR ATIO
                                  TOP VIEW
                    ENABLE 1                   8   VCC
                                                                                                                  TOP VIEW
                    SCLOUT 2                   7   SDAOUT
                                     9                                                              ENABLE   1                  8   VCC
                     SCLIN 3                   6   SDAIN
                                                                                                    SCLOUT   2                  7   SDAOUT
                       GND 4                   5   READY                                             SCLIN   3                  6   SDAIN
                                                                                                       GND   4                  5   READY
                                  DD PACKAGE                                                                    MS8 PACKAGE
                       8-LEAD (3mm × 3mm) PLASTIC DFN                                                       8-LEAD PLASTIC MSOP
                           TJMAX = 125°C, θJA = 43°C/W                                                   TJMAX = 125°C, θJA = 200°C/W
                             EXPOSED PAD (PIN 9)
                          PCB CONNECTION OPTIONAL
   ORDER PART NUMBER                         DD PART MARKING*                    ORDER PART NUMBER                         MS8 PART MARKING*
           LTC4303CDD                                    LBPZ                           LTC4303CMS8                                       LTBPY
           LTC4303IDD                                                                   LTC4303IMS8
Order Options Tape and Reel: Add #TR Lead Free: Add #PBF Lead Free Tape and Reel: Add #TRPBF
Lead Free Part Marking: http://www.linear.com/leadfree/
Consult LTC Marketing for parts speciﬁed with wider operating temperature ranges. *The temperature grade is identiﬁed by a label on the shipping container.
ELECTRICAL CHARACTERISTICS                                The ● denotes the speciﬁcations which apply over the full operating
temperature range, otherwise speciﬁcations are at TA = 25°C. VCC = 2.7V to 5.5V, unless otherwise noted.
SYMBOL               PARAMETER                                  CONDITIONS                                              MIN          TYP      MAX      UNITS
Power Supply
VCC                  Positive Supply Voltage                                                                     ●       2.7                  5.5          V
ICC                  Supply Current                             VCC = 5.5V, VSDAIN = VSDAOUT = 0V (Note 7)       ●                       6     8          mA
                     Supply Current, ENABLE = GND               VCC = 5.5V                                                              1.5               mA
Startup Circuitry
VPRE                 Precharge Voltage                          SDA, SCL Floating, VCC = 5.5V                    ●       0.8             1    1.2           V
TIDLE                Bus Idle Time                                                                               ●       60             95    175          µs
VOL_READY            READY Output Low Voltage                   IPULLUP = 3mA                                    ●                            0.4           V
                                                                IPULLUP = 6mA, VCC = 4.7V                        ●                            0.4           V
VTHR_ENABLE          ENABLE Threshold                                                                            ●       0.8            1.4    2            V
IENABLE              ENABLE Input Current                   ENABLE from 0 to VCC                                 ●                      0.1   ±1.5         µA
VTHR                 SDA, SCL Logic Input Threshold Voltage Rising Edge                                          ●       1.6            1.8    2            V
                                                                                                                                                        4303fb
2


                                                                                                                                           LTC4303
ELECTRICAL CHARACTERISTICS                                              The ● denotes the speciﬁcations which apply over the full operating
temperature range, otherwise speciﬁcations are at TA = 25°C. VCC = 2.7V to 5.5V, unless otherwise noted.
SYMBOL                  PARAMETER                                   CONDITIONS                                             MIN         TYP       MAX        UNITS
VHYS                    SDA, SCL, Logic Input Threshold Voltage (Note 6)                                                                50                     mV
                        Hysteresis
tPHL_ENABLE             Delay ENABLE High-Low to Disconnect VCC = 3.3V                                                                 300                      ns
tPHL_READY              Delay READY High-Low after Disconnect                                                                           10                      ns
tPLH_ENABLE             Delay ENABLE Low-High to Connect            VCC = 3.3V                                       ●       60         95        175           µs
tPLH_READY              Delay READY Low-High after Connect                                                                              10                      ns
IOFF_READY              Ready Off Leakage Current                                                                    ●                            ±10           µA
Rise-Time Accelerators
IPULLUPAC               Transient Boosted Pull-Up Current           Positive Transition on SDA, SCL, VCC = 2.7V,              2        3.5        5.5          mA
                                                                    Slew Rate = 0.8V/µs (Note 5)
Bus Stuck Low Timeout
tTIMEOUT                Bus Stuck Low Timer                         SDAOUT, SCLOUT = 0V                              ●       25         30         35          ms
Input-Output Connection
VOS                     Input-Output Offset Voltage                 10k to VCC on SDA, SCL,                          ●       40         80        120          mV
                                                                    2.7k to VCC on SDA, SCL                          ●       50        100        150          mV
                                                                    VCC = 3.3V, VSDA/SCL = 0.2V (Note 4)
CIN                     Digital Input Capacitance                   (Note 6)                                                                       10           pF
                        SDAIN, SDAOUT, SCLIN, SCLOUT
VIL, MAX                Input Logic Low Voltage                                                                      ●                            0.4            V
ILEAK                   Input Leakage Current                       SDA, SCL, VCC = 5.5V                             ●                             ±5           µA
VOL                     Output Low Voltage, Input = 0               SDA, SCL Pins, ISINK = 4mA, VCC = 2.7V           ●        0       0.19        0.3            V
Timing Characteristics
fI2C, MAX               I2C Maximum Operating Frequency             (Note 6)                                                400        600                     kHz
tBUF                    Bus Free Time Between Stop and Start        (Note 6)                                                                      1.3           µs
                        Condition
tHD, STA                Hold Time After (Repeated)                  (Note 6)                                                                      100           ns
                        Start Condition
tSU, STA                Repeated Start Condition Set-Up Time        (Note 6)                                                                       0            ns
tSU, STO                Stop Condition Set-Up Time                  (Note 6)                                                                       0            ns
tHD, DATI               Data Hold Time Input                        (Note 6)                                                                       0            ns
tSU, DAT                Data Set-Up Time                            (Note 6)                                                                      100           ns
Note 1: Stresses beyond those listed under Absolute Maximum Ratings                  Note 4: The connection circuitry always regulates the output to a higher
may cause permanent damage to the device. Exposure to any Absolute                   voltage than its input. The magnitude of this offset voltage as a function of
Maximum Rating condition for extended periods may affect device                      the pull-up resistor and VCC voltage is shown in the Typical Performance
reliability and lifetime.                                                            Characteristics section.
Note 2: All currents into pins are positive; all voltages are referenced to          Note 5: IPULLUPAC varies with temperature and VCC voltage, as shown in
GND unless otherwise speciﬁed.                                                       the Typical Performance Characteristics section.
Note 3: Pulsed less than 5µs.                                                        Note 6: Guaranteed by design, not tested in production.
                                                                                     Note 7: ICC test performed with connection circuitry active.
                                                                                                                                                             4303fb
                                                                                                                                                              3


LTC4303
                                                           U W
 TYPICAL PERFOR A CE CHARACTERISTICS TA = 25°C unless otherwise indicated.
                 ICC vs Temperature                                                              Input-Output tPHL vs Temperature                                                        IPULLUPAC vs Temperature
           6.2                                                                             140                                                                                      14
                                                                                                 CIN = COUT = 100pF
                              VCC = 5.5V                                                         RPULLUPIN = RPULLUPOUT = 10k
           6.0                                                                             120                                                                                      12                    VCC = 5.5V
                                                                                           100                                                                                      10
           5.8
                                                                               tPHL (ns)                                                                           IPULLUPAC (mA)
                                                                                            80                                                                                       8
ICC (mA)   5.6
                                                                                            60                                                                                       6                    VCC = 3.3V
           5.4
                                                                                            40                                                                                       4
                              VCC = 2.7V                                                                                                                                                           VCC = 2.7V
           5.2                                                                              20                                                                                       2
           5.0                                                                               0                                                                                       0
              –50    –25    0    25    50                   75         100                    –50     –25        0    25    50                   75        100                        –50    –25    0    25    50      75        100
                           TEMPERATURE (°C)                                                                     TEMPERATURE (°C)                                                                   TEMPERATURE (°C)
                                                                  4303 G01                                                                            4303 G02                                                              4303 G03
                                                       Connection Circuitry VOUT - VIN                                                  Input-Output tPHL vs COUT
                                               250                                                                                     180
                                                                                                                                           CIN = 50pF
                                                                                                                                       160 RPULLUPIN = RPULLUPOUT = 10k
                                               200
                                                     VCC = 5.5V                                                                        140
                               VOUT-VIN (mV)
                                               150                                                                                     120
                                                                                                                           tPHL (ns)   100
                                               100                                                                                      80
                                                     VCC = 2.7V
                                                                                                                                        60
                                                50
                                                                                                                                        40
                                                0                                                                                       20
                                                1000      3000         5000     7000                9000                                     0              500     1000                    1500       2000
                                                                      RPULLUP (Ω)                                                                                 COUT (pF)
                                                                                                     4303 G04                                                                                      4303 G05
                                                                                                                                                                                                                             4303fb
4


                                                                                                                        LTC4303
   U
PI FU CTIO S U                 U
ENABLE (Pin 1): Connection Enable. This is a digital                           READY (Pin 5): Connection Status Flag. READY provides
threshold input pin. For normal operation ENABLE is high.                      a digital ﬂag which indicates the status of the connection
Driving ENABLE below 0.8V isolates SDAIN from SDAOUT,                          circuitry described in the “Connection Circuitry” section.
SCLIN from SCLOUT, asserts READY low and disables                              Connect a resistor of 10k to VCC to provide the pull-up.
automatic clocking. A rising edge on ENABLE after a fault
                                                                               SDAIN (Pin 6): Serial Data Input. Connect this pin to the
has occurred unconditionally forces a connection between
                                                                               SDA bus on the backplane.
SDAIN, SDAOUT and SCLIN, SCLOUT.
                                                                               SDAOUT (Pin 7): Serial Data Output. Connect this pin to
SCLOUT (Pin 2): Serial Clock Output. Connect this pin to
                                                                               the SDA bus on the card.
the SCL bus on the card.
                                                                               VCC (Pin 8): Supply Voltage Input. Place a bypass capacitor
SCLIN (Pin 3): Serial Clock Input. Connect this pin to SCL
                                                                               of at least 0.01µF close to VCC for best results.
on the bus backplane.
                                                                               Exposed Pad (Pin 9, DFN Only): Exposed pad may be left
GND (Pin 4): Device Ground. Connect this pin to a ground
                                                                               open or connected to the ground plane.
plane for best results.
BLOCK DIAGRA                       W
                                           LTC4303 2-Wire Bus Buffer with Stuck Bus Protection
                                                             3.5mA                         3.5mA
                                       SLEW RATE                                                   SLEW RATE
         8 VCC                         DETECTOR                         CONNECT                    DETECTOR
              SDAIN                                                                                                           SDAOUT
         6                                                                                                                              7
                        200k                        PC_CONNECT                    PC_CONNECT                                  200k
                                                                     PRECHARGE
                                                             3.5mA                         3.5mA
                                       SLEW RATE                                                   SLEW RATE
                        200k           DETECTOR                         CONNECT                    DETECTOR                   200k
              SCLIN                                                                                                           SCLOUT
         3                                                                                                                              2
                                   +                                                                               +
                                   –                                                                               –
                                                                       30ms           AUTOMATIC
                                                      UVLO
                                                                       TIMER           CLOCKING
                                                                                                                   +
             1.8V                  –
                                                                       LOGIC              PC_CONNECT
                                   +                                                                               –   1.8V
                                                                                                                               READY
                                                                                                        CONNECT                         5
              ENABLE
         1                         +
                                                                        95ms
                                             UVLO                      DELAY                             CONNECT                 GND
                       1.4V        –                                                                                                    4
                                                                                                                                     4301 BD
                                                                                                                                               4303fb
                                                                                                                                               5


LTC4303
                   U
OPERATIO
Start-Up                                                        the waveforms on the backplane busses look slightly
When the LTC4303 ﬁrst receives power on its VCC pin,            different than the corresponding card bus waveforms, as
either during power up or live insertion, it starts in an under described here.
voltage lockout (UVLO) state, ignoring any activity on the
                                                                Input to Output Offset Voltage
SDA or SCL pins until VCC rises above 2.5V (typical).
                                                                When a logic low voltage, VLOW1, is driven on any of the
During this time, the precharge circuitry is active and
                                                                LTC4303’s data or clock pins, the LTC4303 regulates the
forces 1V through 200k nominal resistors to the SDA
                                                                voltage on the opposite side of the part (call it VLOW2)
and SCL pins. Because the I/O card is being plugged
                                                                to a slightly higher voltage, as directed by the following
into a live backplane, the voltage on the backplane SDA
                                                                equation:
and SCL busses may be anywhere between 0V and VCC.
Precharging the SCL and SDA pins to 1V minimizes the               VLOW2 = VLOW1 + 75mV + (VCC/R) • 20Ω (typical)
worst-case voltage differential these pins will see at the      where R is the bus pull-up resistance in ohms. For ex-
moment of connection, therefore minimizing the amount           ample, if a device is forcing SDAOUT to 10mV where
of disturbance caused by the I/O card.                          VCC = 3.3V and the pull-up resistor R on SDAIN is 10k,
Once the LTC4303 comes out of UVLO, it assumes that             then the voltage on SDAIN = 10mV + 75mV + (3.3/10000)
SDAIN and SCLIN have been inserted into a live system           • 20 = 91.6mV (typical). See the Typical Performance
and that SDAOUT and SCLOUT are being powered up at              Characteristics section for curves showing the offset
the same time as itself. Therefore, it looks for either a stop  voltage as a function of VCC and R.
bit or bus idle condition on the input side to indicate the
completion of a data transaction. When either one occurs,       Bus Stuck Low Time-Out
the part also veriﬁes that both the SDAOUT and SCLOUT           When SDAOUT or SCLOUT is low, an internal timer starts.
voltages are high. When all of these conditions are met,        The timer is only reset when SDAOUT and SCLOUT are
the input-to-output connection circuitry is activated, join-    both high. If they do not go high within 30ms (typical),
ing the SDA and SCL busses on the I/O card with those           the connection between SDAIN and SDAOUT, and SCLIN
on the backplane and READY goes high.                           and SCLOUT is broken. After a delay of at least 40µs the
                                                                LTC4303 automatically generates up to 16 clock pulses at
Connection Circuitry                                            8.5kHz (typical) on SCLOUT in an attempt to unstick the
Once the connection circuitry is activated, the functionality   bus. When SDAOUT and SCLOUT go high, reconnection
of the SDAIN and SDAOUT pins is identical. A low forced         occurs when the conditions described in the “Start-Up”
on either pin at any time results in both pin voltages be-      section above are satisﬁed.
ing low. For proper operation, logic low input voltages         When powering up into a bus stuck low condition, the
should be no higher than 0.4V with respect to the ground        connection circuitry joining the SDA and SCL busses on
pin voltage of the LTC4303. SDAIN and SDAOUT enter              the I/O card with those on the backplane is not activated.
a logic high state only when all devices on both SDAIN          30ms after UVLO, automatic clocking takes place as
and SDAOUT release high. The same is true for SCLIN             described above.
and SCLOUT. This important feature ensures that clock
stretching, clock synchronization, arbitration and the ac-      Propagation Delays
knowledge protocol always work, regardless of how the
devices in the system are tied to the LTC4303.                  During a rising edge, the rise-time on each side is de-
                                                                termined by the bus pull-up resistor and the equivalent
Another key feature of the connection circuitry is that it      capacitance on the line. If the pull-up resistors are the
provides bidirectional buffering, keeping the backplane         same, a difference in rise-time occurs which is directly
and card capacitances isolated. Because of this isolation,      proportional to the difference in capacitance between
                                                                                                                      4303fb
6


                                                                                                                      LTC4303
                       U
OPERATIO
   OUTPUT SIDE                                               INPUT SIDE   INPUT SIDE                                              OUTPUT SIDE
           50pF                                              150pF               50pF                                             150pF
       0.5V/DIV                                              0.5V/DIV        0.5V/DIV                                             0.5V/DIV
                                                    4303 F01                                                             4303 F02
                                 200ns/DIV                                                            20ns/DIV
                Figure 1. Input-Output Connection tPLH                                Figure 2. Input-Output Connection tPHL
the two sides. This effect is displayed in Figure 1 for a               ENABLE
VCC = 3.3V and a 10k pull-up resistor on each side (50pF                When the ENABLE pin is driven below 0.8V with respect
on one side and 150pF on the other). Since the output side              to the LTC4303’s ground, the backplane side is discon-
has less capacitance than the input, it rises faster and the            nected from the card side, and the READY pin is internally
effective tPLH is negative.                                             pulled low. When the pin is driven above 2V, the part waits
There is a propagation delay, tPHL, through the connec-                 for data transactions on the IN side to be complete and
tion circuitry for falling waveforms. Figure 2 shows the                for the OUT side to be high (as described in the Start-Up
falling edge waveforms. An external driver pulls down                   section) before connecting the two sides. At this time the
the voltage on the side with 50pF capacitance; LTC4303                  internal pull-down on READY releases. When ENABLE is
pulls down the voltage on the opposite side with a delay                low, automatic clocking is disabled.
of 80ns. This delay is always positive and is a function of             A rising edge on ENABLE after a stuck bus condition has
supply voltage, temperature and the pull-up resistors and               occurred forces a connection between SDAIN, SDAOUT
equivalent bus capacitances on both sides of the bus. The               and SCLIN, SCLOUT even if bus idle conditions are not
Typical Performance Characteristics section shows tPHL                  met. At this time the internal 30ms timer is reset but not
as a function of temperature and voltage for 10k pull-up                disabled.
resistors and 100pF equivalent capacitance on both sides
of the part. Larger output capacitances translate to longer             Rise Time Accelerators
delays. Users must quantify the difference in propagation
times for a rising edge versus a falling edge in their systems          Once connection has been established, rise time accelerator
and adjust setup and hold times accordingly.                            circuits on all four SDA and SCL pins are activated. These
                                                                        allow the use of larger pull-up resistors, reducing power
READY Digital Output                                                    consumption, or bus capacitance beyond that speciﬁed
                                                                        in I2C, while still meeting system rise time requirements.
The READY pin provides a digital ﬂag which indicates the                During positive bus transitions, the LTC4303 switches in
status of the connection circuitry described previously in              3.5mA (typical) of current to quickly slew the SDA and
the “Connection Circuitry” section. READY is high when                  SCL lines once their DC voltages exceed 0.8V. Choose a
the connection circuitry is active, and pulls low when                  pull-up resistor so that the bus will rise on its own at a
there is not a valid connection. The pin is driven by an                rate of at least 0.8V/µs to guarantee activation of the ac-
open drain pull-down capable of sinking 3mA while hold-                 celerators. Rise time accelerators turn off when SDA and
ing 0.4V on the pin. Connect a resistor of 10k to VCC to                SCL lines are approximately 1V below VCC.The rise time
provide the pull-up.                                                    accelerators are automatically disabled during automatic
                                                                        clocking.
                                                                                                                                           4303fb
                                                                                                                                           7


LTC4303
                     U
APPLICATIO S I FOR ATIO      U        W           U
Resistor Pull-Up Selection                                      In most applications the LTC4303 will be used with a
The system pull-up resistors must be strong enough              staggered connector where VCC and GND will be long
                                                                pins. SDA and SCL are medium length pins to ensure that
to provide a positive slew rate of 0.8V/µs on the SDA
                                                                the VCC and GND pins make contact ﬁrst. This will allow
and SCL pins, in order to activate the rise time accelera-
                                                                the precharge circuitry to be activated on SDA and SCL
tors during rising edges. Choose maximum resistor value
                                                                before they make contact. ENABLE is a short pin that is
RPULL-UP(MAX) using the formula:
                                                                pulled down when not connected. This is to ensure that
where VBUSMIN is the minimum operating pull-up sup-             the connection between the backplane and the cards data
ply voltage, and CBUS the total capacitance on respec-          and clock busses is not enabled until the transients as-
tive bus line.                                                  sociated with live insertion have settled.
  RPULLUP(MAX)[kΩ] =
                         (                  )
                        VBUS(MIN) – 0.8 V • 1250[ns/V]          Figure 3 shows the LTC4303 in a CompactPCITM conﬁgu-
                                   CBUS [pF]                    ration. Connect VCC and ENABLE to the output of one of
                                                                the CompactPCI power supply Hot Swap circuits. Use a
For example, assume VBUS = VCC = 3.3V, and assuming             pull-up resistor to ENABLE for a card side enable/disable.
±10% supply tolerance, VBUSMIN = 2.97V. With CBUS =             VCC is monitored by a ﬁltered UVLO circuit. With the VCC
100pF, RPULL-UP, MAX = 27.1k. Therefore a smaller pull-up       voltage powering up after all the other pins have established
resistor than 27.1k must be used, so 10k works ﬁne.             connection, the UVLO circuit ensures that the backplane
Live Insertion and Capacitance Buffering Application            and the card data and clock busses are not connected until
                                                                the transients associated with live insertion have settled.
Figures 3 through 6 illustrate applications of the LTC4303
                                                                Owing to their small capacitance, the SDAIN and SCLIN
that take advantage of both its Hot SwapTM controlling and
                                                                pins cause minimal disturbance on the backplane busses
capacitance buffering features. In all of these applications,
                                                                when they make contact with the connector.
note that if the I/O cards were plugged directly into the
backplane without the LTC4303 buffer, all of the backplane      Figure 4 shows the LTC4303 in a PCI application where all
and card capacitances would add directly together, making       of the pins have the same length. In this case, a RC ﬁlter
rise- and fall-time requirements difﬁcult to meet. Placing a    circuit on the I/O card with a product of 10ms provides
LTC4303 on the edge of each card, however, isolates the         a ﬁlter to prevent the LTC4303 from becoming activated
card capacitance from the backplane. For a given I/O card,      until the transients associated with live insertion have
the LTC4303 drives the capacitance on the card side and         settled. Connect the capacitor between ENABLE and GND,
the backplane must drive only the digital input capacitance     and the resistor from VCC to ENABLE.
of the LTC4303, which is less than 10pF.                        Hot Swap is a trademark of Linear Technology Corporation.
                                                                                                                            4303fb
8


                                                                                                                          LTC4303
                     U
APPLICATIO S I FOR ATIO      U           W             U
                             BACKPLANE     STAGGERED
                             CONNECTOR     CONNECTOR
         BACKPLANE                                                                      I/O PERIPHERAL CARD 1
                                                           POWER SUPPLY
   VCC
                                                             HOT SWAP
                                                                          R3                             C1         R4    R5    R6
         R1    R2                                                         10k                            0.01µF     10k   10k   10k
                                                                                CARD
         10k   10k                                                              ENABLE/DISABLE
BD_SEL                                                                          ENABLE          VCC       SDAOUT                      CARD1_SDA
  SDA                                                                           SDAIN                      SCLOUT                     CARD1_SCL
                                                                                              LTC4303
  SCL                                                                           SCLIN                       READY
                                                                                                GND
                                                                                        I/O PERIPHERAL CARD 2
                                                           POWER SUPPLY
                                                             HOT SWAP                                    C3
                                                                          R7                                        R8    R9    R10
                                                                          10k                            0.01µF     10k   10k   10k
                                                                                CARD
                                                                                ENABLE/DISABLE
                                                                                ENABLE          VCC       SDAOUT                   CARD2_SDA
                                                                                SDAIN                      SCLOUT                  CARD2_SCL
                                                                                              LTC4303
                                                                                SCLIN                       READY
                                                                                                GND
                                                                                                 • • •
                                                                                        I/O PERIPHERAL CARD N
                                                           POWER SUPPLY
                                                             HOT SWAP
                                                                          R11                            C5         R12   R13   R14
                                                                          10k CARD                       0.01µF     10k   10k   10k
                                                                                ENABLE/DISABLE
                                                                                ENABLE          VCC       SDAOUT                   CARDN_SDA
                                                                                SDAIN                      SCLOUT                  CARDN_SCL
                                                                                              LTC4303
                                                                                SCLIN                       READY
                                                                                                GND
                                                                                                                                4303 F03
               Figure 3. Inserting Multiple I/O Cards into a Live Backplane Using the LTC4303 in a CompactPCI System
                                                                                                                                           4303fb
                                                                                                                                           9


LTC4303
APPLICATIO S I FOR ATIO  U      U              W           U
                               BACKPLANE
                               CONNECTOR
           BACKPLANE
                                                                                               I/O PERIPHERAL CARD 1
 VCC
                                                                      R3                                          C1           R4    R5      R6
           R1    R2                                                                                               0.01mF
                                                                      100k                                                     10k   10k     10k
           10k   10k
                                                                                       ENABLE          VCC           SDAOUT                        CARD1_SDA
 SDA                                                                                   SDAIN         LTC4303         SCLOUT                        CARD1_SCL
 SCL                                                                                   SCLIN                          READY
                                                                       C2                              GND
                                                                       0.1mF
                                                                                               I/O PERIPHERAL CARD 2
                                                                                                                  C3           R8    R9      R10
                                                                      R7
                                                                                                                  0.01mF       10k   10k     10k
                                                                      100k
                                                                                                       VCC           SDAOUT                        CARD2_SDA
                                                                                       ENABLE
                                                                                       SDAIN         LTC4303         SCLOUT                        CARD2_SCL
                                                                                       SCLIN                          READY
                                                                       C4                              GND
                                                                       0.1mF
                                                                                                        •                                            4303 F04
                                                                                                        •
                                                                                                        •
                       Figure 4. Inserting Multiple I/O Cards into a Live Backplane Using the LTC4303 in a PCI System
                                                                                 VCC
       SHELF MANAGER                                                                                 ATCA BOARD
                                               0.01µF                                                    0.01µF                        R5      R6
                 R1      R2                             R3     R4
                 10k     10k                            2.7k   2.7k                                                                    10k     10k
         VCC                    ENABLE   VCC                                                                           VCC ENABLE                  VCC
        ShMC                    SDAOUT        SDAIN                                                          SDAIN       SDAOUT                    IPMC
                                      LTC4303                                                                      LTC4303
                                SCLOUT        SCLIN                                                          SCLIN        SCLOUT
                                                                                 IPM
                                                                                 BUS
                                                                               (1 OF 2)                                                               4303 F05
                                                   Figure 5. Simpliﬁed ATCA IPMB Application
                                                                                                                                                                 4303fb
10


                                                                                                                                                                          LTC4303
PACKAGE DESCRIPTIO                                     U
                                                                              DD Package
                                                                    8-Lead Plastic DFN (3mm × 3mm)
                                                                     (Reference LTC DWG # 05-08-1698)
                                                                                                                                                             R = 0.115                   0.38 ± 0.10
                                                                                                                                                                   TYP
                                                                                                                                                                    5              8
                                                      0.675 ±0.05
3.5 ±0.05        1.65 ±0.05                                                                                                3.00 ±0.10         1.65 ± 0.10
      2.15 ±0.05 (2 SIDES)                                                                                                 (4 SIDES)           (2 SIDES)
                                                                                PIN 1
                                                           PACKAGE          TOP MARK
                                                           OUTLINE           (NOTE 6)
                                                                                                                                                                                              (DD8) DFN 1203
                                                                                                                                                                   4                1
                   0.25 ± 0.05                                                     0.200 REF                               0.75 ±0.05                       0.25 ± 0.05
                                         0.50                                                                                                                                        0.50 BSC
                                         BSC                                                                                                                          2.38 ±0.10
                                 2.38 ±0.05                                                                                                                           (2 SIDES)
                                                                                                                                     0.00 – 0.05
                                 (2 SIDES)                                                                                                                  BOTTOM VIEW—EXPOSED PAD
              RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS                              NOTE:
                                                                                       1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (WEED-1)
                                                                                       2. DRAWING NOT TO SCALE
                                                                                       3. ALL DIMENSIONS ARE IN MILLIMETERS
                                                                                       4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
                                                                                          MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
                                                                                       5. EXPOSED PAD SHALL BE SOLDER PLATED
                                                                                       6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION
                                                                                          ON TOP AND BOTTOM OF PACKAGE
                                                                                MS8 Package
                                                                             8-Lead Plastic MSOP
                                                                     (Reference LTC DWG # 05-08-1660)
                                                                                                                                        3.00 ± 0.102
                                    0.889 ± 0.127                                                                                       (.118 ± .004)                                0.52
                                    (.035 ± .005)                                                                                                                                  (.0205)
                                                                                                                                          (NOTE 3)           8      7 6 5
                                                                                                                                                                                     REF
           5.23
                                      3.20 – 3.45                                                                                                                             3.00 ± 0.102
          (.206)                                                                                                                        4.90 ± 0.152
           MIN                       (.126 – .136)                                             DETAIL “A”                                                                     (.118 ± .004)
                                                                                 0.254                                                  (.193 ± .006)
                                                                                                                                                                                (NOTE 4)
                                                                                 (.010)
                                                                                                         0° – 6° TYP
   0.42 ± 0.038                       0.65                      GAUGE PLANE
 (.0165 ± .0015)                    (.0256)                                                                                                                  1      2 3   4
       TYP                            BSC                                                                       0.53 ± 0.152
                                                                                                                (.021 ± .006)                       1.10                            0.86
          RECOMMENDED SOLDER PAD LAYOUT                                                                                                            (.043)                          (.034)
                                                                                                  DETAIL “A”                                        MAX                             REF
                                                                 0.18
                                                                (.007)
                                                                                                                          SEATING
 NOTE:                                                                                                                      PLANE         0.22 – 0.38                               0.127 ± 0.076
 1. DIMENSIONS IN MILLIMETER/(INCH)                                                                                                      (.009 – .015)                              (.005 ± .003)
 2. DRAWING NOT TO SCALE                                                                                                                     TYP            0.65                        MSOP (MS8) 0204
 3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.                                                                                     (.0256)
    MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE                                                                         BSC
 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
    INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
 5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX
                                                                                                                                                                                                 4303fb
                                                                                                                                                                                         11
                                       Information furnished by Linear Technology Corporation is believed to be accurate and reliable.
                                       However, no responsibility is assumed for its use. Linear Technology Corporation makes no represen-
                                       tation that the interconnection of its circuits as described herein will not infringe on existing patent rights.


LTC4303
TYPICAL APPLICATIO                               U
                                                      3.3V
                                                5V                                     C1
                                                                                       0.01mF                                R3    R4
                                                                                                      VCC                    10k   10k
                                                     R1      R2                                      LTC4303
                                                     10k     10k                            SCLIN              SCLOUT
                                     BACK_SCL                                                                                       CARD_SCL
                                                                                            SDAIN              SDAOUT
                                    BACK_SDA                                                                                        CARD_SDA
                                   FROM
                                                                                            ENABLE              READY
                         MICROPROCESSOR                                                               GND
                                                                                     R5                           4303 F06
                                                                                     100k
                                                             BACKPLANE   STAGGERED                    CARD
                                                             CONNECTOR   CONNECTOR
                                                           Figure 6. System with Active Connection Control
RELATED PARTS
PART NUMBER                   DESCRIPTION                                                       COMMENTS
LTC1380/LTC1393               Single-Ended 8-Channel/Differential 4-Channel Analog              Low RON: 35Ω Single-Ended/70Ω Differential,
                              Mux with SMBus Interface                                          Expandable to 32 Single or 16 Differential Channels
LTC1427-50                    Micropower, 10-Bit Current Output DAC                             Precision 50µA ± 2.5% Tolerance Over Temperature,
                              with SMBus Interface                                              4 Selectable SMBus Addresses, DAC Powers up at Zero or Midscale
LTC1623                       Dual High Side Switch Controller with SMBus Interface             8 Selectable Addresses/16-Channel Capability
LTC1663                       SMBus Interface 10-Bit Rail-to-Rail Micropower DAC                DNL < 0.75LSB Max, 5-Lead SOT-23 Package
LTC1694/LTC1694-1             SMBus Accelerator                                                 Improved SMBus/I2C Rise-Time,
                                                                                                Ensures Data Integrity with Multiple SMBus/I2C Devices
LT1786F                    SMBus Controlled CCFL Switching Regulator                            1.25A, 200kHz, Floating or Grounded Lamp Conﬁgurations
LTC1695                    SMBus/I2C Fan Speed Controller in ThinSOTTM                          0.75Ω PMOS 180mA Regulator, 6-Bit DAC
LTC1840                    Dual I2C Fan Speed Controller                                        Two 100µA 8-Bit DACs, Two Tach Inputs, Four GPI0
LTC4300A-1/LTC4300A-2      Hot Swappable 2-Wire Bus Buffer                                      Isolates Backplane and Card Capacitances
LTC4300A-3                 Hot Swappable 2-Wire Bus Buffer                                      Provides Level Shifting and Enable Functions
LTC4301                    Supply Independent Hot Swappable 2-Wire Bus Buffer                   Supply Independent
LTC4301L                   Hot Swappable 2-Wire Bus Buffer                                      Allows Bus Pull-Up Voltages as Low as 1V on SDAIN and SCLIN
                           with Low Voltage Level Translation
LTC4302-1/LTC4302-2        Addressable 2-Wire Bus Buffer                                        Address Expansion, GPIO, Software Controlled
LTC4304                    Hot Swappable 2-Wire Bus Buffer with                                 Provides Automatic Clocking to Free Stuck I2C Busses; Fault Flag
                           Stuck Bus Recovery                                                   for Stuck Bus, Level Shifting Functions
ThinSOT is a trademark of Linear Technology Corporation.
                                                                                                                                                                     4303fb
                                                                                                                                         LT/LWI 0806 REV B • PRINTED IN USA
12 Linear Technology Corporation
             1630 McCarthy Blvd., Milpitas, CA 95035-7417
             (408) 432-1900   ●   FAX: (408) 434-0507 ● www.linear.com                                                         © LINEAR TECHNOLOGY CORPORATION 2005


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Analog Devices Inc.:
 LTC4303CMS8 LTC4303IMS8#TR LTC4303IMS8 LTC4303IDD LTC4303CDD LTC4303IMS8#PBF
LTC4303IDD#TR LTC4303CDD#PBF LTC4303CMS8#PBF LTC4303IDD#TRPBF LTC4303IMS8#TRPBF
LTC4303CDD#TRPBF LTC4303CMS8#TRPBF LTC4303CMS8#TR LTC4303IDD#PBF
