============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 08 2025  01:13:12 am
  Module:                 square_root_pipe
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-14 ps) Setup Check with Pin DATA_PATH_PIPELINE_STAGE1_root_reg_reg[4].dffn_sig_q_reg/CK->D
          Group: clk
     Startpoint: (R) CONTROL_PATH_CurrentState_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_PIPELINE_STAGE1_root_reg_reg[4].dffn_sig_q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1350          100     
                                              
             Setup:-     155                  
       Uncertainty:-      50                  
     Required Time:=    1145                  
      Launch Clock:-     100                  
         Data Path:-    1060                  
             Slack:=     -14                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  CONTROL_PATH_CurrentState_reg[0]/CK                        -       -     R     (arrival)     11    -     0     0     100    (-,-) 
  CONTROL_PATH_CurrentState_reg[0]/Q                         -       CK->Q R     DFFRHQX8       9 27.6   103   329     429    (-,-) 
  g6423__8246/Y                                              -       S0->Y F     CLKMX2X3       3 12.3   134   265     694    (-,-) 
  fopt1/Y                                                    -       A->Y  R     INVX8          3  8.4    53    77     771    (-,-) 
  g6403__2883/Y                                              -       A1->Y F     AOI21X4        1  3.3    99    98     869    (-,-) 
  g6376__1617/Y                                              -       S0->Y R     MXI3X1         1  3.2    84   291    1160    (-,-) 
  DATA_PATH_PIPELINE_STAGE1_root_reg_reg[4].dffn_sig_q_reg/D <<<     -     R     DFFRHQX4       1    -     -     0    1160    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------

