#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55c44d2ce2b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55c44d2cd540 .scope module, "flopenr" "flopenr" 3 62;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
P_0x55c44d2774e0 .param/l "WIDTH" 0 3 62, +C4<00000000000000000000000000001000>;
o0x7fbe1bd2d018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c44d2743b0_0 .net "clk", 0 0, o0x7fbe1bd2d018;  0 drivers
o0x7fbe1bd2d048 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55c44d27cae0_0 .net "d", 7 0, o0x7fbe1bd2d048;  0 drivers
o0x7fbe1bd2d078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c44d27b800_0 .net "en", 0 0, o0x7fbe1bd2d078;  0 drivers
v0x55c44d2cd020_0 .var "q", 7 0;
o0x7fbe1bd2d0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c44d2ed2e0_0 .net "reset", 0 0, o0x7fbe1bd2d0d8;  0 drivers
E_0x55c44d2794c0 .event posedge, v0x55c44d2ed2e0_0, v0x55c44d2743b0_0;
S_0x55c44d2cd810 .scope module, "testbench" "testbench" 4 8;
 .timescale 0 0;
v0x55c44d2fb2f0_0 .var "clk", 0 0;
v0x55c44d2fb3b0_0 .net "dataadr", 31 0, v0x55c44d2f1670_0;  1 drivers
v0x55c44d2fb470_0 .net "memwrite", 0 0, L_0x55c44d2fb9f0;  1 drivers
v0x55c44d2fb510_0 .var "reset", 0 0;
v0x55c44d2fb640_0 .net "writedata", 31 0, L_0x55c44d30d3e0;  1 drivers
E_0x55c44d279910 .event negedge, v0x55c44d2edcd0_0;
S_0x55c44d2ed480 .scope module, "dut" "top" 4 17, 5 7 0, S_0x55c44d2cd810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
v0x55c44d2fab00_0 .net "clk", 0 0, v0x55c44d2fb2f0_0;  1 drivers
v0x55c44d2fabc0_0 .net "dataadr", 31 0, v0x55c44d2f1670_0;  alias, 1 drivers
v0x55c44d2fac80_0 .net "instr", 31 0, L_0x55c44d2fc200;  1 drivers
v0x55c44d2fad20_0 .net "memwrite", 0 0, L_0x55c44d2fb9f0;  alias, 1 drivers
v0x55c44d2fae50_0 .net "pc", 31 0, v0x55c44d2f4450_0;  1 drivers
v0x55c44d2fafa0_0 .net "readdata", 31 0, L_0x55c44d30ea80;  1 drivers
v0x55c44d2fb0f0_0 .net "reset", 0 0, v0x55c44d2fb510_0;  1 drivers
v0x55c44d2fb190_0 .net "writedata", 31 0, L_0x55c44d30d3e0;  alias, 1 drivers
L_0x55c44d30e800 .part v0x55c44d2f4450_0, 2, 6;
S_0x55c44d2ed6b0 .scope module, "dmem" "dmem" 5 16, 6 9 0, S_0x55c44d2ed480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x55c44d30ea80 .functor BUFZ 32, L_0x55c44d30e8f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c44d2ed970 .array "RAM", 0 63, 31 0;
v0x55c44d2eda50_0 .net *"_ivl_0", 31 0, L_0x55c44d30e8f0;  1 drivers
v0x55c44d2edb30_0 .net *"_ivl_3", 29 0, L_0x55c44d30e990;  1 drivers
v0x55c44d2edbf0_0 .net "a", 31 0, v0x55c44d2f1670_0;  alias, 1 drivers
v0x55c44d2edcd0_0 .net "clk", 0 0, v0x55c44d2fb2f0_0;  alias, 1 drivers
v0x55c44d2edde0_0 .net "rd", 31 0, L_0x55c44d30ea80;  alias, 1 drivers
v0x55c44d2edec0_0 .net "wd", 31 0, L_0x55c44d30d3e0;  alias, 1 drivers
v0x55c44d2edfa0_0 .net "we", 0 0, L_0x55c44d2fb9f0;  alias, 1 drivers
E_0x55c44d25d850 .event posedge, v0x55c44d2edcd0_0;
L_0x55c44d30e8f0 .array/port v0x55c44d2ed970, L_0x55c44d30e990;
L_0x55c44d30e990 .part v0x55c44d2f1670_0, 2, 30;
S_0x55c44d2ee100 .scope module, "imem" "imem" 5 15, 6 22 0, S_0x55c44d2ed480;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x55c44d2fc200 .functor BUFZ 32, L_0x55c44d30e620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c44d2ee300 .array "RAM", 0 63, 31 0;
v0x55c44d2ee3e0_0 .net *"_ivl_0", 31 0, L_0x55c44d30e620;  1 drivers
v0x55c44d2ee4c0_0 .net *"_ivl_2", 7 0, L_0x55c44d30e6c0;  1 drivers
L_0x7fbe1bce43c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c44d2ee580_0 .net *"_ivl_5", 1 0, L_0x7fbe1bce43c0;  1 drivers
v0x55c44d2ee660_0 .net "a", 5 0, L_0x55c44d30e800;  1 drivers
v0x55c44d2ee790_0 .net "rd", 31 0, L_0x55c44d2fc200;  alias, 1 drivers
L_0x55c44d30e620 .array/port v0x55c44d2ee300, L_0x55c44d30e6c0;
L_0x55c44d30e6c0 .concat [ 6 2 0 0], L_0x55c44d30e800, L_0x7fbe1bce43c0;
S_0x55c44d2ee8d0 .scope module, "mips" "mips" 5 14, 7 16 0, S_0x55c44d2ed480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writedata";
    .port_info 7 /INPUT 32 "readdata";
v0x55c44d2f9a10_0 .net "alucontrol", 4 0, v0x55c44d2ef040_0;  1 drivers
v0x55c44d2f9af0_0 .net "aluout", 31 0, v0x55c44d2f1670_0;  alias, 1 drivers
v0x55c44d2f9c40_0 .net "alusrc", 1 0, L_0x55c44d2fb820;  1 drivers
v0x55c44d2f9d70_0 .net "clk", 0 0, v0x55c44d2fb2f0_0;  alias, 1 drivers
v0x55c44d2f9ea0_0 .net "instr", 31 0, L_0x55c44d2fc200;  alias, 1 drivers
v0x55c44d2f9f60_0 .net "jump", 0 0, L_0x55c44d2fbb70;  1 drivers
v0x55c44d2fa090_0 .net "memtoreg", 0 0, L_0x55c44d2fba90;  1 drivers
v0x55c44d2fa1c0_0 .net "memwrite", 0 0, L_0x55c44d2fb9f0;  alias, 1 drivers
v0x55c44d2fa260_0 .net "pc", 31 0, v0x55c44d2f4450_0;  alias, 1 drivers
v0x55c44d2fa3b0_0 .net "pcsrc", 0 0, L_0x55c44d2fbe30;  1 drivers
v0x55c44d2fa450_0 .net "readdata", 31 0, L_0x55c44d30ea80;  alias, 1 drivers
v0x55c44d2fa510_0 .net "regdst", 0 0, L_0x55c44d2fb780;  1 drivers
v0x55c44d2fa640_0 .net "regwrite", 0 0, L_0x55c44d2fb6e0;  1 drivers
v0x55c44d2fa770_0 .net "reset", 0 0, v0x55c44d2fb510_0;  alias, 1 drivers
v0x55c44d2fa810_0 .net "writedata", 31 0, L_0x55c44d30d3e0;  alias, 1 drivers
v0x55c44d2fa960_0 .net "zero", 0 0, L_0x55c44d30e430;  1 drivers
L_0x55c44d2fbf70 .part L_0x55c44d2fc200, 26, 6;
L_0x55c44d2fc0c0 .part L_0x55c44d2fc200, 0, 6;
S_0x55c44d2eebd0 .scope module, "c" "controller" 7 29, 7 40 0, S_0x55c44d2ee8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 2 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 5 "alucontrol";
L_0x55c44d2fbe30 .functor AND 1, L_0x55c44d2fb8c0, L_0x55c44d30e430, C4<1>, C4<1>;
v0x55c44d2f00f0_0 .net "alucontrol", 4 0, v0x55c44d2ef040_0;  alias, 1 drivers
v0x55c44d2f0200_0 .net "aluop", 7 0, L_0x55c44d2fbc10;  1 drivers
v0x55c44d2f02a0_0 .net "alusrc", 1 0, L_0x55c44d2fb820;  alias, 1 drivers
v0x55c44d2f0370_0 .net "branch", 0 0, L_0x55c44d2fb8c0;  1 drivers
v0x55c44d2f0440_0 .net "funct", 5 0, L_0x55c44d2fc0c0;  1 drivers
v0x55c44d2f0530_0 .net "jump", 0 0, L_0x55c44d2fbb70;  alias, 1 drivers
v0x55c44d2f0600_0 .net "memtoreg", 0 0, L_0x55c44d2fba90;  alias, 1 drivers
v0x55c44d2f06d0_0 .net "memwrite", 0 0, L_0x55c44d2fb9f0;  alias, 1 drivers
v0x55c44d2f07c0_0 .net "op", 5 0, L_0x55c44d2fbf70;  1 drivers
v0x55c44d2f08f0_0 .net "pcsrc", 0 0, L_0x55c44d2fbe30;  alias, 1 drivers
v0x55c44d2f0990_0 .net "regdst", 0 0, L_0x55c44d2fb780;  alias, 1 drivers
v0x55c44d2f0a60_0 .net "regwrite", 0 0, L_0x55c44d2fb6e0;  alias, 1 drivers
v0x55c44d2f0b30_0 .net "zero", 0 0, L_0x55c44d30e430;  alias, 1 drivers
S_0x55c44d2eedb0 .scope module, "ad" "aludec" 7 55, 7 104 0, S_0x55c44d2eebd0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 8 "aluop";
    .port_info 2 /OUTPUT 5 "alucontrol";
v0x55c44d2ef040_0 .var "alucontrol", 4 0;
v0x55c44d2ef140_0 .net "aluop", 7 0, L_0x55c44d2fbc10;  alias, 1 drivers
v0x55c44d2ef220_0 .net "funct", 5 0, L_0x55c44d2fc0c0;  alias, 1 drivers
E_0x55c44d2d94d0 .event edge, v0x55c44d2ef140_0, v0x55c44d2ef220_0;
S_0x55c44d2ef390 .scope module, "md" "maindec" 7 52, 7 60 0, S_0x55c44d2eebd0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "memtoreg";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 2 "alusrc";
    .port_info 5 /OUTPUT 1 "regdst";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "jump";
    .port_info 8 /OUTPUT 8 "aluop";
v0x55c44d2ef6c0_0 .net *"_ivl_10", 15 0, v0x55c44d2efa40_0;  1 drivers
v0x55c44d2ef7c0_0 .net "aluop", 7 0, L_0x55c44d2fbc10;  alias, 1 drivers
v0x55c44d2ef8b0_0 .net "alusrc", 1 0, L_0x55c44d2fb820;  alias, 1 drivers
v0x55c44d2ef980_0 .net "branch", 0 0, L_0x55c44d2fb8c0;  alias, 1 drivers
v0x55c44d2efa40_0 .var "controls", 15 0;
v0x55c44d2efb70_0 .net "jump", 0 0, L_0x55c44d2fbb70;  alias, 1 drivers
v0x55c44d2efc30_0 .net "memtoreg", 0 0, L_0x55c44d2fba90;  alias, 1 drivers
v0x55c44d2efcf0_0 .net "memwrite", 0 0, L_0x55c44d2fb9f0;  alias, 1 drivers
v0x55c44d2efd90_0 .net "op", 5 0, L_0x55c44d2fbf70;  alias, 1 drivers
v0x55c44d2efe50_0 .net "regdst", 0 0, L_0x55c44d2fb780;  alias, 1 drivers
v0x55c44d2eff10_0 .net "regwrite", 0 0, L_0x55c44d2fb6e0;  alias, 1 drivers
E_0x55c44d2d9510 .event edge, v0x55c44d2efd90_0;
L_0x55c44d2fb6e0 .part v0x55c44d2efa40_0, 15, 1;
L_0x55c44d2fb780 .part v0x55c44d2efa40_0, 14, 1;
L_0x55c44d2fb820 .part v0x55c44d2efa40_0, 12, 2;
L_0x55c44d2fb8c0 .part v0x55c44d2efa40_0, 11, 1;
L_0x55c44d2fb9f0 .part v0x55c44d2efa40_0, 10, 1;
L_0x55c44d2fba90 .part v0x55c44d2efa40_0, 9, 1;
L_0x55c44d2fbb70 .part v0x55c44d2efa40_0, 8, 1;
L_0x55c44d2fbc10 .part v0x55c44d2efa40_0, 0, 8;
S_0x55c44d2f0d10 .scope module, "dp" "datapath" 7 33, 7 167 0, S_0x55c44d2ee8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 2 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 5 "alucontrol";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /OUTPUT 32 "pc";
    .port_info 11 /INPUT 32 "instr";
    .port_info 12 /OUTPUT 32 "aluout";
    .port_info 13 /OUTPUT 32 "writedata";
    .port_info 14 /INPUT 32 "readdata";
v0x55c44d2f7db0_0 .net *"_ivl_3", 3 0, L_0x55c44d30c870;  1 drivers
v0x55c44d2f7eb0_0 .net *"_ivl_5", 25 0, L_0x55c44d30c910;  1 drivers
L_0x7fbe1bce40a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c44d2f7f90_0 .net/2u *"_ivl_6", 1 0, L_0x7fbe1bce40a8;  1 drivers
v0x55c44d2f8050_0 .net "alucontrol", 4 0, v0x55c44d2ef040_0;  alias, 1 drivers
v0x55c44d2f8110_0 .net "aluout", 31 0, v0x55c44d2f1670_0;  alias, 1 drivers
v0x55c44d2f8220_0 .net "alusrc", 1 0, L_0x55c44d2fb820;  alias, 1 drivers
v0x55c44d2f82e0_0 .net "clk", 0 0, v0x55c44d2fb2f0_0;  alias, 1 drivers
v0x55c44d2f8380_0 .net "instr", 31 0, L_0x55c44d2fc200;  alias, 1 drivers
v0x55c44d2f8440_0 .net "jump", 0 0, L_0x55c44d2fbb70;  alias, 1 drivers
v0x55c44d2f84e0_0 .net "memtoreg", 0 0, L_0x55c44d2fba90;  alias, 1 drivers
v0x55c44d2f8580_0 .net "pc", 31 0, v0x55c44d2f4450_0;  alias, 1 drivers
v0x55c44d2f8620_0 .net "pcbranch", 31 0, L_0x55c44d30c4e0;  1 drivers
v0x55c44d2f8730_0 .net "pcnext", 31 0, L_0x55c44d30c740;  1 drivers
v0x55c44d2f8840_0 .net "pcnextbr", 31 0, L_0x55c44d30c610;  1 drivers
v0x55c44d2f8950_0 .net "pcplus4", 31 0, L_0x55c44d2fc160;  1 drivers
v0x55c44d2f8a10_0 .net "pcsrc", 0 0, L_0x55c44d2fbe30;  alias, 1 drivers
v0x55c44d2f8b00_0 .net "readdata", 31 0, L_0x55c44d30ea80;  alias, 1 drivers
v0x55c44d2f8d20_0 .net "regdst", 0 0, L_0x55c44d2fb780;  alias, 1 drivers
v0x55c44d2f8dc0_0 .net "regwrite", 0 0, L_0x55c44d2fb6e0;  alias, 1 drivers
v0x55c44d2f8e60_0 .net "reset", 0 0, v0x55c44d2fb510_0;  alias, 1 drivers
v0x55c44d2f8f00_0 .net "result", 31 0, L_0x55c44d30da90;  1 drivers
v0x55c44d2f8ff0_0 .net "signimm", 31 0, L_0x55c44d30e070;  1 drivers
v0x55c44d2f90b0_0 .net "signimmsh", 31 0, L_0x55c44d30c440;  1 drivers
v0x55c44d2f91c0_0 .net "signimmsh16", 31 0, L_0x55c44d30e250;  1 drivers
v0x55c44d2f92d0_0 .net "srca", 31 0, L_0x55c44d30cd20;  1 drivers
v0x55c44d2f93e0_0 .net "srcb", 31 0, v0x55c44d2f74d0_0;  1 drivers
v0x55c44d2f94f0_0 .net "writedata", 31 0, L_0x55c44d30d3e0;  alias, 1 drivers
v0x55c44d2f95b0_0 .net "writereg", 4 0, L_0x55c44d30d7d0;  1 drivers
v0x55c44d2f96c0_0 .net "zero", 0 0, L_0x55c44d30e430;  alias, 1 drivers
L_0x55c44d30c870 .part L_0x55c44d2fc160, 28, 4;
L_0x55c44d30c910 .part L_0x55c44d2fc200, 0, 26;
L_0x55c44d30c9b0 .concat [ 2 26 4 0], L_0x7fbe1bce40a8, L_0x55c44d30c910, L_0x55c44d30c870;
L_0x55c44d30d580 .part L_0x55c44d2fc200, 21, 5;
L_0x55c44d30d620 .part L_0x55c44d2fc200, 16, 5;
L_0x55c44d30d870 .part L_0x55c44d2fc200, 16, 5;
L_0x55c44d30d9a0 .part L_0x55c44d2fc200, 11, 5;
L_0x55c44d30e160 .part L_0x55c44d2fc200, 0, 16;
L_0x55c44d30e340 .part L_0x55c44d2fc200, 0, 16;
L_0x55c44d30e520 .part L_0x55c44d2fc200, 6, 5;
S_0x55c44d2f0f40 .scope module, "alu" "alu" 7 211, 7 215 0, S_0x55c44d2f0d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 5 "shamt";
    .port_info 3 /INPUT 5 "f";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "zero";
L_0x7fbe1bce4378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c44d2f1290_0 .net/2u *"_ivl_0", 31 0, L_0x7fbe1bce4378;  1 drivers
v0x55c44d2f1390_0 .net "a", 31 0, L_0x55c44d30cd20;  alias, 1 drivers
v0x55c44d2f1470_0 .net "b", 31 0, v0x55c44d2f74d0_0;  alias, 1 drivers
v0x55c44d2f1560_0 .net "f", 4 0, v0x55c44d2ef040_0;  alias, 1 drivers
v0x55c44d2f1670_0 .var "result", 31 0;
v0x55c44d2f1780_0 .net "shamt", 4 0, L_0x55c44d30e520;  1 drivers
v0x55c44d2f1840_0 .net "zero", 0 0, L_0x55c44d30e430;  alias, 1 drivers
E_0x55c44d2f1200 .event edge, v0x55c44d2ef040_0, v0x55c44d2f1390_0, v0x55c44d2f1470_0, v0x55c44d2f1780_0;
L_0x55c44d30e430 .cmp/eq 32, v0x55c44d2f1670_0, L_0x7fbe1bce4378;
S_0x55c44d2f19c0 .scope module, "immsh" "sl2" 7 188, 3 34 0, S_0x55c44d2f0d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x55c44d2f1bc0_0 .net *"_ivl_1", 29 0, L_0x55c44d30c310;  1 drivers
L_0x7fbe1bce4060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c44d2f1cc0_0 .net/2u *"_ivl_2", 1 0, L_0x7fbe1bce4060;  1 drivers
v0x55c44d2f1da0_0 .net "a", 31 0, L_0x55c44d30e070;  alias, 1 drivers
v0x55c44d2f1e90_0 .net "y", 31 0, L_0x55c44d30c440;  alias, 1 drivers
L_0x55c44d30c310 .part L_0x55c44d30e070, 0, 30;
L_0x55c44d30c440 .concat [ 2 30 0 0], L_0x7fbe1bce4060, L_0x55c44d30c310;
S_0x55c44d2f1fd0 .scope module, "immsh16" "sl16" 7 205, 3 41 0, S_0x55c44d2f0d10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
L_0x7fbe1bce4330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c44d2f2220_0 .net/2u *"_ivl_0", 15 0, L_0x7fbe1bce4330;  1 drivers
v0x55c44d2f2300_0 .net "a", 15 0, L_0x55c44d30e340;  1 drivers
v0x55c44d2f23e0_0 .net "y", 31 0, L_0x55c44d30e250;  alias, 1 drivers
L_0x55c44d30e250 .concat [ 16 16 0 0], L_0x7fbe1bce4330, L_0x55c44d30e340;
S_0x55c44d2f2530 .scope module, "pcadd1" "adder" 7 187, 3 28 0, S_0x55c44d2f0d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x55c44d2f2760_0 .net "a", 31 0, v0x55c44d2f4450_0;  alias, 1 drivers
L_0x7fbe1bce4018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55c44d2f2860_0 .net "b", 31 0, L_0x7fbe1bce4018;  1 drivers
v0x55c44d2f2940_0 .net "y", 31 0, L_0x55c44d2fc160;  alias, 1 drivers
L_0x55c44d2fc160 .arith/sum 32, v0x55c44d2f4450_0, L_0x7fbe1bce4018;
S_0x55c44d2f2ab0 .scope module, "pcadd2" "adder" 7 189, 3 28 0, S_0x55c44d2f0d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x55c44d2f2d30_0 .net "a", 31 0, L_0x55c44d2fc160;  alias, 1 drivers
v0x55c44d2f2e10_0 .net "b", 31 0, L_0x55c44d30c440;  alias, 1 drivers
v0x55c44d2f2ee0_0 .net "y", 31 0, L_0x55c44d30c4e0;  alias, 1 drivers
L_0x55c44d30c4e0 .arith/sum 32, L_0x55c44d2fc160, L_0x55c44d30c440;
S_0x55c44d2f3030 .scope module, "pcbrmux" "mux2" 7 190, 3 73 0, S_0x55c44d2f0d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x55c44d2f3210 .param/l "WIDTH" 0 3 73, +C4<00000000000000000000000000100000>;
v0x55c44d2f33a0_0 .net "d0", 31 0, L_0x55c44d2fc160;  alias, 1 drivers
v0x55c44d2f34b0_0 .net "d1", 31 0, L_0x55c44d30c4e0;  alias, 1 drivers
v0x55c44d2f3570_0 .net "s", 0 0, L_0x55c44d2fbe30;  alias, 1 drivers
v0x55c44d2f3670_0 .net "y", 31 0, L_0x55c44d30c610;  alias, 1 drivers
L_0x55c44d30c610 .functor MUXZ 32, L_0x55c44d2fc160, L_0x55c44d30c4e0, L_0x55c44d2fbe30, C4<>;
S_0x55c44d2f37a0 .scope module, "pcmux" "mux2" 7 192, 3 73 0, S_0x55c44d2f0d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x55c44d2f3980 .param/l "WIDTH" 0 3 73, +C4<00000000000000000000000000100000>;
v0x55c44d2f3ac0_0 .net "d0", 31 0, L_0x55c44d30c610;  alias, 1 drivers
v0x55c44d2f3bd0_0 .net "d1", 31 0, L_0x55c44d30c9b0;  1 drivers
v0x55c44d2f3c90_0 .net "s", 0 0, L_0x55c44d2fbb70;  alias, 1 drivers
v0x55c44d2f3db0_0 .net "y", 31 0, L_0x55c44d30c740;  alias, 1 drivers
L_0x55c44d30c740 .functor MUXZ 32, L_0x55c44d30c610, L_0x55c44d30c9b0, L_0x55c44d2fbb70, C4<>;
S_0x55c44d2f3ef0 .scope module, "pcreg" "flopr" 7 186, 3 52 0, S_0x55c44d2f0d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x55c44d2f40d0 .param/l "WIDTH" 0 3 52, +C4<00000000000000000000000000100000>;
v0x55c44d2f4290_0 .net "clk", 0 0, v0x55c44d2fb2f0_0;  alias, 1 drivers
v0x55c44d2f4380_0 .net "d", 31 0, L_0x55c44d30c740;  alias, 1 drivers
v0x55c44d2f4450_0 .var "q", 31 0;
v0x55c44d2f4550_0 .net "reset", 0 0, v0x55c44d2fb510_0;  alias, 1 drivers
E_0x55c44d2f4210 .event posedge, v0x55c44d2f4550_0, v0x55c44d2edcd0_0;
S_0x55c44d2f4680 .scope module, "resmux" "mux2" 7 202, 3 73 0, S_0x55c44d2f0d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x55c44d2f2c90 .param/l "WIDTH" 0 3 73, +C4<00000000000000000000000000100000>;
v0x55c44d2f49e0_0 .net "d0", 31 0, v0x55c44d2f1670_0;  alias, 1 drivers
v0x55c44d2f4b10_0 .net "d1", 31 0, L_0x55c44d30ea80;  alias, 1 drivers
v0x55c44d2f4bd0_0 .net "s", 0 0, L_0x55c44d2fba90;  alias, 1 drivers
v0x55c44d2f4cf0_0 .net "y", 31 0, L_0x55c44d30da90;  alias, 1 drivers
L_0x55c44d30da90 .functor MUXZ 32, v0x55c44d2f1670_0, L_0x55c44d30ea80, L_0x55c44d2fba90, C4<>;
S_0x55c44d2f4e10 .scope module, "rf" "regfile" 7 197, 3 8 0, S_0x55c44d2f0d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0x55c44d2f5110_0 .net *"_ivl_0", 31 0, L_0x55c44d30ca50;  1 drivers
v0x55c44d2f5210_0 .net *"_ivl_10", 6 0, L_0x55c44d30cc30;  1 drivers
L_0x7fbe1bce4180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c44d2f52f0_0 .net *"_ivl_13", 1 0, L_0x7fbe1bce4180;  1 drivers
L_0x7fbe1bce41c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c44d2f53b0_0 .net/2u *"_ivl_14", 31 0, L_0x7fbe1bce41c8;  1 drivers
v0x55c44d2f5490_0 .net *"_ivl_18", 31 0, L_0x55c44d30ceb0;  1 drivers
L_0x7fbe1bce4210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c44d2f55c0_0 .net *"_ivl_21", 26 0, L_0x7fbe1bce4210;  1 drivers
L_0x7fbe1bce4258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c44d2f56a0_0 .net/2u *"_ivl_22", 31 0, L_0x7fbe1bce4258;  1 drivers
v0x55c44d2f5780_0 .net *"_ivl_24", 0 0, L_0x55c44d30d070;  1 drivers
v0x55c44d2f5840_0 .net *"_ivl_26", 31 0, L_0x55c44d30d160;  1 drivers
v0x55c44d2f5920_0 .net *"_ivl_28", 6 0, L_0x55c44d30d250;  1 drivers
L_0x7fbe1bce40f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c44d2f5a00_0 .net *"_ivl_3", 26 0, L_0x7fbe1bce40f0;  1 drivers
L_0x7fbe1bce42a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c44d2f5ae0_0 .net *"_ivl_31", 1 0, L_0x7fbe1bce42a0;  1 drivers
L_0x7fbe1bce42e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c44d2f5bc0_0 .net/2u *"_ivl_32", 31 0, L_0x7fbe1bce42e8;  1 drivers
L_0x7fbe1bce4138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c44d2f5ca0_0 .net/2u *"_ivl_4", 31 0, L_0x7fbe1bce4138;  1 drivers
v0x55c44d2f5d80_0 .net *"_ivl_6", 0 0, L_0x55c44d30caf0;  1 drivers
v0x55c44d2f5e40_0 .net *"_ivl_8", 31 0, L_0x55c44d30cb90;  1 drivers
v0x55c44d2f5f20_0 .net "clk", 0 0, v0x55c44d2fb2f0_0;  alias, 1 drivers
v0x55c44d2f5fc0_0 .net "ra1", 4 0, L_0x55c44d30d580;  1 drivers
v0x55c44d2f60a0_0 .net "ra2", 4 0, L_0x55c44d30d620;  1 drivers
v0x55c44d2f6180_0 .net "rd1", 31 0, L_0x55c44d30cd20;  alias, 1 drivers
v0x55c44d2f6240_0 .net "rd2", 31 0, L_0x55c44d30d3e0;  alias, 1 drivers
v0x55c44d2f62e0 .array "rf", 0 31, 31 0;
v0x55c44d2f6380_0 .net "wa3", 4 0, L_0x55c44d30d7d0;  alias, 1 drivers
v0x55c44d2f6460_0 .net "wd3", 31 0, L_0x55c44d30da90;  alias, 1 drivers
v0x55c44d2f6550_0 .net "we3", 0 0, L_0x55c44d2fb6e0;  alias, 1 drivers
L_0x55c44d30ca50 .concat [ 5 27 0 0], L_0x55c44d30d580, L_0x7fbe1bce40f0;
L_0x55c44d30caf0 .cmp/ne 32, L_0x55c44d30ca50, L_0x7fbe1bce4138;
L_0x55c44d30cb90 .array/port v0x55c44d2f62e0, L_0x55c44d30cc30;
L_0x55c44d30cc30 .concat [ 5 2 0 0], L_0x55c44d30d580, L_0x7fbe1bce4180;
L_0x55c44d30cd20 .functor MUXZ 32, L_0x7fbe1bce41c8, L_0x55c44d30cb90, L_0x55c44d30caf0, C4<>;
L_0x55c44d30ceb0 .concat [ 5 27 0 0], L_0x55c44d30d620, L_0x7fbe1bce4210;
L_0x55c44d30d070 .cmp/ne 32, L_0x55c44d30ceb0, L_0x7fbe1bce4258;
L_0x55c44d30d160 .array/port v0x55c44d2f62e0, L_0x55c44d30d250;
L_0x55c44d30d250 .concat [ 5 2 0 0], L_0x55c44d30d620, L_0x7fbe1bce42a0;
L_0x55c44d30d3e0 .functor MUXZ 32, L_0x7fbe1bce42e8, L_0x55c44d30d160, L_0x55c44d30d070, C4<>;
S_0x55c44d2f6770 .scope module, "se" "signext" 7 204, 3 46 0, S_0x55c44d2f0d10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x55c44d2f6960_0 .net *"_ivl_1", 0 0, L_0x55c44d30db30;  1 drivers
v0x55c44d2f6a60_0 .net *"_ivl_2", 15 0, L_0x55c44d30dbd0;  1 drivers
v0x55c44d2f6b40_0 .net "a", 15 0, L_0x55c44d30e160;  1 drivers
v0x55c44d2f6c00_0 .net "y", 31 0, L_0x55c44d30e070;  alias, 1 drivers
L_0x55c44d30db30 .part L_0x55c44d30e160, 15, 1;
LS_0x55c44d30dbd0_0_0 .concat [ 1 1 1 1], L_0x55c44d30db30, L_0x55c44d30db30, L_0x55c44d30db30, L_0x55c44d30db30;
LS_0x55c44d30dbd0_0_4 .concat [ 1 1 1 1], L_0x55c44d30db30, L_0x55c44d30db30, L_0x55c44d30db30, L_0x55c44d30db30;
LS_0x55c44d30dbd0_0_8 .concat [ 1 1 1 1], L_0x55c44d30db30, L_0x55c44d30db30, L_0x55c44d30db30, L_0x55c44d30db30;
LS_0x55c44d30dbd0_0_12 .concat [ 1 1 1 1], L_0x55c44d30db30, L_0x55c44d30db30, L_0x55c44d30db30, L_0x55c44d30db30;
L_0x55c44d30dbd0 .concat [ 4 4 4 4], LS_0x55c44d30dbd0_0_0, LS_0x55c44d30dbd0_0_4, LS_0x55c44d30dbd0_0_8, LS_0x55c44d30dbd0_0_12;
L_0x55c44d30e070 .concat [ 16 16 0 0], L_0x55c44d30e160, L_0x55c44d30dbd0;
S_0x55c44d2f6d30 .scope module, "srcbmux" "mux3" 7 208, 3 81 0, S_0x55c44d2f0d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x55c44d2f6f10 .param/l "WIDTH" 0 3 81, +C4<00000000000000000000000000100000>;
v0x55c44d2f7100_0 .net "d0", 31 0, L_0x55c44d30d3e0;  alias, 1 drivers
v0x55c44d2f7230_0 .net "d1", 31 0, L_0x55c44d30e070;  alias, 1 drivers
v0x55c44d2f7340_0 .net "d2", 31 0, L_0x55c44d30e250;  alias, 1 drivers
v0x55c44d2f73e0_0 .net "s", 1 0, L_0x55c44d2fb820;  alias, 1 drivers
v0x55c44d2f74d0_0 .var "y", 31 0;
E_0x55c44d2f7090 .event edge, v0x55c44d2ef8b0_0, v0x55c44d2edec0_0, v0x55c44d2f1da0_0, v0x55c44d2f23e0_0;
S_0x55c44d2f7660 .scope module, "wrmux" "mux2" 7 200, 3 73 0, S_0x55c44d2f0d10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_0x55c44d2f7840 .param/l "WIDTH" 0 3 73, +C4<00000000000000000000000000000101>;
v0x55c44d2f7980_0 .net "d0", 4 0, L_0x55c44d30d870;  1 drivers
v0x55c44d2f7a80_0 .net "d1", 4 0, L_0x55c44d30d9a0;  1 drivers
v0x55c44d2f7b60_0 .net "s", 0 0, L_0x55c44d2fb780;  alias, 1 drivers
v0x55c44d2f7c80_0 .net "y", 4 0, L_0x55c44d30d7d0;  alias, 1 drivers
L_0x55c44d30d7d0 .functor MUXZ 5, L_0x55c44d30d870, L_0x55c44d30d9a0, L_0x55c44d2fb780, C4<>;
    .scope S_0x55c44d2cd540;
T_0 ;
    %wait E_0x55c44d2794c0;
    %load/vec4 v0x55c44d2ed2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c44d2cd020_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55c44d27b800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55c44d27cae0_0;
    %assign/vec4 v0x55c44d2cd020_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55c44d2ef390;
T_1 ;
Ewait_0 .event/or E_0x55c44d2d9510, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55c44d2efd90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %pushi/vec4 57343, 57343, 16;
    %assign/vec4 v0x55c44d2efa40_0, 0;
    %jmp T_1.26;
T_1.0 ;
    %pushi/vec4 49154, 0, 16;
    %assign/vec4 v0x55c44d2efa40_0, 0;
    %jmp T_1.26;
T_1.1 ;
    %pushi/vec4 37379, 0, 16;
    %assign/vec4 v0x55c44d2efa40_0, 0;
    %jmp T_1.26;
T_1.2 ;
    %pushi/vec4 5124, 0, 16;
    %assign/vec4 v0x55c44d2efa40_0, 0;
    %jmp T_1.26;
T_1.3 ;
    %pushi/vec4 2053, 0, 16;
    %assign/vec4 v0x55c44d2efa40_0, 0;
    %jmp T_1.26;
T_1.4 ;
    %pushi/vec4 2054, 0, 16;
    %assign/vec4 v0x55c44d2efa40_0, 0;
    %jmp T_1.26;
T_1.5 ;
    %pushi/vec4 263, 0, 16;
    %assign/vec4 v0x55c44d2efa40_0, 0;
    %jmp T_1.26;
T_1.6 ;
    %pushi/vec4 264, 0, 16;
    %assign/vec4 v0x55c44d2efa40_0, 0;
    %jmp T_1.26;
T_1.7 ;
    %pushi/vec4 2057, 0, 16;
    %assign/vec4 v0x55c44d2efa40_0, 0;
    %jmp T_1.26;
T_1.8 ;
    %pushi/vec4 2058, 0, 16;
    %assign/vec4 v0x55c44d2efa40_0, 0;
    %jmp T_1.26;
T_1.9 ;
    %pushi/vec4 2059, 0, 16;
    %assign/vec4 v0x55c44d2efa40_0, 0;
    %jmp T_1.26;
T_1.10 ;
    %pushi/vec4 36876, 0, 16;
    %assign/vec4 v0x55c44d2efa40_0, 0;
    %jmp T_1.26;
T_1.11 ;
    %pushi/vec4 36877, 0, 16;
    %assign/vec4 v0x55c44d2efa40_0, 0;
    %jmp T_1.26;
T_1.12 ;
    %pushi/vec4 36878, 0, 16;
    %assign/vec4 v0x55c44d2efa40_0, 0;
    %jmp T_1.26;
T_1.13 ;
    %pushi/vec4 36879, 0, 16;
    %assign/vec4 v0x55c44d2efa40_0, 0;
    %jmp T_1.26;
T_1.14 ;
    %pushi/vec4 36880, 0, 16;
    %assign/vec4 v0x55c44d2efa40_0, 0;
    %jmp T_1.26;
T_1.15 ;
    %pushi/vec4 36881, 0, 16;
    %assign/vec4 v0x55c44d2efa40_0, 0;
    %jmp T_1.26;
T_1.16 ;
    %pushi/vec4 53266, 0, 16;
    %assign/vec4 v0x55c44d2efa40_0, 0;
    %jmp T_1.26;
T_1.17 ;
    %pushi/vec4 40979, 0, 16;
    %assign/vec4 v0x55c44d2efa40_0, 0;
    %jmp T_1.26;
T_1.18 ;
    %pushi/vec4 49172, 0, 16;
    %assign/vec4 v0x55c44d2efa40_0, 0;
    %jmp T_1.26;
T_1.19 ;
    %pushi/vec4 37397, 0, 16;
    %assign/vec4 v0x55c44d2efa40_0, 0;
    %jmp T_1.26;
T_1.20 ;
    %pushi/vec4 37398, 0, 16;
    %assign/vec4 v0x55c44d2efa40_0, 0;
    %jmp T_1.26;
T_1.21 ;
    %pushi/vec4 37399, 0, 16;
    %assign/vec4 v0x55c44d2efa40_0, 0;
    %jmp T_1.26;
T_1.22 ;
    %pushi/vec4 36888, 0, 16;
    %assign/vec4 v0x55c44d2efa40_0, 0;
    %jmp T_1.26;
T_1.23 ;
    %pushi/vec4 5145, 0, 16;
    %assign/vec4 v0x55c44d2efa40_0, 0;
    %jmp T_1.26;
T_1.24 ;
    %pushi/vec4 5146, 0, 16;
    %assign/vec4 v0x55c44d2efa40_0, 0;
    %jmp T_1.26;
T_1.26 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55c44d2eedb0;
T_2 ;
Ewait_1 .event/or E_0x55c44d2d94d0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x55c44d2ef140_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 8;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 8;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 8;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 8;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %jmp T_2.23;
T_2.0 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.23;
T_2.1 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.23;
T_2.2 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.23;
T_2.3 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.23;
T_2.4 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.23;
T_2.5 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.23;
T_2.6 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.23;
T_2.7 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.23;
T_2.8 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.23;
T_2.9 ;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.23;
T_2.10 ;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.23;
T_2.11 ;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.23;
T_2.12 ;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.23;
T_2.13 ;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.23;
T_2.14 ;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.23;
T_2.15 ;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.23;
T_2.16 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.23;
T_2.17 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.23;
T_2.18 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.23;
T_2.19 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.23;
T_2.20 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.23;
T_2.21 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.23;
T_2.22 ;
    %load/vec4 v0x55c44d2ef220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.45, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.46, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.47, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.48, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %pushi/vec4 31, 31, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.53;
T_2.24 ;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.53;
T_2.25 ;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.53;
T_2.26 ;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.53;
T_2.27 ;
    %pushi/vec4 13, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.53;
T_2.28 ;
    %pushi/vec4 14, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.53;
T_2.29 ;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.53;
T_2.30 ;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.53;
T_2.31 ;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.53;
T_2.32 ;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.53;
T_2.33 ;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.53;
T_2.34 ;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.53;
T_2.35 ;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.53;
T_2.36 ;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.53;
T_2.37 ;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.53;
T_2.38 ;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.53;
T_2.39 ;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.53;
T_2.40 ;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.53;
T_2.41 ;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.53;
T_2.42 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.53;
T_2.43 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.53;
T_2.44 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.53;
T_2.45 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.53;
T_2.46 ;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.53;
T_2.47 ;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.53;
T_2.48 ;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.53;
T_2.49 ;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.53;
T_2.50 ;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.53;
T_2.51 ;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x55c44d2ef040_0, 0;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.23;
T_2.23 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55c44d2f3ef0;
T_3 ;
    %wait E_0x55c44d2f4210;
    %load/vec4 v0x55c44d2f4550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c44d2f4450_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55c44d2f4380_0;
    %assign/vec4 v0x55c44d2f4450_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c44d2f4e10;
T_4 ;
    %wait E_0x55c44d25d850;
    %load/vec4 v0x55c44d2f6550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55c44d2f6460_0;
    %load/vec4 v0x55c44d2f6380_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c44d2f62e0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55c44d2f6d30;
T_5 ;
Ewait_2 .event/or E_0x55c44d2f7090, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x55c44d2f73e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 3, 3, 32;
    %store/vec4 v0x55c44d2f74d0_0, 0, 32;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x55c44d2f7100_0;
    %store/vec4 v0x55c44d2f74d0_0, 0, 32;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x55c44d2f7230_0;
    %store/vec4 v0x55c44d2f74d0_0, 0, 32;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x55c44d2f7340_0;
    %store/vec4 v0x55c44d2f74d0_0, 0, 32;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55c44d2f0f40;
T_6 ;
Ewait_3 .event/or E_0x55c44d2f1200, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x55c44d2f1560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %pushi/vec4 2147483647, 2147483647, 32;
    %store/vec4 v0x55c44d2f1670_0, 0, 32;
    %jmp T_6.18;
T_6.0 ;
    %load/vec4 v0x55c44d2f1390_0;
    %load/vec4 v0x55c44d2f1470_0;
    %add;
    %assign/vec4 v0x55c44d2f1670_0, 0;
    %jmp T_6.18;
T_6.1 ;
    %load/vec4 v0x55c44d2f1390_0;
    %load/vec4 v0x55c44d2f1470_0;
    %sub;
    %assign/vec4 v0x55c44d2f1670_0, 0;
    %jmp T_6.18;
T_6.2 ;
    %load/vec4 v0x55c44d2f1390_0;
    %load/vec4 v0x55c44d2f1470_0;
    %mul;
    %assign/vec4 v0x55c44d2f1670_0, 0;
    %jmp T_6.18;
T_6.3 ;
    %load/vec4 v0x55c44d2f1390_0;
    %load/vec4 v0x55c44d2f1470_0;
    %mul;
    %assign/vec4 v0x55c44d2f1670_0, 0;
    %jmp T_6.18;
T_6.4 ;
    %load/vec4 v0x55c44d2f1390_0;
    %load/vec4 v0x55c44d2f1470_0;
    %div;
    %assign/vec4 v0x55c44d2f1670_0, 0;
    %jmp T_6.18;
T_6.5 ;
    %load/vec4 v0x55c44d2f1390_0;
    %load/vec4 v0x55c44d2f1470_0;
    %and;
    %assign/vec4 v0x55c44d2f1670_0, 0;
    %jmp T_6.18;
T_6.6 ;
    %load/vec4 v0x55c44d2f1390_0;
    %load/vec4 v0x55c44d2f1470_0;
    %or;
    %assign/vec4 v0x55c44d2f1670_0, 0;
    %jmp T_6.18;
T_6.7 ;
    %load/vec4 v0x55c44d2f1390_0;
    %load/vec4 v0x55c44d2f1470_0;
    %xor;
    %assign/vec4 v0x55c44d2f1670_0, 0;
    %jmp T_6.18;
T_6.8 ;
    %load/vec4 v0x55c44d2f1390_0;
    %load/vec4 v0x55c44d2f1470_0;
    %or;
    %inv;
    %assign/vec4 v0x55c44d2f1670_0, 0;
    %jmp T_6.18;
T_6.9 ;
    %load/vec4 v0x55c44d2f1390_0;
    %load/vec4 v0x55c44d2f1470_0;
    %cmp/u;
    %jmp/0xz  T_6.19, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55c44d2f1670_0, 0, 32;
    %jmp T_6.20;
T_6.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c44d2f1670_0, 0, 32;
T_6.20 ;
    %jmp T_6.18;
T_6.10 ;
    %load/vec4 v0x55c44d2f1470_0;
    %ix/getv 4, v0x55c44d2f1780_0;
    %shiftl 4;
    %assign/vec4 v0x55c44d2f1670_0, 0;
    %jmp T_6.18;
T_6.11 ;
    %load/vec4 v0x55c44d2f1470_0;
    %ix/getv 4, v0x55c44d2f1780_0;
    %shiftr 4;
    %assign/vec4 v0x55c44d2f1670_0, 0;
    %jmp T_6.18;
T_6.12 ;
    %load/vec4 v0x55c44d2f1470_0;
    %ix/getv 4, v0x55c44d2f1780_0;
    %shiftr 4;
    %assign/vec4 v0x55c44d2f1670_0, 0;
    %jmp T_6.18;
T_6.13 ;
    %load/vec4 v0x55c44d2f1390_0;
    %ix/getv 4, v0x55c44d2f1470_0;
    %shiftl 4;
    %assign/vec4 v0x55c44d2f1670_0, 0;
    %jmp T_6.18;
T_6.14 ;
    %load/vec4 v0x55c44d2f1390_0;
    %ix/getv 4, v0x55c44d2f1470_0;
    %shiftr 4;
    %assign/vec4 v0x55c44d2f1670_0, 0;
    %jmp T_6.18;
T_6.15 ;
    %load/vec4 v0x55c44d2f1390_0;
    %ix/getv 4, v0x55c44d2f1470_0;
    %shiftr 4;
    %assign/vec4 v0x55c44d2f1670_0, 0;
    %jmp T_6.18;
T_6.16 ;
    %load/vec4 v0x55c44d2f1470_0;
    %assign/vec4 v0x55c44d2f1670_0, 0;
    %jmp T_6.18;
T_6.18 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55c44d2ee100;
T_7 ;
    %vpi_call/w 6 29 "$readmemh", "memfile.dat", v0x55c44d2ee300 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x55c44d2ed6b0;
T_8 ;
    %wait E_0x55c44d25d850;
    %load/vec4 v0x55c44d2edfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55c44d2edec0_0;
    %load/vec4 v0x55c44d2edbf0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c44d2ed970, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55c44d2cd810;
T_9 ;
    %vpi_call/w 4 22 "$dumpfile", "mips.vcd" {0 0 0};
    %vpi_call/w 4 23 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c44d2fb510_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c44d2fb510_0, 0;
    %end;
    .thread T_9;
    .scope S_0x55c44d2cd810;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c44d2fb2f0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c44d2fb2f0_0, 0;
    %delay 5, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55c44d2cd810;
T_11 ;
    %wait E_0x55c44d279910;
    %load/vec4 v0x55c44d2fb470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x55c44d2fb3b0_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x55c44d2fb640_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %vpi_call/w 4 38 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call/w 4 39 "$stop" {0 0 0};
    %vpi_call/w 4 40 "$finish" {0 0 0};
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x55c44d2fb3b0_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_11.4, 6;
    %vpi_call/w 4 42 "$display", "Simulation failed" {0 0 0};
    %vpi_call/w 4 43 "$stop" {0 0 0};
    %vpi_call/w 4 44 "$finish" {0 0 0};
T_11.4 ;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "src/mipsparts.sv";
    "testbench/mipstest.sv";
    "src/mipstop.sv";
    "src/mipsmem.sv";
    "src/mips.sv";
