{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 02 18:51:03 2021 " "Info: Processing started: Thu Dec 02 18:51:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off problem2_19101196 -c problem2_19101196 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off problem2_19101196 -c problem2_19101196" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y problem2_19101196.v(6) " "Info (10281): Verilog HDL Declaration information at problem2_19101196.v(6): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C problem2_19101196.v(5) " "Info (10281): Verilog HDL Declaration information at problem2_19101196.v(5): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problem2_19101196.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file problem2_19101196.v" { { "Info" "ISGN_ENTITY_NAME" "1 problem2_19101196 " "Info: Found entity 1: problem2_19101196" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "problem2_19101196 " "Info: Elaborating entity \"problem2_19101196\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "problem2_19101196.v(12) " "Warning (10270): Verilog HDL Case Statement warning at problem2_19101196.v(12): incomplete case statement has no default case item" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "problem2_19101196.v(29) " "Warning (10270): Verilog HDL Case Statement warning at problem2_19101196.v(29): incomplete case statement has no default case item" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 29 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 problem2_19101196.v(59) " "Warning (10230): Verilog HDL assignment warning at problem2_19101196.v(59): truncated value with size 32 to match size of target (2)" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "problem2_19101196.v(46) " "Warning (10270): Verilog HDL Case Statement warning at problem2_19101196.v(46): incomplete case statement has no default case item" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 46 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 problem2_19101196.v(76) " "Warning (10230): Verilog HDL assignment warning at problem2_19101196.v(76): truncated value with size 32 to match size of target (2)" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "problem2_19101196.v(63) " "Warning (10270): Verilog HDL Case Statement warning at problem2_19101196.v(63): incomplete case statement has no default case item" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q problem2_19101196.v(10) " "Warning (10240): Verilog HDL Always Construct warning at problem2_19101196.v(10): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c problem2_19101196.v(10) " "Warning (10240): Verilog HDL Always Construct warning at problem2_19101196.v(10): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y problem2_19101196.v(10) " "Warning (10240): Verilog HDL Always Construct warning at problem2_19101196.v(10): inferring latch(es) for variable \"Y\", which holds its previous value in one or more paths through the always construct" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.C problem2_19101196.v(10) " "Info (10041): Inferred latch for \"Y.C\" at problem2_19101196.v(10)" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.D problem2_19101196.v(10) " "Info (10041): Inferred latch for \"Y.D\" at problem2_19101196.v(10)" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.B problem2_19101196.v(10) " "Info (10041): Inferred latch for \"Y.B\" at problem2_19101196.v(10)" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.A problem2_19101196.v(10) " "Info (10041): Inferred latch for \"Y.A\" at problem2_19101196.v(10)" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[1\] problem2_19101196.v(10) " "Info (10041): Inferred latch for \"c\[1\]\" at problem2_19101196.v(10)" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[2\] problem2_19101196.v(10) " "Info (10041): Inferred latch for \"c\[2\]\" at problem2_19101196.v(10)" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q problem2_19101196.v(10) " "Info (10041): Inferred latch for \"Q\" at problem2_19101196.v(10)" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Q\$latch " "Warning: Latch Q\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA w\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal w\[2\]" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "c\[1\]\$latch " "Warning: Latch c\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA y.D " "Warning: Ports D and ENA on the latch are fed by the same signal y.D" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "c\[2\]\$latch " "Warning: Latch c\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA w\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal w\[2\]" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y.D_144 " "Warning: Latch Y.D_144 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA w\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal w\[1\]" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y.C_125 " "Warning: Latch Y.C_125 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA y.C " "Warning: Ports D and ENA on the latch are fed by the same signal y.C" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y.B_162 " "Warning: Latch Y.B_162 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA w\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal w\[1\]" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y.A_182 " "Warning: Latch Y.A_182 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA w\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal w\[2\]" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "y~14 " "Info: Register \"y~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "y~15 " "Info: Register \"y~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.map.smsg " "Info: Generated suppressed messages file A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Info: Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Info: Implemented 20 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 02 18:51:04 2021 " "Info: Processing ended: Thu Dec 02 18:51:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
