APMG_PCIDEV_STT_REG,VAR_0
APMG_PCIDEV_STT_VAL_L1_ACT_DIS,VAR_1
FH_TCSR_CHNL_NUM,VAR_2
FH_TCSR_CHNL_TX_CONFIG_REG,FUNC_0
FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_ENABLE,VAR_3
FH_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_ENABLE,VAR_4
FH_TX_CHICKEN_BITS_REG,VAR_5
FH_TX_CHICKEN_BITS_SCD_AUTO_RETRY_EN,VAR_6
IWL_DEVICE_FAMILY_8000,VAR_7
IWL_TRANS_GET_PCIE_TRANS,FUNC_1
SCD_CHAINEXT_EN,VAR_8
SCD_CONTEXT_MEM_LOWER_BOUND,VAR_9
SCD_DRAM_BASE_ADDR,VAR_10
SCD_SRAM_BASE_ADDR,VAR_11
SCD_TRANS_TBL_OFFSET_QUEUE,FUNC_2
WARN_ON,FUNC_3
iwl_clear_bits_prph,FUNC_4
iwl_read_direct32,FUNC_5
iwl_read_prph,FUNC_6
iwl_scd_activate_fifos,FUNC_7
iwl_trans_ac_txq_enable,FUNC_8
iwl_trans_write_mem,FUNC_9
iwl_write_direct32,FUNC_10
iwl_write_prph,FUNC_11
memset,FUNC_12
iwl_pcie_tx_start,FUNC_13
trans,VAR_12
scd_base_addr,VAR_13
trans_pcie,VAR_14
nq,VAR_15
chan,VAR_16
reg_val,VAR_17
clear_dwords,VAR_18
