Notice 0: Reading LEF file:  Nangate45/Nangate45.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  Nangate45/Nangate45.lef
Notice 0: 
Reading DEF file: repair_hold1.def
Notice 0: Design: top
Notice 0:     Created 4 pins.
Notice 0:     Created 13 components and 59 component-terminals.
Notice 0:     Created 16 nets and 30 connections.
Notice 0: Finished DEF file: repair_hold1.def
Startpoint: in2 (input port clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (propagated)
   0.00    0.00 ^ input external delay
   0.00    0.00 ^ in2 (in)
   0.00    0.00 ^ r2/D (DFF_X1)
           0.00   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.08    0.08   clock network delay (propagated)
   0.00    0.08   clock reconvergence pessimism
           0.08 ^ r2/CK (DFF_X1)
   0.01    0.08   library hold time
           0.08   data required time
---------------------------------------------------------
           0.08   data required time
          -0.00   data arrival time
---------------------------------------------------------
          -0.08   slack (VIOLATED)


Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.02    0.02   clock network delay (propagated)
   0.00    0.02 ^ r1/CK (DFF_X1)
   0.08    0.10 v r1/Q (DFF_X1)
   0.03    0.13 v u2/ZN (AND2_X1)
   0.00    0.13 v r3/D (DFF_X1)
           0.13   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.15    0.15   clock network delay (propagated)
   0.00    0.15   clock reconvergence pessimism
           0.15 ^ r3/CK (DFF_X1)
   0.00    0.16   library hold time
           0.16   data required time
---------------------------------------------------------
           0.16   data required time
          -0.13   data arrival time
---------------------------------------------------------
          -0.03   slack (VIOLATED)


Startpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: out (output port clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.15    0.15   clock network delay (propagated)
   0.00    0.15 ^ r3/CK (DFF_X1)
   0.08    0.23 v r3/Q (DFF_X1)
   0.00    0.23 v out (out)
           0.23   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (propagated)
   0.00    0.00   clock reconvergence pessimism
   0.30    0.30   output external delay
           0.30   data required time
---------------------------------------------------------
           0.30   data required time
          -0.23   data arrival time
---------------------------------------------------------
          -0.07   slack (VIOLATED)


[INFO RSZ-0059] Using CLKBUF_X3 with 0.031ns delay for hold repairs.
[INFO RSZ-0046] Found 4 endpoints with hold violations.
[INFO RSZ-0032] Inserted 9 hold buffers.
Startpoint: in2 (input port clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (propagated)
   0.00    0.00 ^ input external delay
   0.00    0.00 ^ in2 (in)
   0.02    0.02 ^ hold7/Z (CLKBUF_X3)
   0.03    0.05 ^ hold1/Z (CLKBUF_X3)
   0.03    0.07 ^ hold6/Z (CLKBUF_X3)
   0.02    0.10 ^ hold9/Z (CLKBUF_X3)
   0.00    0.10 ^ r2/D (DFF_X1)
           0.10   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.08    0.08   clock network delay (propagated)
   0.00    0.08   clock reconvergence pessimism
           0.08 ^ r2/CK (DFF_X1)
   0.01    0.09   library hold time
           0.09   data required time
---------------------------------------------------------
           0.09   data required time
          -0.10   data arrival time
---------------------------------------------------------
           0.01   slack (MET)


Net in2
 Pin capacitance: r 1.42 f 1.25
 Wire capacitance: r 0.31 f 0.31
 Total capacitance: r 1.73 f 1.56
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 in2 input port

Load pins
 hold7/A input (CLKBUF_X3) r 1.42 f 1.25 (0, 1)
Net out
 Pin capacitance: 0.00
 Wire capacitance: 0.31
 Total capacitance: 0.31
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 hold2/Z output (CLKBUF_X3) (4, 2)

Load pins
 out output port
