Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Oct 26 17:36:48 2015

All signals are completely routed.

WARNING:ParHelpers:361 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   BUTTON<1>_IBUF
   BUTTON<3>_IBUF
   BUTTON<4>_IBUF


