Project Information   c:\pt5220\blackburst\pgadesign\bb_pga1\bb12_top_pga1.rpt

MAX+plus II Compiler Report File
Version 9.01 07/30/98
Compiled: 09/02/99 12:03:08

Copyright (C) 1988-1998 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

bb12_top_pga1
      EPF6024AQC240-1      58       130      8   1725        88 %

User Pins:                 58       130      8  



Project Information   c:\pt5220\blackburst\pgadesign\bb_pga1\bb12_top_pga1.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Flipflop '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:114' stuck at GND
Warning: Flipflop '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:114' stuck at GND


** PROJECT TIMING MESSAGES **

Warning: Timing characteristics of device EPF6024AQC240-1 are preliminary


Project Information   c:\pt5220\blackburst\pgadesign\bb_pga1\bb12_top_pga1.rpt

** STATE MACHINE ASSIGNMENTS **


|BB1_TIMESLOT_BURST:89|state: MACHINE
        OF BITS (
           |BB1_TIMESLOT_BURST:89|state~3,
           |BB1_TIMESLOT_BURST:89|state~2,
           |BB1_TIMESLOT_BURST:89|state~1
        )
        WITH STATES (
                            INIT = B"000", 
                s0_Time2Burst1_3 = B"110", 
                s1_Time2Burst2_4 = B"101"
);


|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state: MACHINE
        OF BITS (
           |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~8,
           |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~7,
           |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~6,
           |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~5,
           |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~4,
           |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~3,
           |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~2,
           |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~1
        )
        WITH STATES (
                         s0_init = B"00000000", 
                 s1_test_play_tc = B"11000000", 
                     s2_test_msb = B"10100000", 
                       s3_13_cnt = B"10010000", 
                       s4_15_cnt = B"10001000", 
                 s5_reset_offset = B"10000100", 
                       s6_14_cnt = B"10000010", 
                        s7_dummy = B"10000001"
);


|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|state: MACHINE
        OF BITS (
           |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|state~1
        )
        WITH STATES (
            s0_init_timecode_adr = B"0", 
            s1_get_timecode_data = B"1"
);


|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state: MACHINE
        OF BITS (
           |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~8,
           |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~7,
           |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~6,
           |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~5,
           |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~4,
           |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~3,
           |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~2,
           |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~1
        )
        WITH STATES (
                s0_check_tc_data = B"00000000", 
               s1_check_tc_start = B"11000000", 
                        s2_tc_00 = B"10100000", 
                        s3_tc_01 = B"10010000", 
                    s4_tc_clk_10 = B"10001000", 
                    s5_tc_clk_11 = B"10000100", 
                   s6_tc_data_10 = B"10000010", 
                   s7_tc_data_11 = B"10000001"
);


|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|state: MACHINE
        OF BITS (
           |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|state~3,
           |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|state~2,
           |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|state~1
        )
        WITH STATES (
                      s0_init_tc = B"000", 
                     s1_tc_count = B"110", 
                    s2_tc_reload = B"101"
);


|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state: MACHINE
        OF BITS (
           |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~15,
           |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~14,
           |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~13,
           |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~12,
           |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~11,
           |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~10,
           |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~9,
           |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~8,
           |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~7,
           |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~6,
           |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~5,
           |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~4,
           |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~3,
           |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~2,
           |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~1
        )
        WITH STATES (
                        s0_up_30 = B"000000000000000", 
                       s1_up_100 = B"110000000000000", 
                       s2_up_225 = B"101000000000000", 
                       s3_up_350 = B"100100000000000", 
                       s4_up_475 = B"100010000000000", 
                       s5_up_600 = B"100001000000000", 
                       s6_up_670 = B"100000100000000", 
                       s7_up_700 = B"100000010000000", 
                     s8_down_670 = B"100000001000000", 
                     s9_down_600 = B"100000000100000", 
                    s10_down_475 = B"100000000010000", 
                    s11_down_350 = B"100000000001000", 
                    s12_down_225 = B"100000000000100", 
                    s13_down_100 = B"100000000000010", 
                     s14_down_30 = B"100000000000001"
);


|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|state: MACHINE
        OF BITS (
           |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|state~3,
           |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|state~2,
           |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|state~1
        )
        WITH STATES (
                s0_init_sync_adr = B"000", 
              s1_get_sync_u_data = B"110", 
              s2_get_sync_d_data = B"101"
);


|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|state: MACHINE
        OF BITS (
           |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|state~8,
           |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|state~7,
           |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|state~6,
           |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|state~5,
           |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|state~4,
           |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|state~3,
           |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|state~2,
           |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|state~1
        )
        WITH STATES (
                        s0_up_95 = B"00000000", 
                        s1_up3_3 = B"11000000", 
                        s2_up6_1 = B"10100000", 
                        s3_up7_5 = B"10010000", 
                      s4_down6_1 = B"10001000", 
                      s5_down3_3 = B"10000100", 
                      s6_down_95 = B"10000010", 
                        s7_down0 = B"10000001"
);


|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|state: MACHINE
        OF BITS (
           |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|state~1
        )
        WITH STATES (
               s0_init_burst_adr = B"0", 
               s1_get_burst_data = B"1"
);


|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state: MACHINE
        OF BITS (
           |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~6,
           |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~5,
           |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~4,
           |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~3,
           |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~2,
           |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~1
        )
        WITH STATES (
                            init = B"000000", 
           s0_burst_ramload_init = B"110000", 
          s1_burst_ramload_count = B"101000", 
          s2_burst_ramload_delay = B"100100", 
          s3_burst_ramload_delay = B"100010", 
           s4_burst_ramload_test = B"100001"
);


|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|state: MACHINE
        OF BITS (
           |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|state~3,
           |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|state~2,
           |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|state~1
        )
        WITH STATES (
                s0_burst_ramload = B"000", 
          s1_burst_ramload_count = B"110", 
           s2_burst_ramload_test = B"101"
);


|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|state: MACHINE
        OF BITS (
           |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|state~3,
           |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|state~2,
           |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|state~1
        )
        WITH STATES (
                    s0_burststop = B"000", 
              s1_burststop_count = B"110", 
               s2_burststop_test = B"101"
);


|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state: MACHINE
        OF BITS (
           |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~8,
           |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~7,
           |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~6,
           |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~5,
           |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~4,
           |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~3,
           |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~2,
           |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~1
        )
        WITH STATES (
                         s0_init = B"00000000", 
                 s1_test_play_tc = B"11000000", 
                     s2_test_msb = B"10100000", 
                       s3_13_cnt = B"10010000", 
                       s4_15_cnt = B"10001000", 
                 s5_reset_offset = B"10000100", 
                       s6_14_cnt = B"10000010", 
                        s7_dummy = B"10000001"
);


|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|state: MACHINE
        OF BITS (
           |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|state~1
        )
        WITH STATES (
            s0_init_timecode_adr = B"0", 
            s1_get_timecode_data = B"1"
);


|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state: MACHINE
        OF BITS (
           |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~8,
           |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~7,
           |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~6,
           |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~5,
           |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~4,
           |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~3,
           |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~2,
           |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~1
        )
        WITH STATES (
                s0_check_tc_data = B"00000000", 
               s1_check_tc_start = B"11000000", 
                        s2_tc_00 = B"10100000", 
                        s3_tc_01 = B"10010000", 
                    s4_tc_clk_10 = B"10001000", 
                    s5_tc_clk_11 = B"10000100", 
                   s6_tc_data_10 = B"10000010", 
                   s7_tc_data_11 = B"10000001"
);


|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|state: MACHINE
        OF BITS (
           |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|state~3,
           |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|state~2,
           |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|state~1
        )
        WITH STATES (
                      s0_init_tc = B"000", 
                     s1_tc_count = B"110", 
                    s2_tc_reload = B"101"
);


|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state: MACHINE
        OF BITS (
           |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~15,
           |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~14,
           |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~13,
           |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~12,
           |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~11,
           |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~10,
           |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~9,
           |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~8,
           |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~7,
           |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~6,
           |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~5,
           |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~4,
           |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~3,
           |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~2,
           |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~1
        )
        WITH STATES (
                        s0_up_30 = B"000000000000000", 
                       s1_up_100 = B"110000000000000", 
                       s2_up_225 = B"101000000000000", 
                       s3_up_350 = B"100100000000000", 
                       s4_up_475 = B"100010000000000", 
                       s5_up_600 = B"100001000000000", 
                       s6_up_670 = B"100000100000000", 
                       s7_up_700 = B"100000010000000", 
                     s8_down_670 = B"100000001000000", 
                     s9_down_600 = B"100000000100000", 
                    s10_down_475 = B"100000000010000", 
                    s11_down_350 = B"100000000001000", 
                    s12_down_225 = B"100000000000100", 
                    s13_down_100 = B"100000000000010", 
                     s14_down_30 = B"100000000000001"
);


|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|state: MACHINE
        OF BITS (
           |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|state~3,
           |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|state~2,
           |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|state~1
        )
        WITH STATES (
                s0_init_sync_adr = B"000", 
              s1_get_sync_u_data = B"110", 
              s2_get_sync_d_data = B"101"
);


|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|state: MACHINE
        OF BITS (
           |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|state~8,
           |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|state~7,
           |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|state~6,
           |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|state~5,
           |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|state~4,
           |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|state~3,
           |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|state~2,
           |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|state~1
        )
        WITH STATES (
                        s0_up_95 = B"00000000", 
                        s1_up3_3 = B"11000000", 
                        s2_up6_1 = B"10100000", 
                        s3_up7_5 = B"10010000", 
                      s4_down6_1 = B"10001000", 
                      s5_down3_3 = B"10000100", 
                      s6_down_95 = B"10000010", 
                        s7_down0 = B"10000001"
);


|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|state: MACHINE
        OF BITS (
           |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|state~1
        )
        WITH STATES (
               s0_init_burst_adr = B"0", 
               s1_get_burst_data = B"1"
);


|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|state: MACHINE
        OF BITS (
           |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|state~5,
           |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|state~4,
           |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|state~3,
           |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|state~2,
           |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|state~1
        )
        WITH STATES (
                            init = B"00000", 
           s0_burst_ramload_init = B"10000", 
          s1_burst_ramload_count = B"01000", 
          s2_burst_ramload_delay = B"00100", 
          s3_burst_ramload_delay = B"00010", 
           s4_burst_ramload_test = B"00001"
);


|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|state: MACHINE
        OF BITS (
           |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|state~3,
           |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|state~2,
           |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|state~1
        )
        WITH STATES (
                s0_burst_ramload = B"000", 
          s1_burst_ramload_count = B"110", 
           s2_burst_ramload_test = B"101"
);


|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|state: MACHINE
        OF BITS (
           |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|state~3,
           |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|state~2,
           |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|state~1
        )
        WITH STATES (
                    s0_burststop = B"000", 
              s1_burststop_count = B"110", 
               s2_burststop_test = B"101"
);



Project Information   c:\pt5220\blackburst\pgadesign\bb_pga1\bb12_top_pga1.rpt

** FILE HIERARCHY **



|bb1_timeslot_burst:89|
|bb1_pga1:152|
|bb1_pga1:152|bb1_top_timecode:18|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:334|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:334|addcore:adder|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:334|altshift:result_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:334|altshift:carry_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:334|altshift:oflow_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:572|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:572|addcore:adder|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:572|altshift:result_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:572|altshift:carry_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:572|altshift:oflow_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:603|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:603|addcore:adder|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:603|altshift:result_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:603|altshift:carry_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:603|altshift:oflow_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:633|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:633|addcore:adder|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:633|altshift:result_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:633|altshift:carry_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:633|altshift:oflow_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:676|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:676|addcore:adder|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:676|altshift:result_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:676|altshift:carry_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:676|altshift:oflow_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:702|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:702|addcore:adder|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:702|altshift:result_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:702|altshift:carry_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:702|altshift:oflow_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:792|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:792|addcore:adder|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:792|altshift:result_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:792|altshift:carry_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:792|altshift:oflow_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:835|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:835|addcore:adder|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:835|altshift:result_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:835|altshift:carry_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:835|altshift:oflow_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:861|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:861|addcore:adder|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:861|altshift:result_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:861|altshift:carry_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:861|altshift:oflow_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_play_timecode:18|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_play_timecode:18|lpm_add_sub:241|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_play_timecode:18|lpm_add_sub:241|addcore:adder|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_play_timecode:18|lpm_add_sub:241|altshift:result_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_play_timecode:18|lpm_add_sub:241|altshift:carry_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_play_timecode:18|lpm_add_sub:241|altshift:oflow_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_play_timecode:18|lpm_add_sub:282|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_play_timecode:18|lpm_add_sub:282|addcore:adder|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_play_timecode:18|lpm_add_sub:282|altshift:result_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_play_timecode:18|lpm_add_sub:282|altshift:carry_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_play_timecode:18|lpm_add_sub:282|altshift:oflow_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:244|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:244|addcore:adder|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:244|altshift:result_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:244|altshift:carry_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:244|altshift:oflow_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:314|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:314|addcore:adder|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:314|altshift:result_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:314|altshift:carry_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:314|altshift:oflow_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:539|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:539|addcore:adder|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:539|altshift:result_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:539|altshift:carry_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:539|altshift:oflow_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:555|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:555|addcore:adder|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:555|altshift:result_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:555|altshift:carry_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:555|altshift:oflow_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:879|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:879|addcore:adder|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:879|altshift:result_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:879|altshift:carry_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:879|altshift:oflow_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:1104|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:1104|addcore:adder|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:1104|altshift:result_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:1104|altshift:carry_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:1104|altshift:oflow_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:1120|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:1120|addcore:adder|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:1120|altshift:result_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:1120|altshift:carry_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:1120|altshift:oflow_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|
|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|shift_reg_8:35|
|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|shift_reg_45:36|
|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|shift_reg_45:37|
|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|bb1_make_timecode:56|
|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|bb1_make_timecode:56|lpm_add_sub:349|
|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|bb1_make_timecode:56|lpm_add_sub:349|addcore:adder|
|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|bb1_make_timecode:56|lpm_add_sub:349|altshift:result_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|bb1_make_timecode:56|lpm_add_sub:349|altshift:carry_ext_latency_ffs|
|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|bb1_make_timecode:56|lpm_add_sub:349|altshift:oflow_ext_latency_ffs|
|bb1_pga1:152|bb1_ctrl_if:116|
|bb1_pga1:152|bb1_ctrl_if:116|74138:4|
|bb1_pga1:152|bb1_ctrl_if:116|74138:164|
|bb1_pga1:152|bb1_ctrl_if:116|74138:45|
|bb1_pga1:152|bb1_ctrl_if:116|tribuf:126|
|bb1_pga1:152|bb1_ctrl_if:116|tribuf:179|
|bb1_pga1:152|bb1_ctrl_if:116|tribuf:127|
|bb1_pga1:152|bb1_ctrl_if:116|tribuf:133|
|bb1_pga1:152|bb1_ctrl_if:116|tribuf:132|
|bb1_pga1:152|bb1_ctrl_if:116|tribuf:130|
|bb1_pga1:152|bb1_ctrl_if:116|tribuf:128|
|bb1_pga1:152|bb1_ctrl_if:116|tribuf:129|
|bb1_pga1:152|bb1_ctrl_if:116|bb1_controller_if:139|
|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|
|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:165|
|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:108|
|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:306|
|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:228|
|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:229|
|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:230|
|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:146|
|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:127|
|bb1_pga1:152|bb1_ctrl_if:116|bb1_level_in:176|
|bb1_pga1:152|bb1_make_dac_data:123|
|bb1_pga1:152|bb1_make_dac_data:123|bb1_play_line7:4|
|bb1_pga1:152|bb1_make_dac_data:123|bb1_play_sync:32|
|bb1_pga1:152|bb1_make_dac_data:123|bb1_play_sync:32|lpm_add_sub:194|
|bb1_pga1:152|bb1_make_dac_data:123|bb1_play_sync:32|lpm_add_sub:194|addcore:adder|
|bb1_pga1:152|bb1_make_dac_data:123|bb1_play_sync:32|lpm_add_sub:194|altshift:result_ext_latency_ffs|
|bb1_pga1:152|bb1_make_dac_data:123|bb1_play_sync:32|lpm_add_sub:194|altshift:carry_ext_latency_ffs|
|bb1_pga1:152|bb1_make_dac_data:123|bb1_play_sync:32|lpm_add_sub:194|altshift:oflow_ext_latency_ffs|
|bb1_pga1:152|bb1_make_dac_data:123|bb1_play_sync:32|lpm_add_sub:255|
|bb1_pga1:152|bb1_make_dac_data:123|bb1_play_sync:32|lpm_add_sub:255|addcore:adder|
|bb1_pga1:152|bb1_make_dac_data:123|bb1_play_sync:32|lpm_add_sub:255|altshift:result_ext_latency_ffs|
|bb1_pga1:152|bb1_make_dac_data:123|bb1_play_sync:32|lpm_add_sub:255|altshift:carry_ext_latency_ffs|
|bb1_pga1:152|bb1_make_dac_data:123|bb1_play_sync:32|lpm_add_sub:255|altshift:oflow_ext_latency_ffs|
|bb1_pga1:152|bb1_make_dac_data:123|bb1_play_pedistal:35|
|bb1_pga1:152|bb1_make_dac_data:123|bb1_play_burst:37|
|bb1_pga1:152|bb1_make_dac_data:123|bb1_play_burst:37|lpm_add_sub:192|
|bb1_pga1:152|bb1_make_dac_data:123|bb1_play_burst:37|lpm_add_sub:192|addcore:adder|
|bb1_pga1:152|bb1_make_dac_data:123|bb1_play_burst:37|lpm_add_sub:192|altshift:result_ext_latency_ffs|
|bb1_pga1:152|bb1_make_dac_data:123|bb1_play_burst:37|lpm_add_sub:192|altshift:carry_ext_latency_ffs|
|bb1_pga1:152|bb1_make_dac_data:123|bb1_play_burst:37|lpm_add_sub:192|altshift:oflow_ext_latency_ffs|
|bb1_pga1:152|bb1_load_dac:126|
|bb1_pga1:152|bb1_make_hint:127|
|bb1_pga1:152|bb1_main:131|
|bb1_pga1:152|bb1_main:131|bb1_make_load_h_count:4|
|bb1_pga1:152|bb1_main:131|bb1_make_h_count:52|
|bb1_pga1:152|bb1_main:131|bb1_make_h_count:52|lpm_add_sub:140|
|bb1_pga1:152|bb1_main:131|bb1_make_h_count:52|lpm_add_sub:140|addcore:adder|
|bb1_pga1:152|bb1_main:131|bb1_make_h_count:52|lpm_add_sub:140|altshift:result_ext_latency_ffs|
|bb1_pga1:152|bb1_main:131|bb1_make_h_count:52|lpm_add_sub:140|altshift:carry_ext_latency_ffs|
|bb1_pga1:152|bb1_main:131|bb1_make_h_count:52|lpm_add_sub:140|altshift:oflow_ext_latency_ffs|
|bb1_pga1:152|bb1_main:131|bb1_make_st_burst:55|
|bb1_pga1:152|bb1_main:131|bb1_make_st_pon_poff:57|
|bb1_pga1:152|bb1_main:131|bb1_make_st_sync_up_down:58|
|bb1_pga1:152|bb1_main:131|bb1_make_st_timecode:59|
|bb1_pga1:152|bb1_main:131|bb1_make_st_video:60|
|bb1_pga1:152|bb1_main:131|bb1_make_linetypes:61|
|bb1_pga1:152|bb1_main:131|bb1_make_h_latch:65|
|bb1_pga1:152|bb1_make_vint:132|
|bb1_pga1:152|bb12_top_flash_2_ram:138|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:57|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:56|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:35|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:40|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:39|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:38|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:37|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:26|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:25|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:24|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:23|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:21|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:20|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:19|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:18|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:17|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:53|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:8|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:7|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:6|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:5|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:1|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:16|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:15|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:14|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:13|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:12|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:11|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:10|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:33|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:32|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:31|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:30|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:29|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:28|
|bb1_pga1:152|bb12_top_flash_2_ram:138|tribuf:27|
|bb1_pga1:152|bb12_top_flash_2_ram:138|bb12_load_flash_2_ram:2|
|bb1_pga1:152|bb12_top_flash_2_ram:138|bb12_load_flash_2_ram:2|lpm_add_sub:172|
|bb1_pga1:152|bb12_top_flash_2_ram:138|bb12_load_flash_2_ram:2|lpm_add_sub:172|addcore:adder|
|bb1_pga1:152|bb12_top_flash_2_ram:138|bb12_load_flash_2_ram:2|lpm_add_sub:172|altshift:result_ext_latency_ffs|
|bb1_pga1:152|bb12_top_flash_2_ram:138|bb12_load_flash_2_ram:2|lpm_add_sub:172|altshift:carry_ext_latency_ffs|
|bb1_pga1:152|bb12_top_flash_2_ram:138|bb12_load_flash_2_ram:2|lpm_add_sub:172|altshift:oflow_ext_latency_ffs|
|bb1_pga1:152|bb12_top_flash_2_ram:138|bb12_load_flash_2_ram:2|lpm_add_sub:263|
|bb1_pga1:152|bb12_top_flash_2_ram:138|bb12_load_flash_2_ram:2|lpm_add_sub:263|addcore:adder|
|bb1_pga1:152|bb12_top_flash_2_ram:138|bb12_load_flash_2_ram:2|lpm_add_sub:263|altshift:result_ext_latency_ffs|
|bb1_pga1:152|bb12_top_flash_2_ram:138|bb12_load_flash_2_ram:2|lpm_add_sub:263|altshift:carry_ext_latency_ffs|
|bb1_pga1:152|bb12_top_flash_2_ram:138|bb12_load_flash_2_ram:2|lpm_add_sub:263|altshift:oflow_ext_latency_ffs|
|bb1_pga1:152|bb12_top_flash_2_ram:138|bb12_flash_burst_ram_on:3|
|bb1_pga1:152|bb12_top_flash_2_ram:138|bb12_flash_burst_ram_on:3|lpm_add_sub:175|
|bb1_pga1:152|bb12_top_flash_2_ram:138|bb12_flash_burst_ram_on:3|lpm_add_sub:175|addcore:adder|
|bb1_pga1:152|bb12_top_flash_2_ram:138|bb12_flash_burst_ram_on:3|lpm_add_sub:175|altshift:result_ext_latency_ffs|
|bb1_pga1:152|bb12_top_flash_2_ram:138|bb12_flash_burst_ram_on:3|lpm_add_sub:175|altshift:carry_ext_latency_ffs|
|bb1_pga1:152|bb12_top_flash_2_ram:138|bb12_flash_burst_ram_on:3|lpm_add_sub:175|altshift:oflow_ext_latency_ffs|
|bb1_pga1:152|bb12_top_flash_2_ram:138|bb12_make_burststop:4|
|bb1_pga1:152|bb12_top_flash_2_ram:138|bb12_make_burststop:4|lpm_add_sub:134|
|bb1_pga1:152|bb12_top_flash_2_ram:138|bb12_make_burststop:4|lpm_add_sub:134|addcore:adder|
|bb1_pga1:152|bb12_top_flash_2_ram:138|bb12_make_burststop:4|lpm_add_sub:134|altshift:result_ext_latency_ffs|
|bb1_pga1:152|bb12_top_flash_2_ram:138|bb12_make_burststop:4|lpm_add_sub:134|altshift:carry_ext_latency_ffs|
|bb1_pga1:152|bb12_top_flash_2_ram:138|bb12_make_burststop:4|lpm_add_sub:134|altshift:oflow_ext_latency_ffs|
|bb2_pga1:153|
|bb2_pga1:153|bb1_top_timecode:18|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:334|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:334|addcore:adder|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:334|altshift:result_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:334|altshift:carry_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:334|altshift:oflow_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:572|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:572|addcore:adder|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:572|altshift:result_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:572|altshift:carry_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:572|altshift:oflow_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:603|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:603|addcore:adder|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:603|altshift:result_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:603|altshift:carry_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:603|altshift:oflow_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:633|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:633|addcore:adder|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:633|altshift:result_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:633|altshift:carry_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:633|altshift:oflow_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:676|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:676|addcore:adder|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:676|altshift:result_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:676|altshift:carry_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:676|altshift:oflow_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:702|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:702|addcore:adder|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:702|altshift:result_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:702|altshift:carry_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:702|altshift:oflow_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:792|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:792|addcore:adder|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:792|altshift:result_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:792|altshift:carry_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:792|altshift:oflow_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:835|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:835|addcore:adder|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:835|altshift:result_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:835|altshift:carry_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:835|altshift:oflow_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:861|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:861|addcore:adder|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:861|altshift:result_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:861|altshift:carry_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_tc_sequenze:16|lpm_add_sub:861|altshift:oflow_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_play_timecode:18|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_play_timecode:18|lpm_add_sub:241|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_play_timecode:18|lpm_add_sub:241|addcore:adder|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_play_timecode:18|lpm_add_sub:241|altshift:result_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_play_timecode:18|lpm_add_sub:241|altshift:carry_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_play_timecode:18|lpm_add_sub:241|altshift:oflow_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_play_timecode:18|lpm_add_sub:282|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_play_timecode:18|lpm_add_sub:282|addcore:adder|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_play_timecode:18|lpm_add_sub:282|altshift:result_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_play_timecode:18|lpm_add_sub:282|altshift:carry_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|bb1_play_timecode:18|lpm_add_sub:282|altshift:oflow_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:244|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:244|addcore:adder|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:244|altshift:result_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:244|altshift:carry_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:244|altshift:oflow_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:314|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:314|addcore:adder|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:314|altshift:result_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:314|altshift:carry_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:314|altshift:oflow_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:539|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:539|addcore:adder|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:539|altshift:result_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:539|altshift:carry_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:539|altshift:oflow_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:555|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:555|addcore:adder|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:555|altshift:result_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:555|altshift:carry_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:555|altshift:oflow_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:879|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:879|addcore:adder|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:879|altshift:result_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:879|altshift:carry_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:879|altshift:oflow_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:1104|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:1104|addcore:adder|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:1104|altshift:result_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:1104|altshift:carry_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:1104|altshift:oflow_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:1120|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:1120|addcore:adder|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:1120|altshift:result_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:1120|altshift:carry_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_timecode_main:33|lpm_add_sub:1120|altshift:oflow_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|
|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|shift_reg_8:35|
|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|shift_reg_45:36|
|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|shift_reg_45:37|
|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|bb1_make_timecode:56|
|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|bb1_make_timecode:56|lpm_add_sub:349|
|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|bb1_make_timecode:56|lpm_add_sub:349|addcore:adder|
|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|bb1_make_timecode:56|lpm_add_sub:349|altshift:result_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|bb1_make_timecode:56|lpm_add_sub:349|altshift:carry_ext_latency_ffs|
|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|bb1_make_timecode:56|lpm_add_sub:349|altshift:oflow_ext_latency_ffs|
|bb2_pga1:153|bb2_ctrl_if:117|
|bb2_pga1:153|bb2_ctrl_if:117|74138:4|
|bb2_pga1:153|bb2_ctrl_if:117|74138:45|
|bb2_pga1:153|bb2_ctrl_if:117|74138:164|
|bb2_pga1:153|bb2_ctrl_if:117|tribuf:126|
|bb2_pga1:153|bb2_ctrl_if:117|tribuf:178|
|bb2_pga1:153|bb2_ctrl_if:117|tribuf:127|
|bb2_pga1:153|bb2_ctrl_if:117|tribuf:133|
|bb2_pga1:153|bb2_ctrl_if:117|tribuf:132|
|bb2_pga1:153|bb2_ctrl_if:117|tribuf:130|
|bb2_pga1:153|bb2_ctrl_if:117|tribuf:128|
|bb2_pga1:153|bb2_ctrl_if:117|tribuf:129|
|bb2_pga1:153|bb2_ctrl_if:117|bb1_controller_if:139|
|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|
|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:165|
|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:108|
|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:306|
|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:228|
|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:229|
|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:230|
|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:146|
|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:127|
|bb2_pga1:153|bb2_ctrl_if:117|bb1_level_in:176|
|bb2_pga1:153|bb1_make_dac_data:124|
|bb2_pga1:153|bb1_make_dac_data:124|bb1_play_line7:4|
|bb2_pga1:153|bb1_make_dac_data:124|bb1_play_sync:32|
|bb2_pga1:153|bb1_make_dac_data:124|bb1_play_sync:32|lpm_add_sub:194|
|bb2_pga1:153|bb1_make_dac_data:124|bb1_play_sync:32|lpm_add_sub:194|addcore:adder|
|bb2_pga1:153|bb1_make_dac_data:124|bb1_play_sync:32|lpm_add_sub:194|altshift:result_ext_latency_ffs|
|bb2_pga1:153|bb1_make_dac_data:124|bb1_play_sync:32|lpm_add_sub:194|altshift:carry_ext_latency_ffs|
|bb2_pga1:153|bb1_make_dac_data:124|bb1_play_sync:32|lpm_add_sub:194|altshift:oflow_ext_latency_ffs|
|bb2_pga1:153|bb1_make_dac_data:124|bb1_play_sync:32|lpm_add_sub:255|
|bb2_pga1:153|bb1_make_dac_data:124|bb1_play_sync:32|lpm_add_sub:255|addcore:adder|
|bb2_pga1:153|bb1_make_dac_data:124|bb1_play_sync:32|lpm_add_sub:255|altshift:result_ext_latency_ffs|
|bb2_pga1:153|bb1_make_dac_data:124|bb1_play_sync:32|lpm_add_sub:255|altshift:carry_ext_latency_ffs|
|bb2_pga1:153|bb1_make_dac_data:124|bb1_play_sync:32|lpm_add_sub:255|altshift:oflow_ext_latency_ffs|
|bb2_pga1:153|bb1_make_dac_data:124|bb1_play_pedistal:35|
|bb2_pga1:153|bb1_make_dac_data:124|bb1_play_burst:37|
|bb2_pga1:153|bb1_make_dac_data:124|bb1_play_burst:37|lpm_add_sub:192|
|bb2_pga1:153|bb1_make_dac_data:124|bb1_play_burst:37|lpm_add_sub:192|addcore:adder|
|bb2_pga1:153|bb1_make_dac_data:124|bb1_play_burst:37|lpm_add_sub:192|altshift:result_ext_latency_ffs|
|bb2_pga1:153|bb1_make_dac_data:124|bb1_play_burst:37|lpm_add_sub:192|altshift:carry_ext_latency_ffs|
|bb2_pga1:153|bb1_make_dac_data:124|bb1_play_burst:37|lpm_add_sub:192|altshift:oflow_ext_latency_ffs|
|bb2_pga1:153|bb1_load_dac:125|
|bb2_pga1:153|bb1_main:131|
|bb2_pga1:153|bb1_main:131|bb1_make_load_h_count:4|
|bb2_pga1:153|bb1_main:131|bb1_make_h_count:52|
|bb2_pga1:153|bb1_main:131|bb1_make_h_count:52|lpm_add_sub:140|
|bb2_pga1:153|bb1_main:131|bb1_make_h_count:52|lpm_add_sub:140|addcore:adder|
|bb2_pga1:153|bb1_main:131|bb1_make_h_count:52|lpm_add_sub:140|altshift:result_ext_latency_ffs|
|bb2_pga1:153|bb1_main:131|bb1_make_h_count:52|lpm_add_sub:140|altshift:carry_ext_latency_ffs|
|bb2_pga1:153|bb1_main:131|bb1_make_h_count:52|lpm_add_sub:140|altshift:oflow_ext_latency_ffs|
|bb2_pga1:153|bb1_main:131|bb1_make_st_burst:55|
|bb2_pga1:153|bb1_main:131|bb1_make_st_pon_poff:57|
|bb2_pga1:153|bb1_main:131|bb1_make_st_sync_up_down:58|
|bb2_pga1:153|bb1_main:131|bb1_make_st_timecode:59|
|bb2_pga1:153|bb1_main:131|bb1_make_st_video:60|
|bb2_pga1:153|bb1_main:131|bb1_make_linetypes:61|
|bb2_pga1:153|bb1_main:131|bb1_make_h_latch:65|
|bb2_pga1:153|bb1_make_hint:132|
|bb2_pga1:153|bb1_make_vint:133|
|bb2_pga1:153|bb12_top_flash_2_ram:150|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:57|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:56|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:35|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:40|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:39|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:38|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:37|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:26|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:25|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:24|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:23|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:21|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:20|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:19|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:18|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:17|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:53|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:8|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:7|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:6|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:5|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:1|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:16|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:15|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:14|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:13|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:12|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:11|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:10|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:33|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:32|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:31|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:30|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:29|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:28|
|bb2_pga1:153|bb12_top_flash_2_ram:150|tribuf:27|
|bb2_pga1:153|bb12_top_flash_2_ram:150|bb12_load_flash_2_ram:2|
|bb2_pga1:153|bb12_top_flash_2_ram:150|bb12_load_flash_2_ram:2|lpm_add_sub:172|
|bb2_pga1:153|bb12_top_flash_2_ram:150|bb12_load_flash_2_ram:2|lpm_add_sub:172|addcore:adder|
|bb2_pga1:153|bb12_top_flash_2_ram:150|bb12_load_flash_2_ram:2|lpm_add_sub:172|altshift:result_ext_latency_ffs|
|bb2_pga1:153|bb12_top_flash_2_ram:150|bb12_load_flash_2_ram:2|lpm_add_sub:172|altshift:carry_ext_latency_ffs|
|bb2_pga1:153|bb12_top_flash_2_ram:150|bb12_load_flash_2_ram:2|lpm_add_sub:172|altshift:oflow_ext_latency_ffs|
|bb2_pga1:153|bb12_top_flash_2_ram:150|bb12_load_flash_2_ram:2|lpm_add_sub:263|
|bb2_pga1:153|bb12_top_flash_2_ram:150|bb12_load_flash_2_ram:2|lpm_add_sub:263|addcore:adder|
|bb2_pga1:153|bb12_top_flash_2_ram:150|bb12_load_flash_2_ram:2|lpm_add_sub:263|altshift:result_ext_latency_ffs|
|bb2_pga1:153|bb12_top_flash_2_ram:150|bb12_load_flash_2_ram:2|lpm_add_sub:263|altshift:carry_ext_latency_ffs|
|bb2_pga1:153|bb12_top_flash_2_ram:150|bb12_load_flash_2_ram:2|lpm_add_sub:263|altshift:oflow_ext_latency_ffs|
|bb2_pga1:153|bb12_top_flash_2_ram:150|bb12_flash_burst_ram_on:3|
|bb2_pga1:153|bb12_top_flash_2_ram:150|bb12_flash_burst_ram_on:3|lpm_add_sub:175|
|bb2_pga1:153|bb12_top_flash_2_ram:150|bb12_flash_burst_ram_on:3|lpm_add_sub:175|addcore:adder|
|bb2_pga1:153|bb12_top_flash_2_ram:150|bb12_flash_burst_ram_on:3|lpm_add_sub:175|altshift:result_ext_latency_ffs|
|bb2_pga1:153|bb12_top_flash_2_ram:150|bb12_flash_burst_ram_on:3|lpm_add_sub:175|altshift:carry_ext_latency_ffs|
|bb2_pga1:153|bb12_top_flash_2_ram:150|bb12_flash_burst_ram_on:3|lpm_add_sub:175|altshift:oflow_ext_latency_ffs|
|bb2_pga1:153|bb12_top_flash_2_ram:150|bb12_make_burststop:4|
|bb2_pga1:153|bb12_top_flash_2_ram:150|bb12_make_burststop:4|lpm_add_sub:134|
|bb2_pga1:153|bb12_top_flash_2_ram:150|bb12_make_burststop:4|lpm_add_sub:134|addcore:adder|
|bb2_pga1:153|bb12_top_flash_2_ram:150|bb12_make_burststop:4|lpm_add_sub:134|altshift:result_ext_latency_ffs|
|bb2_pga1:153|bb12_top_flash_2_ram:150|bb12_make_burststop:4|lpm_add_sub:134|altshift:carry_ext_latency_ffs|
|bb2_pga1:153|bb12_top_flash_2_ram:150|bb12_make_burststop:4|lpm_add_sub:134|altshift:oflow_ext_latency_ffs|


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb12_top_pga1.rpt
bb12_top_pga1

***** Logic for device 'bb12_top_pga1' compiled without errors.




Device: EPF6024AQC240-1

FLEX 6000 Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    Enable JTAG Support                        = OFF
    MultiVolt I/O                              = OFF



Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb12_top_pga1.rpt
bb12_top_pga1

** ERROR SUMMARY **

Info: Chip 'bb12_top_pga1' in device 'EPF6024AQC240-1' has less than 20% of logic cells available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
Info: Chip 'bb12_top_pga1' in device 'EPF6024AQC240-1' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                                                                                                                         
                                                                                                                                                         
                                                                    B B     B B B B B B                   B       B                   B     B B          
                                                                    B B     B B B B B B                   B       B                   B     B B          
                                                                    2 2     2 2 2 2 2 1                   2       2                   2     2 2          
                                                                    _ _     _ _ _ _ _ _                   _       _                   _     _ _          
                                                                    S S     S S S S S S                   S       S                   S     S S          
                                                                    Y Y     Y Y Y Y Y Y                   Y       Y                   Y     Y Y          
                                                  S                 N N     N N N N N N                   N S     N                   N     N N S S S    
                                                  Y                 C C     C C C C C C                   C Y     C                   C     C C Y Y Y    
                                  B B B B         N                 R R     R R R R R R                 B R N     R                   R     R R N N N    
                                  U U U U         C                 A A     A A A A A A                 U A C     A                   A     A A C C C    
                                  R R R R         1     B B     B   M M B B M M M M M M                 R M 2     M   B               M     M M 2 2 2    
                                  S S S S         _     B B B B B B _ _ B B _ _ _ _ _ _                 S _ _     _ B B B B B B     B _ B   _ _ _ _ _    
                                  T T T T         T     2 2 B B 2 B F F 2 2 F F F F F F                 T S T     S B 2 B B B B     B F B   S S T T T    
                                  2 2 2 2         C     _ _ 2 2 _ 2 I I _ _ I I I I I I         F F F F 2 A C B F A 2 _ 2 2 2 2     2 I 2 B A A C C C    
                                  _ _ _ _ C C C C _     T T _ _ D _ N N T T N N N N N N         L L L L _ M _ B L M _ D _ _ _ _     _ N _ B M M _ _ _    
                                  R R R R T T T T R     C C D D A D E E C C E E E E E E         A A A A R P R 2 A P D A D D D D     D E D 2 P P R R R    
                                  A A A A R R R R A     _ _ A A C A A A _ _ A A A A A A         S S S S A L A _ S L A C A A A A     A A A _ L L A A A    
                                  M M M M L L L L M     B B C C _ C D D B B D D D D D D         H H H H M E M T H E C _ C C C C     C D C T E E M M M    
                                  _ _ _ _ _ _ _ _ _     I I _ _ D _ R R I I R R R R R R       ^ _ _ _ _ _ A _ C _ A _ D _ _ _ _     _ R _ C A A _ _ _    
                                  D D D D D D D D D V   T T D D A D 1 1 T T 1 1 1 1 1 1 ^ V   D D D D D D D D _ D D D A D D D D V   D 1 D _ D D D D D    
                                  A A A A A A A A A C   A A A A T A 1 1 A A 1 1 1 1 1 1 D C   A A A A A A R A A A R A T A A A A C   A 1 A A R R A A A    
                                G T T T T T T T T T C G D D T T A T _ _ D D _ _ _ _ _ _ C C G T T T T T T 3 T D T 3 T A T T T T C G T _ T D 3 3 T T T G  
                                N A A A A A A A A A I N R R A A 1 A 4 4 R R 4 4 4 4 4 4 L I N A A A A A A _ A R A _ A 1 A A A A I N A 4 A R _ _ A A A N  
                                D 0 6 7 8 1 6 5 4 0 O D 0 1 0 1 0 9 3 4 2 3 0 6 5 1 2 7 K O D 0 6 7 4 8 5 2 6 5 5 3 2 1 8 4 6 3 O D 7 7 5 0 1 0 7 5 4 D  
                              --------------------------------------------------------------------------------------------------------------------------_ 
                             / 240 238 236 234 232 230 228 226 224 222 220 218 216 214 212 210 208 206 204 202 200 198 196 194 192 190 188 186 184 182   |_ 
                            /    239 237 235 233 231 229 227 225 223 221 219 217 215 213 211 209 207 205 203 201 199 197 195 193 191 189 187 185 183 181    | 
          BURST2_RAM_DATA1 |  1                                                                                                                         180 | SYNC2_TC_RAM_DATA2 
          BURST2_RAM_DATA2 |  2                                                                                                                         179 | SYNC2_TC_RAM_DATA1 
          BURST2_RAM_DATA3 |  3                                                                                                                         178 | SYNC2_TC_RAM_DATA0 
          BURST2_RAM_DATA4 |  4                                                                                                                         177 | SYNC2_TC_RAM_DATA3 
  BB1_SYNCRAM_FINEADR11_45 |  5                                                                                                                         176 | ctrl_adr0 
                       _WE |  6                                                                                                                         175 | ctrl_adr1 
             BB1_DAC_DATA3 |  7                                                                                                                         174 | ctrl_adr2 
             BB1_DAC_DATA5 |  8                                                                                                                         173 | ctrl_adr3 
                      ^nCE |  9                                                                                                                         172 | ^CONF_DONE 
                       GND | 10                                                                                                                         171 | VCCIO 
                    VCCINT | 11                                                                                                                         170 | VCCINT 
                     VCCIO | 12                                                                                                                         169 | GND 
             BB1_DAC_DATA6 | 13                                                                                                                         168 | _RD 
             BB1_DAC_DATA7 | 14                                                                                                                         167 | BB2_TC_ADR1 
             BB1_DAC_DATA8 | 15                                                                                                                         166 | BB2_TC_ADR3 
             BB1_DAC_DATA9 | 16                                                                                                                         165 | BB2_TC_ADR2 
               BB1_TC_ADR3 | 17                                                                                                                         164 | BB1_TC_ADR6 
               BB1_TC_ADR1 | 18                                                                                                                         163 | BB1_SYNCRAM_SAMPLEADR3_2 
               BB1_TC_ADR5 | 19                                                                                                                         162 | BB1_TC_ADR0 
               BB1_TC_ADR4 | 20                                                                                                                         161 | BB1_SYNCRAM_SAMPLEADR3_1 
                  RESERVED | 21                                                                                                                         160 | BB1_SYNCRAM_SAMPLEADR3_0 
                  RESERVED | 22                                                                                                                         159 | BB1_TC_ADR2 
                  RESERVED | 23                                                                                                                         158 | BB1_SYNCRAM_SAMPLEADR3_3 
          BURST1_RAM_DATA5 | 24                                                                                                                         157 | BB1_TC_DOWN_UP 
        SYNC1_TC_RAM_DATA3 | 25                                                                                                                         156 | SYNC1_TC_RAM_DATA5 
          BURST1_RAM_DATA2 | 26                                                                                                                         155 | SYNC1_TC_RAM_DATA4 
          BURST1_RAM_DATA3 | 27                                                                                                                         154 | BB2_TC_ADR4 
                       CLK | 28                                                                                                                         153 | BURST1_RAM_DATA7 
                       GND | 29                                                                                                                         152 | SYNC1_TC_RAM_DATA2 
                    VCCINT | 30                                                                                                                         151 | VCCIO 
                     VCCIO | 31                                                     EPF6024AQC240-1                                                     150 | VCCINT 
        SYNC1_TC_RAM_DATA1 | 32                                                                                                                         149 | GND 
          BURST1_RAM_DATA6 | 33                                                                                                                         148 | ctrl_adr4 
          BURST1_RAM_DATA4 | 34                                                                                                                         147 | BB1_H_INT 
        SYNC1_TC_RAM_DATA7 | 35                                                                                                                         146 | BB2_TC_DOWN_UP 
        SYNC1_TC_RAM_DATA6 | 36                                                                                                                         145 | BURST1_RAM_DATA8 
          BURST1_RAM_DATA0 | 37                                                                                                                         144 | BB2_TC_ADR6 
          BURST1_RAM_DATA1 | 38                                                                                                                         143 | FH_G 
  BB1_SYNCRAM_FINEADR11_41 | 39                                                                                                                         142 | F8_G 
                 BB2_V_INT | 40                                                                                                                         141 | FH_M 
             BB1_DAC_DATA0 | 41                                                                                                                         140 | BB1_SYNCRAM_FINEADR11_44 
             BB1_DAC_DATA1 | 42                                                                                                                         139 | F4_M 
             BB1_DAC_DATA2 | 43                                                                                                                         138 | BB1_V_INT 
 &BB1_SYNCRAM_FINEADR11_40 | 44                                                                                                                         137 | BB1_SYNCRAM_FINEADR11_42 
                 BB1_level | 45                                                                                                                         136 | BB1_SYNCRAM_FINEADR11_43 
                 BB2_level | 46                                                                                                                         135 | BB3_4_END 
             BB1_DAC_DATA4 | 47                                                                                                                         134 | BB1_TC_BITADR0 
            BB1_TC_BITADR1 | 48                                                                                                                         133 | BB2_WE_BURSTRAM 
                       GND | 49                                                                                                                         132 | BB2_BURST_RAM_DATA8_8 
                    VCCINT | 50                                                                                                                         131 | VCCIO 
                     VCCIO | 51                                                                                                                         130 | VCCINT 
                     ^MSEL | 52                                                                                                                         129 | GND 
            BB1_TC_BITADR3 | 53                                                                                                                         128 | BB2_BURST_RAM_DATA8_7 
           &BB1_TC_BITADR2 | 54                                                                                                                         127 | BB2_BURST_RAM_DATA8_6 
                 BB1_2_END | 55                                                                                                                         126 | BB2_BURST_RAM_DATA8_5 
                 BB2_H_INT | 56                                                                                                                         125 | BB2_BURST_RAM_DATA8_4 
               FLASH_DATA0 | 57                                                                                                                         124 | &BB2_BURST_RAM_DATA8_3 
               FLASH_DATA2 | 58                                                                                                                         123 | BB2_BURST_RAM_DATA8_2 
               FLASH_DATA1 | 59                                                                                                                         122 | BB2_BURST_RAM_DATA8_1 
               FLASH_DATA3 | 60                                                                                                                         121 | BB2_BURST_RAM_DATA8_0 
                           |      62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104 106 108 110 112 114 116 118 120  _| 
                            \   61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103 105 107 109 111 113 115 117 119   | 
                             \--------------------------------------------------------------------------------------------------------------------------- 
                                G B B B C C C C B B G V B B B B B B B B B B B B B B B B ^ G V ^ B B B B B B B B B B B B B B B B G V B B B B B B B B B G  
                                N B B B T T T T B B N C B B B B B B B B B B B B B B B B n N C n B B B B B B B B B B B B B B B B N C B B B B B B B B B N  
                                D 1 1 1 R R R R 1 1 D C 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 C D C S 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 D C 1 1 2 2 2 2 2 2 2 D  
                                  _ _ _ L L L L _ _   I _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ 2 O   I T 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2   I 2 2 _ _ _ _ _ _ _    
                                  S D D _ _ _ _ B B   O B B B B B B B B B B B B B B W _ N   O A _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _   O _ _ B B B B B B B    
                                  Y A A D D D D U U     U U U U U U U U U U U U U U E B F     T B B B B B B B B B B B B B B B B     B B U U U U U U U    
                                  N C C A A A A R R     R R R R R R R R R R R R R R _ U I     U U U U U U U U U U U U U U U U U     U U R R R R R R R    
                                  C _ _ T T T T S S     S S S S S S S S S S S S S S B R G     S R R R R R R R R R R R R R R R R     R R S S S S S S S    
                                  R D D A A A A T T     T T T T T T T T T T T T T T U S         S S S S S S S S S S S S S S S S     S S T T T T T T T    
                                  A A A 0 2 7 3 _ _     _ _ _ _ _ _ _ _ _ _ _ _ _ _ R T         T T T T T T T T T T T T T T T T     T T _ _ _ _ _ _ _    
                                  M T T         R R     R R R R R R R R R R R R R R S _         _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _     _ _ R R R R R R R    
                                  _ A A         A A     A A A A A A A A A A A A A A T F         F F F F F F F F F F F F F F F F     F G A A A A A A A    
                                  F 1 1         M M     M M M M M M M M M M M M M M R L         L L L L L L L L L L L L L L L L     L _ M M M M M M M    
                                  I 0 1         _ _     _ _ _ _ _ _ _ _ _ _ _ _ _ _ A A         A A A A A A A A A A A A A A A A     A M _ _ _ _ _ _ _    
                                  N             A A     A A A A A D D D D D D D D D M S         S S S S S S S S S S S S S S S S     S _ A A A A A A A    
                                  E             D D     D D D D D A A A A A A A A A   H         H H H H H H H H H H H H H H H H     H A D D D D D D D    
                                  A             R R     R R R R R T T T T T T T T T   _         _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _     _ D R R R R R R R    
                                  D             6 6     6 6 6 6 6 A A A A A A A A A   A         A A A A A A 1 1 1 1 1 1 1 1 1 1     1 R 6 6 6 6 6 6 6    
                                  R             _ _     _ _ _ _ _ 8 8 8 8 8 8 8 8 8   D         D D D D D D 7 7 7 7 7 7 7 7 7 7     7 1 _ _ _ _ _ _ _    
                                  1             0 1     2 3 4 5 6 _ _ _ _ _ _ _ _ _   R         R R R R R R _ _ _ _ _ _ _ _ _ _     _ 9 0 1 2 3 4 5 6    
                                  1                               0 1 2 3 4 5 6 7 8   6         6 6 6 6 6 6 7 7 7 7 7 7 7 7 7 7     7                    
                                  _                                                   _         _ _ _ _ _ _ A A A A A A A A A A     A                    
                                  4                                                   0         1 2 3 4 5 6 D D D D D D D D D D     D                    
                                  6                                                                         R R R R R R R R R R     R                    
                                                                                                            0 1 2 3 4 5 6 7 8 9     1                    
                                                                                                                                    0                    


N.C. = Not Connected.
VCCINT = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs (TMS, TCK, TDI) should be tied to VCC when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb12_top_pga1.rpt
bb12_top_pga1

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect                  Sync.   Sync.   Left External  Right External  Borrowed LC1
Block   Logic Cells  Driven       Driven       Clocks  Clears   Clear   Load    Interconnect   Interconnect    Inputs
A1       8/10( 80%)   3/10( 30%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    8/22( 36%)      0/4
A2      10/10(100%)   3/10( 30%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    4/22( 18%)      0/4
A3       8/10( 80%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      8/22( 36%)    2/22(  9%)      0/4
A4      10/10(100%)   3/10( 30%)   0/10(  0%)    1/2    0/2      0/1     0/1      3/22( 13%)    4/22( 18%)      0/4
A5       9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
A6       7/10( 70%)   2/10( 20%)   0/10(  0%)    1/2    0/2      0/1     0/1      7/22( 31%)    4/22( 18%)      0/4
A7       9/10( 90%)   3/10( 30%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    5/22( 22%)      0/4
A8      10/10(100%)   2/10( 20%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    4/22( 18%)      0/4
A9       7/10( 70%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    2/22(  9%)      0/4
A10      8/10( 80%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
A11     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      6/22( 27%)    6/22( 27%)      0/4
A12     10/10(100%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    4/22( 18%)      0/4
A13      8/10( 80%)   3/10( 30%)   0/10(  0%)    1/2    0/2      0/1     0/1      8/22( 36%)    4/22( 18%)      0/4
A14      8/10( 80%)   2/10( 20%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    1/22(  4%)      0/4
A15      9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      7/22( 31%)    9/22( 40%)      0/4
A16      9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    3/22( 13%)      0/4
A17      9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    2/22(  9%)      0/4
A18     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1     10/22( 45%)    5/22( 22%)      0/4
A19      9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      6/22( 27%)    4/22( 18%)      0/4
A20      9/10( 90%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    4/22( 18%)      0/4
A21      9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    0/22(  0%)      0/4
A22     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      9/22( 40%)    8/22( 36%)      0/4
A23      9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      7/22( 31%)    6/22( 27%)      0/4
A24     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1     10/22( 45%)    7/22( 31%)      0/4
A25     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    3/22( 13%)      0/4
A26      9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      7/22( 31%)    6/22( 27%)      0/4
A27      9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      8/22( 36%)    5/22( 22%)      0/4
A28      8/10( 80%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      7/22( 31%)    2/22(  9%)      0/4
B1       7/10( 70%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      5/22( 22%)    6/22( 27%)      2/4
B2      10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      8/22( 36%)    2/22(  9%)      1/4
B3       7/10( 70%)   4/10( 40%)   0/10(  0%)    0/2    0/2      0/1     0/1      3/22( 13%)    2/22(  9%)      0/4
B4      10/10(100%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      9/22( 40%)    4/22( 18%)      2/4
B5       7/10( 70%)   2/10( 20%)   0/10(  0%)    2/2    0/2      0/1     0/1      4/22( 18%)    3/22( 13%)      2/4
B6      10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      9/22( 40%)    3/22( 13%)      1/4
B7       7/10( 70%)   5/10( 50%)   0/10(  0%)    1/2    0/2      0/1     0/1      9/22( 40%)    4/22( 18%)      1/4
B8      10/10(100%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      9/22( 40%)    2/22(  9%)      1/4
B9       7/10( 70%)   3/10( 30%)   0/10(  0%)    1/2    0/2      0/1     0/1     10/22( 45%)    5/22( 22%)      1/4
B10      9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    5/22( 22%)      1/4
B11     10/10(100%)   4/10( 40%)   0/10(  0%)    1/2    0/2      0/1     0/1      8/22( 36%)    8/22( 36%)      1/4
B12     10/10(100%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      9/22( 40%)    1/22(  4%)      1/4
B13      7/10( 70%)   2/10( 20%)   0/10(  0%)    0/2    0/2      0/1     0/1      7/22( 31%)    3/22( 13%)      0/4
B14      6/10( 60%)   4/10( 40%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    3/22( 13%)      1/4
B15     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      9/22( 40%)    7/22( 31%)      1/4
B16      6/10( 60%)   4/10( 40%)   0/10(  0%)    1/2    0/2      0/1     0/1      8/22( 36%)    1/22(  4%)      1/4
B17     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      9/22( 40%)    0/22(  0%)      1/4
B18      6/10( 60%)   2/10( 20%)   0/10(  0%)    1/2    0/2      0/1     0/1      8/22( 36%)    4/22( 18%)      1/4
B19      6/10( 60%)   6/10( 60%)   0/10(  0%)    0/2    0/2      0/1     0/1      1/22(  4%)    0/22(  0%)      0/4
B20     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1     10/22( 45%)    2/22(  9%)      1/4
B21      6/10( 60%)   4/10( 40%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    2/22(  9%)      1/4
B22     10/10(100%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      9/22( 40%)    2/22(  9%)      1/4
B23      6/10( 60%)   4/10( 40%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    1/22(  4%)      1/4
B24      6/10( 60%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      3/22( 13%)    2/22(  9%)      0/4
B25     10/10(100%)   3/10( 30%)   0/10(  0%)    0/2    0/2      0/1     0/1      7/22( 31%)    6/22( 27%)      0/4
B26      6/10( 60%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    2/22(  9%)      1/4
B27      6/10( 60%)   4/10( 40%)   0/10(  0%)    0/2    0/2      0/1     0/1      4/22( 18%)    3/22( 13%)      0/4
B28      6/10( 60%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    2/22(  9%)      1/4
C1      10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      1/22(  4%)    4/22( 18%)      2/4
C2       8/10( 80%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    3/22( 13%)      0/4
C3      10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      1/22(  4%)    2/22(  9%)      2/4
C4       9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      1/22(  4%)    2/22(  9%)      2/4
C5       9/10( 90%)   0/10(  0%)   0/10(  0%)    2/2    1/2      0/1     0/1      3/22( 13%)    4/22( 18%)      2/4
C6      10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      1/22(  4%)    1/22(  4%)      2/4
C7       9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      2/22(  9%)    1/22(  4%)      2/4
C8       9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      6/22( 27%)    7/22( 31%)      0/4
C9       9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      2/22(  9%)    1/22(  4%)      2/4
C10      5/10( 50%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    5/22( 22%)      0/4
C11      6/10( 60%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    2/22(  9%)      0/4
C12      6/10( 60%)   2/10( 20%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    2/22(  9%)      0/4
C13     10/10(100%)   1/10( 10%)   0/10(  0%)    1/2    1/2      0/1     0/1      1/22(  4%)    1/22(  4%)      2/4
C14     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      2/22(  9%)    1/22(  4%)      2/4
C15      9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    7/22( 31%)      0/4
C16     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      8/22( 36%)    4/22( 18%)      0/4
C17      9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    5/22( 22%)      0/4
C18      9/10( 90%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    4/22( 18%)      0/4
C19     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      9/22( 40%)    8/22( 36%)      0/4
C20      9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      3/22( 13%)    2/22(  9%)      0/4
C21      9/10( 90%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    3/22( 13%)      0/4
C22      9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    6/22( 27%)      0/4
C23      9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    6/22( 27%)      0/4
C24     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      6/22( 27%)    6/22( 27%)      0/4
C25      9/10( 90%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      6/22( 27%)    5/22( 22%)      0/4
C26      9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      6/22( 27%)    3/22( 13%)      0/4
C27      9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    6/22( 27%)      0/4
C28     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      6/22( 27%)    4/22( 18%)      0/4
D1       9/10( 90%)   2/10( 20%)   0/10(  0%)    1/2    0/2      0/1     0/1      6/22( 27%)   11/22( 50%)      0/4
D2       9/10( 90%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      6/22( 27%)    7/22( 31%)      0/4
D3       9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      6/22( 27%)    3/22( 13%)      0/4
D4       9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    4/22( 18%)      0/4
D5       9/10( 90%)   5/10( 50%)   0/10(  0%)    2/2    0/2      0/1     0/1     10/22( 45%)    5/22( 22%)      1/4
D6      10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    4/22( 18%)      0/4
D7      10/10(100%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      8/22( 36%)    4/22( 18%)      0/4
D8      10/10(100%)   2/10( 20%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    5/22( 22%)      0/4
D9      10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      3/22( 13%)    3/22( 13%)      0/4
D10     10/10(100%)   3/10( 30%)   0/10(  0%)    1/2    0/2      0/1     0/1     10/22( 45%)    3/22( 13%)      0/4
D11     10/10(100%)   2/10( 20%)   0/10(  0%)    1/2    0/2      0/1     0/1      7/22( 31%)    3/22( 13%)      0/4
D12     10/10(100%)   2/10( 20%)   0/10(  0%)    1/2    0/2      0/1     0/1      9/22( 40%)    6/22( 27%)      0/4
D13      9/10( 90%)   2/10( 20%)   0/10(  0%)    2/2    0/2      0/1     0/1      8/22( 36%)    5/22( 22%)      2/4
D14      9/10( 90%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    3/22( 13%)      0/4
D15      7/10( 70%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    9/22( 40%)      0/4
D16     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      7/22( 31%)    6/22( 27%)      0/4
D17      7/10( 70%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    5/22( 22%)      0/4
D18     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    4/22( 18%)      0/4
D19      8/10( 80%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    5/22( 22%)      0/4
D20      7/10( 70%)   1/10( 10%)   0/10(  0%)    2/2    0/2      0/1     0/1      9/22( 40%)    3/22( 13%)      2/4
D21     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    8/22( 36%)      0/4
D22      8/10( 80%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      7/22( 31%)    6/22( 27%)      0/4
D23      7/10( 70%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      3/22( 13%)    6/22( 27%)      0/4
D24     10/10(100%)   2/10( 20%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    6/22( 27%)      0/4
D25      9/10( 90%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    3/22( 13%)      0/4
D26      9/10( 90%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    3/22( 13%)      0/4
D27      7/10( 70%)   3/10( 30%)   0/10(  0%)    2/2    0/2      0/1     0/1      6/22( 27%)    4/22( 18%)      2/4
D28      8/10( 80%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    5/22( 22%)      0/4
E1       8/10( 80%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      9/22( 40%)    6/22( 27%)      0/4
E2       9/10( 90%)   1/10( 10%)   0/10(  0%)    2/2    0/2      0/1     0/1      5/22( 22%)    4/22( 18%)      1/4
E3       9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      8/22( 36%)    5/22( 22%)      0/4
E4       8/10( 80%)   3/10( 30%)   0/10(  0%)    2/2    0/2      0/1     0/1      8/22( 36%)    2/22(  9%)      2/4
E5       8/10( 80%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      9/22( 40%)    6/22( 27%)      1/4
E6       8/10( 80%)   6/10( 60%)   0/10(  0%)    2/2    0/2      0/1     0/1      8/22( 36%)    4/22( 18%)      2/4
E7       9/10( 90%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      2/22(  9%)    3/22( 13%)      1/4
E8      10/10(100%)   3/10( 30%)   0/10(  0%)    2/2    0/2      0/1     0/1     11/22( 50%)    6/22( 27%)      1/4
E9       9/10( 90%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      6/22( 27%)    2/22(  9%)      0/4
E10      8/10( 80%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      5/22( 22%)    4/22( 18%)      1/4
E11      9/10( 90%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      9/22( 40%)    8/22( 36%)      0/4
E12      9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1     11/22( 50%)    3/22( 13%)      0/4
E13     10/10(100%)   1/10( 10%)   0/10(  0%)    2/2    0/2      0/1     0/1      9/22( 40%)    8/22( 36%)      1/4
E14      9/10( 90%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1     10/22( 45%)    6/22( 27%)      0/4
E15     10/10(100%)   1/10( 10%)   0/10(  0%)    2/2    0/2      0/1     0/1      9/22( 40%)   14/22( 63%)      1/4
E16     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    4/22( 18%)      0/4
E17      9/10( 90%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      7/22( 31%)    4/22( 18%)      0/4
E18      9/10( 90%)   1/10( 10%)   0/10(  0%)    2/2    0/2      0/1     0/1     13/22( 59%)    5/22( 22%)      1/4
E19      9/10( 90%)   2/10( 20%)   0/10(  0%)    2/2    0/2      0/1     0/1      1/22(  4%)    4/22( 18%)      1/4
E20      9/10( 90%)   1/10( 10%)   0/10(  0%)    2/2    0/2      0/1     0/1      7/22( 31%)    4/22( 18%)      1/4
E21      9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      9/22( 40%)    6/22( 27%)      0/4
E22      8/10( 80%)   2/10( 20%)   0/10(  0%)    2/2    0/2      0/1     0/1      4/22( 18%)    3/22( 13%)      1/4
E23      8/10( 80%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      6/22( 27%)    2/22(  9%)      0/4
E24     10/10(100%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      7/22( 31%)    5/22( 22%)      0/4
E25      9/10( 90%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      7/22( 31%)    6/22( 27%)      1/4
E26     10/10(100%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1     10/22( 45%)    6/22( 27%)      0/4
E27      9/10( 90%)   1/10( 10%)   0/10(  0%)    2/2    0/2      0/1     0/1      5/22( 22%)    3/22( 13%)      1/4
E28      9/10( 90%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      7/22( 31%)    8/22( 36%)      0/4
F1       2/10( 20%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    3/22( 13%)      0/4
F2      10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      1/22(  4%)    2/22(  9%)      2/4
F3      10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      1/22(  4%)    2/22(  9%)      2/4
F4      10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      1/22(  4%)    2/22(  9%)      2/4
F5      10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      2/22(  9%)    2/22(  9%)      2/4
F6      10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      1/22(  4%)    2/22(  9%)      2/4
F7       2/10( 20%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
F8      10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      2/22(  9%)    1/22(  4%)      2/4
F9       7/10( 70%)   4/10( 40%)   0/10(  0%)    1/2    0/2      0/1     0/1      6/22( 27%)    4/22( 18%)      0/4
F10      8/10( 80%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      2/22(  9%)    1/22(  4%)      2/4
F11      8/10( 80%)   1/10( 10%)   0/10(  0%)    1/2    1/2      0/1     0/1      1/22(  4%)    1/22(  4%)      2/4
F12     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      2/22(  9%)    1/22(  4%)      2/4
F13     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      4/22( 18%)    1/22(  4%)      2/4
F14     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      2/22(  9%)    1/22(  4%)      2/4
F15     10/10(100%)   1/10( 10%)   0/10(  0%)    2/2    0/2      0/1     0/1      3/22( 13%)    8/22( 36%)      1/4
F16     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    5/22( 22%)      0/4
F17     10/10(100%)   4/10( 40%)   0/10(  0%)    1/2    0/2      0/1     0/1      7/22( 31%)    5/22( 22%)      0/4
F18      9/10( 90%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      3/22( 13%)    2/22(  9%)      0/4
F19     10/10(100%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    4/22( 18%)      0/4
F20     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    4/22( 18%)      0/4
F21     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    4/22( 18%)      0/4
F22     10/10(100%)   0/10(  0%)   0/10(  0%)    2/2    1/2      0/1     0/1      5/22( 22%)    7/22( 31%)      2/4
F23      9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    2/22(  9%)      0/4
F24     10/10(100%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      3/22( 13%)    2/22(  9%)      0/4
F25      9/10( 90%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    3/22( 13%)      0/4
F26      9/10( 90%)   1/10( 10%)   0/10(  0%)    2/2    1/2      0/1     0/1      4/22( 18%)    3/22( 13%)      3/4
F27      9/10( 90%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
F28      9/10( 90%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    3/22( 13%)      0/4
G1      10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    5/22( 22%)      0/4
G2       9/10( 90%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      3/22( 13%)    6/22( 27%)      0/4
G3      10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    6/22( 27%)      0/4
G4      10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      6/22( 27%)    2/22(  9%)      0/4
G5      10/10(100%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      8/22( 36%)    3/22( 13%)      1/4
G6       9/10( 90%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      5/22( 22%)    3/22( 13%)      2/4
G7      10/10(100%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1     11/22( 50%)    3/22( 13%)      2/4
G8      10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      7/22( 31%)    4/22( 18%)      0/4
G9      10/10(100%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      9/22( 40%)    2/22(  9%)      1/4
G10     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      6/22( 27%)    5/22( 22%)      0/4
G11      9/10( 90%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      9/22( 40%)    3/22( 13%)      0/4
G12     10/10(100%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      8/22( 36%)    5/22( 22%)      2/4
G13      9/10( 90%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      8/22( 36%)    1/22(  4%)      1/4
G14      9/10( 90%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    4/22( 18%)      0/4
G15     10/10(100%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      5/22( 22%)    9/22( 40%)      2/4
G16     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    7/22( 31%)      0/4
G17     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    4/22( 18%)      0/4
G18     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      7/22( 31%)    7/22( 31%)      0/4
G19      9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
G20      9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    3/22( 13%)      0/4
G21      6/10( 60%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      6/22( 27%)    3/22( 13%)      1/4
G22      9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      3/22( 13%)    6/22( 27%)      0/4
G23      9/10( 90%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      5/22( 22%)    5/22( 22%)      2/4
G24      6/10( 60%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      9/22( 40%)    0/22(  0%)      0/4
G25      6/10( 60%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      3/22( 13%)    2/22(  9%)      0/4
G26     10/10(100%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    6/22( 27%)      0/4
G27      7/10( 70%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    3/22( 13%)      0/4
G28      5/10( 50%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    2/22(  9%)      0/4


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                           192/195    ( 98%)
Total logic cells used:                       1725/1960   ( 88%)
Average fan-in:                                 2.86/4    ( 71%)
Total fan-in:                                4937/7840    ( 62%)

Total input pins required:                      58
Total output pins required:                    130
Total bidirectional pins required:               8
Total reserved pins required                     0
Total logic cells required:                   1725
Total flipflops required:                      873
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0

Synthesized logic cells:                       504/1960   ( 25%)

Logic Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  Total
 A:      8  10   8  10   9   7   9  10   7   8  10  10   8   8   9   9   9  10   9   9   9  10   9  10  10   9   9   8    251
 B:      7  10   7  10   7  10   7  10   7   9  10  10   7   6  10   6  10   6   6  10   6  10   6   6  10   6   6   6    221
 C:     10   8  10   9   9  10   9   9   9   5   6   6  10  10   9  10   9   9  10   9   9   9   9  10   9   9   9  10    250
 D:      9   9   9   9   9  10  10  10  10  10  10  10   9   9   7  10   7  10   8   7  10   8   7  10   9   9   7   8    250
 E:      8   9   9   8   8   8   9  10   9   8   9   9  10   9  10  10   9   9   9   9   9   8   8  10   9  10   9   9    251
 F:      2  10  10  10  10  10   2  10   7   8   8  10  10  10  10  10  10   9  10  10  10  10   9  10   9   9   9   9    251
 G:     10   9  10  10  10   9  10  10  10  10   9  10   9   9  10  10  10  10   9   9   6   9   9   6   6  10   7   5    251

Total:  54  65  63  66  62  64  56  69  59  58  62  65  63  61  65  65  64  63  61  63  59  64  57  62  62  62  56  55    1725



Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb12_top_pga1.rpt
bb12_top_pga1

** INPUTS **

                                               Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  45      -    F    --      INPUT               0    0    0    1  BB1_level
  46      -    F    --      INPUT               0    0    0    1  BB2_level
 135      -    F    --      INPUT               0    0    0    4  BB3_4_END
  37      -    E    --      INPUT               0    0    0    1  BURST1_RAM_DATA0
  38      -    E    --      INPUT               0    0    0    1  BURST1_RAM_DATA1
  26      -    D    --      INPUT               0    0    0    1  BURST1_RAM_DATA2
  27      -    D    --      INPUT               0    0    0    1  BURST1_RAM_DATA3
  34      -    D    --      INPUT               0    0    0    1  BURST1_RAM_DATA4
  24      -    D    --      INPUT               0    0    0    1  BURST1_RAM_DATA5
  33      -    D    --      INPUT               0    0    0    1  BURST1_RAM_DATA6
 153      -    D    --      INPUT               0    0    0    1  BURST1_RAM_DATA7
 145      -    D    --      INPUT               0    0    0    1  BURST1_RAM_DATA8
 239      -    A    --      INPUT               0    0    0    1  BURST2_RAM_DATA0
   1      -    A    --      INPUT               0    0    0    1  BURST2_RAM_DATA1
   2      -    A    --      INPUT               0    0    0    1  BURST2_RAM_DATA2
   3      -    A    --      INPUT               0    0    0    1  BURST2_RAM_DATA3
   4      -    A    --      INPUT               0    0    0    1  BURST2_RAM_DATA4
 204      -    -    17      INPUT               0    0    0    1  BURST2_RAM_DATA5
 238      -    A    --      INPUT               0    0    0    1  BURST2_RAM_DATA6
 237      -    A    --      INPUT               0    0    0    1  BURST2_RAM_DATA7
 236      -    A    --      INPUT               0    0    0    1  BURST2_RAM_DATA8
  28      -    -    --      INPUT  G            0    0    0    0  CLK
 176      -    B    --      INPUT               0    0    0   27  ctrl_adr0
 175      -    B    --      INPUT               0    0    0   27  ctrl_adr1
 174      -    B    --      INPUT               0    0    0   27  ctrl_adr2
 173      -    B    --      INPUT               0    0    0    5  ctrl_adr3
 148      -    -    --      INPUT               0    0    0    5  ctrl_adr4
  65      -    -    01      BIDIR               0    1    0   26  CTRL_DATA0
 235      -    -    01      BIDIR               0    1    0   26  CTRL_DATA1
  66      -    -    02      BIDIR               0    1    0   26  CTRL_DATA2
  68      -    -    03      BIDIR               0    1    0   24  CTRL_DATA3
 232      -    -    03      BIDIR               0    1    0   24  CTRL_DATA4
 233      -    -    02      BIDIR               0    1    0   26  CTRL_DATA5
 234      -    -    02      BIDIR               0    1    0   26  CTRL_DATA6
  67      -    -    03      BIDIR               0    1    0   26  CTRL_DATA7
 143      -    E    --      INPUT               0    0    0    2  FH_G
 141      -    E    --      INPUT               0    0    0    2  FH_M
  57      -    G    --      INPUT               0    0    0    2  FLASH_DATA0
  59      -    G    --      INPUT               0    0    0    2  FLASH_DATA1
  58      -    G    --      INPUT               0    0    0    2  FLASH_DATA2
  60      -    G    --      INPUT               0    0    0    2  FLASH_DATA3
 206      -    -    16      INPUT               0    0    0    2  FLASH_DATA4
 200      -    -    20      INPUT               0    0    0    2  FLASH_DATA5
 208      -    -    15      INPUT               0    0    0    2  FLASH_DATA6
 207      -    -    16      INPUT               0    0    0    2  FLASH_DATA7
 205      -    -    17      INPUT               0    0    0    2  FLASH_DATA8
 139      -    E    --      INPUT               0    0    0    2  F4_M
 142      -    E    --      INPUT               0    0    0    2  F8_G
 168      -    B    --      INPUT               0    0    0    1  _RD
 231      -    -    04      INPUT               0    0    0    2  SYNC1_TC_RAM_DATA0
  32      -    -    --      INPUT               0    0    0    2  SYNC1_TC_RAM_DATA1
 152      -    -    --      INPUT               0    0    0    2  SYNC1_TC_RAM_DATA2
  25      -    D    --      INPUT               0    0    0    2  SYNC1_TC_RAM_DATA3
 155      -    D    --      INPUT               0    0    0    2  SYNC1_TC_RAM_DATA4
 156      -    D    --      INPUT               0    0    0    2  SYNC1_TC_RAM_DATA5
  36      -    D    --      INPUT               0    0    0    2  SYNC1_TC_RAM_DATA6
  35      -    D    --      INPUT               0    0    0    2  SYNC1_TC_RAM_DATA7
 178      -    A    --      INPUT               0    0    0    2  SYNC2_TC_RAM_DATA0
 179      -    A    --      INPUT               0    0    0    2  SYNC2_TC_RAM_DATA1
 180      -    A    --      INPUT               0    0    0    2  SYNC2_TC_RAM_DATA2
 177      -    A    --      INPUT               0    0    0    2  SYNC2_TC_RAM_DATA3
 182      -    A    --      INPUT               0    0    0    2  SYNC2_TC_RAM_DATA4
 183      -    A    --      INPUT               0    0    0    2  SYNC2_TC_RAM_DATA5
 202      -    -    18      INPUT               0    0    0    2  SYNC2_TC_RAM_DATA6
 184      -    A    --      INPUT               0    0    0    2  SYNC2_TC_RAM_DATA7
   6      -    B    --      INPUT               0    0    0    4  _WE


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb12_top_pga1.rpt
bb12_top_pga1

** OUTPUTS **

       Fed By                                  Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  69      -    -    04        TRI               0    1    0    0  BB1_BURST_RAM_ADR6_0
  70      -    -    04        TRI               0    1    0    0  BB1_BURST_RAM_ADR6_1
  73      -    -    05        TRI               0    1    0    0  BB1_BURST_RAM_ADR6_2
  74      -    -    05        TRI               0    1    0    0  BB1_BURST_RAM_ADR6_3
  75      -    -    06        TRI               0    1    0    0  BB1_BURST_RAM_ADR6_4
  76      -    -    07        TRI               0    1    0    0  BB1_BURST_RAM_ADR6_5
  77      -    -    07        TRI               0    1    0    0  BB1_BURST_RAM_ADR6_6
  78      -    -    08        TRI               0    1    0    0  BB1_BURST_RAM_DATA8_0
  79      -    -    09        TRI               0    1    0    0  BB1_BURST_RAM_DATA8_1
  80      -    -    09        TRI               0    1    0    0  BB1_BURST_RAM_DATA8_2
  81      -    -    10        TRI               0    1    0    0  BB1_BURST_RAM_DATA8_3
  82      -    -    10        TRI           $   0    1    0    0  BB1_BURST_RAM_DATA8_4
  83      -    -    11        TRI           $   0    1    0    0  BB1_BURST_RAM_DATA8_5
  84      -    -    12        TRI           $   0    1    0    0  BB1_BURST_RAM_DATA8_6
  85      -    -    12        TRI               0    1    0    0  BB1_BURST_RAM_DATA8_7
  86      -    -    13        TRI               0    1    0    0  BB1_BURST_RAM_DATA8_8
  41      -    E    --     OUTPUT               0    1    0    0  BB1_DAC_DATA0
  42      -    E    --     OUTPUT               0    1    0    0  BB1_DAC_DATA1
  43      -    E    --     OUTPUT               0    1    0    0  BB1_DAC_DATA2
   7      -    B    --     OUTPUT               0    1    0    0  BB1_DAC_DATA3
  47      -    F    --     OUTPUT               0    1    0    0  BB1_DAC_DATA4
   8      -    B    --     OUTPUT               0    1    0    0  BB1_DAC_DATA5
  13      -    B    --     OUTPUT               0    1    0    0  BB1_DAC_DATA6
  14      -    B    --     OUTPUT               0    1    0    0  BB1_DAC_DATA7
  15      -    B    --     OUTPUT               0    1    0    0  BB1_DAC_DATA8
  16      -    B    --     OUTPUT               0    1    0    0  BB1_DAC_DATA9
  63      -    G    --     OUTPUT               0    1    0    0  BB1_DAC_DATA10
  64      -    G    --     OUTPUT               0    1    0    0  BB1_DAC_DATA11
 147      -    D    --     OUTPUT               0    1    0    0  BB1_H_INT
  44      -    E    --     OUTPUT               0    1    0    0  BB1_SYNCRAM_FINEADR11_40
  39      -    E    --     OUTPUT               0    1    0    0  BB1_SYNCRAM_FINEADR11_41
 137      -    E    --     OUTPUT               0    1    0    0  BB1_SYNCRAM_FINEADR11_42
 136      -    E    --     OUTPUT               0    1    0    0  BB1_SYNCRAM_FINEADR11_43
 140      -    E    --     OUTPUT               0    1    0    0  BB1_SYNCRAM_FINEADR11_44
   5      -    B    --     OUTPUT               0    1    0    0  BB1_SYNCRAM_FINEADR11_45
  62      -    G    --     OUTPUT               0    1    0    0  BB1_SYNCRAM_FINEADR11_46
 213      -    -    14     OUTPUT               0    1    0    0  BB1_SYNCRAM_FINEADR11_47
 160      -    C    --     OUTPUT               0    1    0    0  BB1_SYNCRAM_SAMPLEADR3_0
 161      -    C    --     OUTPUT               0    1    0    0  BB1_SYNCRAM_SAMPLEADR3_1
 163      -    C    --     OUTPUT               0    1    0    0  BB1_SYNCRAM_SAMPLEADR3_2
 158      -    C    --     OUTPUT               0    1    0    0  BB1_SYNCRAM_SAMPLEADR3_3
 162      -    C    --     OUTPUT               0    1    0    0  BB1_TC_ADR0
  18      -    C    --     OUTPUT               0    1    0    0  BB1_TC_ADR1
 159      -    C    --     OUTPUT               0    1    0    0  BB1_TC_ADR2
  17      -    C    --     OUTPUT               0    1    0    0  BB1_TC_ADR3
  20      -    C    --     OUTPUT               0    1    0    0  BB1_TC_ADR4
  19      -    C    --     OUTPUT               0    1    0    0  BB1_TC_ADR5
 164      -    C    --     OUTPUT               0    1    0    0  BB1_TC_ADR6
 134      -    F    --     OUTPUT               0    1    0    0  BB1_TC_BITADR0
  48      -    F    --     OUTPUT               0    1    0    0  BB1_TC_BITADR1
  54      -    F    --     OUTPUT               0    1    0    0  BB1_TC_BITADR2
  53      -    F    --     OUTPUT               0    1    0    0  BB1_TC_BITADR3
 157      -    C    --     OUTPUT               0    1    0    0  BB1_TC_DOWN_UP
 138      -    E    --     OUTPUT               0    1    0    0  BB1_V_INT
  87      -    -    14        TRI               0    1    0    0  BB1_WE_BURSTRAM
  55      -    F    --     OUTPUT               0    1    0    0  BB1_2_END
 113      -    -    26        TRI           $   0    1    0    0  BB2_BURST_RAM_ADR6_0
 114      -    -    27        TRI           $   0    1    0    0  BB2_BURST_RAM_ADR6_1
 115      -    -    28        TRI               0    1    0    0  BB2_BURST_RAM_ADR6_2
 116      -    G    --        TRI               0    1    0    0  BB2_BURST_RAM_ADR6_3
 117      -    G    --        TRI               0    1    0    0  BB2_BURST_RAM_ADR6_4
 118      -    G    --        TRI               0    1    0    0  BB2_BURST_RAM_ADR6_5
 119      -    G    --        TRI           $   0    1    0    0  BB2_BURST_RAM_ADR6_6
 121      -    G    --        TRI               0    1    0    0  BB2_BURST_RAM_DATA8_0
 122      -    G    --        TRI               0    1    0    0  BB2_BURST_RAM_DATA8_1
 123      -    G    --        TRI           $   0    1    0    0  BB2_BURST_RAM_DATA8_2
 124      -    G    --        TRI           $   0    1    0    0  BB2_BURST_RAM_DATA8_3
 125      -    F    --        TRI               0    1    0    0  BB2_BURST_RAM_DATA8_4
 126      -    F    --        TRI           $   0    1    0    0  BB2_BURST_RAM_DATA8_5
 127      -    F    --        TRI           $   0    1    0    0  BB2_BURST_RAM_DATA8_6
 128      -    F    --        TRI               0    1    0    0  BB2_BURST_RAM_DATA8_7
 132      -    F    --        TRI           $   0    1    0    0  BB2_BURST_RAM_DATA8_8
 226      -    -    06     OUTPUT               0    1    0    0  BB2_DAC_DATA0
 225      -    -    07     OUTPUT               0    1    0    0  BB2_DAC_DATA1
 198      -    -    21     OUTPUT               0    1    0    0  BB2_DAC_DATA2
 193      -    -    24     OUTPUT           $   0    1    0    0  BB2_DAC_DATA3
 195      -    -    23     OUTPUT           $   0    1    0    0  BB2_DAC_DATA4
 188      -    -    26     OUTPUT               0    1    0    0  BB2_DAC_DATA5
 194      -    -    23     OUTPUT           $   0    1    0    0  BB2_DAC_DATA6
 190      -    -    25     OUTPUT               0    1    0    0  BB2_DAC_DATA7
 196      -    -    22     OUTPUT           $   0    1    0    0  BB2_DAC_DATA8
 223      -    -    08     OUTPUT               0    1    0    0  BB2_DAC_DATA9
 224      -    -    07     OUTPUT               0    1    0    0  BB2_DAC_DATA10
 197      -    -    22     OUTPUT               0    1    0    0  BB2_DAC_DATA11
  56      -    F    --     OUTPUT               0    1    0    0  BB2_H_INT
 218      -    -    11     OUTPUT               0    1    0    0  BB2_SYNCRAM_FINEADR11_40
 215      -    -    13     OUTPUT               0    1    0    0  BB2_SYNCRAM_FINEADR11_41
 214      -    -    13     OUTPUT               0    1    0    0  BB2_SYNCRAM_FINEADR11_42
 222      -    -    08     OUTPUT               0    1    0    0  BB2_SYNCRAM_FINEADR11_43
 221      -    -    09     OUTPUT               0    1    0    0  BB2_SYNCRAM_FINEADR11_44
 216      -    -    12     OUTPUT               0    1    0    0  BB2_SYNCRAM_FINEADR11_45
 217      -    -    12     OUTPUT               0    1    0    0  BB2_SYNCRAM_FINEADR11_46
 189      -    -    26     OUTPUT               0    1    0    0  BB2_SYNCRAM_FINEADR11_47
 185      -    -    28     OUTPUT               0    1    0    0  BB2_SYNCRAM_SAMPLEADR3_0
 186      -    -    27     OUTPUT           $   0    1    0    0  BB2_SYNCRAM_SAMPLEADR3_1
 203      -    -    18     OUTPUT               0    1    0    0  BB2_SYNCRAM_SAMPLEADR3_2
 199      -    -    21     OUTPUT               0    1    0    0  BB2_SYNCRAM_SAMPLEADR3_3
 187      -    -    27     OUTPUT               0    1    0    0  BB2_TC_ADR0
 167      -    B    --     OUTPUT               0    1    0    0  BB2_TC_ADR1
 165      -    B    --     OUTPUT               0    1    0    0  BB2_TC_ADR2
 166      -    B    --     OUTPUT               0    1    0    0  BB2_TC_ADR3
 154      -    D    --     OUTPUT               0    1    0    0  BB2_TC_ADR4
 201      -    -    19     OUTPUT               0    1    0    0  BB2_TC_ADR5
 144      -    D    --     OUTPUT               0    1    0    0  BB2_TC_ADR6
 228      -    -    05     OUTPUT               0    1    0    0  BB2_TC_BITADR0
 227      -    -    06     OUTPUT               0    1    0    0  BB2_TC_BITADR1
 220      -    -    10     OUTPUT           $   0    1    0    0  BB2_TC_BITADR2
 219      -    -    11     OUTPUT               0    1    0    0  BB2_TC_BITADR3
 146      -    D    --     OUTPUT               0    1    0    0  BB2_TC_DOWN_UP
  40      -    E    --     OUTPUT               0    1    0    0  BB2_V_INT
 133      -    F    --        TRI           $   0    1    0    0  BB2_WE_BURSTRAM
  88      -    -    14        TRI               0    1    0    0  BB12_BURST_FLASH_ADR6_0
  93      -    -    15        TRI               0    1    0    0  BB12_BURST_FLASH_ADR6_1
  94      -    -    15        TRI               0    1    0    0  BB12_BURST_FLASH_ADR6_2
  95      -    -    16        TRI           $   0    1    0    0  BB12_BURST_FLASH_ADR6_3
  96      -    -    17        TRI               0    1    0    0  BB12_BURST_FLASH_ADR6_4
  97      -    -    17        TRI               0    1    0    0  BB12_BURST_FLASH_ADR6_5
  98      -    -    18        TRI           $   0    1    0    0  BB12_BURST_FLASH_ADR6_6
  99      -    -    19        TRI               0    1    0    0  BB12_BURST_FLASH_17_7ADR0
 100      -    -    19        TRI               0    1    0    0  BB12_BURST_FLASH_17_7ADR1
 101      -    -    20        TRI               0    1    0    0  BB12_BURST_FLASH_17_7ADR2
 102      -    -    20        TRI               0    1    0    0  BB12_BURST_FLASH_17_7ADR3
 103      -    -    21        TRI               0    1    0    0  BB12_BURST_FLASH_17_7ADR4
 104      -    -    22        TRI               0    1    0    0  BB12_BURST_FLASH_17_7ADR5
 105      -    -    22        TRI               0    1    0    0  BB12_BURST_FLASH_17_7ADR6
 106      -    -    23        TRI               0    1    0    0  BB12_BURST_FLASH_17_7ADR7
 107      -    -    24        TRI               0    1    0    0  BB12_BURST_FLASH_17_7ADR8
 108      -    -    24        TRI               0    1    0    0  BB12_BURST_FLASH_17_7ADR9
 111      -    -    25        TRI               0    1    0    0  BB12_BURST_FLASH_17_7ADR10
 112      -    -    25        TRI               0    1    0    0  BB12_BURST_G_M_ADR19
  65      -    -    01        TRI               0    1    0   26  CTRL_DATA0
 235      -    -    01        TRI               0    1    0   26  CTRL_DATA1
  66      -    -    02        TRI               0    1    0   26  CTRL_DATA2
  68      -    -    03        TRI               0    1    0   24  CTRL_DATA3
 232      -    -    03        TRI               0    1    0   24  CTRL_DATA4
 233      -    -    02        TRI               0    1    0   26  CTRL_DATA5
 234      -    -    02        TRI               0    1    0   26  CTRL_DATA6
  67      -    -    03        TRI               0    1    0   26  CTRL_DATA7


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb12_top_pga1.rpt
bb12_top_pga1

** BURIED LOGIC **

                                               Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      1    E    20        DFF              0    2    0   10  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:14
   -      8    E    18        DFF              0    2    0    6  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:16
   -      4    E    27        DFF              0    2    0    4  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:18
   -      5    E    19        DFF              0    2    0    6  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:20
   -      3    E    27        DFF              0    2    0    3  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:22
   -      6    E    02        DFF              0    2    1    0  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:46
   -     10    E    04        DFF              0    2    1    0  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:48
   -      6    E    04        DFF              0    2    1    0  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:50
   -      5    E    04        DFF              0    2    1    0  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:52
   -      4    E    04        DFF              0    2    1    0  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:54
   -      1    E    04        DFF              0    2    1    0  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:56
   -      3    E    04        DFF              0    2    1    0  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:58
   -      2    E    04        DFF              0    2    1    0  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:60
   -      8    E    25        DFF              0    2    0   36  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:62
   -      1    E    15        DFF              0    2    0    1  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:64
   -      2    E    06        DFF              0    2    0    7  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:66
   -      6    E    22        DFF              0    2    0    4  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_H_hi10 (|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:68)
   -      6    E    20        DFF              0    2    0    4  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_H_hi9 (|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:69)
   -      1    E    22        DFF              0    2    0    4  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_H_hi8 (|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:70)
   -      1    B    18        DFF              0    2    0    4  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_H_low7 (|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:79)
   -      6    B    21        DFF              0    2    0    5  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_H_low6 (|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:80)
   -      9    B    16        DFF              0    2    0    6  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_H_low5 (|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:81)
   -     10    B    23        DFF              0    2    0    5  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_H_low4 (|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:82)
   -      6    B    18        DFF              0    2    0    4  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_H_low3 (|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:83)
   -      2    B    23        DFF              0    2    0    5  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_H_low2 (|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:84)
   -      4    B    23       AND2    s         0    3    0    1  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_H_low1~1 (|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|~85~1)
   -      6    B    23        DFF              0    2    0    6  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_H_low1 (|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:85)
   -      2    B    18        DFF              0    2    0    6  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_H_low0 (|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:86)
   -      1    G    15        DFF              0    2    0    1  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_Burst_low7 (|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:87)
   -      7    G    15        DFF              0    2    0    1  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_Burst_low6 (|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:88)
   -      8    G    15        DFF              0    2    0    1  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_Burst_low5 (|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:89)
   -      7    G    23        DFF              0    2    0    1  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_Burst_low4 (|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:90)
   -      1    G    23        DFF              0    2    0    1  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_Burst_low3 (|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:91)
   -      1    D    27        DFF              0    2    0    1  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_Burst_low2 (|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:92)
   -      6    G    23        DFF              0    2    0    1  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_Burst_low1 (|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:93)
   -      4    G    21        DFF              0    2    0    1  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_Burst_low0 (|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:94)
   -      7    D    27        DFF              0    2    0    1  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_Burst_hi10 (|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:95)
   -      1    D    13        DFF              0    2    0    1  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_Burst_hi9 (|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:96)
   -      6    D    13        DFF              0    2    0    1  |bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_Burst_hi8 (|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:97)
   -      6    F    09        DFF   +          1    0    0    1  |bb1_pga1:152|bb1_ctrl_if:116|BB1_LEVEL_IN:176|:3
   -      2    G    09        DFF              0    3    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:94
   -      7    G    09        DFF              0    3    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:95
   -      4    G    07        OR2              0    2    0   10  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:98
   -      2    B    17        DFF              0    2    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:113
   -      1    B    17        OR2              0    2    0    9  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:117
   -      1    B    20        DFF              0    3    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:132
   -      6    B    20        DFF              0    3    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:133
   -      3    B    16        OR2              0    2    0   10  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:136
   -      1    B    15        DFF              0    3    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:151
   -      2    B    15        DFF              0    3    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:152
   -      1    B    24        OR2              0    2    0   10  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:155
   -      1    G    12        DFF              0    3    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:186
   -      6    G    12        DFF              0    3    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:187
   -      1    G    07        DFF              0    3    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:188
   -      6    G    07        DFF              0    3    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:189
   -      4    B    22        DFF              0    3    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:190
   -      9    B    22        DFF              0    3    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:191
   -      2    G    06        OR2              0    2    0   10  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:198
   -      5    G    06        OR2              0    2    0   10  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:199
   -      2    B    24        OR2              0    2    0   10  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:200
   -      8    B    26        DFF              0    3    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:292
   -      3    B    26        DFF              0    3    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:293
   -     10    B    24        OR2              0    2    0   12  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:296
   -      3    B    28        DFF              0    3    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|TC_data (|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:311)
   -      8    B    28        DFF              0    3    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:312
   -      6    G    09        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:108|:15
   -      1    G    09        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:108|:16
   -      8    G    09        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:108|:17
   -      3    G    09        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:108|:18
   -     10    G    09        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:108|:19
   -      5    G    09        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:108|:20
   -      9    G    09        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:108|:21
   -      4    G    09        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:108|QH (|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:108|:22)
   -      9    B    17        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:127|:15
   -      8    B    17        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:127|:16
   -      7    B    17        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:127|:17
   -      4    B    17        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:127|:18
   -      6    B    17        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:127|:19
   -      3    B    17        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:127|:20
   -     10    B    17        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:127|:21
   -      5    B    17        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:127|QH (|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:127|:22)
   -      5    B    20        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:146|:15
   -      4    B    20        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:146|:16
   -     10    B    20        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:146|:17
   -      3    B    20        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:146|:18
   -      8    B    20        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:146|:19
   -      2    B    20        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:146|:20
   -      7    B    20        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:146|:21
   -      9    B    20        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:146|QH (|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:146|:22)
   -      6    B    15        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:165|:15
   -      7    B    15        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:165|:16
   -     10    B    15        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:165|:17
   -      8    B    15        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:165|:18
   -      5    B    15        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:165|:19
   -      4    B    15        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:165|:20
   -      3    B    15        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:165|:21
   -      9    B    15        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:165|QH (|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:165|:22)
   -      8    G    06        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:228|:15
   -      7    G    06        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:228|:16
   -      6    G    06        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:228|:17
   -     10    G    06        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:228|:18
   -      8    G    12        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:228|:19
   -      2    G    12        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:228|:20
   -      9    G    12        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:228|:21
   -      4    G    12        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:228|QH (|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:228|:22)
   -      7    G    07        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:229|:15
   -      4    G    06        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:229|:16
   -      9    G    06        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:229|:17
   -      3    G    06        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:229|:18
   -      7    G    12        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:229|:19
   -      5    G    12        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:229|:20
   -      3    G    12        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:229|:21
   -     10    G    12        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:229|QH (|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:229|:22)
   -     10    B    22        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:230|:15
   -      5    B    22        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:230|:16
   -      8    B    22        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:230|:17
   -      3    B    22        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:230|:18
   -      7    B    22        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:230|:19
   -      2    B    22        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:230|:20
   -      6    B    22        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:230|:21
   -      1    B    22        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:230|QH (|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:230|:22)
   -      7    B    26        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:306|:15
   -      1    B    26        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:306|:16
   -      6    B    26        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:306|:17
   -      2    B    26        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:306|:18
   -      1    B    28        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:306|:19
   -      6    B    28        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:306|:20
   -      2    B    28        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:306|:21
   -      7    B    28        DFF              0    4    0    1  |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:306|QH (|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:306|:22)
   -      1    B    16       AND2              0    1    1    0  |bb1_pga1:152|bb1_ctrl_if:116|TRIBUF:126|~4~1~3
   -      6    B    19       AND2              0    1    1    0  |bb1_pga1:152|bb1_ctrl_if:116|TRIBUF:127|~4~1~3
   -      2    B    19       AND2              0    1    0    0  |bb1_pga1:152|bb1_ctrl_if:116|TRIBUF:128|~4~1~2
   -      5    B    19       AND2              0    1    1    0  |bb1_pga1:152|bb1_ctrl_if:116|TRIBUF:128|~4~1~3
   -      4    B    19       AND2              0    1    1    0  |bb1_pga1:152|bb1_ctrl_if:116|TRIBUF:129|~4~1~3
   -      1    B    19       AND2              0    1    1    0  |bb1_pga1:152|bb1_ctrl_if:116|TRIBUF:130|~4~1~3
   -      3    B    19       AND2              0    1    1    0  |bb1_pga1:152|bb1_ctrl_if:116|TRIBUF:132|~4~1~3
   -      4    F    09        OR2              1    3    1    0  |bb1_pga1:152|bb1_ctrl_if:116|TRIBUF:133|~4~1~3
   -      3    B    27       AND2              0    1    1    0  |bb1_pga1:152|bb1_ctrl_if:116|TRIBUF:179|~4~1~3
   -      3    B    09       AND2              3    0    0    5  |bb1_pga1:152|bb1_ctrl_if:116|74138:4|:1
   -      4    B    21       AND2        !     3    1    0    8  |bb1_pga1:152|bb1_ctrl_if:116|74138:4|Y0N (|bb1_pga1:152|bb1_ctrl_if:116|74138:4|:15)
   -      5    B    21       AND2        !     3    1    0    8  |bb1_pga1:152|bb1_ctrl_if:116|74138:4|Y1N (|bb1_pga1:152|bb1_ctrl_if:116|74138:4|:16)
   -      3    B    21       AND2        !     3    1    0    8  |bb1_pga1:152|bb1_ctrl_if:116|74138:4|Y2N (|bb1_pga1:152|bb1_ctrl_if:116|74138:4|:17)
   -      2    B    21       AND2        !     3    1    0    6  |bb1_pga1:152|bb1_ctrl_if:116|74138:4|Y3N (|bb1_pga1:152|bb1_ctrl_if:116|74138:4|:18)
   -      4    B    13       AND2        !     3    1    0    8  |bb1_pga1:152|bb1_ctrl_if:116|74138:4|Y4N (|bb1_pga1:152|bb1_ctrl_if:116|74138:4|:19)
   -      7    B    27       AND2    s   !     2    0    0    1  |bb1_pga1:152|bb1_ctrl_if:116|74138:45|Y5N~1 (|bb1_pga1:152|bb1_ctrl_if:116|74138:45|~20~1)
   -      1    B    27       AND2    s   !     3    1    0    9  |bb1_pga1:152|bb1_ctrl_if:116|74138:45|Y5N~2 (|bb1_pga1:152|bb1_ctrl_if:116|74138:45|~20~2)
   -      6    B    13       AND2              3    0    0    8  |bb1_pga1:152|bb1_ctrl_if:116|74138:164|:1
   -      3    B    24       AND2        !     3    1    0   13  |bb1_pga1:152|bb1_ctrl_if:116|74138:164|Y0N (|bb1_pga1:152|bb1_ctrl_if:116|74138:164|:15)
   -      6    B    03       AND2        !     3    1    0   11  |bb1_pga1:152|bb1_ctrl_if:116|74138:164|Y1N (|bb1_pga1:152|bb1_ctrl_if:116|74138:164|:16)
   -      3    B    03       AND2        !     3    1    0   11  |bb1_pga1:152|bb1_ctrl_if:116|74138:164|Y2N (|bb1_pga1:152|bb1_ctrl_if:116|74138:164|:17)
   -      4    B    03       AND2        !     3    1    0   11  |bb1_pga1:152|bb1_ctrl_if:116|74138:164|Y3N (|bb1_pga1:152|bb1_ctrl_if:116|74138:164|:18)
   -      7    B    24       AND2        !     3    1    0   11  |bb1_pga1:152|bb1_ctrl_if:116|74138:164|Y4N (|bb1_pga1:152|bb1_ctrl_if:116|74138:164|:19)
   -      9    B    24       AND2        !     3    1    0   11  |bb1_pga1:152|bb1_ctrl_if:116|74138:164|Y5N (|bb1_pga1:152|bb1_ctrl_if:116|74138:164|:20)
   -      4    B    27       AND2        !     3    1    0   11  |bb1_pga1:152|bb1_ctrl_if:116|74138:164|Y6N (|bb1_pga1:152|bb1_ctrl_if:116|74138:164|:21)
   -      7    B    18       AND2        !     3    1    0   10  |bb1_pga1:152|bb1_ctrl_if:116|74138:164|Y7N (|bb1_pga1:152|bb1_ctrl_if:116|74138:164|:22)
   -      4    D    02        DFF   +          0    4    1    0  |bb1_pga1:152|BB1_LOAD_DAC:126|:37
   -      9    D    10        DFF   +          0    3    1    0  |bb1_pga1:152|BB1_LOAD_DAC:126|:39
   -      2    D    01        DFF   +          1    3    1    0  |bb1_pga1:152|BB1_LOAD_DAC:126|:41
   -      2    D    12        DFF   +          1    3    1    0  |bb1_pga1:152|BB1_LOAD_DAC:126|:43
   -      2    D    10        DFF   +          1    2    1    0  |bb1_pga1:152|BB1_LOAD_DAC:126|:45
   -      1    D    01        DFF   +          1    2    1    0  |bb1_pga1:152|BB1_LOAD_DAC:126|:47
   -      1    D    12        DFF   +          1    2    1    0  |bb1_pga1:152|BB1_LOAD_DAC:126|:49
   -      1    D    10        DFF   +          1    2    1    0  |bb1_pga1:152|BB1_LOAD_DAC:126|:51
   -      1    D    05        DFF   +          1    2    1    0  |bb1_pga1:152|BB1_LOAD_DAC:126|:53
   -     10    E    12        DFF   +          1    3    1    0  |bb1_pga1:152|BB1_LOAD_DAC:126|:55
   -      9    E    12        DFF   +          1    3    1    0  |bb1_pga1:152|BB1_LOAD_DAC:126|:57
   -      7    E    12        DFF   +          1    3    1    0  |bb1_pga1:152|BB1_LOAD_DAC:126|:59
   -      6    D    10        OR2              0    3    0    1  |bb1_pga1:152|BB1_LOAD_DAC:126|:1281
   -      7    D    10        OR2              1    2    0    1  |bb1_pga1:152|BB1_LOAD_DAC:126|:1284
   -      5    D    01        OR2              1    3    0    1  |bb1_pga1:152|BB1_LOAD_DAC:126|:1302
   -      4    D    12        OR2              0    3    0    1  |bb1_pga1:152|BB1_LOAD_DAC:126|:1317
   -      7    D    12        OR2              1    2    0    1  |bb1_pga1:152|BB1_LOAD_DAC:126|:1320
   -      4    D    10        OR2              0    3    0    1  |bb1_pga1:152|BB1_LOAD_DAC:126|:1335
   -      8    D    10        OR2              1    2    0    1  |bb1_pga1:152|BB1_LOAD_DAC:126|:1338
   -      3    D    10        OR2              1    2    0    1  |bb1_pga1:152|BB1_LOAD_DAC:126|:1341
   -      4    D    01        OR2              1    3    0    1  |bb1_pga1:152|BB1_LOAD_DAC:126|:1356
   -      3    D    01        OR2              1    2    0    1  |bb1_pga1:152|BB1_LOAD_DAC:126|:1359
   -      3    D    12        OR2              0    3    0    1  |bb1_pga1:152|BB1_LOAD_DAC:126|:1371
   -      6    D    12        OR2              1    2    0    1  |bb1_pga1:152|BB1_LOAD_DAC:126|:1374
   -      5    D    12        OR2              1    2    0    1  |bb1_pga1:152|BB1_LOAD_DAC:126|:1377
   -     10    D    10        OR2              1    3    0    1  |bb1_pga1:152|BB1_LOAD_DAC:126|:1392
   -      5    D    10        OR2              1    2    0    1  |bb1_pga1:152|BB1_LOAD_DAC:126|:1395
   -      7    D    05        OR2              0    4    0    1  |bb1_pga1:152|BB1_LOAD_DAC:126|:1407
   -      3    D    05        OR2              1    2    0    1  |bb1_pga1:152|BB1_LOAD_DAC:126|:1410
   -      6    D    05        OR2              1    2    0    1  |bb1_pga1:152|BB1_LOAD_DAC:126|:1413
   -      4    E    12       AND2              1    1    0    1  |bb1_pga1:152|BB1_LOAD_DAC:126|:1432
   -      3    E    12        OR2              0    4    0    1  |bb1_pga1:152|BB1_LOAD_DAC:126|:1433
   -      8    E    12       AND2              1    1    0    1  |bb1_pga1:152|BB1_LOAD_DAC:126|:1450
   -      2    D    05       AND2    s         0    2    0    4  |bb1_pga1:152|BB1_LOAD_DAC:126|~1451~1
   -      2    E    12       AND2              0    4    0    1  |bb1_pga1:152|BB1_LOAD_DAC:126|:1451
   -      6    E    12        OR2              0    2    0    1  |bb1_pga1:152|BB1_LOAD_DAC:126|:1458
   -      1    E    12       AND2    s         0    2    0    1  |bb1_pga1:152|BB1_LOAD_DAC:126|~1472~1
   -      1    E    26       AND2              0    2    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:87
   -      3    E    24       AND2              0    3    0    3  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:91
   -      1    E    24       AND2              0    2    0    5  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:95
   -      7    E    26       AND2              0    2    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:99
   -      5    E    26       AND2              0    3    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:103
   -      5    E    18       AND2              0    4    0    4  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:107
   -     10    E    22       AND2              0    2    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:111
   -      3    E    20       AND2              0    3    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:115
   -      2    E    22       AND2              0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:119
   -      7    E    22        DFF   +          0    4    0    8  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count10 (|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:27)
   -      7    E    20        DFF   +          0    4    0   11  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count9 (|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:28)
   -      3    E    22        DFF   +          0    4    0   14  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count8 (|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:29)
   -      8    E    28        DFF   +          0    4    0   11  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count7 (|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:30)
   -      2    E    26        DFF   +          0    4    0   13  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count6 (|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:31)
   -      6    E    26        DFF   +          0    4    0   17  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count5 (|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:32)
   -      3    E    18        DFF   +          0    4    0   16  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count4 (|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:33)
   -     10    E    24        DFF   +          0    4    0   12  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count3 (|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:34)
   -      3    E    26        DFF   +          0    4    0   13  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count2 (|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:35)
   -      4    E    23        DFF   +          0    4    0   11  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count1 (|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:36)
   -      3    E    23        DFF   +          0    4    0    9  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count0 (|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:37)
   -      7    E    23       AND2              0    2    0   10  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:89
   -      9    E    22       AND2              0    2    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:263
   -      8    E    20       AND2              0    2    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:275
   -      8    E    22       AND2              0    2    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:287
   -      9    B    21       AND2              0    2    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:299
   -      5    B    16       AND2              0    2    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:311
   -      3    B    23       AND2              0    2    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:323
   -      1    B    23       AND2              0    2    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:335
   -      4    B    16       AND2              0    2    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:347
   -      2    B    16       AND2              0    2    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:359
   -      2    E    23       AND2              0    2    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:371
   -      8    E    23        DFF   +          0    3    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_LATCH:65|:14
   -      1    E    23        DFF   +          0    3    0    2  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_LATCH:65|:16
   -      5    B    25       AND2    s         0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_LATCH:65|~210~1
   -      8    B    25       AND2    s         0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_LATCH:65|~210~2
   -      4    B    25        OR2    s         0    4    0    2  |bb1_pga1:152|bb1_main:131|BB1_MAKE_H_LATCH:65|~210~3
   -      7    E    27        DFF   +          0    2    0    3  |bb1_pga1:152|bb1_main:131|BB1_MAKE_LINETYPES:61|:6
   -      6    E    27        DFF   +          0    2    0    2  |bb1_pga1:152|bb1_main:131|BB1_MAKE_LINETYPES:61|:8
   -      2    E    27        DFF   +          0    1    0    2  |bb1_pga1:152|bb1_main:131|BB1_MAKE_LINETYPES:61|:10
   -      6    E    21        DFF   +          0    3    0    3  |bb1_pga1:152|bb1_main:131|BB1_MAKE_LINETYPES:61|:12
   -      2    E    20        DFF   +          0    2    0    2  |bb1_pga1:152|bb1_main:131|BB1_MAKE_LINETYPES:61|:14
   -      1    E    21        DFF   +          0    2    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_LINETYPES:61|:16
   -      4    E    15        DFF   +          0    3    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_LINETYPES:61|:18
   -      8    E    21        DFF   +          0    3    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_LINETYPES:61|:20
   -      7    E    24        DFF   +          0    2    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_LINETYPES:61|:22
   -      9    E    28        DFF   +          0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_LINETYPES:61|:24
   -      2    E    18        DFF   +          2    1    0   12  |bb1_pga1:152|bb1_main:131|BB1_MAKE_LOAD_H_COUNT:4|:5
   -      5    E    24        DFF   +          0    4    0   16  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_BURST:55|:18
   -      6    E    17       AND2    s         0    2    0    3  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_BURST:55|~183~1
   -      2    E    24        OR2    s         0    3    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_BURST:55|~183~2
   -      6    E    24       AND2    s         0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_BURST:55|~183~3
   -      3    E    21        DFF   +          0    4    0    7  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|:19
   -      3    E    15        DFF   +          0    4    0    2  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|:21
   -      3    E    17       AND2    s         0    2    0    2  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~148~1
   -      2    E    21       AND2    s         0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~148~2
   -      7    E    21       AND2    s         0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~180~1
   -      4    E    21        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~181~1
   -      9    E    21       AND2    s         0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~181~2
   -      1    E    28       AND2    s         0    2    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~181~3
   -      6    E    15       AND2    s         0    3    0    2  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~229~1
   -     10    E    15       AND2    s         0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~229~2
   -     10    E    28       AND2    s         0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~229~3
   -      4    E    28       AND2    s         0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~229~4
   -      4    E    24       AND2    s         0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~261~1
   -      9    E    24       AND2    s         0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~261~2
   -      8    E    24       AND2    s         0    3    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~261~3
   -      9    E    15        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~262~1
   -      8    E    15       AND2    s         0    3    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~262~2
   -      4    E    26        DFF   +          0    4    0    5  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|:19
   -      5    E    27        DFF   +          0    4    0    6  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|:21
   -      6    E    18        OR2    s   !     0    3    0    2  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~1
   -      7    E    28       AND2    s         0    4    0    2  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~2
   -      4    E    17        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~3
   -      9    E    20        OR2    s         0    3    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~4
   -      5    E    20       AND2    s         0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~5
   -      9    E    27        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~6
   -      5    E    25       AND2    s         0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~569~1
   -      5    E    21       AND2    s         0    3    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~652~1
   -      4    E    25       AND2    s         0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~652~2
   -      9    E    25       AND2    s         0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~682~1
   -      3    E    25       AND2    s         0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~682~2
   -      5    E    17       AND2    s         0    3    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~741~1
   -     10    E    20       AND2    s         0    3    0    2  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~741~2
   -      8    E    17       AND2    s         0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~741~3
   -     10    E    26       AND2    s         0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~1
   -      9    E    26       AND2    s         0    3    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~2
   -      8    E    27        OR2    s         0    3    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~3
   -      8    E    26       AND2    s         0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~4
   -      7    E    25       AND2    s         0    2    0    2  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~5
   -      2    E    25        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~6
   -      6    E    25        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~7
   -      1    E    25       AND2    s         0    3    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~8
   -      2    E    17        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~9
   -      7    E    17       AND2    s         0    4    0    2  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~10
   -      1    E    17        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~11
   -      9    E    17        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~12
   -      2    E    15        DFF   +          0    4    0    3  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_TIMECODE:59|:15
   -      7    E    15        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_TIMECODE:59|~117~1
   -      5    E    15       AND2    s         0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_TIMECODE:59|~117~2
   -      6    E    28        DFF   +          0    4    0   15  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_VIDEO:60|:17
   -      1    E    27       AND2    s         0    2    0    4  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_VIDEO:60|~97~1
   -     10    E    18        OR2    s         0    3    0    3  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_VIDEO:60|~123~1
   -      2    E    28        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_VIDEO:60|~144~1
   -      3    E    28        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_VIDEO:60|~144~2
   -      4    A    09       AND2              0    2    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|LPM_ADD_SUB:192|addcore:adder|:121
   -      3    A    09       AND2              0    3    0    4  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|LPM_ADD_SUB:192|addcore:adder|:125
   -     10    A    04       AND2              0    2    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|LPM_ADD_SUB:192|addcore:adder|:129
   -      5    A    04       AND2              0    3    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|LPM_ADD_SUB:192|addcore:adder|:133
   -      9    A    04       AND2              0    4    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|LPM_ADD_SUB:192|addcore:adder|:137
   -      2    A    03        DFF   +          0    2    0   19  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|state~1
   -      8    A    04        DFF   +          0    4    0    2  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|adr_count6 (|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|:12)
   -      7    A    04        DFF   +          0    4    0    3  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|adr_count5 (|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|:13)
   -      4    A    04        DFF   +          0    4    0    4  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|adr_count4 (|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|:14)
   -      6    A    04        DFF   +          0    4    0    5  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|adr_count3 (|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|:15)
   -      6    A    09        DFF   +          0    4    0    3  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|adr_count2 (|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|:16)
   -      1    A    09        DFF   +          0    4    0    4  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|adr_count1 (|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|:17)
   -      7    A    09        DFF   +          0    3    0    5  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|adr_count0 (|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|:18)
   -      1    D    14        DFF   +          0    1    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~1
   -      4    D    05        DFF   +          0    1    0    4  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~2
   -      3    D    14        DFF   +          0    1    0    5  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~3
   -      8    D    14        DFF   +          0    1    0    3  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~4
   -      7    D    03        DFF   +          0    1    0    6  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~5
   -      1    D    03        DFF   +          0    1    0    5  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~6
   -      6    D    03        DFF   +          0    2    0    3  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~7
   -      8    D    07        DFF   +          0    3    0    5  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~8
   -     10    D    04        DFF   +          0    1    0    4  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~9
   -     10    D    07        DFF   +          0    1    0    6  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~10
   -      7    D    08        DFF   +          0    1    0    7  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~11
   -      4    D    06        DFF   +          0    1    0    3  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~12
   -      9    D    04        DFF   +          0    1    0    6  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~13
   -      1    D    04        DFF   +          0    2    0    8  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~14
   -      6    D    14        DFF   +          0    3    0   13  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~15
   -      7    D    02        DFF   +          0    4    0    2  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:3
   -      2    D    02        DFF   +          0    4    0    2  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:5
   -      6    D    01        DFF   +          0    4    0    2  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:7
   -      9    D    12        DFF   +          0    4    0    2  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:9
   -      8    D    04        DFF   +          0    4    0    2  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:11
   -      8    D    01        DFF   +          0    4    0    2  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:13
   -      8    D    12        DFF   +          0    4    0    2  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:15
   -      3    D    04        DFF   +          0    4    0    2  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:17
   -     10    D    02        DFF   +          0    4    0    2  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:19
   -      2    D    14        DFF   +          0    4    0   13  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:21
   -      5    D    02        OR2              0    4    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1170
   -      8    D    03        OR2    s         0    3    0    5  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|~1198~1
   -      6    D    02        OR2              0    3    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1198
   -      3    D    02        OR2              0    4    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1210
   -      2    D    06        OR2    s   !     0    2    0    6  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|~1212~1
   -      5    D    13        OR2        !     0    3    0    2  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1228
   -      2    D    03        OR2    s         0    3    0    3  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|~1240~1
   -     10    D    03        OR2              0    4    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1248
   -      9    D    01        OR2              0    4    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1255
   -      5    D    03        OR2              0    4    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1276
   -      5    D    08        OR2    s         0    2    0    4  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|~1294~1
   -      9    D    03        OR2              0    4    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1294
   -      6    D    08       AND2    s         0    2    0    4  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|~1305~1
   -     10    D    12       AND2              0    3    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1305
   -      5    D    14        OR2    s         0    2    0    3  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|~1318~1
   -      3    D    03        OR2              0    4    0    2  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1329
   -      7    D    04        OR2              0    4    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1338
   -      4    D    04        OR2              0    4    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1345
   -      8    D    02       AND2    s         0    2    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|~1386~1
   -      6    D    06       AND2              0    3    0    2  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1386
   -      7    D    01        OR2              0    3    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1390
   -      7    D    14        OR2              0    2    0    4  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1405
   -      4    D    13        OR2              0    3    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1423
   -      7    D    13        OR2              0    4    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1440
   -      6    D    04       AND2              0    4    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1473
   -      2    D    04        OR2              0    4    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1480
   -      1    D    02        OR2              0    4    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1530
   -     10    D    14        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|~1594~1
   -      9    D    14        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|~1594~2
   -      8    E    19        DFF   +          0    1    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|state~1
   -      1    E    18        DFF   +          0    1    0    3  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|state~2
   -      3    E    16        DFF   +          0    1    0    5  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|state~3
   -      2    E    16        DFF   +          0    2    0    4  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|state~4
   -      6    E    16        DFF   +          0    3    0    5  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|state~5
   -      1    E    16        DFF   +          0    1    0    4  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|state~6
   -      4    E    18        DFF   +          0    2    0    6  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|state~7
   -     10    E    19        DFF   +          0    3    0    8  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|state~8
   -      3    E    19        DFF   +          0    4    0    2  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|:4
   -      6    E    19        DFF   +          0    4    0    2  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|:6
   -      8    E    16        DFF   +          0    4    0    2  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|:8
   -      9    E    18        DFF   +          0    4    0    2  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|:10
   -      2    E    19        DFF   +          0    4    0    9  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|:12
   -      4    E    16        OR2              0    3    0    3  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|:352
   -      7    E    19       AND2              0    3    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|:362
   -      4    E    19        OR2              0    3    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|:381
   -      7    E    16        OR2              0    3    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|:401
   -     10    E    16        OR2              0    4    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|:405
   -      9    E    16        OR2              0    3    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|:423
   -      5    E    16        OR2              0    3    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|:429
   -      9    E    19        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|~470~1
   -     10    C    19        OR2              0    4    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|LPM_ADD_SUB:194|addcore:adder|:77
   -      2    C    19        OR2              0    4    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|LPM_ADD_SUB:255|addcore:adder|:77
   -     10    C    21        DFF   +          0    3    0    2  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|state~1
   -      1    C    20        DFF   +          0    3    0    6  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|state~2
   -      8    C    21        DFF   +          0    4    0    8  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|state~3
   -      1    C    21        DFF   +          0    4    0   12  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|:4
   -      6    C    19        DFF   +          0    4    1    3  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|adr_count3 (|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|:10)
   -      2    C    21        DFF   +          0    4    1    4  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|adr_count2 (|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|:11)
   -      6    C    21        DFF   +          0    4    1    5  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|adr_count1 (|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|:12)
   -      7    C    19        DFF   +          0    4    1    5  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|adr_count0 (|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|:13)
   -      4    C    21        OR2        !     0    3    0    3  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|:280
   -      8    C    19       AND2    s         0    2    0    3  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|~284~1
   -      9    C    21        OR2        !     0    2    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|:286
   -      1    C    19        OR2              0    4    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|:302
   -      7    C    21        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|~306~1
   -      3    C    21        OR2    s         0    3    0    1  |bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|~315~1
   -      6    D    22        DFF   +          0    4    1    1  |bb1_pga1:152|BB1_MAKE_HINT:127|:13
   -      5    B    18        OR2    s         0    3    0    1  |bb1_pga1:152|BB1_MAKE_HINT:127|~125~1
   -      3    B    18       AND2    s         0    2    0    1  |bb1_pga1:152|BB1_MAKE_HINT:127|~126~1
   -     10    B    25       AND2    s         0    4    0    1  |bb1_pga1:152|BB1_MAKE_HINT:127|~126~2
   -      9    B    25       AND2    s         0    4    0    1  |bb1_pga1:152|BB1_MAKE_HINT:127|~126~3
   -      6    E    23        DFF   +          0    3    1    1  |bb1_pga1:152|BB1_MAKE_VINT:132|:6
   -      5    E    23        OR2    s         2    1    0    1  |bb1_pga1:152|BB1_MAKE_VINT:132|~53~1
   -      6    C    08       AND2              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|LPM_ADD_SUB:349|addcore:adder|:125
   -      3    C    08       AND2              0    4    0    3  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|LPM_ADD_SUB:349|addcore:adder|:129
   -      6    C    02       AND2              0    2    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|LPM_ADD_SUB:349|addcore:adder|:133
   -      8    C    11        DFF   +          0    4    0    2  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|state~1
   -      6    C    12        DFF   +          0    3    0    9  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|state~2
   -      1    C    11        DFF   +          0    4    0   16  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|state~3
   -      5    C    12        DFF   +          0    4    0    6  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:5
   -      7    C    12        DFF   +          0    4    0   11  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:7
   -      8    C    10        DFF   +          0    4    0    9  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:9
   -      6    C    05        DFF   +          0    4    0    2  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:11
   -      2    C    12        DFF   +          0    4    0  102  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:13
   -      3    C    10        DFF   +          0    4    0    3  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:15
   -      1    C    02        DFF   +          0    4    0    5  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count6 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:25)
   -      9    C    02        DFF   +          0    4    0    6  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count5 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:26)
   -      3    C    02        DFF   +          0    4    0    6  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count4 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:27)
   -      7    C    08        DFF   +          0    4    0    5  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count3 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:28)
   -      2    C    08        DFF   +          0    4    0    6  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count2 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:29)
   -      3    C    11        DFF   +          0    4    0    7  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count1 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:30)
   -      6    C    11        DFF   +          0    4    0    6  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count0 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:31)
   -      9    C    08        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~62~1
   -      7    C    10        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~62~2
   -      1    C    10        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~62~3
   -      8    C    08        OR2        !     0    4    0   10  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:62
   -      5    C    08        OR2        !     0    4    0    2  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:83
   -      8    C    02       AND2              0    1    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:247
   -      6    C    10       AND2    s   !     0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~397~1
   -      2    C    11       AND2    s         0    2    0    3  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~417~1
   -      3    C    12       AND2    s         0    2    0   10  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~434~1
   -      4    C    02        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~459~1
   -      7    C    02        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~468~1
   -      2    C    02        OR2              0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:482
   -      4    C    08        OR2              0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:491
   -      1    C    08        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~495~1
   -      7    C    11        OR2              0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:509
   -      9    C    04        DFF              0    4    0    3  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:4
   -      4    C    04        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg7 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:6)
   -     10    C    04        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg6 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:7)
   -      3    C    04        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg5 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:8)
   -      8    C    04        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg4 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:9)
   -      2    C    04        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg3 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:10)
   -      7    C    04        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg2 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:11)
   -      1    C    04        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg1 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:12)
   -      6    C    04        DFF              0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg0 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:13)
   -      6    C    09        DFF              0    4    0    2  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:4
   -      1    C    09        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg44 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:6)
   -      7    C    09        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg43 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:7)
   -      2    C    09        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg42 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:8)
   -      8    C    09        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg41 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:9)
   -      4    C    09        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg40 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:10)
   -     10    C    09        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg39 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:11)
   -      3    C    09        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg38 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:12)
   -      9    C    09        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg37 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:13)
   -     10    C    07        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg36 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:14)
   -      8    C    07        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg35 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:15)
   -      2    C    07        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg34 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:16)
   -      7    C    07        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg33 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:17)
   -      1    C    07        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg32 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:18)
   -      6    C    07        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg31 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:19)
   -      3    C    07        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg30 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:20)
   -      9    C    07        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg29 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:21)
   -      4    C    07        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg28 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:22)
   -      4    C    03        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg27 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:23)
   -     10    C    03        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg26 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:24)
   -      9    C    03        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg25 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:25)
   -      3    C    03        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg24 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:26)
   -      8    C    03        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg23 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:27)
   -      2    C    03        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg22 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:28)
   -      7    C    03        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg21 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:29)
   -      1    C    03        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg20 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:30)
   -      6    C    03        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg19 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:31)
   -      5    C    03        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg18 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:32)
   -      1    C    06        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg17 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:33)
   -     10    C    06        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg16 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:34)
   -      9    C    06        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg15 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:35)
   -      5    C    06        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg14 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:36)
   -      8    C    06        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg13 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:37)
   -      4    C    06        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg12 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:38)
   -      7    C    06        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg11 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:39)
   -      3    C    06        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg10 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:40)
   -      6    C    06        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg9 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:41)
   -      2    C    06        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg8 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:42)
   -      4    C    05        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg7 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:43)
   -     10    C    05        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg6 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:44)
   -      3    C    05        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg5 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:45)
   -      9    C    05        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg4 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:46)
   -      2    C    05        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg3 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:47)
   -      8    C    05        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg2 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:48)
   -      1    C    05        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg1 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:49)
   -      7    C    05        DFF              0    5    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg0 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:50)
   -      6    F    11        DFF              0    4    0   16  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:4
   -      3    F    11        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg44 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:6)
   -      8    F    11        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg43 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:7)
   -      2    F    11        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg42 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:8)
   -      7    F    11        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg41 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:9)
   -      1    F    11        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg40 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:10)
   -      9    F    11        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg39 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:11)
   -      4    F    11        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg38 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:12)
   -      4    F    10        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg37 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:13)
   -      9    F    10        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg36 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:14)
   -      8    F    10        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg35 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:15)
   -      3    F    10        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg34 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:16)
   -      7    F    10        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg33 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:17)
   -      2    F    10        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg32 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:18)
   -      6    F    10        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg31 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:19)
   -      1    F    10        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg30 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:20)
   -      5    C    13        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg29 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:21)
   -     10    C    13        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg28 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:22)
   -      9    C    13        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg27 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:23)
   -      4    C    13        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg26 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:24)
   -      8    C    13        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg25 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:25)
   -      1    C    13        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg24 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:26)
   -      7    C    13        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg23 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:27)
   -      3    C    13        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg22 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:28)
   -      6    C    13        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg21 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:29)
   -      2    C    13        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg20 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:30)
   -     10    C    01        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg19 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:31)
   -      9    C    01        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg18 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:32)
   -      8    C    01        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg17 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:33)
   -      7    C    01        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg16 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:34)
   -      6    C    01        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg15 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:35)
   -      5    C    01        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg14 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:36)
   -      4    C    01        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg13 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:37)
   -      3    C    01        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg12 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:38)
   -      2    C    01        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg11 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:39)
   -      1    C    01        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg10 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:40)
   -      2    C    14        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg9 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:41)
   -      7    C    14        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg8 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:42)
   -      6    C    14        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg7 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:43)
   -      1    C    14        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg6 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:44)
   -      8    C    14        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg5 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:45)
   -      3    C    14        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg4 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:46)
   -      9    C    14        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg3 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:47)
   -      4    C    14        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg2 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:48)
   -     10    C    14        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg1 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:49)
   -      5    C    14        DFF              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg0 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:50)
   -      1    C    12        OR2              0    2    0   92  |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|clk_90 (|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|:14)
   -      3    F    20       AND2              0    2    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|LPM_ADD_SUB:241|addcore:adder|:59
   -      9    F    01        DFF   +          0    3    0    8  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|state~1
   -     10    F    09        DFF   +          0    4    0   20  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:20
   -      9    F    09        DFF   +          0    2    0   25  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:22
   -      1    F    09        DFF   +          0    4    0   10  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:24
   -      7    F    20        DFF   +          0    4    1    2  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|adr_count3 (|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:30)
   -      8    F    20        DFF   +          0    4    1    3  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|adr_count2 (|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:31)
   -      2    F    20        DFF   +          0    4    1    4  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|adr_count1 (|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:32)
   -      6    F    20        DFF   +          0    4    1    4  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|adr_count0 (|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:33)
   -      1    B    25        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~179~1
   -      6    B    25        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~206~1
   -      3    B    25        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~207~1
   -      7    B    25        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~207~2
   -      2    B    25        OR2        !     0    4    0    8  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:207
   -      1    A    14       AND2              0    4    0    2  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:212
   -     10    F    20        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~330~1
   -      1    F    20        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~342~1
   -      1    F    01        OR2    s         0    2    0    4  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~349~1
   -      9    F    20        OR2    s         0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~354~1
   -      2    F    09        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~468~1
   -      8    A    14        OR2        !     0    2    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:334|addcore:adder|:59
   -      4    A    14        OR2        !     0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:334|addcore:adder|:63
   -      8    G    01       AND2        !     0    3    0    4  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:676|addcore:adder|pcarry3
   -      1    G    03        OR2        !     0    2    0    3  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:676|addcore:adder|:87
   -      5    G    01        OR2        !     0    4    0    4  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:702|addcore:adder|pcarry3
   -     10    G    07        OR2        !     0    2    0    3  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:702|addcore:adder|:87
   -      2    G    04        DFF   +          0    1    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~1
   -      8    G    04        DFF   +          0    2    0    2  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~2
   -      3    G    04        DFF   +          0    3    0    2  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~3
   -     10    G    04        DFF   +          0    1    0    2  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~4
   -      3    G    08        DFF   +          0    3    0    4  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~5
   -      9    G    11        DFF   +          0    3    0   21  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~6
   -      1    G    04        DFF   +          0    4    0   14  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~7
   -      7    G    14        DFF   +          0    4    0   17  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~8
   -      1    G    02        DFF   +          0    4    0    3  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:10
   -      6    A    14        DFF   +          0    4    0    2  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_out_reg3 (|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:12)
   -      2    A    14        DFF   +          0    4    0    3  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_out_reg2 (|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:13)
   -      7    A    14        DFF   +          0    4    0    4  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_out_reg1 (|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:14)
   -      3    A    14        DFF   +          0    4    0    5  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_out_reg0 (|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:15)
   -      1    G    10        DFF   +          0    4    0   10  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_offset_reg7 (|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:38)
   -      6    G    10        DFF   +          0    4    0    4  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_offset_reg6 (|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:39)
   -      6    G    03        DFF   +          0    4    0    5  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_offset_reg5 (|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:40)
   -      6    G    01        DFF   +          0    4    0    6  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_offset_reg4 (|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:41)
   -      1    G    01        DFF   +          0    4    0    3  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_offset_reg3 (|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:42)
   -      2    G    08        DFF   +          0    4    0    6  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_offset_reg2 (|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:43)
   -      6    G    14        DFF   +          0    4    0    8  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_offset_reg1 (|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:44)
   -      8    G    02        DFF   +          0    4    0    8  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_offset_reg0 (|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:45)
   -      1    G    14       AND2              0    2    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:280
   -     10    G    11        OR2    s         0    4    0    4  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~962~1
   -      6    G    04        OR2    s         0    3    0    2  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~998~1
   -      9    A    14       AND2              0    2    0    9  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:1039
   -      9    G    04       AND2              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:1043
   -      6    G    02        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1081~1
   -      4    G    04       AND2    s   !     0    2    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1081~2
   -      5    G    04        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1081~3
   -      7    G    04        OR2    s   !     0    2    0   13  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1199~1
   -      5    G    03        OR2    s         0    4    0    2  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1199~2
   -      8    G    10       AND2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1199~3
   -      4    G    10        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1199~4
   -      9    G    10        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1199~5
   -      5    G    10        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1199~6
   -      8    G    08       AND2    s         0    4    0    4  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1223~1
   -      9    G    03        OR2    s         0    4    0    2  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1223~2
   -     10    G    10       AND2    s         0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1223~3
   -     10    G    03        OR2    s         0    4    0    2  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1223~4
   -      3    G    10        OR2    s         0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1223~5
   -      7    G    10        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1223~6
   -      2    G    10        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1223~7
   -      7    G    03        OR2    s         0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1247~1
   -      2    G    03       AND2    s         0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1247~2
   -      8    G    03        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1247~3
   -      3    G    03        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1247~4
   -      4    G    03        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1247~5
   -     10    G    14        OR2    s         0    4    0    2  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1271~1
   -     10    G    01        OR2    s         0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1271~2
   -      9    G    01       AND2    s         0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1271~3
   -      7    G    01        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1271~4
   -      4    G    01        OR2    s         0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1271~5
   -      2    G    14       AND2    s         0    2    0    3  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1295~1
   -      1    G    08        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1295~2
   -     10    G    08       AND2    s         0    2    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1295~3
   -      3    G    01        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1295~4
   -      2    G    01        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1295~5
   -      6    G    08        OR2    s         0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1319~1
   -      5    G    08       AND2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1319~2
   -      9    G    08        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1319~3
   -      4    G    08        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1319~4
   -      7    G    08        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1319~5
   -      3    G    02       AND2    s   !     0    2    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1343~1
   -      8    G    14       AND2    s         0    2    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1343~2
   -      3    G    14        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1343~3
   -      9    G    14       AND2    s         0    2    0    3  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1343~4
   -      4    G    14        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1343~5
   -     10    G    02       AND2    s         0    3    0    2  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1367~1
   -      4    G    02        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1367~2
   -      2    G    02        OR2    s         0    3    0    4  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1367~3
   -      7    G    02        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1367~4
   -      9    G    02        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1367~5
   -      1    C    17       AND2    s         0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~121~1
   -      7    C    17        OR2        !     0    2    0    3  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|:121
   -      1    C    24       AND2    s         0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~125~1
   -     10    C    17       AND2              0    3    0    5  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|:125
   -      6    C    26       AND2    s         0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~129~1
   -      2    C    24       AND2              0    2    0    6  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|:129
   -      2    C    26       AND2    s         0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~133~1
   -      3    C    22       AND2              0    2    0    5  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|:133
   -      7    C    22        OR2    s         0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~137~1
   -      1    C    22       AND2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~137~2
   -      8    C    22        OR2              0    4    0    2  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|:154
   -      3    C    28        DFF   +          0    3    0    4  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~1
   -      1    C    28        DFF   +          0    3    0   11  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~2
   -      6    C    28        DFF   +          0    3    0    4  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~3
   -      2    C    28        DFF   +          0    3    0    4  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~4
   -      7    C    18        DFF   +          0    3    0   17  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~5
   -      8    C    25        DFF   +          0    3    0   11  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~6
   -     10    C    25        DFF   +          0    4    0    7  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~7
   -      5    C    19       AND2    s         0    2    0   11  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~8~2
   -      2    C    16       AND2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~8~3
   -      9    C    27        OR2    s         0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~8~4
   -      9    C    23       AND2    s         0    2    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~8~5
   -      1    C    23       AND2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~8~6
   -     10    C    28        DFF   +          0    4    0   17  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~8
   -      3    C    25        DFF   +          0    4    0    2  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:7
   -      6    C    16        DFF   +          0    4    1    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:16
   -      1    C    25        DFF   +          0    4    0   11  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:18
   -      8    C    16        DFF   +          0    4    1    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_out6 (|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:20)
   -      6    C    27        DFF   +          0    4    1    2  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_out5 (|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:21)
   -      1    C    16        DFF   +          0    4    1    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_out4 (|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:22)
   -      7    C    16        DFF   +          0    4    1    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_out3 (|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:23)
   -      6    C    23        DFF   +          0    4    1    3  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_out2 (|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:24)
   -      6    C    15        DFF   +          0    4    1    3  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_out1 (|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:25)
   -      1    C    15        DFF   +          0    4    1    3  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_out0 (|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:26)
   -      6    C    22        DFF   +          0    4    0    3  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_reg6 (|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:45)
   -      9    C    26        DFF   +          0    4    0    6  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_reg5 (|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:46)
   -      1    C    26        DFF   +          0    4    0    6  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_reg4 (|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:47)
   -      7    C    24        DFF   +          0    4    0    5  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_reg3 (|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:48)
   -      8    C    17        DFF   +          0    4    0    4  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_reg2 (|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:49)
   -      2    C    17       AND2    s         0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_reg1~1 (|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~50~1)
   -      3    C    27        DFF   +          0    4    0    5  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_reg1 (|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:50)
   -      7    C    27        DFF   +          0    4    0    7  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_reg0 (|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:51)
   -      6    C    24       AND2              0    2    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:410
   -      9    C    28        OR2    s         0    4    0    2  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~449~1
   -      3    C    26        OR2              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:458
   -      3    C    24        OR2              0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:467
   -      6    C    17        OR2              0    3    0    2  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:476
   -      3    C    19        OR2              0    3    0    2  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:485
   -      7    C    28       AND2              0    2    0    2  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:1290
   -      3    C    16        OR2    s         0    3    0    3  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1442~1
   -      5    C    16        OR2    s         0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1442~2
   -      4    C    16        OR2    s         0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1442~3
   -      9    C    19       AND2    s   !     0    3    0    9  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1466~1
   -      2    C    27        OR2    s         0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1466~2
   -      1    C    27        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1466~3
   -     10    C    16        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1490~1
   -      9    C    16        OR2    s         0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1490~2
   -      8    C    24        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1514~1
   -     10    C    24        OR2    s         0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1514~2
   -      5    C    18        OR2    s   !     0    2    0    5  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1537~1
   -      4    C    23        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1538~1
   -      8    C    23        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1538~2
   -      3    C    23        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1538~3
   -      7    C    23        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1538~4
   -      5    C    23        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1538~5
   -      7    C    15        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1562~1
   -      8    C    15        OR2    s         0    3    0    2  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1562~2
   -      3    C    15       AND2    s         0    4    0    2  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1562~3
   -      2    C    15        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1562~4
   -      9    C    15        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1562~5
   -     10    C    15        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1562~6
   -      5    C    24        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1586~1
   -      4    C    24        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1586~2
   -      5    C    15        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1586~3
   -      2    C    23       AND2    s   !     0    2    0   14  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1610~1
   -      7    C    25        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1610~2
   -      2    C    25        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1610~3
   -      6    C    25        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1634~1
   -      5    C    22       AND2              0    2    0    6  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:1639
   -      8    C    28       AND2    s         0    2    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1660~1
   -      5    C    28        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1664~1
   -      4    C    28        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1666~1
   -      2    C    22        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1688~1
   -      9    C    22        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1688~2
   -      7    C    26        OR2    s         0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1712~1
   -      4    C    26        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1712~2
   -     10    C    26        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1736~1
   -      8    C    26        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1736~2
   -     10    C    22        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1760~1
   -      9    C    24        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1760~2
   -      3    C    17        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1784~1
   -      4    C    17        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1784~2
   -      4    C    25        OR2    s         0    4    0    2  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1808~1
   -      5    C    25       AND2    s         0    2    0    2  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1808~2
   -      4    C    19       AND2    s         0    2    0    7  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1808~3
   -     10    C    27        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1808~4
   -      9    C    17        OR2    s         0    4    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1808~5
   -      8    C    27        OR2    s         0    2    0    7  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1832~1
   -      4    C    27        OR2    s         0    3    0    1  |bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1832~2
   -      1    F    16       AND2              0    3    0    3  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|LPM_ADD_SUB:175|addcore:adder|:79
   -     10    F    16       AND2              0    3    0    3  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|LPM_ADD_SUB:175|addcore:adder|:87
   -      8    F    23       AND2              0    2    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|LPM_ADD_SUB:175|addcore:adder|:91
   -      9    F    27        DFF   +          0    1    0    2  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|state~1
   -      4    F    27        DFF   +          0    4    0   10  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|state~2
   -      8    F    27       AND2    s         0    2    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|state~3~2
   -      6    F    27        DFF   +          0    4    0   11  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|state~3
   -      1    F    27        DFF   +          0    4    0    7  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|:3
   -      7    F    23        DFF   +          0    4    0    3  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|burst_count7 (|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|:5)
   -      1    F    23        DFF   +          0    4    0    4  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|burst_count6 (|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|:6)
   -      6    F    23        DFF   +          0    4    0    5  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|burst_count5 (|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|:7)
   -      7    F    16        DFF   +          0    4    0    4  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|burst_count4 (|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|:8)
   -      6    F    16        DFF   +          0    4    0    5  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|burst_count3 (|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|:9)
   -      2    F    16        DFF   +          0    4    0    4  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|burst_count2 (|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|:10)
   -      7    F    27        DFF   +          0    4    0    5  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|burst_count1 (|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|:11)
   -      3    F    27        DFF   +          0    4    0    5  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|burst_count0 (|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|:12)
   -      8    F    16        OR2    s         0    3    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|~217~1
   -      5    F    23        OR2    s         0    3    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|~217~2
   -      5    F    16        OR2        !     0    4    0    3  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|:217
   -      3    F    23        OR2    s         0    4    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|~256~1
   -      9    F    23        OR2    s         0    4    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|~266~1
   -      2    F    23        OR2    s         0    3    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|~275~1
   -      4    F    16        OR2    s         0    4    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|~284~1
   -      9    F    16        OR2    s         0    3    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|~293~1
   -      3    F    16        OR2    s         0    4    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|~302~1
   -      5    F    27        OR2    s         0    3    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|~311~1
   -      9    A    07       AND2              0    3    0    3  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|LPM_ADD_SUB:172|addcore:adder|:125
   -     10    A    05       AND2              0    3    0    2  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|LPM_ADD_SUB:172|addcore:adder|:133
   -      5    G    20        OR2        !     0    3    0    4  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|LPM_ADD_SUB:263|addcore:adder|:125
   -      5    G    16        OR2        !     0    2    0    4  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|LPM_ADD_SUB:263|addcore:adder|:129
   -      3    G    16        OR2        !     0    4    0    2  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|LPM_ADD_SUB:263|addcore:adder|:137
   -     10    A    02        DFF   +          0    1    0    2  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~1
   -      8    A    02        DFF   +          0    1    0    3  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~2
   -      5    A    02        DFF   +          0    3    0    3  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~3
   -      6    A    02        DFF   +          0    2    0   10  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~4
   -      3    A    02        DFF   +          0    4    0   18  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~5
   -      3    G    18       AND2    s         0    2    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~6~2
   -      8    G    16       AND2    s         0    2    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~6~3
   -      1    G    27       AND2    s         0    4    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~6~4
   -      3    G    25       AND2    s         0    4    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~6~5
   -      7    G    27       AND2    s         0    3    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~6~6
   -      7    G    25       AND2    s         0    3    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~6~7
   -      5    G    18       AND2    s         0    3    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~6~8
   -      4    G    16       AND2    s         0    3    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~6~9
   -      3    G    22       AND2    s         0    4    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~6~10
   -      8    G    20       AND2    s         0    4    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~6~11
   -      6    G    22       AND2    s         0    3    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~6~12
   -      4    G    20       AND2    s         0    3    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~6~13
   -      2    F    07        DFF   +          0    0    0   36  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~6
   -      2    A    02        DFF   +          0    4    1    2  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:3
   -      6    A    20        DFF   +          0    4    0   21  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:5
   -      9    G    16        DFF   +          0    4    0    3  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|ramadr_count6 (|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:21)
   -      2    G    25        DFF   +          0    4    0    4  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|ramadr_count5 (|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:22)
   -     10    G    25        DFF   +          0    4    0    6  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|ramadr_count4 (|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:23)
   -     10    G    16        DFF   +          0    4    0    5  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|ramadr_count3 (|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:24)
   -      6    G    20        DFF   +          0    4    0    4  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|ramadr_count2 (|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:25)
   -      9    G    20        DFF   +          0    4    0    6  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|ramadr_count1 (|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:26)
   -      3    G    20        DFF   +          0    4    0    7  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|ramadr_count0 (|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:27)
   -      9    A    05        DFF   +          0    4    0    4  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount6 (|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:28)
   -      3    A    05        DFF   +          0    4    0    5  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount5 (|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:29)
   -      8    A    05        DFF   +          0    4    0    5  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount4 (|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:30)
   -      5    A    05        DFF   +          0    4    0    6  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount3 (|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:31)
   -      8    A    07        DFF   +          0    4    0    5  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount2 (|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:32)
   -      7    A    07        DFF   +          0    4    0    6  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount1 (|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:33)
   -      1    A    06        DFF   +          0    4    0    6  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount0 (|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:34)
   -      5    A    07        OR2    s         0    4    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|~237~1
   -      9    A    02        OR2        !     0    4    0    2  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:237
   -      1    A    02        OR2    s         0    3    0    8  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|~323~1
   -      7    G    16        OR2    s         0    4    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|~323~2
   -      6    G    25        OR2    s         0    4    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|~341~1
   -      1    G    25        OR2    s         0    3    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|~359~1
   -      2    G    16        OR2    s         0    3    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|~377~1
   -      1    G    20        OR2    s         0    4    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|~395~1
   -      7    G    20        OR2    s         0    3    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|~413~1
   -      6    G    21        OR2    s         0    2    0    6  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|~431~1
   -      4    A    02        OR2              0    4    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:448
   -      2    A    05        OR2    s         0    4    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|~461~1
   -      6    A    05        OR2    s         0    3    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|~479~1
   -      1    A    05        OR2    s         0    4    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|~497~1
   -      7    A    05        OR2    s         0    3    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|~515~1
   -      6    A    07        OR2    s         0    4    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|~533~1
   -      4    A    07        OR2    s         0    3    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|~551~1
   -      7    A    02       AND2              0    2    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:579
   -      3    C    18       AND2              0    3    0    3  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|LPM_ADD_SUB:134|addcore:adder|:71
   -      8    C    20       AND2              0    2    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|LPM_ADD_SUB:134|addcore:adder|:75
   -      5    F    17        DFF   +          0    3    0    2  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|state~1
   -      6    F    17        DFF   +          0    4    0    8  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|state~2
   -      4    F    17       AND2    s         0    2    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|state~3~2
   -      2    F    17        DFF   +          0    4    0    9  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|state~3
   -     10    F    17        DFF   +          0    4    0    7  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|:4
   -      7    C    20        DFF   +          0    4    0    3  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|burst_count5 (|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|:6)
   -      2    C    20        DFF   +          0    4    0    4  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|burst_count4 (|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|:7)
   -      6    C    20        DFF   +          0    4    0    5  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|burst_count3 (|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|:8)
   -      6    C    18        DFF   +          0    4    0    4  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|burst_count2 (|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|:9)
   -      1    C    18        DFF   +          0    4    0    5  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|burst_count1 (|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|:10)
   -      8    C    18        DFF   +          0    4    0    5  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|burst_count0 (|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|:11)
   -      4    C    20       AND2    s         0    3    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|~170~1
   -     10    C    18       AND2              0    4    0    3  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|:170
   -      5    C    20        OR2    s         0    4    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|~218~1
   -      9    C    20        OR2    s         0    4    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|~228~1
   -      3    C    20        OR2    s         0    3    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|~237~1
   -      4    C    18        OR2    s         0    4    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|~246~1
   -      2    C    18        OR2    s         0    3    0    1  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|~255~1
   -      8    F    17       AND2    s         0    2    0    2  |bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|~277~1
   -      3    G    15        OR2              0    4    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:1|~4~1~3
   -      2    G    15        OR2              0    4    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:5|~4~1~3
   -      2    D    13        OR2              0    4    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:6|~4~1~3
   -      3    D    13        OR2              0    4    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:7|~4~1~3
   -      2    D    27        OR2              0    2    0    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:8|~4~1~2
   -      4    D    27        OR2              0    4    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:8|~4~1~3
   -      5    G    15        OR2              0    4    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:10|~4~1~3
   -      4    G    23        OR2              0    4    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:11|~4~1~3
   -      3    D    27        OR2              0    4    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:12|~4~1~3
   -      3    G    23        OR2              0    4    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:13|~4~1~3
   -      2    G    23        OR2              0    4    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:14|~4~1~3
   -      4    G    15        OR2              0    4    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:15|~4~1~3
   -      5    G    11      LCELL    s         1    0    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:17|OUT~1 (|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:17|~4~1)
   -      4    G    11      LCELL    s         1    0    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:18|OUT~1 (|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:18|~4~1)
   -      2    G    11      LCELL    s         1    0    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:19|OUT~1 (|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:19|~4~1)
   -      1    G    11      LCELL    s         1    0    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:20|OUT~1 (|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:20|~4~1)
   -      6    G    11      LCELL    s         1    0    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:21|OUT~1 (|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:21|~4~1)
   -      7    G    11      LCELL    s         1    0    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:23|OUT~1 (|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:23|~4~1)
   -      3    G    11      LCELL    s         1    0    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:24|OUT~1 (|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:24|~4~1)
   -      5    G    24      LCELL    s         1    0    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:25|OUT~1 (|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:25|~4~1)
   -      6    G    24      LCELL    s         1    0    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:26|OUT~1 (|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:26|~4~1)
   -      2    A    09       AND2              0    2    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:27|~4~1~3
   -      1    A    07       AND2              0    2    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:28|~4~1~3
   -      3    A    07       AND2              0    2    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:29|~4~1~3
   -      3    A    04       AND2              0    2    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:30|~4~1~3
   -      2    A    04       AND2              0    2    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:31|~4~1~3
   -      1    A    04       AND2              0    2    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:32|~4~1~3
   -      2    A    07       AND2              0    2    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:33|~4~1~3
   -      2    G    22        OR2              0    4    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:35|~4~1~3
   -      6    G    16        OR2              0    4    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:37|~4~1~3
   -      4    G    18        OR2              0    4    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:38|~4~1~3
   -      1    G    16        OR2              0    4    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:39|~4~1~3
   -      1    G    18        OR2              0    4    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:40|~4~1~3
   -      2    G    18        OR2              0    4    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:53|~4~1~3
   -      2    G    20        OR2              0    4    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:56|~4~1~3
   -      1    G    22        OR2              0    4    1    0  |bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:57|~4~1~3
   -      5    F    19        DFF   +          0    4    0    2  |BB1_TIMESLOT_BURST:89|state~1
   -      7    F    19        DFF   +          1    3    0    5  |BB1_TIMESLOT_BURST:89|state~2
   -      9    F    19        DFF   +          1    3    0    6  |BB1_TIMESLOT_BURST:89|state~3
   -      2    F    19        DFF   +          0    4    0   12  |BB1_TIMESLOT_BURST:89|:5
   -      6    F    19        DFF   +          0    4    0   12  |BB1_TIMESLOT_BURST:89|:7
   -      1    F    19        DFF   +          1    3    1    1  |BB1_TIMESLOT_BURST:89|:9
   -      8    F    19        OR2              0    2    0    1  |BB1_TIMESLOT_BURST:89|:81
   -      3    F    19        OR2    s         0    3    0    1  |BB1_TIMESLOT_BURST:89|~175~1
   -     10    F    19       AND2    s         1    1    0    1  |BB1_TIMESLOT_BURST:89|~180~1
   -      4    F    19        OR2    s         0    4    0    1  |BB1_TIMESLOT_BURST:89|~189~1
   -      5    A    23        DFF   +          0    4    1    0  |bb2_pga1:153|BB1_LOAD_DAC:125|:37
   -      5    A    15        DFF   +          0    3    1    0  |bb2_pga1:153|BB1_LOAD_DAC:125|:39
   -      3    A    24        DFF   +          1    3    1    0  |bb2_pga1:153|BB1_LOAD_DAC:125|:41
   -      4    A    22        DFF   +          1    3    1    0  |bb2_pga1:153|BB1_LOAD_DAC:125|:43
   -      9    A    27        DFF   +          1    2    1    0  |bb2_pga1:153|BB1_LOAD_DAC:125|:45
   -     10    A    24        DFF   +          1    2    1    0  |bb2_pga1:153|BB1_LOAD_DAC:125|:47
   -     10    A    18        DFF   +          1    2    1    0  |bb2_pga1:153|BB1_LOAD_DAC:125|:49
   -      3    A    22        DFF   +          1    2    1    0  |bb2_pga1:153|BB1_LOAD_DAC:125|:51
   -      9    A    24        DFF   +          1    2    1    0  |bb2_pga1:153|BB1_LOAD_DAC:125|:53
   -      8    A    26        DFF   +          1    3    1    0  |bb2_pga1:153|BB1_LOAD_DAC:125|:55
   -      5    A    18        DFF   +          1    3    1    0  |bb2_pga1:153|BB1_LOAD_DAC:125|:57
   -      3    A    15        DFF   +          1    3    1    0  |bb2_pga1:153|BB1_LOAD_DAC:125|:59
   -      9    A    15        OR2              0    3    0    1  |bb2_pga1:153|BB1_LOAD_DAC:125|:1281
   -      4    A    15        OR2              1    2    0    1  |bb2_pga1:153|BB1_LOAD_DAC:125|:1284
   -      5    A    24        OR2              1    3    0    1  |bb2_pga1:153|BB1_LOAD_DAC:125|:1302
   -      5    A    22        OR2              0    3    0    1  |bb2_pga1:153|BB1_LOAD_DAC:125|:1317
   -     10    A    22        OR2              1    2    0    1  |bb2_pga1:153|BB1_LOAD_DAC:125|:1320
   -      4    A    27        OR2              0    3    0    1  |bb2_pga1:153|BB1_LOAD_DAC:125|:1335
   -      8    A    27        OR2              1    2    0    1  |bb2_pga1:153|BB1_LOAD_DAC:125|:1338
   -      2    A    27        OR2              1    2    0    1  |bb2_pga1:153|BB1_LOAD_DAC:125|:1341
   -      4    A    24        OR2              1    3    0    1  |bb2_pga1:153|BB1_LOAD_DAC:125|:1356
   -      8    A    24        OR2              1    2    0    1  |bb2_pga1:153|BB1_LOAD_DAC:125|:1359
   -      4    A    18        OR2              0    3    0    1  |bb2_pga1:153|BB1_LOAD_DAC:125|:1371
   -      8    A    18        OR2              1    2    0    1  |bb2_pga1:153|BB1_LOAD_DAC:125|:1374
   -      1    A    18        OR2              1    2    0    1  |bb2_pga1:153|BB1_LOAD_DAC:125|:1377
   -      2    A    22        OR2              1    3    0    1  |bb2_pga1:153|BB1_LOAD_DAC:125|:1392
   -      9    A    22        OR2              1    2    0    1  |bb2_pga1:153|BB1_LOAD_DAC:125|:1395
   -      2    A    24        OR2              0    4    0    1  |bb2_pga1:153|BB1_LOAD_DAC:125|:1407
   -      7    A    24        OR2              1    2    0    1  |bb2_pga1:153|BB1_LOAD_DAC:125|:1410
   -      1    A    24        OR2              1    2    0    1  |bb2_pga1:153|BB1_LOAD_DAC:125|:1413
   -      5    A    26       AND2              1    1    0    1  |bb2_pga1:153|BB1_LOAD_DAC:125|:1432
   -      7    A    26        OR2              0    4    0    1  |bb2_pga1:153|BB1_LOAD_DAC:125|:1433
   -      9    A    18       AND2              1    1    0    1  |bb2_pga1:153|BB1_LOAD_DAC:125|:1450
   -      7    A    23       AND2    s         0    2    0    4  |bb2_pga1:153|BB1_LOAD_DAC:125|~1451~1
   -      3    A    18       AND2              0    4    0    1  |bb2_pga1:153|BB1_LOAD_DAC:125|:1451
   -      2    A    15        OR2              0    2    0    1  |bb2_pga1:153|BB1_LOAD_DAC:125|:1458
   -      7    A    15       AND2    s         0    2    0    1  |bb2_pga1:153|BB1_LOAD_DAC:125|~1472~1
   -      2    E    03       AND2              0    2    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:87
   -      7    E    05       AND2              0    3    0    3  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:91
   -      6    E    10       AND2              0    2    0    4  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:95
   -      4    E    10       AND2              0    2    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:99
   -     10    E    10       AND2              0    3    0    4  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:103
   -     10    E    02       AND2              0    2    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:107
   -      4    E    02       AND2              0    3    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:111
   -      8    E    02       AND2              0    4    0    2  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:115
   -      1    E    02       AND2              0    2    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:119
   -      9    E    02        DFF   +          0    4    0    9  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count10 (|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:27)
   -      2    E    02        DFF   +          0    4    0   11  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count9 (|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:28)
   -      7    E    02        DFF   +          0    4    0   13  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count8 (|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:29)
   -      3    E    02        DFF   +          0    4    0   11  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count7 (|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:30)
   -      6    E    05        DFF   +          0    4    0   16  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count6 (|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:31)
   -      3    E    10        DFF   +          0    4    0   14  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count5 (|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:32)
   -      2    E    10        DFF   +          0    4    0   13  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count4 (|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:33)
   -      3    E    05        DFF   +          0    4    0   10  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count3 (|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:34)
   -     10    E    03        DFF   +          0    4    0   13  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count2 (|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:35)
   -      7    E    09        DFF   +          0    4    0   10  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count1 (|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:36)
   -      2    E    09        DFF   +          0    4    0    9  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count0 (|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:37)
   -      3    E    09       AND2              0    2    0   10  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:89
   -      9    B    09       AND2              0    2    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:263
   -      3    B    05       AND2              0    2    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:275
   -      6    B    07       AND2              0    2    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:287
   -      4    B    05       AND2              0    2    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:299
   -      1    B    11       AND2              0    2    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:311
   -     10    B    07       AND2              0    2    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:323
   -      9    B    14       AND2              0    2    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:335
   -      2    B    14       AND2              0    2    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:347
   -      7    B    14       AND2              0    2    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:359
   -     10    E    09       AND2              0    2    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:371
   -      4    E    09        DFF   +          0    3    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_LATCH:65|:14
   -      9    E    09        DFF   +          0    3    0    2  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_LATCH:65|:16
   -      5    B    05       AND2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_LATCH:65|~210~1
   -      8    B    11       AND2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_LATCH:65|~210~2
   -      4    B    11        OR2    s         0    4    0    2  |bb2_pga1:153|bb1_main:131|BB1_MAKE_H_LATCH:65|~210~3
   -      4    E    05        DFF   +          0    2    0    3  |bb2_pga1:153|bb1_main:131|BB1_MAKE_LINETYPES:61|:6
   -      9    E    14        DFF   +          0    2    0    2  |bb2_pga1:153|bb1_main:131|BB1_MAKE_LINETYPES:61|:8
   -      5    E    14        DFF   +          0    1    0    2  |bb2_pga1:153|bb1_main:131|BB1_MAKE_LINETYPES:61|:10
   -      1    E    07        DFF   +          0    3    0    3  |bb2_pga1:153|bb1_main:131|BB1_MAKE_LINETYPES:61|:12
   -      5    E    07        DFF   +          0    2    0    3  |bb2_pga1:153|bb1_main:131|BB1_MAKE_LINETYPES:61|:14
   -      9    E    07        DFF   +          0    2    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_LINETYPES:61|:16
   -      8    E    07        DFF   +          0    3    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_LINETYPES:61|:18
   -      3    E    07        DFF   +          0    3    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_LINETYPES:61|:20
   -      4    E    07        DFF   +          0    2    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_LINETYPES:61|:22
   -      2    E    07        DFF   +          0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_LINETYPES:61|:24
   -      1    E    09        DFF   +          2    1    0   12  |bb2_pga1:153|bb1_main:131|BB1_MAKE_LOAD_H_COUNT:4|:5
   -      2    E    01        DFF   +          0    4    0   16  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_BURST:55|:18
   -      6    E    01        OR2    s         0    3    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_BURST:55|~183~1
   -      5    E    01       AND2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_BURST:55|~183~2
   -      2    E    08        DFF   +          0    4    0    7  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|:19
   -     10    E    08        DFF   +          0    4    0    2  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|:21
   -      5    E    03       AND2    s         0    3    0    2  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~148~1
   -      9    E    03       AND2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~148~2
   -      3    E    03       AND2    s         0    3    0    2  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~180~1
   -      8    E    03       AND2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~180~2
   -      1    E    08       AND2    s         0    2    0    2  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~181~1
   -      8    E    08        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~181~2
   -      9    E    13       AND2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~229~1
   -      8    E    13       AND2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~261~1
   -      5    E    13       AND2    s         0    3    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~261~2
   -      4    E    13       AND2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~261~3
   -     10    E    13        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~262~1
   -      2    E    11        DFF   +          0    4    0    5  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|:19
   -      1    E    14        DFF   +          0    4    0    6  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|:21
   -      5    E    06       AND2    s         0    3    0    3  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~495~1
   -      8    E    05       AND2    s         0    2    0    5  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~1
   -      7    E    01        OR2    s   !     0    3    0    3  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~2
   -      7    E    10       AND2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~3
   -      4    E    08       AND2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~4
   -      9    E    08       AND2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~5
   -      9    E    05       AND2    s         0    4    0    2  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~6
   -      8    E    14        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~7
   -      4    E    14        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~8
   -      7    E    14       AND2    s         0    2    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~9
   -      2    E    14        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~10
   -      6    E    14        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~11
   -      4    E    01       AND2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~569~1
   -      5    E    08       AND2    s         0    2    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~682~1
   -      9    E    11       AND2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~682~2
   -      5    E    11       AND2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~682~3
   -      3    E    01       AND2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~711~1
   -      1    E    10       AND2    s         0    3    0    2  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~741~1
   -      7    E    11       AND2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~741~2
   -      3    E    14        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~1
   -      1    E    11       AND2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~2
   -      6    E    11       AND2    s         0    2    0    2  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~3
   -      1    E    01       AND2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~4
   -      9    E    01        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~5
   -      7    E    03        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~6
   -      1    E    03       AND2    s         0    2    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~7
   -      6    E    03       AND2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~8
   -      3    E    11        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~9
   -      8    E    11        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~10
   -      4    E    11        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~11
   -      2    E    13        DFF   +          0    4    0   14  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_TIMECODE:59|:15
   -      7    E    13       AND2    s         0    3    0    2  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_TIMECODE:59|~117~1
   -      3    E    13        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_TIMECODE:59|~117~2
   -      6    E    13       AND2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_TIMECODE:59|~117~3
   -      7    E    08        DFF   +          0    4    0    4  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_VIDEO:60|:17
   -      5    E    05        OR2    s         0    2    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_VIDEO:60|~123~1
   -      9    E    06        OR2    s         0    3    0    2  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_VIDEO:60|~123~2
   -      3    E    08        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_VIDEO:60|~144~1
   -     10    G    17       AND2              0    2    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|LPM_ADD_SUB:192|addcore:adder|:121
   -      5    G    17       AND2              0    3    0    4  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|LPM_ADD_SUB:192|addcore:adder|:125
   -      9    G    17       AND2              0    2    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|LPM_ADD_SUB:192|addcore:adder|:129
   -      2    G    17       AND2              0    3    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|LPM_ADD_SUB:192|addcore:adder|:133
   -      4    G    17       AND2              0    4    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|LPM_ADD_SUB:192|addcore:adder|:137
   -      7    F    18        DFF   +          0    2    0   19  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|state~1
   -      6    G    28        DFF   +          0    4    0    2  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|adr_count6 (|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|:12)
   -      8    G    17        DFF   +          0    4    0    3  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|adr_count5 (|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|:13)
   -      6    G    17        DFF   +          0    4    0    4  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|adr_count4 (|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|:14)
   -      3    G    17        DFF   +          0    4    0    5  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|adr_count3 (|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|:15)
   -      7    G    17        DFF   +          0    4    0    3  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|adr_count2 (|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|:16)
   -      4    G    28        DFF   +          0    4    0    4  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|adr_count1 (|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|:17)
   -      7    G    21        DFF   +          0    3    0    5  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|adr_count0 (|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|:18)
   -      6    A    18        DFF   +          0    1    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~1
   -      3    A    27        DFF   +          0    1    0    4  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~2
   -      5    A    16        DFF   +          0    1    0    5  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~3
   -      6    A    16        DFF   +          0    1    0    3  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~4
   -     10    A    28        DFF   +          0    1    0    6  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~5
   -     10    A    20        DFF   +          0    1    0    5  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~6
   -      2    A    20        DFF   +          0    2    0    3  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~7
   -      1    A    20        DFF   +          0    3    0    5  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~8
   -      9    A    20        DFF   +          0    1    0    4  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~9
   -      1    A    28        DFF   +          0    1    0    6  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~10
   -      8    A    21        DFF   +          0    1    0    7  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~11
   -      7    A    21        DFF   +          0    1    0    3  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~12
   -      2    A    19        DFF   +          0    1    0    6  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~13
   -      7    A    27        DFF   +          0    2    0    8  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~14
   -      2    A    18        DFF   +          0    3    0   13  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~15
   -      6    A    23        DFF   +          0    4    0    2  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:3
   -      1    A    15        DFF   +          0    4    0    2  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:5
   -     10    A    19        DFF   +          0    4    0    2  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:7
   -      6    A    22        DFF   +          0    4    0    2  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:9
   -      6    A    27        DFF   +          0    4    0    2  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:11
   -      1    A    23        DFF   +          0    4    0    2  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:13
   -      7    A    18        DFF   +          0    4    0    2  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:15
   -      7    A    22        DFF   +          0    4    0    2  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:17
   -      6    A    24        DFF   +          0    4    0    2  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:19
   -      6    A    15        DFF   +          0    4    0   13  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:21
   -      2    A    23        OR2              0    4    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1170
   -      8    A    16        OR2    s         0    3    0    5  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|~1198~1
   -      8    A    23        OR2              0    3    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1198
   -      3    A    23        OR2              0    4    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1210
   -      3    A    21        OR2    s   !     0    2    0    6  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|~1212~1
   -      6    A    19        OR2        !     0    3    0    2  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1228
   -      8    A    20        OR2    s         0    3    0    3  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|~1240~1
   -      3    A    19        OR2              0    4    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1248
   -      1    A    19        OR2              0    4    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1255
   -      7    A    16        OR2              0    4    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1276
   -      5    A    21        OR2    s         0    2    0    4  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|~1294~1
   -      3    A    16        OR2              0    4    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1294
   -      1    A    21       AND2    s         0    2    0    4  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|~1305~1
   -      1    A    22       AND2              0    3    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1305
   -      1    A    16        OR2    s         0    2    0    3  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|~1318~1
   -      4    A    20        OR2              0    4    0    2  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1329
   -      7    A    20        OR2              0    4    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1338
   -      1    A    27        OR2              0    4    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1345
   -      4    A    19       AND2    s         0    2    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|~1386~1
   -      4    A    23       AND2              0    3    0    2  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1386
   -      9    A    23        OR2              0    3    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1390
   -      4    A    16        OR2              0    2    0    4  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1405
   -      8    A    19        OR2              0    3    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1423
   -      7    A    19        OR2              0    4    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1440
   -      5    A    20       AND2              0    4    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1473
   -      8    A    22        OR2              0    4    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1480
   -      9    A    19        OR2              0    4    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1530
   -      2    A    16        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|~1594~1
   -      9    A    16        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|~1594~2
   -      2    A    21        DFF   +          0    1    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|state~1
   -     10    A    21        DFF   +          0    1    0    3  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|state~2
   -      4    A    25        DFF   +          0    1    0    5  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|state~3
   -     10    A    25        DFF   +          0    2    0    4  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|state~4
   -      9    A    25        DFF   +          0    3    0    5  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|state~5
   -     10    A    27        DFF   +          0    1    0    4  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|state~6
   -      9    A    21        DFF   +          0    2    0    6  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|state~7
   -      6    A    21        DFF   +          0    3    0    8  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|state~8
   -      9    A    26        DFF   +          0    4    0    2  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|:4
   -      4    A    26        DFF   +          0    4    0    2  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|:6
   -      6    A    25        DFF   +          0    4    0    2  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|:8
   -      2    A    25        DFF   +          0    4    0    2  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|:10
   -      2    A    26        DFF   +          0    4    0    9  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|:12
   -      5    A    25        OR2              0    3    0    3  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|:352
   -      6    A    26       AND2              0    3    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|:362
   -      3    A    26        OR2              0    3    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|:381
   -      8    A    25        OR2              0    3    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|:401
   -      3    A    25        OR2              0    4    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|:405
   -      7    A    25        OR2              0    3    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|:423
   -      1    A    25        OR2              0    3    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|:429
   -      1    A    26        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|~470~1
   -      4    A    17        OR2              0    4    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|LPM_ADD_SUB:194|addcore:adder|:77
   -     10    A    17        OR2              0    4    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|LPM_ADD_SUB:255|addcore:adder|:77
   -      9    A    17        DFF   +          0    3    0    2  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|state~1
   -      8    A    15        DFF   +          0    3    0    6  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|state~2
   -      3    A    17        DFF   +          0    4    0    8  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|state~3
   -      7    A    28        DFF   +          0    4    0   12  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|:4
   -      1    A    17        DFF   +          0    4    1    3  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|adr_count3 (|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|:10)
   -      6    A    28        DFF   +          0    4    1    4  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|adr_count2 (|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|:11)
   -      8    A    28        DFF   +          0    4    1    5  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|adr_count1 (|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|:12)
   -      6    A    17        DFF   +          0    4    1    5  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|adr_count0 (|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|:13)
   -      2    A    28        OR2        !     0    3    0    3  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|:280
   -      8    A    17       AND2    s         0    2    0    3  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|~284~1
   -      2    A    17        OR2        !     0    2    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|:286
   -      7    A    17        OR2              0    4    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|:302
   -      9    A    28        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|~306~1
   -      4    A    28        OR2    s         0    3    0    1  |bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|~315~1
   -      6    F    07        DFF   +          0    4    1    1  |bb2_pga1:153|BB1_MAKE_HINT:132|:13
   -      1    B    14        OR2    s         0    3    0    1  |bb2_pga1:153|BB1_MAKE_HINT:132|~125~1
   -      2    B    05       AND2    s         0    2    0    1  |bb2_pga1:153|BB1_MAKE_HINT:132|~126~1
   -      7    B    11       AND2    s         0    4    0    1  |bb2_pga1:153|BB1_MAKE_HINT:132|~126~2
   -      2    B    11       AND2    s         0    4    0    1  |bb2_pga1:153|BB1_MAKE_HINT:132|~126~3
   -      6    E    09        DFF   +          0    3    1    1  |bb2_pga1:153|BB1_MAKE_VINT:133|:6
   -      8    E    09        OR2    s         2    1    0    1  |bb2_pga1:153|BB1_MAKE_VINT:133|~53~1
   -      2    F    24       AND2              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|LPM_ADD_SUB:349|addcore:adder|:125
   -      8    F    24       AND2              0    4    0    3  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|LPM_ADD_SUB:349|addcore:adder|:129
   -      1    F    15       AND2              0    2    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|LPM_ADD_SUB:349|addcore:adder|:133
   -      6    F    25        DFF   +          0    4    0    2  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|state~1
   -      3    F    17        DFF   +          0    3    0    9  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|state~2
   -      7    F    25        DFF   +          0    4    0   16  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|state~3
   -      6    F    24        DFF   +          0    4    0    6  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:5
   -      4    F    25        DFF   +          0    4    0   11  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:7
   -      2    F    25        DFF   +          0    4    0    9  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:9
   -      8    F    25        DFF   +          0    4    0    2  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:11
   -      7    F    22        DFF   +          0    4    0  102  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:13
   -      6    F    22        DFF   +          0    4    0    3  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:15
   -      7    F    15        DFF   +          0    4    0    5  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count6 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:25)
   -      8    F    15        DFF   +          0    4    0    6  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count5 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:26)
   -      9    F    15        DFF   +          0    4    0    6  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count4 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:27)
   -      7    F    24        DFF   +          0    4    0    5  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count3 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:28)
   -      3    F    24        DFF   +          0    4    0    6  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count2 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:29)
   -      3    F    25        DFF   +          0    4    0    7  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count1 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:30)
   -      9    F    25        DFF   +          0    4    0    6  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count0 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:31)
   -      9    F    24        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~62~1
   -      3    F    22        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~62~2
   -      8    F    22        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~62~3
   -      1    F    24        OR2        !     0    4    0   10  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:62
   -      4    F    24        OR2        !     0    4    0    2  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:83
   -      5    F    15       AND2              0    1    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:247
   -      2    F    22       AND2    s   !     0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~397~1
   -      1    F    25       AND2    s         0    2    0    3  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~417~1
   -      4    F    23       AND2    s         0    2    0   10  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~434~1
   -     10    F    15        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~459~1
   -      6    F    15        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~468~1
   -      2    F    15        OR2              0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:482
   -      5    F    24        OR2              0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:491
   -     10    F    24        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~495~1
   -      5    F    25        OR2              0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:509
   -      5    F    22        DFF              0    4    0    3  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:4
   -      4    F    22        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg7 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:6)
   -      9    F    22        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg6 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:7)
   -      9    F    26        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg5 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:8)
   -      4    F    26        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg4 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:9)
   -      8    F    26        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg3 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:10)
   -      1    F    26        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg2 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:11)
   -      6    F    26        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg1 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:12)
   -      2    F    26        DFF              0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg0 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:13)
   -      6    F    05        DFF              0    4    0    2  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:4
   -      1    F    05        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg44 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:6)
   -      7    F    05        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg43 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:7)
   -      5    F    14        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg42 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:8)
   -     10    F    14        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg41 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:9)
   -      9    F    14        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg40 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:10)
   -      4    F    14        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg39 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:11)
   -      8    F    14        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg38 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:12)
   -      3    F    14        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg37 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:13)
   -      7    F    14        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg36 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:14)
   -      2    F    14        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg35 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:15)
   -      6    F    14        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg34 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:16)
   -      1    F    14        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg33 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:17)
   -      2    F    12        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg32 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:18)
   -      6    F    12        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg31 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:19)
   -      7    F    12        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg30 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:20)
   -      5    F    12        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg29 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:21)
   -     10    F    12        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg28 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:22)
   -      4    F    12        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg27 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:23)
   -      9    F    12        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg26 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:24)
   -      3    F    12        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg25 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:25)
   -      8    F    12        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg24 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:26)
   -      1    F    12        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg23 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:27)
   -      5    F    03        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg22 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:28)
   -      6    F    03        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg21 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:29)
   -      7    F    03        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg20 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:30)
   -      1    F    03        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg19 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:31)
   -     10    F    03        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg18 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:32)
   -      4    F    03        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg17 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:33)
   -      9    F    03        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg16 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:34)
   -      3    F    03        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg15 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:35)
   -      8    F    03        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg14 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:36)
   -      2    F    03        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg13 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:37)
   -     10    F    13        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg12 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:38)
   -      4    F    13        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg11 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:39)
   -      7    F    13        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg10 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:40)
   -      1    F    13        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg9 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:41)
   -      6    F    13        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg8 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:42)
   -      5    F    05        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg7 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:43)
   -      4    F    05        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg6 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:44)
   -     10    F    05        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg5 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:45)
   -      3    F    05        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg4 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:46)
   -      9    F    05        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg3 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:47)
   -      2    F    05        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg2 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:48)
   -      8    F    05        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg1 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:49)
   -      5    F    26        DFF              0    5    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg0 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:50)
   -      7    F    26        DFF              0    4    0   16  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:4
   -      2    F    04        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg44 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:6)
   -      8    F    04        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg43 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:7)
   -      7    F    04        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg42 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:8)
   -      1    F    04        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg41 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:9)
   -      6    F    04        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg40 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:10)
   -      3    F    04        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg39 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:11)
   -      9    F    04        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg38 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:12)
   -      4    F    04        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg37 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:13)
   -     10    F    04        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg36 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:14)
   -      5    F    04        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg35 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:15)
   -      5    F    13        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg34 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:16)
   -      3    F    13        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg33 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:17)
   -      9    F    13        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg32 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:18)
   -      2    F    13        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg31 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:19)
   -      8    F    13        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg30 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:20)
   -      5    F    08        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg29 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:21)
   -     10    F    08        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg28 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:22)
   -      9    F    08        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg27 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:23)
   -      4    F    08        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg26 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:24)
   -      8    F    08        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg25 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:25)
   -      3    F    08        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg24 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:26)
   -      7    F    08        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg23 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:27)
   -      2    F    08        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg22 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:28)
   -      6    F    08        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg21 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:29)
   -      1    F    08        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg20 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:30)
   -      5    F    06        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg19 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:31)
   -     10    F    06        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg18 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:32)
   -      9    F    06        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg17 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:33)
   -      4    F    06        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg16 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:34)
   -      8    F    06        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg15 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:35)
   -      3    F    06        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg14 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:36)
   -      7    F    06        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg13 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:37)
   -      2    F    06        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg12 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:38)
   -      6    F    06        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg11 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:39)
   -      1    F    06        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg10 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:40)
   -      1    F    02        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg9 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:41)
   -      6    F    02        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg8 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:42)
   -      7    F    02        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg7 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:43)
   -      2    F    02        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg6 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:44)
   -     10    F    02        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg5 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:45)
   -      5    F    02        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg4 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:46)
   -      9    F    02        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg3 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:47)
   -      4    F    02        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg2 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:48)
   -      8    F    02        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg1 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:49)
   -      3    F    02        DFF              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg0 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:50)
   -      3    F    26        OR2              0    2    0   92  |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|clk_90 (|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|:14)
   -      9    A    10       AND2              0    2    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|LPM_ADD_SUB:241|addcore:adder|:59
   -      6    A    06        DFF   +          0    3    0    8  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|state~1
   -      3    A    01        DFF   +          0    4    0   20  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:20
   -      5    A    12        DFF   +          0    2    0   25  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:22
   -      1    A    01        DFF   +          0    4    0   10  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:24
   -      6    A    10        DFF   +          0    4    1    2  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|adr_count3 (|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:30)
   -      1    A    10        DFF   +          0    4    1    3  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|adr_count2 (|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:31)
   -      7    A    10        DFF   +          0    4    1    4  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|adr_count1 (|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:32)
   -      2    A    10        DFF   +          0    4    1    4  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|adr_count0 (|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:33)
   -     10    B    11        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~179~1
   -      9    B    11        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~206~1
   -      8    B    05        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~207~1
   -      5    B    11        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~207~2
   -      3    B    11        OR2        !     0    4    0    8  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:207
   -      3    A    12       AND2              0    4    0    2  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:212
   -      4    A    10        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~330~1
   -      8    A    10        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~342~1
   -      1    A    12        OR2    s         0    2    0    4  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~349~1
   -      3    A    10        OR2    s         0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~354~1
   -      8    A    12        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~468~1
   -      2    A    12        OR2        !     0    2    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:334|addcore:adder|:59
   -      6    A    12        OR2        !     0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:334|addcore:adder|:63
   -      4    D    07       AND2        !     0    3    0    4  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:676|addcore:adder|pcarry3
   -      2    D    11        OR2        !     0    2    0    3  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:676|addcore:adder|:87
   -      1    D    07        OR2        !     0    4    0    4  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:702|addcore:adder|pcarry3
   -      6    D    11        OR2        !     0    2    0    3  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:702|addcore:adder|:87
   -      3    A    03        DFF   +          0    1    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~1
   -      6    A    03        DFF   +          0    2    0    2  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~2
   -      4    A    03        DFF   +          0    3    0    2  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~3
   -      8    A    03        DFF   +          0    1    0    2  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~4
   -      8    A    06        DFF   +          0    3    0    4  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~5
   -      4    A    01        DFF   +          0    3    0   21  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~6
   -      1    A    03        DFF   +          0    4    0   14  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~7
   -      5    A    01        DFF   +          0    4    0   17  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~8
   -      9    A    01        DFF   +          0    4    0    3  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:10
   -     10    A    12        DFF   +          0    4    0    2  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_out_reg3 (|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:12)
   -      9    A    12        DFF   +          0    4    0    3  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_out_reg2 (|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:13)
   -      4    A    12        DFF   +          0    4    0    4  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_out_reg1 (|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:14)
   -      7    A    12        DFF   +          0    4    0    5  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_out_reg0 (|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:15)
   -      1    A    11        DFF   +          0    4    0   10  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_offset_reg7 (|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:38)
   -      6    A    11        DFF   +          0    4    0    4  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_offset_reg6 (|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:39)
   -      8    D    11        DFF   +          0    4    0    5  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_offset_reg5 (|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:40)
   -     10    D    08        DFF   +          0    4    0    6  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_offset_reg4 (|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:41)
   -      6    D    07        DFF   +          0    4    0    3  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_offset_reg3 (|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:42)
   -      9    A    13        DFF   +          0    4    0    6  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_offset_reg2 (|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:43)
   -      1    A    08        DFF   +          0    4    0    8  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_offset_reg1 (|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:44)
   -      6    A    08        DFF   +          0    4    0    8  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_offset_reg0 (|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:45)
   -      7    A    08       AND2              0    2    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:280
   -      4    A    06        OR2    s         0    4    0    4  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~962~1
   -     10    A    03        OR2    s         0    3    0    2  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~998~1
   -      1    D    11       AND2              0    2    0    9  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:1039
   -      7    A    03       AND2              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:1043
   -      2    A    01        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1081~1
   -      6    A    01       AND2    s   !     0    2    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1081~2
   -      8    A    01        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1081~3
   -      3    A    13        OR2    s   !     0    2    0   13  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1199~1
   -      3    D    08        OR2    s         0    4    0    2  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1199~2
   -      9    A    11       AND2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1199~3
   -      3    A    11        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1199~4
   -      8    A    11        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1199~5
   -      2    A    11        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1199~6
   -      5    A    06       AND2    s         0    4    0    4  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1223~1
   -      7    D    11        OR2    s         0    4    0    2  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1223~2
   -      7    A    11       AND2    s         0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1223~3
   -      2    D    08        OR2    s         0    4    0    2  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1223~4
   -      4    A    11        OR2    s         0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1223~5
   -     10    A    11        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1223~6
   -      5    A    11        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1223~7
   -     10    D    11        OR2    s         0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1247~1
   -      5    D    11       AND2    s         0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1247~2
   -      9    D    11        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1247~3
   -      4    D    11        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1247~4
   -      3    D    11        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1247~5
   -      5    A    13        OR2    s         0    4    0    2  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1271~1
   -      9    D    08        OR2    s         0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1271~2
   -      4    D    08       AND2    s         0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1271~3
   -      8    D    08        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1271~4
   -      1    D    08        OR2    s         0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1271~5
   -      3    D    07       AND2    s         0    2    0    3  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1295~1
   -      9    D    07        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1295~2
   -      7    D    07       AND2    s         0    2    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1295~3
   -      5    D    07        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1295~4
   -      2    D    07        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1295~5
   -      7    A    13        OR2    s         0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1319~1
   -      4    A    13       AND2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1319~2
   -      6    A    13        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1319~3
   -      2    A    13        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1319~4
   -      1    A    13        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1319~5
   -      2    A    08       AND2    s   !     0    2    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1343~1
   -      8    A    08       AND2    s         0    2    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1343~2
   -      3    A    08        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1343~3
   -      9    A    06       AND2    s         0    2    0    3  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1343~4
   -      4    A    08        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1343~5
   -      9    A    09       AND2    s         0    3    0    2  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1367~1
   -      9    A    08        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1367~2
   -      3    A    06        OR2    s         0    3    0    4  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1367~3
   -     10    A    08        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1367~4
   -      5    A    08        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1367~5
   -      4    D    23       AND2    s         0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~121~1
   -      9    D    23        OR2        !     0    2    0    3  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|:121
   -      5    D    16       AND2    s         0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~125~1
   -      3    D    23       AND2              0    3    0    5  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|:125
   -      4    D    16       AND2    s         0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~129~1
   -      1    D    16       AND2              0    2    0    6  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|:129
   -     10    D    21       AND2    s         0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~133~1
   -      1    D    20       AND2              0    2    0    5  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|:133
   -      9    D    21        OR2    s         0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~137~1
   -      8    D    21       AND2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~137~2
   -      3    D    21        OR2              0    4    0    2  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|:154
   -      1    D    28        DFF   +          0    3    0    4  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~1
   -      8    D    22        DFF   +          0    3    0   11  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~2
   -      9    D    28        DFF   +          0    3    0    4  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~3
   -      3    D    17        DFF   +          0    3    0    4  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~4
   -      5    D    22        DFF   +          0    3    0   17  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~5
   -      9    D    17        DFF   +          0    3    0   11  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~6
   -     10    D    17        DFF   +          0    4    0    7  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~7
   -      6    D    27       AND2    s         0    2    0   11  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~8~2
   -      1    D    22       AND2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~8~3
   -      1    D    15        OR2    s         0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~8~4
   -      7    D    19       AND2    s         0    2    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~8~5
   -      1    D    19       AND2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~8~6
   -      4    D    22        DFF   +          0    4    0   17  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~8
   -      3    D    28        DFF   +          0    4    0    2  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:7
   -      7    D    22        DFF   +          0    4    1    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:16
   -      2    D    17        DFF   +          0    4    0   11  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:18
   -      6    D    26        DFF   +          0    4    1    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_out6 (|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:20)
   -      6    D    15        DFF   +          0    4    1    2  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_out5 (|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:21)
   -      1    D    26        DFF   +          0    4    1    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_out4 (|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:22)
   -      7    D    26        DFF   +          0    4    1    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_out3 (|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:23)
   -      6    D    19        DFF   +          0    4    1    3  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_out2 (|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:24)
   -      1    D    24        DFF   +          0    4    1    3  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_out1 (|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:25)
   -      6    D    24        DFF   +          0    4    1    3  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_out0 (|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:26)
   -      6    D    21        DFF   +          0    4    0    3  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_reg6 (|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:45)
   -      2    D    21        DFF   +          0    4    0    6  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_reg5 (|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:46)
   -      1    D    18        DFF   +          0    4    0    6  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_reg4 (|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:47)
   -      9    D    16        DFF   +          0    4    0    5  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_reg3 (|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:48)
   -      7    D    23        DFF   +          0    4    0    4  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_reg2 (|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:49)
   -      5    D    18       AND2    s         0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_reg1~1 (|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~50~1)
   -      9    D    18        DFF   +          0    4    0    5  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_reg1 (|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:50)
   -     10    D    18        DFF   +          0    4    0    7  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_reg0 (|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:51)
   -      7    D    24       AND2              0    2    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:410
   -      7    D    15        OR2    s         0    4    0    2  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~449~1
   -      8    D    16        OR2              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:458
   -      3    D    16        OR2              0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:467
   -      1    D    23        OR2              0    3    0    2  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:476
   -      5    D    20        OR2              0    3    0    2  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:485
   -     10    D    20       AND2              0    2    0    2  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:1290
   -     10    D    26        OR2    s         0    3    0    3  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1442~1
   -      3    D    26        OR2    s         0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1442~2
   -      4    D    26        OR2    s         0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1442~3
   -      8    D    28       AND2    s   !     0    3    0    9  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1466~1
   -      2    D    15        OR2    s         0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1466~2
   -      8    D    15        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1466~3
   -      9    D    26        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1490~1
   -      8    D    26        OR2    s         0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1490~2
   -     10    D    16        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1514~1
   -      2    D    26        OR2    s         0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1514~2
   -      1    D    17        OR2    s   !     0    2    0    5  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1537~1
   -      8    D    19        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1538~1
   -      2    D    19        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1538~2
   -      9    D    19        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1538~3
   -      3    D    19        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1538~4
   -      4    D    19        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1538~5
   -      9    D    15        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1562~1
   -      5    D    15        OR2    s         0    3    0    2  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1562~2
   -      3    D    24       AND2    s         0    4    0    2  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1562~3
   -      9    D    24        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1562~4
   -      4    D    24        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1562~5
   -     10    D    24        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1562~6
   -      5    D    24        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1586~1
   -      8    D    24        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1586~2
   -      2    D    24        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1586~3
   -      8    D    17       AND2    s   !     0    2    0   14  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1610~1
   -      6    D    28        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1610~2
   -      4    D    28        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1610~3
   -      4    D    17        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1634~1
   -      2    D    20       AND2              0    2    0    6  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:1639
   -      9    D    22       AND2    s         0    2    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1660~1
   -      2    D    22        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1664~1
   -      7    D    28        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1666~1
   -      7    D    21        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1688~1
   -      1    D    21        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1688~2
   -      4    D    21        OR2    s         0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1712~1
   -      5    D    21        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1712~2
   -      8    D    18        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1736~1
   -      7    D    16        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1736~2
   -      6    D    16        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1760~1
   -      2    D    16        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1760~2
   -      2    D    23        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1784~1
   -      6    D    23        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1784~2
   -      2    D    28        OR2    s         0    4    0    2  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1808~1
   -      3    D    18       AND2    s         0    2    0    2  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1808~2
   -      5    D    27       AND2    s         0    2    0    7  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1808~3
   -      7    D    18        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1808~4
   -      2    D    18        OR2    s         0    4    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1808~5
   -      6    D    18        OR2    s         0    2    0    7  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1832~1
   -      4    D    18        OR2    s         0    3    0    1  |bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1832~2
   -      9    E    10        DFF              0    2    0   10  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:14
   -      6    E    07        DFF              0    2    0    6  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:16
   -      1    E    05        DFF              0    2    0    4  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:18
   -      7    E    07        DFF              0    2    0    6  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:20
   -      6    E    08        DFF              0    2    0    2  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:22
   -      7    E    06        DFF              0    2    1    0  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:46
   -      3    E    06        DFF              0    2    1    0  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:48
   -      6    E    06        DFF              0    2    1    0  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:50
   -      4    E    06        DFF              0    2    1    0  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:52
   -      1    E    06        DFF              0    2    1    0  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:54
   -      5    D    05        DFF              0    2    1    0  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:56
   -      8    D    05        DFF              0    2    1    0  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:58
   -      9    D    05        DFF              0    2    1    0  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:60
   -      8    E    04        DFF              0    2    0   35  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:62
   -      1    E    13        DFF              0    2    0    1  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:64
   -      3    F    15        DFF              0    2    0    7  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:66
   -      7    B    09        DFF              0    2    0    4  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_H_hi10 (|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:68)
   -      1    B    05        DFF              0    2    0    4  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_H_hi9 (|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:69)
   -      5    B    01        DFF              0    2    0    4  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_H_hi8 (|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:70)
   -      6    B    05        DFF              0    2    0    4  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_H_low7 (|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:79)
   -      6    B    11        DFF              0    2    0    5  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_H_low6 (|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:80)
   -      4    B    14        DFF              0    2    0    6  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_H_low5 (|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:81)
   -      6    B    14        DFF              0    2    0    5  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_H_low4 (|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:82)
   -      3    B    07        DFF              0    2    0    4  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_H_low3 (|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:83)
   -      8    B    01        DFF              0    2    0    5  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_H_low2 (|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:84)
   -      6    B    09       AND2    s         0    3    0    1  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_H_low1~1 (|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|~85~1)
   -      2    B    07        DFF              0    2    0    6  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_H_low1 (|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:85)
   -      1    B    07        DFF              0    2    0    6  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_H_low0 (|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:86)
   -      9    G    15        DFF              0    2    0    1  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_Burst_low7 (|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:87)
   -      6    G    15        DFF              0    2    0    1  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_Burst_low6 (|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:88)
   -     10    G    15        DFF              0    2    0    1  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_Burst_low5 (|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:89)
   -      8    G    23        DFF              0    2    0    1  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_Burst_low4 (|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:90)
   -      5    G    23        DFF              0    2    0    1  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_Burst_low3 (|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:91)
   -      3    D    20        DFF              0    2    0    1  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_Burst_low2 (|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:92)
   -     10    G    23        DFF              0    2    0    1  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_Burst_low1 (|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:93)
   -      8    D    20        DFF              0    2    0    1  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_Burst_low0 (|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:94)
   -      4    D    20        DFF              0    2    0    1  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_Burst_hi10 (|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:95)
   -      8    D    13        DFF              0    2    0    1  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_Burst_hi9 (|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:96)
   -      9    D    13        DFF              0    2    0    1  |bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_Burst_hi8 (|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:97)
   -      3    F    09        DFF   +          1    0    0    1  |bb2_pga1:153|bb2_ctrl_if:117|BB1_LEVEL_IN:176|:3
   -      1    B    12        DFF              0    3    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:94
   -      6    B    12        DFF              0    3    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:95
   -      7    B    13        OR2              0    2    0   10  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:98
   -      2    B    04        DFF              0    2    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:113
   -      1    B    13        OR2              0    2    0    9  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:117
   -      6    B    10        DFF              0    3    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:132
   -      1    B    04        DFF              0    3    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:133
   -     10    B    09        OR2              0    2    0   10  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:136
   -      1    B    08        DFF              0    3    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:151
   -      6    B    08        DFF              0    3    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:152
   -      3    B    01        OR2              0    2    0   10  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:155
   -      3    B    06        DFF              0    3    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:186
   -      9    B    06        DFF              0    3    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:187
   -      5    B    02        DFF              0    3    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:188
   -     10    B    02        DFF              0    3    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:189
   -      4    G    05        DFF              0    3    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:190
   -     10    G    05        DFF              0    3    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:191
   -      6    B    01        OR2              0    2    0   10  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:198
   -      7    B    01        OR2              0    2    0   10  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:199
   -      5    G    13        OR2              0    2    0   10  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:200
   -      3    G    07        DFF              0    3    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:292
   -      5    G    07        DFF              0    3    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:293
   -      2    G    13        OR2              0    2    0   12  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:296
   -     10    G    13        DFF              0    3    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|TC_data (|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:311)
   -      9    G    13        DFF              0    3    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:312
   -      7    B    12        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:108|:15
   -      2    B    12        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:108|:16
   -      8    B    12        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:108|:17
   -      3    B    12        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:108|:18
   -      9    B    12        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:108|:19
   -      4    B    12        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:108|:20
   -     10    B    12        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:108|:21
   -      5    B    12        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:108|QH (|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:108|:22)
   -      6    B    04        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:127|:15
   -      7    B    04        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:127|:16
   -      3    B    04        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:127|:17
   -      8    B    04        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:127|:18
   -      4    B    04        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:127|:19
   -      9    B    04        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:127|:20
   -      5    B    04        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:127|:21
   -     10    B    04        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:127|QH (|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:127|:22)
   -      5    B    10        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:146|:15
   -      9    B    10        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:146|:16
   -      3    B    10        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:146|:17
   -      7    B    10        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:146|:18
   -      1    B    10        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:146|:19
   -      8    B    10        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:146|:20
   -      2    B    10        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:146|:21
   -      4    B    10        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:146|QH (|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:146|:22)
   -      7    B    08        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:165|:15
   -      2    B    08        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:165|:16
   -      8    B    08        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:165|:17
   -      3    B    08        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:165|:18
   -      9    B    08        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:165|:19
   -      4    B    08        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:165|:20
   -     10    B    08        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:165|:21
   -      5    B    08        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:165|QH (|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:165|:22)
   -     10    B    06        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:228|:15
   -      4    B    06        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:228|:16
   -      5    B    06        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:228|:17
   -      2    B    06        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:228|:18
   -      8    B    06        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:228|:19
   -      1    B    06        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:228|:20
   -      6    B    06        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:228|:21
   -      7    B    06        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:228|QH (|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:228|:22)
   -      6    B    02        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:229|:15
   -      1    B    02        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:229|:16
   -      7    B    02        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:229|:17
   -      2    B    02        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:229|:18
   -      8    B    02        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:229|:19
   -      3    B    02        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:229|:20
   -      9    B    02        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:229|:21
   -      4    B    02        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:229|QH (|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:229|:22)
   -      9    G    05        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:230|:15
   -      3    G    05        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:230|:16
   -      8    G    05        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:230|:17
   -      1    G    05        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:230|:18
   -      6    G    05        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:230|:19
   -      2    G    05        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:230|:20
   -      7    G    05        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:230|:21
   -      5    G    05        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:230|QH (|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:230|:22)
   -      2    G    07        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:306|:15
   -      8    G    07        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:306|:16
   -      9    G    07        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:306|:17
   -      6    G    13        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:306|:18
   -      1    G    13        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:306|:19
   -      7    G    13        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:306|:20
   -      3    G    13        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:306|:21
   -      8    G    13        DFF              0    4    0    1  |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:306|QH (|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:306|:22)
   -      8    B    13       AND2              3    0    0    5  |bb2_pga1:153|bb2_ctrl_if:117|74138:4|:1
   -      2    B    13       AND2        !     3    1    0    8  |bb2_pga1:153|bb2_ctrl_if:117|74138:4|Y0N (|bb2_pga1:153|bb2_ctrl_if:117|74138:4|:15)
   -      3    B    13       AND2        !     3    1    0    8  |bb2_pga1:153|bb2_ctrl_if:117|74138:4|Y1N (|bb2_pga1:153|bb2_ctrl_if:117|74138:4|:16)
   -      2    B    27       AND2        !     3    1    0    8  |bb2_pga1:153|bb2_ctrl_if:117|74138:4|Y2N (|bb2_pga1:153|bb2_ctrl_if:117|74138:4|:17)
   -      6    B    27       AND2        !     3    1    0    6  |bb2_pga1:153|bb2_ctrl_if:117|74138:4|Y3N (|bb2_pga1:153|bb2_ctrl_if:117|74138:4|:18)
   -      2    B    09       AND2        !     3    1    0    8  |bb2_pga1:153|bb2_ctrl_if:117|74138:4|Y4N (|bb2_pga1:153|bb2_ctrl_if:117|74138:4|:19)
   -      7    B    07       AND2              3    0    0    8  |bb2_pga1:153|bb2_ctrl_if:117|74138:164|:1
   -      8    B    03       AND2        !     3    1    0   13  |bb2_pga1:153|bb2_ctrl_if:117|74138:164|Y0N (|bb2_pga1:153|bb2_ctrl_if:117|74138:164|:15)
   -      9    B    03       AND2        !     3    1    0   11  |bb2_pga1:153|bb2_ctrl_if:117|74138:164|Y1N (|bb2_pga1:153|bb2_ctrl_if:117|74138:164|:16)
   -      1    B    03       AND2        !     3    1    0   11  |bb2_pga1:153|bb2_ctrl_if:117|74138:164|Y2N (|bb2_pga1:153|bb2_ctrl_if:117|74138:164|:17)
   -      7    B    03       AND2        !     3    1    0   11  |bb2_pga1:153|bb2_ctrl_if:117|74138:164|Y3N (|bb2_pga1:153|bb2_ctrl_if:117|74138:164|:18)
   -      4    B    07       AND2        !     3    1    0   11  |bb2_pga1:153|bb2_ctrl_if:117|74138:164|Y4N (|bb2_pga1:153|bb2_ctrl_if:117|74138:164|:19)
   -     10    B    01       AND2        !     3    1    0   11  |bb2_pga1:153|bb2_ctrl_if:117|74138:164|Y5N (|bb2_pga1:153|bb2_ctrl_if:117|74138:164|:20)
   -      4    B    09       AND2        !     3    1    0   11  |bb2_pga1:153|bb2_ctrl_if:117|74138:164|Y6N (|bb2_pga1:153|bb2_ctrl_if:117|74138:164|:21)
   -      4    B    01       AND2        !     3    1    0   10  |bb2_pga1:153|bb2_ctrl_if:117|74138:164|Y7N (|bb2_pga1:153|bb2_ctrl_if:117|74138:164|:22)
   -      3    D    09       AND2              0    3    0    3  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|LPM_ADD_SUB:175|addcore:adder|:79
   -      4    D    09       AND2              0    3    0    3  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|LPM_ADD_SUB:175|addcore:adder|:87
   -      9    D    25       AND2              0    2    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|LPM_ADD_SUB:175|addcore:adder|:91
   -      7    D    06        DFF   +          0    1    0    2  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|state~1
   -      1    D    06        DFF   +          0    4    0   10  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|state~2
   -     10    D    06       AND2    s         0    2    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|state~3~2
   -      8    D    06        DFF   +          0    4    0   11  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|state~3
   -      6    D    25        DFF   +          0    4    0    7  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|:3
   -      2    D    25        DFF   +          0    4    0    3  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|burst_count7 (|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|:5)
   -      7    D    25        DFF   +          0    4    0    4  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|burst_count6 (|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|:6)
   -      3    D    25        DFF   +          0    4    0    5  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|burst_count5 (|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|:7)
   -      9    D    06        DFF   +          0    4    0    4  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|burst_count4 (|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|:8)
   -      7    D    09        DFF   +          0    4    0    5  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|burst_count3 (|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|:9)
   -      8    D    09        DFF   +          0    4    0    4  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|burst_count2 (|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|:10)
   -      2    D    09        DFF   +          0    4    0    5  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|burst_count1 (|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|:11)
   -      5    D    06        DFF   +          0    4    0    5  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|burst_count0 (|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|:12)
   -     10    D    09        OR2    s         0    3    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|~217~1
   -      4    D    25        OR2    s         0    3    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|~217~2
   -      3    D    06        OR2        !     0    4    0    3  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|:217
   -      5    D    25        OR2    s         0    4    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|~256~1
   -      8    D    25        OR2    s         0    4    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|~266~1
   -      1    D    25        OR2    s         0    3    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|~275~1
   -      5    D    09        OR2    s         0    4    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|~284~1
   -      9    D    09        OR2    s         0    3    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|~293~1
   -      1    D    09        OR2    s         0    4    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|~302~1
   -      6    D    09        OR2    s         0    3    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|~311~1
   -     10    G    26       AND2              0    3    0    3  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|LPM_ADD_SUB:172|addcore:adder|:125
   -     10    G    19       AND2              0    3    0    2  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|LPM_ADD_SUB:172|addcore:adder|:133
   -      9    G    22        OR2        !     0    3    0    4  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|LPM_ADD_SUB:263|addcore:adder|:125
   -      2    G    27        OR2        !     0    2    0    4  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|LPM_ADD_SUB:263|addcore:adder|:129
   -     10    G    18        OR2        !     0    4    0    2  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|LPM_ADD_SUB:263|addcore:adder|:137
   -      8    F    28        DFF   +          0    1    0    2  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|state~1
   -     10    F    28        DFF   +          0    1    0    3  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|state~2
   -      9    F    28        DFF   +          0    3    0    3  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|state~3
   -      4    F    15        DFF   +          0    2    0   10  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|state~4
   -      7    F    17        DFF   +          0    4    0   18  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|state~5
   -      6    F    28        DFF   +          0    4    1    2  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:3
   -      1    F    17        DFF   +          0    4    0   21  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:5
   -      9    G    18        DFF   +          0    4    0    3  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|ramadr_count6 (|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:21)
   -     10    G    27        DFF   +          0    4    0    4  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|ramadr_count5 (|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:22)
   -      6    G    27        DFF   +          0    4    0    6  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|ramadr_count4 (|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:23)
   -      7    G    18        DFF   +          0    4    0    5  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|ramadr_count3 (|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:24)
   -      5    G    22        DFF   +          0    4    0    4  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|ramadr_count2 (|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:25)
   -      8    G    22        DFF   +          0    4    0    6  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|ramadr_count1 (|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:26)
   -      3    G    21        DFF   +          0    4    0    7  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|ramadr_count0 (|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:27)
   -      8    G    19        DFF   +          0    4    0    4  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount6 (|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:28)
   -      4    G    19        DFF   +          0    4    0    5  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount5 (|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:29)
   -      6    G    19        DFF   +          0    4    0    5  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount4 (|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:30)
   -      3    G    19        DFF   +          0    4    0    6  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount3 (|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:31)
   -      9    G    26        DFF   +          0    4    0    5  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount2 (|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:32)
   -      8    G    26        DFF   +          0    4    0    6  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount1 (|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:33)
   -      5    G    26        DFF   +          0    4    0    6  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount0 (|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:34)
   -      7    G    26        OR2    s         0    4    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|~237~1
   -      3    G    26        OR2        !     0    4    0    2  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:237
   -      4    F    28        OR2    s         0    3    0    8  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|~323~1
   -      8    G    18        OR2    s         0    4    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|~323~2
   -      3    G    27        OR2    s         0    4    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|~341~1
   -      8    G    27        OR2    s         0    3    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|~359~1
   -      6    G    18        OR2    s         0    3    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|~377~1
   -      7    G    22        OR2    s         0    4    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|~395~1
   -      4    G    22        OR2    s         0    3    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|~413~1
   -      1    G    21        OR2    s         0    2    0    6  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|~431~1
   -      7    F    28        OR2              0    4    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:448
   -      1    G    19        OR2    s         0    4    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|~461~1
   -      7    G    19        OR2    s         0    3    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|~479~1
   -      2    G    19        OR2    s         0    4    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|~497~1
   -      9    G    19        OR2    s         0    3    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|~515~1
   -      4    G    26        OR2    s         0    4    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|~533~1
   -      6    G    26        OR2    s         0    3    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|~551~1
   -      9    F    17       AND2              0    2    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:579
   -      4    F    21       AND2              0    3    0    3  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|LPM_ADD_SUB:134|addcore:adder|:71
   -      9    F    18       AND2              0    2    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|LPM_ADD_SUB:134|addcore:adder|:75
   -      5    F    21        DFF   +          0    3    0    2  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|state~1
   -      1    F    21        DFF   +          0    4    0    8  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|state~2
   -      6    F    21       AND2    s         0    2    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|state~3~2
   -      2    F    21        DFF   +          0    4    0    9  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|state~3
   -      8    F    21        DFF   +          0    4    0    6  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|:4
   -      2    F    18        DFF   +          0    4    0    3  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|burst_count5 (|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|:6)
   -      6    F    18        DFF   +          0    4    0    4  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|burst_count4 (|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|:7)
   -      1    F    18        DFF   +          0    4    0    5  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|burst_count3 (|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|:8)
   -     10    F    21        DFF   +          0    4    0    4  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|burst_count2 (|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|:9)
   -      4    F    20        DFF   +          0    4    0    5  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|burst_count1 (|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|:10)
   -     10    F    22        DFF   +          0    4    0    5  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|burst_count0 (|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|:11)
   -      5    F    18       AND2    s         0    3    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|~170~1
   -      3    F    21       AND2              0    4    0    3  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|:170
   -      8    F    18        OR2    s         0    4    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|~218~1
   -      4    F    18        OR2    s         0    4    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|~228~1
   -      3    F    18        OR2    s         0    3    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|~237~1
   -      7    F    21        OR2    s         0    4    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|~246~1
   -      5    F    20        OR2    s         0    3    0    1  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|~255~1
   -      9    F    21       AND2    s         0    2    0    2  |bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|~277~1
   -      2    G    21      LCELL    s         1    0    1    0  |bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:17|OUT~1 (|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:17|~4~1)
   -      4    G    24      LCELL    s         1    0    1    0  |bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:18|OUT~1 (|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:18|~4~1)
   -      3    G    28      LCELL    s         1    0    1    0  |bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:19|OUT~1 (|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:19|~4~1)
   -      1    G    28      LCELL    s         1    0    1    0  |bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:20|OUT~1 (|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:20|~4~1)
   -      2    F    27      LCELL    s         1    0    1    0  |bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:21|OUT~1 (|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:21|~4~1)
   -      1    F    28      LCELL    s         1    0    1    0  |bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:23|OUT~1 (|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:23|~4~1)
   -      2    F    28      LCELL    s         1    0    1    0  |bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:24|OUT~1 (|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:24|~4~1)
   -      1    F    22      LCELL    s         1    0    1    0  |bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:25|OUT~1 (|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:25|~4~1)
   -      3    F    28      LCELL    s         1    0    1    0  |bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:26|OUT~1 (|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:26|~4~1)
   -      1    G    26       AND2              0    2    1    0  |bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:27|~4~1~3
   -      2    G    26       AND2              0    2    1    0  |bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:28|~4~1~3
   -      1    G    17       AND2              0    2    1    0  |bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:29|~4~1~3
   -      1    G    24       AND2              0    2    1    0  |bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:30|~4~1~3
   -      2    G    24       AND2              0    2    1    0  |bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:31|~4~1~3
   -      3    G    24       AND2              0    2    1    0  |bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:32|~4~1~3
   -      2    G    28       AND2              0    2    1    0  |bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:33|~4~1~3


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell
p = Packed register


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb12_top_pga1.rpt
bb12_top_pga1

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:      39/124( 31%)    58/ 62( 93%)    53/ 62( 85%)   15/20( 75%)      0/20(  0%)     0/20(  0%)
B:      21/124( 16%)    41/ 62( 66%)    35/ 62( 56%)    6/20( 30%)     10/20( 50%)     0/20(  0%)
C:      14/124( 11%)    29/ 62( 46%)    48/ 62( 77%)    0/20(  0%)     12/20( 60%)     0/20(  0%)
D:      33/124( 26%)    59/ 62( 95%)    43/ 62( 69%)   12/20( 60%)      4/20( 20%)     0/20(  0%)
E:      37/124( 29%)    61/ 62( 98%)    49/ 62( 79%)    6/20( 30%)     10/20( 50%)     0/20(  0%)
F:      25/124( 20%)    24/ 62( 38%)    49/ 62( 79%)    3/20( 15%)     13/20( 65%)     0/20(  0%)
G:      53/124( 42%)    61/ 62( 98%)    54/ 62( 87%)    4/20( 20%)     11/20( 55%)     0/20(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      8/30( 26%)     0/4(  0%)      0/4(  0%)       2/4( 50%)
02:     10/30( 33%)     0/4(  0%)      0/4(  0%)       3/4( 75%)
03:      8/30( 26%)     0/4(  0%)      0/4(  0%)       3/4( 75%)
04:      7/30( 23%)     1/4( 25%)      2/4( 50%)       0/4(  0%)
05:      8/30( 26%)     0/4(  0%)      3/4( 75%)       0/4(  0%)
06:      8/30( 26%)     0/4(  0%)      3/4( 75%)       0/4(  0%)
07:     10/30( 33%)     0/4(  0%)      4/4(100%)       0/4(  0%)
08:      8/30( 26%)     0/4(  0%)      3/4( 75%)       0/4(  0%)
09:     10/30( 33%)     0/4(  0%)      3/4( 75%)       0/4(  0%)
10:      4/30( 13%)     0/4(  0%)      3/4( 75%)       0/4(  0%)
11:      9/30( 30%)     0/4(  0%)      3/4( 75%)       0/4(  0%)
12:      6/30( 20%)     0/4(  0%)      4/4(100%)       0/4(  0%)
13:     10/30( 33%)     0/4(  0%)      3/4( 75%)       0/4(  0%)
14:      9/30( 30%)     0/4(  0%)      3/4( 75%)       0/4(  0%)
15:      4/30( 13%)     1/4( 25%)      2/4( 50%)       0/4(  0%)
16:      6/30( 20%)     2/4( 50%)      1/4( 25%)       0/4(  0%)
17:      7/30( 23%)     2/4( 50%)      2/4( 50%)       0/4(  0%)
18:      6/30( 20%)     1/4( 25%)      2/4( 50%)       0/4(  0%)
19:     10/30( 33%)     0/4(  0%)      3/4( 75%)       0/4(  0%)
20:      4/30( 13%)     1/4( 25%)      2/4( 50%)       0/4(  0%)
21:      5/30( 16%)     0/4(  0%)      3/4( 75%)       0/4(  0%)
22:      3/30( 10%)     0/4(  0%)      4/4(100%)       0/4(  0%)
23:      4/30( 13%)     0/4(  0%)      3/4( 75%)       0/4(  0%)
24:      4/30( 13%)     0/4(  0%)      3/4( 75%)       0/4(  0%)
25:      7/30( 23%)     0/4(  0%)      3/4( 75%)       0/4(  0%)
26:      4/30( 13%)     0/4(  0%)      3/4( 75%)       0/4(  0%)
27:      9/30( 30%)     0/4(  0%)      3/4( 75%)       0/4(  0%)
28:      4/30( 13%)     0/4(  0%)      2/4( 50%)       0/4(  0%)


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb12_top_pga1.rpt
bb12_top_pga1

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT      433         CLK
LCELL       92         |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|clk_90
LCELL       92         |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|clk_90
LCELL       12         |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:296
LCELL       12         |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:296
DFF         11         |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:7
DFF         11         |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:7
LCELL       10         |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:200
LCELL       10         |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:200
LCELL       10         |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:199
LCELL       10         |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:198
LCELL       10         |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:155
LCELL       10         |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:136
LCELL       10         |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:98
LCELL       10         |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:98
LCELL       10         |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:136
LCELL       10         |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:155
LCELL       10         |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:198
LCELL       10         |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:199
LCELL        9         |bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:117
LCELL        9         |bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:117
LCELL        8         |bb1_pga1:152|bb1_ctrl_if:116|74138:4|Y2N
LCELL        8         |bb1_pga1:152|bb1_ctrl_if:116|74138:4|Y1N
LCELL        8         |bb1_pga1:152|bb1_ctrl_if:116|74138:4|Y4N
LCELL        8         |bb2_pga1:153|bb2_ctrl_if:117|74138:4|Y0N
LCELL        8         |bb2_pga1:153|bb2_ctrl_if:117|74138:4|Y1N
LCELL        8         |bb2_pga1:153|bb2_ctrl_if:117|74138:4|Y2N
LCELL        8         |bb2_pga1:153|bb2_ctrl_if:117|74138:4|Y4N
LCELL        8         |bb1_pga1:152|bb1_ctrl_if:116|74138:4|Y0N
LCELL        6         |bb1_pga1:152|bb1_ctrl_if:116|74138:4|Y3N
LCELL        6         |bb2_pga1:153|bb2_ctrl_if:117|74138:4|Y3N


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb12_top_pga1.rpt
bb12_top_pga1

** CLEAR SIGNALS **

Type     Fan-out       Name
DFF        102         |bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:13
DFF        102         |bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:13


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb12_top_pga1.rpt
bb12_top_pga1

** EQUATIONS **

BB1_level : INPUT;
BB2_level : INPUT;
BB3_4_END : INPUT;
BURST1_RAM_DATA0 : INPUT;
BURST1_RAM_DATA1 : INPUT;
BURST1_RAM_DATA2 : INPUT;
BURST1_RAM_DATA3 : INPUT;
BURST1_RAM_DATA4 : INPUT;
BURST1_RAM_DATA5 : INPUT;
BURST1_RAM_DATA6 : INPUT;
BURST1_RAM_DATA7 : INPUT;
BURST1_RAM_DATA8 : INPUT;
BURST2_RAM_DATA0 : INPUT;
BURST2_RAM_DATA1 : INPUT;
BURST2_RAM_DATA2 : INPUT;
BURST2_RAM_DATA3 : INPUT;
BURST2_RAM_DATA4 : INPUT;
BURST2_RAM_DATA5 : INPUT;
BURST2_RAM_DATA6 : INPUT;
BURST2_RAM_DATA7 : INPUT;
BURST2_RAM_DATA8 : INPUT;
CLK      : INPUT;
ctrl_adr0 : INPUT;
ctrl_adr1 : INPUT;
ctrl_adr2 : INPUT;
ctrl_adr3 : INPUT;
ctrl_adr4 : INPUT;
FH_G     : INPUT;
FH_M     : INPUT;
FLASH_DATA0 : INPUT;
FLASH_DATA1 : INPUT;
FLASH_DATA2 : INPUT;
FLASH_DATA3 : INPUT;
FLASH_DATA4 : INPUT;
FLASH_DATA5 : INPUT;
FLASH_DATA6 : INPUT;
FLASH_DATA7 : INPUT;
FLASH_DATA8 : INPUT;
F4_M     : INPUT;
F8_G     : INPUT;
SYNC1_TC_RAM_DATA0 : INPUT;
SYNC1_TC_RAM_DATA1 : INPUT;
SYNC1_TC_RAM_DATA2 : INPUT;
SYNC1_TC_RAM_DATA3 : INPUT;
SYNC1_TC_RAM_DATA4 : INPUT;
SYNC1_TC_RAM_DATA5 : INPUT;
SYNC1_TC_RAM_DATA6 : INPUT;
SYNC1_TC_RAM_DATA7 : INPUT;
SYNC2_TC_RAM_DATA0 : INPUT;
SYNC2_TC_RAM_DATA1 : INPUT;
SYNC2_TC_RAM_DATA2 : INPUT;
SYNC2_TC_RAM_DATA3 : INPUT;
SYNC2_TC_RAM_DATA4 : INPUT;
SYNC2_TC_RAM_DATA5 : INPUT;
SYNC2_TC_RAM_DATA6 : INPUT;
SYNC2_TC_RAM_DATA7 : INPUT;
_RD      : INPUT;
_WE      : INPUT;

-- Node name is 'BB1_BURST_RAM_ADR6_0' 
-- Equation name is 'BB1_BURST_RAM_ADR6_0', type is output 
BB1_BURST_RAM_ADR6_0 = TRI(_LC2_A9, !_LC6_A20);

-- Node name is 'BB1_BURST_RAM_ADR6_1' 
-- Equation name is 'BB1_BURST_RAM_ADR6_1', type is output 
BB1_BURST_RAM_ADR6_1 = TRI(_LC1_A7, !_LC6_A20);

-- Node name is 'BB1_BURST_RAM_ADR6_2' 
-- Equation name is 'BB1_BURST_RAM_ADR6_2', type is output 
BB1_BURST_RAM_ADR6_2 = TRI(_LC3_A7, !_LC6_A20);

-- Node name is 'BB1_BURST_RAM_ADR6_3' 
-- Equation name is 'BB1_BURST_RAM_ADR6_3', type is output 
BB1_BURST_RAM_ADR6_3 = TRI(_LC3_A4, !_LC6_A20);

-- Node name is 'BB1_BURST_RAM_ADR6_4' 
-- Equation name is 'BB1_BURST_RAM_ADR6_4', type is output 
BB1_BURST_RAM_ADR6_4 = TRI(_LC2_A4, !_LC6_A20);

-- Node name is 'BB1_BURST_RAM_ADR6_5' 
-- Equation name is 'BB1_BURST_RAM_ADR6_5', type is output 
BB1_BURST_RAM_ADR6_5 = TRI(_LC1_A4, !_LC6_A20);

-- Node name is 'BB1_BURST_RAM_ADR6_6' 
-- Equation name is 'BB1_BURST_RAM_ADR6_6', type is output 
BB1_BURST_RAM_ADR6_6 = TRI(_LC2_A7, !_LC6_A20);

-- Node name is 'BB1_BURST_RAM_DATA8_0' 
-- Equation name is 'BB1_BURST_RAM_DATA8_0', type is output 
BB1_BURST_RAM_DATA8_0 = TRI(_LC5_G11, !_LC6_A20);

-- Node name is 'BB1_BURST_RAM_DATA8_1' 
-- Equation name is 'BB1_BURST_RAM_DATA8_1', type is output 
BB1_BURST_RAM_DATA8_1 = TRI(_LC4_G11, !_LC6_A20);

-- Node name is 'BB1_BURST_RAM_DATA8_2' 
-- Equation name is 'BB1_BURST_RAM_DATA8_2', type is output 
BB1_BURST_RAM_DATA8_2 = TRI(_LC2_G11, !_LC6_A20);

-- Node name is 'BB1_BURST_RAM_DATA8_3' 
-- Equation name is 'BB1_BURST_RAM_DATA8_3', type is output 
BB1_BURST_RAM_DATA8_3 = TRI(_LC1_G11, !_LC6_A20);

-- Node name is 'BB1_BURST_RAM_DATA8_4' 
-- Equation name is 'BB1_BURST_RAM_DATA8_4', type is output 
BB1_BURST_RAM_DATA8_4 = TRI(_LC6_G11, !_LC6_A20);

-- Node name is 'BB1_BURST_RAM_DATA8_5' 
-- Equation name is 'BB1_BURST_RAM_DATA8_5', type is output 
BB1_BURST_RAM_DATA8_5 = TRI(_LC7_G11, !_LC6_A20);

-- Node name is 'BB1_BURST_RAM_DATA8_6' 
-- Equation name is 'BB1_BURST_RAM_DATA8_6', type is output 
BB1_BURST_RAM_DATA8_6 = TRI(_LC3_G11, !_LC6_A20);

-- Node name is 'BB1_BURST_RAM_DATA8_7' 
-- Equation name is 'BB1_BURST_RAM_DATA8_7', type is output 
BB1_BURST_RAM_DATA8_7 = TRI(_LC5_G24, !_LC6_A20);

-- Node name is 'BB1_BURST_RAM_DATA8_8' 
-- Equation name is 'BB1_BURST_RAM_DATA8_8', type is output 
BB1_BURST_RAM_DATA8_8 = TRI(_LC6_G24, !_LC6_A20);

-- Node name is 'BB1_DAC_DATA0' 
-- Equation name is 'BB1_DAC_DATA0', type is output 
BB1_DAC_DATA0 =  _LC7_E12;

-- Node name is 'BB1_DAC_DATA1' 
-- Equation name is 'BB1_DAC_DATA1', type is output 
BB1_DAC_DATA1 =  _LC9_E12;

-- Node name is 'BB1_DAC_DATA2' 
-- Equation name is 'BB1_DAC_DATA2', type is output 
BB1_DAC_DATA2 =  _LC10_E12;

-- Node name is 'BB1_DAC_DATA3' 
-- Equation name is 'BB1_DAC_DATA3', type is output 
BB1_DAC_DATA3 =  _LC1_D5;

-- Node name is 'BB1_DAC_DATA4' 
-- Equation name is 'BB1_DAC_DATA4', type is output 
BB1_DAC_DATA4 =  _LC1_D10;

-- Node name is 'BB1_DAC_DATA5' 
-- Equation name is 'BB1_DAC_DATA5', type is output 
BB1_DAC_DATA5 =  _LC1_D12;

-- Node name is 'BB1_DAC_DATA6' 
-- Equation name is 'BB1_DAC_DATA6', type is output 
BB1_DAC_DATA6 =  _LC1_D1;

-- Node name is 'BB1_DAC_DATA7' 
-- Equation name is 'BB1_DAC_DATA7', type is output 
BB1_DAC_DATA7 =  _LC2_D10;

-- Node name is 'BB1_DAC_DATA8' 
-- Equation name is 'BB1_DAC_DATA8', type is output 
BB1_DAC_DATA8 =  _LC2_D12;

-- Node name is 'BB1_DAC_DATA9' 
-- Equation name is 'BB1_DAC_DATA9', type is output 
BB1_DAC_DATA9 =  _LC2_D1;

-- Node name is 'BB1_DAC_DATA10' 
-- Equation name is 'BB1_DAC_DATA10', type is output 
BB1_DAC_DATA10 =  _LC9_D10;

-- Node name is 'BB1_DAC_DATA11' 
-- Equation name is 'BB1_DAC_DATA11', type is output 
BB1_DAC_DATA11 =  _LC4_D2;

-- Node name is 'BB1_H_INT' 
-- Equation name is 'BB1_H_INT', type is output 
BB1_H_INT =  _LC6_D22;

-- Node name is 'BB1_SYNCRAM_FINEADR11_40' 
-- Equation name is 'BB1_SYNCRAM_FINEADR11_40', type is output 
BB1_SYNCRAM_FINEADR11_40 =  _LC2_E4;

-- Node name is 'BB1_SYNCRAM_FINEADR11_41' 
-- Equation name is 'BB1_SYNCRAM_FINEADR11_41', type is output 
BB1_SYNCRAM_FINEADR11_41 =  _LC3_E4;

-- Node name is 'BB1_SYNCRAM_FINEADR11_42' 
-- Equation name is 'BB1_SYNCRAM_FINEADR11_42', type is output 
BB1_SYNCRAM_FINEADR11_42 =  _LC1_E4;

-- Node name is 'BB1_SYNCRAM_FINEADR11_43' 
-- Equation name is 'BB1_SYNCRAM_FINEADR11_43', type is output 
BB1_SYNCRAM_FINEADR11_43 =  _LC4_E4;

-- Node name is 'BB1_SYNCRAM_FINEADR11_44' 
-- Equation name is 'BB1_SYNCRAM_FINEADR11_44', type is output 
BB1_SYNCRAM_FINEADR11_44 =  _LC5_E4;

-- Node name is 'BB1_SYNCRAM_FINEADR11_45' 
-- Equation name is 'BB1_SYNCRAM_FINEADR11_45', type is output 
BB1_SYNCRAM_FINEADR11_45 =  _LC6_E4;

-- Node name is 'BB1_SYNCRAM_FINEADR11_46' 
-- Equation name is 'BB1_SYNCRAM_FINEADR11_46', type is output 
BB1_SYNCRAM_FINEADR11_46 =  _LC10_E4;

-- Node name is 'BB1_SYNCRAM_FINEADR11_47' 
-- Equation name is 'BB1_SYNCRAM_FINEADR11_47', type is output 
BB1_SYNCRAM_FINEADR11_47 =  _LC6_E2;

-- Node name is 'BB1_SYNCRAM_SAMPLEADR3_0' 
-- Equation name is 'BB1_SYNCRAM_SAMPLEADR3_0', type is output 
BB1_SYNCRAM_SAMPLEADR3_0 =  _LC7_C19;

-- Node name is 'BB1_SYNCRAM_SAMPLEADR3_1' 
-- Equation name is 'BB1_SYNCRAM_SAMPLEADR3_1', type is output 
BB1_SYNCRAM_SAMPLEADR3_1 =  _LC6_C21;

-- Node name is 'BB1_SYNCRAM_SAMPLEADR3_2' 
-- Equation name is 'BB1_SYNCRAM_SAMPLEADR3_2', type is output 
BB1_SYNCRAM_SAMPLEADR3_2 =  _LC2_C21;

-- Node name is 'BB1_SYNCRAM_SAMPLEADR3_3' 
-- Equation name is 'BB1_SYNCRAM_SAMPLEADR3_3', type is output 
BB1_SYNCRAM_SAMPLEADR3_3 =  _LC6_C19;

-- Node name is 'BB1_TC_ADR0' 
-- Equation name is 'BB1_TC_ADR0', type is output 
BB1_TC_ADR0 =  _LC1_C15;

-- Node name is 'BB1_TC_ADR1' 
-- Equation name is 'BB1_TC_ADR1', type is output 
BB1_TC_ADR1 =  _LC6_C15;

-- Node name is 'BB1_TC_ADR2' 
-- Equation name is 'BB1_TC_ADR2', type is output 
BB1_TC_ADR2 =  _LC6_C23;

-- Node name is 'BB1_TC_ADR3' 
-- Equation name is 'BB1_TC_ADR3', type is output 
BB1_TC_ADR3 =  _LC7_C16;

-- Node name is 'BB1_TC_ADR4' 
-- Equation name is 'BB1_TC_ADR4', type is output 
BB1_TC_ADR4 =  _LC1_C16;

-- Node name is 'BB1_TC_ADR5' 
-- Equation name is 'BB1_TC_ADR5', type is output 
BB1_TC_ADR5 =  _LC6_C27;

-- Node name is 'BB1_TC_ADR6' 
-- Equation name is 'BB1_TC_ADR6', type is output 
BB1_TC_ADR6 =  _LC8_C16;

-- Node name is 'BB1_TC_BITADR0' 
-- Equation name is 'BB1_TC_BITADR0', type is output 
BB1_TC_BITADR0 =  _LC6_F20;

-- Node name is 'BB1_TC_BITADR1' 
-- Equation name is 'BB1_TC_BITADR1', type is output 
BB1_TC_BITADR1 =  _LC2_F20;

-- Node name is 'BB1_TC_BITADR2' 
-- Equation name is 'BB1_TC_BITADR2', type is output 
BB1_TC_BITADR2 =  _LC8_F20;

-- Node name is 'BB1_TC_BITADR3' 
-- Equation name is 'BB1_TC_BITADR3', type is output 
BB1_TC_BITADR3 =  _LC7_F20;

-- Node name is 'BB1_TC_DOWN_UP' 
-- Equation name is 'BB1_TC_DOWN_UP', type is output 
BB1_TC_DOWN_UP =  _LC6_C16;

-- Node name is 'BB1_V_INT' 
-- Equation name is 'BB1_V_INT', type is output 
BB1_V_INT =  _LC6_E23;

-- Node name is 'BB1_WE_BURSTRAM' 
-- Equation name is 'BB1_WE_BURSTRAM', type is output 
BB1_WE_BURSTRAM = TRI(_LC2_A2, !_LC6_A20);

-- Node name is 'BB1_2_END' 
-- Equation name is 'BB1_2_END', type is output 
BB1_2_END =  _LC1_F19;

-- Node name is 'BB2_BURST_RAM_ADR6_0' 
-- Equation name is 'BB2_BURST_RAM_ADR6_0', type is output 
BB2_BURST_RAM_ADR6_0 = TRI(_LC1_G26, !_LC1_F17);

-- Node name is 'BB2_BURST_RAM_ADR6_1' 
-- Equation name is 'BB2_BURST_RAM_ADR6_1', type is output 
BB2_BURST_RAM_ADR6_1 = TRI(_LC2_G26, !_LC1_F17);

-- Node name is 'BB2_BURST_RAM_ADR6_2' 
-- Equation name is 'BB2_BURST_RAM_ADR6_2', type is output 
BB2_BURST_RAM_ADR6_2 = TRI(_LC1_G17, !_LC1_F17);

-- Node name is 'BB2_BURST_RAM_ADR6_3' 
-- Equation name is 'BB2_BURST_RAM_ADR6_3', type is output 
BB2_BURST_RAM_ADR6_3 = TRI(_LC1_G24, !_LC1_F17);

-- Node name is 'BB2_BURST_RAM_ADR6_4' 
-- Equation name is 'BB2_BURST_RAM_ADR6_4', type is output 
BB2_BURST_RAM_ADR6_4 = TRI(_LC2_G24, !_LC1_F17);

-- Node name is 'BB2_BURST_RAM_ADR6_5' 
-- Equation name is 'BB2_BURST_RAM_ADR6_5', type is output 
BB2_BURST_RAM_ADR6_5 = TRI(_LC3_G24, !_LC1_F17);

-- Node name is 'BB2_BURST_RAM_ADR6_6' 
-- Equation name is 'BB2_BURST_RAM_ADR6_6', type is output 
BB2_BURST_RAM_ADR6_6 = TRI(_LC2_G28, !_LC1_F17);

-- Node name is 'BB2_BURST_RAM_DATA8_0' 
-- Equation name is 'BB2_BURST_RAM_DATA8_0', type is output 
BB2_BURST_RAM_DATA8_0 = TRI(_LC2_G21, !_LC1_F17);

-- Node name is 'BB2_BURST_RAM_DATA8_1' 
-- Equation name is 'BB2_BURST_RAM_DATA8_1', type is output 
BB2_BURST_RAM_DATA8_1 = TRI(_LC4_G24, !_LC1_F17);

-- Node name is 'BB2_BURST_RAM_DATA8_2' 
-- Equation name is 'BB2_BURST_RAM_DATA8_2', type is output 
BB2_BURST_RAM_DATA8_2 = TRI(_LC3_G28, !_LC1_F17);

-- Node name is 'BB2_BURST_RAM_DATA8_3' 
-- Equation name is 'BB2_BURST_RAM_DATA8_3', type is output 
BB2_BURST_RAM_DATA8_3 = TRI(_LC1_G28, !_LC1_F17);

-- Node name is 'BB2_BURST_RAM_DATA8_4' 
-- Equation name is 'BB2_BURST_RAM_DATA8_4', type is output 
BB2_BURST_RAM_DATA8_4 = TRI(_LC2_F27, !_LC1_F17);

-- Node name is 'BB2_BURST_RAM_DATA8_5' 
-- Equation name is 'BB2_BURST_RAM_DATA8_5', type is output 
BB2_BURST_RAM_DATA8_5 = TRI(_LC1_F28, !_LC1_F17);

-- Node name is 'BB2_BURST_RAM_DATA8_6' 
-- Equation name is 'BB2_BURST_RAM_DATA8_6', type is output 
BB2_BURST_RAM_DATA8_6 = TRI(_LC2_F28, !_LC1_F17);

-- Node name is 'BB2_BURST_RAM_DATA8_7' 
-- Equation name is 'BB2_BURST_RAM_DATA8_7', type is output 
BB2_BURST_RAM_DATA8_7 = TRI(_LC1_F22, !_LC1_F17);

-- Node name is 'BB2_BURST_RAM_DATA8_8' 
-- Equation name is 'BB2_BURST_RAM_DATA8_8', type is output 
BB2_BURST_RAM_DATA8_8 = TRI(_LC3_F28, !_LC1_F17);

-- Node name is 'BB2_DAC_DATA0' 
-- Equation name is 'BB2_DAC_DATA0', type is output 
BB2_DAC_DATA0 =  _LC3_A15;

-- Node name is 'BB2_DAC_DATA1' 
-- Equation name is 'BB2_DAC_DATA1', type is output 
BB2_DAC_DATA1 =  _LC5_A18;

-- Node name is 'BB2_DAC_DATA2' 
-- Equation name is 'BB2_DAC_DATA2', type is output 
BB2_DAC_DATA2 =  _LC8_A26;

-- Node name is 'BB2_DAC_DATA3' 
-- Equation name is 'BB2_DAC_DATA3', type is output 
BB2_DAC_DATA3 =  _LC9_A24;

-- Node name is 'BB2_DAC_DATA4' 
-- Equation name is 'BB2_DAC_DATA4', type is output 
BB2_DAC_DATA4 =  _LC3_A22;

-- Node name is 'BB2_DAC_DATA5' 
-- Equation name is 'BB2_DAC_DATA5', type is output 
BB2_DAC_DATA5 =  _LC10_A18;

-- Node name is 'BB2_DAC_DATA6' 
-- Equation name is 'BB2_DAC_DATA6', type is output 
BB2_DAC_DATA6 =  _LC10_A24;

-- Node name is 'BB2_DAC_DATA7' 
-- Equation name is 'BB2_DAC_DATA7', type is output 
BB2_DAC_DATA7 =  _LC9_A27;

-- Node name is 'BB2_DAC_DATA8' 
-- Equation name is 'BB2_DAC_DATA8', type is output 
BB2_DAC_DATA8 =  _LC4_A22;

-- Node name is 'BB2_DAC_DATA9' 
-- Equation name is 'BB2_DAC_DATA9', type is output 
BB2_DAC_DATA9 =  _LC3_A24;

-- Node name is 'BB2_DAC_DATA10' 
-- Equation name is 'BB2_DAC_DATA10', type is output 
BB2_DAC_DATA10 =  _LC5_A15;

-- Node name is 'BB2_DAC_DATA11' 
-- Equation name is 'BB2_DAC_DATA11', type is output 
BB2_DAC_DATA11 =  _LC5_A23;

-- Node name is 'BB2_H_INT' 
-- Equation name is 'BB2_H_INT', type is output 
BB2_H_INT =  _LC6_F7;

-- Node name is 'BB2_SYNCRAM_FINEADR11_40' 
-- Equation name is 'BB2_SYNCRAM_FINEADR11_40', type is output 
BB2_SYNCRAM_FINEADR11_40 =  _LC9_D5;

-- Node name is 'BB2_SYNCRAM_FINEADR11_41' 
-- Equation name is 'BB2_SYNCRAM_FINEADR11_41', type is output 
BB2_SYNCRAM_FINEADR11_41 =  _LC8_D5;

-- Node name is 'BB2_SYNCRAM_FINEADR11_42' 
-- Equation name is 'BB2_SYNCRAM_FINEADR11_42', type is output 
BB2_SYNCRAM_FINEADR11_42 =  _LC5_D5;

-- Node name is 'BB2_SYNCRAM_FINEADR11_43' 
-- Equation name is 'BB2_SYNCRAM_FINEADR11_43', type is output 
BB2_SYNCRAM_FINEADR11_43 =  _LC1_E6;

-- Node name is 'BB2_SYNCRAM_FINEADR11_44' 
-- Equation name is 'BB2_SYNCRAM_FINEADR11_44', type is output 
BB2_SYNCRAM_FINEADR11_44 =  _LC4_E6;

-- Node name is 'BB2_SYNCRAM_FINEADR11_45' 
-- Equation name is 'BB2_SYNCRAM_FINEADR11_45', type is output 
BB2_SYNCRAM_FINEADR11_45 =  _LC6_E6;

-- Node name is 'BB2_SYNCRAM_FINEADR11_46' 
-- Equation name is 'BB2_SYNCRAM_FINEADR11_46', type is output 
BB2_SYNCRAM_FINEADR11_46 =  _LC3_E6;

-- Node name is 'BB2_SYNCRAM_FINEADR11_47' 
-- Equation name is 'BB2_SYNCRAM_FINEADR11_47', type is output 
BB2_SYNCRAM_FINEADR11_47 =  _LC7_E6;

-- Node name is 'BB2_SYNCRAM_SAMPLEADR3_0' 
-- Equation name is 'BB2_SYNCRAM_SAMPLEADR3_0', type is output 
BB2_SYNCRAM_SAMPLEADR3_0 =  _LC6_A17;

-- Node name is 'BB2_SYNCRAM_SAMPLEADR3_1' 
-- Equation name is 'BB2_SYNCRAM_SAMPLEADR3_1', type is output 
BB2_SYNCRAM_SAMPLEADR3_1 =  _LC8_A28;

-- Node name is 'BB2_SYNCRAM_SAMPLEADR3_2' 
-- Equation name is 'BB2_SYNCRAM_SAMPLEADR3_2', type is output 
BB2_SYNCRAM_SAMPLEADR3_2 =  _LC6_A28;

-- Node name is 'BB2_SYNCRAM_SAMPLEADR3_3' 
-- Equation name is 'BB2_SYNCRAM_SAMPLEADR3_3', type is output 
BB2_SYNCRAM_SAMPLEADR3_3 =  _LC1_A17;

-- Node name is 'BB2_TC_ADR0' 
-- Equation name is 'BB2_TC_ADR0', type is output 
BB2_TC_ADR0 =  _LC6_D24;

-- Node name is 'BB2_TC_ADR1' 
-- Equation name is 'BB2_TC_ADR1', type is output 
BB2_TC_ADR1 =  _LC1_D24;

-- Node name is 'BB2_TC_ADR2' 
-- Equation name is 'BB2_TC_ADR2', type is output 
BB2_TC_ADR2 =  _LC6_D19;

-- Node name is 'BB2_TC_ADR3' 
-- Equation name is 'BB2_TC_ADR3', type is output 
BB2_TC_ADR3 =  _LC7_D26;

-- Node name is 'BB2_TC_ADR4' 
-- Equation name is 'BB2_TC_ADR4', type is output 
BB2_TC_ADR4 =  _LC1_D26;

-- Node name is 'BB2_TC_ADR5' 
-- Equation name is 'BB2_TC_ADR5', type is output 
BB2_TC_ADR5 =  _LC6_D15;

-- Node name is 'BB2_TC_ADR6' 
-- Equation name is 'BB2_TC_ADR6', type is output 
BB2_TC_ADR6 =  _LC6_D26;

-- Node name is 'BB2_TC_BITADR0' 
-- Equation name is 'BB2_TC_BITADR0', type is output 
BB2_TC_BITADR0 =  _LC2_A10;

-- Node name is 'BB2_TC_BITADR1' 
-- Equation name is 'BB2_TC_BITADR1', type is output 
BB2_TC_BITADR1 =  _LC7_A10;

-- Node name is 'BB2_TC_BITADR2' 
-- Equation name is 'BB2_TC_BITADR2', type is output 
BB2_TC_BITADR2 =  _LC1_A10;

-- Node name is 'BB2_TC_BITADR3' 
-- Equation name is 'BB2_TC_BITADR3', type is output 
BB2_TC_BITADR3 =  _LC6_A10;

-- Node name is 'BB2_TC_DOWN_UP' 
-- Equation name is 'BB2_TC_DOWN_UP', type is output 
BB2_TC_DOWN_UP =  _LC7_D22;

-- Node name is 'BB2_V_INT' 
-- Equation name is 'BB2_V_INT', type is output 
BB2_V_INT =  _LC6_E9;

-- Node name is 'BB2_WE_BURSTRAM' 
-- Equation name is 'BB2_WE_BURSTRAM', type is output 
BB2_WE_BURSTRAM = TRI(_LC6_F28, !_LC1_F17);

-- Node name is 'BB12_BURST_FLASH_ADR6_0' 
-- Equation name is 'BB12_BURST_FLASH_ADR6_0', type is output 
BB12_BURST_FLASH_ADR6_0 = TRI(_LC2_G20,  _LC2_D27);

-- Node name is 'BB12_BURST_FLASH_ADR6_1' 
-- Equation name is 'BB12_BURST_FLASH_ADR6_1', type is output 
BB12_BURST_FLASH_ADR6_1 = TRI(_LC2_G22,  _LC2_D27);

-- Node name is 'BB12_BURST_FLASH_ADR6_2' 
-- Equation name is 'BB12_BURST_FLASH_ADR6_2', type is output 
BB12_BURST_FLASH_ADR6_2 = TRI(_LC1_G22,  _LC2_D27);

-- Node name is 'BB12_BURST_FLASH_ADR6_3' 
-- Equation name is 'BB12_BURST_FLASH_ADR6_3', type is output 
BB12_BURST_FLASH_ADR6_3 = TRI(_LC6_G16,  _LC2_D27);

-- Node name is 'BB12_BURST_FLASH_ADR6_4' 
-- Equation name is 'BB12_BURST_FLASH_ADR6_4', type is output 
BB12_BURST_FLASH_ADR6_4 = TRI(_LC4_G18,  _LC2_D27);

-- Node name is 'BB12_BURST_FLASH_ADR6_5' 
-- Equation name is 'BB12_BURST_FLASH_ADR6_5', type is output 
BB12_BURST_FLASH_ADR6_5 = TRI(_LC1_G16,  _LC2_D27);

-- Node name is 'BB12_BURST_FLASH_ADR6_6' 
-- Equation name is 'BB12_BURST_FLASH_ADR6_6', type is output 
BB12_BURST_FLASH_ADR6_6 = TRI(_LC1_G18,  _LC2_D27);

-- Node name is 'BB12_BURST_FLASH_17_7ADR0' 
-- Equation name is 'BB12_BURST_FLASH_17_7ADR0', type is output 
BB12_BURST_FLASH_17_7ADR0 = TRI(_LC5_G15,  _LC2_D27);

-- Node name is 'BB12_BURST_FLASH_17_7ADR1' 
-- Equation name is 'BB12_BURST_FLASH_17_7ADR1', type is output 
BB12_BURST_FLASH_17_7ADR1 = TRI(_LC4_G23,  _LC2_D27);

-- Node name is 'BB12_BURST_FLASH_17_7ADR2' 
-- Equation name is 'BB12_BURST_FLASH_17_7ADR2', type is output 
BB12_BURST_FLASH_17_7ADR2 = TRI(_LC3_D27,  _LC2_D27);

-- Node name is 'BB12_BURST_FLASH_17_7ADR3' 
-- Equation name is 'BB12_BURST_FLASH_17_7ADR3', type is output 
BB12_BURST_FLASH_17_7ADR3 = TRI(_LC3_G23,  _LC2_D27);

-- Node name is 'BB12_BURST_FLASH_17_7ADR4' 
-- Equation name is 'BB12_BURST_FLASH_17_7ADR4', type is output 
BB12_BURST_FLASH_17_7ADR4 = TRI(_LC2_G23,  _LC2_D27);

-- Node name is 'BB12_BURST_FLASH_17_7ADR5' 
-- Equation name is 'BB12_BURST_FLASH_17_7ADR5', type is output 
BB12_BURST_FLASH_17_7ADR5 = TRI(_LC4_G15,  _LC2_D27);

-- Node name is 'BB12_BURST_FLASH_17_7ADR6' 
-- Equation name is 'BB12_BURST_FLASH_17_7ADR6', type is output 
BB12_BURST_FLASH_17_7ADR6 = TRI(_LC3_G15,  _LC2_D27);

-- Node name is 'BB12_BURST_FLASH_17_7ADR7' 
-- Equation name is 'BB12_BURST_FLASH_17_7ADR7', type is output 
BB12_BURST_FLASH_17_7ADR7 = TRI(_LC2_G15,  _LC2_D27);

-- Node name is 'BB12_BURST_FLASH_17_7ADR8' 
-- Equation name is 'BB12_BURST_FLASH_17_7ADR8', type is output 
BB12_BURST_FLASH_17_7ADR8 = TRI(_LC2_D13,  _LC2_D27);

-- Node name is 'BB12_BURST_FLASH_17_7ADR9' 
-- Equation name is 'BB12_BURST_FLASH_17_7ADR9', type is output 
BB12_BURST_FLASH_17_7ADR9 = TRI(_LC3_D13,  _LC2_D27);

-- Node name is 'BB12_BURST_FLASH_17_7ADR10' 
-- Equation name is 'BB12_BURST_FLASH_17_7ADR10', type is output 
BB12_BURST_FLASH_17_7ADR10 = TRI(_LC4_D27,  _LC2_D27);

-- Node name is 'BB12_BURST_G_M_ADR19' 
-- Equation name is 'BB12_BURST_G_M_ADR19', type is output 
BB12_BURST_G_M_ADR19 = TRI(_LC2_G18,  _LC2_D27);

-- Node name is 'CTRL_DATA0' 
-- Equation name is 'CTRL_DATA0', type is bidir 
CTRL_DATA0 = TRI(_LC5_B19,  _LC2_B19);

-- Node name is 'CTRL_DATA1' 
-- Equation name is 'CTRL_DATA1', type is bidir 
CTRL_DATA1 = TRI(_LC6_B19,  _LC2_B19);

-- Node name is 'CTRL_DATA2' 
-- Equation name is 'CTRL_DATA2', type is bidir 
CTRL_DATA2 = TRI(_LC4_B19,  _LC2_B19);

-- Node name is 'CTRL_DATA3' 
-- Equation name is 'CTRL_DATA3', type is bidir 
CTRL_DATA3 = TRI(_LC1_B16,  _LC2_B19);

-- Node name is 'CTRL_DATA4' 
-- Equation name is 'CTRL_DATA4', type is bidir 
CTRL_DATA4 = TRI(_LC3_B19,  _LC2_B19);

-- Node name is 'CTRL_DATA5' 
-- Equation name is 'CTRL_DATA5', type is bidir 
CTRL_DATA5 = TRI(_LC1_B19,  _LC2_B19);

-- Node name is 'CTRL_DATA6' 
-- Equation name is 'CTRL_DATA6', type is bidir 
CTRL_DATA6 = TRI(_LC3_B27,  _LC2_B19);

-- Node name is 'CTRL_DATA7' 
-- Equation name is 'CTRL_DATA7', type is bidir 
CTRL_DATA7 = TRI(_LC4_F9,  _LC2_B19);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:97' = '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_Burst_hi8' 
-- Equation name is '_LC6_D13', type is buried 
_LC6_D13 = DFF( CTRL_DATA7, !_LC2_B21,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:96' = '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_Burst_hi9' 
-- Equation name is '_LC1_D13', type is buried 
_LC1_D13 = DFF( CTRL_DATA6, !_LC2_B21,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:95' = '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_Burst_hi10' 
-- Equation name is '_LC7_D27', type is buried 
_LC7_D27 = DFF( CTRL_DATA5, !_LC2_B21,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:94' = '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_Burst_low0' 
-- Equation name is '_LC4_G21', type is buried 
_LC4_G21 = DFF( CTRL_DATA7, !_LC3_B21,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:93' = '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_Burst_low1' 
-- Equation name is '_LC6_G23', type is buried 
_LC6_G23 = DFF( CTRL_DATA6, !_LC3_B21,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:92' = '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_Burst_low2' 
-- Equation name is '_LC1_D27', type is buried 
_LC1_D27 = DFF( CTRL_DATA5, !_LC3_B21,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:91' = '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_Burst_low3' 
-- Equation name is '_LC1_G23', type is buried 
_LC1_G23 = DFF( CTRL_DATA4, !_LC3_B21,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:90' = '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_Burst_low4' 
-- Equation name is '_LC7_G23', type is buried 
_LC7_G23 = DFF( CTRL_DATA3, !_LC3_B21,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:89' = '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_Burst_low5' 
-- Equation name is '_LC8_G15', type is buried 
_LC8_G15 = DFF( CTRL_DATA2, !_LC3_B21,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:88' = '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_Burst_low6' 
-- Equation name is '_LC7_G15', type is buried 
_LC7_G15 = DFF( CTRL_DATA1, !_LC3_B21,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:87' = '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_Burst_low7' 
-- Equation name is '_LC1_G15', type is buried 
_LC1_G15 = DFF( CTRL_DATA0, !_LC3_B21,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:70' = '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_H_hi8' 
-- Equation name is '_LC1_E22', type is buried 
_LC1_E22 = DFF( CTRL_DATA7, !_LC4_B21,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:69' = '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_H_hi9' 
-- Equation name is '_LC6_E20', type is buried 
_LC6_E20 = DFF( CTRL_DATA6, !_LC4_B21,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:68' = '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_H_hi10' 
-- Equation name is '_LC6_E22', type is buried 
_LC6_E22 = DFF( CTRL_DATA5, !_LC4_B21,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:86' = '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_H_low0' 
-- Equation name is '_LC2_B18', type is buried 
_LC2_B18 = DFF( CTRL_DATA7, !_LC5_B21,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|~85~1' = '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_H_low1~1' 
-- Equation name is '_LC4_B23', type is buried 
-- synthesized logic cell 
_LC4_B23 = LCELL( _EQ001);
  _EQ001 =  _LC2_B23 &  _LC6_B23 &  _LC9_B16;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:85' = '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_H_low1' 
-- Equation name is '_LC6_B23', type is buried 
_LC6_B23 = DFF( CTRL_DATA6, !_LC5_B21,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:84' = '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_H_low2' 
-- Equation name is '_LC2_B23', type is buried 
_LC2_B23 = DFF( CTRL_DATA5, !_LC5_B21,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:83' = '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_H_low3' 
-- Equation name is '_LC6_B18', type is buried 
_LC6_B18 = DFF( CTRL_DATA4, !_LC5_B21,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:82' = '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_H_low4' 
-- Equation name is '_LC10_B23', type is buried 
_LC10_B23 = DFF( CTRL_DATA3, !_LC5_B21,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:81' = '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_H_low5' 
-- Equation name is '_LC9_B16', type is buried 
_LC9_B16 = DFF( CTRL_DATA2, !_LC5_B21,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:80' = '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_H_low6' 
-- Equation name is '_LC6_B21', type is buried 
_LC6_B21 = DFF( CTRL_DATA1, !_LC5_B21,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:79' = '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|vec_H_low7' 
-- Equation name is '_LC1_B18', type is buried 
_LC1_B18 = DFF( CTRL_DATA0, !_LC5_B21,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:14' 
-- Equation name is '_LC1_E20', type is buried 
_LC1_E20 = DFF( CTRL_DATA0, !_LC4_B21,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:16' 
-- Equation name is '_LC8_E18', type is buried 
_LC8_E18 = DFF( CTRL_DATA1, !_LC4_B21,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:18' 
-- Equation name is '_LC4_E27', type is buried 
_LC4_E27 = DFF( CTRL_DATA2, !_LC4_B21,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:20' 
-- Equation name is '_LC5_E19', type is buried 
_LC5_E19 = DFF( CTRL_DATA3, !_LC4_B21,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:22' 
-- Equation name is '_LC3_E27', type is buried 
_LC3_E27 = DFF( CTRL_DATA4, !_LC4_B21,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:46' 
-- Equation name is '_LC6_E2', type is buried 
_LC6_E2  = DFF( CTRL_DATA0, !_LC4_B13,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:48' 
-- Equation name is '_LC10_E4', type is buried 
_LC10_E4 = DFF( CTRL_DATA1, !_LC4_B13,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:50' 
-- Equation name is '_LC6_E4', type is buried 
_LC6_E4  = DFF( CTRL_DATA2, !_LC4_B13,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:52' 
-- Equation name is '_LC5_E4', type is buried 
_LC5_E4  = DFF( CTRL_DATA3, !_LC4_B13,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:54' 
-- Equation name is '_LC4_E4', type is buried 
_LC4_E4  = DFF( CTRL_DATA4, !_LC4_B13,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:56' 
-- Equation name is '_LC1_E4', type is buried 
_LC1_E4  = DFF( CTRL_DATA5, !_LC4_B13,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:58' 
-- Equation name is '_LC3_E4', type is buried 
_LC3_E4  = DFF( CTRL_DATA6, !_LC4_B13,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:60' 
-- Equation name is '_LC2_E4', type is buried 
_LC2_E4  = DFF( CTRL_DATA7, !_LC4_B13,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:62' 
-- Equation name is '_LC8_E25', type is buried 
_LC8_E25 = DFF( CTRL_DATA0, !_LC2_B21,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:64' 
-- Equation name is '_LC1_E15', type is buried 
_LC1_E15 = DFF( CTRL_DATA1, !_LC2_B21,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_CONTROLLER_IF:139|:66' 
-- Equation name is '_LC2_E6', type is buried 
_LC2_E6  = DFF( CTRL_DATA2, !_LC2_B21,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|BB1_LEVEL_IN:176|:3' 
-- Equation name is '_LC6_F9', type is buried 
_LC6_F9  = DFF( BB1_level, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:311' = '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|TC_data' 
-- Equation name is '_LC3_B28', type is buried 
_LC3_B28 = DFF( _EQ002,  _LC10_B24,  VCC,  VCC);
  _EQ002 =  _LC8_B28
         # !_LC3_B24;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:94' 
-- Equation name is '_LC2_G9', type is buried 
_LC2_G9  = DFF( _EQ003,  _LC4_G7,  VCC,  VCC);
  _EQ003 =  _LC7_G9
         # !_LC6_B3;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:95' 
-- Equation name is '_LC7_G9', type is buried 
_LC7_G9  = DFF( _EQ004,  _LC4_G7,  VCC,  VCC);
  _EQ004 =  _LC4_G12 &  _LC6_B3;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:98' 
-- Equation name is '_LC4_G7', type is buried 
_LC4_G7  = LCELL( _EQ005);
  _EQ005 = !_LC6_B3
         #  _LC8_C10;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:113' 
-- Equation name is '_LC2_B17', type is buried 
_LC2_B17 = DFF(!_LC7_B18,  _LC1_B17,  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:117' 
-- Equation name is '_LC1_B17', type is buried 
_LC1_B17 = LCELL( _EQ006);
  _EQ006 = !_LC7_B18
         #  _LC8_C10;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:132' 
-- Equation name is '_LC1_B20', type is buried 
_LC1_B20 = DFF( _EQ007,  _LC3_B16,  VCC,  VCC);
  _EQ007 =  _LC6_B20
         # !_LC4_B27;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:133' 
-- Equation name is '_LC6_B20', type is buried 
_LC6_B20 = DFF( _EQ008,  _LC3_B16,  VCC,  VCC);
  _EQ008 =  _LC4_B27 &  _LC5_B17;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:136' 
-- Equation name is '_LC3_B16', type is buried 
_LC3_B16 = LCELL( _EQ009);
  _EQ009 = !_LC4_B27
         #  _LC8_C10;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:151' 
-- Equation name is '_LC1_B15', type is buried 
_LC1_B15 = DFF( _EQ010,  _LC1_B24,  VCC,  VCC);
  _EQ010 =  _LC2_B15
         # !_LC9_B24;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:152' 
-- Equation name is '_LC2_B15', type is buried 
_LC2_B15 = DFF( _EQ011,  _LC1_B24,  VCC,  VCC);
  _EQ011 =  _LC9_B20 &  _LC9_B24;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:155' 
-- Equation name is '_LC1_B24', type is buried 
_LC1_B24 = LCELL( _EQ012);
  _EQ012 = !_LC9_B24
         #  _LC8_C10;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:186' 
-- Equation name is '_LC1_G12', type is buried 
_LC1_G12 = DFF( _EQ013,  _LC2_G6,  VCC,  VCC);
  _EQ013 =  _LC6_G12
         # !_LC3_B3;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:187' 
-- Equation name is '_LC6_G12', type is buried 
_LC6_G12 = DFF( _EQ014,  _LC2_G6,  VCC,  VCC);
  _EQ014 =  _LC3_B3 &  _LC10_G12;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:188' 
-- Equation name is '_LC1_G7', type is buried 
_LC1_G7  = DFF( _EQ015,  _LC5_G6,  VCC,  VCC);
  _EQ015 =  _LC6_G7
         # !_LC4_B3;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:189' 
-- Equation name is '_LC6_G7', type is buried 
_LC6_G7  = DFF( _EQ016,  _LC5_G6,  VCC,  VCC);
  _EQ016 =  _LC1_B22 &  _LC4_B3;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:190' 
-- Equation name is '_LC4_B22', type is buried 
_LC4_B22 = DFF( _EQ017,  _LC2_B24,  VCC,  VCC);
  _EQ017 =  _LC9_B22
         # !_LC7_B24;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:191' 
-- Equation name is '_LC9_B22', type is buried 
_LC9_B22 = DFF( _EQ018,  _LC2_B24,  VCC,  VCC);
  _EQ018 =  _LC7_B24 &  _LC9_B15;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:198' 
-- Equation name is '_LC2_G6', type is buried 
_LC2_G6  = LCELL( _EQ019);
  _EQ019 = !_LC3_B3
         #  _LC8_C10;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:199' 
-- Equation name is '_LC5_G6', type is buried 
_LC5_G6  = LCELL( _EQ020);
  _EQ020 = !_LC4_B3
         #  _LC8_C10;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:200' 
-- Equation name is '_LC2_B24', type is buried 
_LC2_B24 = LCELL( _EQ021);
  _EQ021 = !_LC7_B24
         #  _LC8_C10;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:292' 
-- Equation name is '_LC8_B26', type is buried 
_LC8_B26 = DFF( _EQ022,  _LC10_B24,  VCC,  VCC);
  _EQ022 =  _LC3_B26
         # !_LC3_B24;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:293' 
-- Equation name is '_LC3_B26', type is buried 
_LC3_B26 = DFF( _EQ023,  _LC10_B24,  VCC,  VCC);
  _EQ023 =  _LC3_B24 &  _LC4_G9;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:296' 
-- Equation name is '_LC10_B24', type is buried 
_LC10_B24 = LCELL( _EQ024);
  _EQ024 = !_LC3_B24
         #  _LC8_C10;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|:312' 
-- Equation name is '_LC8_B28', type is buried 
_LC8_B28 = DFF( _EQ025,  _LC10_B24,  VCC,  VCC);
  _EQ025 =  _LC3_B24 &  _LC7_B28;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:108|:22' = '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:108|QH' 
-- Equation name is '_LC4_G9', type is buried 
_LC4_G9  = DFF( _EQ026,  _LC4_G7,  VCC,  VCC);
  _EQ026 =  _LC6_B3 &  _LC9_G9
         #  CTRL_DATA7 & !_LC6_B3;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:108|:15' 
-- Equation name is '_LC6_G9', type is buried 
_LC6_G9  = DFF( _EQ027,  _LC4_G7,  VCC,  VCC);
  _EQ027 =  _LC2_G9 &  _LC6_B3
         #  CTRL_DATA0 & !_LC6_B3;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:108|:16' 
-- Equation name is '_LC1_G9', type is buried 
_LC1_G9  = DFF( _EQ028,  _LC4_G7,  VCC,  VCC);
  _EQ028 =  _LC6_B3 &  _LC6_G9
         #  CTRL_DATA1 & !_LC6_B3;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:108|:17' 
-- Equation name is '_LC8_G9', type is buried 
_LC8_G9  = DFF( _EQ029,  _LC4_G7,  VCC,  VCC);
  _EQ029 =  _LC1_G9 &  _LC6_B3
         #  CTRL_DATA2 & !_LC6_B3;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:108|:18' 
-- Equation name is '_LC3_G9', type is buried 
_LC3_G9  = DFF( _EQ030,  _LC4_G7,  VCC,  VCC);
  _EQ030 =  _LC6_B3 &  _LC8_G9
         #  CTRL_DATA3 & !_LC6_B3;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:108|:19' 
-- Equation name is '_LC10_G9', type is buried 
_LC10_G9 = DFF( _EQ031,  _LC4_G7,  VCC,  VCC);
  _EQ031 =  _LC3_G9 &  _LC6_B3
         #  CTRL_DATA4 & !_LC6_B3;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:108|:20' 
-- Equation name is '_LC5_G9', type is buried 
_LC5_G9  = DFF( _EQ032,  _LC4_G7,  VCC,  VCC);
  _EQ032 =  _LC6_B3 &  _LC10_G9
         #  CTRL_DATA5 & !_LC6_B3;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:108|:21' 
-- Equation name is '_LC9_G9', type is buried 
_LC9_G9  = DFF( _EQ033,  _LC4_G7,  VCC,  VCC);
  _EQ033 =  _LC5_G9 &  _LC6_B3
         #  CTRL_DATA6 & !_LC6_B3;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:127|:22' = '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:127|QH' 
-- Equation name is '_LC5_B17', type is buried 
_LC5_B17 = DFF( _EQ034,  _LC1_B17,  VCC,  VCC);
  _EQ034 =  _LC7_B18 &  _LC10_B17
         #  CTRL_DATA7 & !_LC7_B18;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:127|:15' 
-- Equation name is '_LC9_B17', type is buried 
_LC9_B17 = DFF( _EQ035,  _LC1_B17,  VCC,  VCC);
  _EQ035 =  _LC2_B17 &  _LC7_B18
         #  CTRL_DATA0 & !_LC7_B18;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:127|:16' 
-- Equation name is '_LC8_B17', type is buried 
_LC8_B17 = DFF( _EQ036,  _LC1_B17,  VCC,  VCC);
  _EQ036 =  _LC7_B18 &  _LC9_B17
         #  CTRL_DATA1 & !_LC7_B18;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:127|:17' 
-- Equation name is '_LC7_B17', type is buried 
_LC7_B17 = DFF( _EQ037,  _LC1_B17,  VCC,  VCC);
  _EQ037 =  _LC7_B18 &  _LC8_B17
         #  CTRL_DATA2 & !_LC7_B18;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:127|:18' 
-- Equation name is '_LC4_B17', type is buried 
_LC4_B17 = DFF( _EQ038,  _LC1_B17,  VCC,  VCC);
  _EQ038 =  _LC7_B17 &  _LC7_B18
         #  CTRL_DATA3 & !_LC7_B18;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:127|:19' 
-- Equation name is '_LC6_B17', type is buried 
_LC6_B17 = DFF( _EQ039,  _LC1_B17,  VCC,  VCC);
  _EQ039 =  _LC4_B17 &  _LC7_B18
         #  CTRL_DATA4 & !_LC7_B18;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:127|:20' 
-- Equation name is '_LC3_B17', type is buried 
_LC3_B17 = DFF( _EQ040,  _LC1_B17,  VCC,  VCC);
  _EQ040 =  _LC6_B17 &  _LC7_B18
         #  CTRL_DATA5 & !_LC7_B18;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:127|:21' 
-- Equation name is '_LC10_B17', type is buried 
_LC10_B17 = DFF( _EQ041,  _LC1_B17,  VCC,  VCC);
  _EQ041 =  _LC3_B17 &  _LC7_B18
         #  CTRL_DATA6 & !_LC7_B18;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:146|:22' = '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:146|QH' 
-- Equation name is '_LC9_B20', type is buried 
_LC9_B20 = DFF( _EQ042,  _LC3_B16,  VCC,  VCC);
  _EQ042 =  _LC4_B27 &  _LC7_B20
         #  CTRL_DATA7 & !_LC4_B27;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:146|:15' 
-- Equation name is '_LC5_B20', type is buried 
_LC5_B20 = DFF( _EQ043,  _LC3_B16,  VCC,  VCC);
  _EQ043 =  _LC1_B20 &  _LC4_B27
         #  CTRL_DATA0 & !_LC4_B27;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:146|:16' 
-- Equation name is '_LC4_B20', type is buried 
_LC4_B20 = DFF( _EQ044,  _LC3_B16,  VCC,  VCC);
  _EQ044 =  _LC4_B27 &  _LC5_B20
         #  CTRL_DATA1 & !_LC4_B27;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:146|:17' 
-- Equation name is '_LC10_B20', type is buried 
_LC10_B20 = DFF( _EQ045,  _LC3_B16,  VCC,  VCC);
  _EQ045 =  _LC4_B20 &  _LC4_B27
         #  CTRL_DATA2 & !_LC4_B27;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:146|:18' 
-- Equation name is '_LC3_B20', type is buried 
_LC3_B20 = DFF( _EQ046,  _LC3_B16,  VCC,  VCC);
  _EQ046 =  _LC4_B27 &  _LC10_B20
         #  CTRL_DATA3 & !_LC4_B27;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:146|:19' 
-- Equation name is '_LC8_B20', type is buried 
_LC8_B20 = DFF( _EQ047,  _LC3_B16,  VCC,  VCC);
  _EQ047 =  _LC3_B20 &  _LC4_B27
         #  CTRL_DATA4 & !_LC4_B27;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:146|:20' 
-- Equation name is '_LC2_B20', type is buried 
_LC2_B20 = DFF( _EQ048,  _LC3_B16,  VCC,  VCC);
  _EQ048 =  _LC4_B27 &  _LC8_B20
         #  CTRL_DATA5 & !_LC4_B27;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:146|:21' 
-- Equation name is '_LC7_B20', type is buried 
_LC7_B20 = DFF( _EQ049,  _LC3_B16,  VCC,  VCC);
  _EQ049 =  _LC2_B20 &  _LC4_B27
         #  CTRL_DATA6 & !_LC4_B27;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:165|:22' = '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:165|QH' 
-- Equation name is '_LC9_B15', type is buried 
_LC9_B15 = DFF( _EQ050,  _LC1_B24,  VCC,  VCC);
  _EQ050 =  _LC3_B15 &  _LC9_B24
         #  CTRL_DATA7 & !_LC9_B24;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:165|:15' 
-- Equation name is '_LC6_B15', type is buried 
_LC6_B15 = DFF( _EQ051,  _LC1_B24,  VCC,  VCC);
  _EQ051 =  _LC1_B15 &  _LC9_B24
         #  CTRL_DATA0 & !_LC9_B24;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:165|:16' 
-- Equation name is '_LC7_B15', type is buried 
_LC7_B15 = DFF( _EQ052,  _LC1_B24,  VCC,  VCC);
  _EQ052 =  _LC6_B15 &  _LC9_B24
         #  CTRL_DATA1 & !_LC9_B24;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:165|:17' 
-- Equation name is '_LC10_B15', type is buried 
_LC10_B15 = DFF( _EQ053,  _LC1_B24,  VCC,  VCC);
  _EQ053 =  _LC7_B15 &  _LC9_B24
         #  CTRL_DATA2 & !_LC9_B24;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:165|:18' 
-- Equation name is '_LC8_B15', type is buried 
_LC8_B15 = DFF( _EQ054,  _LC1_B24,  VCC,  VCC);
  _EQ054 =  _LC9_B24 &  _LC10_B15
         #  CTRL_DATA3 & !_LC9_B24;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:165|:19' 
-- Equation name is '_LC5_B15', type is buried 
_LC5_B15 = DFF( _EQ055,  _LC1_B24,  VCC,  VCC);
  _EQ055 =  _LC8_B15 &  _LC9_B24
         #  CTRL_DATA4 & !_LC9_B24;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:165|:20' 
-- Equation name is '_LC4_B15', type is buried 
_LC4_B15 = DFF( _EQ056,  _LC1_B24,  VCC,  VCC);
  _EQ056 =  _LC5_B15 &  _LC9_B24
         #  CTRL_DATA5 & !_LC9_B24;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:165|:21' 
-- Equation name is '_LC3_B15', type is buried 
_LC3_B15 = DFF( _EQ057,  _LC1_B24,  VCC,  VCC);
  _EQ057 =  _LC4_B15 &  _LC9_B24
         #  CTRL_DATA6 & !_LC9_B24;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:228|:22' = '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:228|QH' 
-- Equation name is '_LC4_G12', type is buried 
_LC4_G12 = DFF( _EQ058,  _LC2_G6,  VCC,  VCC);
  _EQ058 =  _LC3_B3 &  _LC9_G12
         #  CTRL_DATA7 & !_LC3_B3;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:228|:15' 
-- Equation name is '_LC8_G6', type is buried 
_LC8_G6  = DFF( _EQ059,  _LC2_G6,  VCC,  VCC);
  _EQ059 =  _LC1_G12 &  _LC3_B3
         #  CTRL_DATA0 & !_LC3_B3;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:228|:16' 
-- Equation name is '_LC7_G6', type is buried 
_LC7_G6  = DFF( _EQ060,  _LC2_G6,  VCC,  VCC);
  _EQ060 =  _LC3_B3 &  _LC8_G6
         #  CTRL_DATA1 & !_LC3_B3;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:228|:17' 
-- Equation name is '_LC6_G6', type is buried 
_LC6_G6  = DFF( _EQ061,  _LC2_G6,  VCC,  VCC);
  _EQ061 =  _LC3_B3 &  _LC7_G6
         #  CTRL_DATA2 & !_LC3_B3;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:228|:18' 
-- Equation name is '_LC10_G6', type is buried 
_LC10_G6 = DFF( _EQ062,  _LC2_G6,  VCC,  VCC);
  _EQ062 =  _LC3_B3 &  _LC6_G6
         #  CTRL_DATA3 & !_LC3_B3;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:228|:19' 
-- Equation name is '_LC8_G12', type is buried 
_LC8_G12 = DFF( _EQ063,  _LC2_G6,  VCC,  VCC);
  _EQ063 =  _LC3_B3 &  _LC10_G6
         #  CTRL_DATA4 & !_LC3_B3;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:228|:20' 
-- Equation name is '_LC2_G12', type is buried 
_LC2_G12 = DFF( _EQ064,  _LC2_G6,  VCC,  VCC);
  _EQ064 =  _LC3_B3 &  _LC8_G12
         #  CTRL_DATA5 & !_LC3_B3;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:228|:21' 
-- Equation name is '_LC9_G12', type is buried 
_LC9_G12 = DFF( _EQ065,  _LC2_G6,  VCC,  VCC);
  _EQ065 =  _LC2_G12 &  _LC3_B3
         #  CTRL_DATA6 & !_LC3_B3;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:229|:22' = '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:229|QH' 
-- Equation name is '_LC10_G12', type is buried 
_LC10_G12 = DFF( _EQ066,  _LC5_G6,  VCC,  VCC);
  _EQ066 =  _LC3_G12 &  _LC4_B3
         #  CTRL_DATA7 & !_LC4_B3;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:229|:15' 
-- Equation name is '_LC7_G7', type is buried 
_LC7_G7  = DFF( _EQ067,  _LC5_G6,  VCC,  VCC);
  _EQ067 =  _LC1_G7 &  _LC4_B3
         #  CTRL_DATA0 & !_LC4_B3;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:229|:16' 
-- Equation name is '_LC4_G6', type is buried 
_LC4_G6  = DFF( _EQ068,  _LC5_G6,  VCC,  VCC);
  _EQ068 =  _LC4_B3 &  _LC7_G7
         #  CTRL_DATA1 & !_LC4_B3;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:229|:17' 
-- Equation name is '_LC9_G6', type is buried 
_LC9_G6  = DFF( _EQ069,  _LC5_G6,  VCC,  VCC);
  _EQ069 =  _LC4_B3 &  _LC4_G6
         #  CTRL_DATA2 & !_LC4_B3;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:229|:18' 
-- Equation name is '_LC3_G6', type is buried 
_LC3_G6  = DFF( _EQ070,  _LC5_G6,  VCC,  VCC);
  _EQ070 =  _LC4_B3 &  _LC9_G6
         #  CTRL_DATA3 & !_LC4_B3;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:229|:19' 
-- Equation name is '_LC7_G12', type is buried 
_LC7_G12 = DFF( _EQ071,  _LC5_G6,  VCC,  VCC);
  _EQ071 =  _LC3_G6 &  _LC4_B3
         #  CTRL_DATA4 & !_LC4_B3;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:229|:20' 
-- Equation name is '_LC5_G12', type is buried 
_LC5_G12 = DFF( _EQ072,  _LC5_G6,  VCC,  VCC);
  _EQ072 =  _LC4_B3 &  _LC7_G12
         #  CTRL_DATA5 & !_LC4_B3;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:229|:21' 
-- Equation name is '_LC3_G12', type is buried 
_LC3_G12 = DFF( _EQ073,  _LC5_G6,  VCC,  VCC);
  _EQ073 =  _LC4_B3 &  _LC5_G12
         #  CTRL_DATA6 & !_LC4_B3;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:230|:22' = '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:230|QH' 
-- Equation name is '_LC1_B22', type is buried 
_LC1_B22 = DFF( _EQ074,  _LC2_B24,  VCC,  VCC);
  _EQ074 =  _LC6_B22 &  _LC7_B24
         #  CTRL_DATA7 & !_LC7_B24;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:230|:15' 
-- Equation name is '_LC10_B22', type is buried 
_LC10_B22 = DFF( _EQ075,  _LC2_B24,  VCC,  VCC);
  _EQ075 =  _LC4_B22 &  _LC7_B24
         #  CTRL_DATA0 & !_LC7_B24;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:230|:16' 
-- Equation name is '_LC5_B22', type is buried 
_LC5_B22 = DFF( _EQ076,  _LC2_B24,  VCC,  VCC);
  _EQ076 =  _LC7_B24 &  _LC10_B22
         #  CTRL_DATA1 & !_LC7_B24;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:230|:17' 
-- Equation name is '_LC8_B22', type is buried 
_LC8_B22 = DFF( _EQ077,  _LC2_B24,  VCC,  VCC);
  _EQ077 =  _LC5_B22 &  _LC7_B24
         #  CTRL_DATA2 & !_LC7_B24;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:230|:18' 
-- Equation name is '_LC3_B22', type is buried 
_LC3_B22 = DFF( _EQ078,  _LC2_B24,  VCC,  VCC);
  _EQ078 =  _LC7_B24 &  _LC8_B22
         #  CTRL_DATA3 & !_LC7_B24;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:230|:19' 
-- Equation name is '_LC7_B22', type is buried 
_LC7_B22 = DFF( _EQ079,  _LC2_B24,  VCC,  VCC);
  _EQ079 =  _LC3_B22 &  _LC7_B24
         #  CTRL_DATA4 & !_LC7_B24;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:230|:20' 
-- Equation name is '_LC2_B22', type is buried 
_LC2_B22 = DFF( _EQ080,  _LC2_B24,  VCC,  VCC);
  _EQ080 =  _LC7_B22 &  _LC7_B24
         #  CTRL_DATA5 & !_LC7_B24;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:230|:21' 
-- Equation name is '_LC6_B22', type is buried 
_LC6_B22 = DFF( _EQ081,  _LC2_B24,  VCC,  VCC);
  _EQ081 =  _LC2_B22 &  _LC7_B24
         #  CTRL_DATA6 & !_LC7_B24;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:306|:22' = '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:306|QH' 
-- Equation name is '_LC7_B28', type is buried 
_LC7_B28 = DFF( _EQ082,  _LC10_B24,  VCC,  VCC);
  _EQ082 =  CTRL_DATA7 & !_LC3_B24
         #  _LC2_B28 &  _LC3_B24;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:306|:15' 
-- Equation name is '_LC7_B26', type is buried 
_LC7_B26 = DFF( _EQ083,  _LC10_B24,  VCC,  VCC);
  _EQ083 =  CTRL_DATA0 & !_LC3_B24
         #  _LC3_B24 &  _LC8_B26;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:306|:16' 
-- Equation name is '_LC1_B26', type is buried 
_LC1_B26 = DFF( _EQ084,  _LC10_B24,  VCC,  VCC);
  _EQ084 =  CTRL_DATA1 & !_LC3_B24
         #  _LC3_B24 &  _LC7_B26;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:306|:17' 
-- Equation name is '_LC6_B26', type is buried 
_LC6_B26 = DFF( _EQ085,  _LC10_B24,  VCC,  VCC);
  _EQ085 =  CTRL_DATA2 & !_LC3_B24
         #  _LC1_B26 &  _LC3_B24;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:306|:18' 
-- Equation name is '_LC2_B26', type is buried 
_LC2_B26 = DFF( _EQ086,  _LC10_B24,  VCC,  VCC);
  _EQ086 =  CTRL_DATA3 & !_LC3_B24
         #  _LC3_B24 &  _LC6_B26;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:306|:19' 
-- Equation name is '_LC1_B28', type is buried 
_LC1_B28 = DFF( _EQ087,  _LC10_B24,  VCC,  VCC);
  _EQ087 =  CTRL_DATA4 & !_LC3_B24
         #  _LC2_B26 &  _LC3_B24;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:306|:20' 
-- Equation name is '_LC6_B28', type is buried 
_LC6_B28 = DFF( _EQ088,  _LC10_B24,  VCC,  VCC);
  _EQ088 =  CTRL_DATA5 & !_LC3_B24
         #  _LC1_B28 &  _LC3_B24;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|ctrl_if_tcreg:174|74166:306|:21' 
-- Equation name is '_LC2_B28', type is buried 
_LC2_B28 = DFF( _EQ089,  _LC10_B24,  VCC,  VCC);
  _EQ089 =  CTRL_DATA6 & !_LC3_B24
         #  _LC3_B24 &  _LC6_B28;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|TRIBUF:126|~4~1~3' 
-- Equation name is '_LC1_B16', type is buried 
_LC1_B16 = LCELL( _LC1_B27);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|TRIBUF:127|~4~1~3' 
-- Equation name is '_LC6_B19', type is buried 
_LC6_B19 = LCELL( _LC1_B27);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|TRIBUF:128|~4~1~2' 
-- Equation name is '_LC2_B19', type is buried 
_LC2_B19 = LCELL(!_LC1_B27);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|TRIBUF:128|~4~1~3' 
-- Equation name is '_LC5_B19', type is buried 
_LC5_B19 = LCELL( _LC1_B27);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|TRIBUF:129|~4~1~3' 
-- Equation name is '_LC4_B19', type is buried 
_LC4_B19 = LCELL( _LC1_B27);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|TRIBUF:130|~4~1~3' 
-- Equation name is '_LC1_B19', type is buried 
_LC1_B19 = LCELL( _LC1_B27);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|TRIBUF:132|~4~1~3' 
-- Equation name is '_LC3_B19', type is buried 
_LC3_B19 = LCELL( _LC1_B27);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|TRIBUF:133|~4~1~3' 
-- Equation name is '_LC4_F9', type is buried 
_LC4_F9  = LCELL( _EQ090);
  _EQ090 =  _LC1_B27
         #  _LC3_F9 &  _LC6_F9
         # !ctrl_adr4 &  _LC6_F9
         #  ctrl_adr4 &  _LC3_F9;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|TRIBUF:179|~4~1~3' 
-- Equation name is '_LC3_B27', type is buried 
_LC3_B27 = LCELL( _LC1_B27);

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|74138:4|:15' = '|bb1_pga1:152|bb1_ctrl_if:116|74138:4|Y0N' 
-- Equation name is '_LC4_B21', type is buried 
!_LC4_B21 = _LC4_B21~NOT;
_LC4_B21~NOT = LCELL( _EQ091);
  _EQ091 = !ctrl_adr0 & !ctrl_adr1 & !ctrl_adr2 &  _LC3_B9;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|74138:4|:16' = '|bb1_pga1:152|bb1_ctrl_if:116|74138:4|Y1N' 
-- Equation name is '_LC5_B21', type is buried 
!_LC5_B21 = _LC5_B21~NOT;
_LC5_B21~NOT = LCELL( _EQ092);
  _EQ092 =  ctrl_adr0 & !ctrl_adr1 & !ctrl_adr2 &  _LC3_B9;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|74138:4|:17' = '|bb1_pga1:152|bb1_ctrl_if:116|74138:4|Y2N' 
-- Equation name is '_LC3_B21', type is buried 
!_LC3_B21 = _LC3_B21~NOT;
_LC3_B21~NOT = LCELL( _EQ093);
  _EQ093 = !ctrl_adr0 &  ctrl_adr1 & !ctrl_adr2 &  _LC3_B9;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|74138:4|:18' = '|bb1_pga1:152|bb1_ctrl_if:116|74138:4|Y3N' 
-- Equation name is '_LC2_B21', type is buried 
!_LC2_B21 = _LC2_B21~NOT;
_LC2_B21~NOT = LCELL( _EQ094);
  _EQ094 =  ctrl_adr0 &  ctrl_adr1 & !ctrl_adr2 &  _LC3_B9;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|74138:4|:19' = '|bb1_pga1:152|bb1_ctrl_if:116|74138:4|Y4N' 
-- Equation name is '_LC4_B13', type is buried 
!_LC4_B13 = _LC4_B13~NOT;
_LC4_B13~NOT = LCELL( _EQ095);
  _EQ095 = !ctrl_adr0 & !ctrl_adr1 &  ctrl_adr2 &  _LC3_B9;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|74138:4|:1' 
-- Equation name is '_LC3_B9', type is buried 
_LC3_B9  = LCELL( _EQ096);
  _EQ096 = !ctrl_adr3 & !ctrl_adr4 & !_WE;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|74138:45|~20~1' = '|bb1_pga1:152|bb1_ctrl_if:116|74138:45|Y5N~1' 
-- Equation name is '_LC7_B27', type is buried 
-- synthesized logic cell 
!_LC7_B27 = _LC7_B27~NOT;
_LC7_B27~NOT = LCELL( _EQ097);
  _EQ097 =  ctrl_adr0 &  ctrl_adr2;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|74138:45|~20~2' = '|bb1_pga1:152|bb1_ctrl_if:116|74138:45|Y5N~2' 
-- Equation name is '_LC1_B27', type is buried 
-- synthesized logic cell 
!_LC1_B27 = _LC1_B27~NOT;
_LC1_B27~NOT = LCELL( _EQ098);
  _EQ098 = !ctrl_adr1 & !ctrl_adr3 & !_LC7_B27 & !_RD;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|74138:164|:15' = '|bb1_pga1:152|bb1_ctrl_if:116|74138:164|Y0N' 
-- Equation name is '_LC3_B24', type is buried 
!_LC3_B24 = _LC3_B24~NOT;
_LC3_B24~NOT = LCELL( _EQ099);
  _EQ099 = !ctrl_adr0 & !ctrl_adr1 & !ctrl_adr2 &  _LC6_B13;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|74138:164|:16' = '|bb1_pga1:152|bb1_ctrl_if:116|74138:164|Y1N' 
-- Equation name is '_LC6_B3', type is buried 
!_LC6_B3 = _LC6_B3~NOT;
_LC6_B3~NOT = LCELL( _EQ100);
  _EQ100 =  ctrl_adr0 & !ctrl_adr1 & !ctrl_adr2 &  _LC6_B13;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|74138:164|:17' = '|bb1_pga1:152|bb1_ctrl_if:116|74138:164|Y2N' 
-- Equation name is '_LC3_B3', type is buried 
!_LC3_B3 = _LC3_B3~NOT;
_LC3_B3~NOT = LCELL( _EQ101);
  _EQ101 = !ctrl_adr0 &  ctrl_adr1 & !ctrl_adr2 &  _LC6_B13;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|74138:164|:18' = '|bb1_pga1:152|bb1_ctrl_if:116|74138:164|Y3N' 
-- Equation name is '_LC4_B3', type is buried 
!_LC4_B3 = _LC4_B3~NOT;
_LC4_B3~NOT = LCELL( _EQ102);
  _EQ102 =  ctrl_adr0 &  ctrl_adr1 & !ctrl_adr2 &  _LC6_B13;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|74138:164|:19' = '|bb1_pga1:152|bb1_ctrl_if:116|74138:164|Y4N' 
-- Equation name is '_LC7_B24', type is buried 
!_LC7_B24 = _LC7_B24~NOT;
_LC7_B24~NOT = LCELL( _EQ103);
  _EQ103 = !ctrl_adr0 & !ctrl_adr1 &  ctrl_adr2 &  _LC6_B13;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|74138:164|:20' = '|bb1_pga1:152|bb1_ctrl_if:116|74138:164|Y5N' 
-- Equation name is '_LC9_B24', type is buried 
!_LC9_B24 = _LC9_B24~NOT;
_LC9_B24~NOT = LCELL( _EQ104);
  _EQ104 =  ctrl_adr0 & !ctrl_adr1 &  ctrl_adr2 &  _LC6_B13;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|74138:164|:21' = '|bb1_pga1:152|bb1_ctrl_if:116|74138:164|Y6N' 
-- Equation name is '_LC4_B27', type is buried 
!_LC4_B27 = _LC4_B27~NOT;
_LC4_B27~NOT = LCELL( _EQ105);
  _EQ105 = !ctrl_adr0 &  ctrl_adr1 &  ctrl_adr2 &  _LC6_B13;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|74138:164|:22' = '|bb1_pga1:152|bb1_ctrl_if:116|74138:164|Y7N' 
-- Equation name is '_LC7_B18', type is buried 
!_LC7_B18 = _LC7_B18~NOT;
_LC7_B18~NOT = LCELL( _EQ106);
  _EQ106 =  ctrl_adr0 &  ctrl_adr1 &  ctrl_adr2 &  _LC6_B13;

-- Node name is '|bb1_pga1:152|bb1_ctrl_if:116|74138:164|:1' 
-- Equation name is '_LC6_B13', type is buried 
_LC6_B13 = LCELL( _EQ107);
  _EQ107 =  ctrl_adr3 & !ctrl_adr4 & !_WE;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:37' 
-- Equation name is '_LC4_D2', type is buried 
_LC4_D2  = DFF( _EQ108, GLOBAL( CLK),  VCC,  VCC);
  _EQ108 = !_LC1_C21 &  _LC2_D5 &  _LC2_D14 &  _LC7_D2;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:39' 
-- Equation name is '_LC9_D10', type is buried 
_LC9_D10 = DFF( _EQ109, GLOBAL( CLK),  VCC,  VCC);
  _EQ109 = !_LC1_C21 & !_LC2_A3 &  _LC7_D10;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:41' 
-- Equation name is '_LC2_D1', type is buried 
_LC2_D1  = DFF( _EQ110, GLOBAL( CLK),  VCC,  VCC);
  _EQ110 = !_LC1_C21 & !_LC2_A3 &  _LC5_D1
         #  BURST1_RAM_DATA8 & !_LC1_C21 &  _LC2_A3;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:43' 
-- Equation name is '_LC2_D12', type is buried 
_LC2_D12 = DFF( _EQ111, GLOBAL( CLK),  VCC,  VCC);
  _EQ111 =  BURST1_RAM_DATA7 & !_LC1_C21 &  _LC2_A3
         # !_LC1_C21 & !_LC2_A3 &  _LC7_D12;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:45' 
-- Equation name is '_LC2_D10', type is buried 
_LC2_D10 = DFF( _EQ112, GLOBAL( CLK),  VCC,  VCC);
  _EQ112 =  _LC1_C21 &  SYNC1_TC_RAM_DATA7
         # !_LC1_C21 &  _LC3_D10;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:47' 
-- Equation name is '_LC1_D1', type is buried 
_LC1_D1  = DFF( _EQ113, GLOBAL( CLK),  VCC,  VCC);
  _EQ113 =  _LC1_C21 &  SYNC1_TC_RAM_DATA6
         # !_LC1_C21 &  _LC3_D1;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:49' 
-- Equation name is '_LC1_D12', type is buried 
_LC1_D12 = DFF( _EQ114, GLOBAL( CLK),  VCC,  VCC);
  _EQ114 =  _LC1_C21 &  SYNC1_TC_RAM_DATA5
         # !_LC1_C21 &  _LC5_D12;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:51' 
-- Equation name is '_LC1_D10', type is buried 
_LC1_D10 = DFF( _EQ115, GLOBAL( CLK),  VCC,  VCC);
  _EQ115 =  _LC1_C21 &  SYNC1_TC_RAM_DATA4
         # !_LC1_C21 &  _LC5_D10;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:53' 
-- Equation name is '_LC1_D5', type is buried 
_LC1_D5  = DFF( _EQ116, GLOBAL( CLK),  VCC,  VCC);
  _EQ116 =  _LC1_C21 &  SYNC1_TC_RAM_DATA3
         # !_LC1_C21 &  _LC6_D5;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:55' 
-- Equation name is '_LC10_E12', type is buried 
_LC10_E12 = DFF( _EQ117, GLOBAL( CLK),  VCC,  VCC);
  _EQ117 =  _LC1_C21 &  SYNC1_TC_RAM_DATA2
         # !_LC1_C21 &  _LC4_E12
         # !_LC1_C21 &  _LC3_E12;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:57' 
-- Equation name is '_LC9_E12', type is buried 
_LC9_E12 = DFF( _EQ118, GLOBAL( CLK),  VCC,  VCC);
  _EQ118 =  _LC1_C21 &  SYNC1_TC_RAM_DATA1
         # !_LC1_C21 &  _LC8_E12
         # !_LC1_C21 &  _LC2_E12;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:59' 
-- Equation name is '_LC7_E12', type is buried 
_LC7_E12 = DFF( _EQ119, GLOBAL( CLK),  VCC,  VCC);
  _EQ119 =  _LC1_C21 &  SYNC1_TC_RAM_DATA0
         # !_LC1_C21 &  _LC1_E12 &  _LC6_E12;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:1281' 
-- Equation name is '_LC6_D10', type is buried 
_LC6_D10 = LCELL( _EQ120);
  _EQ120 = !_LC2_D14 & !_LC2_E19
         #  _LC2_D2 &  _LC2_D14;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:1284' 
-- Equation name is '_LC7_D10', type is buried 
_LC7_D10 = LCELL( _EQ121);
  _EQ121 =  _LC1_F9 &  SYNC1_TC_RAM_DATA7
         # !_LC1_F9 &  _LC6_D10;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:1302' 
-- Equation name is '_LC5_D1', type is buried 
_LC5_D1  = LCELL( _EQ122);
  _EQ122 =  _LC1_F9 &  SYNC1_TC_RAM_DATA6
         # !_LC1_F9 &  _LC2_D14 &  _LC6_D1;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:1317' 
-- Equation name is '_LC4_D12', type is buried 
_LC4_D12 = LCELL( _EQ123);
  _EQ123 =  _LC2_D14 &  _LC9_D12
         # !_LC2_D14 & !_LC2_E19;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:1320' 
-- Equation name is '_LC7_D12', type is buried 
_LC7_D12 = LCELL( _EQ124);
  _EQ124 =  _LC1_F9 &  SYNC1_TC_RAM_DATA5
         # !_LC1_F9 &  _LC4_D12;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:1335' 
-- Equation name is '_LC4_D10', type is buried 
_LC4_D10 = LCELL( _EQ125);
  _EQ125 = !_LC2_D14 &  _LC2_E19
         #  _LC2_D14 &  _LC8_D4;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:1338' 
-- Equation name is '_LC8_D10', type is buried 
_LC8_D10 = LCELL( _EQ126);
  _EQ126 =  _LC1_F9 &  SYNC1_TC_RAM_DATA4
         # !_LC1_F9 &  _LC4_D10;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:1341' 
-- Equation name is '_LC3_D10', type is buried 
_LC3_D10 = LCELL( _EQ127);
  _EQ127 =  BURST1_RAM_DATA6 &  _LC2_A3
         # !_LC2_A3 &  _LC8_D10;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:1356' 
-- Equation name is '_LC4_D1', type is buried 
_LC4_D1  = LCELL( _EQ128);
  _EQ128 =  _LC1_F9 &  SYNC1_TC_RAM_DATA3
         # !_LC1_F9 & !_LC2_D14
         # !_LC1_F9 &  _LC8_D1;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:1359' 
-- Equation name is '_LC3_D1', type is buried 
_LC3_D1  = LCELL( _EQ129);
  _EQ129 = !_LC2_A3 &  _LC4_D1
         #  BURST1_RAM_DATA5 &  _LC2_A3;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:1371' 
-- Equation name is '_LC3_D12', type is buried 
_LC3_D12 = LCELL( _EQ130);
  _EQ130 =  _LC2_D14 &  _LC8_D12
         # !_LC2_D14 &  _LC2_E19;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:1374' 
-- Equation name is '_LC6_D12', type is buried 
_LC6_D12 = LCELL( _EQ131);
  _EQ131 =  _LC1_F9 &  SYNC1_TC_RAM_DATA2
         # !_LC1_F9 &  _LC3_D12;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:1377' 
-- Equation name is '_LC5_D12', type is buried 
_LC5_D12 = LCELL( _EQ132);
  _EQ132 =  BURST1_RAM_DATA4 &  _LC2_A3
         # !_LC2_A3 &  _LC6_D12;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:1392' 
-- Equation name is '_LC10_D10', type is buried 
_LC10_D10 = LCELL( _EQ133);
  _EQ133 =  _LC1_F9 &  SYNC1_TC_RAM_DATA1
         # !_LC1_F9 & !_LC2_D14
         # !_LC1_F9 &  _LC3_D4;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:1395' 
-- Equation name is '_LC5_D10', type is buried 
_LC5_D10 = LCELL( _EQ134);
  _EQ134 = !_LC2_A3 &  _LC10_D10
         #  BURST1_RAM_DATA3 &  _LC2_A3;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:1407' 
-- Equation name is '_LC7_D5', type is buried 
_LC7_D5  = LCELL( _EQ135);
  _EQ135 = !_LC2_D14 &  _LC2_E19 &  _LC3_E19
         #  _LC2_D14 &  _LC10_D2;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:1410' 
-- Equation name is '_LC3_D5', type is buried 
_LC3_D5  = LCELL( _EQ136);
  _EQ136 =  _LC1_F9 &  SYNC1_TC_RAM_DATA0
         # !_LC1_F9 &  _LC7_D5;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:1413' 
-- Equation name is '_LC6_D5', type is buried 
_LC6_D5  = LCELL( _EQ137);
  _EQ137 =  BURST1_RAM_DATA2 &  _LC2_A3
         # !_LC2_A3 &  _LC3_D5;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:1432' 
-- Equation name is '_LC4_E12', type is buried 
_LC4_E12 = LCELL( _EQ138);
  _EQ138 =  BURST1_RAM_DATA1 &  _LC2_A3;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:1433' 
-- Equation name is '_LC3_E12', type is buried 
_LC3_E12 = LCELL( _EQ139);
  _EQ139 =  _LC2_D5 & !_LC2_D14 & !_LC2_E19
         #  _LC2_D5 & !_LC2_D14 &  _LC6_E19;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:1450' 
-- Equation name is '_LC8_E12', type is buried 
_LC8_E12 = LCELL( _EQ140);
  _EQ140 =  BURST1_RAM_DATA0 &  _LC2_A3;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|~1451~1' 
-- Equation name is '_LC2_D5', type is buried 
-- synthesized logic cell 
_LC2_D5  = LCELL( _EQ141);
  _EQ141 = !_LC1_F9 & !_LC2_A3;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:1451' 
-- Equation name is '_LC2_E12', type is buried 
_LC2_E12 = LCELL( _EQ142);
  _EQ142 =  _LC2_D5 & !_LC2_D14 &  _LC2_E19 &  _LC8_E16;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|:1458' 
-- Equation name is '_LC6_E12', type is buried 
_LC6_E12 = LCELL( _EQ143);
  _EQ143 =  _LC9_E18
         # !_LC2_E19;

-- Node name is '|bb1_pga1:152|BB1_LOAD_DAC:126|~1472~1' 
-- Equation name is '_LC1_E12', type is buried 
-- synthesized logic cell 
_LC1_E12 = LCELL( _EQ144);
  _EQ144 =  _LC2_D5 & !_LC2_D14;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:37' = '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count0' 
-- Equation name is '_LC3_E23', type is buried 
_LC3_E23 = DFF( _EQ145, GLOBAL( CLK),  VCC,  VCC);
  _EQ145 =  _LC2_B18 &  _LC2_E18
         # !_LC1_E23 & !_LC2_E18 & !_LC3_E23;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:36' = '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count1' 
-- Equation name is '_LC4_E23', type is buried 
_LC4_E23 = DFF( _EQ146, GLOBAL( CLK),  VCC,  VCC);
  _EQ146 =  _LC3_E23 & !_LC4_E23 &  _LC7_E23
         # !_LC3_E23 &  _LC4_E23 &  _LC7_E23
         #  _LC2_E23;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:35' = '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count2' 
-- Equation name is '_LC3_E26', type is buried 
_LC3_E26 = DFF( _EQ147, GLOBAL( CLK),  VCC,  VCC);
  _EQ147 = !_LC1_E26 &  _LC3_E26 &  _LC7_E23
         #  _LC1_E26 & !_LC3_E26 &  _LC7_E23
         #  _LC2_B16;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:34' = '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count3' 
-- Equation name is '_LC10_E24', type is buried 
_LC10_E24 = DFF( _EQ148, GLOBAL( CLK),  VCC,  VCC);
  _EQ148 = !_LC3_E24 &  _LC7_E23 &  _LC10_E24
         #  _LC3_E24 &  _LC7_E23 & !_LC10_E24
         #  _LC4_B16;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:33' = '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count4' 
-- Equation name is '_LC3_E18', type is buried 
_LC3_E18 = DFF( _EQ149, GLOBAL( CLK),  VCC,  VCC);
  _EQ149 = !_LC1_E24 &  _LC3_E18 &  _LC7_E23
         #  _LC1_E24 & !_LC3_E18 &  _LC7_E23
         #  _LC1_B23;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:32' = '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count5' 
-- Equation name is '_LC6_E26', type is buried 
_LC6_E26 = DFF( _EQ150, GLOBAL( CLK),  VCC,  VCC);
  _EQ150 =  _LC6_E26 &  _LC7_E23 & !_LC7_E26
         # !_LC6_E26 &  _LC7_E23 &  _LC7_E26
         #  _LC3_B23;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:31' = '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count6' 
-- Equation name is '_LC2_E26', type is buried 
_LC2_E26 = DFF( _EQ151, GLOBAL( CLK),  VCC,  VCC);
  _EQ151 =  _LC2_E26 & !_LC5_E26 &  _LC7_E23
         # !_LC2_E26 &  _LC5_E26 &  _LC7_E23
         #  _LC5_B16;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:30' = '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count7' 
-- Equation name is '_LC8_E28', type is buried 
_LC8_E28 = DFF( _EQ152, GLOBAL( CLK),  VCC,  VCC);
  _EQ152 =  _LC9_B21
         # !_LC5_E18 &  _LC7_E23 &  _LC8_E28
         #  _LC5_E18 &  _LC7_E23 & !_LC8_E28;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:29' = '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count8' 
-- Equation name is '_LC3_E22', type is buried 
_LC3_E22 = DFF( _EQ153, GLOBAL( CLK),  VCC,  VCC);
  _EQ153 =  _LC3_E22 &  _LC7_E23 & !_LC10_E22
         # !_LC3_E22 &  _LC7_E23 &  _LC10_E22
         #  _LC8_E22;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:28' = '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count9' 
-- Equation name is '_LC7_E20', type is buried 
_LC7_E20 = DFF( _EQ154, GLOBAL( CLK),  VCC,  VCC);
  _EQ154 = !_LC3_E20 &  _LC7_E20 &  _LC7_E23
         #  _LC3_E20 & !_LC7_E20 &  _LC7_E23
         #  _LC8_E20;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:27' = '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count10' 
-- Equation name is '_LC7_E22', type is buried 
_LC7_E22 = DFF( _EQ155, GLOBAL( CLK),  VCC,  VCC);
  _EQ155 =  _LC9_E22
         # !_LC2_E22 &  _LC7_E22 &  _LC7_E23
         #  _LC2_E22 & !_LC7_E22 &  _LC7_E23;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:87' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_E26', type is buried 
_LC1_E26 = LCELL( _EQ156);
  _EQ156 =  _LC3_E23 &  _LC4_E23;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:91' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_E24', type is buried 
_LC3_E24 = LCELL( _EQ157);
  _EQ157 =  _LC3_E23 &  _LC3_E26 &  _LC4_E23;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:95' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_E24', type is buried 
_LC1_E24 = LCELL( _EQ158);
  _EQ158 =  _LC3_E24 &  _LC10_E24;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:99' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_E26', type is buried 
_LC7_E26 = LCELL( _EQ159);
  _EQ159 =  _LC1_E24 &  _LC3_E18;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:103' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_E26', type is buried 
_LC5_E26 = LCELL( _EQ160);
  _EQ160 =  _LC1_E24 &  _LC3_E18 &  _LC6_E26;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:107' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_E18', type is buried 
_LC5_E18 = LCELL( _EQ161);
  _EQ161 =  _LC1_E24 &  _LC2_E26 &  _LC3_E18 &  _LC6_E26;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:111' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC10_E22', type is buried 
_LC10_E22 = LCELL( _EQ162);
  _EQ162 =  _LC5_E18 &  _LC8_E28;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:115' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_E20', type is buried 
_LC3_E20 = LCELL( _EQ163);
  _EQ163 =  _LC3_E22 &  _LC5_E18 &  _LC8_E28;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:119' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_E22', type is buried 
_LC2_E22 = LCELL( _EQ164);
  _EQ164 =  _LC3_E22 &  _LC5_E18 &  _LC7_E20 &  _LC8_E28;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:89' 
-- Equation name is '_LC7_E23', type is buried 
_LC7_E23 = LCELL( _EQ165);
  _EQ165 = !_LC1_E23 & !_LC2_E18;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:263' 
-- Equation name is '_LC9_E22', type is buried 
_LC9_E22 = LCELL( _EQ166);
  _EQ166 =  _LC2_E18 &  _LC6_E22;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:275' 
-- Equation name is '_LC8_E20', type is buried 
_LC8_E20 = LCELL( _EQ167);
  _EQ167 =  _LC2_E18 &  _LC6_E20;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:287' 
-- Equation name is '_LC8_E22', type is buried 
_LC8_E22 = LCELL( _EQ168);
  _EQ168 =  _LC1_E22 &  _LC2_E18;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:299' 
-- Equation name is '_LC9_B21', type is buried 
_LC9_B21 = LCELL( _EQ169);
  _EQ169 =  _LC1_B18 &  _LC2_E18;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:311' 
-- Equation name is '_LC5_B16', type is buried 
_LC5_B16 = LCELL( _EQ170);
  _EQ170 =  _LC2_E18 &  _LC6_B21;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:323' 
-- Equation name is '_LC3_B23', type is buried 
_LC3_B23 = LCELL( _EQ171);
  _EQ171 =  _LC2_E18 &  _LC9_B16;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:335' 
-- Equation name is '_LC1_B23', type is buried 
_LC1_B23 = LCELL( _EQ172);
  _EQ172 =  _LC2_E18 &  _LC10_B23;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:347' 
-- Equation name is '_LC4_B16', type is buried 
_LC4_B16 = LCELL( _EQ173);
  _EQ173 =  _LC2_E18 &  _LC6_B18;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:359' 
-- Equation name is '_LC2_B16', type is buried 
_LC2_B16 = LCELL( _EQ174);
  _EQ174 =  _LC2_B23 &  _LC2_E18;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_COUNT:52|:371' 
-- Equation name is '_LC2_E23', type is buried 
_LC2_E23 = LCELL( _EQ175);
  _EQ175 =  _LC2_E18 &  _LC6_B23;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_LATCH:65|:14' 
-- Equation name is '_LC8_E23', type is buried 
_LC8_E23 = DFF( _EQ176, GLOBAL( CLK),  VCC,  VCC);
  _EQ176 = !_LC2_B18 &  _LC4_B25 & !_LC6_B23;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_LATCH:65|:16' 
-- Equation name is '_LC1_E23', type is buried 
_LC1_E23 = DFF( _EQ177, GLOBAL( CLK),  VCC,  VCC);
  _EQ177 =  _LC2_B18 &  _LC4_B25 &  _LC6_B23;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_LATCH:65|~210~1' 
-- Equation name is '_LC5_B25', type is buried 
-- synthesized logic cell 
_LC5_B25 = LCELL( _EQ178);
  _EQ178 =  _LC1_B18 & !_LC1_E22 &  _LC6_E20 &  _LC6_E22;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_LATCH:65|~210~2' 
-- Equation name is '_LC8_B25', type is buried 
-- synthesized logic cell 
_LC8_B25 = LCELL( _EQ179);
  _EQ179 =  _LC5_B25 & !_LC6_B21 &  _LC9_B16 &  _LC10_B23;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_H_LATCH:65|~210~3' 
-- Equation name is '_LC4_B25', type is buried 
-- synthesized logic cell 
_LC4_B25 = LCELL( _EQ180);
  _EQ180 =  _LC2_B23 &  _LC6_B18 &  _LC8_B25 &  _LC8_E25
         # !_LC2_B23 & !_LC6_B18 &  _LC8_B25 & !_LC8_E25;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_LINETYPES:61|:6' 
-- Equation name is '_LC7_E27', type is buried 
_LC7_E27 = DFF( _EQ181, GLOBAL( CLK),  VCC,  VCC);
  _EQ181 = !_LC1_E20 & !_LC4_E27;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_LINETYPES:61|:8' 
-- Equation name is '_LC6_E27', type is buried 
_LC6_E27 = DFF( _EQ182, GLOBAL( CLK),  VCC,  VCC);
  _EQ182 = !_LC1_E20 &  _LC4_E27;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_LINETYPES:61|:10' 
-- Equation name is '_LC2_E27', type is buried 
_LC2_E27 = DFF( _LC1_E20, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_LINETYPES:61|:12' 
-- Equation name is '_LC6_E21', type is buried 
_LC6_E21 = DFF( _EQ183, GLOBAL( CLK),  VCC,  VCC);
  _EQ183 = !_LC1_E20 & !_LC5_E19 & !_LC8_E18;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_LINETYPES:61|:14' 
-- Equation name is '_LC2_E20', type is buried 
_LC2_E20 = DFF( _EQ184, GLOBAL( CLK),  VCC,  VCC);
  _EQ184 =  _LC5_E19 & !_LC8_E18;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_LINETYPES:61|:16' 
-- Equation name is '_LC1_E21', type is buried 
_LC1_E21 = DFF( _EQ185, GLOBAL( CLK),  VCC,  VCC);
  _EQ185 =  _LC1_E20 &  _LC5_E19;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_LINETYPES:61|:18' 
-- Equation name is '_LC4_E15', type is buried 
_LC4_E15 = DFF( _EQ186, GLOBAL( CLK),  VCC,  VCC);
  _EQ186 =  _LC1_E20 &  _LC5_E19 & !_LC8_E18;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_LINETYPES:61|:20' 
-- Equation name is '_LC8_E21', type is buried 
_LC8_E21 = DFF( _EQ187, GLOBAL( CLK),  VCC,  VCC);
  _EQ187 =  _LC1_E20 & !_LC5_E19 &  _LC8_E18;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_LINETYPES:61|:22' 
-- Equation name is '_LC7_E24', type is buried 
_LC7_E24 = DFF( _EQ188, GLOBAL( CLK),  VCC,  VCC);
  _EQ188 =  _LC1_E20 &  _LC8_E18;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_LINETYPES:61|:24' 
-- Equation name is '_LC9_E28', type is buried 
_LC9_E28 = DFF( _EQ189, GLOBAL( CLK),  VCC,  VCC);
  _EQ189 =  _LC1_E20 &  _LC4_E27 &  _LC5_E19 &  _LC8_E18;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_LOAD_H_COUNT:4|:5' 
-- Equation name is '_LC2_E18', type is buried 
_LC2_E18 = DFF( _EQ190, GLOBAL( CLK),  VCC,  VCC);
  _EQ190 =  FH_M & !_LC8_E25
         #  FH_G &  _LC8_E25;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_BURST:55|:18' 
-- Equation name is '_LC5_E24', type is buried 
_LC5_E24 = DFF( _EQ191, GLOBAL( CLK),  VCC,  VCC);
  _EQ191 =  _LC2_E24 &  _LC3_E24 &  _LC6_E24 &  _LC7_E28;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_BURST:55|~183~1' 
-- Equation name is '_LC6_E17', type is buried 
-- synthesized logic cell 
_LC6_E17 = LCELL( _EQ192);
  _EQ192 = !_LC7_E22 &  _LC8_E28;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_BURST:55|~183~2' 
-- Equation name is '_LC2_E24', type is buried 
-- synthesized logic cell 
_LC2_E24 = LCELL( _EQ193);
  _EQ193 =  _LC3_E18 &  _LC8_E25 & !_LC10_E24
         # !_LC3_E18 & !_LC8_E25 &  _LC10_E24;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_BURST:55|~183~3' 
-- Equation name is '_LC6_E24', type is buried 
-- synthesized logic cell 
_LC6_E24 = LCELL( _EQ194);
  _EQ194 =  _LC1_E20 &  _LC4_E27 & !_LC7_E22 &  _LC8_E28;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|:19' 
-- Equation name is '_LC3_E21', type is buried 
_LC3_E21 = DFF( _EQ195, GLOBAL( CLK),  VCC,  VCC);
  _EQ195 =  _LC3_E18 &  _LC4_E21 &  _LC9_E21 &  _LC10_E24;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|:21' 
-- Equation name is '_LC3_E15', type is buried 
_LC3_E15 = DFF( _EQ196, GLOBAL( CLK),  VCC,  VCC);
  _EQ196 = !_LC3_E23 &  _LC8_E15 & !_LC8_E25 &  _LC9_E15;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~148~1' 
-- Equation name is '_LC3_E17', type is buried 
-- synthesized logic cell 
_LC3_E17 = LCELL( _EQ197);
  _EQ197 =  _LC6_E17 &  _LC6_E26;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~148~2' 
-- Equation name is '_LC2_E21', type is buried 
-- synthesized logic cell 
_LC2_E21 = LCELL( _EQ198);
  _EQ198 =  _LC1_E21 &  _LC3_E17 &  _LC3_E26 &  _LC4_E23;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~180~1' 
-- Equation name is '_LC7_E21', type is buried 
-- synthesized logic cell 
_LC7_E21 = LCELL( _EQ199);
  _EQ199 = !_LC3_E26 & !_LC4_E23 &  _LC5_E21 &  _LC8_E21;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~181~1' 
-- Equation name is '_LC4_E21', type is buried 
-- synthesized logic cell 
_LC4_E21 = LCELL( _EQ200);
  _EQ200 = !_LC3_E22 &  _LC7_E21 & !_LC8_E25
         #  _LC2_E21 & !_LC3_E22 & !_LC8_E25;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~181~2' 
-- Equation name is '_LC9_E21', type is buried 
-- synthesized logic cell 
_LC9_E21 = LCELL( _EQ201);
  _EQ201 =  _LC2_E26 & !_LC3_E23 & !_LC3_E27 & !_LC7_E20;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~181~3' 
-- Equation name is '_LC1_E28', type is buried 
-- synthesized logic cell 
_LC1_E28 = LCELL( _EQ202);
  _EQ202 =  _LC2_E26 & !_LC7_E20;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~229~1' 
-- Equation name is '_LC6_E15', type is buried 
-- synthesized logic cell 
_LC6_E15 = LCELL( _EQ203);
  _EQ203 =  _LC1_E27 &  _LC3_E22 &  _LC4_E23;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~229~2' 
-- Equation name is '_LC10_E15', type is buried 
-- synthesized logic cell 
_LC10_E15 = LCELL( _EQ204);
  _EQ204 = !_LC3_E26 &  _LC4_E15 &  _LC6_E15 & !_LC10_E24;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~229~3' 
-- Equation name is '_LC10_E28', type is buried 
-- synthesized logic cell 
_LC10_E28 = LCELL( _EQ205);
  _EQ205 =  _LC1_E28 &  _LC3_E27 & !_LC6_E26 &  _LC9_E28;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~229~4' 
-- Equation name is '_LC4_E28', type is buried 
-- synthesized logic cell 
_LC4_E28 = LCELL( _EQ206);
  _EQ206 =  _LC1_E24 &  _LC1_E27 &  _LC3_E22 &  _LC10_E28;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~261~1' 
-- Equation name is '_LC4_E24', type is buried 
-- synthesized logic cell 
_LC4_E24 = LCELL( _EQ207);
  _EQ207 = !_LC3_E22 &  _LC3_E26 & !_LC6_E26 &  _LC7_E22;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~261~2' 
-- Equation name is '_LC9_E24', type is buried 
-- synthesized logic cell 
_LC9_E24 = LCELL( _EQ208);
  _EQ208 = !_LC3_E18 & !_LC4_E23 &  _LC7_E24 &  _LC8_E28;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~261~3' 
-- Equation name is '_LC8_E24', type is buried 
-- synthesized logic cell 
_LC8_E24 = LCELL( _EQ209);
  _EQ209 =  _LC4_E24 &  _LC9_E24 &  _LC10_E24;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~262~1' 
-- Equation name is '_LC9_E15', type is buried 
-- synthesized logic cell 
_LC9_E15 = LCELL( _EQ210);
  _EQ210 =  _LC8_E24
         #  _LC3_E18 &  _LC6_E26 &  _LC10_E15;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~262~2' 
-- Equation name is '_LC8_E15', type is buried 
-- synthesized logic cell 
_LC8_E15 = LCELL( _EQ211);
  _EQ211 = !_LC2_E26 & !_LC3_E27 &  _LC7_E20;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|:19' 
-- Equation name is '_LC4_E26', type is buried 
_LC4_E26 = DFF( _EQ212, GLOBAL( CLK),  VCC,  VCC);
  _EQ212 =  _LC3_E23 &  _LC8_E26
         #  _LC3_E23 &  _LC7_E20 &  _LC9_E17;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|:21' 
-- Equation name is '_LC5_E27', type is buried 
_LC5_E27 = DFF( _EQ213, GLOBAL( CLK),  VCC,  VCC);
  _EQ213 =  _LC5_E20 &  _LC6_E18
         #  _LC6_E18 &  _LC7_E28 &  _LC9_E27;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~1' 
-- Equation name is '_LC6_E18', type is buried 
-- synthesized logic cell 
!_LC6_E18 = _LC6_E18~NOT;
_LC6_E18~NOT = LCELL( _EQ214);
  _EQ214 =  _LC3_E23
         #  _LC3_E26
         # !_LC1_E27;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~2' 
-- Equation name is '_LC7_E28', type is buried 
-- synthesized logic cell 
_LC7_E28 = LCELL( _EQ215);
  _EQ215 = !_LC2_E26 & !_LC3_E22 & !_LC6_E26 & !_LC7_E20;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~3' 
-- Equation name is '_LC4_E17', type is buried 
-- synthesized logic cell 
_LC4_E17 = LCELL( _EQ216);
  _EQ216 =  _LC7_E17 & !_LC8_E25
         #  _LC6_E26 &  _LC8_E25 & !_LC10_E18;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~4' 
-- Equation name is '_LC9_E20', type is buried 
-- synthesized logic cell 
_LC9_E20 = LCELL( _EQ217);
  _EQ217 =  _LC2_E26 &  _LC6_E21
         #  _LC2_E20 &  _LC2_E26;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~5' 
-- Equation name is '_LC5_E20', type is buried 
-- synthesized logic cell 
_LC5_E20 = LCELL( _EQ218);
  _EQ218 =  _LC3_E22 &  _LC4_E17 &  _LC7_E20 &  _LC9_E20;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~6' 
-- Equation name is '_LC9_E27', type is buried 
-- synthesized logic cell 
_LC9_E27 = LCELL( _EQ219);
  _EQ219 =  _LC2_E27 & !_LC10_E18
         #  _LC6_E27 & !_LC10_E18
         #  _LC7_E27 & !_LC10_E18;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~569~1' 
-- Equation name is '_LC5_E25', type is buried 
-- synthesized logic cell 
_LC5_E25 = LCELL( _EQ220);
  _EQ220 = !_LC3_E22 &  _LC7_E25 &  _LC7_E27 & !_LC8_E25;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~652~1' 
-- Equation name is '_LC5_E21', type is buried 
-- synthesized logic cell 
_LC5_E21 = LCELL( _EQ221);
  _EQ221 = !_LC6_E26 &  _LC7_E22 & !_LC8_E28;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~652~2' 
-- Equation name is '_LC4_E25', type is buried 
-- synthesized logic cell 
_LC4_E25 = LCELL( _EQ222);
  _EQ222 =  _LC6_E21 & !_LC6_E26 &  _LC7_E22 & !_LC8_E28;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~682~1' 
-- Equation name is '_LC9_E25', type is buried 
-- synthesized logic cell 
_LC9_E25 = LCELL( _EQ223);
  _EQ223 = !_LC2_E26 &  _LC6_E21 &  _LC7_E22 & !_LC8_E28;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~682~2' 
-- Equation name is '_LC3_E25', type is buried 
-- synthesized logic cell 
_LC3_E25 = LCELL( _EQ224);
  _EQ224 =  _LC3_E18 &  _LC3_E26 &  _LC6_E26 &  _LC9_E25;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~741~1' 
-- Equation name is '_LC5_E17', type is buried 
-- synthesized logic cell 
_LC5_E17 = LCELL( _EQ225);
  _EQ225 = !_LC3_E26 &  _LC6_E17 & !_LC6_E26;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~741~2' 
-- Equation name is '_LC10_E20', type is buried 
-- synthesized logic cell 
_LC10_E20 = LCELL( _EQ226);
  _EQ226 =  _LC2_E20 & !_LC2_E26 &  _LC3_E22;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~741~3' 
-- Equation name is '_LC8_E17', type is buried 
-- synthesized logic cell 
_LC8_E17 = LCELL( _EQ227);
  _EQ227 =  _LC3_E18 &  _LC5_E17 &  _LC10_E20 &  _LC10_E24;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~1' 
-- Equation name is '_LC10_E26', type is buried 
-- synthesized logic cell 
_LC10_E26 = LCELL( _EQ228);
  _EQ228 =  _LC1_E27 & !_LC3_E22 &  _LC3_E26 & !_LC7_E20;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~2' 
-- Equation name is '_LC9_E26', type is buried 
-- synthesized logic cell 
_LC9_E26 = LCELL( _EQ229);
  _EQ229 =  _LC3_E18 &  _LC4_E23 &  _LC10_E24;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~3' 
-- Equation name is '_LC8_E27', type is buried 
-- synthesized logic cell 
_LC8_E27 = LCELL( _EQ230);
  _EQ230 =  _LC2_E26 &  _LC2_E27
         # !_LC2_E26 &  _LC6_E27;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~4' 
-- Equation name is '_LC8_E26', type is buried 
-- synthesized logic cell 
_LC8_E26 = LCELL( _EQ231);
  _EQ231 =  _LC6_E26 &  _LC8_E27 &  _LC9_E26 &  _LC10_E26;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~5' 
-- Equation name is '_LC7_E25', type is buried 
-- synthesized logic cell 
_LC7_E25 = LCELL( _EQ232);
  _EQ232 =  _LC2_E26 & !_LC3_E26;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~6' 
-- Equation name is '_LC2_E25', type is buried 
-- synthesized logic cell 
_LC2_E25 = LCELL( _EQ233);
  _EQ233 =  _LC3_E17 &  _LC7_E25 &  _LC7_E27
         #  _LC4_E25 &  _LC7_E25;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~7' 
-- Equation name is '_LC6_E25', type is buried 
-- synthesized logic cell 
_LC6_E25 = LCELL( _EQ234);
  _EQ234 =  _LC3_E25 & !_LC8_E25
         #  _LC2_E25 & !_LC3_E18 &  _LC8_E25;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~8' 
-- Equation name is '_LC1_E25', type is buried 
-- synthesized logic cell 
_LC1_E25 = LCELL( _EQ235);
  _EQ235 = !_LC3_E22 &  _LC6_E25 & !_LC10_E24;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~9' 
-- Equation name is '_LC2_E17', type is buried 
-- synthesized logic cell 
_LC2_E17 = LCELL( _EQ236);
  _EQ236 =  _LC1_E25 & !_LC4_E23
         # !_LC4_E23 &  _LC8_E17 & !_LC8_E25;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~10' 
-- Equation name is '_LC7_E17', type is buried 
-- synthesized logic cell 
_LC7_E17 = LCELL( _EQ237);
  _EQ237 =  _LC3_E18 &  _LC4_E23 & !_LC6_E26 &  _LC10_E24;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~11' 
-- Equation name is '_LC1_E17', type is buried 
-- synthesized logic cell 
_LC1_E17 = LCELL( _EQ238);
  _EQ238 =  _LC3_E26 &  _LC8_E25 &  _LC10_E20
         #  _LC5_E25;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~12' 
-- Equation name is '_LC9_E17', type is buried 
-- synthesized logic cell 
_LC9_E17 = LCELL( _EQ239);
  _EQ239 =  _LC2_E17
         #  _LC1_E17 &  _LC6_E17 &  _LC7_E17;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_TIMECODE:59|:15' 
-- Equation name is '_LC2_E15', type is buried 
_LC2_E15 = DFF( _EQ240, GLOBAL( CLK),  VCC,  VCC);
  _EQ240 = !_LC2_E26 &  _LC5_E15 &  _LC7_E15 & !_LC7_E20;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_TIMECODE:59|~117~1' 
-- Equation name is '_LC7_E15', type is buried 
-- synthesized logic cell 
_LC7_E15 = LCELL( _EQ241);
  _EQ241 =  _LC3_E23 &  _LC6_E15 &  _LC6_E26 &  _LC8_E25
         # !_LC3_E23 &  _LC6_E15 & !_LC6_E26 & !_LC8_E25;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_TIMECODE:59|~117~2' 
-- Equation name is '_LC5_E15', type is buried 
-- synthesized logic cell 
_LC5_E15 = LCELL( _EQ242);
  _EQ242 =  _LC1_E15 & !_LC3_E18 &  _LC3_E26 &  _LC10_E24;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_VIDEO:60|:17' 
-- Equation name is '_LC6_E28', type is buried 
_LC6_E28 = DFF( _EQ243, GLOBAL( CLK),  VCC,  VCC);
  _EQ243 =  _LC3_E28
         # !_LC3_E18 &  _LC4_E28 &  _LC8_E25;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_VIDEO:60|~97~1' 
-- Equation name is '_LC1_E27', type is buried 
-- synthesized logic cell 
_LC1_E27 = LCELL( _EQ244);
  _EQ244 = !_LC7_E22 & !_LC8_E28;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_VIDEO:60|~123~1' 
-- Equation name is '_LC10_E18', type is buried 
-- synthesized logic cell 
_LC10_E18 = LCELL( _EQ245);
  _EQ245 =  _LC3_E18
         #  _LC4_E23
         #  _LC10_E24;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_VIDEO:60|~144~1' 
-- Equation name is '_LC2_E28', type is buried 
-- synthesized logic cell 
_LC2_E28 = LCELL( _EQ246);
  _EQ246 = !_LC7_E20
         # !_LC3_E22
         #  _LC2_E26
         # !_LC6_E26;

-- Node name is '|bb1_pga1:152|bb1_main:131|BB1_MAKE_ST_VIDEO:60|~144~2' 
-- Equation name is '_LC3_E28', type is buried 
-- synthesized logic cell 
_LC3_E28 = LCELL( _EQ247);
  _EQ247 =  _LC6_E28 &  _LC10_E18
         #  _LC2_E28 &  _LC6_E28
         # !_LC6_E18 &  _LC6_E28;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|:18' = '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|adr_count0' 
-- Equation name is '_LC7_A9', type is buried 
_LC7_A9  = DFF( _EQ248, GLOBAL( CLK),  VCC,  VCC);
  _EQ248 =  _LC2_A3 & !_LC5_E24 & !_LC7_A9
         #  _LC2_A3 &  _LC5_E24 &  _LC7_A9;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|:17' = '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|adr_count1' 
-- Equation name is '_LC1_A9', type is buried 
_LC1_A9  = DFF( _EQ249, GLOBAL( CLK),  VCC,  VCC);
  _EQ249 = !_LC1_A9 &  _LC2_A3 & !_LC5_E24 &  _LC7_A9
         #  _LC1_A9 &  _LC2_A3 & !_LC7_A9
         #  _LC1_A9 &  _LC2_A3 &  _LC5_E24;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|:16' = '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|adr_count2' 
-- Equation name is '_LC6_A9', type is buried 
_LC6_A9  = DFF( _EQ250, GLOBAL( CLK),  VCC,  VCC);
  _EQ250 =  _LC2_A3 & !_LC4_A9 &  _LC6_A9
         #  _LC2_A3 &  _LC4_A9 & !_LC5_E24 & !_LC6_A9
         #  _LC2_A3 &  _LC5_E24 &  _LC6_A9;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|:15' = '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|adr_count3' 
-- Equation name is '_LC6_A4', type is buried 
_LC6_A4  = DFF( _EQ251, GLOBAL( CLK),  VCC,  VCC);
  _EQ251 =  _LC2_A3 & !_LC3_A9 &  _LC6_A4
         #  _LC2_A3 &  _LC3_A9 & !_LC5_E24 & !_LC6_A4
         #  _LC2_A3 &  _LC5_E24 &  _LC6_A4;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|:14' = '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|adr_count4' 
-- Equation name is '_LC4_A4', type is buried 
_LC4_A4  = DFF( _EQ252, GLOBAL( CLK),  VCC,  VCC);
  _EQ252 =  _LC2_A3 &  _LC4_A4 & !_LC10_A4
         #  _LC2_A3 & !_LC4_A4 & !_LC5_E24 &  _LC10_A4
         #  _LC2_A3 &  _LC4_A4 &  _LC5_E24;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|:13' = '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|adr_count5' 
-- Equation name is '_LC7_A4', type is buried 
_LC7_A4  = DFF( _EQ253, GLOBAL( CLK),  VCC,  VCC);
  _EQ253 =  _LC2_A3 & !_LC5_A4 &  _LC7_A4
         #  _LC2_A3 &  _LC5_A4 & !_LC5_E24 & !_LC7_A4
         #  _LC2_A3 &  _LC5_E24 &  _LC7_A4;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|:12' = '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|adr_count6' 
-- Equation name is '_LC8_A4', type is buried 
_LC8_A4  = DFF( _EQ254, GLOBAL( CLK),  VCC,  VCC);
  _EQ254 =  _LC2_A3 &  _LC8_A4 & !_LC9_A4
         #  _LC2_A3 & !_LC5_E24 & !_LC8_A4 &  _LC9_A4
         #  _LC2_A3 &  _LC5_E24 &  _LC8_A4;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|LPM_ADD_SUB:192|addcore:adder|:121' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_A9', type is buried 
_LC4_A9  = LCELL( _EQ255);
  _EQ255 =  _LC1_A9 &  _LC7_A9;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|LPM_ADD_SUB:192|addcore:adder|:125' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_A9', type is buried 
_LC3_A9  = LCELL( _EQ256);
  _EQ256 =  _LC1_A9 &  _LC6_A9 &  _LC7_A9;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|LPM_ADD_SUB:192|addcore:adder|:129' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC10_A4', type is buried 
_LC10_A4 = LCELL( _EQ257);
  _EQ257 =  _LC3_A9 &  _LC6_A4;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|LPM_ADD_SUB:192|addcore:adder|:133' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_A4', type is buried 
_LC5_A4  = LCELL( _EQ258);
  _EQ258 =  _LC3_A9 &  _LC4_A4 &  _LC6_A4;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|LPM_ADD_SUB:192|addcore:adder|:137' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC9_A4', type is buried 
_LC9_A4  = LCELL( _EQ259);
  _EQ259 =  _LC3_A9 &  _LC4_A4 &  _LC6_A4 &  _LC7_A4;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_BURST:37|state~1' 
-- Equation name is '_LC2_A3', type is buried 
_LC2_A3  = DFF( _EQ260, GLOBAL( CLK),  VCC,  VCC);
  _EQ260 = !_LC2_A3 &  _LC5_E24
         #  _LC2_A3 & !_LC5_E24;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~1' 
-- Equation name is '_LC1_D14', type is buried 
_LC1_D14 = DFF( _LC4_D5, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~2' 
-- Equation name is '_LC4_D5', type is buried 
_LC4_D5  = DFF( _LC3_D14, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~3' 
-- Equation name is '_LC3_D14', type is buried 
_LC3_D14 = DFF( _LC8_D14, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~4' 
-- Equation name is '_LC8_D14', type is buried 
_LC8_D14 = DFF( _LC7_D3, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~5' 
-- Equation name is '_LC7_D3', type is buried 
_LC7_D3  = DFF( _LC1_D3, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~6' 
-- Equation name is '_LC1_D3', type is buried 
_LC1_D3  = DFF( _LC6_D3, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~7' 
-- Equation name is '_LC6_D3', type is buried 
_LC6_D3  = DFF( _EQ261, GLOBAL( CLK),  VCC,  VCC);
  _EQ261 =  _LC6_E28 &  _LC8_D7;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~8' 
-- Equation name is '_LC8_D7', type is buried 
_LC8_D7  = DFF( _EQ262, GLOBAL( CLK),  VCC,  VCC);
  _EQ262 =  _LC10_D4
         # !_LC6_E28 &  _LC8_D7;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~9' 
-- Equation name is '_LC10_D4', type is buried 
_LC10_D4 = DFF( _LC10_D7, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~10' 
-- Equation name is '_LC10_D7', type is buried 
_LC10_D7 = DFF( _LC7_D8, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~11' 
-- Equation name is '_LC7_D8', type is buried 
_LC7_D8  = DFF( _LC4_D6, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~12' 
-- Equation name is '_LC4_D6', type is buried 
_LC4_D6  = DFF( _LC9_D4, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~13' 
-- Equation name is '_LC9_D4', type is buried 
_LC9_D4  = DFF( _LC1_D4, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~14' 
-- Equation name is '_LC1_D4', type is buried 
_LC1_D4  = DFF( _EQ263, GLOBAL( CLK),  VCC,  VCC);
  _EQ263 = !_LC6_D14 &  _LC6_E28;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|state~15' 
-- Equation name is '_LC6_D14', type is buried 
_LC6_D14 = DFF( _EQ264, GLOBAL( CLK),  VCC,  VCC);
  _EQ264 = !_LC1_D14 &  _LC6_E28
         # !_LC1_D14 &  _LC6_D14;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:3' 
-- Equation name is '_LC7_D2', type is buried 
_LC7_D2  = DFF( _EQ265, GLOBAL( CLK),  VCC,  VCC);
  _EQ265 =  _LC5_D2
         # !_LC6_D14 & !_LC6_E28 &  _LC7_D2;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:5' 
-- Equation name is '_LC2_D2', type is buried 
_LC2_D2  = DFF( _EQ266, GLOBAL( CLK),  VCC,  VCC);
  _EQ266 = !_LC6_D14 &  _LC6_E28
         #  _LC2_D2 & !_LC6_D14
         #  _LC3_D2 &  _LC6_D14;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:7' 
-- Equation name is '_LC6_D1', type is buried 
_LC6_D1  = DFF( _EQ267, GLOBAL( CLK),  VCC,  VCC);
  _EQ267 =  _LC6_D1 & !_LC6_D14 & !_LC6_E28
         #  _LC6_D14 &  _LC9_D1;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:9' 
-- Equation name is '_LC9_D12', type is buried 
_LC9_D12 = DFF( _EQ268, GLOBAL( CLK),  VCC,  VCC);
  _EQ268 = !_LC6_D14 &  _LC6_E28
         # !_LC6_D14 &  _LC9_D12
         #  _LC10_D12;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:11' 
-- Equation name is '_LC8_D4', type is buried 
_LC8_D4  = DFF( _EQ269, GLOBAL( CLK),  VCC,  VCC);
  _EQ269 = !_LC6_D14 &  _LC6_E28
         # !_LC6_D14 &  _LC8_D4
         #  _LC4_D4 &  _LC6_D14;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:13' 
-- Equation name is '_LC8_D1', type is buried 
_LC8_D1  = DFF( _EQ270, GLOBAL( CLK),  VCC,  VCC);
  _EQ270 = !_LC6_D14 &  _LC6_E28
         # !_LC6_D14 &  _LC8_D1
         #  _LC6_D14 &  _LC7_D1;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:15' 
-- Equation name is '_LC8_D12', type is buried 
_LC8_D12 = DFF( _EQ271, GLOBAL( CLK),  VCC,  VCC);
  _EQ271 = !_LC6_D14 & !_LC6_E28 &  _LC8_D12
         #  _LC7_D13;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:17' 
-- Equation name is '_LC3_D4', type is buried 
_LC3_D4  = DFF( _EQ272, GLOBAL( CLK),  VCC,  VCC);
  _EQ272 =  _LC2_D4 &  _LC6_D14
         # !_LC6_D14 &  _LC6_E28
         #  _LC3_D4 & !_LC6_D14;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:19' 
-- Equation name is '_LC10_D2', type is buried 
_LC10_D2 = DFF( _EQ273, GLOBAL( CLK),  VCC,  VCC);
  _EQ273 =  _LC1_D2
         # !_LC6_D14 &  _LC6_E28
         # !_LC6_D14 &  _LC10_D2;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:21' 
-- Equation name is '_LC2_D14', type is buried 
_LC2_D14 = DFF( _EQ274, GLOBAL( CLK),  VCC,  VCC);
  _EQ274 =  _LC2_D14 &  _LC6_D14 &  _LC9_D14
         # !_LC6_D14 &  _LC6_E28;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1170' 
-- Equation name is '_LC5_D2', type is buried 
_LC5_D2  = LCELL( _EQ275);
  _EQ275 = !_LC2_D6 &  _LC6_D8
         #  _LC6_D8 &  _LC7_D14
         # !_LC6_D6 &  _LC6_D8;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|~1198~1' 
-- Equation name is '_LC8_D3', type is buried 
-- synthesized logic cell 
_LC8_D3  = LCELL( _EQ276);
  _EQ276 =  _LC1_D3
         #  _LC10_D7
         #  _LC2_D3;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1198' 
-- Equation name is '_LC6_D2', type is buried 
_LC6_D2  = LCELL( _EQ277);
  _EQ277 = !_LC7_D3 & !_LC7_D14
         #  _LC8_D3;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1210' 
-- Equation name is '_LC3_D2', type is buried 
_LC3_D2  = LCELL( _EQ278);
  _EQ278 =  _LC2_D6 &  _LC6_D2 & !_LC7_D8
         #  _LC1_D4;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|~1212~1' 
-- Equation name is '_LC2_D6', type is buried 
-- synthesized logic cell 
!_LC2_D6 = _LC2_D6~NOT;
_LC2_D6~NOT = LCELL( _EQ279);
  _EQ279 =  _LC4_D6
         #  _LC9_D4;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1228' 
-- Equation name is '_LC5_D13', type is buried 
!_LC5_D13 = _LC5_D13~NOT;
_LC5_D13~NOT = LCELL( _EQ280);
  _EQ280 = !_LC4_D5 & !_LC7_D3
         # !_LC7_D3 &  _LC7_D14;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|~1240~1' 
-- Equation name is '_LC2_D3', type is buried 
-- synthesized logic cell 
_LC2_D3  = LCELL( _EQ281);
  _EQ281 =  _LC10_D4
         #  _LC8_D7
         #  _LC6_D3;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1248' 
-- Equation name is '_LC10_D3', type is buried 
_LC10_D3 = LCELL( _EQ282);
  _EQ282 = !_LC1_D3 &  _LC5_D13 & !_LC10_D7
         #  _LC2_D3 & !_LC10_D7;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1255' 
-- Equation name is '_LC9_D1', type is buried 
_LC9_D1  = LCELL( _EQ283);
  _EQ283 =  _LC2_D6 &  _LC10_D3
         #  _LC2_D6 &  _LC7_D8
         #  _LC1_D4;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1276' 
-- Equation name is '_LC5_D3', type is buried 
_LC5_D3  = LCELL( _EQ284);
  _EQ284 = !_LC3_D14 & !_LC4_D5
         #  _LC1_D3
         #  _LC5_D14;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|~1294~1' 
-- Equation name is '_LC5_D8', type is buried 
-- synthesized logic cell 
_LC5_D8  = LCELL( _EQ285);
  _EQ285 =  _LC7_D8
         #  _LC4_D6;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1294' 
-- Equation name is '_LC9_D3', type is buried 
_LC9_D3  = LCELL( _EQ286);
  _EQ286 =  _LC5_D8
         #  _LC10_D7
         # !_LC2_D3 &  _LC5_D3;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|~1305~1' 
-- Equation name is '_LC6_D8', type is buried 
-- synthesized logic cell 
_LC6_D8  = LCELL( _EQ287);
  _EQ287 = !_LC1_D4 &  _LC6_D14;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1305' 
-- Equation name is '_LC10_D12', type is buried 
_LC10_D12 = LCELL( _EQ288);
  _EQ288 =  _LC6_D8 &  _LC9_D3 & !_LC9_D4;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|~1318~1' 
-- Equation name is '_LC5_D14', type is buried 
-- synthesized logic cell 
_LC5_D14 = LCELL( _EQ289);
  _EQ289 =  _LC8_D14
         #  _LC7_D3;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1329' 
-- Equation name is '_LC3_D3', type is buried 
_LC3_D3  = LCELL( _EQ290);
  _EQ290 = !_LC1_D3 & !_LC3_D14 & !_LC6_D3
         # !_LC1_D3 &  _LC5_D14 & !_LC6_D3;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1338' 
-- Equation name is '_LC7_D4', type is buried 
_LC7_D4  = LCELL( _EQ291);
  _EQ291 =  _LC3_D3 & !_LC10_D4 & !_LC10_D7
         #  _LC8_D7 & !_LC10_D4 & !_LC10_D7;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1345' 
-- Equation name is '_LC4_D4', type is buried 
_LC4_D4  = LCELL( _EQ292);
  _EQ292 =  _LC1_D4
         #  _LC5_D8 & !_LC9_D4
         #  _LC7_D4 & !_LC9_D4;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|~1386~1' 
-- Equation name is '_LC8_D2', type is buried 
-- synthesized logic cell 
_LC8_D2  = LCELL( _EQ293);
  _EQ293 = !_LC7_D8 & !_LC8_D3;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1386' 
-- Equation name is '_LC6_D6', type is buried 
_LC6_D6  = LCELL( _EQ294);
  _EQ294 = !_LC7_D3 & !_LC7_D8 & !_LC8_D3;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1390' 
-- Equation name is '_LC7_D1', type is buried 
_LC7_D1  = LCELL( _EQ295);
  _EQ295 =  _LC1_D4
         # !_LC2_D6
         #  _LC6_D6;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1405' 
-- Equation name is '_LC7_D14', type is buried 
_LC7_D14 = LCELL( _EQ296);
  _EQ296 =  _LC3_D14
         #  _LC8_D14;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1423' 
-- Equation name is '_LC4_D13', type is buried 
_LC4_D13 = LCELL( _EQ297);
  _EQ297 =  _LC8_D3
         # !_LC7_D3 &  _LC7_D14;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1440' 
-- Equation name is '_LC7_D13', type is buried 
_LC7_D13 = LCELL( _EQ298);
  _EQ298 = !_LC2_D6 &  _LC6_D8
         #  _LC4_D13 &  _LC6_D8 & !_LC7_D8;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1473' 
-- Equation name is '_LC6_D4', type is buried 
_LC6_D4  = LCELL( _EQ299);
  _EQ299 =  _LC3_D3 & !_LC8_D7 & !_LC10_D4 & !_LC10_D7;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1480' 
-- Equation name is '_LC2_D4', type is buried 
_LC2_D4  = LCELL( _EQ300);
  _EQ300 =  _LC6_D4 & !_LC9_D4
         #  _LC5_D8 & !_LC9_D4
         #  _LC1_D4;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|:1530' 
-- Equation name is '_LC1_D2', type is buried 
_LC1_D2  = LCELL( _EQ301);
  _EQ301 = !_LC5_D13 &  _LC6_D8 &  _LC8_D2
         # !_LC2_D6 &  _LC6_D8;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|~1594~1' 
-- Equation name is '_LC10_D14', type is buried 
-- synthesized logic cell 
_LC10_D14 = LCELL( _EQ302);
  _EQ302 =  _LC4_D5
         #  _LC3_D14
         #  _LC9_D4
         #  _LC1_D4;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_LINE7:4|~1594~2' 
-- Equation name is '_LC9_D14', type is buried 
-- synthesized logic cell 
_LC9_D14 = LCELL( _EQ303);
  _EQ303 =  _LC10_D14
         #  _LC5_D14
         #  _LC5_D8
         #  _LC8_D3;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|state~1' 
-- Equation name is '_LC8_E19', type is buried 
_LC8_E19 = DFF( _LC1_E18, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|state~2' 
-- Equation name is '_LC1_E18', type is buried 
_LC1_E18 = DFF( _LC3_E16, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|state~3' 
-- Equation name is '_LC3_E16', type is buried 
_LC3_E16 = DFF( _LC2_E16, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|state~4' 
-- Equation name is '_LC2_E16', type is buried 
_LC2_E16 = DFF( _EQ304, GLOBAL( CLK),  VCC,  VCC);
  _EQ304 =  _LC3_E15 &  _LC6_E16;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|state~5' 
-- Equation name is '_LC6_E16', type is buried 
_LC6_E16 = DFF( _EQ305, GLOBAL( CLK),  VCC,  VCC);
  _EQ305 =  _LC1_E16
         # !_LC3_E15 &  _LC6_E16;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|state~6' 
-- Equation name is '_LC1_E16', type is buried 
_LC1_E16 = DFF( _LC4_E18, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|state~7' 
-- Equation name is '_LC4_E18', type is buried 
_LC4_E18 = DFF( _EQ306, GLOBAL( CLK),  VCC,  VCC);
  _EQ306 =  _LC3_E21 & !_LC10_E19;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|state~8' 
-- Equation name is '_LC10_E19', type is buried 
_LC10_E19 = DFF( _EQ307, GLOBAL( CLK),  VCC,  VCC);
  _EQ307 = !_LC8_E19 &  _LC10_E19
         #  _LC3_E21 & !_LC8_E19;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|:4' 
-- Equation name is '_LC3_E19', type is buried 
_LC3_E19 = DFF( _EQ308, GLOBAL( CLK),  VCC,  VCC);
  _EQ308 =  _LC7_E19
         #  _LC3_E19 & !_LC3_E21 & !_LC10_E19;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|:6' 
-- Equation name is '_LC6_E19', type is buried 
_LC6_E19 = DFF( _EQ309, GLOBAL( CLK),  VCC,  VCC);
  _EQ309 =  _LC4_E19 &  _LC10_E19
         # !_LC3_E21 &  _LC6_E19 & !_LC10_E19;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|:8' 
-- Equation name is '_LC8_E16', type is buried 
_LC8_E16 = DFF( _EQ310, GLOBAL( CLK),  VCC,  VCC);
  _EQ310 =  _LC8_E16 & !_LC10_E19
         #  _LC3_E21 & !_LC10_E19
         #  _LC10_E16 &  _LC10_E19;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|:10' 
-- Equation name is '_LC9_E18', type is buried 
_LC9_E18 = DFF( _EQ311, GLOBAL( CLK),  VCC,  VCC);
  _EQ311 = !_LC3_E21 &  _LC9_E18 & !_LC10_E19
         #  _LC5_E16 &  _LC10_E19;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|:12' 
-- Equation name is '_LC2_E19', type is buried 
_LC2_E19 = DFF( _EQ312, GLOBAL( CLK),  VCC,  VCC);
  _EQ312 =  _LC2_E19 &  _LC9_E19 &  _LC10_E19
         #  _LC3_E21 & !_LC10_E19;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|:352' 
-- Equation name is '_LC4_E16', type is buried 
_LC4_E16 = LCELL( _EQ313);
  _EQ313 =  _LC2_E16
         #  _LC1_E16
         #  _LC6_E16;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|:362' 
-- Equation name is '_LC7_E19', type is buried 
_LC7_E19 = LCELL( _EQ314);
  _EQ314 =  _LC4_E16 & !_LC4_E18 &  _LC10_E19;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|:381' 
-- Equation name is '_LC4_E19', type is buried 
_LC4_E19 = LCELL( _EQ315);
  _EQ315 =  _LC4_E18
         #  _LC4_E16
         #  _LC3_E16;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|:401' 
-- Equation name is '_LC7_E16', type is buried 
_LC7_E16 = LCELL( _EQ316);
  _EQ316 =  _LC1_E18 & !_LC2_E16
         # !_LC2_E16 &  _LC3_E16;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|:405' 
-- Equation name is '_LC10_E16', type is buried 
_LC10_E16 = LCELL( _EQ317);
  _EQ317 = !_LC1_E16 &  _LC7_E16
         # !_LC1_E16 &  _LC6_E16
         #  _LC4_E18;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|:423' 
-- Equation name is '_LC9_E16', type is buried 
_LC9_E16 = LCELL( _EQ318);
  _EQ318 = !_LC2_E16 &  _LC3_E16
         #  _LC6_E16;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|:429' 
-- Equation name is '_LC5_E16', type is buried 
_LC5_E16 = LCELL( _EQ319);
  _EQ319 = !_LC1_E16 &  _LC9_E16
         #  _LC4_E18;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_PEDISTAL:35|~470~1' 
-- Equation name is '_LC9_E19', type is buried 
-- synthesized logic cell 
_LC9_E19 = LCELL( _EQ320);
  _EQ320 =  _LC1_E18
         #  _LC3_E16
         #  _LC4_E18
         #  _LC4_E16;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|:13' = '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|adr_count0' 
-- Equation name is '_LC7_C19', type is buried 
_LC7_C19 = DFF( _EQ321, GLOBAL( CLK),  VCC,  VCC);
  _EQ321 = !_LC7_C19 &  _LC8_C21
         #  _LC7_C19 &  _LC8_C19
         #  _LC5_E27 &  _LC8_C19;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|:12' = '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|adr_count1' 
-- Equation name is '_LC6_C21', type is buried 
_LC6_C21 = DFF( _EQ322, GLOBAL( CLK),  VCC,  VCC);
  _EQ322 =  _LC4_C21 &  _LC6_C21
         #  _LC3_C21 &  _LC8_C21;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|:11' = '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|adr_count2' 
-- Equation name is '_LC2_C21', type is buried 
_LC2_C21 = DFF( _EQ323, GLOBAL( CLK),  VCC,  VCC);
  _EQ323 =  _LC7_C21 &  _LC8_C21
         #  _LC2_C21 &  _LC4_C21;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|:10' = '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|adr_count3' 
-- Equation name is '_LC6_C19', type is buried 
_LC6_C19 = DFF( _EQ324, GLOBAL( CLK),  VCC,  VCC);
  _EQ324 =  _LC6_C19 &  _LC8_C19
         #  _LC5_E27 &  _LC8_C19
         #  _LC1_C19;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|LPM_ADD_SUB:194|addcore:adder|:77' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC10_C19', type is buried 
_LC10_C19 = LCELL( _EQ325);
  _EQ325 = !_LC2_C21 &  _LC6_C19
         #  _LC6_C19 & !_LC7_C19
         #  _LC6_C19 & !_LC6_C21
         #  _LC2_C21 & !_LC6_C19 &  _LC6_C21 &  _LC7_C19;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|LPM_ADD_SUB:255|addcore:adder|:77' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC2_C19', type is buried 
_LC2_C19 = LCELL( _EQ326);
  _EQ326 = !_LC2_C21 &  _LC6_C19 & !_LC6_C21 & !_LC7_C19
         #  _LC2_C21 & !_LC6_C19
         # !_LC6_C19 &  _LC7_C19
         # !_LC6_C19 &  _LC6_C21;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|state~1' 
-- Equation name is '_LC10_C21', type is buried 
_LC10_C21 = DFF( _EQ327, GLOBAL( CLK),  VCC,  VCC);
  _EQ327 = !_LC5_E27 &  _LC10_C21
         #  _LC5_E27 &  _LC8_C19;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|state~2' 
-- Equation name is '_LC1_C20', type is buried 
_LC1_C20 = DFF( _EQ328, GLOBAL( CLK),  VCC,  VCC);
  _EQ328 =  _LC4_E26 & !_LC8_C21
         #  _LC1_C20 & !_LC4_E26;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|state~3' 
-- Equation name is '_LC8_C21', type is buried 
_LC8_C21 = DFF( _EQ329, GLOBAL( CLK),  VCC,  VCC);
  _EQ329 = !_LC4_C21 & !_LC5_E27 & !_LC9_C21
         # !_LC4_C21 & !_LC9_C21 & !_LC10_C21;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|:4' 
-- Equation name is '_LC1_C21', type is buried 
_LC1_C21 = DFF( _EQ330, GLOBAL( CLK),  VCC,  VCC);
  _EQ330 = !_LC1_C20 & !_LC5_E27 &  _LC8_C21
         #  _LC1_C20 & !_LC4_E26 &  _LC8_C21
         #  _LC4_E26 & !_LC8_C21
         #  _LC5_E27 & !_LC8_C21;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|:280' 
-- Equation name is '_LC4_C21', type is buried 
!_LC4_C21 = _LC4_C21~NOT;
_LC4_C21~NOT = LCELL( _EQ331);
  _EQ331 =  _LC8_C21
         #  _LC4_E26
         #  _LC5_E27;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|~284~1' 
-- Equation name is '_LC8_C19', type is buried 
-- synthesized logic cell 
_LC8_C19 = LCELL( _EQ332);
  _EQ332 = !_LC4_E26 & !_LC8_C21;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|:286' 
-- Equation name is '_LC9_C21', type is buried 
!_LC9_C21 = _LC9_C21~NOT;
_LC9_C21~NOT = LCELL( _EQ333);
  _EQ333 = !_LC4_E26
         # !_LC1_C20;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|:302' 
-- Equation name is '_LC1_C19', type is buried 
_LC1_C19 = LCELL( _EQ334);
  _EQ334 = !_LC1_C20 & !_LC2_C19 &  _LC8_C21
         #  _LC1_C20 &  _LC8_C21 &  _LC10_C19;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|~306~1' 
-- Equation name is '_LC7_C21', type is buried 
-- synthesized logic cell 
_LC7_C21 = LCELL( _EQ335);
  _EQ335 = !_LC1_C20 &  _LC2_C21 &  _LC7_C19
         # !_LC1_C20 &  _LC2_C21 &  _LC6_C21
         # !_LC1_C20 & !_LC2_C21 & !_LC6_C21 & !_LC7_C19
         #  _LC1_C20 &  _LC2_C21 & !_LC7_C19
         #  _LC1_C20 &  _LC2_C21 & !_LC6_C21
         #  _LC1_C20 & !_LC2_C21 &  _LC6_C21 &  _LC7_C19;

-- Node name is '|bb1_pga1:152|bb1_make_dac_data:123|BB1_PLAY_SYNC:32|~315~1' 
-- Equation name is '_LC3_C21', type is buried 
-- synthesized logic cell 
_LC3_C21 = LCELL( _EQ336);
  _EQ336 =  _LC1_C20 & !_LC6_C21 &  _LC7_C19
         #  _LC1_C20 &  _LC6_C21 & !_LC7_C19
         # !_LC1_C20 &  _LC6_C21 &  _LC7_C19
         # !_LC1_C20 & !_LC6_C21 & !_LC7_C19;

-- Node name is '|bb1_pga1:152|BB1_MAKE_HINT:127|:13' 
-- Equation name is '_LC6_D22', type is buried 
_LC6_D22 = DFF( _EQ337, GLOBAL( CLK),  VCC,  VCC);
  _EQ337 =  _LC5_B18 &  _LC6_D22
         #  _LC6_D22 & !_LC9_B25
         #  _LC4_B23 &  _LC9_B25;

-- Node name is '|bb1_pga1:152|BB1_MAKE_HINT:127|~125~1' 
-- Equation name is '_LC5_B18', type is buried 
-- synthesized logic cell 
_LC5_B18 = LCELL( _EQ338);
  _EQ338 =  _LC9_B16
         #  _LC2_B23
         #  _LC6_B23;

-- Node name is '|bb1_pga1:152|BB1_MAKE_HINT:127|~126~1' 
-- Equation name is '_LC3_B18', type is buried 
-- synthesized logic cell 
_LC3_B18 = LCELL( _EQ339);
  _EQ339 = !_LC1_B18 & !_LC6_E20;

-- Node name is '|bb1_pga1:152|BB1_MAKE_HINT:127|~126~2' 
-- Equation name is '_LC10_B25', type is buried 
-- synthesized logic cell 
_LC10_B25 = LCELL( _EQ340);
  _EQ340 = !_LC6_B18 & !_LC6_B21 & !_LC6_E22 & !_LC10_B23;

-- Node name is '|bb1_pga1:152|BB1_MAKE_HINT:127|~126~3' 
-- Equation name is '_LC9_B25', type is buried 
-- synthesized logic cell 
_LC9_B25 = LCELL( _EQ341);
  _EQ341 = !_LC1_E22 & !_LC2_B18 &  _LC3_B18 &  _LC10_B25;

-- Node name is '|bb1_pga1:152|BB1_MAKE_VINT:132|:6' 
-- Equation name is '_LC6_E23', type is buried 
_LC6_E23 = DFF( _EQ342, GLOBAL( CLK),  VCC,  VCC);
  _EQ342 =  _LC6_E23 & !_LC8_E23
         #  _LC5_E23 &  _LC8_E23;

-- Node name is '|bb1_pga1:152|BB1_MAKE_VINT:132|~53~1' 
-- Equation name is '_LC5_E23', type is buried 
-- synthesized logic cell 
_LC5_E23 = LCELL( _EQ343);
  _EQ343 =  F8_G &  _LC8_E25
         #  F4_M & !_LC8_E25;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|LPM_ADD_SUB:349|addcore:adder|:125' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_C8', type is buried 
_LC6_C8  = LCELL( _EQ344);
  _EQ344 =  _LC2_C8 &  _LC3_C11 &  _LC6_C11;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|LPM_ADD_SUB:349|addcore:adder|:129' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_C8', type is buried 
_LC3_C8  = LCELL( _EQ345);
  _EQ345 =  _LC2_C8 &  _LC3_C11 &  _LC6_C11 &  _LC7_C8;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|LPM_ADD_SUB:349|addcore:adder|:133' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_C2', type is buried 
_LC6_C2  = LCELL( _EQ346);
  _EQ346 =  _LC3_C2 &  _LC3_C8;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|state~1' 
-- Equation name is '_LC8_C11', type is buried 
_LC8_C11 = DFF( _EQ347, GLOBAL( CLK),  VCC,  VCC);
  _EQ347 =  _LC2_E6 &  _LC8_C11
         # !_LC1_C11 &  _LC2_E6 &  _LC8_C8;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|state~2' 
-- Equation name is '_LC6_C12', type is buried 
_LC6_C12 = DFF( _EQ348, GLOBAL( CLK),  VCC,  VCC);
  _EQ348 = !_LC1_C11 &  _LC2_E6 & !_LC8_C8;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|state~3' 
-- Equation name is '_LC1_C11', type is buried 
_LC1_C11 = DFF( _EQ349, GLOBAL( CLK),  VCC,  VCC);
  _EQ349 =  _LC2_E6 & !_LC6_C12
         #  _LC1_C11 & !_LC6_C12 & !_LC8_C11;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:31' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count0' 
-- Equation name is '_LC6_C11', type is buried 
_LC6_C11 = DFF( _EQ350, GLOBAL( CLK),  VCC,  VCC);
  _EQ350 =  _LC1_C11 &  _LC6_C11 & !_LC6_C12
         #  _LC1_C11 & !_LC6_C11 &  _LC6_C12
         #  _LC3_C12 &  _LC6_C11;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:30' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count1' 
-- Equation name is '_LC3_C11', type is buried 
_LC3_C11 = DFF( _EQ351, GLOBAL( CLK),  VCC,  VCC);
  _EQ351 =  _LC3_C11 &  _LC3_C12
         #  _LC3_C12 &  _LC8_C8
         #  _LC7_C11;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:29' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count2' 
-- Equation name is '_LC2_C8', type is buried 
_LC2_C8  = DFF( _EQ352, GLOBAL( CLK),  VCC,  VCC);
  _EQ352 =  _LC2_C8 &  _LC3_C12
         #  _LC1_C8 &  _LC1_C11;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:28' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count3' 
-- Equation name is '_LC7_C8', type is buried 
_LC7_C8  = DFF( _EQ353, GLOBAL( CLK),  VCC,  VCC);
  _EQ353 =  _LC4_C8
         #  _LC3_C12 &  _LC7_C8
         #  _LC3_C12 &  _LC8_C8;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:27' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count4' 
-- Equation name is '_LC3_C2', type is buried 
_LC3_C2  = DFF( _EQ354, GLOBAL( CLK),  VCC,  VCC);
  _EQ354 =  _LC2_C2
         #  _LC3_C2 &  _LC3_C12
         #  _LC3_C12 &  _LC8_C8;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:26' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count5' 
-- Equation name is '_LC9_C2', type is buried 
_LC9_C2  = DFF( _EQ355, GLOBAL( CLK),  VCC,  VCC);
  _EQ355 =  _LC3_C12 &  _LC9_C2
         #  _LC1_C11 &  _LC7_C2;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:25' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count6' 
-- Equation name is '_LC1_C2', type is buried 
_LC1_C2  = DFF( _EQ356, GLOBAL( CLK),  VCC,  VCC);
  _EQ356 =  _LC3_C12 &  _LC8_C2
         #  _LC1_C11 &  _LC4_C2;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:5' 
-- Equation name is '_LC5_C12', type is buried 
_LC5_C12 = DFF( _EQ357, GLOBAL( CLK),  VCC,  VCC);
  _EQ357 =  _LC1_C11 &  _LC5_C12
         #  _LC3_C12 &  _LC5_C12
         #  _LC3_C12 &  _LC8_C8;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:7' 
-- Equation name is '_LC7_C12', type is buried 
_LC7_C12 = DFF( _EQ358, GLOBAL( CLK),  VCC,  VCC);
  _EQ358 =  _LC2_C11 &  _LC7_C12
         #  _LC3_C12 &  _LC7_C12
         #  _LC3_C12 & !_LC8_C8;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:9' 
-- Equation name is '_LC8_C10', type is buried 
_LC8_C10 = DFF( _EQ359, GLOBAL( CLK),  VCC,  VCC);
  _EQ359 =  _LC2_C11 &  _LC8_C10
         #  _LC3_C12 &  _LC8_C10
         #  _LC3_C12 & !_LC8_C8;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:11' 
-- Equation name is '_LC6_C5', type is buried 
_LC6_C5  = DFF( _EQ360, GLOBAL( CLK),  VCC,  VCC);
  _EQ360 = !_LC2_E6 &  _LC6_C5
         # !_LC2_C11 &  _LC6_C5
         # !_LC1_C11 & !_LC2_E6;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:13' 
-- Equation name is '_LC2_C12', type is buried 
_LC2_C12 = DFF( _EQ361, GLOBAL( CLK),  VCC,  VCC);
  _EQ361 =  _LC1_C11 &  _LC2_C12
         #  _LC2_C12 &  _LC8_C8
         # !_LC1_C11 & !_LC2_E6;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:15' 
-- Equation name is '_LC3_C10', type is buried 
_LC3_C10 = DFF( _EQ362, GLOBAL( CLK),  VCC,  VCC);
  _EQ362 =  _LC3_C10 &  _LC6_C10
         # !_LC6_C10 &  _LC7_C10
         #  _LC1_C10 & !_LC6_C10;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~62~1' 
-- Equation name is '_LC9_C8', type is buried 
-- synthesized logic cell 
_LC9_C8  = LCELL( _EQ363);
  _EQ363 = !_LC7_C8
         # !_LC3_C2
         # !_LC1_C2
         #  _LC9_C2;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~62~2' 
-- Equation name is '_LC7_C10', type is buried 
-- synthesized logic cell 
_LC7_C10 = LCELL( _EQ364);
  _EQ364 =  _LC1_C2 &  _LC9_C2 &  _LC9_C4
         #  _LC1_C2 &  _LC5_C8 &  _LC9_C4;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~62~3' 
-- Equation name is '_LC1_C10', type is buried 
-- synthesized logic cell 
_LC1_C10 = LCELL( _EQ365);
  _EQ365 = !_LC1_C2 &  _LC3_B28
         #  _LC3_B28 & !_LC5_C8 & !_LC9_C2;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:62' 
-- Equation name is '_LC8_C8', type is buried 
!_LC8_C8 = _LC8_C8~NOT;
_LC8_C8~NOT = LCELL( _EQ366);
  _EQ366 = !_LC3_C11
         #  _LC6_C11
         #  _LC2_C8
         #  _LC9_C8;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:83' 
-- Equation name is '_LC5_C8', type is buried 
!_LC5_C8 = _LC5_C8~NOT;
_LC5_C8~NOT = LCELL( _EQ367);
  _EQ367 = !_LC3_C2
         # !_LC2_C8 & !_LC3_C11 & !_LC7_C8;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:247' 
-- Equation name is '_LC8_C2', type is buried 
_LC8_C2  = LCELL( _LC1_C2);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~397~1' 
-- Equation name is '_LC6_C10', type is buried 
-- synthesized logic cell 
!_LC6_C10 = _LC6_C10~NOT;
_LC6_C10~NOT = LCELL( _EQ368);
  _EQ368 = !_LC1_C11 &  _LC2_E6 & !_LC8_C8;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~417~1' 
-- Equation name is '_LC2_C11', type is buried 
-- synthesized logic cell 
_LC2_C11 = LCELL( _EQ369);
  _EQ369 =  _LC1_C11 & !_LC6_C12;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~434~1' 
-- Equation name is '_LC3_C12', type is buried 
-- synthesized logic cell 
_LC3_C12 = LCELL( _EQ370);
  _EQ370 = !_LC1_C11 &  _LC2_E6;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~459~1' 
-- Equation name is '_LC4_C2', type is buried 
-- synthesized logic cell 
_LC4_C2  = LCELL( _EQ371);
  _EQ371 =  _LC1_C2 & !_LC6_C12
         #  _LC1_C2 & !_LC6_C2
         #  _LC1_C2 & !_LC9_C2
         # !_LC1_C2 &  _LC6_C2 &  _LC6_C12 &  _LC9_C2;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~468~1' 
-- Equation name is '_LC7_C2', type is buried 
-- synthesized logic cell 
_LC7_C2  = LCELL( _EQ372);
  _EQ372 = !_LC6_C12 &  _LC9_C2
         # !_LC3_C2 &  _LC9_C2
         # !_LC3_C8 &  _LC9_C2
         #  _LC3_C2 &  _LC3_C8 &  _LC6_C12 & !_LC9_C2;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:482' 
-- Equation name is '_LC2_C2', type is buried 
_LC2_C2  = LCELL( _EQ373);
  _EQ373 =  _LC1_C11 &  _LC3_C2 & !_LC6_C12
         #  _LC1_C11 &  _LC3_C2 & !_LC3_C8
         #  _LC1_C11 & !_LC3_C2 &  _LC3_C8 &  _LC6_C12;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:491' 
-- Equation name is '_LC4_C8', type is buried 
_LC4_C8  = LCELL( _EQ374);
  _EQ374 =  _LC1_C11 & !_LC6_C12 &  _LC7_C8
         #  _LC1_C11 & !_LC6_C8 &  _LC7_C8
         #  _LC1_C11 &  _LC6_C8 &  _LC6_C12 & !_LC7_C8;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~495~1' 
-- Equation name is '_LC1_C8', type is buried 
-- synthesized logic cell 
_LC1_C8  = LCELL( _EQ375);
  _EQ375 =  _LC2_C8 & !_LC6_C12
         #  _LC2_C8 & !_LC3_C11
         #  _LC2_C8 & !_LC6_C11
         # !_LC2_C8 &  _LC3_C11 &  _LC6_C11 &  _LC6_C12;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:509' 
-- Equation name is '_LC7_C11', type is buried 
_LC7_C11 = LCELL( _EQ376);
  _EQ376 =  _LC1_C11 &  _LC3_C11 & !_LC6_C12
         #  _LC1_C11 &  _LC3_C11 & !_LC6_C11
         #  _LC1_C11 & !_LC3_C11 &  _LC6_C11 &  _LC6_C12;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|:14' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|clk_90' 
-- Equation name is '_LC1_C12', type is buried 
_LC1_C12 = LCELL( _EQ377);
  _EQ377 =  _LC3_C25
         #  _LC7_C12;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:13' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg0' 
-- Equation name is '_LC6_C4', type is buried 
_LC6_C4  = DFF( _EQ378,  _LC7_C12, !_LC2_C12,  VCC);
  _EQ378 =  _LC3_C10 & !_LC9_C4
         # !_LC3_C10 &  _LC9_C4;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:12' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg1' 
-- Equation name is '_LC1_C4', type is buried 
_LC1_C4  = DFF( _LC6_C4,  _LC7_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:11' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg2' 
-- Equation name is '_LC7_C4', type is buried 
_LC7_C4  = DFF( _LC1_C4,  _LC7_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:10' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg3' 
-- Equation name is '_LC2_C4', type is buried 
_LC2_C4  = DFF( _LC7_C4,  _LC7_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:9' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg4' 
-- Equation name is '_LC8_C4', type is buried 
_LC8_C4  = DFF( _LC2_C4,  _LC7_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:8' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg5' 
-- Equation name is '_LC3_C4', type is buried 
_LC3_C4  = DFF( _LC8_C4,  _LC7_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:7' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg6' 
-- Equation name is '_LC10_C4', type is buried 
_LC10_C4 = DFF( _LC3_C4,  _LC7_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:6' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg7' 
-- Equation name is '_LC4_C4', type is buried 
_LC4_C4  = DFF( _LC10_C4,  _LC7_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:4' 
-- Equation name is '_LC9_C4', type is buried 
_LC9_C4  = DFF( _EQ379,  _LC7_C12,  VCC,  VCC);
  _EQ379 = !_LC2_C12 &  _LC4_C4
         #  _LC2_C12 &  _LC9_C4;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:50' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg0' 
-- Equation name is '_LC7_C5', type is buried 
_LC7_C5  = DFF( _EQ380,  _LC1_C12, !_LC2_C12,  VCC);
  _EQ380 =  _LC3_C10 &  _LC6_C5
         # !_LC6_C5 &  _LC6_F11;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:49' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg1' 
-- Equation name is '_LC1_C5', type is buried 
_LC1_C5  = DFF( _LC7_C5,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:48' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg2' 
-- Equation name is '_LC8_C5', type is buried 
_LC8_C5  = DFF( _LC1_C5,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:47' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg3' 
-- Equation name is '_LC2_C5', type is buried 
_LC2_C5  = DFF( _LC8_C5,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:46' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg4' 
-- Equation name is '_LC9_C5', type is buried 
_LC9_C5  = DFF( _LC2_C5,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:45' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg5' 
-- Equation name is '_LC3_C5', type is buried 
_LC3_C5  = DFF( _LC9_C5,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:44' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg6' 
-- Equation name is '_LC10_C5', type is buried 
_LC10_C5 = DFF( _LC3_C5,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:43' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg7' 
-- Equation name is '_LC4_C5', type is buried 
_LC4_C5  = DFF( _LC10_C5,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:42' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg8' 
-- Equation name is '_LC2_C6', type is buried 
_LC2_C6  = DFF( _LC4_C5,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:41' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg9' 
-- Equation name is '_LC6_C6', type is buried 
_LC6_C6  = DFF( _LC2_C6,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:40' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg10' 
-- Equation name is '_LC3_C6', type is buried 
_LC3_C6  = DFF( _LC6_C6,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:39' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg11' 
-- Equation name is '_LC7_C6', type is buried 
_LC7_C6  = DFF( _LC3_C6,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:38' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg12' 
-- Equation name is '_LC4_C6', type is buried 
_LC4_C6  = DFF( _LC7_C6,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:37' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg13' 
-- Equation name is '_LC8_C6', type is buried 
_LC8_C6  = DFF( _LC4_C6,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:36' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg14' 
-- Equation name is '_LC5_C6', type is buried 
_LC5_C6  = DFF( _LC8_C6,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:35' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg15' 
-- Equation name is '_LC9_C6', type is buried 
_LC9_C6  = DFF( _LC5_C6,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:34' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg16' 
-- Equation name is '_LC10_C6', type is buried 
_LC10_C6 = DFF( _LC9_C6,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:33' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg17' 
-- Equation name is '_LC1_C6', type is buried 
_LC1_C6  = DFF( _LC10_C6,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:32' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg18' 
-- Equation name is '_LC5_C3', type is buried 
_LC5_C3  = DFF( _LC1_C6,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:31' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg19' 
-- Equation name is '_LC6_C3', type is buried 
_LC6_C3  = DFF( _LC5_C3,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:30' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg20' 
-- Equation name is '_LC1_C3', type is buried 
_LC1_C3  = DFF( _LC6_C3,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:29' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg21' 
-- Equation name is '_LC7_C3', type is buried 
_LC7_C3  = DFF( _LC1_C3,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:28' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg22' 
-- Equation name is '_LC2_C3', type is buried 
_LC2_C3  = DFF( _LC7_C3,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:27' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg23' 
-- Equation name is '_LC8_C3', type is buried 
_LC8_C3  = DFF( _LC2_C3,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:26' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg24' 
-- Equation name is '_LC3_C3', type is buried 
_LC3_C3  = DFF( _LC8_C3,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:25' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg25' 
-- Equation name is '_LC9_C3', type is buried 
_LC9_C3  = DFF( _LC3_C3,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:24' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg26' 
-- Equation name is '_LC10_C3', type is buried 
_LC10_C3 = DFF( _LC9_C3,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:23' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg27' 
-- Equation name is '_LC4_C3', type is buried 
_LC4_C3  = DFF( _LC10_C3,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:22' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg28' 
-- Equation name is '_LC4_C7', type is buried 
_LC4_C7  = DFF( _LC4_C3,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:21' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg29' 
-- Equation name is '_LC9_C7', type is buried 
_LC9_C7  = DFF( _LC4_C7,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:20' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg30' 
-- Equation name is '_LC3_C7', type is buried 
_LC3_C7  = DFF( _LC9_C7,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:19' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg31' 
-- Equation name is '_LC6_C7', type is buried 
_LC6_C7  = DFF( _LC3_C7,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:18' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg32' 
-- Equation name is '_LC1_C7', type is buried 
_LC1_C7  = DFF( _LC6_C7,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:17' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg33' 
-- Equation name is '_LC7_C7', type is buried 
_LC7_C7  = DFF( _LC1_C7,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:16' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg34' 
-- Equation name is '_LC2_C7', type is buried 
_LC2_C7  = DFF( _LC7_C7,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:15' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg35' 
-- Equation name is '_LC8_C7', type is buried 
_LC8_C7  = DFF( _LC2_C7,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:14' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg36' 
-- Equation name is '_LC10_C7', type is buried 
_LC10_C7 = DFF( _LC8_C7,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:13' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg37' 
-- Equation name is '_LC9_C9', type is buried 
_LC9_C9  = DFF( _LC10_C7,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:12' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg38' 
-- Equation name is '_LC3_C9', type is buried 
_LC3_C9  = DFF( _LC9_C9,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:11' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg39' 
-- Equation name is '_LC10_C9', type is buried 
_LC10_C9 = DFF( _LC3_C9,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:10' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg40' 
-- Equation name is '_LC4_C9', type is buried 
_LC4_C9  = DFF( _LC10_C9,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:9' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg41' 
-- Equation name is '_LC8_C9', type is buried 
_LC8_C9  = DFF( _LC4_C9,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:8' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg42' 
-- Equation name is '_LC2_C9', type is buried 
_LC2_C9  = DFF( _LC8_C9,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:7' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg43' 
-- Equation name is '_LC7_C9', type is buried 
_LC7_C9  = DFF( _LC2_C9,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:6' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg44' 
-- Equation name is '_LC1_C9', type is buried 
_LC1_C9  = DFF( _LC7_C9,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:4' 
-- Equation name is '_LC6_C9', type is buried 
_LC6_C9  = DFF( _EQ381,  _LC1_C12,  VCC,  VCC);
  _EQ381 =  _LC1_C9 & !_LC2_C12
         #  _LC2_C12 &  _LC6_C9;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:50' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg0' 
-- Equation name is '_LC5_C14', type is buried 
_LC5_C14 = DFF( _LC6_C9,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:49' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg1' 
-- Equation name is '_LC10_C14', type is buried 
_LC10_C14 = DFF( _LC5_C14,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:48' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg2' 
-- Equation name is '_LC4_C14', type is buried 
_LC4_C14 = DFF( _LC10_C14,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:47' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg3' 
-- Equation name is '_LC9_C14', type is buried 
_LC9_C14 = DFF( _LC4_C14,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:46' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg4' 
-- Equation name is '_LC3_C14', type is buried 
_LC3_C14 = DFF( _LC9_C14,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:45' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg5' 
-- Equation name is '_LC8_C14', type is buried 
_LC8_C14 = DFF( _LC3_C14,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:44' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg6' 
-- Equation name is '_LC1_C14', type is buried 
_LC1_C14 = DFF( _LC8_C14,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:43' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg7' 
-- Equation name is '_LC6_C14', type is buried 
_LC6_C14 = DFF( _LC1_C14,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:42' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg8' 
-- Equation name is '_LC7_C14', type is buried 
_LC7_C14 = DFF( _LC6_C14,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:41' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg9' 
-- Equation name is '_LC2_C14', type is buried 
_LC2_C14 = DFF( _LC7_C14,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:40' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg10' 
-- Equation name is '_LC1_C1', type is buried 
_LC1_C1  = DFF( _LC2_C14,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:39' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg11' 
-- Equation name is '_LC2_C1', type is buried 
_LC2_C1  = DFF( _LC1_C1,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:38' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg12' 
-- Equation name is '_LC3_C1', type is buried 
_LC3_C1  = DFF( _LC2_C1,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:37' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg13' 
-- Equation name is '_LC4_C1', type is buried 
_LC4_C1  = DFF( _LC3_C1,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:36' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg14' 
-- Equation name is '_LC5_C1', type is buried 
_LC5_C1  = DFF( _LC4_C1,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:35' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg15' 
-- Equation name is '_LC6_C1', type is buried 
_LC6_C1  = DFF( _LC5_C1,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:34' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg16' 
-- Equation name is '_LC7_C1', type is buried 
_LC7_C1  = DFF( _LC6_C1,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:33' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg17' 
-- Equation name is '_LC8_C1', type is buried 
_LC8_C1  = DFF( _LC7_C1,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:32' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg18' 
-- Equation name is '_LC9_C1', type is buried 
_LC9_C1  = DFF( _LC8_C1,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:31' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg19' 
-- Equation name is '_LC10_C1', type is buried 
_LC10_C1 = DFF( _LC9_C1,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:30' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg20' 
-- Equation name is '_LC2_C13', type is buried 
_LC2_C13 = DFF( _LC10_C1,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:29' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg21' 
-- Equation name is '_LC6_C13', type is buried 
_LC6_C13 = DFF( _LC2_C13,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:28' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg22' 
-- Equation name is '_LC3_C13', type is buried 
_LC3_C13 = DFF( _LC6_C13,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:27' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg23' 
-- Equation name is '_LC7_C13', type is buried 
_LC7_C13 = DFF( _LC3_C13,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:26' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg24' 
-- Equation name is '_LC1_C13', type is buried 
_LC1_C13 = DFF( _LC7_C13,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:25' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg25' 
-- Equation name is '_LC8_C13', type is buried 
_LC8_C13 = DFF( _LC1_C13,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:24' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg26' 
-- Equation name is '_LC4_C13', type is buried 
_LC4_C13 = DFF( _LC8_C13,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:23' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg27' 
-- Equation name is '_LC9_C13', type is buried 
_LC9_C13 = DFF( _LC4_C13,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:22' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg28' 
-- Equation name is '_LC10_C13', type is buried 
_LC10_C13 = DFF( _LC9_C13,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:21' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg29' 
-- Equation name is '_LC5_C13', type is buried 
_LC5_C13 = DFF( _LC10_C13,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:20' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg30' 
-- Equation name is '_LC1_F10', type is buried 
_LC1_F10 = DFF( _LC5_C13,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:19' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg31' 
-- Equation name is '_LC6_F10', type is buried 
_LC6_F10 = DFF( _LC1_F10,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:18' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg32' 
-- Equation name is '_LC2_F10', type is buried 
_LC2_F10 = DFF( _LC6_F10,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:17' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg33' 
-- Equation name is '_LC7_F10', type is buried 
_LC7_F10 = DFF( _LC2_F10,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:16' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg34' 
-- Equation name is '_LC3_F10', type is buried 
_LC3_F10 = DFF( _LC7_F10,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:15' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg35' 
-- Equation name is '_LC8_F10', type is buried 
_LC8_F10 = DFF( _LC3_F10,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:14' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg36' 
-- Equation name is '_LC9_F10', type is buried 
_LC9_F10 = DFF( _LC8_F10,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:13' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg37' 
-- Equation name is '_LC4_F10', type is buried 
_LC4_F10 = DFF( _LC9_F10,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:12' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg38' 
-- Equation name is '_LC4_F11', type is buried 
_LC4_F11 = DFF( _LC4_F10,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:11' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg39' 
-- Equation name is '_LC9_F11', type is buried 
_LC9_F11 = DFF( _LC4_F11,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:10' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg40' 
-- Equation name is '_LC1_F11', type is buried 
_LC1_F11 = DFF( _LC9_F11,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:9' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg41' 
-- Equation name is '_LC7_F11', type is buried 
_LC7_F11 = DFF( _LC1_F11,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:8' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg42' 
-- Equation name is '_LC2_F11', type is buried 
_LC2_F11 = DFF( _LC7_F11,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:7' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg43' 
-- Equation name is '_LC8_F11', type is buried 
_LC8_F11 = DFF( _LC2_F11,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:6' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg44' 
-- Equation name is '_LC3_F11', type is buried 
_LC3_F11 = DFF( _LC8_F11,  _LC1_C12, !_LC2_C12,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:4' 
-- Equation name is '_LC6_F11', type is buried 
_LC6_F11 = DFF( _EQ382,  _LC1_C12,  VCC,  VCC);
  _EQ382 = !_LC2_C12 &  _LC3_F11
         #  _LC2_C12 &  _LC6_F11;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:33' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|adr_count0' 
-- Equation name is '_LC6_F20', type is buried 
_LC6_F20 = DFF( _EQ383, GLOBAL( CLK),  VCC,  VCC);
  _EQ383 =  _LC1_F1 & !_LC2_B25 & !_LC6_F20 &  _LC9_F1
         #  _LC2_B25 &  _LC6_F20 &  _LC9_F1;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:32' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|adr_count1' 
-- Equation name is '_LC2_F20', type is buried 
_LC2_F20 = DFF( _EQ384, GLOBAL( CLK),  VCC,  VCC);
  _EQ384 = !_LC2_B25 &  _LC9_F1 &  _LC9_F20
         #  _LC2_B25 &  _LC2_F20 &  _LC9_F1;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:31' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|adr_count2' 
-- Equation name is '_LC8_F20', type is buried 
_LC8_F20 = DFF( _EQ385, GLOBAL( CLK),  VCC,  VCC);
  _EQ385 =  _LC1_F20 & !_LC2_B25 &  _LC9_F1
         #  _LC2_B25 &  _LC8_F20 &  _LC9_F1;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:30' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|adr_count3' 
-- Equation name is '_LC7_F20', type is buried 
_LC7_F20 = DFF( _EQ386, GLOBAL( CLK),  VCC,  VCC);
  _EQ386 = !_LC2_B25 &  _LC9_F1 &  _LC10_F20
         #  _LC2_B25 &  _LC7_F20 &  _LC9_F1;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|LPM_ADD_SUB:241|addcore:adder|:59' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_F20', type is buried 
_LC3_F20 = LCELL( _EQ387);
  _EQ387 =  _LC2_F20 &  _LC6_F20;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|state~1' 
-- Equation name is '_LC9_F1', type is buried 
_LC9_F1  = DFF( _EQ388, GLOBAL( CLK),  VCC,  VCC);
  _EQ388 =  _LC1_C25 & !_LC9_F1
         # !_LC2_B25 &  _LC9_F1;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:20' 
-- Equation name is '_LC10_F9', type is buried 
_LC10_F9 = DFF( _EQ389, GLOBAL( CLK),  VCC,  VCC);
  _EQ389 = !_LC1_C25 & !_LC9_F1
         #  _LC9_F1 &  _LC10_F9
         #  _LC2_B25 &  _LC9_F1;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:22' 
-- Equation name is '_LC9_F9', type is buried 
_LC9_F9  = DFF( _EQ390, GLOBAL( CLK),  VCC,  VCC);
  _EQ390 =  _LC2_F9 &  _LC9_F1;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:24' 
-- Equation name is '_LC1_F9', type is buried 
_LC1_F9  = DFF( _EQ391, GLOBAL( CLK),  VCC,  VCC);
  _EQ391 =  _LC1_C25 & !_LC9_F1
         #  _LC1_F9 & !_LC2_B25 &  _LC9_F1;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~179~1' 
-- Equation name is '_LC1_B25', type is buried 
-- synthesized logic cell 
_LC1_B25 = LCELL( _EQ392);
  _EQ392 =  _LC6_B21
         # !_LC10_B23
         # !_LC9_B16
         #  _LC2_B18;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~206~1' 
-- Equation name is '_LC6_B25', type is buried 
-- synthesized logic cell 
_LC6_B25 = LCELL( _EQ393);
  _EQ393 = !_LC6_B21
         #  _LC10_B23
         # !_LC2_B18
         #  _LC9_B16;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~207~1' 
-- Equation name is '_LC3_B25', type is buried 
-- synthesized logic cell 
_LC3_B25 = LCELL( _EQ394);
  _EQ394 = !_LC1_E22
         # !_LC6_E22
         #  _LC6_E20
         #  _LC1_B18;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~207~2' 
-- Equation name is '_LC7_B25', type is buried 
-- synthesized logic cell 
_LC7_B25 = LCELL( _EQ395);
  _EQ395 =  _LC6_B23
         #  _LC3_B25
         # !_LC2_B23
         # !_LC6_B18;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:207' 
-- Equation name is '_LC2_B25', type is buried 
!_LC2_B25 = _LC2_B25~NOT;
_LC2_B25~NOT = LCELL( _EQ396);
  _EQ396 =  _LC7_B25
         #  _LC1_B25 &  _LC8_E25
         #  _LC6_B25 & !_LC8_E25
         #  _LC1_B25 &  _LC6_B25;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:212' 
-- Equation name is '_LC1_A14', type is buried 
_LC1_A14 = LCELL( _EQ397);
  _EQ397 = !_LC2_A14 & !_LC3_A14 &  _LC6_A14 &  _LC7_A14;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~330~1' 
-- Equation name is '_LC10_F20', type is buried 
-- synthesized logic cell 
_LC10_F20 = LCELL( _EQ398);
  _EQ398 =  _LC1_F1 &  _LC7_F20 & !_LC8_F20
         #  _LC1_F1 & !_LC3_F20 &  _LC7_F20
         #  _LC1_F1 &  _LC3_F20 & !_LC7_F20 &  _LC8_F20;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~342~1' 
-- Equation name is '_LC1_F20', type is buried 
-- synthesized logic cell 
_LC1_F20 = LCELL( _EQ399);
  _EQ399 =  _LC1_F1 & !_LC6_F20 &  _LC8_F20
         #  _LC1_F1 & !_LC2_F20 &  _LC8_F20
         #  _LC1_F1 &  _LC2_F20 &  _LC6_F20 & !_LC8_F20;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~349~1' 
-- Equation name is '_LC1_F1', type is buried 
-- synthesized logic cell 
_LC1_F1  = LCELL( _EQ400);
  _EQ400 =  _LC1_A14
         # !_LC1_G2;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~354~1' 
-- Equation name is '_LC9_F20', type is buried 
-- synthesized logic cell 
_LC9_F20 = LCELL( _EQ401);
  _EQ401 =  _LC1_F1 & !_LC2_F20 &  _LC6_F20
         #  _LC1_F1 &  _LC2_F20 & !_LC6_F20;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~468~1' 
-- Equation name is '_LC2_F9', type is buried 
-- synthesized logic cell 
_LC2_F9  = LCELL( _EQ402);
  _EQ402 =  _LC2_B25 &  _LC9_F9
         # !_LC1_G2 &  _LC9_F9
         #  _LC1_A14 & !_LC2_B25;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:45' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_offset_reg0' 
-- Equation name is '_LC8_G2', type is buried 
_LC8_G2  = DFF( _EQ403, GLOBAL( CLK),  VCC,  VCC);
  _EQ403 = !_LC1_G4 &  _LC4_G2 &  _LC7_G14
         #  _LC9_G2;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:44' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_offset_reg1' 
-- Equation name is '_LC6_G14', type is buried 
_LC6_G14 = DFF( _EQ404, GLOBAL( CLK),  VCC,  VCC);
  _EQ404 = !_LC7_G14 &  _LC8_G14
         #  _LC1_G14 & !_LC7_G14
         #  _LC4_G14 &  _LC7_G14;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:43' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_offset_reg2' 
-- Equation name is '_LC2_G8', type is buried 
_LC2_G8  = DFF( _EQ405, GLOBAL( CLK),  VCC,  VCC);
  _EQ405 =  _LC9_G8
         #  _LC2_G8 &  _LC7_G8
         #  _LC2_G8 &  _LC9_A14;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:42' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_offset_reg3' 
-- Equation name is '_LC1_G1', type is buried 
_LC1_G1  = DFF( _EQ406, GLOBAL( CLK),  VCC,  VCC);
  _EQ406 =  _LC2_G14
         # !_LC1_G1 &  _LC10_G8
         #  _LC1_G1 &  _LC2_G1;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:41' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_offset_reg4' 
-- Equation name is '_LC6_G1', type is buried 
_LC6_G1  = DFF( _EQ407, GLOBAL( CLK),  VCC,  VCC);
  _EQ407 =  _LC9_G1
         #  _LC4_G1 &  _LC6_G1
         #  _LC2_G14;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:40' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_offset_reg5' 
-- Equation name is '_LC6_G3', type is buried 
_LC6_G3  = DFF( _EQ408, GLOBAL( CLK),  VCC,  VCC);
  _EQ408 =  _LC8_G3
         #  _LC4_G3 &  _LC6_G3
         #  _LC6_G3 &  _LC9_A14;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:39' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_offset_reg6' 
-- Equation name is '_LC6_G10', type is buried 
_LC6_G10 = DFF( _EQ409, GLOBAL( CLK),  VCC,  VCC);
  _EQ409 =  _LC2_G14 & !_LC8_E25
         #  _LC10_G10
         #  _LC2_G10;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:38' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_offset_reg7' 
-- Equation name is '_LC1_G10', type is buried 
_LC1_G10 = DFF( _EQ410, GLOBAL( CLK),  VCC,  VCC);
  _EQ410 =  _LC1_G10 &  _LC9_A14
         #  _LC5_G10 &  _LC7_G14;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:15' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_out_reg0' 
-- Equation name is '_LC3_A14', type is buried 
_LC3_A14 = DFF( _EQ411, GLOBAL( CLK),  VCC,  VCC);
  _EQ411 =  _LC1_C25 &  _LC3_A14 & !_LC7_G14
         # !_LC3_A14 &  _LC10_G11;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:14' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_out_reg1' 
-- Equation name is '_LC7_A14', type is buried 
_LC7_A14 = DFF( _EQ412, GLOBAL( CLK),  VCC,  VCC);
  _EQ412 =  _LC7_A14 &  _LC9_A14
         #  _LC3_A14 & !_LC7_A14 &  _LC10_G11
         # !_LC3_A14 &  _LC7_A14 &  _LC10_G11;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:13' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_out_reg2' 
-- Equation name is '_LC2_A14', type is buried 
_LC2_A14 = DFF( _EQ413, GLOBAL( CLK),  VCC,  VCC);
  _EQ413 =  _LC2_A14 &  _LC9_A14
         # !_LC2_A14 &  _LC8_A14 &  _LC10_G11
         #  _LC2_A14 & !_LC8_A14 &  _LC10_G11;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:12' = '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_out_reg3' 
-- Equation name is '_LC6_A14', type is buried 
_LC6_A14 = DFF( _EQ414, GLOBAL( CLK),  VCC,  VCC);
  _EQ414 =  _LC6_A14 &  _LC9_A14
         #  _LC4_A14 & !_LC6_A14 &  _LC10_G11
         # !_LC4_A14 &  _LC6_A14 &  _LC10_G11;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:334|addcore:adder|:59' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_A14', type is buried 
!_LC8_A14 = _LC8_A14~NOT;
_LC8_A14~NOT = LCELL( _EQ415);
  _EQ415 = !_LC3_A14
         # !_LC7_A14;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:334|addcore:adder|:63' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_A14', type is buried 
!_LC4_A14 = _LC4_A14~NOT;
_LC4_A14~NOT = LCELL( _EQ416);
  _EQ416 = !_LC3_A14
         # !_LC7_A14
         # !_LC2_A14;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:676|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC8_G1', type is buried 
!_LC8_G1 = _LC8_G1~NOT;
_LC8_G1~NOT = LCELL( _EQ417);
  _EQ417 = !_LC1_G1 & !_LC2_G8 & !_LC6_G14;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:676|addcore:adder|:87' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_G3', type is buried 
!_LC1_G3 = _LC1_G3~NOT;
_LC1_G3~NOT = LCELL( _EQ418);
  _EQ418 = !_LC6_G1
         # !_LC8_G1;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:702|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC5_G1', type is buried 
!_LC5_G1 = _LC5_G1~NOT;
_LC5_G1~NOT = LCELL( _EQ419);
  _EQ419 = !_LC1_G1 & !_LC6_G14 & !_LC8_G2
         # !_LC1_G1 & !_LC2_G8;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:702|addcore:adder|:87' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC10_G7', type is buried 
!_LC10_G7 = _LC10_G7~NOT;
_LC10_G7~NOT = LCELL( _EQ420);
  _EQ420 = !_LC6_G1
         # !_LC5_G1;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~1' 
-- Equation name is '_LC2_G4', type is buried 
_LC2_G4  = DFF( _LC8_G4, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~2' 
-- Equation name is '_LC8_G4', type is buried 
_LC8_G4  = DFF( _EQ421, GLOBAL( CLK),  VCC,  VCC);
  _EQ421 = !_LC1_G10 &  _LC9_G11;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~3' 
-- Equation name is '_LC3_G4', type is buried 
_LC3_G4  = DFF( _EQ422, GLOBAL( CLK),  VCC,  VCC);
  _EQ422 =  _LC10_G4
         #  _LC8_E25 &  _LC9_G14;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~4' 
-- Equation name is '_LC10_G4', type is buried 
_LC10_G4 = DFF( _LC3_G8, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~5' 
-- Equation name is '_LC3_G8', type is buried 
_LC3_G8  = DFF( _EQ423, GLOBAL( CLK),  VCC,  VCC);
  _EQ423 =  _LC1_G10 & !_LC8_E25 &  _LC9_G11;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~6' 
-- Equation name is '_LC9_G11', type is buried 
_LC9_G11 = DFF( _EQ424, GLOBAL( CLK),  VCC,  VCC);
  _EQ424 =  _LC1_G4 &  _LC9_F9 & !_LC10_F9;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~7' 
-- Equation name is '_LC1_G4', type is buried 
_LC1_G4  = DFF( _EQ425, GLOBAL( CLK),  VCC,  VCC);
  _EQ425 =  _LC2_G4
         #  _LC3_G4
         #  _LC9_G4
         #  _LC9_A14;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~8' 
-- Equation name is '_LC7_G14', type is buried 
_LC7_G14 = DFF( _EQ426, GLOBAL( CLK),  VCC,  VCC);
  _EQ426 =  _LC1_C25 & !_LC10_F9
         #  _LC1_C25 & !_LC1_G4
         #  _LC7_G14 & !_LC10_F9
         # !_LC1_G4 &  _LC7_G14;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:10' 
-- Equation name is '_LC1_G2', type is buried 
_LC1_G2  = DFF( _EQ427, GLOBAL( CLK),  VCC,  VCC);
  _EQ427 =  _LC6_G2 &  _LC7_G14
         # !_LC1_G4 &  _LC5_G4 &  _LC7_G14;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:280' 
-- Equation name is '_LC1_G14', type is buried 
_LC1_G14 = LCELL( _EQ428);
  _EQ428 = !_LC1_C25 &  _LC8_E25;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~962~1' 
-- Equation name is '_LC10_G11', type is buried 
-- synthesized logic cell 
_LC10_G11 = LCELL( _EQ429);
  _EQ429 =  _LC7_G14 &  _LC9_G11
         # !_LC7_G4 &  _LC7_G14
         #  _LC1_G4 &  _LC7_G14;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~998~1' 
-- Equation name is '_LC6_G4', type is buried 
-- synthesized logic cell 
_LC6_G4  = LCELL( _EQ430);
  _EQ430 =  _LC10_G4
         # !_LC3_G4 &  _LC8_G4;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:1039' 
-- Equation name is '_LC9_A14', type is buried 
_LC9_A14 = LCELL( _EQ431);
  _EQ431 =  _LC1_C25 & !_LC7_G14;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:1043' 
-- Equation name is '_LC9_G4', type is buried 
_LC9_G4  = LCELL( _EQ432);
  _EQ432 =  _LC1_G4 & !_LC9_F9 & !_LC10_F9;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1081~1' 
-- Equation name is '_LC6_G2', type is buried 
-- synthesized logic cell 
_LC6_G2  = LCELL( _EQ433);
  _EQ433 =  _LC1_G2 &  _LC3_G8
         #  _LC1_G2 &  _LC9_G11
         #  _LC1_G2 &  _LC1_G4;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1081~2' 
-- Equation name is '_LC4_G4', type is buried 
-- synthesized logic cell 
!_LC4_G4 = _LC4_G4~NOT;
_LC4_G4~NOT = LCELL( _EQ434);
  _EQ434 = !_LC3_G8 & !_LC9_G11;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1081~3' 
-- Equation name is '_LC5_G4', type is buried 
-- synthesized logic cell 
_LC5_G4  = LCELL( _EQ435);
  _EQ435 = !_LC4_G4 &  _LC6_G4
         #  _LC8_E25 &  _LC9_G14;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1199~1' 
-- Equation name is '_LC7_G4', type is buried 
-- synthesized logic cell 
!_LC7_G4 = _LC7_G4~NOT;
_LC7_G4~NOT = LCELL( _EQ436);
  _EQ436 =  _LC3_G8
         #  _LC6_G4;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1199~2' 
-- Equation name is '_LC5_G3', type is buried 
-- synthesized logic cell 
_LC5_G3  = LCELL( _EQ437);
  _EQ437 = !_LC6_G1 & !_LC8_E25
         # !_LC5_G1 & !_LC8_E25
         # !_LC6_G3 & !_LC8_E25;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1199~3' 
-- Equation name is '_LC8_G10', type is buried 
-- synthesized logic cell 
_LC8_G10 = LCELL( _EQ438);
  _EQ438 = !_LC1_G4 & !_LC1_G10 &  _LC6_G10 &  _LC7_G4;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1199~4' 
-- Equation name is '_LC4_G10', type is buried 
-- synthesized logic cell 
_LC4_G10 = LCELL( _EQ439);
  _EQ439 =  _LC10_G3
         # !_LC7_G4
         # !_LC6_G10
         #  _LC5_G3;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1199~5' 
-- Equation name is '_LC9_G10', type is buried 
-- synthesized logic cell 
_LC9_G10 = LCELL( _EQ440);
  _EQ440 =  _LC8_G10 &  _LC9_G3
         #  _LC1_G10 &  _LC4_G10;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1199~6' 
-- Equation name is '_LC5_G10', type is buried 
-- synthesized logic cell 
_LC5_G10 = LCELL( _EQ441);
  _EQ441 =  _LC1_G4 &  _LC1_G10
         #  _LC9_G10 & !_LC9_G11;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1223~1' 
-- Equation name is '_LC8_G8', type is buried 
-- synthesized logic cell 
_LC8_G8  = LCELL( _EQ442);
  _EQ442 = !_LC1_G4 &  _LC7_G4 &  _LC7_G14 & !_LC9_G11;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1223~2' 
-- Equation name is '_LC9_G3', type is buried 
-- synthesized logic cell 
_LC9_G3  = LCELL( _EQ443);
  _EQ443 =  _LC1_G3 &  _LC6_G3 &  _LC8_E25
         #  _LC6_G3 & !_LC8_E25 &  _LC10_G7;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1223~3' 
-- Equation name is '_LC10_G10', type is buried 
-- synthesized logic cell 
_LC10_G10 = LCELL( _EQ444);
  _EQ444 = !_LC6_G10 &  _LC8_G8 &  _LC9_G3;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1223~4' 
-- Equation name is '_LC10_G3', type is buried 
-- synthesized logic cell 
_LC10_G3 = LCELL( _EQ445);
  _EQ445 = !_LC6_G1 &  _LC8_E25
         #  _LC8_E25 & !_LC8_G1
         # !_LC6_G3 &  _LC8_E25;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1223~5' 
-- Equation name is '_LC3_G10', type is buried 
-- synthesized logic cell 
_LC3_G10 = LCELL( _EQ446);
  _EQ446 = !_LC9_G11 &  _LC10_G3
         # !_LC7_G4 & !_LC9_G11;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1223~6' 
-- Equation name is '_LC7_G10', type is buried 
-- synthesized logic cell 
_LC7_G10 = LCELL( _EQ447);
  _EQ447 =  _LC3_G10 &  _LC7_G14
         #  _LC2_G2 &  _LC7_G14
         #  _LC9_A14;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1223~7' 
-- Equation name is '_LC2_G10', type is buried 
-- synthesized logic cell 
_LC2_G10 = LCELL( _EQ448);
  _EQ448 =  _LC5_G3 &  _LC6_G10 & !_LC9_G11
         #  _LC6_G10 &  _LC7_G10;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1247~1' 
-- Equation name is '_LC7_G3', type is buried 
-- synthesized logic cell 
_LC7_G3  = LCELL( _EQ449);
  _EQ449 =  _LC1_G3 &  _LC8_E25
         # !_LC8_E25 &  _LC10_G7;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1247~2' 
-- Equation name is '_LC2_G3', type is buried 
-- synthesized logic cell 
_LC2_G3  = LCELL( _EQ450);
  _EQ450 = !_LC6_G3 &  _LC7_G3 &  _LC8_G8;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1247~3' 
-- Equation name is '_LC8_G3', type is buried 
-- synthesized logic cell 
_LC8_G3  = LCELL( _EQ451);
  _EQ451 = !_LC1_C25 & !_LC7_G14 &  _LC8_E25
         #  _LC2_G3;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1247~4' 
-- Equation name is '_LC3_G3', type is buried 
-- synthesized logic cell 
_LC3_G3  = LCELL( _EQ452);
  _EQ452 = !_LC8_E25 & !_LC10_G7
         # !_LC1_G3 &  _LC8_E25
         # !_LC7_G4;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1247~5' 
-- Equation name is '_LC4_G3', type is buried 
-- synthesized logic cell 
_LC4_G3  = LCELL( _EQ453);
  _EQ453 =  _LC3_G3 &  _LC7_G14 & !_LC9_G11
         #  _LC2_G2 &  _LC7_G14;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1271~1' 
-- Equation name is '_LC10_G14', type is buried 
-- synthesized logic cell 
_LC10_G14 = LCELL( _EQ454);
  _EQ454 = !_LC7_G14
         #  _LC1_G4
         # !_LC1_G10 &  _LC9_G11;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1271~2' 
-- Equation name is '_LC10_G1', type is buried 
-- synthesized logic cell 
_LC10_G1 = LCELL( _EQ455);
  _EQ455 =  _LC5_G1 & !_LC8_E25
         #  _LC8_E25 &  _LC8_G1;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1271~3' 
-- Equation name is '_LC9_G1', type is buried 
-- synthesized logic cell 
_LC9_G1  = LCELL( _EQ456);
  _EQ456 = !_LC6_G1 &  _LC8_G8 &  _LC10_G1;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1271~4' 
-- Equation name is '_LC7_G1', type is buried 
-- synthesized logic cell 
_LC7_G1  = LCELL( _EQ457);
  _EQ457 = !_LC5_G1 & !_LC8_E25
         # !_LC7_G4
         #  _LC8_E25 & !_LC8_G1;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1271~5' 
-- Equation name is '_LC4_G1', type is buried 
-- synthesized logic cell 
_LC4_G1  = LCELL( _EQ458);
  _EQ458 =  _LC7_G1 & !_LC9_G11
         #  _LC10_G14;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1295~1' 
-- Equation name is '_LC2_G14', type is buried 
-- synthesized logic cell 
_LC2_G14 = LCELL( _EQ459);
  _EQ459 = !_LC1_C25 & !_LC7_G14;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1295~2' 
-- Equation name is '_LC1_G8', type is buried 
-- synthesized logic cell 
_LC1_G8  = LCELL( _EQ460);
  _EQ460 = !_LC2_G8 & !_LC6_G14
         # !_LC6_G14 & !_LC8_E25 & !_LC8_G2
         # !_LC2_G8 & !_LC8_E25;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1295~3' 
-- Equation name is '_LC10_G8', type is buried 
-- synthesized logic cell 
_LC10_G8 = LCELL( _EQ461);
  _EQ461 =  _LC1_G8 &  _LC8_G8;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1295~4' 
-- Equation name is '_LC3_G1', type is buried 
-- synthesized logic cell 
_LC3_G1  = LCELL( _EQ462);
  _EQ462 =  _LC2_G8 &  _LC6_G14
         #  _LC2_G8 &  _LC8_G2
         #  _LC6_G14 &  _LC8_E25
         #  _LC2_G8 &  _LC8_E25;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1295~5' 
-- Equation name is '_LC2_G1', type is buried 
-- synthesized logic cell 
_LC2_G1  = LCELL( _EQ463);
  _EQ463 =  _LC10_G14
         #  _LC3_G1 & !_LC9_G11
         # !_LC7_G4 & !_LC9_G11;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1319~1' 
-- Equation name is '_LC6_G8', type is buried 
-- synthesized logic cell 
_LC6_G8  = LCELL( _EQ464);
  _EQ464 = !_LC6_G14 &  _LC8_E25
         #  _LC6_G14 & !_LC8_E25
         # !_LC8_E25 &  _LC8_G2;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1319~2' 
-- Equation name is '_LC5_G8', type is buried 
-- synthesized logic cell 
_LC5_G8  = LCELL( _EQ465);
  _EQ465 = !_LC2_G8 &  _LC6_G8 &  _LC7_G4 & !_LC9_G11;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1319~3' 
-- Equation name is '_LC9_G8', type is buried 
-- synthesized logic cell 
_LC9_G8  = LCELL( _EQ466);
  _EQ466 = !_LC1_G4 &  _LC5_G8 &  _LC7_G14
         # !_LC1_G4 &  _LC7_G14 &  _LC10_G2;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1319~4' 
-- Equation name is '_LC4_G8', type is buried 
-- synthesized logic cell 
_LC4_G8  = LCELL( _EQ467);
  _EQ467 = !_LC6_G14 & !_LC8_E25 & !_LC8_G2
         #  _LC6_G14 &  _LC8_E25
         # !_LC7_G4;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1319~5' 
-- Equation name is '_LC7_G8', type is buried 
-- synthesized logic cell 
_LC7_G8  = LCELL( _EQ468);
  _EQ468 =  _LC4_G8 &  _LC7_G14 & !_LC9_G11
         #  _LC2_G2 &  _LC7_G14;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1343~1' 
-- Equation name is '_LC3_G2', type is buried 
-- synthesized logic cell 
!_LC3_G2 = _LC3_G2~NOT;
_LC3_G2~NOT = LCELL( _EQ469);
  _EQ469 =  _LC7_G4 & !_LC9_G11;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1343~2' 
-- Equation name is '_LC8_G14', type is buried 
-- synthesized logic cell 
_LC8_G14 = LCELL( _EQ470);
  _EQ470 =  _LC1_C25 &  _LC6_G14;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1343~3' 
-- Equation name is '_LC3_G14', type is buried 
-- synthesized logic cell 
_LC3_G14 = LCELL( _EQ471);
  _EQ471 =  _LC7_G4 &  _LC8_E25 & !_LC9_G11
         #  _LC7_G4 & !_LC8_G2 & !_LC9_G11;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1343~4' 
-- Equation name is '_LC9_G14', type is buried 
-- synthesized logic cell 
_LC9_G14 = LCELL( _EQ472);
  _EQ472 =  _LC1_G10 &  _LC9_G11;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1343~5' 
-- Equation name is '_LC4_G14', type is buried 
-- synthesized logic cell 
_LC4_G14 = LCELL( _EQ473);
  _EQ473 =  _LC1_G4 &  _LC6_G14
         # !_LC3_G14 &  _LC6_G14
         # !_LC1_G4 &  _LC9_G14
         # !_LC1_G4 &  _LC3_G14 & !_LC6_G14;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1367~1' 
-- Equation name is '_LC10_G2', type is buried 
-- synthesized logic cell 
_LC10_G2 = LCELL( _EQ474);
  _EQ474 =  _LC1_G10 & !_LC8_E25 &  _LC9_G11;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1367~2' 
-- Equation name is '_LC4_G2', type is buried 
-- synthesized logic cell 
_LC4_G2  = LCELL( _EQ475);
  _EQ475 = !_LC3_G2 & !_LC8_E25 & !_LC8_G2
         #  _LC10_G2;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1367~3' 
-- Equation name is '_LC2_G2', type is buried 
-- synthesized logic cell 
_LC2_G2  = LCELL( _EQ476);
  _EQ476 =  _LC1_G4
         # !_LC1_G10 &  _LC9_G11;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1367~4' 
-- Equation name is '_LC7_G2', type is buried 
-- synthesized logic cell 
_LC7_G2  = LCELL( _EQ477);
  _EQ477 =  _LC2_G2
         #  _LC8_E25 & !_LC9_G11
         # !_LC7_G4 & !_LC9_G11;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1367~5' 
-- Equation name is '_LC9_G2', type is buried 
-- synthesized logic cell 
_LC9_G2  = LCELL( _EQ478);
  _EQ478 =  _LC7_G2 &  _LC7_G14 &  _LC8_G2
         #  _LC8_G2 &  _LC9_A14;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~121~1' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_C17', type is buried 
-- synthesized logic cell 
_LC1_C17 = LCELL( _EQ479);
  _EQ479 =  _LC7_C17 &  _LC7_C18 & !_LC8_C17;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|:121' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_C17', type is buried 
!_LC7_C17 = _LC7_C17~NOT;
_LC7_C17~NOT = LCELL( _EQ480);
  _EQ480 = !_LC7_C27
         # !_LC3_C27;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~125~1' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_C24', type is buried 
-- synthesized logic cell 
_LC1_C24 = LCELL( _EQ481);
  _EQ481 =  _LC7_C18 & !_LC7_C24 &  _LC10_C17;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|:125' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC10_C17', type is buried 
_LC10_C17 = LCELL( _EQ482);
  _EQ482 =  _LC3_C27 &  _LC7_C27 &  _LC8_C17;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~129~1' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_C26', type is buried 
-- synthesized logic cell 
_LC6_C26 = LCELL( _EQ483);
  _EQ483 = !_LC1_C26 &  _LC2_C24 &  _LC7_C18;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|:129' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_C24', type is buried 
_LC2_C24 = LCELL( _EQ484);
  _EQ484 =  _LC7_C24 &  _LC10_C17;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~133~1' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_C26', type is buried 
-- synthesized logic cell 
_LC2_C26 = LCELL( _EQ485);
  _EQ485 =  _LC3_C22 &  _LC7_C18 & !_LC9_C26;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|:133' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_C22', type is buried 
_LC3_C22 = LCELL( _EQ486);
  _EQ486 =  _LC1_C26 &  _LC2_C24;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~137~1' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_C22', type is buried 
-- synthesized logic cell 
_LC7_C22 = LCELL( _EQ487);
  _EQ487 =  _LC7_C18 & !_LC9_C26
         # !_LC3_C22 &  _LC7_C18;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~137~2' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_C22', type is buried 
-- synthesized logic cell 
_LC1_C22 = LCELL( _EQ488);
  _EQ488 =  _LC3_C22 & !_LC6_C22 &  _LC7_C18 &  _LC9_C26;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|:154' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC8_C22', type is buried 
_LC8_C22 = LCELL( _EQ489);
  _EQ489 =  _LC6_C22 & !_LC9_C26
         # !_LC1_C26 &  _LC6_C22
         # !_LC2_C24 &  _LC6_C22
         #  _LC1_C26 &  _LC2_C24 & !_LC6_C22 &  _LC9_C26;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~1' 
-- Equation name is '_LC3_C28', type is buried 
_LC3_C28 = DFF( _EQ490, GLOBAL( CLK),  VCC,  VCC);
  _EQ490 =  _LC6_C28
         #  _LC4_C28 & !_LC9_F9;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~2' 
-- Equation name is '_LC1_C28', type is buried 
_LC1_C28 = DFF( _EQ491, GLOBAL( CLK),  VCC,  VCC);
  _EQ491 =  _LC5_C28 & !_LC9_F9
         #  _LC2_C28;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~3' 
-- Equation name is '_LC6_C28', type is buried 
_LC6_C28 = DFF( _EQ492, GLOBAL( CLK),  VCC,  VCC);
  _EQ492 =  _LC7_C18
         #  _LC3_C28 &  _LC7_C28;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~4' 
-- Equation name is '_LC2_C28', type is buried 
_LC2_C28 = DFF( _EQ493, GLOBAL( CLK),  VCC,  VCC);
  _EQ493 =  _LC8_C25
         #  _LC1_C28 &  _LC7_C28;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~5' 
-- Equation name is '_LC7_C18', type is buried 
_LC7_C18 = DFF( _EQ494, GLOBAL( CLK),  VCC,  VCC);
  _EQ494 =  _LC2_E15 &  _LC6_F11 &  _LC10_C25;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~6' 
-- Equation name is '_LC8_C25', type is buried 
_LC8_C25 = DFF( _EQ495, GLOBAL( CLK),  VCC,  VCC);
  _EQ495 =  _LC2_E15 & !_LC6_F11 &  _LC10_C25;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~7' 
-- Equation name is '_LC10_C25', type is buried 
_LC10_C25 = DFF( _EQ496, GLOBAL( CLK),  VCC,  VCC);
  _EQ496 = !_LC2_E15 &  _LC10_C25
         #  _LC5_C12 & !_LC10_C28;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~8~2' 
-- Equation name is '_LC5_C19', type is buried 
-- synthesized logic cell 
_LC5_C19 = LCELL( _EQ497);
  _EQ497 = !_LC9_C19 & !_LC10_F9;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~8~3' 
-- Equation name is '_LC2_C16', type is buried 
-- synthesized logic cell 
_LC2_C16 = LCELL( _EQ498);
  _EQ498 = !_LC8_C25 &  _LC9_F9 & !_LC10_C25 &  _LC10_C28;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~8~4' 
-- Equation name is '_LC9_C27', type is buried 
-- synthesized logic cell 
_LC9_C27 = LCELL( _EQ499);
  _EQ499 =  _LC6_C27 &  _LC10_F9
         #  _LC6_C27 & !_LC9_F9;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~8~5' 
-- Equation name is '_LC9_C23', type is buried 
-- synthesized logic cell 
_LC9_C23 = LCELL( _EQ500);
  _EQ500 = !_LC9_C19 &  _LC10_C28;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~8~6' 
-- Equation name is '_LC1_C23', type is buried 
-- synthesized logic cell 
_LC1_C23 = LCELL( _EQ501);
  _EQ501 = !_LC1_C28 & !_LC9_C19 &  _LC9_F9 &  _LC10_C28;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~8' 
-- Equation name is '_LC10_C28', type is buried 
_LC10_C28 = DFF( _EQ502, GLOBAL( CLK),  VCC,  VCC);
  _EQ502 =  _LC8_C28 &  _LC10_C28
         #  _LC5_C12 &  _LC8_C28
         #  _LC10_C28 & !_LC10_F9
         #  _LC5_C12 & !_LC10_F9;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:26' = '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_out0' 
-- Equation name is '_LC1_C15', type is buried 
_LC1_C15 = DFF( _EQ503, GLOBAL( CLK),  VCC,  VCC);
  _EQ503 =  _LC5_C15
         #  _LC1_C15 &  _LC8_C15
         #  _LC3_C15 &  _LC8_C15;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:25' = '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_out1' 
-- Equation name is '_LC6_C15', type is buried 
_LC6_C15 = DFF( _EQ504, GLOBAL( CLK),  VCC,  VCC);
  _EQ504 =  _LC6_C15 &  _LC8_C15
         #  _LC3_C15 &  _LC8_C15
         #  _LC10_C15;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:24' = '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_out2' 
-- Equation name is '_LC6_C23', type is buried 
_LC6_C23 = DFF( _EQ505, GLOBAL( CLK),  VCC,  VCC);
  _EQ505 =  _LC5_C18 &  _LC8_C23 &  _LC9_C23
         #  _LC5_C23;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:23' = '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_out3' 
-- Equation name is '_LC7_C16', type is buried 
_LC7_C16 = DFF( _EQ506, GLOBAL( CLK),  VCC,  VCC);
  _EQ506 =  _LC3_C16 &  _LC7_C16
         # !_LC2_C23 &  _LC10_C24;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:22' = '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_out4' 
-- Equation name is '_LC1_C16', type is buried 
_LC1_C16 = DFF( _EQ507, GLOBAL( CLK),  VCC,  VCC);
  _EQ507 =  _LC1_C16 &  _LC3_C16
         # !_LC2_C23 &  _LC9_C16;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:21' = '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_out5' 
-- Equation name is '_LC6_C27', type is buried 
_LC6_C27 = DFF( _EQ508, GLOBAL( CLK),  VCC,  VCC);
  _EQ508 =  _LC2_C27 &  _LC6_C27
         #  _LC1_C27 &  _LC5_C18;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:20' = '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_out6' 
-- Equation name is '_LC8_C16', type is buried 
_LC8_C16 = DFF( _EQ509, GLOBAL( CLK),  VCC,  VCC);
  _EQ509 =  _LC3_C16 &  _LC8_C16
         # !_LC2_C23 &  _LC4_C16;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:51' = '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_reg0' 
-- Equation name is '_LC7_C27', type is buried 
_LC7_C27 = DFF( _EQ510, GLOBAL( CLK),  VCC,  VCC);
  _EQ510 =  _LC4_C19 & !_LC5_C25 & !_LC7_C27
         #  _LC4_C27 &  _LC7_C27;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~50~1' = '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_reg1~1' 
-- Equation name is '_LC2_C17', type is buried 
-- synthesized logic cell 
_LC2_C17 = LCELL( _EQ511);
  _EQ511 = !_LC3_C27 &  _LC7_C18 &  _LC7_C27;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:50' = '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_reg1' 
-- Equation name is '_LC3_C27', type is buried 
_LC3_C27 = DFF( _EQ512, GLOBAL( CLK),  VCC,  VCC);
  _EQ512 =  _LC3_C27 &  _LC5_C22
         #  _LC3_C27 &  _LC10_C27
         #  _LC9_C17;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:49' = '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_reg2' 
-- Equation name is '_LC8_C17', type is buried 
_LC8_C17 = DFF( _EQ513, GLOBAL( CLK),  VCC,  VCC);
  _EQ513 =  _LC3_C17
         #  _LC4_C17 &  _LC8_C17
         #  _LC5_C22 &  _LC8_C17;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:48' = '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_reg3' 
-- Equation name is '_LC7_C24', type is buried 
_LC7_C24 = DFF( _EQ514, GLOBAL( CLK),  VCC,  VCC);
  _EQ514 =  _LC7_C24 &  _LC10_C22
         #  _LC5_C22 &  _LC7_C24
         #  _LC9_C24;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:47' = '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_reg4' 
-- Equation name is '_LC1_C26', type is buried 
_LC1_C26 = DFF( _EQ515, GLOBAL( CLK),  VCC,  VCC);
  _EQ515 =  _LC1_C26 &  _LC10_C26
         #  _LC1_C26 &  _LC5_C22
         #  _LC8_C26;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:46' = '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_reg5' 
-- Equation name is '_LC9_C26', type is buried 
_LC9_C26 = DFF( _EQ516, GLOBAL( CLK),  VCC,  VCC);
  _EQ516 =  _LC7_C26
         #  _LC4_C26 &  _LC9_C26
         #  _LC5_C22 &  _LC9_C26;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:45' = '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_reg6' 
-- Equation name is '_LC6_C22', type is buried 
_LC6_C22 = DFF( _EQ517, GLOBAL( CLK),  VCC,  VCC);
  _EQ517 =  _LC2_C22 &  _LC6_C22
         #  _LC4_C19 &  _LC9_C22;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:7' 
-- Equation name is '_LC3_C25', type is buried 
_LC3_C25 = DFF( _EQ518, GLOBAL( CLK),  VCC,  VCC);
  _EQ518 = !_LC2_C23 &  _LC8_C25
         # !_LC2_C23 &  _LC7_C18
         #  _LC2_C25;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:16' 
-- Equation name is '_LC6_C16', type is buried 
_LC6_C16 = DFF( _EQ519, GLOBAL( CLK),  VCC,  VCC);
  _EQ519 =  _LC6_C16
         #  _LC2_C16 &  _LC5_C19 &  _LC6_F11;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:18' 
-- Equation name is '_LC1_C25', type is buried 
_LC1_C25 = DFF( _EQ520, GLOBAL( CLK),  VCC,  VCC);
  _EQ520 =  _LC1_C25 &  _LC10_C28
         #  _LC1_C25 &  _LC5_C12
         #  _LC6_C25;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:410' 
-- Equation name is '_LC6_C24', type is buried 
_LC6_C24 = LCELL( _EQ521);
  _EQ521 =  _LC1_C15 &  _LC10_F9;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~449~1' 
-- Equation name is '_LC9_C28', type is buried 
-- synthesized logic cell 
_LC9_C28 = LCELL( _EQ522);
  _EQ522 = !_LC3_C22 &  _LC5_C19 &  _LC9_C26 &  _LC9_F9
         #  _LC3_C22 &  _LC5_C19 & !_LC9_C26 &  _LC9_F9;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:458' 
-- Equation name is '_LC3_C26', type is buried 
_LC3_C26 = LCELL( _EQ523);
  _EQ523 =  _LC1_C26 & !_LC2_C24 &  _LC9_F9
         # !_LC1_C26 &  _LC2_C24 &  _LC9_F9;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:467' 
-- Equation name is '_LC3_C24', type is buried 
_LC3_C24 = LCELL( _EQ524);
  _EQ524 =  _LC7_C24 &  _LC9_F9 & !_LC10_C17
         # !_LC7_C24 &  _LC9_F9 &  _LC10_C17;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:476' 
-- Equation name is '_LC6_C17', type is buried 
_LC6_C17 = LCELL( _EQ525);
  _EQ525 = !_LC7_C17 &  _LC8_C17 &  _LC9_F9
         #  _LC7_C17 & !_LC8_C17 &  _LC9_F9;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:485' 
-- Equation name is '_LC3_C19', type is buried 
_LC3_C19 = LCELL( _EQ526);
  _EQ526 = !_LC3_C27 &  _LC7_C27 &  _LC9_F9
         #  _LC3_C27 & !_LC7_C27 &  _LC9_F9;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:1290' 
-- Equation name is '_LC7_C28', type is buried 
_LC7_C28 = LCELL( _EQ527);
  _EQ527 =  _LC9_F9 & !_LC10_F9;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1442~1' 
-- Equation name is '_LC3_C16', type is buried 
-- synthesized logic cell 
_LC3_C16 = LCELL( _EQ528);
  _EQ528 = !_LC9_F9
         #  _LC2_C23
         # !_LC5_C19;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1442~2' 
-- Equation name is '_LC5_C16', type is buried 
-- synthesized logic cell 
_LC5_C16 = LCELL( _EQ529);
  _EQ529 = !_LC6_F11 &  _LC9_F9
         #  _LC8_C22 &  _LC9_F9;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1442~3' 
-- Equation name is '_LC4_C16', type is buried 
-- synthesized logic cell 
_LC4_C16 = LCELL( _EQ530);
  _EQ530 =  _LC5_C16 &  _LC5_C19
         #  _LC8_C25;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1466~1' 
-- Equation name is '_LC9_C19', type is buried 
-- synthesized logic cell 
!_LC9_C19 = _LC9_C19~NOT;
_LC9_C19~NOT = LCELL( _EQ531);
  _EQ531 = !_LC2_C28 & !_LC6_C28 & !_LC7_C18;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1466~2' 
-- Equation name is '_LC2_C27', type is buried 
-- synthesized logic cell 
_LC2_C27 = LCELL( _EQ532);
  _EQ532 =  _LC5_C18 &  _LC9_C19
         #  _LC2_C23;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1466~3' 
-- Equation name is '_LC1_C27', type is buried 
-- synthesized logic cell 
_LC1_C27 = LCELL( _EQ533);
  _EQ533 =  _LC9_C27
         #  _LC6_F11 &  _LC9_C28 &  _LC10_C28;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1490~1' 
-- Equation name is '_LC10_C16', type is buried 
-- synthesized logic cell 
_LC10_C16 = LCELL( _EQ534);
  _EQ534 =  _LC1_C26 & !_LC2_C24 &  _LC9_F9
         # !_LC1_C26 &  _LC2_C24 &  _LC9_F9
         # !_LC6_F11 &  _LC9_F9;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1490~2' 
-- Equation name is '_LC9_C16', type is buried 
-- synthesized logic cell 
_LC9_C16 = LCELL( _EQ535);
  _EQ535 =  _LC5_C19 &  _LC10_C16
         #  _LC8_C25;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1514~1' 
-- Equation name is '_LC8_C24', type is buried 
-- synthesized logic cell 
_LC8_C24 = LCELL( _EQ536);
  _EQ536 =  _LC7_C24 &  _LC9_F9 & !_LC10_C17
         # !_LC7_C24 &  _LC9_F9 &  _LC10_C17
         # !_LC6_F11 &  _LC9_F9;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1514~2' 
-- Equation name is '_LC10_C24', type is buried 
-- synthesized logic cell 
_LC10_C24 = LCELL( _EQ537);
  _EQ537 =  _LC5_C19 &  _LC8_C24
         #  _LC8_C25;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1537~1' 
-- Equation name is '_LC5_C18', type is buried 
-- synthesized logic cell 
!_LC5_C18 = _LC5_C18~NOT;
_LC5_C18~NOT = LCELL( _EQ538);
  _EQ538 =  _LC10_C25
         #  _LC8_C25;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1538~1' 
-- Equation name is '_LC4_C23', type is buried 
-- synthesized logic cell 
_LC4_C23 = LCELL( _EQ539);
  _EQ539 =  _LC6_C23 &  _LC6_F11 &  _LC10_F9
         #  _LC6_C17 &  _LC6_F11 & !_LC10_F9;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1538~2' 
-- Equation name is '_LC8_C23', type is buried 
-- synthesized logic cell 
_LC8_C23 = LCELL( _EQ540);
  _EQ540 = !_LC1_C28 &  _LC6_C23 &  _LC10_F9
         #  _LC4_C23;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1538~3' 
-- Equation name is '_LC3_C23', type is buried 
-- synthesized logic cell 
_LC3_C23 = LCELL( _EQ541);
  _EQ541 =  _LC1_C28 & !_LC6_F11 &  _LC10_F9
         #  _LC1_C28 & !_LC6_F11 & !_LC9_F9
         # !_LC1_C28 & !_LC6_F11 & !_LC10_F9
         #  _LC6_F11 & !_LC9_F9 & !_LC10_F9;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1538~4' 
-- Equation name is '_LC7_C23', type is buried 
-- synthesized logic cell 
_LC7_C23 = LCELL( _EQ542);
  _EQ542 =  _LC3_C23 &  _LC5_C18
         #  _LC5_C18 &  _LC9_C19
         # !_LC10_C28;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1538~5' 
-- Equation name is '_LC5_C23', type is buried 
-- synthesized logic cell 
_LC5_C23 = LCELL( _EQ543);
  _EQ543 =  _LC6_C23 &  _LC10_C25
         #  _LC6_C23 &  _LC7_C23
         #  _LC1_C23 &  _LC7_C23;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1562~1' 
-- Equation name is '_LC7_C15', type is buried 
-- synthesized logic cell 
_LC7_C15 = LCELL( _EQ544);
  _EQ544 = !_LC1_C28 & !_LC6_F11 &  _LC10_F9
         # !_LC1_C28 & !_LC6_F11 & !_LC9_F9
         #  _LC1_C28 & !_LC6_F11 & !_LC10_F9
         #  _LC6_F11 & !_LC9_F9 & !_LC10_F9;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1562~2' 
-- Equation name is '_LC8_C15', type is buried 
-- synthesized logic cell 
_LC8_C15 = LCELL( _EQ545);
  _EQ545 =  _LC7_C15
         #  _LC9_C19
         #  _LC2_C23;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1562~3' 
-- Equation name is '_LC3_C15', type is buried 
-- synthesized logic cell 
_LC3_C15 = LCELL( _EQ546);
  _EQ546 =  _LC1_C28 & !_LC2_C23 & !_LC9_C19 &  _LC9_F9;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1562~4' 
-- Equation name is '_LC2_C15', type is buried 
-- synthesized logic cell 
_LC2_C15 = LCELL( _EQ547);
  _EQ547 =  _LC6_C15 &  _LC6_F11 &  _LC10_F9
         #  _LC3_C19 &  _LC6_F11 & !_LC10_F9;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1562~5' 
-- Equation name is '_LC9_C15', type is buried 
-- synthesized logic cell 
_LC9_C15 = LCELL( _EQ548);
  _EQ548 =  _LC1_C28 &  _LC6_C15 &  _LC10_F9
         #  _LC2_C15;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1562~6' 
-- Equation name is '_LC10_C15', type is buried 
-- synthesized logic cell 
_LC10_C15 = LCELL( _EQ549);
  _EQ549 = !_LC2_C23 &  _LC9_C15 & !_LC9_C19
         # !_LC2_C23 &  _LC8_C25;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1586~1' 
-- Equation name is '_LC5_C24', type is buried 
-- synthesized logic cell 
_LC5_C24 = LCELL( _EQ550);
  _EQ550 =  _LC1_C15 &  _LC10_F9
         # !_LC7_C27 &  _LC9_F9 & !_LC10_F9;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1586~2' 
-- Equation name is '_LC4_C24', type is buried 
-- synthesized logic cell 
_LC4_C24 = LCELL( _EQ551);
  _EQ551 =  _LC1_C28 &  _LC6_C24
         #  _LC5_C24 &  _LC6_F11;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1586~3' 
-- Equation name is '_LC5_C15', type is buried 
-- synthesized logic cell 
_LC5_C15 = LCELL( _EQ552);
  _EQ552 = !_LC2_C23 &  _LC4_C24 & !_LC9_C19
         # !_LC2_C23 &  _LC8_C25;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1610~1' 
-- Equation name is '_LC2_C23', type is buried 
-- synthesized logic cell 
!_LC2_C23 = _LC2_C23~NOT;
_LC2_C23~NOT = LCELL( _EQ553);
  _EQ553 = !_LC10_C25 &  _LC10_C28;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1610~2' 
-- Equation name is '_LC7_C25', type is buried 
-- synthesized logic cell 
_LC7_C25 = LCELL( _EQ554);
  _EQ554 =  _LC3_C25
         # !_LC2_C23 &  _LC9_F9 & !_LC10_F9;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1610~3' 
-- Equation name is '_LC2_C25', type is buried 
-- synthesized logic cell 
_LC2_C25 = LCELL( _EQ555);
  _EQ555 = !_LC2_C28 & !_LC6_C28 &  _LC7_C25
         #  _LC2_C23 &  _LC7_C25;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1634~1' 
-- Equation name is '_LC6_C25', type is buried 
-- synthesized logic cell 
_LC6_C25 = LCELL( _EQ556);
  _EQ556 = !_LC2_C23 &  _LC8_C25
         # !_LC2_C23 &  _LC7_C18
         # !_LC2_C23 & !_LC4_C25;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:1639' 
-- Equation name is '_LC5_C22', type is buried 
_LC5_C22 = LCELL( _EQ557);
  _EQ557 =  _LC5_C12 & !_LC10_C28;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1660~1' 
-- Equation name is '_LC8_C28', type is buried 
-- synthesized logic cell 
_LC8_C28 = LCELL( _EQ558);
  _EQ558 = !_LC1_C28 & !_LC3_C28;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1664~1' 
-- Equation name is '_LC5_C28', type is buried 
-- synthesized logic cell 
_LC5_C28 = LCELL( _EQ559);
  _EQ559 =  _LC3_C28 &  _LC6_F11 & !_LC10_F9
         #  _LC1_C28 & !_LC6_F11 & !_LC10_F9;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1666~1' 
-- Equation name is '_LC4_C28', type is buried 
-- synthesized logic cell 
_LC4_C28 = LCELL( _EQ560);
  _EQ560 =  _LC3_C28 & !_LC6_F11 & !_LC10_F9
         #  _LC1_C28 &  _LC6_F11 & !_LC10_F9;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1688~1' 
-- Equation name is '_LC2_C22', type is buried 
-- synthesized logic cell 
_LC2_C22 = LCELL( _EQ561);
  _EQ561 =  _LC7_C22 &  _LC10_C28
         #  _LC8_C27 &  _LC10_C28
         #  _LC5_C12 & !_LC10_C28;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1688~2' 
-- Equation name is '_LC9_C22', type is buried 
-- synthesized logic cell 
_LC9_C22 = LCELL( _EQ562);
  _EQ562 =  _LC1_C22
         #  _LC5_C19 &  _LC8_C22 &  _LC9_F9;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1712~1' 
-- Equation name is '_LC7_C26', type is buried 
-- synthesized logic cell 
_LC7_C26 = LCELL( _EQ563);
  _EQ563 =  _LC2_C26 &  _LC4_C19
         #  _LC4_C19 &  _LC9_C28;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1712~2' 
-- Equation name is '_LC4_C26', type is buried 
-- synthesized logic cell 
_LC4_C26 = LCELL( _EQ564);
  _EQ564 = !_LC3_C22 &  _LC7_C18 &  _LC10_C28
         #  _LC8_C27 &  _LC10_C28;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1736~1' 
-- Equation name is '_LC10_C26', type is buried 
-- synthesized logic cell 
_LC10_C26 = LCELL( _EQ565);
  _EQ565 = !_LC2_C24 &  _LC7_C18 &  _LC10_C28
         #  _LC8_C27 &  _LC10_C28;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1736~2' 
-- Equation name is '_LC8_C26', type is buried 
-- synthesized logic cell 
_LC8_C26 = LCELL( _EQ566);
  _EQ566 =  _LC4_C19 &  _LC6_C26
         #  _LC3_C26 &  _LC4_C19 &  _LC5_C19;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1760~1' 
-- Equation name is '_LC10_C22', type is buried 
-- synthesized logic cell 
_LC10_C22 = LCELL( _EQ567);
  _EQ567 =  _LC7_C18 & !_LC10_C17 &  _LC10_C28
         #  _LC8_C27 &  _LC10_C28;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1760~2' 
-- Equation name is '_LC9_C24', type is buried 
-- synthesized logic cell 
_LC9_C24 = LCELL( _EQ568);
  _EQ568 =  _LC1_C24 &  _LC4_C19
         #  _LC3_C24 &  _LC4_C19 &  _LC5_C19;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1784~1' 
-- Equation name is '_LC3_C17', type is buried 
-- synthesized logic cell 
_LC3_C17 = LCELL( _EQ569);
  _EQ569 =  _LC1_C17 &  _LC4_C19
         #  _LC4_C19 &  _LC5_C19 &  _LC6_C17;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1784~2' 
-- Equation name is '_LC4_C17', type is buried 
-- synthesized logic cell 
_LC4_C17 = LCELL( _EQ570);
  _EQ570 = !_LC7_C17 &  _LC7_C18 &  _LC10_C28
         #  _LC8_C27 &  _LC10_C28;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1808~1' 
-- Equation name is '_LC4_C25', type is buried 
-- synthesized logic cell 
_LC4_C25 = LCELL( _EQ571);
  _EQ571 =  _LC2_C28
         #  _LC6_C28
         #  _LC10_F9
         # !_LC9_F9;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1808~2' 
-- Equation name is '_LC5_C25', type is buried 
-- synthesized logic cell 
_LC5_C25 = LCELL( _EQ572);
  _EQ572 =  _LC4_C25 & !_LC7_C18;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1808~3' 
-- Equation name is '_LC4_C19', type is buried 
-- synthesized logic cell 
_LC4_C19 = LCELL( _EQ573);
  _EQ573 = !_LC2_C23 & !_LC8_C25;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1808~4' 
-- Equation name is '_LC10_C27', type is buried 
-- synthesized logic cell 
_LC10_C27 = LCELL( _EQ574);
  _EQ574 =  _LC7_C18 & !_LC7_C27 &  _LC10_C28
         #  _LC8_C27 &  _LC10_C28;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1808~5' 
-- Equation name is '_LC9_C17', type is buried 
-- synthesized logic cell 
_LC9_C17 = LCELL( _EQ575);
  _EQ575 =  _LC2_C17 &  _LC4_C19
         #  _LC3_C19 &  _LC4_C19 &  _LC5_C19;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1832~1' 
-- Equation name is '_LC8_C27', type is buried 
-- synthesized logic cell 
_LC8_C27 = LCELL( _EQ576);
  _EQ576 = !_LC5_C18
         #  _LC5_C25;

-- Node name is '|bb1_pga1:152|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1832~2' 
-- Equation name is '_LC4_C27', type is buried 
-- synthesized logic cell 
_LC4_C27 = LCELL( _EQ577);
  _EQ577 =  _LC8_C27 &  _LC10_C28
         #  _LC5_C22;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|:12' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|burst_count0' 
-- Equation name is '_LC3_F27', type is buried 
_LC3_F27 = DFF( _EQ578, GLOBAL( CLK),  VCC,  VCC);
  _EQ578 = !_LC2_F19 &  _LC3_F27 & !_LC6_F27
         #  _LC3_F27 & !_LC4_F27 &  _LC6_F27
         # !_LC3_F27 &  _LC4_F27 &  _LC6_F27;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|:11' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|burst_count1' 
-- Equation name is '_LC7_F27', type is buried 
_LC7_F27 = DFF( _EQ579, GLOBAL( CLK),  VCC,  VCC);
  _EQ579 = !_LC2_F19 & !_LC6_F27 &  _LC7_F27
         #  _LC5_F27 &  _LC6_F27;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|:10' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|burst_count2' 
-- Equation name is '_LC2_F16', type is buried 
_LC2_F16 = DFF( _EQ580, GLOBAL( CLK),  VCC,  VCC);
  _EQ580 =  _LC2_F16 & !_LC2_F19 & !_LC6_F27
         #  _LC3_F16 &  _LC6_F27;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|:9' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|burst_count3' 
-- Equation name is '_LC6_F16', type is buried 
_LC6_F16 = DFF( _EQ581, GLOBAL( CLK),  VCC,  VCC);
  _EQ581 = !_LC2_F19 &  _LC6_F16 & !_LC6_F27
         #  _LC6_F27 &  _LC9_F16;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|:8' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|burst_count4' 
-- Equation name is '_LC7_F16', type is buried 
_LC7_F16 = DFF( _EQ582, GLOBAL( CLK),  VCC,  VCC);
  _EQ582 = !_LC2_F19 & !_LC6_F27 &  _LC7_F16
         #  _LC4_F16 &  _LC6_F27;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|:7' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|burst_count5' 
-- Equation name is '_LC6_F23', type is buried 
_LC6_F23 = DFF( _EQ583, GLOBAL( CLK),  VCC,  VCC);
  _EQ583 = !_LC2_F19 &  _LC6_F23 & !_LC6_F27
         #  _LC2_F23 &  _LC6_F27;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|:6' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|burst_count6' 
-- Equation name is '_LC1_F23', type is buried 
_LC1_F23 = DFF( _EQ584, GLOBAL( CLK),  VCC,  VCC);
  _EQ584 =  _LC1_F23 & !_LC2_F19 & !_LC6_F27
         #  _LC6_F27 &  _LC9_F23;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|:5' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|burst_count7' 
-- Equation name is '_LC7_F23', type is buried 
_LC7_F23 = DFF( _EQ585, GLOBAL( CLK),  VCC,  VCC);
  _EQ585 = !_LC2_F19 & !_LC6_F27 &  _LC7_F23
         #  _LC3_F23 &  _LC6_F27;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|LPM_ADD_SUB:175|addcore:adder|:79' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_F16', type is buried 
_LC1_F16 = LCELL( _EQ586);
  _EQ586 =  _LC2_F16 &  _LC3_F27 &  _LC7_F27;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|LPM_ADD_SUB:175|addcore:adder|:87' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC10_F16', type is buried 
_LC10_F16 = LCELL( _EQ587);
  _EQ587 =  _LC1_F16 &  _LC6_F16 &  _LC7_F16;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|LPM_ADD_SUB:175|addcore:adder|:91' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_F23', type is buried 
_LC8_F23 = LCELL( _EQ588);
  _EQ588 =  _LC6_F23 &  _LC10_F16;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|state~1' 
-- Equation name is '_LC9_F27', type is buried 
_LC9_F27 = DFF( _LC4_F27, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|state~2' 
-- Equation name is '_LC4_F27', type is buried 
_LC4_F27 = DFF( _EQ589, GLOBAL( CLK),  VCC,  VCC);
  _EQ589 = !_LC5_F16 &  _LC9_F27
         #  _LC2_F19 & !_LC6_F27;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|state~3~2' 
-- Equation name is '_LC8_F27', type is buried 
-- synthesized logic cell 
_LC8_F27 = LCELL( _EQ590);
  _EQ590 = !_LC4_F27 &  _LC5_F16;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|state~3' 
-- Equation name is '_LC6_F27', type is buried 
_LC6_F27 = DFF( _EQ591, GLOBAL( CLK),  VCC,  VCC);
  _EQ591 =  _LC6_F27 & !_LC9_F27
         # !_LC5_F16 &  _LC6_F27
         #  _LC2_F19 & !_LC9_F27
         #  _LC2_F19 & !_LC5_F16;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|:3' 
-- Equation name is '_LC1_F27', type is buried 
_LC1_F27 = DFF( _EQ592, GLOBAL( CLK),  VCC,  VCC);
  _EQ592 =  _LC1_F27 &  _LC6_F27
         #  _LC6_F27 &  _LC8_F27
         # !_LC2_F19 & !_LC6_F27;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|~217~1' 
-- Equation name is '_LC8_F16', type is buried 
-- synthesized logic cell 
_LC8_F16 = LCELL( _EQ593);
  _EQ593 =  _LC6_F16
         #  _LC2_F16
         # !_LC7_F27;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|~217~2' 
-- Equation name is '_LC5_F23', type is buried 
-- synthesized logic cell 
_LC5_F23 = LCELL( _EQ594);
  _EQ594 = !_LC7_F23
         #  _LC1_F23
         # !_LC6_F23;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|:217' 
-- Equation name is '_LC5_F16', type is buried 
!_LC5_F16 = _LC5_F16~NOT;
_LC5_F16~NOT = LCELL( _EQ595);
  _EQ595 =  _LC8_F16
         #  _LC3_F27
         #  _LC5_F23
         #  _LC7_F16;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|~256~1' 
-- Equation name is '_LC3_F23', type is buried 
-- synthesized logic cell 
_LC3_F23 = LCELL( _EQ596);
  _EQ596 = !_LC4_F27 &  _LC7_F23
         #  _LC7_F23 & !_LC8_F23
         # !_LC1_F23 &  _LC7_F23
         #  _LC1_F23 &  _LC4_F27 & !_LC7_F23 &  _LC8_F23;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|~266~1' 
-- Equation name is '_LC9_F23', type is buried 
-- synthesized logic cell 
_LC9_F23 = LCELL( _EQ597);
  _EQ597 =  _LC1_F23 & !_LC4_F27
         #  _LC1_F23 & !_LC6_F23
         #  _LC1_F23 & !_LC10_F16
         # !_LC1_F23 &  _LC4_F27 &  _LC6_F23 &  _LC10_F16;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|~275~1' 
-- Equation name is '_LC2_F23', type is buried 
-- synthesized logic cell 
_LC2_F23 = LCELL( _EQ598);
  _EQ598 = !_LC4_F27 &  _LC6_F23
         #  _LC6_F23 & !_LC10_F16
         #  _LC4_F27 & !_LC6_F23 &  _LC10_F16;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|~284~1' 
-- Equation name is '_LC4_F16', type is buried 
-- synthesized logic cell 
_LC4_F16 = LCELL( _EQ599);
  _EQ599 = !_LC4_F27 &  _LC7_F16
         # !_LC6_F16 &  _LC7_F16
         # !_LC1_F16 &  _LC7_F16
         #  _LC1_F16 &  _LC4_F27 &  _LC6_F16 & !_LC7_F16;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|~293~1' 
-- Equation name is '_LC9_F16', type is buried 
-- synthesized logic cell 
_LC9_F16 = LCELL( _EQ600);
  _EQ600 = !_LC4_F27 &  _LC6_F16
         # !_LC1_F16 &  _LC6_F16
         #  _LC1_F16 &  _LC4_F27 & !_LC6_F16;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|~302~1' 
-- Equation name is '_LC3_F16', type is buried 
-- synthesized logic cell 
_LC3_F16 = LCELL( _EQ601);
  _EQ601 =  _LC2_F16 & !_LC4_F27
         #  _LC2_F16 & !_LC3_F27
         #  _LC2_F16 & !_LC7_F27
         # !_LC2_F16 &  _LC3_F27 &  _LC4_F27 &  _LC7_F27;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_FLASH_BURST_RAM_ON:3|~311~1' 
-- Equation name is '_LC5_F27', type is buried 
-- synthesized logic cell 
_LC5_F27 = LCELL( _EQ602);
  _EQ602 = !_LC4_F27 &  _LC7_F27
         #  _LC3_F27 &  _LC4_F27 & !_LC7_F27
         # !_LC3_F27 &  _LC7_F27;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:34' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount0' 
-- Equation name is '_LC1_A6', type is buried 
_LC1_A6  = DFF( _EQ603, GLOBAL( CLK),  VCC,  VCC);
  _EQ603 =  _LC1_A6 & !_LC3_A2 & !_LC6_A2
         # !_LC1_A6 &  _LC2_F7 & !_LC3_A2 &  _LC6_A2
         #  _LC1_A6 & !_LC2_F7;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:33' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount1' 
-- Equation name is '_LC7_A7', type is buried 
_LC7_A7  = DFF( _EQ604, GLOBAL( CLK),  VCC,  VCC);
  _EQ604 =  _LC2_F7 & !_LC3_A2 &  _LC4_A7
         # !_LC2_F7 &  _LC7_A7;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:32' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount2' 
-- Equation name is '_LC8_A7', type is buried 
_LC8_A7  = DFF( _EQ605, GLOBAL( CLK),  VCC,  VCC);
  _EQ605 =  _LC2_F7 & !_LC3_A2 &  _LC6_A7
         # !_LC2_F7 &  _LC8_A7;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:31' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount3' 
-- Equation name is '_LC5_A5', type is buried 
_LC5_A5  = DFF( _EQ606, GLOBAL( CLK),  VCC,  VCC);
  _EQ606 =  _LC2_F7 & !_LC3_A2 &  _LC7_A5
         # !_LC2_F7 &  _LC5_A5;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:30' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount4' 
-- Equation name is '_LC8_A5', type is buried 
_LC8_A5  = DFF( _EQ607, GLOBAL( CLK),  VCC,  VCC);
  _EQ607 =  _LC1_A5 &  _LC2_F7 & !_LC3_A2
         # !_LC2_F7 &  _LC8_A5;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:29' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount5' 
-- Equation name is '_LC3_A5', type is buried 
_LC3_A5  = DFF( _EQ608, GLOBAL( CLK),  VCC,  VCC);
  _EQ608 =  _LC2_F7 & !_LC3_A2 &  _LC6_A5
         # !_LC2_F7 &  _LC3_A5;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:28' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount6' 
-- Equation name is '_LC9_A5', type is buried 
_LC9_A5  = DFF( _EQ609, GLOBAL( CLK),  VCC,  VCC);
  _EQ609 =  _LC2_A5 &  _LC2_F7 & !_LC3_A2
         # !_LC2_F7 &  _LC9_A5;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|LPM_ADD_SUB:172|addcore:adder|:125' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC9_A7', type is buried 
_LC9_A7  = LCELL( _EQ610);
  _EQ610 =  _LC1_A6 &  _LC7_A7 &  _LC8_A7;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|LPM_ADD_SUB:172|addcore:adder|:133' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC10_A5', type is buried 
_LC10_A5 = LCELL( _EQ611);
  _EQ611 =  _LC5_A5 &  _LC8_A5 &  _LC9_A7;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|LPM_ADD_SUB:263|addcore:adder|:125' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_G20', type is buried 
!_LC5_G20 = _LC5_G20~NOT;
_LC5_G20~NOT = LCELL( _EQ612);
  _EQ612 = !_LC6_G20
         # !_LC3_G20
         # !_LC9_G20;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|LPM_ADD_SUB:263|addcore:adder|:129' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_G16', type is buried 
!_LC5_G16 = _LC5_G16~NOT;
_LC5_G16~NOT = LCELL( _EQ613);
  _EQ613 = !_LC10_G16
         # !_LC5_G20;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|LPM_ADD_SUB:263|addcore:adder|:137' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_G16', type is buried 
!_LC3_G16 = _LC3_G16~NOT;
_LC3_G16~NOT = LCELL( _EQ614);
  _EQ614 = !_LC2_G25
         # !_LC10_G25
         # !_LC10_G16
         # !_LC5_G20;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:27' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|ramadr_count0' 
-- Equation name is '_LC3_G20', type is buried 
_LC3_G20 = DFF( _EQ615, GLOBAL( CLK),  VCC,  VCC);
  _EQ615 = !_LC1_A2 &  _LC2_F7 & !_LC3_G20
         #  _LC2_F7 &  _LC3_A2
         #  _LC1_A2 &  _LC3_G20
         # !_LC2_F7 &  _LC3_G20;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:26' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|ramadr_count1' 
-- Equation name is '_LC9_G20', type is buried 
_LC9_G20 = DFF( _EQ616, GLOBAL( CLK),  VCC,  VCC);
  _EQ616 =  _LC7_G20
         # !_LC3_G20 &  _LC9_G20
         #  _LC6_G21 &  _LC9_G20;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:25' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|ramadr_count2' 
-- Equation name is '_LC6_G20', type is buried 
_LC6_G20 = DFF( _EQ617, GLOBAL( CLK),  VCC,  VCC);
  _EQ617 =  _LC2_F7 &  _LC8_G20
         #  _LC2_F7 &  _LC3_A2
         #  _LC1_G20;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:24' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|ramadr_count3' 
-- Equation name is '_LC10_G16', type is buried 
_LC10_G16 = DFF( _EQ618, GLOBAL( CLK),  VCC,  VCC);
  _EQ618 =  _LC2_G16
         #  _LC6_G21 &  _LC10_G16
         # !_LC5_G20 &  _LC10_G16;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:23' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|ramadr_count4' 
-- Equation name is '_LC10_G25', type is buried 
_LC10_G25 = DFF( _EQ619, GLOBAL( CLK),  VCC,  VCC);
  _EQ619 =  _LC1_G25
         # !_LC5_G16 &  _LC10_G25
         #  _LC6_G21 &  _LC10_G25;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:22' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|ramadr_count5' 
-- Equation name is '_LC2_G25', type is buried 
_LC2_G25 = DFF( _EQ620, GLOBAL( CLK),  VCC,  VCC);
  _EQ620 =  _LC2_F7 &  _LC3_G25
         #  _LC2_F7 &  _LC3_A2
         #  _LC6_G25;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:21' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|ramadr_count6' 
-- Equation name is '_LC9_G16', type is buried 
_LC9_G16 = DFF( _EQ621, GLOBAL( CLK),  VCC,  VCC);
  _EQ621 =  _LC7_G16
         #  _LC6_G21 &  _LC9_G16
         # !_LC3_G16 &  _LC9_G16;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~1' 
-- Equation name is '_LC10_A2', type is buried 
_LC10_A2 = DFF( _LC8_A2, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~2' 
-- Equation name is '_LC8_A2', type is buried 
_LC8_A2  = DFF( _LC5_A2, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~3' 
-- Equation name is '_LC5_A2', type is buried 
_LC5_A2  = DFF( _EQ622, GLOBAL( CLK),  VCC,  VCC);
  _EQ622 =  _LC6_A2
         # !_LC1_F27 &  _LC3_A2;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~4' 
-- Equation name is '_LC6_A2', type is buried 
_LC6_A2  = DFF( _EQ623, GLOBAL( CLK),  VCC,  VCC);
  _EQ623 = !_LC9_A2 &  _LC10_A2;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~5' 
-- Equation name is '_LC3_A2', type is buried 
_LC3_A2  = DFF( _EQ624, GLOBAL( CLK),  VCC,  VCC);
  _EQ624 = !_LC2_F7
         #  _LC9_A2 &  _LC10_A2
         #  _LC7_A2;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~6~2' 
-- Equation name is '_LC3_G18', type is buried 
-- synthesized logic cell 
_LC3_G18 = LCELL( _EQ625);
  _EQ625 = !_LC9_G18 &  _LC10_G18;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~6~3' 
-- Equation name is '_LC8_G16', type is buried 
-- synthesized logic cell 
_LC8_G16 = LCELL( _EQ626);
  _EQ626 =  _LC3_G16 & !_LC9_G16;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~6~4' 
-- Equation name is '_LC1_G27', type is buried 
-- synthesized logic cell 
_LC1_G27 = LCELL( _EQ627);
  _EQ627 =  _LC2_G27 & !_LC4_F28 &  _LC6_G27 & !_LC10_G27;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~6~5' 
-- Equation name is '_LC3_G25', type is buried 
-- synthesized logic cell 
_LC3_G25 = LCELL( _EQ628);
  _EQ628 = !_LC1_A2 & !_LC2_G25 &  _LC5_G16 &  _LC10_G25;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~6~6' 
-- Equation name is '_LC7_G27', type is buried 
-- synthesized logic cell 
_LC7_G27 = LCELL( _EQ629);
  _EQ629 =  _LC2_G27 & !_LC4_F28 & !_LC6_G27;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~6~7' 
-- Equation name is '_LC7_G25', type is buried 
-- synthesized logic cell 
_LC7_G25 = LCELL( _EQ630);
  _EQ630 = !_LC1_A2 &  _LC5_G16 & !_LC10_G25;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~6~8' 
-- Equation name is '_LC5_G18', type is buried 
-- synthesized logic cell 
_LC5_G18 = LCELL( _EQ631);
  _EQ631 = !_LC4_F28 & !_LC7_G18 &  _LC9_G22;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~6~9' 
-- Equation name is '_LC4_G16', type is buried 
-- synthesized logic cell 
_LC4_G16 = LCELL( _EQ632);
  _EQ632 = !_LC1_A2 &  _LC5_G20 & !_LC10_G16;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~6~10' 
-- Equation name is '_LC3_G22', type is buried 
-- synthesized logic cell 
_LC3_G22 = LCELL( _EQ633);
  _EQ633 =  _LC3_G21 & !_LC4_F28 & !_LC5_G22 &  _LC8_G22;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~6~11' 
-- Equation name is '_LC8_G20', type is buried 
-- synthesized logic cell 
_LC8_G20 = LCELL( _EQ634);
  _EQ634 = !_LC1_A2 &  _LC3_G20 & !_LC6_G20 &  _LC9_G20;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~6~12' 
-- Equation name is '_LC6_G22', type is buried 
-- synthesized logic cell 
_LC6_G22 = LCELL( _EQ635);
  _EQ635 =  _LC3_G21 & !_LC4_F28 & !_LC8_G22;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~6~13' 
-- Equation name is '_LC4_G20', type is buried 
-- synthesized logic cell 
_LC4_G20 = LCELL( _EQ636);
  _EQ636 = !_LC1_A2 &  _LC3_G20 & !_LC9_G20;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|state~6' 
-- Equation name is '_LC2_F7', type is buried 
_LC2_F7  = DFF( VCC, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:3' 
-- Equation name is '_LC2_A2', type is buried 
_LC2_A2  = DFF( _EQ637, GLOBAL( CLK),  VCC,  VCC);
  _EQ637 =  _LC2_F7 &  _LC4_A2
         #  _LC2_F7 &  _LC3_A2
         #  _LC2_A2 & !_LC2_F7;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:5' 
-- Equation name is '_LC6_A20', type is buried 
_LC6_A20 = DFF( _EQ638, GLOBAL( CLK),  VCC,  VCC);
  _EQ638 = !_LC2_F7 &  _LC6_A20
         # !_LC3_A2 &  _LC6_A20
         #  _LC1_F27 &  _LC2_F7 &  _LC3_A2;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|~237~1' 
-- Equation name is '_LC5_A7', type is buried 
-- synthesized logic cell 
_LC5_A7  = LCELL( _EQ639);
  _EQ639 =  _LC8_A7
         #  _LC7_A7
         # !_LC1_A6
         # !_LC9_A5;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:237' 
-- Equation name is '_LC9_A2', type is buried 
!_LC9_A2 = _LC9_A2~NOT;
_LC9_A2~NOT = LCELL( _EQ640);
  _EQ640 =  _LC3_A5
         #  _LC5_A5
         # !_LC8_A5
         #  _LC5_A7;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|~323~1' 
-- Equation name is '_LC1_A2', type is buried 
-- synthesized logic cell 
_LC1_A2  = LCELL( _EQ641);
  _EQ641 =  _LC8_A2
         #  _LC5_A2
         #  _LC6_A2;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|~323~2' 
-- Equation name is '_LC7_G16', type is buried 
-- synthesized logic cell 
_LC7_G16 = LCELL( _EQ642);
  _EQ642 = !_LC1_A2 &  _LC2_F7 &  _LC8_G16
         #  _LC2_F7 &  _LC3_A2;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|~341~1' 
-- Equation name is '_LC6_G25', type is buried 
-- synthesized logic cell 
_LC6_G25 = LCELL( _EQ643);
  _EQ643 =  _LC2_G25 & !_LC10_G25
         #  _LC2_G25 & !_LC5_G16
         #  _LC2_G25 &  _LC6_G21;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|~359~1' 
-- Equation name is '_LC1_G25', type is buried 
-- synthesized logic cell 
_LC1_G25 = LCELL( _EQ644);
  _EQ644 =  _LC2_F7 &  _LC7_G25
         #  _LC2_F7 &  _LC3_A2;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|~377~1' 
-- Equation name is '_LC2_G16', type is buried 
-- synthesized logic cell 
_LC2_G16 = LCELL( _EQ645);
  _EQ645 =  _LC2_F7 &  _LC4_G16
         #  _LC2_F7 &  _LC3_A2;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|~395~1' 
-- Equation name is '_LC1_G20', type is buried 
-- synthesized logic cell 
_LC1_G20 = LCELL( _EQ646);
  _EQ646 = !_LC3_G20 &  _LC6_G20
         #  _LC6_G20 & !_LC9_G20
         #  _LC6_G20 &  _LC6_G21;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|~413~1' 
-- Equation name is '_LC7_G20', type is buried 
-- synthesized logic cell 
_LC7_G20 = LCELL( _EQ647);
  _EQ647 =  _LC2_F7 &  _LC4_G20
         #  _LC2_F7 &  _LC3_A2;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|~431~1' 
-- Equation name is '_LC6_G21', type is buried 
-- synthesized logic cell 
_LC6_G21 = LCELL( _EQ648);
  _EQ648 =  _LC1_A2
         # !_LC2_F7;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:448' 
-- Equation name is '_LC4_A2', type is buried 
_LC4_A2  = LCELL( _EQ649);
  _EQ649 =  _LC2_A2 & !_LC6_A2 & !_LC8_A2
         #  _LC5_A2 & !_LC6_A2;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|~461~1' 
-- Equation name is '_LC2_A5', type is buried 
-- synthesized logic cell 
_LC2_A5  = LCELL( _EQ650);
  _EQ650 = !_LC6_A2 &  _LC9_A5
         # !_LC3_A5 &  _LC9_A5
         #  _LC9_A5 & !_LC10_A5
         #  _LC3_A5 &  _LC6_A2 & !_LC9_A5 &  _LC10_A5;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|~479~1' 
-- Equation name is '_LC6_A5', type is buried 
-- synthesized logic cell 
_LC6_A5  = LCELL( _EQ651);
  _EQ651 =  _LC3_A5 & !_LC6_A2
         #  _LC3_A5 & !_LC10_A5
         # !_LC3_A5 &  _LC6_A2 &  _LC10_A5;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|~497~1' 
-- Equation name is '_LC1_A5', type is buried 
-- synthesized logic cell 
_LC1_A5  = LCELL( _EQ652);
  _EQ652 = !_LC6_A2 &  _LC8_A5
         # !_LC5_A5 &  _LC8_A5
         #  _LC8_A5 & !_LC9_A7
         #  _LC5_A5 &  _LC6_A2 & !_LC8_A5 &  _LC9_A7;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|~515~1' 
-- Equation name is '_LC7_A5', type is buried 
-- synthesized logic cell 
_LC7_A5  = LCELL( _EQ653);
  _EQ653 =  _LC5_A5 & !_LC6_A2
         #  _LC5_A5 & !_LC9_A7
         # !_LC5_A5 &  _LC6_A2 &  _LC9_A7;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|~533~1' 
-- Equation name is '_LC6_A7', type is buried 
-- synthesized logic cell 
_LC6_A7  = LCELL( _EQ654);
  _EQ654 = !_LC6_A2 &  _LC8_A7
         # !_LC1_A6 &  _LC8_A7
         # !_LC7_A7 &  _LC8_A7
         #  _LC1_A6 &  _LC6_A2 &  _LC7_A7 & !_LC8_A7;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|~551~1' 
-- Equation name is '_LC4_A7', type is buried 
-- synthesized logic cell 
_LC4_A7  = LCELL( _EQ655);
  _EQ655 = !_LC6_A2 &  _LC7_A7
         #  _LC1_A6 &  _LC6_A2 & !_LC7_A7
         # !_LC1_A6 &  _LC7_A7;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_LOAD_FLASH_2_RAM:2|:579' 
-- Equation name is '_LC7_A2', type is buried 
_LC7_A2  = LCELL( _EQ656);
  _EQ656 =  _LC1_F27 &  _LC3_A2;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|:11' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|burst_count0' 
-- Equation name is '_LC8_C18', type is buried 
_LC8_C18 = DFF( _EQ657, GLOBAL( CLK),  VCC,  VCC);
  _EQ657 =  _LC2_F17 & !_LC6_F17 &  _LC8_C18
         #  _LC2_F17 &  _LC6_F17 & !_LC8_C18
         # !_LC2_F17 & !_LC5_E24 &  _LC8_C18;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|:10' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|burst_count1' 
-- Equation name is '_LC1_C18', type is buried 
_LC1_C18 = DFF( _EQ658, GLOBAL( CLK),  VCC,  VCC);
  _EQ658 =  _LC2_C18 &  _LC2_F17
         #  _LC1_C18 & !_LC2_F17 & !_LC5_E24;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|:9' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|burst_count2' 
-- Equation name is '_LC6_C18', type is buried 
_LC6_C18 = DFF( _EQ659, GLOBAL( CLK),  VCC,  VCC);
  _EQ659 =  _LC2_F17 &  _LC4_C18
         # !_LC2_F17 & !_LC5_E24 &  _LC6_C18;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|:8' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|burst_count3' 
-- Equation name is '_LC6_C20', type is buried 
_LC6_C20 = DFF( _EQ660, GLOBAL( CLK),  VCC,  VCC);
  _EQ660 =  _LC2_F17 &  _LC3_C20
         # !_LC2_F17 & !_LC5_E24 &  _LC6_C20;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|:7' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|burst_count4' 
-- Equation name is '_LC2_C20', type is buried 
_LC2_C20 = DFF( _EQ661, GLOBAL( CLK),  VCC,  VCC);
  _EQ661 =  _LC2_F17 &  _LC9_C20
         #  _LC2_C20 & !_LC2_F17 & !_LC5_E24;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|:6' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|burst_count5' 
-- Equation name is '_LC7_C20', type is buried 
_LC7_C20 = DFF( _EQ662, GLOBAL( CLK),  VCC,  VCC);
  _EQ662 =  _LC2_F17 &  _LC5_C20
         # !_LC2_F17 & !_LC5_E24 &  _LC7_C20;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|LPM_ADD_SUB:134|addcore:adder|:71' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_C18', type is buried 
_LC3_C18 = LCELL( _EQ663);
  _EQ663 =  _LC1_C18 &  _LC6_C18 &  _LC8_C18;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|LPM_ADD_SUB:134|addcore:adder|:75' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_C20', type is buried 
_LC8_C20 = LCELL( _EQ664);
  _EQ664 =  _LC3_C18 &  _LC6_C20;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|state~1' 
-- Equation name is '_LC5_F17', type is buried 
_LC5_F17 = DFF( _EQ665, GLOBAL( CLK),  VCC,  VCC);
  _EQ665 =  _LC6_F17
         #  _LC8_F17 &  _LC10_C18;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|state~2' 
-- Equation name is '_LC6_F17', type is buried 
_LC6_F17 = DFF( _EQ666, GLOBAL( CLK),  VCC,  VCC);
  _EQ666 =  _LC8_F17 & !_LC10_C18
         # !_LC2_F17 &  _LC5_E24;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|state~3~2' 
-- Equation name is '_LC4_F17', type is buried 
-- synthesized logic cell 
_LC4_F17 = LCELL( _EQ667);
  _EQ667 =  _LC1_F27 &  _LC10_C18;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|state~3' 
-- Equation name is '_LC2_F17', type is buried 
_LC2_F17 = DFF( _EQ668, GLOBAL( CLK),  VCC,  VCC);
  _EQ668 =  _LC1_F27 &  _LC5_E24
         #  _LC5_E24 & !_LC5_F17
         #  _LC1_F27 &  _LC2_F17
         #  _LC2_F17 & !_LC5_F17;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|:4' 
-- Equation name is '_LC10_F17', type is buried 
_LC10_F17 = DFF( _EQ669, GLOBAL( CLK),  VCC,  VCC);
  _EQ669 =  _LC2_F17 &  _LC10_F17
         #  _LC2_F17 &  _LC4_F17 & !_LC6_F17;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|~170~1' 
-- Equation name is '_LC4_C20', type is buried 
-- synthesized logic cell 
_LC4_C20 = LCELL( _EQ670);
  _EQ670 = !_LC2_C20 &  _LC6_C20 &  _LC7_C20;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|:170' 
-- Equation name is '_LC10_C18', type is buried 
_LC10_C18 = LCELL( _EQ671);
  _EQ671 = !_LC1_C18 &  _LC4_C20 & !_LC6_C18 &  _LC8_C18;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|~218~1' 
-- Equation name is '_LC5_C20', type is buried 
-- synthesized logic cell 
_LC5_C20 = LCELL( _EQ672);
  _EQ672 = !_LC6_F17 &  _LC7_C20
         #  _LC7_C20 & !_LC8_C20
         # !_LC2_C20 &  _LC7_C20
         #  _LC2_C20 &  _LC6_F17 & !_LC7_C20 &  _LC8_C20;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|~228~1' 
-- Equation name is '_LC9_C20', type is buried 
-- synthesized logic cell 
_LC9_C20 = LCELL( _EQ673);
  _EQ673 =  _LC2_C20 & !_LC6_F17
         #  _LC2_C20 & !_LC6_C20
         #  _LC2_C20 & !_LC3_C18
         # !_LC2_C20 &  _LC3_C18 &  _LC6_C20 &  _LC6_F17;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|~237~1' 
-- Equation name is '_LC3_C20', type is buried 
-- synthesized logic cell 
_LC3_C20 = LCELL( _EQ674);
  _EQ674 =  _LC6_C20 & !_LC6_F17
         # !_LC3_C18 &  _LC6_C20
         #  _LC3_C18 & !_LC6_C20 &  _LC6_F17;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|~246~1' 
-- Equation name is '_LC4_C18', type is buried 
-- synthesized logic cell 
_LC4_C18 = LCELL( _EQ675);
  _EQ675 =  _LC6_C18 & !_LC6_F17
         # !_LC1_C18 &  _LC6_C18
         #  _LC6_C18 & !_LC8_C18
         #  _LC1_C18 & !_LC6_C18 &  _LC6_F17 &  _LC8_C18;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|~255~1' 
-- Equation name is '_LC2_C18', type is buried 
-- synthesized logic cell 
_LC2_C18 = LCELL( _EQ676);
  _EQ676 =  _LC1_C18 & !_LC6_F17
         #  _LC1_C18 & !_LC8_C18
         # !_LC1_C18 &  _LC6_F17 &  _LC8_C18;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|BB12_MAKE_BURSTSTOP:4|~277~1' 
-- Equation name is '_LC8_F17', type is buried 
-- synthesized logic cell 
_LC8_F17 = LCELL( _EQ677);
  _EQ677 =  _LC1_F27 &  _LC5_F17;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:1|~4~1~3' 
-- Equation name is '_LC3_G15', type is buried 
_LC3_G15 = LCELL( _EQ678);
  _EQ678 =  _LC6_G15 &  _LC7_G15
         #  _LC1_F17 &  _LC7_G15
         #  _LC6_A20 &  _LC6_G15
         #  _LC1_F17 &  _LC6_A20;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:5|~4~1~3' 
-- Equation name is '_LC2_G15', type is buried 
_LC2_G15 = LCELL( _EQ679);
  _EQ679 =  _LC1_G15 &  _LC9_G15
         #  _LC1_F17 &  _LC1_G15
         #  _LC6_A20 &  _LC9_G15
         #  _LC1_F17 &  _LC6_A20;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:6|~4~1~3' 
-- Equation name is '_LC2_D13', type is buried 
_LC2_D13 = LCELL( _EQ680);
  _EQ680 =  _LC6_D13 &  _LC9_D13
         #  _LC1_F17 &  _LC6_D13
         #  _LC6_A20 &  _LC9_D13
         #  _LC1_F17 &  _LC6_A20;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:7|~4~1~3' 
-- Equation name is '_LC3_D13', type is buried 
_LC3_D13 = LCELL( _EQ681);
  _EQ681 =  _LC1_D13 &  _LC8_D13
         #  _LC1_D13 &  _LC1_F17
         #  _LC6_A20 &  _LC8_D13
         #  _LC1_F17 &  _LC6_A20;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:8|~4~1~2' 
-- Equation name is '_LC2_D27', type is buried 
_LC2_D27 = LCELL( _EQ682);
  _EQ682 = !_LC1_F17
         # !_LC6_A20;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:8|~4~1~3' 
-- Equation name is '_LC4_D27', type is buried 
_LC4_D27 = LCELL( _EQ683);
  _EQ683 =  _LC4_D20 &  _LC7_D27
         #  _LC1_F17 &  _LC7_D27
         #  _LC4_D20 &  _LC6_A20
         #  _LC1_F17 &  _LC6_A20;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:10|~4~1~3' 
-- Equation name is '_LC5_G15', type is buried 
_LC5_G15 = LCELL( _EQ684);
  _EQ684 =  _LC4_G21 &  _LC8_D20
         #  _LC1_F17 &  _LC4_G21
         #  _LC6_A20 &  _LC8_D20
         #  _LC1_F17 &  _LC6_A20;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:11|~4~1~3' 
-- Equation name is '_LC4_G23', type is buried 
_LC4_G23 = LCELL( _EQ685);
  _EQ685 =  _LC6_G23 &  _LC10_G23
         #  _LC1_F17 &  _LC6_G23
         #  _LC6_A20 &  _LC10_G23
         #  _LC1_F17 &  _LC6_A20;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:12|~4~1~3' 
-- Equation name is '_LC3_D27', type is buried 
_LC3_D27 = LCELL( _EQ686);
  _EQ686 =  _LC1_D27 &  _LC3_D20
         #  _LC1_D27 &  _LC1_F17
         #  _LC3_D20 &  _LC6_A20
         #  _LC1_F17 &  _LC6_A20;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:13|~4~1~3' 
-- Equation name is '_LC3_G23', type is buried 
_LC3_G23 = LCELL( _EQ687);
  _EQ687 =  _LC1_G23 &  _LC5_G23
         #  _LC1_F17 &  _LC1_G23
         #  _LC5_G23 &  _LC6_A20
         #  _LC1_F17 &  _LC6_A20;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:14|~4~1~3' 
-- Equation name is '_LC2_G23', type is buried 
_LC2_G23 = LCELL( _EQ688);
  _EQ688 =  _LC7_G23 &  _LC8_G23
         #  _LC1_F17 &  _LC7_G23
         #  _LC6_A20 &  _LC8_G23
         #  _LC1_F17 &  _LC6_A20;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:15|~4~1~3' 
-- Equation name is '_LC4_G15', type is buried 
_LC4_G15 = LCELL( _EQ689);
  _EQ689 =  _LC8_G15 &  _LC10_G15
         #  _LC1_F17 &  _LC8_G15
         #  _LC6_A20 &  _LC10_G15
         #  _LC1_F17 &  _LC6_A20;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:17|~4~1' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:17|OUT~1' 
-- Equation name is '_LC5_G11', type is buried 
-- synthesized logic cell 
_LC5_G11 = LCELL( FLASH_DATA0);

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:18|~4~1' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:18|OUT~1' 
-- Equation name is '_LC4_G11', type is buried 
-- synthesized logic cell 
_LC4_G11 = LCELL( FLASH_DATA1);

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:19|~4~1' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:19|OUT~1' 
-- Equation name is '_LC2_G11', type is buried 
-- synthesized logic cell 
_LC2_G11 = LCELL( FLASH_DATA2);

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:20|~4~1' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:20|OUT~1' 
-- Equation name is '_LC1_G11', type is buried 
-- synthesized logic cell 
_LC1_G11 = LCELL( FLASH_DATA3);

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:21|~4~1' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:21|OUT~1' 
-- Equation name is '_LC6_G11', type is buried 
-- synthesized logic cell 
_LC6_G11 = LCELL( FLASH_DATA4);

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:23|~4~1' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:23|OUT~1' 
-- Equation name is '_LC7_G11', type is buried 
-- synthesized logic cell 
_LC7_G11 = LCELL( FLASH_DATA5);

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:24|~4~1' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:24|OUT~1' 
-- Equation name is '_LC3_G11', type is buried 
-- synthesized logic cell 
_LC3_G11 = LCELL( FLASH_DATA6);

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:25|~4~1' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:25|OUT~1' 
-- Equation name is '_LC5_G24', type is buried 
-- synthesized logic cell 
_LC5_G24 = LCELL( FLASH_DATA7);

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:26|~4~1' = '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:26|OUT~1' 
-- Equation name is '_LC6_G24', type is buried 
-- synthesized logic cell 
_LC6_G24 = LCELL( FLASH_DATA8);

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:27|~4~1~3' 
-- Equation name is '_LC2_A9', type is buried 
_LC2_A9  = LCELL( _EQ690);
  _EQ690 =  _LC1_A6 &  _LC7_A9;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:28|~4~1~3' 
-- Equation name is '_LC1_A7', type is buried 
_LC1_A7  = LCELL( _EQ691);
  _EQ691 =  _LC1_A9 &  _LC7_A7;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:29|~4~1~3' 
-- Equation name is '_LC3_A7', type is buried 
_LC3_A7  = LCELL( _EQ692);
  _EQ692 =  _LC6_A9 &  _LC8_A7;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:30|~4~1~3' 
-- Equation name is '_LC3_A4', type is buried 
_LC3_A4  = LCELL( _EQ693);
  _EQ693 =  _LC5_A5 &  _LC6_A4;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:31|~4~1~3' 
-- Equation name is '_LC2_A4', type is buried 
_LC2_A4  = LCELL( _EQ694);
  _EQ694 =  _LC4_A4 &  _LC8_A5;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:32|~4~1~3' 
-- Equation name is '_LC1_A4', type is buried 
_LC1_A4  = LCELL( _EQ695);
  _EQ695 =  _LC3_A5 &  _LC7_A4;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:33|~4~1~3' 
-- Equation name is '_LC2_A7', type is buried 
_LC2_A7  = LCELL( _EQ696);
  _EQ696 =  _LC8_A4 &  _LC9_A5;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:35|~4~1~3' 
-- Equation name is '_LC2_G22', type is buried 
_LC2_G22 = LCELL( _EQ697);
  _EQ697 =  _LC1_F17 &  _LC6_A20
         #  _LC6_A20 &  _LC8_G22
         #  _LC1_F17 &  _LC9_G20
         #  _LC8_G22 &  _LC9_G20;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:37|~4~1~3' 
-- Equation name is '_LC6_G16', type is buried 
_LC6_G16 = LCELL( _EQ698);
  _EQ698 =  _LC1_F17 &  _LC6_A20
         #  _LC6_A20 &  _LC7_G18
         #  _LC1_F17 &  _LC10_G16
         #  _LC7_G18 &  _LC10_G16;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:38|~4~1~3' 
-- Equation name is '_LC4_G18', type is buried 
_LC4_G18 = LCELL( _EQ699);
  _EQ699 =  _LC1_F17 &  _LC6_A20
         #  _LC6_A20 &  _LC6_G27
         #  _LC1_F17 &  _LC10_G25
         #  _LC6_G27 &  _LC10_G25;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:39|~4~1~3' 
-- Equation name is '_LC1_G16', type is buried 
_LC1_G16 = LCELL( _EQ700);
  _EQ700 =  _LC1_F17 &  _LC6_A20
         #  _LC6_A20 &  _LC10_G27
         #  _LC1_F17 &  _LC2_G25
         #  _LC2_G25 &  _LC10_G27;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:40|~4~1~3' 
-- Equation name is '_LC1_G18', type is buried 
_LC1_G18 = LCELL( _EQ701);
  _EQ701 =  _LC1_F17 &  _LC6_A20
         #  _LC6_A20 &  _LC9_G18
         #  _LC1_F17 &  _LC9_G16
         #  _LC9_G16 &  _LC9_G18;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:53|~4~1~3' 
-- Equation name is '_LC2_G18', type is buried 
_LC2_G18 = LCELL( _EQ702);
  _EQ702 =  _LC1_F17 &  _LC6_A20
         #  _LC6_A20 &  _LC8_E4
         #  _LC1_F17 &  _LC8_E25
         #  _LC8_E4 &  _LC8_E25;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:56|~4~1~3' 
-- Equation name is '_LC2_G20', type is buried 
_LC2_G20 = LCELL( _EQ703);
  _EQ703 =  _LC1_F17 &  _LC6_A20
         #  _LC3_G21 &  _LC6_A20
         #  _LC1_F17 &  _LC3_G20
         #  _LC3_G20 &  _LC3_G21;

-- Node name is '|bb1_pga1:152|bb12_top_flash_2_ram:138|TRIBUF:57|~4~1~3' 
-- Equation name is '_LC1_G22', type is buried 
_LC1_G22 = LCELL( _EQ704);
  _EQ704 =  _LC1_F17 &  _LC6_A20
         #  _LC5_G22 &  _LC6_A20
         #  _LC1_F17 &  _LC6_G20
         #  _LC5_G22 &  _LC6_G20;

-- Node name is '|BB1_TIMESLOT_BURST:89|state~1' 
-- Equation name is '_LC5_F19', type is buried 
_LC5_F19 = DFF( _EQ705, GLOBAL( CLK),  VCC,  VCC);
  _EQ705 =  _LC5_F19 &  _LC8_F21
         #  _LC8_F21 & !_LC10_F17 &  _LC10_F19;

-- Node name is '|BB1_TIMESLOT_BURST:89|state~2' 
-- Equation name is '_LC7_F19', type is buried 
_LC7_F19 = DFF( _EQ706, GLOBAL( CLK),  VCC,  VCC);
  _EQ706 =  _LC7_F19 &  _LC10_F17
         #  BB3_4_END & !_LC9_F19 &  _LC10_F17;

-- Node name is '|BB1_TIMESLOT_BURST:89|state~3' 
-- Equation name is '_LC9_F19', type is buried 
_LC9_F19 = DFF( _EQ707, GLOBAL( CLK),  VCC,  VCC);
  _EQ707 =  _LC4_F19 &  _LC9_F19
         #  BB3_4_END &  _LC4_F19 &  _LC8_F19;

-- Node name is '|BB1_TIMESLOT_BURST:89|:5' 
-- Equation name is '_LC2_F19', type is buried 
_LC2_F19 = DFF( _EQ708, GLOBAL( CLK),  VCC,  VCC);
  _EQ708 =  _LC2_F19 &  _LC9_F19
         #  _LC7_F19 &  _LC9_F19 &  _LC10_F17;

-- Node name is '|BB1_TIMESLOT_BURST:89|:7' 
-- Equation name is '_LC6_F19', type is buried 
_LC6_F19 = DFF( _EQ709, GLOBAL( CLK),  VCC,  VCC);
  _EQ709 =  _LC6_F19 &  _LC9_F19
         # !_LC7_F19 &  _LC8_F21 &  _LC9_F19;

-- Node name is '|BB1_TIMESLOT_BURST:89|:9' 
-- Equation name is '_LC1_F19', type is buried 
_LC1_F19 = DFF( _EQ710, GLOBAL( CLK),  VCC,  VCC);
  _EQ710 =  _LC1_F19
         #  _LC3_F19 &  _LC9_F19
         #  BB3_4_END & !_LC9_F19;

-- Node name is '|BB1_TIMESLOT_BURST:89|:81' 
-- Equation name is '_LC8_F19', type is buried 
_LC8_F19 = LCELL( _EQ711);
  _EQ711 =  _LC8_F21
         #  _LC10_F17;

-- Node name is '|BB1_TIMESLOT_BURST:89|~175~1' 
-- Equation name is '_LC3_F19', type is buried 
-- synthesized logic cell 
_LC3_F19 = LCELL( _EQ712);
  _EQ712 = !_LC7_F19 &  _LC8_F21
         #  _LC7_F19 &  _LC10_F17;

-- Node name is '|BB1_TIMESLOT_BURST:89|~180~1' 
-- Equation name is '_LC10_F19', type is buried 
-- synthesized logic cell 
_LC10_F19 = LCELL( _EQ713);
  _EQ713 =  BB3_4_END & !_LC9_F19;

-- Node name is '|BB1_TIMESLOT_BURST:89|~189~1' 
-- Equation name is '_LC4_F19', type is buried 
-- synthesized logic cell 
_LC4_F19 = LCELL( _EQ714);
  _EQ714 = !_LC7_F19 &  _LC8_F21
         # !_LC5_F19 & !_LC7_F19
         #  _LC8_F21 &  _LC10_F17
         # !_LC5_F19 &  _LC10_F17;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:37' 
-- Equation name is '_LC5_A23', type is buried 
_LC5_A23 = DFF( _EQ715, GLOBAL( CLK),  VCC,  VCC);
  _EQ715 =  _LC6_A15 &  _LC6_A23 &  _LC7_A23 & !_LC7_A28;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:39' 
-- Equation name is '_LC5_A15', type is buried 
_LC5_A15 = DFF( _EQ716, GLOBAL( CLK),  VCC,  VCC);
  _EQ716 =  _LC4_A15 & !_LC7_A28 & !_LC7_F18;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:41' 
-- Equation name is '_LC3_A24', type is buried 
_LC3_A24 = DFF( _EQ717, GLOBAL( CLK),  VCC,  VCC);
  _EQ717 =  _LC5_A24 & !_LC7_A28 & !_LC7_F18
         #  BURST2_RAM_DATA8 & !_LC7_A28 &  _LC7_F18;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:43' 
-- Equation name is '_LC4_A22', type is buried 
_LC4_A22 = DFF( _EQ718, GLOBAL( CLK),  VCC,  VCC);
  _EQ718 =  BURST2_RAM_DATA7 & !_LC7_A28 &  _LC7_F18
         # !_LC7_A28 & !_LC7_F18 &  _LC10_A22;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:45' 
-- Equation name is '_LC9_A27', type is buried 
_LC9_A27 = DFF( _EQ719, GLOBAL( CLK),  VCC,  VCC);
  _EQ719 =  _LC7_A28 &  SYNC2_TC_RAM_DATA7
         #  _LC2_A27 & !_LC7_A28;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:47' 
-- Equation name is '_LC10_A24', type is buried 
_LC10_A24 = DFF( _EQ720, GLOBAL( CLK),  VCC,  VCC);
  _EQ720 =  _LC7_A28 &  SYNC2_TC_RAM_DATA6
         # !_LC7_A28 &  _LC8_A24;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:49' 
-- Equation name is '_LC10_A18', type is buried 
_LC10_A18 = DFF( _EQ721, GLOBAL( CLK),  VCC,  VCC);
  _EQ721 =  _LC7_A28 &  SYNC2_TC_RAM_DATA5
         #  _LC1_A18 & !_LC7_A28;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:51' 
-- Equation name is '_LC3_A22', type is buried 
_LC3_A22 = DFF( _EQ722, GLOBAL( CLK),  VCC,  VCC);
  _EQ722 =  _LC7_A28 &  SYNC2_TC_RAM_DATA4
         # !_LC7_A28 &  _LC9_A22;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:53' 
-- Equation name is '_LC9_A24', type is buried 
_LC9_A24 = DFF( _EQ723, GLOBAL( CLK),  VCC,  VCC);
  _EQ723 =  _LC7_A28 &  SYNC2_TC_RAM_DATA3
         #  _LC1_A24 & !_LC7_A28;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:55' 
-- Equation name is '_LC8_A26', type is buried 
_LC8_A26 = DFF( _EQ724, GLOBAL( CLK),  VCC,  VCC);
  _EQ724 =  _LC7_A28 &  SYNC2_TC_RAM_DATA2
         #  _LC5_A26 & !_LC7_A28
         #  _LC7_A26 & !_LC7_A28;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:57' 
-- Equation name is '_LC5_A18', type is buried 
_LC5_A18 = DFF( _EQ725, GLOBAL( CLK),  VCC,  VCC);
  _EQ725 =  _LC7_A28 &  SYNC2_TC_RAM_DATA1
         # !_LC7_A28 &  _LC9_A18
         #  _LC3_A18 & !_LC7_A28;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:59' 
-- Equation name is '_LC3_A15', type is buried 
_LC3_A15 = DFF( _EQ726, GLOBAL( CLK),  VCC,  VCC);
  _EQ726 =  _LC7_A28 &  SYNC2_TC_RAM_DATA0
         #  _LC2_A15 &  _LC7_A15 & !_LC7_A28;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:1281' 
-- Equation name is '_LC9_A15', type is buried 
_LC9_A15 = LCELL( _EQ727);
  _EQ727 = !_LC2_A26 & !_LC6_A15
         #  _LC1_A15 &  _LC6_A15;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:1284' 
-- Equation name is '_LC4_A15', type is buried 
_LC4_A15 = LCELL( _EQ728);
  _EQ728 =  _LC1_A1 &  SYNC2_TC_RAM_DATA7
         # !_LC1_A1 &  _LC9_A15;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:1302' 
-- Equation name is '_LC5_A24', type is buried 
_LC5_A24 = LCELL( _EQ729);
  _EQ729 =  _LC1_A1 &  SYNC2_TC_RAM_DATA6
         # !_LC1_A1 &  _LC6_A15 &  _LC10_A19;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:1317' 
-- Equation name is '_LC5_A22', type is buried 
_LC5_A22 = LCELL( _EQ730);
  _EQ730 =  _LC6_A15 &  _LC6_A22
         # !_LC2_A26 & !_LC6_A15;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:1320' 
-- Equation name is '_LC10_A22', type is buried 
_LC10_A22 = LCELL( _EQ731);
  _EQ731 =  _LC1_A1 &  SYNC2_TC_RAM_DATA5
         # !_LC1_A1 &  _LC5_A22;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:1335' 
-- Equation name is '_LC4_A27', type is buried 
_LC4_A27 = LCELL( _EQ732);
  _EQ732 =  _LC2_A26 & !_LC6_A15
         #  _LC6_A15 &  _LC6_A27;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:1338' 
-- Equation name is '_LC8_A27', type is buried 
_LC8_A27 = LCELL( _EQ733);
  _EQ733 =  _LC1_A1 &  SYNC2_TC_RAM_DATA4
         # !_LC1_A1 &  _LC4_A27;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:1341' 
-- Equation name is '_LC2_A27', type is buried 
_LC2_A27 = LCELL( _EQ734);
  _EQ734 =  BURST2_RAM_DATA6 &  _LC7_F18
         # !_LC7_F18 &  _LC8_A27;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:1356' 
-- Equation name is '_LC4_A24', type is buried 
_LC4_A24 = LCELL( _EQ735);
  _EQ735 =  _LC1_A1 &  SYNC2_TC_RAM_DATA3
         # !_LC1_A1 & !_LC6_A15
         # !_LC1_A1 &  _LC1_A23;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:1359' 
-- Equation name is '_LC8_A24', type is buried 
_LC8_A24 = LCELL( _EQ736);
  _EQ736 =  _LC4_A24 & !_LC7_F18
         #  BURST2_RAM_DATA5 &  _LC7_F18;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:1371' 
-- Equation name is '_LC4_A18', type is buried 
_LC4_A18 = LCELL( _EQ737);
  _EQ737 =  _LC6_A15 &  _LC7_A18
         #  _LC2_A26 & !_LC6_A15;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:1374' 
-- Equation name is '_LC8_A18', type is buried 
_LC8_A18 = LCELL( _EQ738);
  _EQ738 =  _LC1_A1 &  SYNC2_TC_RAM_DATA2
         # !_LC1_A1 &  _LC4_A18;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:1377' 
-- Equation name is '_LC1_A18', type is buried 
_LC1_A18 = LCELL( _EQ739);
  _EQ739 =  BURST2_RAM_DATA4 &  _LC7_F18
         # !_LC7_F18 &  _LC8_A18;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:1392' 
-- Equation name is '_LC2_A22', type is buried 
_LC2_A22 = LCELL( _EQ740);
  _EQ740 =  _LC1_A1 &  SYNC2_TC_RAM_DATA1
         # !_LC1_A1 & !_LC6_A15
         # !_LC1_A1 &  _LC7_A22;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:1395' 
-- Equation name is '_LC9_A22', type is buried 
_LC9_A22 = LCELL( _EQ741);
  _EQ741 =  _LC2_A22 & !_LC7_F18
         #  BURST2_RAM_DATA3 &  _LC7_F18;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:1407' 
-- Equation name is '_LC2_A24', type is buried 
_LC2_A24 = LCELL( _EQ742);
  _EQ742 =  _LC2_A26 & !_LC6_A15 &  _LC9_A26
         #  _LC6_A15 &  _LC6_A24;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:1410' 
-- Equation name is '_LC7_A24', type is buried 
_LC7_A24 = LCELL( _EQ743);
  _EQ743 =  _LC1_A1 &  SYNC2_TC_RAM_DATA0
         # !_LC1_A1 &  _LC2_A24;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:1413' 
-- Equation name is '_LC1_A24', type is buried 
_LC1_A24 = LCELL( _EQ744);
  _EQ744 =  BURST2_RAM_DATA2 &  _LC7_F18
         #  _LC7_A24 & !_LC7_F18;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:1432' 
-- Equation name is '_LC5_A26', type is buried 
_LC5_A26 = LCELL( _EQ745);
  _EQ745 =  BURST2_RAM_DATA1 &  _LC7_F18;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:1433' 
-- Equation name is '_LC7_A26', type is buried 
_LC7_A26 = LCELL( _EQ746);
  _EQ746 = !_LC2_A26 & !_LC6_A15 &  _LC7_A23
         #  _LC4_A26 & !_LC6_A15 &  _LC7_A23;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:1450' 
-- Equation name is '_LC9_A18', type is buried 
_LC9_A18 = LCELL( _EQ747);
  _EQ747 =  BURST2_RAM_DATA0 &  _LC7_F18;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|~1451~1' 
-- Equation name is '_LC7_A23', type is buried 
-- synthesized logic cell 
_LC7_A23 = LCELL( _EQ748);
  _EQ748 = !_LC1_A1 & !_LC7_F18;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:1451' 
-- Equation name is '_LC3_A18', type is buried 
_LC3_A18 = LCELL( _EQ749);
  _EQ749 =  _LC2_A26 & !_LC6_A15 &  _LC6_A25 &  _LC7_A23;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|:1458' 
-- Equation name is '_LC2_A15', type is buried 
_LC2_A15 = LCELL( _EQ750);
  _EQ750 =  _LC2_A25
         # !_LC2_A26;

-- Node name is '|bb2_pga1:153|BB1_LOAD_DAC:125|~1472~1' 
-- Equation name is '_LC7_A15', type is buried 
-- synthesized logic cell 
_LC7_A15 = LCELL( _EQ751);
  _EQ751 = !_LC6_A15 &  _LC7_A23;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:37' = '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count0' 
-- Equation name is '_LC2_E9', type is buried 
_LC2_E9  = DFF( _EQ752, GLOBAL( CLK),  VCC,  VCC);
  _EQ752 =  _LC1_B7 &  _LC1_E9
         # !_LC1_E9 & !_LC2_E9 & !_LC9_E9;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:36' = '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count1' 
-- Equation name is '_LC7_E9', type is buried 
_LC7_E9  = DFF( _EQ753, GLOBAL( CLK),  VCC,  VCC);
  _EQ753 =  _LC2_E9 &  _LC3_E9 & !_LC7_E9
         # !_LC2_E9 &  _LC3_E9 &  _LC7_E9
         #  _LC10_E9;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:35' = '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count2' 
-- Equation name is '_LC10_E3', type is buried 
_LC10_E3 = DFF( _EQ754, GLOBAL( CLK),  VCC,  VCC);
  _EQ754 = !_LC2_E3 &  _LC3_E9 &  _LC10_E3
         #  _LC2_E3 &  _LC3_E9 & !_LC10_E3
         #  _LC7_B14;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:34' = '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count3' 
-- Equation name is '_LC3_E5', type is buried 
_LC3_E5  = DFF( _EQ755, GLOBAL( CLK),  VCC,  VCC);
  _EQ755 =  _LC3_E5 &  _LC3_E9 & !_LC7_E5
         # !_LC3_E5 &  _LC3_E9 &  _LC7_E5
         #  _LC2_B14;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:33' = '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count4' 
-- Equation name is '_LC2_E10', type is buried 
_LC2_E10 = DFF( _EQ756, GLOBAL( CLK),  VCC,  VCC);
  _EQ756 =  _LC2_E10 &  _LC3_E9 & !_LC6_E10
         # !_LC2_E10 &  _LC3_E9 &  _LC6_E10
         #  _LC9_B14;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:32' = '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count5' 
-- Equation name is '_LC3_E10', type is buried 
_LC3_E10 = DFF( _EQ757, GLOBAL( CLK),  VCC,  VCC);
  _EQ757 =  _LC3_E9 &  _LC3_E10 & !_LC4_E10
         #  _LC3_E9 & !_LC3_E10 &  _LC4_E10
         #  _LC10_B7;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:31' = '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count6' 
-- Equation name is '_LC6_E5', type is buried 
_LC6_E5  = DFF( _EQ758, GLOBAL( CLK),  VCC,  VCC);
  _EQ758 =  _LC3_E9 &  _LC6_E5 & !_LC10_E10
         #  _LC3_E9 & !_LC6_E5 &  _LC10_E10
         #  _LC1_B11;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:30' = '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count7' 
-- Equation name is '_LC3_E2', type is buried 
_LC3_E2  = DFF( _EQ759, GLOBAL( CLK),  VCC,  VCC);
  _EQ759 =  _LC4_B5
         #  _LC3_E2 &  _LC3_E9 & !_LC10_E2
         # !_LC3_E2 &  _LC3_E9 &  _LC10_E2;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:29' = '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count8' 
-- Equation name is '_LC7_E2', type is buried 
_LC7_E2  = DFF( _EQ760, GLOBAL( CLK),  VCC,  VCC);
  _EQ760 =  _LC3_E9 & !_LC4_E2 &  _LC7_E2
         #  _LC3_E9 &  _LC4_E2 & !_LC7_E2
         #  _LC6_B7;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:28' = '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count9' 
-- Equation name is '_LC2_E2', type is buried 
_LC2_E2  = DFF( _EQ761, GLOBAL( CLK),  VCC,  VCC);
  _EQ761 =  _LC2_E2 &  _LC3_E9 & !_LC8_E2
         # !_LC2_E2 &  _LC3_E9 &  _LC8_E2
         #  _LC3_B5;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:27' = '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|H_count10' 
-- Equation name is '_LC9_E2', type is buried 
_LC9_E2  = DFF( _EQ762, GLOBAL( CLK),  VCC,  VCC);
  _EQ762 =  _LC9_B9
         # !_LC1_E2 &  _LC3_E9 &  _LC9_E2
         #  _LC1_E2 &  _LC3_E9 & !_LC9_E2;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:87' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_E3', type is buried 
_LC2_E3  = LCELL( _EQ763);
  _EQ763 =  _LC2_E9 &  _LC7_E9;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:91' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_E5', type is buried 
_LC7_E5  = LCELL( _EQ764);
  _EQ764 =  _LC2_E9 &  _LC7_E9 &  _LC10_E3;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:95' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_E10', type is buried 
_LC6_E10 = LCELL( _EQ765);
  _EQ765 =  _LC3_E5 &  _LC7_E5;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:99' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_E10', type is buried 
_LC4_E10 = LCELL( _EQ766);
  _EQ766 =  _LC2_E10 &  _LC6_E10;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:103' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC10_E10', type is buried 
_LC10_E10 = LCELL( _EQ767);
  _EQ767 =  _LC2_E10 &  _LC3_E10 &  _LC6_E10;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:107' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC10_E2', type is buried 
_LC10_E2 = LCELL( _EQ768);
  _EQ768 =  _LC6_E5 &  _LC10_E10;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:111' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_E2', type is buried 
_LC4_E2  = LCELL( _EQ769);
  _EQ769 =  _LC3_E2 &  _LC6_E5 &  _LC10_E10;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:115' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_E2', type is buried 
_LC8_E2  = LCELL( _EQ770);
  _EQ770 =  _LC3_E2 &  _LC6_E5 &  _LC7_E2 &  _LC10_E10;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:119' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_E2', type is buried 
_LC1_E2  = LCELL( _EQ771);
  _EQ771 =  _LC2_E2 &  _LC8_E2;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:89' 
-- Equation name is '_LC3_E9', type is buried 
_LC3_E9  = LCELL( _EQ772);
  _EQ772 = !_LC1_E9 & !_LC9_E9;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:263' 
-- Equation name is '_LC9_B9', type is buried 
_LC9_B9  = LCELL( _EQ773);
  _EQ773 =  _LC1_E9 &  _LC7_B9;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:275' 
-- Equation name is '_LC3_B5', type is buried 
_LC3_B5  = LCELL( _EQ774);
  _EQ774 =  _LC1_B5 &  _LC1_E9;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:287' 
-- Equation name is '_LC6_B7', type is buried 
_LC6_B7  = LCELL( _EQ775);
  _EQ775 =  _LC1_E9 &  _LC5_B1;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:299' 
-- Equation name is '_LC4_B5', type is buried 
_LC4_B5  = LCELL( _EQ776);
  _EQ776 =  _LC1_E9 &  _LC6_B5;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:311' 
-- Equation name is '_LC1_B11', type is buried 
_LC1_B11 = LCELL( _EQ777);
  _EQ777 =  _LC1_E9 &  _LC6_B11;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:323' 
-- Equation name is '_LC10_B7', type is buried 
_LC10_B7 = LCELL( _EQ778);
  _EQ778 =  _LC1_E9 &  _LC4_B14;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:335' 
-- Equation name is '_LC9_B14', type is buried 
_LC9_B14 = LCELL( _EQ779);
  _EQ779 =  _LC1_E9 &  _LC6_B14;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:347' 
-- Equation name is '_LC2_B14', type is buried 
_LC2_B14 = LCELL( _EQ780);
  _EQ780 =  _LC1_E9 &  _LC3_B7;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:359' 
-- Equation name is '_LC7_B14', type is buried 
_LC7_B14 = LCELL( _EQ781);
  _EQ781 =  _LC1_E9 &  _LC8_B1;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_COUNT:52|:371' 
-- Equation name is '_LC10_E9', type is buried 
_LC10_E9 = LCELL( _EQ782);
  _EQ782 =  _LC1_E9 &  _LC2_B7;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_LATCH:65|:14' 
-- Equation name is '_LC4_E9', type is buried 
_LC4_E9  = DFF( _EQ783, GLOBAL( CLK),  VCC,  VCC);
  _EQ783 = !_LC1_B7 & !_LC2_B7 &  _LC4_B11;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_LATCH:65|:16' 
-- Equation name is '_LC9_E9', type is buried 
_LC9_E9  = DFF( _EQ784, GLOBAL( CLK),  VCC,  VCC);
  _EQ784 =  _LC1_B7 &  _LC2_B7 &  _LC4_B11;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_LATCH:65|~210~1' 
-- Equation name is '_LC5_B5', type is buried 
-- synthesized logic cell 
_LC5_B5  = LCELL( _EQ785);
  _EQ785 =  _LC1_B5 & !_LC5_B1 &  _LC6_B5 &  _LC7_B9;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_LATCH:65|~210~2' 
-- Equation name is '_LC8_B11', type is buried 
-- synthesized logic cell 
_LC8_B11 = LCELL( _EQ786);
  _EQ786 =  _LC4_B14 &  _LC5_B5 & !_LC6_B11 &  _LC6_B14;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_H_LATCH:65|~210~3' 
-- Equation name is '_LC4_B11', type is buried 
-- synthesized logic cell 
_LC4_B11 = LCELL( _EQ787);
  _EQ787 =  _LC3_B7 &  _LC8_B1 &  _LC8_B11 &  _LC8_E4
         # !_LC3_B7 & !_LC8_B1 &  _LC8_B11 & !_LC8_E4;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_LINETYPES:61|:6' 
-- Equation name is '_LC4_E5', type is buried 
_LC4_E5  = DFF( _EQ788, GLOBAL( CLK),  VCC,  VCC);
  _EQ788 = !_LC1_E5 & !_LC9_E10;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_LINETYPES:61|:8' 
-- Equation name is '_LC9_E14', type is buried 
_LC9_E14 = DFF( _EQ789, GLOBAL( CLK),  VCC,  VCC);
  _EQ789 =  _LC1_E5 & !_LC9_E10;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_LINETYPES:61|:10' 
-- Equation name is '_LC5_E14', type is buried 
_LC5_E14 = DFF( _LC9_E10, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_LINETYPES:61|:12' 
-- Equation name is '_LC1_E7', type is buried 
_LC1_E7  = DFF( _EQ790, GLOBAL( CLK),  VCC,  VCC);
  _EQ790 = !_LC6_E7 & !_LC7_E7 & !_LC9_E10;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_LINETYPES:61|:14' 
-- Equation name is '_LC5_E7', type is buried 
_LC5_E7  = DFF( _EQ791, GLOBAL( CLK),  VCC,  VCC);
  _EQ791 = !_LC6_E7 &  _LC7_E7;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_LINETYPES:61|:16' 
-- Equation name is '_LC9_E7', type is buried 
_LC9_E7  = DFF( _EQ792, GLOBAL( CLK),  VCC,  VCC);
  _EQ792 =  _LC7_E7 &  _LC9_E10;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_LINETYPES:61|:18' 
-- Equation name is '_LC8_E7', type is buried 
_LC8_E7  = DFF( _EQ793, GLOBAL( CLK),  VCC,  VCC);
  _EQ793 = !_LC6_E7 &  _LC7_E7 &  _LC9_E10;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_LINETYPES:61|:20' 
-- Equation name is '_LC3_E7', type is buried 
_LC3_E7  = DFF( _EQ794, GLOBAL( CLK),  VCC,  VCC);
  _EQ794 =  _LC6_E7 & !_LC7_E7 &  _LC9_E10;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_LINETYPES:61|:22' 
-- Equation name is '_LC4_E7', type is buried 
_LC4_E7  = DFF( _EQ795, GLOBAL( CLK),  VCC,  VCC);
  _EQ795 =  _LC6_E7 &  _LC9_E10;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_LINETYPES:61|:24' 
-- Equation name is '_LC2_E7', type is buried 
_LC2_E7  = DFF( _EQ796, GLOBAL( CLK),  VCC,  VCC);
  _EQ796 =  _LC1_E5 &  _LC6_E7 &  _LC7_E7 &  _LC9_E10;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_LOAD_H_COUNT:4|:5' 
-- Equation name is '_LC1_E9', type is buried 
_LC1_E9  = DFF( _EQ797, GLOBAL( CLK),  VCC,  VCC);
  _EQ797 =  FH_M & !_LC8_E4
         #  FH_G &  _LC8_E4;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_BURST:55|:18' 
-- Equation name is '_LC2_E1', type is buried 
_LC2_E1  = DFF( _EQ798, GLOBAL( CLK),  VCC,  VCC);
  _EQ798 =  _LC5_E1 &  _LC6_E1 &  _LC7_E5 &  _LC9_E5;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_BURST:55|~183~1' 
-- Equation name is '_LC6_E1', type is buried 
-- synthesized logic cell 
_LC6_E1  = LCELL( _EQ799);
  _EQ799 =  _LC2_E10 & !_LC3_E5 &  _LC8_E4
         # !_LC2_E10 &  _LC3_E5 & !_LC8_E4;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_BURST:55|~183~2' 
-- Equation name is '_LC5_E1', type is buried 
-- synthesized logic cell 
_LC5_E1  = LCELL( _EQ800);
  _EQ800 =  _LC1_E5 &  _LC3_E2 & !_LC9_E2 &  _LC9_E10;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|:19' 
-- Equation name is '_LC2_E8', type is buried 
_LC2_E8  = DFF( _EQ801, GLOBAL( CLK),  VCC,  VCC);
  _EQ801 =  _LC1_E10 & !_LC2_E2 & !_LC7_E2 &  _LC8_E8;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|:21' 
-- Equation name is '_LC10_E8', type is buried 
_LC10_E8 = DFF( _EQ802, GLOBAL( CLK),  VCC,  VCC);
  _EQ802 =  _LC1_E8 &  _LC2_E2 &  _LC5_E8 &  _LC10_E13;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~148~1' 
-- Equation name is '_LC5_E3', type is buried 
-- synthesized logic cell 
_LC5_E3  = LCELL( _EQ803);
  _EQ803 =  _LC3_E2 &  _LC3_E10 & !_LC9_E2;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~148~2' 
-- Equation name is '_LC9_E3', type is buried 
-- synthesized logic cell 
_LC9_E3  = LCELL( _EQ804);
  _EQ804 =  _LC5_E3 &  _LC7_E9 &  _LC9_E7 &  _LC10_E3;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~180~1' 
-- Equation name is '_LC3_E3', type is buried 
-- synthesized logic cell 
_LC3_E3  = LCELL( _EQ805);
  _EQ805 = !_LC3_E2 & !_LC3_E10 &  _LC9_E2;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~180~2' 
-- Equation name is '_LC8_E3', type is buried 
-- synthesized logic cell 
_LC8_E3  = LCELL( _EQ806);
  _EQ806 =  _LC3_E3 &  _LC3_E7 & !_LC7_E9 & !_LC10_E3;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~181~1' 
-- Equation name is '_LC1_E8', type is buried 
-- synthesized logic cell 
_LC1_E8  = LCELL( _EQ807);
  _EQ807 = !_LC2_E9 & !_LC6_E8;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~181~2' 
-- Equation name is '_LC8_E8', type is buried 
-- synthesized logic cell 
_LC8_E8  = LCELL( _EQ808);
  _EQ808 =  _LC1_E8 &  _LC6_E5 &  _LC8_E3
         #  _LC1_E8 &  _LC6_E5 &  _LC9_E3;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~229~1' 
-- Equation name is '_LC9_E13', type is buried 
-- synthesized logic cell 
_LC9_E13 = LCELL( _EQ809);
  _EQ809 =  _LC2_E10 & !_LC3_E5 &  _LC8_E7 & !_LC10_E3;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~261~1' 
-- Equation name is '_LC8_E13', type is buried 
-- synthesized logic cell 
_LC8_E13 = LCELL( _EQ810);
  _EQ810 = !_LC2_E10 &  _LC4_E7 & !_LC7_E9 &  _LC9_E2;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~261~2' 
-- Equation name is '_LC5_E13', type is buried 
-- synthesized logic cell 
_LC5_E13 = LCELL( _EQ811);
  _EQ811 =  _LC3_E5 & !_LC7_E2 &  _LC8_E13;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~261~3' 
-- Equation name is '_LC4_E13', type is buried 
-- synthesized logic cell 
_LC4_E13 = LCELL( _EQ812);
  _EQ812 =  _LC3_E2 & !_LC3_E10 &  _LC5_E13 &  _LC10_E3;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_PON_POFF:57|~262~1' 
-- Equation name is '_LC10_E13', type is buried 
-- synthesized logic cell 
_LC10_E13 = LCELL( _EQ813);
  _EQ813 =  _LC4_E13
         #  _LC3_E10 &  _LC7_E13 &  _LC9_E13;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|:19' 
-- Equation name is '_LC2_E11', type is buried 
_LC2_E11 = DFF( _EQ814, GLOBAL( CLK),  VCC,  VCC);
  _EQ814 =  _LC1_E11 &  _LC2_E9 &  _LC6_E11
         #  _LC2_E9 &  _LC4_E11;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|:21' 
-- Equation name is '_LC1_E14', type is buried 
_LC1_E14 = DFF( _EQ815, GLOBAL( CLK),  VCC,  VCC);
  _EQ815 = !_LC2_E9 &  _LC6_E14 &  _LC8_E5 & !_LC10_E3;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~495~1' 
-- Equation name is '_LC5_E6', type is buried 
-- synthesized logic cell 
_LC5_E6  = LCELL( _EQ816);
  _EQ816 =  _LC2_E10 &  _LC3_E5 &  _LC7_E9;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~1' 
-- Equation name is '_LC8_E5', type is buried 
-- synthesized logic cell 
_LC8_E5  = LCELL( _EQ817);
  _EQ817 = !_LC3_E2 & !_LC9_E2;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~2' 
-- Equation name is '_LC7_E1', type is buried 
-- synthesized logic cell 
!_LC7_E1 = _LC7_E1~NOT;
_LC7_E1~NOT = LCELL( _EQ818);
  _EQ818 =  _LC2_E10
         #  _LC7_E9
         #  _LC3_E5;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~3' 
-- Equation name is '_LC7_E10', type is buried 
-- synthesized logic cell 
_LC7_E10 = LCELL( _EQ819);
  _EQ819 = !_LC2_E10 &  _LC6_E10 &  _LC8_E4 &  _LC8_E5;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~4' 
-- Equation name is '_LC4_E8', type is buried 
-- synthesized logic cell 
_LC4_E8  = LCELL( _EQ820);
  _EQ820 =  _LC2_E7 &  _LC6_E5 &  _LC6_E8 &  _LC7_E2;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~5' 
-- Equation name is '_LC9_E8', type is buried 
-- synthesized logic cell 
_LC9_E8  = LCELL( _EQ821);
  _EQ821 = !_LC2_E2 & !_LC3_E10 &  _LC4_E8 &  _LC7_E10;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~6' 
-- Equation name is '_LC9_E5', type is buried 
-- synthesized logic cell 
_LC9_E5  = LCELL( _EQ822);
  _EQ822 = !_LC2_E2 & !_LC3_E10 & !_LC6_E5 & !_LC7_E2;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~7' 
-- Equation name is '_LC8_E14', type is buried 
-- synthesized logic cell 
_LC8_E14 = LCELL( _EQ823);
  _EQ823 =  _LC5_E14 &  _LC7_E1
         #  _LC7_E1 &  _LC9_E14
         #  _LC4_E5 &  _LC7_E1;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~8' 
-- Equation name is '_LC4_E14', type is buried 
-- synthesized logic cell 
_LC4_E14 = LCELL( _EQ824);
  _EQ824 = !_LC3_E10 &  _LC5_E6 & !_LC8_E4
         #  _LC3_E10 &  _LC7_E1 &  _LC8_E4;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~9' 
-- Equation name is '_LC7_E14', type is buried 
-- synthesized logic cell 
_LC7_E14 = LCELL( _EQ825);
  _EQ825 =  _LC6_E5 &  _LC7_E2;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~10' 
-- Equation name is '_LC2_E14', type is buried 
-- synthesized logic cell 
_LC2_E14 = LCELL( _EQ826);
  _EQ826 =  _LC2_E2 &  _LC5_E7 &  _LC7_E14
         #  _LC1_E7 &  _LC2_E2 &  _LC7_E14;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~11' 
-- Equation name is '_LC6_E14', type is buried 
-- synthesized logic cell 
_LC6_E14 = LCELL( _EQ827);
  _EQ827 =  _LC8_E14 &  _LC9_E5
         #  _LC2_E14 &  _LC4_E14;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~569~1' 
-- Equation name is '_LC4_E1', type is buried 
-- synthesized logic cell 
_LC4_E1  = LCELL( _EQ828);
  _EQ828 =  _LC4_E5 &  _LC6_E5 & !_LC7_E2 & !_LC10_E3;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~682~1' 
-- Equation name is '_LC5_E8', type is buried 
-- synthesized logic cell 
_LC5_E8  = LCELL( _EQ829);
  _EQ829 = !_LC6_E5 & !_LC8_E4;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~682~2' 
-- Equation name is '_LC9_E11', type is buried 
-- synthesized logic cell 
_LC9_E11 = LCELL( _EQ830);
  _EQ830 =  _LC1_E7 &  _LC2_E10 & !_LC3_E2 &  _LC9_E2;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~682~3' 
-- Equation name is '_LC5_E11', type is buried 
-- synthesized logic cell 
_LC5_E11 = LCELL( _EQ831);
  _EQ831 = !_LC6_E5 &  _LC6_E11 & !_LC8_E4 &  _LC9_E11;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~711~1' 
-- Equation name is '_LC3_E1', type is buried 
-- synthesized logic cell 
_LC3_E1  = LCELL( _EQ832);
  _EQ832 =  _LC5_E7 & !_LC6_E5 &  _LC7_E2 &  _LC10_E3;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~741~1' 
-- Equation name is '_LC1_E10', type is buried 
-- synthesized logic cell 
_LC1_E10 = LCELL( _EQ833);
  _EQ833 =  _LC2_E10 &  _LC3_E5 & !_LC8_E4;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~741~2' 
-- Equation name is '_LC7_E11', type is buried 
-- synthesized logic cell 
_LC7_E11 = LCELL( _EQ834);
  _EQ834 =  _LC3_E2 & !_LC3_E10 &  _LC5_E7 & !_LC9_E2;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~1' 
-- Equation name is '_LC3_E14', type is buried 
-- synthesized logic cell 
_LC3_E14 = LCELL( _EQ835);
  _EQ835 =  _LC5_E14 &  _LC6_E5 &  _LC8_E5
         # !_LC6_E5 &  _LC8_E5 &  _LC9_E14;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~2' 
-- Equation name is '_LC1_E11', type is buried 
-- synthesized logic cell 
_LC1_E11 = LCELL( _EQ836);
  _EQ836 = !_LC2_E2 &  _LC3_E14 &  _LC5_E6 & !_LC7_E2;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~3' 
-- Equation name is '_LC6_E11', type is buried 
-- synthesized logic cell 
_LC6_E11 = LCELL( _EQ837);
  _EQ837 =  _LC3_E10 &  _LC10_E3;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~4' 
-- Equation name is '_LC1_E1', type is buried 
-- synthesized logic cell 
_LC1_E1  = LCELL( _EQ838);
  _EQ838 =  _LC3_E2 & !_LC3_E10 &  _LC5_E6 & !_LC9_E2;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~5' 
-- Equation name is '_LC9_E1', type is buried 
-- synthesized logic cell 
_LC9_E1  = LCELL( _EQ839);
  _EQ839 =  _LC1_E1 &  _LC3_E1 &  _LC8_E4
         #  _LC1_E1 &  _LC4_E1 & !_LC8_E4;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~6' 
-- Equation name is '_LC7_E3', type is buried 
-- synthesized logic cell 
_LC7_E3  = LCELL( _EQ840);
  _EQ840 =  _LC4_E5 &  _LC5_E3
         #  _LC1_E7 &  _LC3_E3;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~7' 
-- Equation name is '_LC1_E3', type is buried 
-- synthesized logic cell 
_LC1_E3  = LCELL( _EQ841);
  _EQ841 =  _LC6_E5 & !_LC10_E3;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~8' 
-- Equation name is '_LC6_E3', type is buried 
-- synthesized logic cell 
_LC6_E3  = LCELL( _EQ842);
  _EQ842 =  _LC1_E3 & !_LC2_E10 &  _LC7_E3 &  _LC8_E4;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~9' 
-- Equation name is '_LC3_E11', type is buried 
-- synthesized logic cell 
_LC3_E11 = LCELL( _EQ843);
  _EQ843 = !_LC3_E5 &  _LC5_E11 & !_LC7_E2
         # !_LC3_E5 &  _LC6_E3 & !_LC7_E2;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~10' 
-- Equation name is '_LC8_E11', type is buried 
-- synthesized logic cell 
_LC8_E11 = LCELL( _EQ844);
  _EQ844 =  _LC1_E10 &  _LC7_E11 & !_LC9_E6
         #  _LC3_E11;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~11' 
-- Equation name is '_LC4_E11', type is buried 
-- synthesized logic cell 
_LC4_E11 = LCELL( _EQ845);
  _EQ845 =  _LC2_E2 &  _LC9_E1
         #  _LC2_E2 & !_LC7_E9 &  _LC8_E11;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_TIMECODE:59|:15' 
-- Equation name is '_LC2_E13', type is buried 
_LC2_E13 = DFF( _EQ846, GLOBAL( CLK),  VCC,  VCC);
  _EQ846 =  _LC3_E13 & !_LC6_E5 &  _LC6_E13 &  _LC10_E3;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_TIMECODE:59|~117~1' 
-- Equation name is '_LC7_E13', type is buried 
-- synthesized logic cell 
_LC7_E13 = LCELL( _EQ847);
  _EQ847 =  _LC7_E2 &  _LC7_E9 &  _LC8_E5;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_TIMECODE:59|~117~2' 
-- Equation name is '_LC3_E13', type is buried 
-- synthesized logic cell 
_LC3_E13 = LCELL( _EQ848);
  _EQ848 =  _LC2_E9 &  _LC3_E10 &  _LC7_E13 &  _LC8_E4
         # !_LC2_E9 & !_LC3_E10 &  _LC7_E13 & !_LC8_E4;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_TIMECODE:59|~117~3' 
-- Equation name is '_LC6_E13', type is buried 
-- synthesized logic cell 
_LC6_E13 = LCELL( _EQ849);
  _EQ849 =  _LC1_E13 & !_LC2_E2 & !_LC2_E10 &  _LC3_E5;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_VIDEO:60|:17' 
-- Equation name is '_LC7_E8', type is buried 
_LC7_E8  = DFF( _EQ850, GLOBAL( CLK),  VCC,  VCC);
  _EQ850 =  _LC3_E8 &  _LC7_E8
         #  _LC7_E8 &  _LC9_E6
         #  _LC9_E8;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_VIDEO:60|~123~1' 
-- Equation name is '_LC5_E5', type is buried 
-- synthesized logic cell 
_LC5_E5  = LCELL( _EQ851);
  _EQ851 =  _LC2_E9
         # !_LC8_E5;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_VIDEO:60|~123~2' 
-- Equation name is '_LC9_E6', type is buried 
-- synthesized logic cell 
_LC9_E6  = LCELL( _EQ852);
  _EQ852 =  _LC10_E3
         #  _LC6_E5
         # !_LC7_E2;

-- Node name is '|bb2_pga1:153|bb1_main:131|BB1_MAKE_ST_VIDEO:60|~144~1' 
-- Equation name is '_LC3_E8', type is buried 
-- synthesized logic cell 
_LC3_E8  = LCELL( _EQ853);
  _EQ853 =  _LC5_E5
         # !_LC2_E2
         # !_LC7_E1
         # !_LC3_E10;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|:18' = '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|adr_count0' 
-- Equation name is '_LC7_G21', type is buried 
_LC7_G21 = DFF( _EQ854, GLOBAL( CLK),  VCC,  VCC);
  _EQ854 = !_LC2_E1 &  _LC7_F18 & !_LC7_G21
         #  _LC2_E1 &  _LC7_F18 &  _LC7_G21;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|:17' = '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|adr_count1' 
-- Equation name is '_LC4_G28', type is buried 
_LC4_G28 = DFF( _EQ855, GLOBAL( CLK),  VCC,  VCC);
  _EQ855 = !_LC2_E1 & !_LC4_G28 &  _LC7_F18 &  _LC7_G21
         #  _LC4_G28 &  _LC7_F18 & !_LC7_G21
         #  _LC2_E1 &  _LC4_G28 &  _LC7_F18;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|:16' = '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|adr_count2' 
-- Equation name is '_LC7_G17', type is buried 
_LC7_G17 = DFF( _EQ856, GLOBAL( CLK),  VCC,  VCC);
  _EQ856 =  _LC7_F18 &  _LC7_G17 & !_LC10_G17
         # !_LC2_E1 &  _LC7_F18 & !_LC7_G17 &  _LC10_G17
         #  _LC2_E1 &  _LC7_F18 &  _LC7_G17;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|:15' = '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|adr_count3' 
-- Equation name is '_LC3_G17', type is buried 
_LC3_G17 = DFF( _EQ857, GLOBAL( CLK),  VCC,  VCC);
  _EQ857 =  _LC3_G17 & !_LC5_G17 &  _LC7_F18
         # !_LC2_E1 & !_LC3_G17 &  _LC5_G17 &  _LC7_F18
         #  _LC2_E1 &  _LC3_G17 &  _LC7_F18;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|:14' = '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|adr_count4' 
-- Equation name is '_LC6_G17', type is buried 
_LC6_G17 = DFF( _EQ858, GLOBAL( CLK),  VCC,  VCC);
  _EQ858 =  _LC6_G17 &  _LC7_F18 & !_LC9_G17
         # !_LC2_E1 & !_LC6_G17 &  _LC7_F18 &  _LC9_G17
         #  _LC2_E1 &  _LC6_G17 &  _LC7_F18;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|:13' = '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|adr_count5' 
-- Equation name is '_LC8_G17', type is buried 
_LC8_G17 = DFF( _EQ859, GLOBAL( CLK),  VCC,  VCC);
  _EQ859 = !_LC2_G17 &  _LC7_F18 &  _LC8_G17
         # !_LC2_E1 &  _LC2_G17 &  _LC7_F18 & !_LC8_G17
         #  _LC2_E1 &  _LC7_F18 &  _LC8_G17;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|:12' = '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|adr_count6' 
-- Equation name is '_LC6_G28', type is buried 
_LC6_G28 = DFF( _EQ860, GLOBAL( CLK),  VCC,  VCC);
  _EQ860 = !_LC4_G17 &  _LC6_G28 &  _LC7_F18
         # !_LC2_E1 &  _LC4_G17 & !_LC6_G28 &  _LC7_F18
         #  _LC2_E1 &  _LC6_G28 &  _LC7_F18;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|LPM_ADD_SUB:192|addcore:adder|:121' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC10_G17', type is buried 
_LC10_G17 = LCELL( _EQ861);
  _EQ861 =  _LC4_G28 &  _LC7_G21;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|LPM_ADD_SUB:192|addcore:adder|:125' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_G17', type is buried 
_LC5_G17 = LCELL( _EQ862);
  _EQ862 =  _LC4_G28 &  _LC7_G17 &  _LC7_G21;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|LPM_ADD_SUB:192|addcore:adder|:129' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC9_G17', type is buried 
_LC9_G17 = LCELL( _EQ863);
  _EQ863 =  _LC3_G17 &  _LC5_G17;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|LPM_ADD_SUB:192|addcore:adder|:133' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_G17', type is buried 
_LC2_G17 = LCELL( _EQ864);
  _EQ864 =  _LC3_G17 &  _LC5_G17 &  _LC6_G17;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|LPM_ADD_SUB:192|addcore:adder|:137' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_G17', type is buried 
_LC4_G17 = LCELL( _EQ865);
  _EQ865 =  _LC3_G17 &  _LC5_G17 &  _LC6_G17 &  _LC8_G17;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_BURST:37|state~1' 
-- Equation name is '_LC7_F18', type is buried 
_LC7_F18 = DFF( _EQ866, GLOBAL( CLK),  VCC,  VCC);
  _EQ866 =  _LC2_E1 & !_LC7_F18
         # !_LC2_E1 &  _LC7_F18;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~1' 
-- Equation name is '_LC6_A18', type is buried 
_LC6_A18 = DFF( _LC3_A27, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~2' 
-- Equation name is '_LC3_A27', type is buried 
_LC3_A27 = DFF( _LC5_A16, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~3' 
-- Equation name is '_LC5_A16', type is buried 
_LC5_A16 = DFF( _LC6_A16, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~4' 
-- Equation name is '_LC6_A16', type is buried 
_LC6_A16 = DFF( _LC10_A28, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~5' 
-- Equation name is '_LC10_A28', type is buried 
_LC10_A28 = DFF( _LC10_A20, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~6' 
-- Equation name is '_LC10_A20', type is buried 
_LC10_A20 = DFF( _LC2_A20, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~7' 
-- Equation name is '_LC2_A20', type is buried 
_LC2_A20 = DFF( _EQ867, GLOBAL( CLK),  VCC,  VCC);
  _EQ867 =  _LC1_A20 &  _LC2_E13;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~8' 
-- Equation name is '_LC1_A20', type is buried 
_LC1_A20 = DFF( _EQ868, GLOBAL( CLK),  VCC,  VCC);
  _EQ868 =  _LC9_A20
         #  _LC1_A20 & !_LC2_E13;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~9' 
-- Equation name is '_LC9_A20', type is buried 
_LC9_A20 = DFF( _LC1_A28, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~10' 
-- Equation name is '_LC1_A28', type is buried 
_LC1_A28 = DFF( _LC8_A21, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~11' 
-- Equation name is '_LC8_A21', type is buried 
_LC8_A21 = DFF( _LC7_A21, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~12' 
-- Equation name is '_LC7_A21', type is buried 
_LC7_A21 = DFF( _LC2_A19, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~13' 
-- Equation name is '_LC2_A19', type is buried 
_LC2_A19 = DFF( _LC7_A27, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~14' 
-- Equation name is '_LC7_A27', type is buried 
_LC7_A27 = DFF( _EQ869, GLOBAL( CLK),  VCC,  VCC);
  _EQ869 = !_LC2_A18 &  _LC2_E13;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|state~15' 
-- Equation name is '_LC2_A18', type is buried 
_LC2_A18 = DFF( _EQ870, GLOBAL( CLK),  VCC,  VCC);
  _EQ870 =  _LC2_E13 & !_LC6_A18
         #  _LC2_A18 & !_LC6_A18;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:3' 
-- Equation name is '_LC6_A23', type is buried 
_LC6_A23 = DFF( _EQ871, GLOBAL( CLK),  VCC,  VCC);
  _EQ871 =  _LC2_A23
         # !_LC2_A18 & !_LC2_E13 &  _LC6_A23;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:5' 
-- Equation name is '_LC1_A15', type is buried 
_LC1_A15 = DFF( _EQ872, GLOBAL( CLK),  VCC,  VCC);
  _EQ872 = !_LC2_A18 &  _LC2_E13
         #  _LC1_A15 & !_LC2_A18
         #  _LC2_A18 &  _LC3_A23;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:7' 
-- Equation name is '_LC10_A19', type is buried 
_LC10_A19 = DFF( _EQ873, GLOBAL( CLK),  VCC,  VCC);
  _EQ873 = !_LC2_A18 & !_LC2_E13 &  _LC10_A19
         #  _LC1_A19 &  _LC2_A18;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:9' 
-- Equation name is '_LC6_A22', type is buried 
_LC6_A22 = DFF( _EQ874, GLOBAL( CLK),  VCC,  VCC);
  _EQ874 = !_LC2_A18 &  _LC2_E13
         # !_LC2_A18 &  _LC6_A22
         #  _LC1_A22;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:11' 
-- Equation name is '_LC6_A27', type is buried 
_LC6_A27 = DFF( _EQ875, GLOBAL( CLK),  VCC,  VCC);
  _EQ875 = !_LC2_A18 &  _LC2_E13
         # !_LC2_A18 &  _LC6_A27
         #  _LC1_A27 &  _LC2_A18;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:13' 
-- Equation name is '_LC1_A23', type is buried 
_LC1_A23 = DFF( _EQ876, GLOBAL( CLK),  VCC,  VCC);
  _EQ876 = !_LC2_A18 &  _LC2_E13
         #  _LC1_A23 & !_LC2_A18
         #  _LC2_A18 &  _LC9_A23;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:15' 
-- Equation name is '_LC7_A18', type is buried 
_LC7_A18 = DFF( _EQ877, GLOBAL( CLK),  VCC,  VCC);
  _EQ877 = !_LC2_A18 & !_LC2_E13 &  _LC7_A18
         #  _LC7_A19;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:17' 
-- Equation name is '_LC7_A22', type is buried 
_LC7_A22 = DFF( _EQ878, GLOBAL( CLK),  VCC,  VCC);
  _EQ878 =  _LC2_A18 &  _LC8_A22
         # !_LC2_A18 &  _LC2_E13
         # !_LC2_A18 &  _LC7_A22;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:19' 
-- Equation name is '_LC6_A24', type is buried 
_LC6_A24 = DFF( _EQ879, GLOBAL( CLK),  VCC,  VCC);
  _EQ879 =  _LC9_A19
         # !_LC2_A18 &  _LC2_E13
         # !_LC2_A18 &  _LC6_A24;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:21' 
-- Equation name is '_LC6_A15', type is buried 
_LC6_A15 = DFF( _EQ880, GLOBAL( CLK),  VCC,  VCC);
  _EQ880 =  _LC2_A18 &  _LC6_A15 &  _LC9_A16
         # !_LC2_A18 &  _LC2_E13;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1170' 
-- Equation name is '_LC2_A23', type is buried 
_LC2_A23 = LCELL( _EQ881);
  _EQ881 =  _LC1_A21 & !_LC3_A21
         #  _LC1_A21 &  _LC4_A16
         #  _LC1_A21 & !_LC4_A23;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|~1198~1' 
-- Equation name is '_LC8_A16', type is buried 
-- synthesized logic cell 
_LC8_A16 = LCELL( _EQ882);
  _EQ882 =  _LC10_A20
         #  _LC1_A28
         #  _LC8_A20;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1198' 
-- Equation name is '_LC8_A23', type is buried 
_LC8_A23 = LCELL( _EQ883);
  _EQ883 = !_LC4_A16 & !_LC10_A28
         #  _LC8_A16;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1210' 
-- Equation name is '_LC3_A23', type is buried 
_LC3_A23 = LCELL( _EQ884);
  _EQ884 =  _LC3_A21 & !_LC8_A21 &  _LC8_A23
         #  _LC7_A27;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|~1212~1' 
-- Equation name is '_LC3_A21', type is buried 
-- synthesized logic cell 
!_LC3_A21 = _LC3_A21~NOT;
_LC3_A21~NOT = LCELL( _EQ885);
  _EQ885 =  _LC7_A21
         #  _LC2_A19;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1228' 
-- Equation name is '_LC6_A19', type is buried 
!_LC6_A19 = _LC6_A19~NOT;
_LC6_A19~NOT = LCELL( _EQ886);
  _EQ886 = !_LC3_A27 & !_LC10_A28
         #  _LC4_A16 & !_LC10_A28;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|~1240~1' 
-- Equation name is '_LC8_A20', type is buried 
-- synthesized logic cell 
_LC8_A20 = LCELL( _EQ887);
  _EQ887 =  _LC9_A20
         #  _LC1_A20
         #  _LC2_A20;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1248' 
-- Equation name is '_LC3_A19', type is buried 
_LC3_A19 = LCELL( _EQ888);
  _EQ888 = !_LC1_A28 &  _LC6_A19 & !_LC10_A20
         # !_LC1_A28 &  _LC8_A20;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1255' 
-- Equation name is '_LC1_A19', type is buried 
_LC1_A19 = LCELL( _EQ889);
  _EQ889 =  _LC3_A19 &  _LC3_A21
         #  _LC3_A21 &  _LC8_A21
         #  _LC7_A27;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1276' 
-- Equation name is '_LC7_A16', type is buried 
_LC7_A16 = LCELL( _EQ890);
  _EQ890 = !_LC3_A27 & !_LC5_A16
         #  _LC10_A20
         #  _LC1_A16;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|~1294~1' 
-- Equation name is '_LC5_A21', type is buried 
-- synthesized logic cell 
_LC5_A21 = LCELL( _EQ891);
  _EQ891 =  _LC8_A21
         #  _LC7_A21;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1294' 
-- Equation name is '_LC3_A16', type is buried 
_LC3_A16 = LCELL( _EQ892);
  _EQ892 =  _LC5_A21
         #  _LC1_A28
         #  _LC7_A16 & !_LC8_A20;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|~1305~1' 
-- Equation name is '_LC1_A21', type is buried 
-- synthesized logic cell 
_LC1_A21 = LCELL( _EQ893);
  _EQ893 =  _LC2_A18 & !_LC7_A27;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1305' 
-- Equation name is '_LC1_A22', type is buried 
_LC1_A22 = LCELL( _EQ894);
  _EQ894 =  _LC1_A21 & !_LC2_A19 &  _LC3_A16;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|~1318~1' 
-- Equation name is '_LC1_A16', type is buried 
-- synthesized logic cell 
_LC1_A16 = LCELL( _EQ895);
  _EQ895 =  _LC6_A16
         #  _LC10_A28;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1329' 
-- Equation name is '_LC4_A20', type is buried 
_LC4_A20 = LCELL( _EQ896);
  _EQ896 = !_LC2_A20 & !_LC5_A16 & !_LC10_A20
         #  _LC1_A16 & !_LC2_A20 & !_LC10_A20;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1338' 
-- Equation name is '_LC7_A20', type is buried 
_LC7_A20 = LCELL( _EQ897);
  _EQ897 = !_LC1_A28 &  _LC4_A20 & !_LC9_A20
         #  _LC1_A20 & !_LC1_A28 & !_LC9_A20;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1345' 
-- Equation name is '_LC1_A27', type is buried 
_LC1_A27 = LCELL( _EQ898);
  _EQ898 =  _LC7_A27
         # !_LC2_A19 &  _LC5_A21
         # !_LC2_A19 &  _LC7_A20;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|~1386~1' 
-- Equation name is '_LC4_A19', type is buried 
-- synthesized logic cell 
_LC4_A19 = LCELL( _EQ899);
  _EQ899 = !_LC8_A16 & !_LC8_A21;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1386' 
-- Equation name is '_LC4_A23', type is buried 
_LC4_A23 = LCELL( _EQ900);
  _EQ900 = !_LC8_A16 & !_LC8_A21 & !_LC10_A28;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1390' 
-- Equation name is '_LC9_A23', type is buried 
_LC9_A23 = LCELL( _EQ901);
  _EQ901 =  _LC7_A27
         # !_LC3_A21
         #  _LC4_A23;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1405' 
-- Equation name is '_LC4_A16', type is buried 
_LC4_A16 = LCELL( _EQ902);
  _EQ902 =  _LC5_A16
         #  _LC6_A16;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1423' 
-- Equation name is '_LC8_A19', type is buried 
_LC8_A19 = LCELL( _EQ903);
  _EQ903 =  _LC8_A16
         #  _LC4_A16 & !_LC10_A28;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1440' 
-- Equation name is '_LC7_A19', type is buried 
_LC7_A19 = LCELL( _EQ904);
  _EQ904 =  _LC1_A21 & !_LC3_A21
         #  _LC1_A21 &  _LC8_A19 & !_LC8_A21;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1473' 
-- Equation name is '_LC5_A20', type is buried 
_LC5_A20 = LCELL( _EQ905);
  _EQ905 = !_LC1_A20 & !_LC1_A28 &  _LC4_A20 & !_LC9_A20;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1480' 
-- Equation name is '_LC8_A22', type is buried 
_LC8_A22 = LCELL( _EQ906);
  _EQ906 = !_LC2_A19 &  _LC5_A20
         # !_LC2_A19 &  _LC5_A21
         #  _LC7_A27;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|:1530' 
-- Equation name is '_LC9_A19', type is buried 
_LC9_A19 = LCELL( _EQ907);
  _EQ907 =  _LC1_A21 &  _LC4_A19 & !_LC6_A19
         #  _LC1_A21 & !_LC3_A21;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|~1594~1' 
-- Equation name is '_LC2_A16', type is buried 
-- synthesized logic cell 
_LC2_A16 = LCELL( _EQ908);
  _EQ908 =  _LC3_A27
         #  _LC5_A16
         #  _LC2_A19
         #  _LC7_A27;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_LINE7:4|~1594~2' 
-- Equation name is '_LC9_A16', type is buried 
-- synthesized logic cell 
_LC9_A16 = LCELL( _EQ909);
  _EQ909 =  _LC2_A16
         #  _LC1_A16
         #  _LC5_A21
         #  _LC8_A16;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|state~1' 
-- Equation name is '_LC2_A21', type is buried 
_LC2_A21 = DFF( _LC10_A21, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|state~2' 
-- Equation name is '_LC10_A21', type is buried 
_LC10_A21 = DFF( _LC4_A25, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|state~3' 
-- Equation name is '_LC4_A25', type is buried 
_LC4_A25 = DFF( _LC10_A25, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|state~4' 
-- Equation name is '_LC10_A25', type is buried 
_LC10_A25 = DFF( _EQ910, GLOBAL( CLK),  VCC,  VCC);
  _EQ910 =  _LC9_A25 &  _LC10_E8;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|state~5' 
-- Equation name is '_LC9_A25', type is buried 
_LC9_A25 = DFF( _EQ911, GLOBAL( CLK),  VCC,  VCC);
  _EQ911 =  _LC10_A27
         #  _LC9_A25 & !_LC10_E8;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|state~6' 
-- Equation name is '_LC10_A27', type is buried 
_LC10_A27 = DFF( _LC9_A21, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|state~7' 
-- Equation name is '_LC9_A21', type is buried 
_LC9_A21 = DFF( _EQ912, GLOBAL( CLK),  VCC,  VCC);
  _EQ912 =  _LC2_E8 & !_LC6_A21;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|state~8' 
-- Equation name is '_LC6_A21', type is buried 
_LC6_A21 = DFF( _EQ913, GLOBAL( CLK),  VCC,  VCC);
  _EQ913 = !_LC2_A21 &  _LC6_A21
         # !_LC2_A21 &  _LC2_E8;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|:4' 
-- Equation name is '_LC9_A26', type is buried 
_LC9_A26 = DFF( _EQ914, GLOBAL( CLK),  VCC,  VCC);
  _EQ914 =  _LC6_A26
         # !_LC2_E8 & !_LC6_A21 &  _LC9_A26;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|:6' 
-- Equation name is '_LC4_A26', type is buried 
_LC4_A26 = DFF( _EQ915, GLOBAL( CLK),  VCC,  VCC);
  _EQ915 =  _LC3_A26 &  _LC6_A21
         # !_LC2_E8 &  _LC4_A26 & !_LC6_A21;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|:8' 
-- Equation name is '_LC6_A25', type is buried 
_LC6_A25 = DFF( _EQ916, GLOBAL( CLK),  VCC,  VCC);
  _EQ916 = !_LC6_A21 &  _LC6_A25
         #  _LC2_E8 & !_LC6_A21
         #  _LC3_A25 &  _LC6_A21;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|:10' 
-- Equation name is '_LC2_A25', type is buried 
_LC2_A25 = DFF( _EQ917, GLOBAL( CLK),  VCC,  VCC);
  _EQ917 =  _LC2_A25 & !_LC2_E8 & !_LC6_A21
         #  _LC1_A25 &  _LC6_A21;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|:12' 
-- Equation name is '_LC2_A26', type is buried 
_LC2_A26 = DFF( _EQ918, GLOBAL( CLK),  VCC,  VCC);
  _EQ918 =  _LC1_A26 &  _LC2_A26 &  _LC6_A21
         #  _LC2_E8 & !_LC6_A21;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|:352' 
-- Equation name is '_LC5_A25', type is buried 
_LC5_A25 = LCELL( _EQ919);
  _EQ919 =  _LC10_A25
         #  _LC10_A27
         #  _LC9_A25;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|:362' 
-- Equation name is '_LC6_A26', type is buried 
_LC6_A26 = LCELL( _EQ920);
  _EQ920 =  _LC5_A25 &  _LC6_A21 & !_LC9_A21;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|:381' 
-- Equation name is '_LC3_A26', type is buried 
_LC3_A26 = LCELL( _EQ921);
  _EQ921 =  _LC9_A21
         #  _LC5_A25
         #  _LC4_A25;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|:401' 
-- Equation name is '_LC8_A25', type is buried 
_LC8_A25 = LCELL( _EQ922);
  _EQ922 =  _LC10_A21 & !_LC10_A25
         #  _LC4_A25 & !_LC10_A25;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|:405' 
-- Equation name is '_LC3_A25', type is buried 
_LC3_A25 = LCELL( _EQ923);
  _EQ923 =  _LC8_A25 & !_LC10_A27
         #  _LC9_A25 & !_LC10_A27
         #  _LC9_A21;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|:423' 
-- Equation name is '_LC7_A25', type is buried 
_LC7_A25 = LCELL( _EQ924);
  _EQ924 =  _LC4_A25 & !_LC10_A25
         #  _LC9_A25;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|:429' 
-- Equation name is '_LC1_A25', type is buried 
_LC1_A25 = LCELL( _EQ925);
  _EQ925 =  _LC7_A25 & !_LC10_A27
         #  _LC9_A21;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_PEDISTAL:35|~470~1' 
-- Equation name is '_LC1_A26', type is buried 
-- synthesized logic cell 
_LC1_A26 = LCELL( _EQ926);
  _EQ926 =  _LC10_A21
         #  _LC4_A25
         #  _LC9_A21
         #  _LC5_A25;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|:13' = '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|adr_count0' 
-- Equation name is '_LC6_A17', type is buried 
_LC6_A17 = DFF( _EQ927, GLOBAL( CLK),  VCC,  VCC);
  _EQ927 =  _LC3_A17 & !_LC6_A17
         #  _LC6_A17 &  _LC8_A17
         #  _LC1_E14 &  _LC8_A17;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|:12' = '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|adr_count1' 
-- Equation name is '_LC8_A28', type is buried 
_LC8_A28 = DFF( _EQ928, GLOBAL( CLK),  VCC,  VCC);
  _EQ928 =  _LC2_A28 &  _LC8_A28
         #  _LC3_A17 &  _LC4_A28;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|:11' = '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|adr_count2' 
-- Equation name is '_LC6_A28', type is buried 
_LC6_A28 = DFF( _EQ929, GLOBAL( CLK),  VCC,  VCC);
  _EQ929 =  _LC3_A17 &  _LC9_A28
         #  _LC2_A28 &  _LC6_A28;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|:10' = '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|adr_count3' 
-- Equation name is '_LC1_A17', type is buried 
_LC1_A17 = DFF( _EQ930, GLOBAL( CLK),  VCC,  VCC);
  _EQ930 =  _LC1_A17 &  _LC8_A17
         #  _LC1_E14 &  _LC8_A17
         #  _LC7_A17;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|LPM_ADD_SUB:194|addcore:adder|:77' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC4_A17', type is buried 
_LC4_A17 = LCELL( _EQ931);
  _EQ931 =  _LC1_A17 & !_LC6_A28
         #  _LC1_A17 & !_LC6_A17
         #  _LC1_A17 & !_LC8_A28
         # !_LC1_A17 &  _LC6_A17 &  _LC6_A28 &  _LC8_A28;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|LPM_ADD_SUB:255|addcore:adder|:77' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC10_A17', type is buried 
_LC10_A17 = LCELL( _EQ932);
  _EQ932 =  _LC1_A17 & !_LC6_A17 & !_LC6_A28 & !_LC8_A28
         # !_LC1_A17 &  _LC6_A28
         # !_LC1_A17 &  _LC6_A17
         # !_LC1_A17 &  _LC8_A28;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|state~1' 
-- Equation name is '_LC9_A17', type is buried 
_LC9_A17 = DFF( _EQ933, GLOBAL( CLK),  VCC,  VCC);
  _EQ933 = !_LC1_E14 &  _LC9_A17
         #  _LC1_E14 &  _LC8_A17;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|state~2' 
-- Equation name is '_LC8_A15', type is buried 
_LC8_A15 = DFF( _EQ934, GLOBAL( CLK),  VCC,  VCC);
  _EQ934 =  _LC2_E11 & !_LC3_A17
         # !_LC2_E11 &  _LC8_A15;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|state~3' 
-- Equation name is '_LC3_A17', type is buried 
_LC3_A17 = DFF( _EQ935, GLOBAL( CLK),  VCC,  VCC);
  _EQ935 = !_LC1_E14 & !_LC2_A17 & !_LC2_A28
         # !_LC2_A17 & !_LC2_A28 & !_LC9_A17;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|:4' 
-- Equation name is '_LC7_A28', type is buried 
_LC7_A28 = DFF( _EQ936, GLOBAL( CLK),  VCC,  VCC);
  _EQ936 = !_LC1_E14 &  _LC3_A17 & !_LC8_A15
         # !_LC2_E11 &  _LC3_A17 &  _LC8_A15
         #  _LC2_E11 & !_LC3_A17
         #  _LC1_E14 & !_LC3_A17;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|:280' 
-- Equation name is '_LC2_A28', type is buried 
!_LC2_A28 = _LC2_A28~NOT;
_LC2_A28~NOT = LCELL( _EQ937);
  _EQ937 =  _LC3_A17
         #  _LC2_E11
         #  _LC1_E14;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|~284~1' 
-- Equation name is '_LC8_A17', type is buried 
-- synthesized logic cell 
_LC8_A17 = LCELL( _EQ938);
  _EQ938 = !_LC2_E11 & !_LC3_A17;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|:286' 
-- Equation name is '_LC2_A17', type is buried 
!_LC2_A17 = _LC2_A17~NOT;
_LC2_A17~NOT = LCELL( _EQ939);
  _EQ939 = !_LC2_E11
         # !_LC8_A15;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|:302' 
-- Equation name is '_LC7_A17', type is buried 
_LC7_A17 = LCELL( _EQ940);
  _EQ940 =  _LC3_A17 & !_LC8_A15 & !_LC10_A17
         #  _LC3_A17 &  _LC4_A17 &  _LC8_A15;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|~306~1' 
-- Equation name is '_LC9_A28', type is buried 
-- synthesized logic cell 
_LC9_A28 = LCELL( _EQ941);
  _EQ941 =  _LC6_A17 &  _LC6_A28 & !_LC8_A15
         #  _LC6_A28 & !_LC8_A15 &  _LC8_A28
         # !_LC6_A17 & !_LC6_A28 & !_LC8_A15 & !_LC8_A28
         # !_LC6_A17 &  _LC6_A28 &  _LC8_A15
         #  _LC6_A28 &  _LC8_A15 & !_LC8_A28
         #  _LC6_A17 & !_LC6_A28 &  _LC8_A15 &  _LC8_A28;

-- Node name is '|bb2_pga1:153|bb1_make_dac_data:124|BB1_PLAY_SYNC:32|~315~1' 
-- Equation name is '_LC4_A28', type is buried 
-- synthesized logic cell 
_LC4_A28 = LCELL( _EQ942);
  _EQ942 =  _LC6_A17 &  _LC8_A15 & !_LC8_A28
         # !_LC6_A17 &  _LC8_A15 &  _LC8_A28
         #  _LC6_A17 & !_LC8_A15 &  _LC8_A28
         # !_LC6_A17 & !_LC8_A15 & !_LC8_A28;

-- Node name is '|bb2_pga1:153|BB1_MAKE_HINT:132|:13' 
-- Equation name is '_LC6_F7', type is buried 
_LC6_F7  = DFF( _EQ943, GLOBAL( CLK),  VCC,  VCC);
  _EQ943 =  _LC1_B14 &  _LC6_F7
         # !_LC2_B11 &  _LC6_F7
         #  _LC2_B11 &  _LC6_B9;

-- Node name is '|bb2_pga1:153|BB1_MAKE_HINT:132|~125~1' 
-- Equation name is '_LC1_B14', type is buried 
-- synthesized logic cell 
_LC1_B14 = LCELL( _EQ944);
  _EQ944 =  _LC4_B14
         #  _LC8_B1
         #  _LC2_B7;

-- Node name is '|bb2_pga1:153|BB1_MAKE_HINT:132|~126~1' 
-- Equation name is '_LC2_B5', type is buried 
-- synthesized logic cell 
_LC2_B5  = LCELL( _EQ945);
  _EQ945 = !_LC1_B5 & !_LC6_B5;

-- Node name is '|bb2_pga1:153|BB1_MAKE_HINT:132|~126~2' 
-- Equation name is '_LC7_B11', type is buried 
-- synthesized logic cell 
_LC7_B11 = LCELL( _EQ946);
  _EQ946 = !_LC3_B7 & !_LC6_B11 & !_LC6_B14 & !_LC7_B9;

-- Node name is '|bb2_pga1:153|BB1_MAKE_HINT:132|~126~3' 
-- Equation name is '_LC2_B11', type is buried 
-- synthesized logic cell 
_LC2_B11 = LCELL( _EQ947);
  _EQ947 = !_LC1_B7 &  _LC2_B5 & !_LC5_B1 &  _LC7_B11;

-- Node name is '|bb2_pga1:153|BB1_MAKE_VINT:133|:6' 
-- Equation name is '_LC6_E9', type is buried 
_LC6_E9  = DFF( _EQ948, GLOBAL( CLK),  VCC,  VCC);
  _EQ948 = !_LC4_E9 &  _LC6_E9
         #  _LC4_E9 &  _LC8_E9;

-- Node name is '|bb2_pga1:153|BB1_MAKE_VINT:133|~53~1' 
-- Equation name is '_LC8_E9', type is buried 
-- synthesized logic cell 
_LC8_E9  = LCELL( _EQ949);
  _EQ949 =  F8_G &  _LC8_E4
         #  F4_M & !_LC8_E4;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|LPM_ADD_SUB:349|addcore:adder|:125' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_F24', type is buried 
_LC2_F24 = LCELL( _EQ950);
  _EQ950 =  _LC3_F24 &  _LC3_F25 &  _LC9_F25;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|LPM_ADD_SUB:349|addcore:adder|:129' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_F24', type is buried 
_LC8_F24 = LCELL( _EQ951);
  _EQ951 =  _LC3_F24 &  _LC3_F25 &  _LC7_F24 &  _LC9_F25;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|LPM_ADD_SUB:349|addcore:adder|:133' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_F15', type is buried 
_LC1_F15 = LCELL( _EQ952);
  _EQ952 =  _LC8_F24 &  _LC9_F15;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|state~1' 
-- Equation name is '_LC6_F25', type is buried 
_LC6_F25 = DFF( _EQ953, GLOBAL( CLK),  VCC,  VCC);
  _EQ953 =  _LC3_F15 &  _LC6_F25
         #  _LC1_F24 &  _LC3_F15 & !_LC7_F25;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|state~2' 
-- Equation name is '_LC3_F17', type is buried 
_LC3_F17 = DFF( _EQ954, GLOBAL( CLK),  VCC,  VCC);
  _EQ954 = !_LC1_F24 &  _LC3_F15 & !_LC7_F25;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|state~3' 
-- Equation name is '_LC7_F25', type is buried 
_LC7_F25 = DFF( _EQ955, GLOBAL( CLK),  VCC,  VCC);
  _EQ955 =  _LC3_F15 & !_LC3_F17
         # !_LC3_F17 & !_LC6_F25 &  _LC7_F25;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:31' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count0' 
-- Equation name is '_LC9_F25', type is buried 
_LC9_F25 = DFF( _EQ956, GLOBAL( CLK),  VCC,  VCC);
  _EQ956 = !_LC3_F17 &  _LC7_F25 &  _LC9_F25
         #  _LC3_F17 &  _LC7_F25 & !_LC9_F25
         #  _LC4_F23 &  _LC9_F25;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:30' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count1' 
-- Equation name is '_LC3_F25', type is buried 
_LC3_F25 = DFF( _EQ957, GLOBAL( CLK),  VCC,  VCC);
  _EQ957 =  _LC3_F25 &  _LC4_F23
         #  _LC1_F24 &  _LC4_F23
         #  _LC5_F25;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:29' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count2' 
-- Equation name is '_LC3_F24', type is buried 
_LC3_F24 = DFF( _EQ958, GLOBAL( CLK),  VCC,  VCC);
  _EQ958 =  _LC3_F24 &  _LC4_F23
         #  _LC7_F25 &  _LC10_F24;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:28' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count3' 
-- Equation name is '_LC7_F24', type is buried 
_LC7_F24 = DFF( _EQ959, GLOBAL( CLK),  VCC,  VCC);
  _EQ959 =  _LC5_F24
         #  _LC4_F23 &  _LC7_F24
         #  _LC1_F24 &  _LC4_F23;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:27' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count4' 
-- Equation name is '_LC9_F15', type is buried 
_LC9_F15 = DFF( _EQ960, GLOBAL( CLK),  VCC,  VCC);
  _EQ960 =  _LC2_F15
         #  _LC4_F23 &  _LC9_F15
         #  _LC1_F24 &  _LC4_F23;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:26' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count5' 
-- Equation name is '_LC8_F15', type is buried 
_LC8_F15 = DFF( _EQ961, GLOBAL( CLK),  VCC,  VCC);
  _EQ961 =  _LC4_F23 &  _LC8_F15
         #  _LC6_F15 &  _LC7_F25;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:25' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count6' 
-- Equation name is '_LC7_F15', type is buried 
_LC7_F15 = DFF( _EQ962, GLOBAL( CLK),  VCC,  VCC);
  _EQ962 =  _LC4_F23 &  _LC5_F15
         #  _LC7_F25 &  _LC10_F15;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:5' 
-- Equation name is '_LC6_F24', type is buried 
_LC6_F24 = DFF( _EQ963, GLOBAL( CLK),  VCC,  VCC);
  _EQ963 =  _LC6_F24 &  _LC7_F25
         #  _LC4_F23 &  _LC6_F24
         #  _LC1_F24 &  _LC4_F23;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:7' 
-- Equation name is '_LC4_F25', type is buried 
_LC4_F25 = DFF( _EQ964, GLOBAL( CLK),  VCC,  VCC);
  _EQ964 =  _LC1_F25 &  _LC4_F25
         #  _LC4_F23 &  _LC4_F25
         # !_LC1_F24 &  _LC4_F23;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:9' 
-- Equation name is '_LC2_F25', type is buried 
_LC2_F25 = DFF( _EQ965, GLOBAL( CLK),  VCC,  VCC);
  _EQ965 =  _LC1_F25 &  _LC2_F25
         #  _LC2_F25 &  _LC4_F23
         # !_LC1_F24 &  _LC4_F23;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:11' 
-- Equation name is '_LC8_F25', type is buried 
_LC8_F25 = DFF( _EQ966, GLOBAL( CLK),  VCC,  VCC);
  _EQ966 = !_LC3_F15 &  _LC8_F25
         # !_LC1_F25 &  _LC8_F25
         # !_LC3_F15 & !_LC7_F25;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:13' 
-- Equation name is '_LC7_F22', type is buried 
_LC7_F22 = DFF( _EQ967, GLOBAL( CLK),  VCC,  VCC);
  _EQ967 =  _LC7_F22 &  _LC7_F25
         #  _LC1_F24 &  _LC7_F22
         # !_LC3_F15 & !_LC7_F25;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:15' 
-- Equation name is '_LC6_F22', type is buried 
_LC6_F22 = DFF( _EQ968, GLOBAL( CLK),  VCC,  VCC);
  _EQ968 =  _LC2_F22 &  _LC6_F22
         # !_LC2_F22 &  _LC3_F22
         # !_LC2_F22 &  _LC8_F22;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~62~1' 
-- Equation name is '_LC9_F24', type is buried 
-- synthesized logic cell 
_LC9_F24 = LCELL( _EQ969);
  _EQ969 = !_LC7_F24
         # !_LC9_F15
         # !_LC7_F15
         #  _LC8_F15;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~62~2' 
-- Equation name is '_LC3_F22', type is buried 
-- synthesized logic cell 
_LC3_F22 = LCELL( _EQ970);
  _EQ970 =  _LC5_F22 &  _LC7_F15 &  _LC8_F15
         #  _LC4_F24 &  _LC5_F22 &  _LC7_F15;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~62~3' 
-- Equation name is '_LC8_F22', type is buried 
-- synthesized logic cell 
_LC8_F22 = LCELL( _EQ971);
  _EQ971 = !_LC7_F15 &  _LC10_G13
         # !_LC4_F24 & !_LC8_F15 &  _LC10_G13;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:62' 
-- Equation name is '_LC1_F24', type is buried 
!_LC1_F24 = _LC1_F24~NOT;
_LC1_F24~NOT = LCELL( _EQ972);
  _EQ972 = !_LC3_F25
         #  _LC9_F25
         #  _LC3_F24
         #  _LC9_F24;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:83' 
-- Equation name is '_LC4_F24', type is buried 
!_LC4_F24 = _LC4_F24~NOT;
_LC4_F24~NOT = LCELL( _EQ973);
  _EQ973 = !_LC9_F15
         # !_LC3_F24 & !_LC3_F25 & !_LC7_F24;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:247' 
-- Equation name is '_LC5_F15', type is buried 
_LC5_F15 = LCELL( _LC7_F15);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~397~1' 
-- Equation name is '_LC2_F22', type is buried 
-- synthesized logic cell 
!_LC2_F22 = _LC2_F22~NOT;
_LC2_F22~NOT = LCELL( _EQ974);
  _EQ974 = !_LC1_F24 &  _LC3_F15 & !_LC7_F25;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~417~1' 
-- Equation name is '_LC1_F25', type is buried 
-- synthesized logic cell 
_LC1_F25 = LCELL( _EQ975);
  _EQ975 = !_LC3_F17 &  _LC7_F25;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~434~1' 
-- Equation name is '_LC4_F23', type is buried 
-- synthesized logic cell 
_LC4_F23 = LCELL( _EQ976);
  _EQ976 =  _LC3_F15 & !_LC7_F25;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~459~1' 
-- Equation name is '_LC10_F15', type is buried 
-- synthesized logic cell 
_LC10_F15 = LCELL( _EQ977);
  _EQ977 = !_LC3_F17 &  _LC7_F15
         # !_LC1_F15 &  _LC7_F15
         #  _LC7_F15 & !_LC8_F15
         #  _LC1_F15 &  _LC3_F17 & !_LC7_F15 &  _LC8_F15;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~468~1' 
-- Equation name is '_LC6_F15', type is buried 
-- synthesized logic cell 
_LC6_F15 = LCELL( _EQ978);
  _EQ978 = !_LC3_F17 &  _LC8_F15
         #  _LC8_F15 & !_LC9_F15
         #  _LC8_F15 & !_LC8_F24
         #  _LC3_F17 & !_LC8_F15 &  _LC8_F24 &  _LC9_F15;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:482' 
-- Equation name is '_LC2_F15', type is buried 
_LC2_F15 = LCELL( _EQ979);
  _EQ979 = !_LC3_F17 &  _LC7_F25 &  _LC9_F15
         #  _LC7_F25 & !_LC8_F24 &  _LC9_F15
         #  _LC3_F17 &  _LC7_F25 &  _LC8_F24 & !_LC9_F15;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:491' 
-- Equation name is '_LC5_F24', type is buried 
_LC5_F24 = LCELL( _EQ980);
  _EQ980 = !_LC3_F17 &  _LC7_F24 &  _LC7_F25
         # !_LC2_F24 &  _LC7_F24 &  _LC7_F25
         #  _LC2_F24 &  _LC3_F17 & !_LC7_F24 &  _LC7_F25;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~495~1' 
-- Equation name is '_LC10_F24', type is buried 
-- synthesized logic cell 
_LC10_F24 = LCELL( _EQ981);
  _EQ981 = !_LC3_F17 &  _LC3_F24
         #  _LC3_F24 & !_LC3_F25
         #  _LC3_F24 & !_LC9_F25
         #  _LC3_F17 & !_LC3_F24 &  _LC3_F25 &  _LC9_F25;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:509' 
-- Equation name is '_LC5_F25', type is buried 
_LC5_F25 = LCELL( _EQ982);
  _EQ982 = !_LC3_F17 &  _LC3_F25 &  _LC7_F25
         #  _LC3_F25 &  _LC7_F25 & !_LC9_F25
         #  _LC3_F17 & !_LC3_F25 &  _LC7_F25 &  _LC9_F25;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|:14' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|clk_90' 
-- Equation name is '_LC3_F26', type is buried 
_LC3_F26 = LCELL( _EQ983);
  _EQ983 =  _LC3_D28
         #  _LC4_F25;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:13' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg0' 
-- Equation name is '_LC2_F26', type is buried 
_LC2_F26 = DFF( _EQ984,  _LC4_F25, !_LC7_F22,  VCC);
  _EQ984 = !_LC5_F22 &  _LC6_F22
         #  _LC5_F22 & !_LC6_F22;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:12' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg1' 
-- Equation name is '_LC6_F26', type is buried 
_LC6_F26 = DFF( _LC2_F26,  _LC4_F25, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:11' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg2' 
-- Equation name is '_LC1_F26', type is buried 
_LC1_F26 = DFF( _LC6_F26,  _LC4_F25, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:10' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg3' 
-- Equation name is '_LC8_F26', type is buried 
_LC8_F26 = DFF( _LC1_F26,  _LC4_F25, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:9' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg4' 
-- Equation name is '_LC4_F26', type is buried 
_LC4_F26 = DFF( _LC8_F26,  _LC4_F25, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:8' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg5' 
-- Equation name is '_LC9_F26', type is buried 
_LC9_F26 = DFF( _LC4_F26,  _LC4_F25, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:7' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg6' 
-- Equation name is '_LC9_F22', type is buried 
_LC9_F22 = DFF( _LC9_F26,  _LC4_F25, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:6' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg7' 
-- Equation name is '_LC4_F22', type is buried 
_LC4_F22 = DFF( _LC9_F22,  _LC4_F25, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:4' 
-- Equation name is '_LC5_F22', type is buried 
_LC5_F22 = DFF( _EQ985,  _LC4_F25,  VCC,  VCC);
  _EQ985 =  _LC4_F22 & !_LC7_F22
         #  _LC5_F22 &  _LC7_F22;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:50' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg0' 
-- Equation name is '_LC5_F26', type is buried 
_LC5_F26 = DFF( _EQ986,  _LC3_F26, !_LC7_F22,  VCC);
  _EQ986 =  _LC6_F22 &  _LC8_F25
         #  _LC7_F26 & !_LC8_F25;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:49' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg1' 
-- Equation name is '_LC8_F5', type is buried 
_LC8_F5  = DFF( _LC5_F26,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:48' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg2' 
-- Equation name is '_LC2_F5', type is buried 
_LC2_F5  = DFF( _LC8_F5,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:47' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg3' 
-- Equation name is '_LC9_F5', type is buried 
_LC9_F5  = DFF( _LC2_F5,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:46' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg4' 
-- Equation name is '_LC3_F5', type is buried 
_LC3_F5  = DFF( _LC9_F5,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:45' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg5' 
-- Equation name is '_LC10_F5', type is buried 
_LC10_F5 = DFF( _LC3_F5,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:44' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg6' 
-- Equation name is '_LC4_F5', type is buried 
_LC4_F5  = DFF( _LC10_F5,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:43' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg7' 
-- Equation name is '_LC5_F5', type is buried 
_LC5_F5  = DFF( _LC4_F5,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:42' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg8' 
-- Equation name is '_LC6_F13', type is buried 
_LC6_F13 = DFF( _LC5_F5,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:41' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg9' 
-- Equation name is '_LC1_F13', type is buried 
_LC1_F13 = DFF( _LC6_F13,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:40' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg10' 
-- Equation name is '_LC7_F13', type is buried 
_LC7_F13 = DFF( _LC1_F13,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:39' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg11' 
-- Equation name is '_LC4_F13', type is buried 
_LC4_F13 = DFF( _LC7_F13,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:38' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg12' 
-- Equation name is '_LC10_F13', type is buried 
_LC10_F13 = DFF( _LC4_F13,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:37' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg13' 
-- Equation name is '_LC2_F3', type is buried 
_LC2_F3  = DFF( _LC10_F13,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:36' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg14' 
-- Equation name is '_LC8_F3', type is buried 
_LC8_F3  = DFF( _LC2_F3,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:35' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg15' 
-- Equation name is '_LC3_F3', type is buried 
_LC3_F3  = DFF( _LC8_F3,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:34' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg16' 
-- Equation name is '_LC9_F3', type is buried 
_LC9_F3  = DFF( _LC3_F3,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:33' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg17' 
-- Equation name is '_LC4_F3', type is buried 
_LC4_F3  = DFF( _LC9_F3,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:32' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg18' 
-- Equation name is '_LC10_F3', type is buried 
_LC10_F3 = DFF( _LC4_F3,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:31' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg19' 
-- Equation name is '_LC1_F3', type is buried 
_LC1_F3  = DFF( _LC10_F3,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:30' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg20' 
-- Equation name is '_LC7_F3', type is buried 
_LC7_F3  = DFF( _LC1_F3,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:29' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg21' 
-- Equation name is '_LC6_F3', type is buried 
_LC6_F3  = DFF( _LC7_F3,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:28' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg22' 
-- Equation name is '_LC5_F3', type is buried 
_LC5_F3  = DFF( _LC6_F3,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:27' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg23' 
-- Equation name is '_LC1_F12', type is buried 
_LC1_F12 = DFF( _LC5_F3,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:26' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg24' 
-- Equation name is '_LC8_F12', type is buried 
_LC8_F12 = DFF( _LC1_F12,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:25' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg25' 
-- Equation name is '_LC3_F12', type is buried 
_LC3_F12 = DFF( _LC8_F12,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:24' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg26' 
-- Equation name is '_LC9_F12', type is buried 
_LC9_F12 = DFF( _LC3_F12,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:23' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg27' 
-- Equation name is '_LC4_F12', type is buried 
_LC4_F12 = DFF( _LC9_F12,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:22' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg28' 
-- Equation name is '_LC10_F12', type is buried 
_LC10_F12 = DFF( _LC4_F12,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:21' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg29' 
-- Equation name is '_LC5_F12', type is buried 
_LC5_F12 = DFF( _LC10_F12,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:20' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg30' 
-- Equation name is '_LC7_F12', type is buried 
_LC7_F12 = DFF( _LC5_F12,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:19' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg31' 
-- Equation name is '_LC6_F12', type is buried 
_LC6_F12 = DFF( _LC7_F12,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:18' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg32' 
-- Equation name is '_LC2_F12', type is buried 
_LC2_F12 = DFF( _LC6_F12,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:17' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg33' 
-- Equation name is '_LC1_F14', type is buried 
_LC1_F14 = DFF( _LC2_F12,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:16' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg34' 
-- Equation name is '_LC6_F14', type is buried 
_LC6_F14 = DFF( _LC1_F14,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:15' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg35' 
-- Equation name is '_LC2_F14', type is buried 
_LC2_F14 = DFF( _LC6_F14,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:14' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg36' 
-- Equation name is '_LC7_F14', type is buried 
_LC7_F14 = DFF( _LC2_F14,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:13' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg37' 
-- Equation name is '_LC3_F14', type is buried 
_LC3_F14 = DFF( _LC7_F14,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:12' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg38' 
-- Equation name is '_LC8_F14', type is buried 
_LC8_F14 = DFF( _LC3_F14,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:11' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg39' 
-- Equation name is '_LC4_F14', type is buried 
_LC4_F14 = DFF( _LC8_F14,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:10' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg40' 
-- Equation name is '_LC9_F14', type is buried 
_LC9_F14 = DFF( _LC4_F14,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:9' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg41' 
-- Equation name is '_LC10_F14', type is buried 
_LC10_F14 = DFF( _LC9_F14,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:8' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg42' 
-- Equation name is '_LC5_F14', type is buried 
_LC5_F14 = DFF( _LC10_F14,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:7' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg43' 
-- Equation name is '_LC7_F5', type is buried 
_LC7_F5  = DFF( _LC5_F14,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:6' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg44' 
-- Equation name is '_LC1_F5', type is buried 
_LC1_F5  = DFF( _LC7_F5,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:4' 
-- Equation name is '_LC6_F5', type is buried 
_LC6_F5  = DFF( _EQ987,  _LC3_F26,  VCC,  VCC);
  _EQ987 =  _LC1_F5 & !_LC7_F22
         #  _LC6_F5 &  _LC7_F22;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:50' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg0' 
-- Equation name is '_LC3_F2', type is buried 
_LC3_F2  = DFF( _LC6_F5,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:49' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg1' 
-- Equation name is '_LC8_F2', type is buried 
_LC8_F2  = DFF( _LC3_F2,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:48' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg2' 
-- Equation name is '_LC4_F2', type is buried 
_LC4_F2  = DFF( _LC8_F2,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:47' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg3' 
-- Equation name is '_LC9_F2', type is buried 
_LC9_F2  = DFF( _LC4_F2,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:46' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg4' 
-- Equation name is '_LC5_F2', type is buried 
_LC5_F2  = DFF( _LC9_F2,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:45' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg5' 
-- Equation name is '_LC10_F2', type is buried 
_LC10_F2 = DFF( _LC5_F2,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:44' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg6' 
-- Equation name is '_LC2_F2', type is buried 
_LC2_F2  = DFF( _LC10_F2,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:43' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg7' 
-- Equation name is '_LC7_F2', type is buried 
_LC7_F2  = DFF( _LC2_F2,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:42' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg8' 
-- Equation name is '_LC6_F2', type is buried 
_LC6_F2  = DFF( _LC7_F2,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:41' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg9' 
-- Equation name is '_LC1_F2', type is buried 
_LC1_F2  = DFF( _LC6_F2,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:40' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg10' 
-- Equation name is '_LC1_F6', type is buried 
_LC1_F6  = DFF( _LC1_F2,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:39' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg11' 
-- Equation name is '_LC6_F6', type is buried 
_LC6_F6  = DFF( _LC1_F6,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:38' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg12' 
-- Equation name is '_LC2_F6', type is buried 
_LC2_F6  = DFF( _LC6_F6,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:37' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg13' 
-- Equation name is '_LC7_F6', type is buried 
_LC7_F6  = DFF( _LC2_F6,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:36' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg14' 
-- Equation name is '_LC3_F6', type is buried 
_LC3_F6  = DFF( _LC7_F6,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:35' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg15' 
-- Equation name is '_LC8_F6', type is buried 
_LC8_F6  = DFF( _LC3_F6,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:34' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg16' 
-- Equation name is '_LC4_F6', type is buried 
_LC4_F6  = DFF( _LC8_F6,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:33' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg17' 
-- Equation name is '_LC9_F6', type is buried 
_LC9_F6  = DFF( _LC4_F6,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:32' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg18' 
-- Equation name is '_LC10_F6', type is buried 
_LC10_F6 = DFF( _LC9_F6,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:31' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg19' 
-- Equation name is '_LC5_F6', type is buried 
_LC5_F6  = DFF( _LC10_F6,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:30' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg20' 
-- Equation name is '_LC1_F8', type is buried 
_LC1_F8  = DFF( _LC5_F6,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:29' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg21' 
-- Equation name is '_LC6_F8', type is buried 
_LC6_F8  = DFF( _LC1_F8,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:28' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg22' 
-- Equation name is '_LC2_F8', type is buried 
_LC2_F8  = DFF( _LC6_F8,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:27' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg23' 
-- Equation name is '_LC7_F8', type is buried 
_LC7_F8  = DFF( _LC2_F8,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:26' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg24' 
-- Equation name is '_LC3_F8', type is buried 
_LC3_F8  = DFF( _LC7_F8,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:25' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg25' 
-- Equation name is '_LC8_F8', type is buried 
_LC8_F8  = DFF( _LC3_F8,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:24' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg26' 
-- Equation name is '_LC4_F8', type is buried 
_LC4_F8  = DFF( _LC8_F8,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:23' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg27' 
-- Equation name is '_LC9_F8', type is buried 
_LC9_F8  = DFF( _LC4_F8,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:22' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg28' 
-- Equation name is '_LC10_F8', type is buried 
_LC10_F8 = DFF( _LC9_F8,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:21' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg29' 
-- Equation name is '_LC5_F8', type is buried 
_LC5_F8  = DFF( _LC10_F8,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:20' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg30' 
-- Equation name is '_LC8_F13', type is buried 
_LC8_F13 = DFF( _LC5_F8,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:19' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg31' 
-- Equation name is '_LC2_F13', type is buried 
_LC2_F13 = DFF( _LC8_F13,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:18' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg32' 
-- Equation name is '_LC9_F13', type is buried 
_LC9_F13 = DFF( _LC2_F13,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:17' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg33' 
-- Equation name is '_LC3_F13', type is buried 
_LC3_F13 = DFF( _LC9_F13,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:16' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg34' 
-- Equation name is '_LC5_F13', type is buried 
_LC5_F13 = DFF( _LC3_F13,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:15' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg35' 
-- Equation name is '_LC5_F4', type is buried 
_LC5_F4  = DFF( _LC5_F13,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:14' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg36' 
-- Equation name is '_LC10_F4', type is buried 
_LC10_F4 = DFF( _LC5_F4,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:13' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg37' 
-- Equation name is '_LC4_F4', type is buried 
_LC4_F4  = DFF( _LC10_F4,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:12' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg38' 
-- Equation name is '_LC9_F4', type is buried 
_LC9_F4  = DFF( _LC4_F4,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:11' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg39' 
-- Equation name is '_LC3_F4', type is buried 
_LC3_F4  = DFF( _LC9_F4,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:10' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg40' 
-- Equation name is '_LC6_F4', type is buried 
_LC6_F4  = DFF( _LC3_F4,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:9' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg41' 
-- Equation name is '_LC1_F4', type is buried 
_LC1_F4  = DFF( _LC6_F4,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:8' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg42' 
-- Equation name is '_LC7_F4', type is buried 
_LC7_F4  = DFF( _LC1_F4,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:7' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg43' 
-- Equation name is '_LC8_F4', type is buried 
_LC8_F4  = DFF( _LC7_F4,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:6' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg44' 
-- Equation name is '_LC2_F4', type is buried 
_LC2_F4  = DFF( _LC8_F4,  _LC3_F26, !_LC7_F22,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:4' 
-- Equation name is '_LC7_F26', type is buried 
_LC7_F26 = DFF( _EQ988,  _LC3_F26,  VCC,  VCC);
  _EQ988 =  _LC2_F4 & !_LC7_F22
         #  _LC7_F22 &  _LC7_F26;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:33' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|adr_count0' 
-- Equation name is '_LC2_A10', type is buried 
_LC2_A10 = DFF( _EQ989, GLOBAL( CLK),  VCC,  VCC);
  _EQ989 =  _LC1_A12 & !_LC2_A10 & !_LC3_B11 &  _LC6_A6
         #  _LC2_A10 &  _LC3_B11 &  _LC6_A6;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:32' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|adr_count1' 
-- Equation name is '_LC7_A10', type is buried 
_LC7_A10 = DFF( _EQ990, GLOBAL( CLK),  VCC,  VCC);
  _EQ990 =  _LC3_A10 & !_LC3_B11 &  _LC6_A6
         #  _LC3_B11 &  _LC6_A6 &  _LC7_A10;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:31' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|adr_count2' 
-- Equation name is '_LC1_A10', type is buried 
_LC1_A10 = DFF( _EQ991, GLOBAL( CLK),  VCC,  VCC);
  _EQ991 = !_LC3_B11 &  _LC6_A6 &  _LC8_A10
         #  _LC1_A10 &  _LC3_B11 &  _LC6_A6;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:30' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|adr_count3' 
-- Equation name is '_LC6_A10', type is buried 
_LC6_A10 = DFF( _EQ992, GLOBAL( CLK),  VCC,  VCC);
  _EQ992 = !_LC3_B11 &  _LC4_A10 &  _LC6_A6
         #  _LC3_B11 &  _LC6_A6 &  _LC6_A10;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|LPM_ADD_SUB:241|addcore:adder|:59' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC9_A10', type is buried 
_LC9_A10 = LCELL( _EQ993);
  _EQ993 =  _LC2_A10 &  _LC7_A10;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|state~1' 
-- Equation name is '_LC6_A6', type is buried 
_LC6_A6  = DFF( _EQ994, GLOBAL( CLK),  VCC,  VCC);
  _EQ994 =  _LC2_D17 & !_LC6_A6
         # !_LC3_B11 &  _LC6_A6;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:20' 
-- Equation name is '_LC3_A1', type is buried 
_LC3_A1  = DFF( _EQ995, GLOBAL( CLK),  VCC,  VCC);
  _EQ995 = !_LC2_D17 & !_LC6_A6
         #  _LC3_A1 &  _LC6_A6
         #  _LC3_B11 &  _LC6_A6;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:22' 
-- Equation name is '_LC5_A12', type is buried 
_LC5_A12 = DFF( _EQ996, GLOBAL( CLK),  VCC,  VCC);
  _EQ996 =  _LC6_A6 &  _LC8_A12;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:24' 
-- Equation name is '_LC1_A1', type is buried 
_LC1_A1  = DFF( _EQ997, GLOBAL( CLK),  VCC,  VCC);
  _EQ997 =  _LC2_D17 & !_LC6_A6
         #  _LC1_A1 & !_LC3_B11 &  _LC6_A6;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~179~1' 
-- Equation name is '_LC10_B11', type is buried 
-- synthesized logic cell 
_LC10_B11 = LCELL( _EQ998);
  _EQ998 =  _LC6_B11
         # !_LC6_B14
         # !_LC4_B14
         #  _LC1_B7;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~206~1' 
-- Equation name is '_LC9_B11', type is buried 
-- synthesized logic cell 
_LC9_B11 = LCELL( _EQ999);
  _EQ999 = !_LC6_B11
         #  _LC6_B14
         #  _LC4_B14
         # !_LC1_B7;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~207~1' 
-- Equation name is '_LC8_B5', type is buried 
-- synthesized logic cell 
_LC8_B5  = LCELL( _EQ1000);
  _EQ1000=  _LC1_B5
         #  _LC6_B5
         # !_LC7_B9
         # !_LC5_B1;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~207~2' 
-- Equation name is '_LC5_B11', type is buried 
-- synthesized logic cell 
_LC5_B11 = LCELL( _EQ1001);
  _EQ1001=  _LC2_B7
         #  _LC8_B5
         # !_LC8_B1
         # !_LC3_B7;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:207' 
-- Equation name is '_LC3_B11', type is buried 
!_LC3_B11 = _LC3_B11~NOT;
_LC3_B11~NOT = LCELL( _EQ1002);
  _EQ1002=  _LC5_B11
         #  _LC8_E4 &  _LC10_B11
         # !_LC8_E4 &  _LC9_B11
         #  _LC9_B11 &  _LC10_B11;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|:212' 
-- Equation name is '_LC3_A12', type is buried 
_LC3_A12 = LCELL( _EQ1003);
  _EQ1003=  _LC4_A12 & !_LC7_A12 & !_LC9_A12 &  _LC10_A12;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~330~1' 
-- Equation name is '_LC4_A10', type is buried 
-- synthesized logic cell 
_LC4_A10 = LCELL( _EQ1004);
  _EQ1004= !_LC1_A10 &  _LC1_A12 &  _LC6_A10
         #  _LC1_A12 &  _LC6_A10 & !_LC9_A10
         #  _LC1_A10 &  _LC1_A12 & !_LC6_A10 &  _LC9_A10;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~342~1' 
-- Equation name is '_LC8_A10', type is buried 
-- synthesized logic cell 
_LC8_A10 = LCELL( _EQ1005);
  _EQ1005=  _LC1_A10 &  _LC1_A12 & !_LC2_A10
         #  _LC1_A10 &  _LC1_A12 & !_LC7_A10
         # !_LC1_A10 &  _LC1_A12 &  _LC2_A10 &  _LC7_A10;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~349~1' 
-- Equation name is '_LC1_A12', type is buried 
-- synthesized logic cell 
_LC1_A12 = LCELL( _EQ1006);
  _EQ1006=  _LC3_A12
         # !_LC9_A1;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~354~1' 
-- Equation name is '_LC3_A10', type is buried 
-- synthesized logic cell 
_LC3_A10 = LCELL( _EQ1007);
  _EQ1007=  _LC1_A12 &  _LC2_A10 & !_LC7_A10
         #  _LC1_A12 & !_LC2_A10 &  _LC7_A10;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_PLAY_TIMECODE:18|~468~1' 
-- Equation name is '_LC8_A12', type is buried 
-- synthesized logic cell 
_LC8_A12 = LCELL( _EQ1008);
  _EQ1008=  _LC3_B11 &  _LC5_A12
         #  _LC5_A12 & !_LC9_A1
         #  _LC3_A12 & !_LC3_B11;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:45' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_offset_reg0' 
-- Equation name is '_LC6_A8', type is buried 
_LC6_A8  = DFF( _EQ1009, GLOBAL( CLK),  VCC,  VCC);
  _EQ1009= !_LC1_A3 &  _LC5_A1 &  _LC9_A8
         #  _LC5_A8;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:44' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_offset_reg1' 
-- Equation name is '_LC1_A8', type is buried 
_LC1_A8  = DFF( _EQ1010, GLOBAL( CLK),  VCC,  VCC);
  _EQ1010= !_LC5_A1 &  _LC8_A8
         # !_LC5_A1 &  _LC7_A8
         #  _LC4_A8 &  _LC5_A1;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:43' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_offset_reg2' 
-- Equation name is '_LC9_A13', type is buried 
_LC9_A13 = DFF( _EQ1011, GLOBAL( CLK),  VCC,  VCC);
  _EQ1011=  _LC6_A13
         #  _LC1_A13 &  _LC9_A13
         #  _LC1_D11 &  _LC9_A13;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:42' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_offset_reg3' 
-- Equation name is '_LC6_D7', type is buried 
_LC6_D7  = DFF( _EQ1012, GLOBAL( CLK),  VCC,  VCC);
  _EQ1012=  _LC3_D7
         # !_LC6_D7 &  _LC7_D7
         #  _LC2_D7 &  _LC6_D7;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:41' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_offset_reg4' 
-- Equation name is '_LC10_D8', type is buried 
_LC10_D8 = DFF( _EQ1013, GLOBAL( CLK),  VCC,  VCC);
  _EQ1013=  _LC4_D8
         #  _LC1_D8 &  _LC10_D8
         #  _LC3_D7;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:40' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_offset_reg5' 
-- Equation name is '_LC8_D11', type is buried 
_LC8_D11 = DFF( _EQ1014, GLOBAL( CLK),  VCC,  VCC);
  _EQ1014=  _LC9_D11
         #  _LC3_D11 &  _LC8_D11
         #  _LC1_D11 &  _LC8_D11;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:39' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_offset_reg6' 
-- Equation name is '_LC6_A11', type is buried 
_LC6_A11 = DFF( _EQ1015, GLOBAL( CLK),  VCC,  VCC);
  _EQ1015=  _LC3_D7 & !_LC8_E4
         #  _LC7_A11
         #  _LC5_A11;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:38' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_offset_reg7' 
-- Equation name is '_LC1_A11', type is buried 
_LC1_A11 = DFF( _EQ1016, GLOBAL( CLK),  VCC,  VCC);
  _EQ1016=  _LC1_A11 &  _LC1_D11
         #  _LC2_A11 &  _LC5_A1;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:15' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_out_reg0' 
-- Equation name is '_LC7_A12', type is buried 
_LC7_A12 = DFF( _EQ1017, GLOBAL( CLK),  VCC,  VCC);
  _EQ1017=  _LC2_D17 & !_LC5_A1 &  _LC7_A12
         #  _LC4_A6 & !_LC7_A12;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:14' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_out_reg1' 
-- Equation name is '_LC4_A12', type is buried 
_LC4_A12 = DFF( _EQ1018, GLOBAL( CLK),  VCC,  VCC);
  _EQ1018=  _LC1_D11 &  _LC4_A12
         #  _LC4_A6 & !_LC4_A12 &  _LC7_A12
         #  _LC4_A6 &  _LC4_A12 & !_LC7_A12;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:13' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_out_reg2' 
-- Equation name is '_LC9_A12', type is buried 
_LC9_A12 = DFF( _EQ1019, GLOBAL( CLK),  VCC,  VCC);
  _EQ1019=  _LC1_D11 &  _LC9_A12
         #  _LC2_A12 &  _LC4_A6 & !_LC9_A12
         # !_LC2_A12 &  _LC4_A6 &  _LC9_A12;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:12' = '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|G_M_out_reg3' 
-- Equation name is '_LC10_A12', type is buried 
_LC10_A12 = DFF( _EQ1020, GLOBAL( CLK),  VCC,  VCC);
  _EQ1020=  _LC1_D11 &  _LC10_A12
         #  _LC4_A6 &  _LC6_A12 & !_LC10_A12
         #  _LC4_A6 & !_LC6_A12 &  _LC10_A12;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:334|addcore:adder|:59' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_A12', type is buried 
!_LC2_A12 = _LC2_A12~NOT;
_LC2_A12~NOT = LCELL( _EQ1021);
  _EQ1021= !_LC7_A12
         # !_LC4_A12;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:334|addcore:adder|:63' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_A12', type is buried 
!_LC6_A12 = _LC6_A12~NOT;
_LC6_A12~NOT = LCELL( _EQ1022);
  _EQ1022= !_LC7_A12
         # !_LC4_A12
         # !_LC9_A12;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:676|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_D7', type is buried 
!_LC4_D7 = _LC4_D7~NOT;
_LC4_D7~NOT = LCELL( _EQ1023);
  _EQ1023= !_LC1_A8 & !_LC6_D7 & !_LC9_A13;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:676|addcore:adder|:87' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_D11', type is buried 
!_LC2_D11 = _LC2_D11~NOT;
_LC2_D11~NOT = LCELL( _EQ1024);
  _EQ1024= !_LC10_D8
         # !_LC4_D7;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:702|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_D7', type is buried 
!_LC1_D7 = _LC1_D7~NOT;
_LC1_D7~NOT = LCELL( _EQ1025);
  _EQ1025= !_LC1_A8 & !_LC6_A8 & !_LC6_D7
         # !_LC6_D7 & !_LC9_A13;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:702|addcore:adder|:87' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_D11', type is buried 
!_LC6_D11 = _LC6_D11~NOT;
_LC6_D11~NOT = LCELL( _EQ1026);
  _EQ1026= !_LC10_D8
         # !_LC1_D7;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~1' 
-- Equation name is '_LC3_A3', type is buried 
_LC3_A3  = DFF( _LC6_A3, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~2' 
-- Equation name is '_LC6_A3', type is buried 
_LC6_A3  = DFF( _EQ1027, GLOBAL( CLK),  VCC,  VCC);
  _EQ1027= !_LC1_A11 &  _LC4_A1;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~3' 
-- Equation name is '_LC4_A3', type is buried 
_LC4_A3  = DFF( _EQ1028, GLOBAL( CLK),  VCC,  VCC);
  _EQ1028=  _LC8_A3
         #  _LC8_E4 &  _LC9_A6;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~4' 
-- Equation name is '_LC8_A3', type is buried 
_LC8_A3  = DFF( _LC8_A6, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~5' 
-- Equation name is '_LC8_A6', type is buried 
_LC8_A6  = DFF( _EQ1029, GLOBAL( CLK),  VCC,  VCC);
  _EQ1029=  _LC1_A11 &  _LC4_A1 & !_LC8_E4;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~6' 
-- Equation name is '_LC4_A1', type is buried 
_LC4_A1  = DFF( _EQ1030, GLOBAL( CLK),  VCC,  VCC);
  _EQ1030=  _LC1_A3 & !_LC3_A1 &  _LC5_A12;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~7' 
-- Equation name is '_LC1_A3', type is buried 
_LC1_A3  = DFF( _EQ1031, GLOBAL( CLK),  VCC,  VCC);
  _EQ1031=  _LC3_A3
         #  _LC4_A3
         #  _LC7_A3
         #  _LC1_D11;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|state~8' 
-- Equation name is '_LC5_A1', type is buried 
_LC5_A1  = DFF( _EQ1032, GLOBAL( CLK),  VCC,  VCC);
  _EQ1032=  _LC2_D17 & !_LC3_A1
         # !_LC1_A3 &  _LC2_D17
         # !_LC3_A1 &  _LC5_A1
         # !_LC1_A3 &  _LC5_A1;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:10' 
-- Equation name is '_LC9_A1', type is buried 
_LC9_A1  = DFF( _EQ1033, GLOBAL( CLK),  VCC,  VCC);
  _EQ1033=  _LC2_A1 &  _LC5_A1
         # !_LC1_A3 &  _LC5_A1 &  _LC8_A1;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:280' 
-- Equation name is '_LC7_A8', type is buried 
_LC7_A8  = LCELL( _EQ1034);
  _EQ1034= !_LC2_D17 &  _LC8_E4;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~962~1' 
-- Equation name is '_LC4_A6', type is buried 
-- synthesized logic cell 
_LC4_A6  = LCELL( _EQ1035);
  _EQ1035=  _LC4_A1 &  _LC5_A1
         # !_LC3_A13 &  _LC5_A1
         #  _LC1_A3 &  _LC5_A1;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~998~1' 
-- Equation name is '_LC10_A3', type is buried 
-- synthesized logic cell 
_LC10_A3 = LCELL( _EQ1036);
  _EQ1036=  _LC8_A3
         # !_LC4_A3 &  _LC6_A3;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:1039' 
-- Equation name is '_LC1_D11', type is buried 
_LC1_D11 = LCELL( _EQ1037);
  _EQ1037=  _LC2_D17 & !_LC5_A1;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|:1043' 
-- Equation name is '_LC7_A3', type is buried 
_LC7_A3  = LCELL( _EQ1038);
  _EQ1038=  _LC1_A3 & !_LC3_A1 & !_LC5_A12;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1081~1' 
-- Equation name is '_LC2_A1', type is buried 
-- synthesized logic cell 
_LC2_A1  = LCELL( _EQ1039);
  _EQ1039=  _LC8_A6 &  _LC9_A1
         #  _LC4_A1 &  _LC9_A1
         #  _LC1_A3 &  _LC9_A1;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1081~2' 
-- Equation name is '_LC6_A1', type is buried 
-- synthesized logic cell 
!_LC6_A1 = _LC6_A1~NOT;
_LC6_A1~NOT = LCELL( _EQ1040);
  _EQ1040= !_LC4_A1 & !_LC8_A6;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1081~3' 
-- Equation name is '_LC8_A1', type is buried 
-- synthesized logic cell 
_LC8_A1  = LCELL( _EQ1041);
  _EQ1041= !_LC6_A1 &  _LC10_A3
         #  _LC8_E4 &  _LC9_A6;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1199~1' 
-- Equation name is '_LC3_A13', type is buried 
-- synthesized logic cell 
!_LC3_A13 = _LC3_A13~NOT;
_LC3_A13~NOT = LCELL( _EQ1042);
  _EQ1042=  _LC8_A6
         #  _LC10_A3;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1199~2' 
-- Equation name is '_LC3_D8', type is buried 
-- synthesized logic cell 
_LC3_D8  = LCELL( _EQ1043);
  _EQ1043= !_LC8_E4 & !_LC10_D8
         # !_LC1_D7 & !_LC8_E4
         # !_LC8_D11 & !_LC8_E4;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1199~3' 
-- Equation name is '_LC9_A11', type is buried 
-- synthesized logic cell 
_LC9_A11 = LCELL( _EQ1044);
  _EQ1044= !_LC1_A3 & !_LC1_A11 &  _LC3_A13 &  _LC6_A11;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1199~4' 
-- Equation name is '_LC3_A11', type is buried 
-- synthesized logic cell 
_LC3_A11 = LCELL( _EQ1045);
  _EQ1045=  _LC2_D8
         # !_LC3_A13
         # !_LC6_A11
         #  _LC3_D8;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1199~5' 
-- Equation name is '_LC8_A11', type is buried 
-- synthesized logic cell 
_LC8_A11 = LCELL( _EQ1046);
  _EQ1046=  _LC7_D11 &  _LC9_A11
         #  _LC1_A11 &  _LC3_A11;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1199~6' 
-- Equation name is '_LC2_A11', type is buried 
-- synthesized logic cell 
_LC2_A11 = LCELL( _EQ1047);
  _EQ1047=  _LC1_A3 &  _LC1_A11
         # !_LC4_A1 &  _LC8_A11;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1223~1' 
-- Equation name is '_LC5_A6', type is buried 
-- synthesized logic cell 
_LC5_A6  = LCELL( _EQ1048);
  _EQ1048= !_LC1_A3 &  _LC3_A13 & !_LC4_A1 &  _LC5_A1;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1223~2' 
-- Equation name is '_LC7_D11', type is buried 
-- synthesized logic cell 
_LC7_D11 = LCELL( _EQ1049);
  _EQ1049=  _LC2_D11 &  _LC8_D11 &  _LC8_E4
         #  _LC6_D11 &  _LC8_D11 & !_LC8_E4;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1223~3' 
-- Equation name is '_LC7_A11', type is buried 
-- synthesized logic cell 
_LC7_A11 = LCELL( _EQ1050);
  _EQ1050=  _LC5_A6 & !_LC6_A11 &  _LC7_D11;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1223~4' 
-- Equation name is '_LC2_D8', type is buried 
-- synthesized logic cell 
_LC2_D8  = LCELL( _EQ1051);
  _EQ1051=  _LC8_E4 & !_LC10_D8
         # !_LC4_D7 &  _LC8_E4
         # !_LC8_D11 &  _LC8_E4;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1223~5' 
-- Equation name is '_LC4_A11', type is buried 
-- synthesized logic cell 
_LC4_A11 = LCELL( _EQ1052);
  _EQ1052=  _LC2_D8 & !_LC4_A1
         # !_LC3_A13 & !_LC4_A1;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1223~6' 
-- Equation name is '_LC10_A11', type is buried 
-- synthesized logic cell 
_LC10_A11 = LCELL( _EQ1053);
  _EQ1053=  _LC4_A11 &  _LC5_A1
         #  _LC3_A6 &  _LC5_A1
         #  _LC1_D11;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1223~7' 
-- Equation name is '_LC5_A11', type is buried 
-- synthesized logic cell 
_LC5_A11 = LCELL( _EQ1054);
  _EQ1054=  _LC3_D8 & !_LC4_A1 &  _LC6_A11
         #  _LC6_A11 &  _LC10_A11;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1247~1' 
-- Equation name is '_LC10_D11', type is buried 
-- synthesized logic cell 
_LC10_D11 = LCELL( _EQ1055);
  _EQ1055=  _LC2_D11 &  _LC8_E4
         #  _LC6_D11 & !_LC8_E4;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1247~2' 
-- Equation name is '_LC5_D11', type is buried 
-- synthesized logic cell 
_LC5_D11 = LCELL( _EQ1056);
  _EQ1056=  _LC5_A6 & !_LC8_D11 &  _LC10_D11;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1247~3' 
-- Equation name is '_LC9_D11', type is buried 
-- synthesized logic cell 
_LC9_D11 = LCELL( _EQ1057);
  _EQ1057= !_LC2_D17 & !_LC5_A1 &  _LC8_E4
         #  _LC5_D11;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1247~4' 
-- Equation name is '_LC4_D11', type is buried 
-- synthesized logic cell 
_LC4_D11 = LCELL( _EQ1058);
  _EQ1058= !_LC6_D11 & !_LC8_E4
         # !_LC2_D11 &  _LC8_E4
         # !_LC3_A13;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1247~5' 
-- Equation name is '_LC3_D11', type is buried 
-- synthesized logic cell 
_LC3_D11 = LCELL( _EQ1059);
  _EQ1059= !_LC4_A1 &  _LC4_D11 &  _LC5_A1
         #  _LC3_A6 &  _LC5_A1;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1271~1' 
-- Equation name is '_LC5_A13', type is buried 
-- synthesized logic cell 
_LC5_A13 = LCELL( _EQ1060);
  _EQ1060= !_LC5_A1
         #  _LC1_A3
         # !_LC1_A11 &  _LC4_A1;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1271~2' 
-- Equation name is '_LC9_D8', type is buried 
-- synthesized logic cell 
_LC9_D8  = LCELL( _EQ1061);
  _EQ1061=  _LC1_D7 & !_LC8_E4
         #  _LC4_D7 &  _LC8_E4;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1271~3' 
-- Equation name is '_LC4_D8', type is buried 
-- synthesized logic cell 
_LC4_D8  = LCELL( _EQ1062);
  _EQ1062=  _LC5_A6 &  _LC9_D8 & !_LC10_D8;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1271~4' 
-- Equation name is '_LC8_D8', type is buried 
-- synthesized logic cell 
_LC8_D8  = LCELL( _EQ1063);
  _EQ1063= !_LC1_D7 & !_LC8_E4
         # !_LC3_A13
         # !_LC4_D7 &  _LC8_E4;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1271~5' 
-- Equation name is '_LC1_D8', type is buried 
-- synthesized logic cell 
_LC1_D8  = LCELL( _EQ1064);
  _EQ1064= !_LC4_A1 &  _LC8_D8
         #  _LC5_A13;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1295~1' 
-- Equation name is '_LC3_D7', type is buried 
-- synthesized logic cell 
_LC3_D7  = LCELL( _EQ1065);
  _EQ1065= !_LC2_D17 & !_LC5_A1;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1295~2' 
-- Equation name is '_LC9_D7', type is buried 
-- synthesized logic cell 
_LC9_D7  = LCELL( _EQ1066);
  _EQ1066= !_LC1_A8 & !_LC9_A13
         # !_LC1_A8 & !_LC6_A8 & !_LC8_E4
         # !_LC8_E4 & !_LC9_A13;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1295~3' 
-- Equation name is '_LC7_D7', type is buried 
-- synthesized logic cell 
_LC7_D7  = LCELL( _EQ1067);
  _EQ1067=  _LC5_A6 &  _LC9_D7;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1295~4' 
-- Equation name is '_LC5_D7', type is buried 
-- synthesized logic cell 
_LC5_D7  = LCELL( _EQ1068);
  _EQ1068=  _LC1_A8 &  _LC9_A13
         #  _LC6_A8 &  _LC9_A13
         #  _LC1_A8 &  _LC8_E4
         #  _LC8_E4 &  _LC9_A13;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1295~5' 
-- Equation name is '_LC2_D7', type is buried 
-- synthesized logic cell 
_LC2_D7  = LCELL( _EQ1069);
  _EQ1069=  _LC5_A13
         # !_LC4_A1 &  _LC5_D7
         # !_LC3_A13 & !_LC4_A1;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1319~1' 
-- Equation name is '_LC7_A13', type is buried 
-- synthesized logic cell 
_LC7_A13 = LCELL( _EQ1070);
  _EQ1070= !_LC1_A8 &  _LC8_E4
         #  _LC1_A8 & !_LC8_E4
         #  _LC6_A8 & !_LC8_E4;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1319~2' 
-- Equation name is '_LC4_A13', type is buried 
-- synthesized logic cell 
_LC4_A13 = LCELL( _EQ1071);
  _EQ1071=  _LC3_A13 & !_LC4_A1 &  _LC7_A13 & !_LC9_A13;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1319~3' 
-- Equation name is '_LC6_A13', type is buried 
-- synthesized logic cell 
_LC6_A13 = LCELL( _EQ1072);
  _EQ1072= !_LC1_A3 &  _LC4_A13 &  _LC5_A1
         # !_LC1_A3 &  _LC5_A1 &  _LC9_A9;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1319~4' 
-- Equation name is '_LC2_A13', type is buried 
-- synthesized logic cell 
_LC2_A13 = LCELL( _EQ1073);
  _EQ1073= !_LC1_A8 & !_LC6_A8 & !_LC8_E4
         #  _LC1_A8 &  _LC8_E4
         # !_LC3_A13;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1319~5' 
-- Equation name is '_LC1_A13', type is buried 
-- synthesized logic cell 
_LC1_A13 = LCELL( _EQ1074);
  _EQ1074=  _LC2_A13 & !_LC4_A1 &  _LC5_A1
         #  _LC3_A6 &  _LC5_A1;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1343~1' 
-- Equation name is '_LC2_A8', type is buried 
-- synthesized logic cell 
!_LC2_A8 = _LC2_A8~NOT;
_LC2_A8~NOT = LCELL( _EQ1075);
  _EQ1075=  _LC3_A13 & !_LC4_A1;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1343~2' 
-- Equation name is '_LC8_A8', type is buried 
-- synthesized logic cell 
_LC8_A8  = LCELL( _EQ1076);
  _EQ1076=  _LC1_A8 &  _LC2_D17;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1343~3' 
-- Equation name is '_LC3_A8', type is buried 
-- synthesized logic cell 
_LC3_A8  = LCELL( _EQ1077);
  _EQ1077=  _LC3_A13 & !_LC4_A1 &  _LC8_E4
         #  _LC3_A13 & !_LC4_A1 & !_LC6_A8;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1343~4' 
-- Equation name is '_LC9_A6', type is buried 
-- synthesized logic cell 
_LC9_A6  = LCELL( _EQ1078);
  _EQ1078=  _LC1_A11 &  _LC4_A1;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1343~5' 
-- Equation name is '_LC4_A8', type is buried 
-- synthesized logic cell 
_LC4_A8  = LCELL( _EQ1079);
  _EQ1079=  _LC1_A3 &  _LC1_A8
         #  _LC1_A8 & !_LC3_A8
         # !_LC1_A3 &  _LC9_A6
         # !_LC1_A3 & !_LC1_A8 &  _LC3_A8;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1367~1' 
-- Equation name is '_LC9_A9', type is buried 
-- synthesized logic cell 
_LC9_A9  = LCELL( _EQ1080);
  _EQ1080=  _LC1_A11 &  _LC4_A1 & !_LC8_E4;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1367~2' 
-- Equation name is '_LC9_A8', type is buried 
-- synthesized logic cell 
_LC9_A8  = LCELL( _EQ1081);
  _EQ1081= !_LC2_A8 & !_LC6_A8 & !_LC8_E4
         #  _LC9_A9;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1367~3' 
-- Equation name is '_LC3_A6', type is buried 
-- synthesized logic cell 
_LC3_A6  = LCELL( _EQ1082);
  _EQ1082=  _LC1_A3
         # !_LC1_A11 &  _LC4_A1;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1367~4' 
-- Equation name is '_LC10_A8', type is buried 
-- synthesized logic cell 
_LC10_A8 = LCELL( _EQ1083);
  _EQ1083=  _LC3_A6
         # !_LC4_A1 &  _LC8_E4
         # !_LC3_A13 & !_LC4_A1;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|bb1_tc_seqplay:31|BB1_TC_SEQUENZE:16|~1367~5' 
-- Equation name is '_LC5_A8', type is buried 
-- synthesized logic cell 
_LC5_A8  = LCELL( _EQ1084);
  _EQ1084=  _LC5_A1 &  _LC6_A8 &  _LC10_A8
         #  _LC1_D11 &  _LC6_A8;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~121~1' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_D23', type is buried 
-- synthesized logic cell 
_LC4_D23 = LCELL( _EQ1085);
  _EQ1085=  _LC5_D22 & !_LC7_D23 &  _LC9_D23;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|:121' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC9_D23', type is buried 
!_LC9_D23 = _LC9_D23~NOT;
_LC9_D23~NOT = LCELL( _EQ1086);
  _EQ1086= !_LC10_D18
         # !_LC9_D18;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~125~1' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_D16', type is buried 
-- synthesized logic cell 
_LC5_D16 = LCELL( _EQ1087);
  _EQ1087=  _LC3_D23 &  _LC5_D22 & !_LC9_D16;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|:125' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_D23', type is buried 
_LC3_D23 = LCELL( _EQ1088);
  _EQ1088=  _LC7_D23 &  _LC9_D18 &  _LC10_D18;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~129~1' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_D16', type is buried 
-- synthesized logic cell 
_LC4_D16 = LCELL( _EQ1089);
  _EQ1089=  _LC1_D16 & !_LC1_D18 &  _LC5_D22;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|:129' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_D16', type is buried 
_LC1_D16 = LCELL( _EQ1090);
  _EQ1090=  _LC3_D23 &  _LC9_D16;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~133~1' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC10_D21', type is buried 
-- synthesized logic cell 
_LC10_D21 = LCELL( _EQ1091);
  _EQ1091=  _LC1_D20 & !_LC2_D21 &  _LC5_D22;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|:133' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_D20', type is buried 
_LC1_D20 = LCELL( _EQ1092);
  _EQ1092=  _LC1_D16 &  _LC1_D18;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~137~1' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC9_D21', type is buried 
-- synthesized logic cell 
_LC9_D21 = LCELL( _EQ1093);
  _EQ1093= !_LC2_D21 &  _LC5_D22
         # !_LC1_D20 &  _LC5_D22;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~137~2' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_D21', type is buried 
-- synthesized logic cell 
_LC8_D21 = LCELL( _EQ1094);
  _EQ1094=  _LC1_D20 &  _LC2_D21 &  _LC5_D22 & !_LC6_D21;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|:154' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC3_D21', type is buried 
_LC3_D21 = LCELL( _EQ1095);
  _EQ1095= !_LC2_D21 &  _LC6_D21
         # !_LC1_D18 &  _LC6_D21
         # !_LC1_D16 &  _LC6_D21
         #  _LC1_D16 &  _LC1_D18 &  _LC2_D21 & !_LC6_D21;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~1' 
-- Equation name is '_LC1_D28', type is buried 
_LC1_D28 = DFF( _EQ1096, GLOBAL( CLK),  VCC,  VCC);
  _EQ1096=  _LC9_D28
         # !_LC5_A12 &  _LC7_D28;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~2' 
-- Equation name is '_LC8_D22', type is buried 
_LC8_D22 = DFF( _EQ1097, GLOBAL( CLK),  VCC,  VCC);
  _EQ1097=  _LC2_D22 & !_LC5_A12
         #  _LC3_D17;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~3' 
-- Equation name is '_LC9_D28', type is buried 
_LC9_D28 = DFF( _EQ1098, GLOBAL( CLK),  VCC,  VCC);
  _EQ1098=  _LC5_D22
         #  _LC1_D28 &  _LC10_D20;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~4' 
-- Equation name is '_LC3_D17', type is buried 
_LC3_D17 = DFF( _EQ1099, GLOBAL( CLK),  VCC,  VCC);
  _EQ1099=  _LC9_D17
         #  _LC8_D22 &  _LC10_D20;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~5' 
-- Equation name is '_LC5_D22', type is buried 
_LC5_D22 = DFF( _EQ1100, GLOBAL( CLK),  VCC,  VCC);
  _EQ1100=  _LC7_E8 &  _LC7_F26 &  _LC10_D17;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~6' 
-- Equation name is '_LC9_D17', type is buried 
_LC9_D17 = DFF( _EQ1101, GLOBAL( CLK),  VCC,  VCC);
  _EQ1101=  _LC7_E8 & !_LC7_F26 &  _LC10_D17;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~7' 
-- Equation name is '_LC10_D17', type is buried 
_LC10_D17 = DFF( _EQ1102, GLOBAL( CLK),  VCC,  VCC);
  _EQ1102= !_LC7_E8 &  _LC10_D17
         # !_LC4_D22 &  _LC6_F24;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~8~2' 
-- Equation name is '_LC6_D27', type is buried 
-- synthesized logic cell 
_LC6_D27 = LCELL( _EQ1103);
  _EQ1103= !_LC3_A1 & !_LC8_D28;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~8~3' 
-- Equation name is '_LC1_D22', type is buried 
-- synthesized logic cell 
_LC1_D22 = LCELL( _EQ1104);
  _EQ1104=  _LC4_D22 &  _LC5_A12 & !_LC9_D17 & !_LC10_D17;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~8~4' 
-- Equation name is '_LC1_D15', type is buried 
-- synthesized logic cell 
_LC1_D15 = LCELL( _EQ1105);
  _EQ1105=  _LC3_A1 &  _LC6_D15
         # !_LC5_A12 &  _LC6_D15;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~8~5' 
-- Equation name is '_LC7_D19', type is buried 
-- synthesized logic cell 
_LC7_D19 = LCELL( _EQ1106);
  _EQ1106=  _LC4_D22 & !_LC8_D28;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~8~6' 
-- Equation name is '_LC1_D19', type is buried 
-- synthesized logic cell 
_LC1_D19 = LCELL( _EQ1107);
  _EQ1107=  _LC4_D22 &  _LC5_A12 & !_LC8_D22 & !_LC8_D28;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|state~8' 
-- Equation name is '_LC4_D22', type is buried 
_LC4_D22 = DFF( _EQ1108, GLOBAL( CLK),  VCC,  VCC);
  _EQ1108=  _LC4_D22 &  _LC9_D22
         #  _LC6_F24 &  _LC9_D22
         # !_LC3_A1 &  _LC4_D22
         # !_LC3_A1 &  _LC6_F24;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:26' = '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_out0' 
-- Equation name is '_LC6_D24', type is buried 
_LC6_D24 = DFF( _EQ1109, GLOBAL( CLK),  VCC,  VCC);
  _EQ1109=  _LC2_D24
         #  _LC5_D15 &  _LC6_D24
         #  _LC3_D24 &  _LC5_D15;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:25' = '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_out1' 
-- Equation name is '_LC1_D24', type is buried 
_LC1_D24 = DFF( _EQ1110, GLOBAL( CLK),  VCC,  VCC);
  _EQ1110=  _LC1_D24 &  _LC5_D15
         #  _LC3_D24 &  _LC5_D15
         #  _LC10_D24;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:24' = '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_out2' 
-- Equation name is '_LC6_D19', type is buried 
_LC6_D19 = DFF( _EQ1111, GLOBAL( CLK),  VCC,  VCC);
  _EQ1111=  _LC1_D17 &  _LC2_D19 &  _LC7_D19
         #  _LC4_D19;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:23' = '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_out3' 
-- Equation name is '_LC7_D26', type is buried 
_LC7_D26 = DFF( _EQ1112, GLOBAL( CLK),  VCC,  VCC);
  _EQ1112=  _LC7_D26 &  _LC10_D26
         #  _LC2_D26 & !_LC8_D17;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:22' = '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_out4' 
-- Equation name is '_LC1_D26', type is buried 
_LC1_D26 = DFF( _EQ1113, GLOBAL( CLK),  VCC,  VCC);
  _EQ1113=  _LC1_D26 &  _LC10_D26
         # !_LC8_D17 &  _LC8_D26;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:21' = '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_out5' 
-- Equation name is '_LC6_D15', type is buried 
_LC6_D15 = DFF( _EQ1114, GLOBAL( CLK),  VCC,  VCC);
  _EQ1114=  _LC2_D15 &  _LC6_D15
         #  _LC1_D17 &  _LC8_D15;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:20' = '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_out6' 
-- Equation name is '_LC6_D26', type is buried 
_LC6_D26 = DFF( _EQ1115, GLOBAL( CLK),  VCC,  VCC);
  _EQ1115=  _LC6_D26 &  _LC10_D26
         #  _LC4_D26 & !_LC8_D17;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:51' = '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_reg0' 
-- Equation name is '_LC10_D18', type is buried 
_LC10_D18 = DFF( _EQ1116, GLOBAL( CLK),  VCC,  VCC);
  _EQ1116= !_LC3_D18 &  _LC5_D27 & !_LC10_D18
         #  _LC4_D18 &  _LC10_D18;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~50~1' = '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_reg1~1' 
-- Equation name is '_LC5_D18', type is buried 
-- synthesized logic cell 
_LC5_D18 = LCELL( _EQ1117);
  _EQ1117=  _LC5_D22 & !_LC9_D18 &  _LC10_D18;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:50' = '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_reg1' 
-- Equation name is '_LC9_D18', type is buried 
_LC9_D18 = DFF( _EQ1118, GLOBAL( CLK),  VCC,  VCC);
  _EQ1118=  _LC2_D20 &  _LC9_D18
         #  _LC7_D18 &  _LC9_D18
         #  _LC2_D18;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:49' = '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_reg2' 
-- Equation name is '_LC7_D23', type is buried 
_LC7_D23 = DFF( _EQ1119, GLOBAL( CLK),  VCC,  VCC);
  _EQ1119=  _LC2_D23
         #  _LC6_D23 &  _LC7_D23
         #  _LC2_D20 &  _LC7_D23;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:48' = '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_reg3' 
-- Equation name is '_LC9_D16', type is buried 
_LC9_D16 = DFF( _EQ1120, GLOBAL( CLK),  VCC,  VCC);
  _EQ1120=  _LC6_D16 &  _LC9_D16
         #  _LC2_D20 &  _LC9_D16
         #  _LC2_D16;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:47' = '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_reg4' 
-- Equation name is '_LC1_D18', type is buried 
_LC1_D18 = DFF( _EQ1121, GLOBAL( CLK),  VCC,  VCC);
  _EQ1121=  _LC1_D18 &  _LC8_D18
         #  _LC1_D18 &  _LC2_D20
         #  _LC7_D16;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:46' = '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_reg5' 
-- Equation name is '_LC2_D21', type is buried 
_LC2_D21 = DFF( _EQ1122, GLOBAL( CLK),  VCC,  VCC);
  _EQ1122=  _LC4_D21
         #  _LC2_D21 &  _LC5_D21
         #  _LC2_D20 &  _LC2_D21;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:45' = '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|tc_adr_reg6' 
-- Equation name is '_LC6_D21', type is buried 
_LC6_D21 = DFF( _EQ1123, GLOBAL( CLK),  VCC,  VCC);
  _EQ1123=  _LC6_D21 &  _LC7_D21
         #  _LC1_D21 &  _LC5_D27;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:7' 
-- Equation name is '_LC3_D28', type is buried 
_LC3_D28 = DFF( _EQ1124, GLOBAL( CLK),  VCC,  VCC);
  _EQ1124= !_LC8_D17 &  _LC9_D17
         #  _LC5_D22 & !_LC8_D17
         #  _LC4_D28;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:16' 
-- Equation name is '_LC7_D22', type is buried 
_LC7_D22 = DFF( _EQ1125, GLOBAL( CLK),  VCC,  VCC);
  _EQ1125=  _LC7_D22
         #  _LC1_D22 &  _LC6_D27 &  _LC7_F26;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:18' 
-- Equation name is '_LC2_D17', type is buried 
_LC2_D17 = DFF( _EQ1126, GLOBAL( CLK),  VCC,  VCC);
  _EQ1126=  _LC2_D17 &  _LC4_D22
         #  _LC2_D17 &  _LC6_F24
         #  _LC4_D17;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:410' 
-- Equation name is '_LC7_D24', type is buried 
_LC7_D24 = LCELL( _EQ1127);
  _EQ1127=  _LC3_A1 &  _LC6_D24;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~449~1' 
-- Equation name is '_LC7_D15', type is buried 
-- synthesized logic cell 
_LC7_D15 = LCELL( _EQ1128);
  _EQ1128= !_LC1_D20 &  _LC2_D21 &  _LC5_A12 &  _LC6_D27
         #  _LC1_D20 & !_LC2_D21 &  _LC5_A12 &  _LC6_D27;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:458' 
-- Equation name is '_LC8_D16', type is buried 
_LC8_D16 = LCELL( _EQ1129);
  _EQ1129= !_LC1_D16 &  _LC1_D18 &  _LC5_A12
         #  _LC1_D16 & !_LC1_D18 &  _LC5_A12;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:467' 
-- Equation name is '_LC3_D16', type is buried 
_LC3_D16 = LCELL( _EQ1130);
  _EQ1130= !_LC3_D23 &  _LC5_A12 &  _LC9_D16
         #  _LC3_D23 &  _LC5_A12 & !_LC9_D16;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:476' 
-- Equation name is '_LC1_D23', type is buried 
_LC1_D23 = LCELL( _EQ1131);
  _EQ1131=  _LC5_A12 &  _LC7_D23 & !_LC9_D23
         #  _LC5_A12 & !_LC7_D23 &  _LC9_D23;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:485' 
-- Equation name is '_LC5_D20', type is buried 
_LC5_D20 = LCELL( _EQ1132);
  _EQ1132=  _LC5_A12 & !_LC9_D18 &  _LC10_D18
         #  _LC5_A12 &  _LC9_D18 & !_LC10_D18;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:1290' 
-- Equation name is '_LC10_D20', type is buried 
_LC10_D20 = LCELL( _EQ1133);
  _EQ1133= !_LC3_A1 &  _LC5_A12;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1442~1' 
-- Equation name is '_LC10_D26', type is buried 
-- synthesized logic cell 
_LC10_D26 = LCELL( _EQ1134);
  _EQ1134= !_LC5_A12
         #  _LC8_D17
         # !_LC6_D27;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1442~2' 
-- Equation name is '_LC3_D26', type is buried 
-- synthesized logic cell 
_LC3_D26 = LCELL( _EQ1135);
  _EQ1135=  _LC5_A12 & !_LC7_F26
         #  _LC3_D21 &  _LC5_A12;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1442~3' 
-- Equation name is '_LC4_D26', type is buried 
-- synthesized logic cell 
_LC4_D26 = LCELL( _EQ1136);
  _EQ1136=  _LC3_D26 &  _LC6_D27
         #  _LC9_D17;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1466~1' 
-- Equation name is '_LC8_D28', type is buried 
-- synthesized logic cell 
!_LC8_D28 = _LC8_D28~NOT;
_LC8_D28~NOT = LCELL( _EQ1137);
  _EQ1137= !_LC3_D17 & !_LC5_D22 & !_LC9_D28;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1466~2' 
-- Equation name is '_LC2_D15', type is buried 
-- synthesized logic cell 
_LC2_D15 = LCELL( _EQ1138);
  _EQ1138=  _LC1_D17 &  _LC8_D28
         #  _LC8_D17;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1466~3' 
-- Equation name is '_LC8_D15', type is buried 
-- synthesized logic cell 
_LC8_D15 = LCELL( _EQ1139);
  _EQ1139=  _LC1_D15
         #  _LC4_D22 &  _LC7_D15 &  _LC7_F26;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1490~1' 
-- Equation name is '_LC9_D26', type is buried 
-- synthesized logic cell 
_LC9_D26 = LCELL( _EQ1140);
  _EQ1140= !_LC1_D16 &  _LC1_D18 &  _LC5_A12
         #  _LC1_D16 & !_LC1_D18 &  _LC5_A12
         #  _LC5_A12 & !_LC7_F26;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1490~2' 
-- Equation name is '_LC8_D26', type is buried 
-- synthesized logic cell 
_LC8_D26 = LCELL( _EQ1141);
  _EQ1141=  _LC6_D27 &  _LC9_D26
         #  _LC9_D17;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1514~1' 
-- Equation name is '_LC10_D16', type is buried 
-- synthesized logic cell 
_LC10_D16 = LCELL( _EQ1142);
  _EQ1142= !_LC3_D23 &  _LC5_A12 &  _LC9_D16
         #  _LC3_D23 &  _LC5_A12 & !_LC9_D16
         #  _LC5_A12 & !_LC7_F26;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1514~2' 
-- Equation name is '_LC2_D26', type is buried 
-- synthesized logic cell 
_LC2_D26 = LCELL( _EQ1143);
  _EQ1143=  _LC6_D27 &  _LC10_D16
         #  _LC9_D17;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1537~1' 
-- Equation name is '_LC1_D17', type is buried 
-- synthesized logic cell 
!_LC1_D17 = _LC1_D17~NOT;
_LC1_D17~NOT = LCELL( _EQ1144);
  _EQ1144=  _LC10_D17
         #  _LC9_D17;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1538~1' 
-- Equation name is '_LC8_D19', type is buried 
-- synthesized logic cell 
_LC8_D19 = LCELL( _EQ1145);
  _EQ1145=  _LC3_A1 &  _LC6_D19 &  _LC7_F26
         #  _LC1_D23 & !_LC3_A1 &  _LC7_F26;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1538~2' 
-- Equation name is '_LC2_D19', type is buried 
-- synthesized logic cell 
_LC2_D19 = LCELL( _EQ1146);
  _EQ1146=  _LC3_A1 &  _LC6_D19 & !_LC8_D22
         #  _LC8_D19;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1538~3' 
-- Equation name is '_LC9_D19', type is buried 
-- synthesized logic cell 
_LC9_D19 = LCELL( _EQ1147);
  _EQ1147=  _LC3_A1 & !_LC7_F26 &  _LC8_D22
         # !_LC5_A12 & !_LC7_F26 &  _LC8_D22
         # !_LC3_A1 & !_LC7_F26 & !_LC8_D22
         # !_LC3_A1 & !_LC5_A12 &  _LC7_F26;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1538~4' 
-- Equation name is '_LC3_D19', type is buried 
-- synthesized logic cell 
_LC3_D19 = LCELL( _EQ1148);
  _EQ1148=  _LC1_D17 &  _LC9_D19
         #  _LC1_D17 &  _LC8_D28
         # !_LC4_D22;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1538~5' 
-- Equation name is '_LC4_D19', type is buried 
-- synthesized logic cell 
_LC4_D19 = LCELL( _EQ1149);
  _EQ1149=  _LC6_D19 &  _LC10_D17
         #  _LC3_D19 &  _LC6_D19
         #  _LC1_D19 &  _LC3_D19;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1562~1' 
-- Equation name is '_LC9_D15', type is buried 
-- synthesized logic cell 
_LC9_D15 = LCELL( _EQ1150);
  _EQ1150=  _LC3_A1 & !_LC7_F26 & !_LC8_D22
         # !_LC5_A12 & !_LC7_F26 & !_LC8_D22
         # !_LC3_A1 & !_LC7_F26 &  _LC8_D22
         # !_LC3_A1 & !_LC5_A12 &  _LC7_F26;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1562~2' 
-- Equation name is '_LC5_D15', type is buried 
-- synthesized logic cell 
_LC5_D15 = LCELL( _EQ1151);
  _EQ1151=  _LC9_D15
         #  _LC8_D28
         #  _LC8_D17;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1562~3' 
-- Equation name is '_LC3_D24', type is buried 
-- synthesized logic cell 
_LC3_D24 = LCELL( _EQ1152);
  _EQ1152=  _LC5_A12 & !_LC8_D17 &  _LC8_D22 & !_LC8_D28;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1562~4' 
-- Equation name is '_LC9_D24', type is buried 
-- synthesized logic cell 
_LC9_D24 = LCELL( _EQ1153);
  _EQ1153=  _LC1_D24 &  _LC3_A1 &  _LC7_F26
         # !_LC3_A1 &  _LC5_D20 &  _LC7_F26;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1562~5' 
-- Equation name is '_LC4_D24', type is buried 
-- synthesized logic cell 
_LC4_D24 = LCELL( _EQ1154);
  _EQ1154=  _LC1_D24 &  _LC3_A1 &  _LC8_D22
         #  _LC9_D24;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1562~6' 
-- Equation name is '_LC10_D24', type is buried 
-- synthesized logic cell 
_LC10_D24 = LCELL( _EQ1155);
  _EQ1155=  _LC4_D24 & !_LC8_D17 & !_LC8_D28
         # !_LC8_D17 &  _LC9_D17;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1586~1' 
-- Equation name is '_LC5_D24', type is buried 
-- synthesized logic cell 
_LC5_D24 = LCELL( _EQ1156);
  _EQ1156=  _LC3_A1 &  _LC6_D24
         # !_LC3_A1 &  _LC5_A12 & !_LC10_D18;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1586~2' 
-- Equation name is '_LC8_D24', type is buried 
-- synthesized logic cell 
_LC8_D24 = LCELL( _EQ1157);
  _EQ1157=  _LC7_D24 &  _LC8_D22
         #  _LC5_D24 &  _LC7_F26;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1586~3' 
-- Equation name is '_LC2_D24', type is buried 
-- synthesized logic cell 
_LC2_D24 = LCELL( _EQ1158);
  _EQ1158= !_LC8_D17 &  _LC8_D24 & !_LC8_D28
         # !_LC8_D17 &  _LC9_D17;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1610~1' 
-- Equation name is '_LC8_D17', type is buried 
-- synthesized logic cell 
!_LC8_D17 = _LC8_D17~NOT;
_LC8_D17~NOT = LCELL( _EQ1159);
  _EQ1159=  _LC4_D22 & !_LC10_D17;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1610~2' 
-- Equation name is '_LC6_D28', type is buried 
-- synthesized logic cell 
_LC6_D28 = LCELL( _EQ1160);
  _EQ1160=  _LC3_D28
         # !_LC3_A1 &  _LC5_A12 & !_LC8_D17;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1610~3' 
-- Equation name is '_LC4_D28', type is buried 
-- synthesized logic cell 
_LC4_D28 = LCELL( _EQ1161);
  _EQ1161= !_LC3_D17 &  _LC6_D28 & !_LC9_D28
         #  _LC6_D28 &  _LC8_D17;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1634~1' 
-- Equation name is '_LC4_D17', type is buried 
-- synthesized logic cell 
_LC4_D17 = LCELL( _EQ1162);
  _EQ1162= !_LC8_D17 &  _LC9_D17
         #  _LC5_D22 & !_LC8_D17
         # !_LC2_D28 & !_LC8_D17;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|:1639' 
-- Equation name is '_LC2_D20', type is buried 
_LC2_D20 = LCELL( _EQ1163);
  _EQ1163= !_LC4_D22 &  _LC6_F24;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1660~1' 
-- Equation name is '_LC9_D22', type is buried 
-- synthesized logic cell 
_LC9_D22 = LCELL( _EQ1164);
  _EQ1164= !_LC1_D28 & !_LC8_D22;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1664~1' 
-- Equation name is '_LC2_D22', type is buried 
-- synthesized logic cell 
_LC2_D22 = LCELL( _EQ1165);
  _EQ1165=  _LC1_D28 & !_LC3_A1 &  _LC7_F26
         # !_LC3_A1 & !_LC7_F26 &  _LC8_D22;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1666~1' 
-- Equation name is '_LC7_D28', type is buried 
-- synthesized logic cell 
_LC7_D28 = LCELL( _EQ1166);
  _EQ1166=  _LC1_D28 & !_LC3_A1 & !_LC7_F26
         # !_LC3_A1 &  _LC7_F26 &  _LC8_D22;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1688~1' 
-- Equation name is '_LC7_D21', type is buried 
-- synthesized logic cell 
_LC7_D21 = LCELL( _EQ1167);
  _EQ1167=  _LC4_D22 &  _LC9_D21
         #  _LC4_D22 &  _LC6_D18
         # !_LC4_D22 &  _LC6_F24;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1688~2' 
-- Equation name is '_LC1_D21', type is buried 
-- synthesized logic cell 
_LC1_D21 = LCELL( _EQ1168);
  _EQ1168=  _LC8_D21
         #  _LC3_D21 &  _LC5_A12 &  _LC6_D27;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1712~1' 
-- Equation name is '_LC4_D21', type is buried 
-- synthesized logic cell 
_LC4_D21 = LCELL( _EQ1169);
  _EQ1169=  _LC5_D27 &  _LC10_D21
         #  _LC5_D27 &  _LC7_D15;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1712~2' 
-- Equation name is '_LC5_D21', type is buried 
-- synthesized logic cell 
_LC5_D21 = LCELL( _EQ1170);
  _EQ1170= !_LC1_D20 &  _LC4_D22 &  _LC5_D22
         #  _LC4_D22 &  _LC6_D18;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1736~1' 
-- Equation name is '_LC8_D18', type is buried 
-- synthesized logic cell 
_LC8_D18 = LCELL( _EQ1171);
  _EQ1171= !_LC1_D16 &  _LC4_D22 &  _LC5_D22
         #  _LC4_D22 &  _LC6_D18;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1736~2' 
-- Equation name is '_LC7_D16', type is buried 
-- synthesized logic cell 
_LC7_D16 = LCELL( _EQ1172);
  _EQ1172=  _LC4_D16 &  _LC5_D27
         #  _LC5_D27 &  _LC6_D27 &  _LC8_D16;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1760~1' 
-- Equation name is '_LC6_D16', type is buried 
-- synthesized logic cell 
_LC6_D16 = LCELL( _EQ1173);
  _EQ1173= !_LC3_D23 &  _LC4_D22 &  _LC5_D22
         #  _LC4_D22 &  _LC6_D18;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1760~2' 
-- Equation name is '_LC2_D16', type is buried 
-- synthesized logic cell 
_LC2_D16 = LCELL( _EQ1174);
  _EQ1174=  _LC5_D16 &  _LC5_D27
         #  _LC3_D16 &  _LC5_D27 &  _LC6_D27;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1784~1' 
-- Equation name is '_LC2_D23', type is buried 
-- synthesized logic cell 
_LC2_D23 = LCELL( _EQ1175);
  _EQ1175=  _LC4_D23 &  _LC5_D27
         #  _LC1_D23 &  _LC5_D27 &  _LC6_D27;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1784~2' 
-- Equation name is '_LC6_D23', type is buried 
-- synthesized logic cell 
_LC6_D23 = LCELL( _EQ1176);
  _EQ1176=  _LC4_D22 &  _LC5_D22 & !_LC9_D23
         #  _LC4_D22 &  _LC6_D18;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1808~1' 
-- Equation name is '_LC2_D28', type is buried 
-- synthesized logic cell 
_LC2_D28 = LCELL( _EQ1177);
  _EQ1177=  _LC3_D17
         #  _LC9_D28
         #  _LC3_A1
         # !_LC5_A12;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1808~2' 
-- Equation name is '_LC3_D18', type is buried 
-- synthesized logic cell 
_LC3_D18 = LCELL( _EQ1178);
  _EQ1178=  _LC2_D28 & !_LC5_D22;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1808~3' 
-- Equation name is '_LC5_D27', type is buried 
-- synthesized logic cell 
_LC5_D27 = LCELL( _EQ1179);
  _EQ1179= !_LC8_D17 & !_LC9_D17;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1808~4' 
-- Equation name is '_LC7_D18', type is buried 
-- synthesized logic cell 
_LC7_D18 = LCELL( _EQ1180);
  _EQ1180=  _LC4_D22 &  _LC5_D22 & !_LC10_D18
         #  _LC4_D22 &  _LC6_D18;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1808~5' 
-- Equation name is '_LC2_D18', type is buried 
-- synthesized logic cell 
_LC2_D18 = LCELL( _EQ1181);
  _EQ1181=  _LC5_D18 &  _LC5_D27
         #  _LC5_D20 &  _LC5_D27 &  _LC6_D27;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1832~1' 
-- Equation name is '_LC6_D18', type is buried 
-- synthesized logic cell 
_LC6_D18 = LCELL( _EQ1182);
  _EQ1182= !_LC1_D17
         #  _LC3_D18;

-- Node name is '|bb2_pga1:153|bb1_top_timecode:18|BB1_TIMECODE_MAIN:33|~1832~2' 
-- Equation name is '_LC4_D18', type is buried 
-- synthesized logic cell 
_LC4_D18 = LCELL( _EQ1183);
  _EQ1183=  _LC4_D22 &  _LC6_D18
         #  _LC2_D20;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:97' = '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_Burst_hi8' 
-- Equation name is '_LC9_D13', type is buried 
_LC9_D13 = DFF( CTRL_DATA7, !_LC6_B27,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:96' = '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_Burst_hi9' 
-- Equation name is '_LC8_D13', type is buried 
_LC8_D13 = DFF( CTRL_DATA6, !_LC6_B27,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:95' = '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_Burst_hi10' 
-- Equation name is '_LC4_D20', type is buried 
_LC4_D20 = DFF( CTRL_DATA5, !_LC6_B27,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:94' = '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_Burst_low0' 
-- Equation name is '_LC8_D20', type is buried 
_LC8_D20 = DFF( CTRL_DATA7, !_LC2_B27,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:93' = '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_Burst_low1' 
-- Equation name is '_LC10_G23', type is buried 
_LC10_G23 = DFF( CTRL_DATA6, !_LC2_B27,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:92' = '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_Burst_low2' 
-- Equation name is '_LC3_D20', type is buried 
_LC3_D20 = DFF( CTRL_DATA5, !_LC2_B27,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:91' = '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_Burst_low3' 
-- Equation name is '_LC5_G23', type is buried 
_LC5_G23 = DFF( CTRL_DATA4, !_LC2_B27,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:90' = '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_Burst_low4' 
-- Equation name is '_LC8_G23', type is buried 
_LC8_G23 = DFF( CTRL_DATA3, !_LC2_B27,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:89' = '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_Burst_low5' 
-- Equation name is '_LC10_G15', type is buried 
_LC10_G15 = DFF( CTRL_DATA2, !_LC2_B27,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:88' = '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_Burst_low6' 
-- Equation name is '_LC6_G15', type is buried 
_LC6_G15 = DFF( CTRL_DATA1, !_LC2_B27,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:87' = '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_Burst_low7' 
-- Equation name is '_LC9_G15', type is buried 
_LC9_G15 = DFF( CTRL_DATA0, !_LC2_B27,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:70' = '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_H_hi8' 
-- Equation name is '_LC5_B1', type is buried 
_LC5_B1  = DFF( CTRL_DATA7, !_LC2_B13,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:69' = '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_H_hi9' 
-- Equation name is '_LC1_B5', type is buried 
_LC1_B5  = DFF( CTRL_DATA6, !_LC2_B13,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:68' = '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_H_hi10' 
-- Equation name is '_LC7_B9', type is buried 
_LC7_B9  = DFF( CTRL_DATA5, !_LC2_B13,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:86' = '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_H_low0' 
-- Equation name is '_LC1_B7', type is buried 
_LC1_B7  = DFF( CTRL_DATA7, !_LC3_B13,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|~85~1' = '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_H_low1~1' 
-- Equation name is '_LC6_B9', type is buried 
-- synthesized logic cell 
_LC6_B9  = LCELL( _EQ1184);
  _EQ1184=  _LC2_B7 &  _LC4_B14 &  _LC8_B1;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:85' = '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_H_low1' 
-- Equation name is '_LC2_B7', type is buried 
_LC2_B7  = DFF( CTRL_DATA6, !_LC3_B13,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:84' = '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_H_low2' 
-- Equation name is '_LC8_B1', type is buried 
_LC8_B1  = DFF( CTRL_DATA5, !_LC3_B13,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:83' = '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_H_low3' 
-- Equation name is '_LC3_B7', type is buried 
_LC3_B7  = DFF( CTRL_DATA4, !_LC3_B13,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:82' = '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_H_low4' 
-- Equation name is '_LC6_B14', type is buried 
_LC6_B14 = DFF( CTRL_DATA3, !_LC3_B13,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:81' = '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_H_low5' 
-- Equation name is '_LC4_B14', type is buried 
_LC4_B14 = DFF( CTRL_DATA2, !_LC3_B13,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:80' = '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_H_low6' 
-- Equation name is '_LC6_B11', type is buried 
_LC6_B11 = DFF( CTRL_DATA1, !_LC3_B13,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:79' = '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|vec_H_low7' 
-- Equation name is '_LC6_B5', type is buried 
_LC6_B5  = DFF( CTRL_DATA0, !_LC3_B13,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:14' 
-- Equation name is '_LC9_E10', type is buried 
_LC9_E10 = DFF( CTRL_DATA0, !_LC2_B13,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:16' 
-- Equation name is '_LC6_E7', type is buried 
_LC6_E7  = DFF( CTRL_DATA1, !_LC2_B13,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:18' 
-- Equation name is '_LC1_E5', type is buried 
_LC1_E5  = DFF( CTRL_DATA2, !_LC2_B13,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:20' 
-- Equation name is '_LC7_E7', type is buried 
_LC7_E7  = DFF( CTRL_DATA3, !_LC2_B13,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:22' 
-- Equation name is '_LC6_E8', type is buried 
_LC6_E8  = DFF( CTRL_DATA4, !_LC2_B13,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:46' 
-- Equation name is '_LC7_E6', type is buried 
_LC7_E6  = DFF( CTRL_DATA0, !_LC2_B9,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:48' 
-- Equation name is '_LC3_E6', type is buried 
_LC3_E6  = DFF( CTRL_DATA1, !_LC2_B9,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:50' 
-- Equation name is '_LC6_E6', type is buried 
_LC6_E6  = DFF( CTRL_DATA2, !_LC2_B9,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:52' 
-- Equation name is '_LC4_E6', type is buried 
_LC4_E6  = DFF( CTRL_DATA3, !_LC2_B9,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:54' 
-- Equation name is '_LC1_E6', type is buried 
_LC1_E6  = DFF( CTRL_DATA4, !_LC2_B9,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:56' 
-- Equation name is '_LC5_D5', type is buried 
_LC5_D5  = DFF( CTRL_DATA5, !_LC2_B9,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:58' 
-- Equation name is '_LC8_D5', type is buried 
_LC8_D5  = DFF( CTRL_DATA6, !_LC2_B9,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:60' 
-- Equation name is '_LC9_D5', type is buried 
_LC9_D5  = DFF( CTRL_DATA7, !_LC2_B9,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:62' 
-- Equation name is '_LC8_E4', type is buried 
_LC8_E4  = DFF( CTRL_DATA0, !_LC6_B27,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:64' 
-- Equation name is '_LC1_E13', type is buried 
_LC1_E13 = DFF( CTRL_DATA1, !_LC6_B27,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_CONTROLLER_IF:139|:66' 
-- Equation name is '_LC3_F15', type is buried 
_LC3_F15 = DFF( CTRL_DATA2, !_LC6_B27,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|BB1_LEVEL_IN:176|:3' 
-- Equation name is '_LC3_F9', type is buried 
_LC3_F9  = DFF( BB2_level, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:311' = '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|TC_data' 
-- Equation name is '_LC10_G13', type is buried 
_LC10_G13 = DFF( _EQ1185,  _LC2_G13,  VCC,  VCC);
  _EQ1185=  _LC9_G13
         # !_LC8_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:94' 
-- Equation name is '_LC1_B12', type is buried 
_LC1_B12 = DFF( _EQ1186,  _LC7_B13,  VCC,  VCC);
  _EQ1186=  _LC6_B12
         # !_LC9_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:95' 
-- Equation name is '_LC6_B12', type is buried 
_LC6_B12 = DFF( _EQ1187,  _LC7_B13,  VCC,  VCC);
  _EQ1187=  _LC7_B6 &  _LC9_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:98' 
-- Equation name is '_LC7_B13', type is buried 
_LC7_B13 = LCELL( _EQ1188);
  _EQ1188= !_LC9_B3
         #  _LC2_F25;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:113' 
-- Equation name is '_LC2_B4', type is buried 
_LC2_B4  = DFF(!_LC4_B1,  _LC1_B13,  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:117' 
-- Equation name is '_LC1_B13', type is buried 
_LC1_B13 = LCELL( _EQ1189);
  _EQ1189= !_LC4_B1
         #  _LC2_F25;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:132' 
-- Equation name is '_LC6_B10', type is buried 
_LC6_B10 = DFF( _EQ1190,  _LC10_B9,  VCC,  VCC);
  _EQ1190=  _LC1_B4
         # !_LC4_B9;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:133' 
-- Equation name is '_LC1_B4', type is buried 
_LC1_B4  = DFF( _EQ1191,  _LC10_B9,  VCC,  VCC);
  _EQ1191=  _LC4_B9 &  _LC10_B4;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:136' 
-- Equation name is '_LC10_B9', type is buried 
_LC10_B9 = LCELL( _EQ1192);
  _EQ1192= !_LC4_B9
         #  _LC2_F25;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:151' 
-- Equation name is '_LC1_B8', type is buried 
_LC1_B8  = DFF( _EQ1193,  _LC3_B1,  VCC,  VCC);
  _EQ1193=  _LC6_B8
         # !_LC10_B1;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:152' 
-- Equation name is '_LC6_B8', type is buried 
_LC6_B8  = DFF( _EQ1194,  _LC3_B1,  VCC,  VCC);
  _EQ1194=  _LC4_B10 &  _LC10_B1;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:155' 
-- Equation name is '_LC3_B1', type is buried 
_LC3_B1  = LCELL( _EQ1195);
  _EQ1195= !_LC10_B1
         #  _LC2_F25;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:186' 
-- Equation name is '_LC3_B6', type is buried 
_LC3_B6  = DFF( _EQ1196,  _LC6_B1,  VCC,  VCC);
  _EQ1196=  _LC9_B6
         # !_LC1_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:187' 
-- Equation name is '_LC9_B6', type is buried 
_LC9_B6  = DFF( _EQ1197,  _LC6_B1,  VCC,  VCC);
  _EQ1197=  _LC1_B3 &  _LC4_B2;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:188' 
-- Equation name is '_LC5_B2', type is buried 
_LC5_B2  = DFF( _EQ1198,  _LC7_B1,  VCC,  VCC);
  _EQ1198=  _LC10_B2
         # !_LC7_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:189' 
-- Equation name is '_LC10_B2', type is buried 
_LC10_B2 = DFF( _EQ1199,  _LC7_B1,  VCC,  VCC);
  _EQ1199=  _LC5_G5 &  _LC7_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:190' 
-- Equation name is '_LC4_G5', type is buried 
_LC4_G5  = DFF( _EQ1200,  _LC5_G13,  VCC,  VCC);
  _EQ1200=  _LC10_G5
         # !_LC4_B7;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:191' 
-- Equation name is '_LC10_G5', type is buried 
_LC10_G5 = DFF( _EQ1201,  _LC5_G13,  VCC,  VCC);
  _EQ1201=  _LC4_B7 &  _LC5_B8;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:198' 
-- Equation name is '_LC6_B1', type is buried 
_LC6_B1  = LCELL( _EQ1202);
  _EQ1202= !_LC1_B3
         #  _LC2_F25;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:199' 
-- Equation name is '_LC7_B1', type is buried 
_LC7_B1  = LCELL( _EQ1203);
  _EQ1203= !_LC7_B3
         #  _LC2_F25;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:200' 
-- Equation name is '_LC5_G13', type is buried 
_LC5_G13 = LCELL( _EQ1204);
  _EQ1204= !_LC4_B7
         #  _LC2_F25;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:292' 
-- Equation name is '_LC3_G7', type is buried 
_LC3_G7  = DFF( _EQ1205,  _LC2_G13,  VCC,  VCC);
  _EQ1205=  _LC5_G7
         # !_LC8_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:293' 
-- Equation name is '_LC5_G7', type is buried 
_LC5_G7  = DFF( _EQ1206,  _LC2_G13,  VCC,  VCC);
  _EQ1206=  _LC5_B12 &  _LC8_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:296' 
-- Equation name is '_LC2_G13', type is buried 
_LC2_G13 = LCELL( _EQ1207);
  _EQ1207= !_LC8_B3
         #  _LC2_F25;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|:312' 
-- Equation name is '_LC9_G13', type is buried 
_LC9_G13 = DFF( _EQ1208,  _LC2_G13,  VCC,  VCC);
  _EQ1208=  _LC8_B3 &  _LC8_G13;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:108|:22' = '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:108|QH' 
-- Equation name is '_LC5_B12', type is buried 
_LC5_B12 = DFF( _EQ1209,  _LC7_B13,  VCC,  VCC);
  _EQ1209=  _LC9_B3 &  _LC10_B12
         #  CTRL_DATA7 & !_LC9_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:108|:15' 
-- Equation name is '_LC7_B12', type is buried 
_LC7_B12 = DFF( _EQ1210,  _LC7_B13,  VCC,  VCC);
  _EQ1210=  _LC1_B12 &  _LC9_B3
         #  CTRL_DATA0 & !_LC9_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:108|:16' 
-- Equation name is '_LC2_B12', type is buried 
_LC2_B12 = DFF( _EQ1211,  _LC7_B13,  VCC,  VCC);
  _EQ1211=  _LC7_B12 &  _LC9_B3
         #  CTRL_DATA1 & !_LC9_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:108|:17' 
-- Equation name is '_LC8_B12', type is buried 
_LC8_B12 = DFF( _EQ1212,  _LC7_B13,  VCC,  VCC);
  _EQ1212=  _LC2_B12 &  _LC9_B3
         #  CTRL_DATA2 & !_LC9_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:108|:18' 
-- Equation name is '_LC3_B12', type is buried 
_LC3_B12 = DFF( _EQ1213,  _LC7_B13,  VCC,  VCC);
  _EQ1213=  _LC8_B12 &  _LC9_B3
         #  CTRL_DATA3 & !_LC9_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:108|:19' 
-- Equation name is '_LC9_B12', type is buried 
_LC9_B12 = DFF( _EQ1214,  _LC7_B13,  VCC,  VCC);
  _EQ1214=  _LC3_B12 &  _LC9_B3
         #  CTRL_DATA4 & !_LC9_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:108|:20' 
-- Equation name is '_LC4_B12', type is buried 
_LC4_B12 = DFF( _EQ1215,  _LC7_B13,  VCC,  VCC);
  _EQ1215=  _LC9_B3 &  _LC9_B12
         #  CTRL_DATA5 & !_LC9_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:108|:21' 
-- Equation name is '_LC10_B12', type is buried 
_LC10_B12 = DFF( _EQ1216,  _LC7_B13,  VCC,  VCC);
  _EQ1216=  _LC4_B12 &  _LC9_B3
         #  CTRL_DATA6 & !_LC9_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:127|:22' = '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:127|QH' 
-- Equation name is '_LC10_B4', type is buried 
_LC10_B4 = DFF( _EQ1217,  _LC1_B13,  VCC,  VCC);
  _EQ1217=  _LC4_B1 &  _LC5_B4
         #  CTRL_DATA7 & !_LC4_B1;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:127|:15' 
-- Equation name is '_LC6_B4', type is buried 
_LC6_B4  = DFF( _EQ1218,  _LC1_B13,  VCC,  VCC);
  _EQ1218=  _LC2_B4 &  _LC4_B1
         #  CTRL_DATA0 & !_LC4_B1;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:127|:16' 
-- Equation name is '_LC7_B4', type is buried 
_LC7_B4  = DFF( _EQ1219,  _LC1_B13,  VCC,  VCC);
  _EQ1219=  _LC4_B1 &  _LC6_B4
         #  CTRL_DATA1 & !_LC4_B1;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:127|:17' 
-- Equation name is '_LC3_B4', type is buried 
_LC3_B4  = DFF( _EQ1220,  _LC1_B13,  VCC,  VCC);
  _EQ1220=  _LC4_B1 &  _LC7_B4
         #  CTRL_DATA2 & !_LC4_B1;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:127|:18' 
-- Equation name is '_LC8_B4', type is buried 
_LC8_B4  = DFF( _EQ1221,  _LC1_B13,  VCC,  VCC);
  _EQ1221=  _LC3_B4 &  _LC4_B1
         #  CTRL_DATA3 & !_LC4_B1;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:127|:19' 
-- Equation name is '_LC4_B4', type is buried 
_LC4_B4  = DFF( _EQ1222,  _LC1_B13,  VCC,  VCC);
  _EQ1222=  _LC4_B1 &  _LC8_B4
         #  CTRL_DATA4 & !_LC4_B1;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:127|:20' 
-- Equation name is '_LC9_B4', type is buried 
_LC9_B4  = DFF( _EQ1223,  _LC1_B13,  VCC,  VCC);
  _EQ1223=  _LC4_B1 &  _LC4_B4
         #  CTRL_DATA5 & !_LC4_B1;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:127|:21' 
-- Equation name is '_LC5_B4', type is buried 
_LC5_B4  = DFF( _EQ1224,  _LC1_B13,  VCC,  VCC);
  _EQ1224=  _LC4_B1 &  _LC9_B4
         #  CTRL_DATA6 & !_LC4_B1;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:146|:22' = '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:146|QH' 
-- Equation name is '_LC4_B10', type is buried 
_LC4_B10 = DFF( _EQ1225,  _LC10_B9,  VCC,  VCC);
  _EQ1225=  _LC2_B10 &  _LC4_B9
         #  CTRL_DATA7 & !_LC4_B9;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:146|:15' 
-- Equation name is '_LC5_B10', type is buried 
_LC5_B10 = DFF( _EQ1226,  _LC10_B9,  VCC,  VCC);
  _EQ1226=  _LC4_B9 &  _LC6_B10
         #  CTRL_DATA0 & !_LC4_B9;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:146|:16' 
-- Equation name is '_LC9_B10', type is buried 
_LC9_B10 = DFF( _EQ1227,  _LC10_B9,  VCC,  VCC);
  _EQ1227=  _LC4_B9 &  _LC5_B10
         #  CTRL_DATA1 & !_LC4_B9;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:146|:17' 
-- Equation name is '_LC3_B10', type is buried 
_LC3_B10 = DFF( _EQ1228,  _LC10_B9,  VCC,  VCC);
  _EQ1228=  _LC4_B9 &  _LC9_B10
         #  CTRL_DATA2 & !_LC4_B9;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:146|:18' 
-- Equation name is '_LC7_B10', type is buried 
_LC7_B10 = DFF( _EQ1229,  _LC10_B9,  VCC,  VCC);
  _EQ1229=  _LC3_B10 &  _LC4_B9
         #  CTRL_DATA3 & !_LC4_B9;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:146|:19' 
-- Equation name is '_LC1_B10', type is buried 
_LC1_B10 = DFF( _EQ1230,  _LC10_B9,  VCC,  VCC);
  _EQ1230=  _LC4_B9 &  _LC7_B10
         #  CTRL_DATA4 & !_LC4_B9;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:146|:20' 
-- Equation name is '_LC8_B10', type is buried 
_LC8_B10 = DFF( _EQ1231,  _LC10_B9,  VCC,  VCC);
  _EQ1231=  _LC1_B10 &  _LC4_B9
         #  CTRL_DATA5 & !_LC4_B9;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:146|:21' 
-- Equation name is '_LC2_B10', type is buried 
_LC2_B10 = DFF( _EQ1232,  _LC10_B9,  VCC,  VCC);
  _EQ1232=  _LC4_B9 &  _LC8_B10
         #  CTRL_DATA6 & !_LC4_B9;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:165|:22' = '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:165|QH' 
-- Equation name is '_LC5_B8', type is buried 
_LC5_B8  = DFF( _EQ1233,  _LC3_B1,  VCC,  VCC);
  _EQ1233=  _LC10_B1 &  _LC10_B8
         #  CTRL_DATA7 & !_LC10_B1;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:165|:15' 
-- Equation name is '_LC7_B8', type is buried 
_LC7_B8  = DFF( _EQ1234,  _LC3_B1,  VCC,  VCC);
  _EQ1234=  _LC1_B8 &  _LC10_B1
         #  CTRL_DATA0 & !_LC10_B1;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:165|:16' 
-- Equation name is '_LC2_B8', type is buried 
_LC2_B8  = DFF( _EQ1235,  _LC3_B1,  VCC,  VCC);
  _EQ1235=  _LC7_B8 &  _LC10_B1
         #  CTRL_DATA1 & !_LC10_B1;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:165|:17' 
-- Equation name is '_LC8_B8', type is buried 
_LC8_B8  = DFF( _EQ1236,  _LC3_B1,  VCC,  VCC);
  _EQ1236=  _LC2_B8 &  _LC10_B1
         #  CTRL_DATA2 & !_LC10_B1;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:165|:18' 
-- Equation name is '_LC3_B8', type is buried 
_LC3_B8  = DFF( _EQ1237,  _LC3_B1,  VCC,  VCC);
  _EQ1237=  _LC8_B8 &  _LC10_B1
         #  CTRL_DATA3 & !_LC10_B1;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:165|:19' 
-- Equation name is '_LC9_B8', type is buried 
_LC9_B8  = DFF( _EQ1238,  _LC3_B1,  VCC,  VCC);
  _EQ1238=  _LC3_B8 &  _LC10_B1
         #  CTRL_DATA4 & !_LC10_B1;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:165|:20' 
-- Equation name is '_LC4_B8', type is buried 
_LC4_B8  = DFF( _EQ1239,  _LC3_B1,  VCC,  VCC);
  _EQ1239=  _LC9_B8 &  _LC10_B1
         #  CTRL_DATA5 & !_LC10_B1;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:165|:21' 
-- Equation name is '_LC10_B8', type is buried 
_LC10_B8 = DFF( _EQ1240,  _LC3_B1,  VCC,  VCC);
  _EQ1240=  _LC4_B8 &  _LC10_B1
         #  CTRL_DATA6 & !_LC10_B1;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:228|:22' = '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:228|QH' 
-- Equation name is '_LC7_B6', type is buried 
_LC7_B6  = DFF( _EQ1241,  _LC6_B1,  VCC,  VCC);
  _EQ1241=  _LC1_B3 &  _LC6_B6
         #  CTRL_DATA7 & !_LC1_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:228|:15' 
-- Equation name is '_LC10_B6', type is buried 
_LC10_B6 = DFF( _EQ1242,  _LC6_B1,  VCC,  VCC);
  _EQ1242=  _LC1_B3 &  _LC3_B6
         #  CTRL_DATA0 & !_LC1_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:228|:16' 
-- Equation name is '_LC4_B6', type is buried 
_LC4_B6  = DFF( _EQ1243,  _LC6_B1,  VCC,  VCC);
  _EQ1243=  _LC1_B3 &  _LC10_B6
         #  CTRL_DATA1 & !_LC1_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:228|:17' 
-- Equation name is '_LC5_B6', type is buried 
_LC5_B6  = DFF( _EQ1244,  _LC6_B1,  VCC,  VCC);
  _EQ1244=  _LC1_B3 &  _LC4_B6
         #  CTRL_DATA2 & !_LC1_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:228|:18' 
-- Equation name is '_LC2_B6', type is buried 
_LC2_B6  = DFF( _EQ1245,  _LC6_B1,  VCC,  VCC);
  _EQ1245=  _LC1_B3 &  _LC5_B6
         #  CTRL_DATA3 & !_LC1_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:228|:19' 
-- Equation name is '_LC8_B6', type is buried 
_LC8_B6  = DFF( _EQ1246,  _LC6_B1,  VCC,  VCC);
  _EQ1246=  _LC1_B3 &  _LC2_B6
         #  CTRL_DATA4 & !_LC1_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:228|:20' 
-- Equation name is '_LC1_B6', type is buried 
_LC1_B6  = DFF( _EQ1247,  _LC6_B1,  VCC,  VCC);
  _EQ1247=  _LC1_B3 &  _LC8_B6
         #  CTRL_DATA5 & !_LC1_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:228|:21' 
-- Equation name is '_LC6_B6', type is buried 
_LC6_B6  = DFF( _EQ1248,  _LC6_B1,  VCC,  VCC);
  _EQ1248=  _LC1_B3 &  _LC1_B6
         #  CTRL_DATA6 & !_LC1_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:229|:22' = '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:229|QH' 
-- Equation name is '_LC4_B2', type is buried 
_LC4_B2  = DFF( _EQ1249,  _LC7_B1,  VCC,  VCC);
  _EQ1249=  _LC7_B3 &  _LC9_B2
         #  CTRL_DATA7 & !_LC7_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:229|:15' 
-- Equation name is '_LC6_B2', type is buried 
_LC6_B2  = DFF( _EQ1250,  _LC7_B1,  VCC,  VCC);
  _EQ1250=  _LC5_B2 &  _LC7_B3
         #  CTRL_DATA0 & !_LC7_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:229|:16' 
-- Equation name is '_LC1_B2', type is buried 
_LC1_B2  = DFF( _EQ1251,  _LC7_B1,  VCC,  VCC);
  _EQ1251=  _LC6_B2 &  _LC7_B3
         #  CTRL_DATA1 & !_LC7_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:229|:17' 
-- Equation name is '_LC7_B2', type is buried 
_LC7_B2  = DFF( _EQ1252,  _LC7_B1,  VCC,  VCC);
  _EQ1252=  _LC1_B2 &  _LC7_B3
         #  CTRL_DATA2 & !_LC7_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:229|:18' 
-- Equation name is '_LC2_B2', type is buried 
_LC2_B2  = DFF( _EQ1253,  _LC7_B1,  VCC,  VCC);
  _EQ1253=  _LC7_B2 &  _LC7_B3
         #  CTRL_DATA3 & !_LC7_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:229|:19' 
-- Equation name is '_LC8_B2', type is buried 
_LC8_B2  = DFF( _EQ1254,  _LC7_B1,  VCC,  VCC);
  _EQ1254=  _LC2_B2 &  _LC7_B3
         #  CTRL_DATA4 & !_LC7_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:229|:20' 
-- Equation name is '_LC3_B2', type is buried 
_LC3_B2  = DFF( _EQ1255,  _LC7_B1,  VCC,  VCC);
  _EQ1255=  _LC7_B3 &  _LC8_B2
         #  CTRL_DATA5 & !_LC7_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:229|:21' 
-- Equation name is '_LC9_B2', type is buried 
_LC9_B2  = DFF( _EQ1256,  _LC7_B1,  VCC,  VCC);
  _EQ1256=  _LC3_B2 &  _LC7_B3
         #  CTRL_DATA6 & !_LC7_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:230|:22' = '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:230|QH' 
-- Equation name is '_LC5_G5', type is buried 
_LC5_G5  = DFF( _EQ1257,  _LC5_G13,  VCC,  VCC);
  _EQ1257=  _LC4_B7 &  _LC7_G5
         #  CTRL_DATA7 & !_LC4_B7;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:230|:15' 
-- Equation name is '_LC9_G5', type is buried 
_LC9_G5  = DFF( _EQ1258,  _LC5_G13,  VCC,  VCC);
  _EQ1258=  _LC4_B7 &  _LC4_G5
         #  CTRL_DATA0 & !_LC4_B7;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:230|:16' 
-- Equation name is '_LC3_G5', type is buried 
_LC3_G5  = DFF( _EQ1259,  _LC5_G13,  VCC,  VCC);
  _EQ1259=  _LC4_B7 &  _LC9_G5
         #  CTRL_DATA1 & !_LC4_B7;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:230|:17' 
-- Equation name is '_LC8_G5', type is buried 
_LC8_G5  = DFF( _EQ1260,  _LC5_G13,  VCC,  VCC);
  _EQ1260=  _LC3_G5 &  _LC4_B7
         #  CTRL_DATA2 & !_LC4_B7;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:230|:18' 
-- Equation name is '_LC1_G5', type is buried 
_LC1_G5  = DFF( _EQ1261,  _LC5_G13,  VCC,  VCC);
  _EQ1261=  _LC4_B7 &  _LC8_G5
         #  CTRL_DATA3 & !_LC4_B7;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:230|:19' 
-- Equation name is '_LC6_G5', type is buried 
_LC6_G5  = DFF( _EQ1262,  _LC5_G13,  VCC,  VCC);
  _EQ1262=  _LC1_G5 &  _LC4_B7
         #  CTRL_DATA4 & !_LC4_B7;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:230|:20' 
-- Equation name is '_LC2_G5', type is buried 
_LC2_G5  = DFF( _EQ1263,  _LC5_G13,  VCC,  VCC);
  _EQ1263=  _LC4_B7 &  _LC6_G5
         #  CTRL_DATA5 & !_LC4_B7;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:230|:21' 
-- Equation name is '_LC7_G5', type is buried 
_LC7_G5  = DFF( _EQ1264,  _LC5_G13,  VCC,  VCC);
  _EQ1264=  _LC2_G5 &  _LC4_B7
         #  CTRL_DATA6 & !_LC4_B7;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:306|:22' = '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:306|QH' 
-- Equation name is '_LC8_G13', type is buried 
_LC8_G13 = DFF( _EQ1265,  _LC2_G13,  VCC,  VCC);
  _EQ1265=  CTRL_DATA7 & !_LC8_B3
         #  _LC3_G13 &  _LC8_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:306|:15' 
-- Equation name is '_LC2_G7', type is buried 
_LC2_G7  = DFF( _EQ1266,  _LC2_G13,  VCC,  VCC);
  _EQ1266=  CTRL_DATA0 & !_LC8_B3
         #  _LC3_G7 &  _LC8_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:306|:16' 
-- Equation name is '_LC8_G7', type is buried 
_LC8_G7  = DFF( _EQ1267,  _LC2_G13,  VCC,  VCC);
  _EQ1267=  CTRL_DATA1 & !_LC8_B3
         #  _LC2_G7 &  _LC8_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:306|:17' 
-- Equation name is '_LC9_G7', type is buried 
_LC9_G7  = DFF( _EQ1268,  _LC2_G13,  VCC,  VCC);
  _EQ1268=  CTRL_DATA2 & !_LC8_B3
         #  _LC8_B3 &  _LC8_G7;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:306|:18' 
-- Equation name is '_LC6_G13', type is buried 
_LC6_G13 = DFF( _EQ1269,  _LC2_G13,  VCC,  VCC);
  _EQ1269=  CTRL_DATA3 & !_LC8_B3
         #  _LC8_B3 &  _LC9_G7;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:306|:19' 
-- Equation name is '_LC1_G13', type is buried 
_LC1_G13 = DFF( _EQ1270,  _LC2_G13,  VCC,  VCC);
  _EQ1270=  CTRL_DATA4 & !_LC8_B3
         #  _LC6_G13 &  _LC8_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:306|:20' 
-- Equation name is '_LC7_G13', type is buried 
_LC7_G13 = DFF( _EQ1271,  _LC2_G13,  VCC,  VCC);
  _EQ1271=  CTRL_DATA5 & !_LC8_B3
         #  _LC1_G13 &  _LC8_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|ctrl_if_tcreg:174|74166:306|:21' 
-- Equation name is '_LC3_G13', type is buried 
_LC3_G13 = DFF( _EQ1272,  _LC2_G13,  VCC,  VCC);
  _EQ1272=  CTRL_DATA6 & !_LC8_B3
         #  _LC7_G13 &  _LC8_B3;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|74138:4|:15' = '|bb2_pga1:153|bb2_ctrl_if:117|74138:4|Y0N' 
-- Equation name is '_LC2_B13', type is buried 
!_LC2_B13 = _LC2_B13~NOT;
_LC2_B13~NOT = LCELL( _EQ1273);
  _EQ1273= !ctrl_adr0 & !ctrl_adr1 & !ctrl_adr2 &  _LC8_B13;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|74138:4|:16' = '|bb2_pga1:153|bb2_ctrl_if:117|74138:4|Y1N' 
-- Equation name is '_LC3_B13', type is buried 
!_LC3_B13 = _LC3_B13~NOT;
_LC3_B13~NOT = LCELL( _EQ1274);
  _EQ1274=  ctrl_adr0 & !ctrl_adr1 & !ctrl_adr2 &  _LC8_B13;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|74138:4|:17' = '|bb2_pga1:153|bb2_ctrl_if:117|74138:4|Y2N' 
-- Equation name is '_LC2_B27', type is buried 
!_LC2_B27 = _LC2_B27~NOT;
_LC2_B27~NOT = LCELL( _EQ1275);
  _EQ1275= !ctrl_adr0 &  ctrl_adr1 & !ctrl_adr2 &  _LC8_B13;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|74138:4|:18' = '|bb2_pga1:153|bb2_ctrl_if:117|74138:4|Y3N' 
-- Equation name is '_LC6_B27', type is buried 
!_LC6_B27 = _LC6_B27~NOT;
_LC6_B27~NOT = LCELL( _EQ1276);
  _EQ1276=  ctrl_adr0 &  ctrl_adr1 & !ctrl_adr2 &  _LC8_B13;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|74138:4|:19' = '|bb2_pga1:153|bb2_ctrl_if:117|74138:4|Y4N' 
-- Equation name is '_LC2_B9', type is buried 
!_LC2_B9 = _LC2_B9~NOT;
_LC2_B9~NOT = LCELL( _EQ1277);
  _EQ1277= !ctrl_adr0 & !ctrl_adr1 &  ctrl_adr2 &  _LC8_B13;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|74138:4|:1' 
-- Equation name is '_LC8_B13', type is buried 
_LC8_B13 = LCELL( _EQ1278);
  _EQ1278= !ctrl_adr3 &  ctrl_adr4 & !_WE;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|74138:164|:15' = '|bb2_pga1:153|bb2_ctrl_if:117|74138:164|Y0N' 
-- Equation name is '_LC8_B3', type is buried 
!_LC8_B3 = _LC8_B3~NOT;
_LC8_B3~NOT = LCELL( _EQ1279);
  _EQ1279= !ctrl_adr0 & !ctrl_adr1 & !ctrl_adr2 &  _LC7_B7;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|74138:164|:16' = '|bb2_pga1:153|bb2_ctrl_if:117|74138:164|Y1N' 
-- Equation name is '_LC9_B3', type is buried 
!_LC9_B3 = _LC9_B3~NOT;
_LC9_B3~NOT = LCELL( _EQ1280);
  _EQ1280=  ctrl_adr0 & !ctrl_adr1 & !ctrl_adr2 &  _LC7_B7;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|74138:164|:17' = '|bb2_pga1:153|bb2_ctrl_if:117|74138:164|Y2N' 
-- Equation name is '_LC1_B3', type is buried 
!_LC1_B3 = _LC1_B3~NOT;
_LC1_B3~NOT = LCELL( _EQ1281);
  _EQ1281= !ctrl_adr0 &  ctrl_adr1 & !ctrl_adr2 &  _LC7_B7;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|74138:164|:18' = '|bb2_pga1:153|bb2_ctrl_if:117|74138:164|Y3N' 
-- Equation name is '_LC7_B3', type is buried 
!_LC7_B3 = _LC7_B3~NOT;
_LC7_B3~NOT = LCELL( _EQ1282);
  _EQ1282=  ctrl_adr0 &  ctrl_adr1 & !ctrl_adr2 &  _LC7_B7;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|74138:164|:19' = '|bb2_pga1:153|bb2_ctrl_if:117|74138:164|Y4N' 
-- Equation name is '_LC4_B7', type is buried 
!_LC4_B7 = _LC4_B7~NOT;
_LC4_B7~NOT = LCELL( _EQ1283);
  _EQ1283= !ctrl_adr0 & !ctrl_adr1 &  ctrl_adr2 &  _LC7_B7;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|74138:164|:20' = '|bb2_pga1:153|bb2_ctrl_if:117|74138:164|Y5N' 
-- Equation name is '_LC10_B1', type is buried 
!_LC10_B1 = _LC10_B1~NOT;
_LC10_B1~NOT = LCELL( _EQ1284);
  _EQ1284=  ctrl_adr0 & !ctrl_adr1 &  ctrl_adr2 &  _LC7_B7;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|74138:164|:21' = '|bb2_pga1:153|bb2_ctrl_if:117|74138:164|Y6N' 
-- Equation name is '_LC4_B9', type is buried 
!_LC4_B9 = _LC4_B9~NOT;
_LC4_B9~NOT = LCELL( _EQ1285);
  _EQ1285= !ctrl_adr0 &  ctrl_adr1 &  ctrl_adr2 &  _LC7_B7;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|74138:164|:22' = '|bb2_pga1:153|bb2_ctrl_if:117|74138:164|Y7N' 
-- Equation name is '_LC4_B1', type is buried 
!_LC4_B1 = _LC4_B1~NOT;
_LC4_B1~NOT = LCELL( _EQ1286);
  _EQ1286=  ctrl_adr0 &  ctrl_adr1 &  ctrl_adr2 &  _LC7_B7;

-- Node name is '|bb2_pga1:153|bb2_ctrl_if:117|74138:164|:1' 
-- Equation name is '_LC7_B7', type is buried 
_LC7_B7  = LCELL( _EQ1287);
  _EQ1287=  ctrl_adr3 &  ctrl_adr4 & !_WE;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|:12' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|burst_count0' 
-- Equation name is '_LC5_D6', type is buried 
_LC5_D6  = DFF( _EQ1288, GLOBAL( CLK),  VCC,  VCC);
  _EQ1288=  _LC5_D6 & !_LC6_F19 & !_LC8_D6
         # !_LC1_D6 &  _LC5_D6 &  _LC8_D6
         #  _LC1_D6 & !_LC5_D6 &  _LC8_D6;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|:11' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|burst_count1' 
-- Equation name is '_LC2_D9', type is buried 
_LC2_D9  = DFF( _EQ1289, GLOBAL( CLK),  VCC,  VCC);
  _EQ1289=  _LC2_D9 & !_LC6_F19 & !_LC8_D6
         #  _LC6_D9 &  _LC8_D6;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|:10' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|burst_count2' 
-- Equation name is '_LC8_D9', type is buried 
_LC8_D9  = DFF( _EQ1290, GLOBAL( CLK),  VCC,  VCC);
  _EQ1290= !_LC6_F19 & !_LC8_D6 &  _LC8_D9
         #  _LC1_D9 &  _LC8_D6;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|:9' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|burst_count3' 
-- Equation name is '_LC7_D9', type is buried 
_LC7_D9  = DFF( _EQ1291, GLOBAL( CLK),  VCC,  VCC);
  _EQ1291= !_LC6_F19 &  _LC7_D9 & !_LC8_D6
         #  _LC8_D6 &  _LC9_D9;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|:8' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|burst_count4' 
-- Equation name is '_LC9_D6', type is buried 
_LC9_D6  = DFF( _EQ1292, GLOBAL( CLK),  VCC,  VCC);
  _EQ1292= !_LC6_F19 & !_LC8_D6 &  _LC9_D6
         #  _LC5_D9 &  _LC8_D6;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|:7' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|burst_count5' 
-- Equation name is '_LC3_D25', type is buried 
_LC3_D25 = DFF( _EQ1293, GLOBAL( CLK),  VCC,  VCC);
  _EQ1293=  _LC3_D25 & !_LC6_F19 & !_LC8_D6
         #  _LC1_D25 &  _LC8_D6;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|:6' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|burst_count6' 
-- Equation name is '_LC7_D25', type is buried 
_LC7_D25 = DFF( _EQ1294, GLOBAL( CLK),  VCC,  VCC);
  _EQ1294= !_LC6_F19 &  _LC7_D25 & !_LC8_D6
         #  _LC8_D6 &  _LC8_D25;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|:5' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|burst_count7' 
-- Equation name is '_LC2_D25', type is buried 
_LC2_D25 = DFF( _EQ1295, GLOBAL( CLK),  VCC,  VCC);
  _EQ1295=  _LC2_D25 & !_LC6_F19 & !_LC8_D6
         #  _LC5_D25 &  _LC8_D6;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|LPM_ADD_SUB:175|addcore:adder|:79' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_D9', type is buried 
_LC3_D9  = LCELL( _EQ1296);
  _EQ1296=  _LC2_D9 &  _LC5_D6 &  _LC8_D9;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|LPM_ADD_SUB:175|addcore:adder|:87' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_D9', type is buried 
_LC4_D9  = LCELL( _EQ1297);
  _EQ1297=  _LC3_D9 &  _LC7_D9 &  _LC9_D6;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|LPM_ADD_SUB:175|addcore:adder|:91' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC9_D25', type is buried 
_LC9_D25 = LCELL( _EQ1298);
  _EQ1298=  _LC3_D25 &  _LC4_D9;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|state~1' 
-- Equation name is '_LC7_D6', type is buried 
_LC7_D6  = DFF( _LC1_D6, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|state~2' 
-- Equation name is '_LC1_D6', type is buried 
_LC1_D6  = DFF( _EQ1299, GLOBAL( CLK),  VCC,  VCC);
  _EQ1299= !_LC3_D6 &  _LC7_D6
         #  _LC6_F19 & !_LC8_D6;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|state~3~2' 
-- Equation name is '_LC10_D6', type is buried 
-- synthesized logic cell 
_LC10_D6 = LCELL( _EQ1300);
  _EQ1300= !_LC1_D6 &  _LC3_D6;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|state~3' 
-- Equation name is '_LC8_D6', type is buried 
_LC8_D6  = DFF( _EQ1301, GLOBAL( CLK),  VCC,  VCC);
  _EQ1301= !_LC7_D6 &  _LC8_D6
         # !_LC3_D6 &  _LC8_D6
         #  _LC6_F19 & !_LC7_D6
         # !_LC3_D6 &  _LC6_F19;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|:3' 
-- Equation name is '_LC6_D25', type is buried 
_LC6_D25 = DFF( _EQ1302, GLOBAL( CLK),  VCC,  VCC);
  _EQ1302=  _LC6_D25 &  _LC8_D6
         #  _LC8_D6 &  _LC10_D6
         # !_LC6_F19 & !_LC8_D6;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|~217~1' 
-- Equation name is '_LC10_D9', type is buried 
-- synthesized logic cell 
_LC10_D9 = LCELL( _EQ1303);
  _EQ1303=  _LC7_D9
         #  _LC8_D9
         # !_LC2_D9;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|~217~2' 
-- Equation name is '_LC4_D25', type is buried 
-- synthesized logic cell 
_LC4_D25 = LCELL( _EQ1304);
  _EQ1304= !_LC2_D25
         #  _LC7_D25
         # !_LC3_D25;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|:217' 
-- Equation name is '_LC3_D6', type is buried 
!_LC3_D6 = _LC3_D6~NOT;
_LC3_D6~NOT = LCELL( _EQ1305);
  _EQ1305=  _LC10_D9
         #  _LC5_D6
         #  _LC4_D25
         #  _LC9_D6;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|~256~1' 
-- Equation name is '_LC5_D25', type is buried 
-- synthesized logic cell 
_LC5_D25 = LCELL( _EQ1306);
  _EQ1306= !_LC1_D6 &  _LC2_D25
         #  _LC2_D25 & !_LC9_D25
         #  _LC2_D25 & !_LC7_D25
         #  _LC1_D6 & !_LC2_D25 &  _LC7_D25 &  _LC9_D25;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|~266~1' 
-- Equation name is '_LC8_D25', type is buried 
-- synthesized logic cell 
_LC8_D25 = LCELL( _EQ1307);
  _EQ1307= !_LC1_D6 &  _LC7_D25
         # !_LC3_D25 &  _LC7_D25
         # !_LC4_D9 &  _LC7_D25
         #  _LC1_D6 &  _LC3_D25 &  _LC4_D9 & !_LC7_D25;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|~275~1' 
-- Equation name is '_LC1_D25', type is buried 
-- synthesized logic cell 
_LC1_D25 = LCELL( _EQ1308);
  _EQ1308= !_LC1_D6 &  _LC3_D25
         #  _LC3_D25 & !_LC4_D9
         #  _LC1_D6 & !_LC3_D25 &  _LC4_D9;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|~284~1' 
-- Equation name is '_LC5_D9', type is buried 
-- synthesized logic cell 
_LC5_D9  = LCELL( _EQ1309);
  _EQ1309= !_LC1_D6 &  _LC9_D6
         # !_LC7_D9 &  _LC9_D6
         # !_LC3_D9 &  _LC9_D6
         #  _LC1_D6 &  _LC3_D9 &  _LC7_D9 & !_LC9_D6;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|~293~1' 
-- Equation name is '_LC9_D9', type is buried 
-- synthesized logic cell 
_LC9_D9  = LCELL( _EQ1310);
  _EQ1310= !_LC1_D6 &  _LC7_D9
         # !_LC3_D9 &  _LC7_D9
         #  _LC1_D6 &  _LC3_D9 & !_LC7_D9;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|~302~1' 
-- Equation name is '_LC1_D9', type is buried 
-- synthesized logic cell 
_LC1_D9  = LCELL( _EQ1311);
  _EQ1311= !_LC1_D6 &  _LC8_D9
         # !_LC5_D6 &  _LC8_D9
         # !_LC2_D9 &  _LC8_D9
         #  _LC1_D6 &  _LC2_D9 &  _LC5_D6 & !_LC8_D9;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_FLASH_BURST_RAM_ON:3|~311~1' 
-- Equation name is '_LC6_D9', type is buried 
-- synthesized logic cell 
_LC6_D9  = LCELL( _EQ1312);
  _EQ1312= !_LC1_D6 &  _LC2_D9
         #  _LC1_D6 & !_LC2_D9 &  _LC5_D6
         #  _LC2_D9 & !_LC5_D6;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:34' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount0' 
-- Equation name is '_LC5_G26', type is buried 
_LC5_G26 = DFF( _EQ1313, GLOBAL( CLK),  VCC,  VCC);
  _EQ1313= !_LC4_F15 &  _LC5_G26 & !_LC7_F17
         #  _LC2_F7 &  _LC4_F15 & !_LC5_G26 & !_LC7_F17
         # !_LC2_F7 &  _LC5_G26;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:33' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount1' 
-- Equation name is '_LC8_G26', type is buried 
_LC8_G26 = DFF( _EQ1314, GLOBAL( CLK),  VCC,  VCC);
  _EQ1314=  _LC2_F7 &  _LC6_G26 & !_LC7_F17
         # !_LC2_F7 &  _LC8_G26;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:32' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount2' 
-- Equation name is '_LC9_G26', type is buried 
_LC9_G26 = DFF( _EQ1315, GLOBAL( CLK),  VCC,  VCC);
  _EQ1315=  _LC2_F7 &  _LC4_G26 & !_LC7_F17
         # !_LC2_F7 &  _LC9_G26;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:31' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount3' 
-- Equation name is '_LC3_G19', type is buried 
_LC3_G19 = DFF( _EQ1316, GLOBAL( CLK),  VCC,  VCC);
  _EQ1316=  _LC2_F7 & !_LC7_F17 &  _LC9_G19
         # !_LC2_F7 &  _LC3_G19;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:30' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount4' 
-- Equation name is '_LC6_G19', type is buried 
_LC6_G19 = DFF( _EQ1317, GLOBAL( CLK),  VCC,  VCC);
  _EQ1317=  _LC2_F7 &  _LC2_G19 & !_LC7_F17
         # !_LC2_F7 &  _LC6_G19;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:29' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount5' 
-- Equation name is '_LC4_G19', type is buried 
_LC4_G19 = DFF( _EQ1318, GLOBAL( CLK),  VCC,  VCC);
  _EQ1318=  _LC2_F7 & !_LC7_F17 &  _LC7_G19
         # !_LC2_F7 &  _LC4_G19;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:28' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount6' 
-- Equation name is '_LC8_G19', type is buried 
_LC8_G19 = DFF( _EQ1319, GLOBAL( CLK),  VCC,  VCC);
  _EQ1319=  _LC1_G19 &  _LC2_F7 & !_LC7_F17
         # !_LC2_F7 &  _LC8_G19;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|LPM_ADD_SUB:172|addcore:adder|:125' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC10_G26', type is buried 
_LC10_G26 = LCELL( _EQ1320);
  _EQ1320=  _LC5_G26 &  _LC8_G26 &  _LC9_G26;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|LPM_ADD_SUB:172|addcore:adder|:133' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC10_G19', type is buried 
_LC10_G19 = LCELL( _EQ1321);
  _EQ1321=  _LC3_G19 &  _LC6_G19 &  _LC10_G26;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|LPM_ADD_SUB:263|addcore:adder|:125' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC9_G22', type is buried 
!_LC9_G22 = _LC9_G22~NOT;
_LC9_G22~NOT = LCELL( _EQ1322);
  _EQ1322= !_LC5_G22
         # !_LC3_G21
         # !_LC8_G22;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|LPM_ADD_SUB:263|addcore:adder|:129' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_G27', type is buried 
!_LC2_G27 = _LC2_G27~NOT;
_LC2_G27~NOT = LCELL( _EQ1323);
  _EQ1323= !_LC7_G18
         # !_LC9_G22;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|LPM_ADD_SUB:263|addcore:adder|:137' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC10_G18', type is buried 
!_LC10_G18 = _LC10_G18~NOT;
_LC10_G18~NOT = LCELL( _EQ1324);
  _EQ1324= !_LC10_G27
         # !_LC6_G27
         # !_LC7_G18
         # !_LC9_G22;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:27' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|ramadr_count0' 
-- Equation name is '_LC3_G21', type is buried 
_LC3_G21 = DFF( _EQ1325, GLOBAL( CLK),  VCC,  VCC);
  _EQ1325=  _LC2_F7 & !_LC3_G21 & !_LC4_F28
         #  _LC2_F7 &  _LC7_F17
         #  _LC3_G21 &  _LC4_F28
         # !_LC2_F7 &  _LC3_G21;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:26' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|ramadr_count1' 
-- Equation name is '_LC8_G22', type is buried 
_LC8_G22 = DFF( _EQ1326, GLOBAL( CLK),  VCC,  VCC);
  _EQ1326=  _LC4_G22
         # !_LC3_G21 &  _LC8_G22
         #  _LC1_G21 &  _LC8_G22;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:25' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|ramadr_count2' 
-- Equation name is '_LC5_G22', type is buried 
_LC5_G22 = DFF( _EQ1327, GLOBAL( CLK),  VCC,  VCC);
  _EQ1327=  _LC2_F7 &  _LC3_G22
         #  _LC2_F7 &  _LC7_F17
         #  _LC7_G22;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:24' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|ramadr_count3' 
-- Equation name is '_LC7_G18', type is buried 
_LC7_G18 = DFF( _EQ1328, GLOBAL( CLK),  VCC,  VCC);
  _EQ1328=  _LC6_G18
         #  _LC1_G21 &  _LC7_G18
         #  _LC7_G18 & !_LC9_G22;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:23' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|ramadr_count4' 
-- Equation name is '_LC6_G27', type is buried 
_LC6_G27 = DFF( _EQ1329, GLOBAL( CLK),  VCC,  VCC);
  _EQ1329=  _LC8_G27
         # !_LC2_G27 &  _LC6_G27
         #  _LC1_G21 &  _LC6_G27;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:22' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|ramadr_count5' 
-- Equation name is '_LC10_G27', type is buried 
_LC10_G27 = DFF( _EQ1330, GLOBAL( CLK),  VCC,  VCC);
  _EQ1330=  _LC1_G27 &  _LC2_F7
         #  _LC2_F7 &  _LC7_F17
         #  _LC3_G27;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:21' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|ramadr_count6' 
-- Equation name is '_LC9_G18', type is buried 
_LC9_G18 = DFF( _EQ1331, GLOBAL( CLK),  VCC,  VCC);
  _EQ1331=  _LC8_G18
         #  _LC1_G21 &  _LC9_G18
         #  _LC9_G18 & !_LC10_G18;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|state~1' 
-- Equation name is '_LC8_F28', type is buried 
_LC8_F28 = DFF( _LC10_F28, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|state~2' 
-- Equation name is '_LC10_F28', type is buried 
_LC10_F28 = DFF( _LC9_F28, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|state~3' 
-- Equation name is '_LC9_F28', type is buried 
_LC9_F28 = DFF( _EQ1332, GLOBAL( CLK),  VCC,  VCC);
  _EQ1332=  _LC4_F15
         # !_LC6_D25 &  _LC7_F17;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|state~4' 
-- Equation name is '_LC4_F15', type is buried 
_LC4_F15 = DFF( _EQ1333, GLOBAL( CLK),  VCC,  VCC);
  _EQ1333= !_LC3_G26 &  _LC8_F28;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|state~5' 
-- Equation name is '_LC7_F17', type is buried 
_LC7_F17 = DFF( _EQ1334, GLOBAL( CLK),  VCC,  VCC);
  _EQ1334= !_LC2_F7
         #  _LC3_G26 &  _LC8_F28
         #  _LC9_F17;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:3' 
-- Equation name is '_LC6_F28', type is buried 
_LC6_F28 = DFF( _EQ1335, GLOBAL( CLK),  VCC,  VCC);
  _EQ1335=  _LC2_F7 &  _LC7_F28
         #  _LC2_F7 &  _LC7_F17
         # !_LC2_F7 &  _LC6_F28;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:5' 
-- Equation name is '_LC1_F17', type is buried 
_LC1_F17 = DFF( _EQ1336, GLOBAL( CLK),  VCC,  VCC);
  _EQ1336=  _LC1_F17 & !_LC2_F7
         #  _LC1_F17 & !_LC7_F17
         #  _LC2_F7 &  _LC6_D25 &  _LC7_F17;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|~237~1' 
-- Equation name is '_LC7_G26', type is buried 
-- synthesized logic cell 
_LC7_G26 = LCELL( _EQ1337);
  _EQ1337=  _LC9_G26
         #  _LC8_G26
         # !_LC5_G26
         # !_LC8_G19;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:237' 
-- Equation name is '_LC3_G26', type is buried 
!_LC3_G26 = _LC3_G26~NOT;
_LC3_G26~NOT = LCELL( _EQ1338);
  _EQ1338=  _LC4_G19
         #  _LC3_G19
         # !_LC6_G19
         #  _LC7_G26;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|~323~1' 
-- Equation name is '_LC4_F28', type is buried 
-- synthesized logic cell 
_LC4_F28 = LCELL( _EQ1339);
  _EQ1339=  _LC10_F28
         #  _LC9_F28
         #  _LC4_F15;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|~323~2' 
-- Equation name is '_LC8_G18', type is buried 
-- synthesized logic cell 
_LC8_G18 = LCELL( _EQ1340);
  _EQ1340=  _LC2_F7 &  _LC3_G18 & !_LC4_F28
         #  _LC2_F7 &  _LC7_F17;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|~341~1' 
-- Equation name is '_LC3_G27', type is buried 
-- synthesized logic cell 
_LC3_G27 = LCELL( _EQ1341);
  _EQ1341= !_LC6_G27 &  _LC10_G27
         # !_LC2_G27 &  _LC10_G27
         #  _LC1_G21 &  _LC10_G27;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|~359~1' 
-- Equation name is '_LC8_G27', type is buried 
-- synthesized logic cell 
_LC8_G27 = LCELL( _EQ1342);
  _EQ1342=  _LC2_F7 &  _LC7_G27
         #  _LC2_F7 &  _LC7_F17;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|~377~1' 
-- Equation name is '_LC6_G18', type is buried 
-- synthesized logic cell 
_LC6_G18 = LCELL( _EQ1343);
  _EQ1343=  _LC2_F7 &  _LC5_G18
         #  _LC2_F7 &  _LC7_F17;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|~395~1' 
-- Equation name is '_LC7_G22', type is buried 
-- synthesized logic cell 
_LC7_G22 = LCELL( _EQ1344);
  _EQ1344= !_LC3_G21 &  _LC5_G22
         #  _LC5_G22 & !_LC8_G22
         #  _LC1_G21 &  _LC5_G22;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|~413~1' 
-- Equation name is '_LC4_G22', type is buried 
-- synthesized logic cell 
_LC4_G22 = LCELL( _EQ1345);
  _EQ1345=  _LC2_F7 &  _LC6_G22
         #  _LC2_F7 &  _LC7_F17;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|~431~1' 
-- Equation name is '_LC1_G21', type is buried 
-- synthesized logic cell 
_LC1_G21 = LCELL( _EQ1346);
  _EQ1346=  _LC4_F28
         # !_LC2_F7;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:448' 
-- Equation name is '_LC7_F28', type is buried 
_LC7_F28 = LCELL( _EQ1347);
  _EQ1347= !_LC4_F15 &  _LC6_F28 & !_LC10_F28
         # !_LC4_F15 &  _LC9_F28;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|~461~1' 
-- Equation name is '_LC1_G19', type is buried 
-- synthesized logic cell 
_LC1_G19 = LCELL( _EQ1348);
  _EQ1348= !_LC4_F15 &  _LC8_G19
         # !_LC4_G19 &  _LC8_G19
         #  _LC8_G19 & !_LC10_G19
         #  _LC4_F15 &  _LC4_G19 & !_LC8_G19 &  _LC10_G19;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|~479~1' 
-- Equation name is '_LC7_G19', type is buried 
-- synthesized logic cell 
_LC7_G19 = LCELL( _EQ1349);
  _EQ1349= !_LC4_F15 &  _LC4_G19
         #  _LC4_G19 & !_LC10_G19
         #  _LC4_F15 & !_LC4_G19 &  _LC10_G19;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|~497~1' 
-- Equation name is '_LC2_G19', type is buried 
-- synthesized logic cell 
_LC2_G19 = LCELL( _EQ1350);
  _EQ1350= !_LC4_F15 &  _LC6_G19
         # !_LC3_G19 &  _LC6_G19
         #  _LC6_G19 & !_LC10_G26
         #  _LC3_G19 &  _LC4_F15 & !_LC6_G19 &  _LC10_G26;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|~515~1' 
-- Equation name is '_LC9_G19', type is buried 
-- synthesized logic cell 
_LC9_G19 = LCELL( _EQ1351);
  _EQ1351=  _LC3_G19 & !_LC4_F15
         #  _LC3_G19 & !_LC10_G26
         # !_LC3_G19 &  _LC4_F15 &  _LC10_G26;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|~533~1' 
-- Equation name is '_LC4_G26', type is buried 
-- synthesized logic cell 
_LC4_G26 = LCELL( _EQ1352);
  _EQ1352= !_LC4_F15 &  _LC9_G26
         # !_LC5_G26 &  _LC9_G26
         # !_LC8_G26 &  _LC9_G26
         #  _LC4_F15 &  _LC5_G26 &  _LC8_G26 & !_LC9_G26;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|~551~1' 
-- Equation name is '_LC6_G26', type is buried 
-- synthesized logic cell 
_LC6_G26 = LCELL( _EQ1353);
  _EQ1353= !_LC4_F15 &  _LC8_G26
         #  _LC4_F15 &  _LC5_G26 & !_LC8_G26
         # !_LC5_G26 &  _LC8_G26;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_LOAD_FLASH_2_RAM:2|:579' 
-- Equation name is '_LC9_F17', type is buried 
_LC9_F17 = LCELL( _EQ1354);
  _EQ1354=  _LC6_D25 &  _LC7_F17;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|:11' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|burst_count0' 
-- Equation name is '_LC10_F22', type is buried 
_LC10_F22 = DFF( _EQ1355, GLOBAL( CLK),  VCC,  VCC);
  _EQ1355= !_LC1_F21 &  _LC2_F21 &  _LC10_F22
         #  _LC1_F21 &  _LC2_F21 & !_LC10_F22
         # !_LC2_E1 & !_LC2_F21 &  _LC10_F22;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|:10' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|burst_count1' 
-- Equation name is '_LC4_F20', type is buried 
_LC4_F20 = DFF( _EQ1356, GLOBAL( CLK),  VCC,  VCC);
  _EQ1356=  _LC2_F21 &  _LC5_F20
         # !_LC2_E1 & !_LC2_F21 &  _LC4_F20;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|:9' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|burst_count2' 
-- Equation name is '_LC10_F21', type is buried 
_LC10_F21 = DFF( _EQ1357, GLOBAL( CLK),  VCC,  VCC);
  _EQ1357=  _LC2_F21 &  _LC7_F21
         # !_LC2_E1 & !_LC2_F21 &  _LC10_F21;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|:8' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|burst_count3' 
-- Equation name is '_LC1_F18', type is buried 
_LC1_F18 = DFF( _EQ1358, GLOBAL( CLK),  VCC,  VCC);
  _EQ1358=  _LC2_F21 &  _LC3_F18
         #  _LC1_F18 & !_LC2_E1 & !_LC2_F21;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|:7' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|burst_count4' 
-- Equation name is '_LC6_F18', type is buried 
_LC6_F18 = DFF( _EQ1359, GLOBAL( CLK),  VCC,  VCC);
  _EQ1359=  _LC2_F21 &  _LC4_F18
         # !_LC2_E1 & !_LC2_F21 &  _LC6_F18;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|:6' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|burst_count5' 
-- Equation name is '_LC2_F18', type is buried 
_LC2_F18 = DFF( _EQ1360, GLOBAL( CLK),  VCC,  VCC);
  _EQ1360=  _LC2_F21 &  _LC8_F18
         # !_LC2_E1 &  _LC2_F18 & !_LC2_F21;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|LPM_ADD_SUB:134|addcore:adder|:71' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_F21', type is buried 
_LC4_F21 = LCELL( _EQ1361);
  _EQ1361=  _LC4_F20 &  _LC10_F21 &  _LC10_F22;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|LPM_ADD_SUB:134|addcore:adder|:75' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC9_F18', type is buried 
_LC9_F18 = LCELL( _EQ1362);
  _EQ1362=  _LC1_F18 &  _LC4_F21;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|state~1' 
-- Equation name is '_LC5_F21', type is buried 
_LC5_F21 = DFF( _EQ1363, GLOBAL( CLK),  VCC,  VCC);
  _EQ1363=  _LC1_F21
         #  _LC3_F21 &  _LC9_F21;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|state~2' 
-- Equation name is '_LC1_F21', type is buried 
_LC1_F21 = DFF( _EQ1364, GLOBAL( CLK),  VCC,  VCC);
  _EQ1364= !_LC3_F21 &  _LC9_F21
         #  _LC2_E1 & !_LC2_F21;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|state~3~2' 
-- Equation name is '_LC6_F21', type is buried 
-- synthesized logic cell 
_LC6_F21 = LCELL( _EQ1365);
  _EQ1365=  _LC3_F21 &  _LC6_D25;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|state~3' 
-- Equation name is '_LC2_F21', type is buried 
_LC2_F21 = DFF( _EQ1366, GLOBAL( CLK),  VCC,  VCC);
  _EQ1366=  _LC2_E1 &  _LC6_D25
         #  _LC2_E1 & !_LC5_F21
         #  _LC2_F21 &  _LC6_D25
         #  _LC2_F21 & !_LC5_F21;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|:4' 
-- Equation name is '_LC8_F21', type is buried 
_LC8_F21 = DFF( _EQ1367, GLOBAL( CLK),  VCC,  VCC);
  _EQ1367=  _LC2_F21 &  _LC8_F21
         # !_LC1_F21 &  _LC2_F21 &  _LC6_F21;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|~170~1' 
-- Equation name is '_LC5_F18', type is buried 
-- synthesized logic cell 
_LC5_F18 = LCELL( _EQ1368);
  _EQ1368=  _LC1_F18 &  _LC2_F18 & !_LC6_F18;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|:170' 
-- Equation name is '_LC3_F21', type is buried 
_LC3_F21 = LCELL( _EQ1369);
  _EQ1369= !_LC4_F20 &  _LC5_F18 & !_LC10_F21 &  _LC10_F22;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|~218~1' 
-- Equation name is '_LC8_F18', type is buried 
-- synthesized logic cell 
_LC8_F18 = LCELL( _EQ1370);
  _EQ1370= !_LC1_F21 &  _LC2_F18
         #  _LC2_F18 & !_LC9_F18
         #  _LC2_F18 & !_LC6_F18
         #  _LC1_F21 & !_LC2_F18 &  _LC6_F18 &  _LC9_F18;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|~228~1' 
-- Equation name is '_LC4_F18', type is buried 
-- synthesized logic cell 
_LC4_F18 = LCELL( _EQ1371);
  _EQ1371= !_LC1_F21 &  _LC6_F18
         # !_LC1_F18 &  _LC6_F18
         # !_LC4_F21 &  _LC6_F18
         #  _LC1_F18 &  _LC1_F21 &  _LC4_F21 & !_LC6_F18;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|~237~1' 
-- Equation name is '_LC3_F18', type is buried 
-- synthesized logic cell 
_LC3_F18 = LCELL( _EQ1372);
  _EQ1372=  _LC1_F18 & !_LC1_F21
         #  _LC1_F18 & !_LC4_F21
         # !_LC1_F18 &  _LC1_F21 &  _LC4_F21;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|~246~1' 
-- Equation name is '_LC7_F21', type is buried 
-- synthesized logic cell 
_LC7_F21 = LCELL( _EQ1373);
  _EQ1373= !_LC1_F21 &  _LC10_F21
         # !_LC4_F20 &  _LC10_F21
         #  _LC10_F21 & !_LC10_F22
         #  _LC1_F21 &  _LC4_F20 & !_LC10_F21 &  _LC10_F22;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|~255~1' 
-- Equation name is '_LC5_F20', type is buried 
-- synthesized logic cell 
_LC5_F20 = LCELL( _EQ1374);
  _EQ1374= !_LC1_F21 &  _LC4_F20
         #  _LC4_F20 & !_LC10_F22
         #  _LC1_F21 & !_LC4_F20 &  _LC10_F22;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|BB12_MAKE_BURSTSTOP:4|~277~1' 
-- Equation name is '_LC9_F21', type is buried 
-- synthesized logic cell 
_LC9_F21 = LCELL( _EQ1375);
  _EQ1375=  _LC5_F21 &  _LC6_D25;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:17|~4~1' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:17|OUT~1' 
-- Equation name is '_LC2_G21', type is buried 
-- synthesized logic cell 
_LC2_G21 = LCELL( FLASH_DATA0);

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:18|~4~1' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:18|OUT~1' 
-- Equation name is '_LC4_G24', type is buried 
-- synthesized logic cell 
_LC4_G24 = LCELL( FLASH_DATA1);

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:19|~4~1' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:19|OUT~1' 
-- Equation name is '_LC3_G28', type is buried 
-- synthesized logic cell 
_LC3_G28 = LCELL( FLASH_DATA2);

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:20|~4~1' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:20|OUT~1' 
-- Equation name is '_LC1_G28', type is buried 
-- synthesized logic cell 
_LC1_G28 = LCELL( FLASH_DATA3);

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:21|~4~1' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:21|OUT~1' 
-- Equation name is '_LC2_F27', type is buried 
-- synthesized logic cell 
_LC2_F27 = LCELL( FLASH_DATA4);

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:23|~4~1' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:23|OUT~1' 
-- Equation name is '_LC1_F28', type is buried 
-- synthesized logic cell 
_LC1_F28 = LCELL( FLASH_DATA5);

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:24|~4~1' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:24|OUT~1' 
-- Equation name is '_LC2_F28', type is buried 
-- synthesized logic cell 
_LC2_F28 = LCELL( FLASH_DATA6);

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:25|~4~1' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:25|OUT~1' 
-- Equation name is '_LC1_F22', type is buried 
-- synthesized logic cell 
_LC1_F22 = LCELL( FLASH_DATA7);

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:26|~4~1' = '|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:26|OUT~1' 
-- Equation name is '_LC3_F28', type is buried 
-- synthesized logic cell 
_LC3_F28 = LCELL( FLASH_DATA8);

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:27|~4~1~3' 
-- Equation name is '_LC1_G26', type is buried 
_LC1_G26 = LCELL( _EQ1376);
  _EQ1376=  _LC5_G26 &  _LC7_G21;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:28|~4~1~3' 
-- Equation name is '_LC2_G26', type is buried 
_LC2_G26 = LCELL( _EQ1377);
  _EQ1377=  _LC4_G28 &  _LC8_G26;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:29|~4~1~3' 
-- Equation name is '_LC1_G17', type is buried 
_LC1_G17 = LCELL( _EQ1378);
  _EQ1378=  _LC7_G17 &  _LC9_G26;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:30|~4~1~3' 
-- Equation name is '_LC1_G24', type is buried 
_LC1_G24 = LCELL( _EQ1379);
  _EQ1379=  _LC3_G17 &  _LC3_G19;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:31|~4~1~3' 
-- Equation name is '_LC2_G24', type is buried 
_LC2_G24 = LCELL( _EQ1380);
  _EQ1380=  _LC6_G17 &  _LC6_G19;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:32|~4~1~3' 
-- Equation name is '_LC3_G24', type is buried 
_LC3_G24 = LCELL( _EQ1381);
  _EQ1381=  _LC4_G19 &  _LC8_G17;

-- Node name is '|bb2_pga1:153|bb12_top_flash_2_ram:150|TRIBUF:33|~4~1~3' 
-- Equation name is '_LC2_G28', type is buried 
_LC2_G28 = LCELL( _EQ1382);
  _EQ1382=  _LC6_G28 &  _LC8_G19;



Project Information   c:\pt5220\blackburst\pgadesign\bb_pga1\bb12_top_pga1.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX6000' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:34
   Database Builder                       00:00:42
   Logic Synthesizer                      00:00:51
   Partitioner                            00:00:16
   Fitter                                 00:08:56
   Timing SNF Extractor                   00:01:43
   Assembler                              00:00:07
   --------------------------             --------
   Total Time                             00:13:09


Memory Allocated
-----------------

Peak memory allocated during compilation  = 45,934K
