
02_Gatway_CAN_F407_DISC1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000074d0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000047c  08007660  08007660  00008660  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007adc  08007adc  000091d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007adc  08007adc  00008adc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007ae4  08007ae4  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007ae4  08007ae4  00008ae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007ae8  08007ae8  00008ae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007aec  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000091d4  2**0
                  CONTENTS
 10 .bss          00000208  200001d4  200001d4  000091d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200003dc  200003dc  000091d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000aae1  00000000  00000000  00009204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001c10  00000000  00000000  00013ce5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000900  00000000  00000000  000158f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000006d9  00000000  00000000  000161f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021565  00000000  00000000  000168d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a9b6  00000000  00000000  00037e36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c7407  00000000  00000000  000427ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00109bf3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000035d8  00000000  00000000  00109c38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000076  00000000  00000000  0010d210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007648 	.word	0x08007648

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08007648 	.word	0x08007648

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ed4:	b5b0      	push	{r4, r5, r7, lr}
 8000ed6:	b086      	sub	sp, #24
 8000ed8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eda:	f000 fde1 	bl	8001aa0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ede:	f000 f827 	bl	8000f30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ee2:	f000 f937 	bl	8001154 <MX_GPIO_Init>
  MX_CAN1_Init();
 8000ee6:	f000 f88d 	bl	8001004 <MX_CAN1_Init>
  MX_USART2_UART_Init();
 8000eea:	f000 f909 	bl	8001100 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  char msg[] = "Hello from STM32F407!\r\n";
 8000eee:	4b0d      	ldr	r3, [pc, #52]	@ (8000f24 <main+0x50>)
 8000ef0:	463c      	mov	r4, r7
 8000ef2:	461d      	mov	r5, r3
 8000ef4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ef6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ef8:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000efc:	e884 0003 	stmia.w	r4, {r0, r1}

  // Transmit message
  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);
 8000f00:	463b      	mov	r3, r7
 8000f02:	4618      	mov	r0, r3
 8000f04:	f7ff f9b4 	bl	8000270 <strlen>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	b29a      	uxth	r2, r3
 8000f0c:	4639      	mov	r1, r7
 8000f0e:	2364      	movs	r3, #100	@ 0x64
 8000f10:	4805      	ldr	r0, [pc, #20]	@ (8000f28 <main+0x54>)
 8000f12:	f002 fd1d 	bl	8003950 <HAL_UART_Transmit>

  HAL_UART_Receive_IT(&huart2, canIdBuffer, 4);
 8000f16:	2204      	movs	r2, #4
 8000f18:	4904      	ldr	r1, [pc, #16]	@ (8000f2c <main+0x58>)
 8000f1a:	4803      	ldr	r0, [pc, #12]	@ (8000f28 <main+0x54>)
 8000f1c:	f002 fda3 	bl	8003a66 <HAL_UART_Receive_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f20:	bf00      	nop
 8000f22:	e7fd      	b.n	8000f20 <main+0x4c>
 8000f24:	08007660 	.word	0x08007660
 8000f28:	20000218 	.word	0x20000218
 8000f2c:	20000284 	.word	0x20000284

08000f30 <SystemClock_Config>:
  /* USER CODE END 3 */
  }


void SystemClock_Config(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b094      	sub	sp, #80	@ 0x50
 8000f34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f36:	f107 0320 	add.w	r3, r7, #32
 8000f3a:	2230      	movs	r2, #48	@ 0x30
 8000f3c:	2100      	movs	r1, #0
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f004 fab3 	bl	80054aa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f44:	f107 030c 	add.w	r3, r7, #12
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]
 8000f4c:	605a      	str	r2, [r3, #4]
 8000f4e:	609a      	str	r2, [r3, #8]
 8000f50:	60da      	str	r2, [r3, #12]
 8000f52:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f54:	2300      	movs	r3, #0
 8000f56:	60bb      	str	r3, [r7, #8]
 8000f58:	4b28      	ldr	r3, [pc, #160]	@ (8000ffc <SystemClock_Config+0xcc>)
 8000f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f5c:	4a27      	ldr	r2, [pc, #156]	@ (8000ffc <SystemClock_Config+0xcc>)
 8000f5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f62:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f64:	4b25      	ldr	r3, [pc, #148]	@ (8000ffc <SystemClock_Config+0xcc>)
 8000f66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f6c:	60bb      	str	r3, [r7, #8]
 8000f6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f70:	2300      	movs	r3, #0
 8000f72:	607b      	str	r3, [r7, #4]
 8000f74:	4b22      	ldr	r3, [pc, #136]	@ (8001000 <SystemClock_Config+0xd0>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4a21      	ldr	r2, [pc, #132]	@ (8001000 <SystemClock_Config+0xd0>)
 8000f7a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f7e:	6013      	str	r3, [r2, #0]
 8000f80:	4b1f      	ldr	r3, [pc, #124]	@ (8001000 <SystemClock_Config+0xd0>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f88:	607b      	str	r3, [r7, #4]
 8000f8a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f90:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f94:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f96:	2302      	movs	r3, #2
 8000f98:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f9a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000f9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000fa0:	2308      	movs	r3, #8
 8000fa2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000fa4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000fa8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000faa:	2302      	movs	r3, #2
 8000fac:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000fae:	2307      	movs	r3, #7
 8000fb0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fb2:	f107 0320 	add.w	r3, r7, #32
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f001 ffe2 	bl	8002f80 <HAL_RCC_OscConfig>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d001      	beq.n	8000fc6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000fc2:	f000 fb59 	bl	8001678 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fc6:	230f      	movs	r3, #15
 8000fc8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fca:	2302      	movs	r3, #2
 8000fcc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000fd2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000fd6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000fd8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fdc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000fde:	f107 030c 	add.w	r3, r7, #12
 8000fe2:	2105      	movs	r1, #5
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f002 fa43 	bl	8003470 <HAL_RCC_ClockConfig>
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d001      	beq.n	8000ff4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000ff0:	f000 fb42 	bl	8001678 <Error_Handler>
  }
}
 8000ff4:	bf00      	nop
 8000ff6:	3750      	adds	r7, #80	@ 0x50
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	40023800 	.word	0x40023800
 8001000:	40007000 	.word	0x40007000

08001004 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b08e      	sub	sp, #56	@ 0x38
 8001008:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800100a:	4b38      	ldr	r3, [pc, #224]	@ (80010ec <MX_CAN1_Init+0xe8>)
 800100c:	4a38      	ldr	r2, [pc, #224]	@ (80010f0 <MX_CAN1_Init+0xec>)
 800100e:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 8001010:	4b36      	ldr	r3, [pc, #216]	@ (80010ec <MX_CAN1_Init+0xe8>)
 8001012:	2206      	movs	r2, #6
 8001014:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001016:	4b35      	ldr	r3, [pc, #212]	@ (80010ec <MX_CAN1_Init+0xe8>)
 8001018:	2200      	movs	r2, #0
 800101a:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800101c:	4b33      	ldr	r3, [pc, #204]	@ (80010ec <MX_CAN1_Init+0xe8>)
 800101e:	2200      	movs	r2, #0
 8001020:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_11TQ;
 8001022:	4b32      	ldr	r3, [pc, #200]	@ (80010ec <MX_CAN1_Init+0xe8>)
 8001024:	f44f 2220 	mov.w	r2, #655360	@ 0xa0000
 8001028:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 800102a:	4b30      	ldr	r3, [pc, #192]	@ (80010ec <MX_CAN1_Init+0xe8>)
 800102c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001030:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001032:	4b2e      	ldr	r3, [pc, #184]	@ (80010ec <MX_CAN1_Init+0xe8>)
 8001034:	2200      	movs	r2, #0
 8001036:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001038:	4b2c      	ldr	r3, [pc, #176]	@ (80010ec <MX_CAN1_Init+0xe8>)
 800103a:	2200      	movs	r2, #0
 800103c:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800103e:	4b2b      	ldr	r3, [pc, #172]	@ (80010ec <MX_CAN1_Init+0xe8>)
 8001040:	2200      	movs	r2, #0
 8001042:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001044:	4b29      	ldr	r3, [pc, #164]	@ (80010ec <MX_CAN1_Init+0xe8>)
 8001046:	2200      	movs	r2, #0
 8001048:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800104a:	4b28      	ldr	r3, [pc, #160]	@ (80010ec <MX_CAN1_Init+0xe8>)
 800104c:	2200      	movs	r2, #0
 800104e:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001050:	4b26      	ldr	r3, [pc, #152]	@ (80010ec <MX_CAN1_Init+0xe8>)
 8001052:	2200      	movs	r2, #0
 8001054:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001056:	4825      	ldr	r0, [pc, #148]	@ (80010ec <MX_CAN1_Init+0xe8>)
 8001058:	f000 fdb8 	bl	8001bcc <HAL_CAN_Init>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8001062:	f000 fb09 	bl	8001678 <Error_Handler>
  HAL_CAN_ConfigFilter(&hcan1, &filter);
*/

  CAN_FilterTypeDef filter;
  // bank 0 -> ID1 & ID2
  uint32_t v1 = (0x1904001 << 3) | (1U<<2);
 8001066:	4b23      	ldr	r3, [pc, #140]	@ (80010f4 <MX_CAN1_Init+0xf0>)
 8001068:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t v2 = (0x1914001 << 3) | (1U<<2);
 800106a:	4b23      	ldr	r3, [pc, #140]	@ (80010f8 <MX_CAN1_Init+0xf4>)
 800106c:	633b      	str	r3, [r7, #48]	@ 0x30

  filter.FilterBank = 0;
 800106e:	2300      	movs	r3, #0
 8001070:	617b      	str	r3, [r7, #20]
  filter.FilterMode = CAN_FILTERMODE_IDLIST;
 8001072:	2301      	movs	r3, #1
 8001074:	61bb      	str	r3, [r7, #24]
  filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8001076:	2301      	movs	r3, #1
 8001078:	61fb      	str	r3, [r7, #28]
  filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800107a:	2300      	movs	r3, #0
 800107c:	613b      	str	r3, [r7, #16]
  filter.FilterActivation = ENABLE;
 800107e:	2301      	movs	r3, #1
 8001080:	623b      	str	r3, [r7, #32]

  filter.FilterIdHigh = (v1 >> 16) & 0xFFFF;
 8001082:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001084:	0c1b      	lsrs	r3, r3, #16
 8001086:	603b      	str	r3, [r7, #0]
  filter.FilterIdLow  = v1 & 0xFFFF;
 8001088:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800108a:	b29b      	uxth	r3, r3
 800108c:	607b      	str	r3, [r7, #4]
  filter.FilterMaskIdHigh = (v2 >> 16) & 0xFFFF; // second ID
 800108e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001090:	0c1b      	lsrs	r3, r3, #16
 8001092:	60bb      	str	r3, [r7, #8]
  filter.FilterMaskIdLow  = v2 & 0xFFFF;
 8001094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001096:	b29b      	uxth	r3, r3
 8001098:	60fb      	str	r3, [r7, #12]

  HAL_CAN_ConfigFilter(&hcan1, &filter);
 800109a:	463b      	mov	r3, r7
 800109c:	4619      	mov	r1, r3
 800109e:	4813      	ldr	r0, [pc, #76]	@ (80010ec <MX_CAN1_Init+0xe8>)
 80010a0:	f000 fe90 	bl	8001dc4 <HAL_CAN_ConfigFilter>

  // bank 1 -> ID3 only (put ID3 + a dummy (e.g. 0xFFFFFFFF))
  uint32_t v3 = (0x1924001 << 3) | (1U<<2);
 80010a4:	4b15      	ldr	r3, [pc, #84]	@ (80010fc <MX_CAN1_Init+0xf8>)
 80010a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t dummy = 0xFFFFFFFF;
 80010a8:	f04f 33ff 	mov.w	r3, #4294967295
 80010ac:	62bb      	str	r3, [r7, #40]	@ 0x28

  filter.FilterBank = 1;
 80010ae:	2301      	movs	r3, #1
 80010b0:	617b      	str	r3, [r7, #20]
  filter.FilterIdHigh = (v3 >> 16) & 0xFFFF;
 80010b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010b4:	0c1b      	lsrs	r3, r3, #16
 80010b6:	603b      	str	r3, [r7, #0]
  filter.FilterIdLow  = v3 & 0xFFFF;
 80010b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010ba:	b29b      	uxth	r3, r3
 80010bc:	607b      	str	r3, [r7, #4]
  filter.FilterMaskIdHigh = (dummy >> 16) & 0xFFFF;
 80010be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010c0:	0c1b      	lsrs	r3, r3, #16
 80010c2:	60bb      	str	r3, [r7, #8]
  filter.FilterMaskIdLow  = dummy & 0xFFFF;
 80010c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010c6:	b29b      	uxth	r3, r3
 80010c8:	60fb      	str	r3, [r7, #12]

  HAL_CAN_ConfigFilter(&hcan1, &filter);
 80010ca:	463b      	mov	r3, r7
 80010cc:	4619      	mov	r1, r3
 80010ce:	4807      	ldr	r0, [pc, #28]	@ (80010ec <MX_CAN1_Init+0xe8>)
 80010d0:	f000 fe78 	bl	8001dc4 <HAL_CAN_ConfigFilter>




  HAL_CAN_Start(&hcan1);
 80010d4:	4805      	ldr	r0, [pc, #20]	@ (80010ec <MX_CAN1_Init+0xe8>)
 80010d6:	f000 ff53 	bl	8001f80 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 80010da:	2102      	movs	r1, #2
 80010dc:	4803      	ldr	r0, [pc, #12]	@ (80010ec <MX_CAN1_Init+0xe8>)
 80010de:	f001 f985 	bl	80023ec <HAL_CAN_ActivateNotification>

  /* USER CODE END CAN1_Init 2 */

}
 80010e2:	bf00      	nop
 80010e4:	3738      	adds	r7, #56	@ 0x38
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	200001f0 	.word	0x200001f0
 80010f0:	40006400 	.word	0x40006400
 80010f4:	0c82000c 	.word	0x0c82000c
 80010f8:	0c8a000c 	.word	0x0c8a000c
 80010fc:	0c92000c 	.word	0x0c92000c

08001100 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001104:	4b11      	ldr	r3, [pc, #68]	@ (800114c <MX_USART2_UART_Init+0x4c>)
 8001106:	4a12      	ldr	r2, [pc, #72]	@ (8001150 <MX_USART2_UART_Init+0x50>)
 8001108:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800110a:	4b10      	ldr	r3, [pc, #64]	@ (800114c <MX_USART2_UART_Init+0x4c>)
 800110c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001110:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001112:	4b0e      	ldr	r3, [pc, #56]	@ (800114c <MX_USART2_UART_Init+0x4c>)
 8001114:	2200      	movs	r2, #0
 8001116:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001118:	4b0c      	ldr	r3, [pc, #48]	@ (800114c <MX_USART2_UART_Init+0x4c>)
 800111a:	2200      	movs	r2, #0
 800111c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800111e:	4b0b      	ldr	r3, [pc, #44]	@ (800114c <MX_USART2_UART_Init+0x4c>)
 8001120:	2200      	movs	r2, #0
 8001122:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001124:	4b09      	ldr	r3, [pc, #36]	@ (800114c <MX_USART2_UART_Init+0x4c>)
 8001126:	220c      	movs	r2, #12
 8001128:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800112a:	4b08      	ldr	r3, [pc, #32]	@ (800114c <MX_USART2_UART_Init+0x4c>)
 800112c:	2200      	movs	r2, #0
 800112e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001130:	4b06      	ldr	r3, [pc, #24]	@ (800114c <MX_USART2_UART_Init+0x4c>)
 8001132:	2200      	movs	r2, #0
 8001134:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001136:	4805      	ldr	r0, [pc, #20]	@ (800114c <MX_USART2_UART_Init+0x4c>)
 8001138:	f002 fbba 	bl	80038b0 <HAL_UART_Init>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001142:	f000 fa99 	bl	8001678 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001146:	bf00      	nop
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	20000218 	.word	0x20000218
 8001150:	40004400 	.word	0x40004400

08001154 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b08a      	sub	sp, #40	@ 0x28
 8001158:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800115a:	f107 0314 	add.w	r3, r7, #20
 800115e:	2200      	movs	r2, #0
 8001160:	601a      	str	r2, [r3, #0]
 8001162:	605a      	str	r2, [r3, #4]
 8001164:	609a      	str	r2, [r3, #8]
 8001166:	60da      	str	r2, [r3, #12]
 8001168:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800116a:	2300      	movs	r3, #0
 800116c:	613b      	str	r3, [r7, #16]
 800116e:	4b2d      	ldr	r3, [pc, #180]	@ (8001224 <MX_GPIO_Init+0xd0>)
 8001170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001172:	4a2c      	ldr	r2, [pc, #176]	@ (8001224 <MX_GPIO_Init+0xd0>)
 8001174:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001178:	6313      	str	r3, [r2, #48]	@ 0x30
 800117a:	4b2a      	ldr	r3, [pc, #168]	@ (8001224 <MX_GPIO_Init+0xd0>)
 800117c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001182:	613b      	str	r3, [r7, #16]
 8001184:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001186:	2300      	movs	r3, #0
 8001188:	60fb      	str	r3, [r7, #12]
 800118a:	4b26      	ldr	r3, [pc, #152]	@ (8001224 <MX_GPIO_Init+0xd0>)
 800118c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800118e:	4a25      	ldr	r2, [pc, #148]	@ (8001224 <MX_GPIO_Init+0xd0>)
 8001190:	f043 0301 	orr.w	r3, r3, #1
 8001194:	6313      	str	r3, [r2, #48]	@ 0x30
 8001196:	4b23      	ldr	r3, [pc, #140]	@ (8001224 <MX_GPIO_Init+0xd0>)
 8001198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800119a:	f003 0301 	and.w	r3, r3, #1
 800119e:	60fb      	str	r3, [r7, #12]
 80011a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011a2:	2300      	movs	r3, #0
 80011a4:	60bb      	str	r3, [r7, #8]
 80011a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001224 <MX_GPIO_Init+0xd0>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011aa:	4a1e      	ldr	r2, [pc, #120]	@ (8001224 <MX_GPIO_Init+0xd0>)
 80011ac:	f043 0308 	orr.w	r3, r3, #8
 80011b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001224 <MX_GPIO_Init+0xd0>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b6:	f003 0308 	and.w	r3, r3, #8
 80011ba:	60bb      	str	r3, [r7, #8]
 80011bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011be:	2300      	movs	r3, #0
 80011c0:	607b      	str	r3, [r7, #4]
 80011c2:	4b18      	ldr	r3, [pc, #96]	@ (8001224 <MX_GPIO_Init+0xd0>)
 80011c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c6:	4a17      	ldr	r2, [pc, #92]	@ (8001224 <MX_GPIO_Init+0xd0>)
 80011c8:	f043 0302 	orr.w	r3, r3, #2
 80011cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ce:	4b15      	ldr	r3, [pc, #84]	@ (8001224 <MX_GPIO_Init+0xd0>)
 80011d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d2:	f003 0302 	and.w	r3, r3, #2
 80011d6:	607b      	str	r3, [r7, #4]
 80011d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80011da:	2200      	movs	r2, #0
 80011dc:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80011e0:	4811      	ldr	r0, [pc, #68]	@ (8001228 <MX_GPIO_Init+0xd4>)
 80011e2:	f001 fe99 	bl	8002f18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80011e6:	2301      	movs	r3, #1
 80011e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011ea:	2300      	movs	r3, #0
 80011ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ee:	2300      	movs	r3, #0
 80011f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011f2:	f107 0314 	add.w	r3, r7, #20
 80011f6:	4619      	mov	r1, r3
 80011f8:	480c      	ldr	r0, [pc, #48]	@ (800122c <MX_GPIO_Init+0xd8>)
 80011fa:	f001 fcf1 	bl	8002be0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80011fe:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001202:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001204:	2301      	movs	r3, #1
 8001206:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001208:	2300      	movs	r3, #0
 800120a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800120c:	2300      	movs	r3, #0
 800120e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001210:	f107 0314 	add.w	r3, r7, #20
 8001214:	4619      	mov	r1, r3
 8001216:	4804      	ldr	r0, [pc, #16]	@ (8001228 <MX_GPIO_Init+0xd4>)
 8001218:	f001 fce2 	bl	8002be0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800121c:	bf00      	nop
 800121e:	3728      	adds	r7, #40	@ 0x28
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	40023800 	.word	0x40023800
 8001228:	40020c00 	.word	0x40020c00
 800122c:	40020000 	.word	0x40020000

08001230 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

/***************receive real id from UART & send to f7 via can **********************/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b08c      	sub	sp, #48	@ 0x30
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a44      	ldr	r2, [pc, #272]	@ (8001350 <HAL_UART_RxCpltCallback+0x120>)
 800123e:	4293      	cmp	r3, r2
 8001240:	f040 8081 	bne.w	8001346 <HAL_UART_RxCpltCallback+0x116>
    {
        // Reconstruct 28-bit CAN ID
        uint32_t receivedCanId = ((uint32_t)canIdBuffer[0] << 24) |
 8001244:	4b43      	ldr	r3, [pc, #268]	@ (8001354 <HAL_UART_RxCpltCallback+0x124>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	061a      	lsls	r2, r3, #24
                                 ((uint32_t)canIdBuffer[1] << 16) |
 800124a:	4b42      	ldr	r3, [pc, #264]	@ (8001354 <HAL_UART_RxCpltCallback+0x124>)
 800124c:	785b      	ldrb	r3, [r3, #1]
 800124e:	041b      	lsls	r3, r3, #16
        uint32_t receivedCanId = ((uint32_t)canIdBuffer[0] << 24) |
 8001250:	431a      	orrs	r2, r3
                                 ((uint32_t)canIdBuffer[2] << 8)  |
 8001252:	4b40      	ldr	r3, [pc, #256]	@ (8001354 <HAL_UART_RxCpltCallback+0x124>)
 8001254:	789b      	ldrb	r3, [r3, #2]
 8001256:	021b      	lsls	r3, r3, #8
                                 ((uint32_t)canIdBuffer[1] << 16) |
 8001258:	4313      	orrs	r3, r2
                                 ((uint32_t)canIdBuffer[3]);
 800125a:	4a3e      	ldr	r2, [pc, #248]	@ (8001354 <HAL_UART_RxCpltCallback+0x124>)
 800125c:	78d2      	ldrb	r2, [r2, #3]
        uint32_t receivedCanId = ((uint32_t)canIdBuffer[0] << 24) |
 800125e:	4313      	orrs	r3, r2
 8001260:	62fb      	str	r3, [r7, #44]	@ 0x2c
        receivedCanId &= 0x0FFFFFFF;  // 28-bit mask
 8001262:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001264:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8001268:	62fb      	str	r3, [r7, #44]	@ 0x2c

        // Blink LED: ON -> short delay -> OFF
        switch (receivedCanId)
 800126a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800126c:	4a3a      	ldr	r2, [pc, #232]	@ (8001358 <HAL_UART_RxCpltCallback+0x128>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d02c      	beq.n	80012cc <HAL_UART_RxCpltCallback+0x9c>
 8001272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001274:	4a38      	ldr	r2, [pc, #224]	@ (8001358 <HAL_UART_RxCpltCallback+0x128>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d838      	bhi.n	80012ec <HAL_UART_RxCpltCallback+0xbc>
 800127a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800127c:	4a37      	ldr	r2, [pc, #220]	@ (800135c <HAL_UART_RxCpltCallback+0x12c>)
 800127e:	4293      	cmp	r3, r2
 8001280:	d004      	beq.n	800128c <HAL_UART_RxCpltCallback+0x5c>
 8001282:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001284:	4a36      	ldr	r2, [pc, #216]	@ (8001360 <HAL_UART_RxCpltCallback+0x130>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d010      	beq.n	80012ac <HAL_UART_RxCpltCallback+0x7c>


                break;

            default:
                break;
 800128a:	e02f      	b.n	80012ec <HAL_UART_RxCpltCallback+0xbc>
                HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 800128c:	2201      	movs	r2, #1
 800128e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001292:	4834      	ldr	r0, [pc, #208]	@ (8001364 <HAL_UART_RxCpltCallback+0x134>)
 8001294:	f001 fe40 	bl	8002f18 <HAL_GPIO_WritePin>
                HAL_Delay(200);
 8001298:	20c8      	movs	r0, #200	@ 0xc8
 800129a:	f000 fc73 	bl	8001b84 <HAL_Delay>
                HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 800129e:	2200      	movs	r2, #0
 80012a0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80012a4:	482f      	ldr	r0, [pc, #188]	@ (8001364 <HAL_UART_RxCpltCallback+0x134>)
 80012a6:	f001 fe37 	bl	8002f18 <HAL_GPIO_WritePin>
                break;
 80012aa:	e020      	b.n	80012ee <HAL_UART_RxCpltCallback+0xbe>
               HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 80012ac:	2201      	movs	r2, #1
 80012ae:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012b2:	482c      	ldr	r0, [pc, #176]	@ (8001364 <HAL_UART_RxCpltCallback+0x134>)
 80012b4:	f001 fe30 	bl	8002f18 <HAL_GPIO_WritePin>
               HAL_Delay(200);
 80012b8:	20c8      	movs	r0, #200	@ 0xc8
 80012ba:	f000 fc63 	bl	8001b84 <HAL_Delay>
               HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 80012be:	2200      	movs	r2, #0
 80012c0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012c4:	4827      	ldr	r0, [pc, #156]	@ (8001364 <HAL_UART_RxCpltCallback+0x134>)
 80012c6:	f001 fe27 	bl	8002f18 <HAL_GPIO_WritePin>
                break;
 80012ca:	e010      	b.n	80012ee <HAL_UART_RxCpltCallback+0xbe>
                HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 80012cc:	2201      	movs	r2, #1
 80012ce:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80012d2:	4824      	ldr	r0, [pc, #144]	@ (8001364 <HAL_UART_RxCpltCallback+0x134>)
 80012d4:	f001 fe20 	bl	8002f18 <HAL_GPIO_WritePin>
                HAL_Delay(200);
 80012d8:	20c8      	movs	r0, #200	@ 0xc8
 80012da:	f000 fc53 	bl	8001b84 <HAL_Delay>
                HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 80012de:	2200      	movs	r2, #0
 80012e0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80012e4:	481f      	ldr	r0, [pc, #124]	@ (8001364 <HAL_UART_RxCpltCallback+0x134>)
 80012e6:	f001 fe17 	bl	8002f18 <HAL_GPIO_WritePin>
                break;
 80012ea:	e000      	b.n	80012ee <HAL_UART_RxCpltCallback+0xbe>
                break;
 80012ec:	bf00      	nop
        }

        // ----------------- CAN SEND -----------------
        CAN_TxHeaderTypeDef txHeader;
        uint8_t txData[8] = {0}; // your payload, e.g., zeros
 80012ee:	f107 030c 	add.w	r3, r7, #12
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]
 80012f6:	605a      	str	r2, [r3, #4]
        uint32_t txMailbox;

        txHeader.StdId = 0;           // not used for extended
 80012f8:	2300      	movs	r3, #0
 80012fa:	617b      	str	r3, [r7, #20]
        txHeader.ExtId = receivedCanId;
 80012fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012fe:	61bb      	str	r3, [r7, #24]
        txHeader.IDE = CAN_ID_EXT;    // extended frame
 8001300:	2304      	movs	r3, #4
 8001302:	61fb      	str	r3, [r7, #28]
        txHeader.RTR = CAN_RTR_DATA;
 8001304:	2300      	movs	r3, #0
 8001306:	623b      	str	r3, [r7, #32]
        txHeader.DLC = 8;
 8001308:	2308      	movs	r3, #8
 800130a:	627b      	str	r3, [r7, #36]	@ 0x24
        txHeader.TransmitGlobalTime = DISABLE;
 800130c:	2300      	movs	r3, #0
 800130e:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28

        if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, &txMailbox) != HAL_OK)
 8001312:	f107 0308 	add.w	r3, r7, #8
 8001316:	f107 020c 	add.w	r2, r7, #12
 800131a:	f107 0114 	add.w	r1, r7, #20
 800131e:	4812      	ldr	r0, [pc, #72]	@ (8001368 <HAL_UART_RxCpltCallback+0x138>)
 8001320:	f000 fe72 	bl	8002008 <HAL_CAN_AddTxMessage>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d008      	beq.n	800133c <HAL_UART_RxCpltCallback+0x10c>
        {
            // Error handling led red
        	 HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 800132a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800132e:	480d      	ldr	r0, [pc, #52]	@ (8001364 <HAL_UART_RxCpltCallback+0x134>)
 8001330:	f001 fe0b 	bl	8002f4a <HAL_GPIO_TogglePin>
        	  HAL_Delay(500);
 8001334:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001338:	f000 fc24 	bl	8001b84 <HAL_Delay>


        }

        // Restart UART interrupt for next ID
        HAL_UART_Receive_IT(&huart2, canIdBuffer, 4);
 800133c:	2204      	movs	r2, #4
 800133e:	4905      	ldr	r1, [pc, #20]	@ (8001354 <HAL_UART_RxCpltCallback+0x124>)
 8001340:	480a      	ldr	r0, [pc, #40]	@ (800136c <HAL_UART_RxCpltCallback+0x13c>)
 8001342:	f002 fb90 	bl	8003a66 <HAL_UART_Receive_IT>
    }
}
 8001346:	bf00      	nop
 8001348:	3730      	adds	r7, #48	@ 0x30
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	40004400 	.word	0x40004400
 8001354:	20000284 	.word	0x20000284
 8001358:	01920140 	.word	0x01920140
 800135c:	01900140 	.word	0x01900140
 8001360:	01910140 	.word	0x01910140
 8001364:	40020c00 	.word	0x40020c00
 8001368:	200001f0 	.word	0x200001f0
 800136c:	20000218 	.word	0x20000218

08001370 <HAL_CAN_RxFifo0MsgPendingCallback>:

/**********************receive real data from f7 via can & send to uart  ****************************/

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001374:	b0b7      	sub	sp, #220	@ 0xdc
 8001376:	af08      	add	r7, sp, #32
 8001378:	6078      	str	r0, [r7, #4]
    HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, rxData);
 800137a:	4bb3      	ldr	r3, [pc, #716]	@ (8001648 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 800137c:	4ab3      	ldr	r2, [pc, #716]	@ (800164c <HAL_CAN_RxFifo0MsgPendingCallback+0x2dc>)
 800137e:	2100      	movs	r1, #0
 8001380:	6878      	ldr	r0, [r7, #4]
 8001382:	f000 ff11 	bl	80021a8 <HAL_CAN_GetRxMessage>

    char uartMsg[150];


    if (rxHeader.IDE == CAN_ID_EXT)
 8001386:	4bb1      	ldr	r3, [pc, #708]	@ (800164c <HAL_CAN_RxFifo0MsgPendingCallback+0x2dc>)
 8001388:	689b      	ldr	r3, [r3, #8]
 800138a:	2b04      	cmp	r3, #4
 800138c:	f040 8156 	bne.w	800163c <HAL_CAN_RxFifo0MsgPendingCallback+0x2cc>
    {
        switch (rxHeader.ExtId)
 8001390:	4bae      	ldr	r3, [pc, #696]	@ (800164c <HAL_CAN_RxFifo0MsgPendingCallback+0x2dc>)
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	4aae      	ldr	r2, [pc, #696]	@ (8001650 <HAL_CAN_RxFifo0MsgPendingCallback+0x2e0>)
 8001396:	4293      	cmp	r3, r2
 8001398:	f000 810d 	beq.w	80015b6 <HAL_CAN_RxFifo0MsgPendingCallback+0x246>
 800139c:	4aac      	ldr	r2, [pc, #688]	@ (8001650 <HAL_CAN_RxFifo0MsgPendingCallback+0x2e0>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	f200 814b 	bhi.w	800163a <HAL_CAN_RxFifo0MsgPendingCallback+0x2ca>
 80013a4:	4aab      	ldr	r2, [pc, #684]	@ (8001654 <HAL_CAN_RxFifo0MsgPendingCallback+0x2e4>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d004      	beq.n	80013b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>
 80013aa:	4aab      	ldr	r2, [pc, #684]	@ (8001658 <HAL_CAN_RxFifo0MsgPendingCallback+0x2e8>)
 80013ac:	4293      	cmp	r3, r2
 80013ae:	f000 809a 	beq.w	80014e6 <HAL_CAN_RxFifo0MsgPendingCallback+0x176>
                HAL_UART_Transmit(&huart2, (uint8_t*)uartMsg, strlen(uartMsg), 500);
                break;
            }

            default:
                break;
 80013b2:	e142      	b.n	800163a <HAL_CAN_RxFifo0MsgPendingCallback+0x2ca>
                HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 80013b4:	2201      	movs	r2, #1
 80013b6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80013ba:	48a8      	ldr	r0, [pc, #672]	@ (800165c <HAL_CAN_RxFifo0MsgPendingCallback+0x2ec>)
 80013bc:	f001 fdac 	bl	8002f18 <HAL_GPIO_WritePin>
                HAL_Delay(100);
 80013c0:	2064      	movs	r0, #100	@ 0x64
 80013c2:	f000 fbdf 	bl	8001b84 <HAL_Delay>
                HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 80013c6:	2200      	movs	r2, #0
 80013c8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80013cc:	48a3      	ldr	r0, [pc, #652]	@ (800165c <HAL_CAN_RxFifo0MsgPendingCallback+0x2ec>)
 80013ce:	f001 fda3 	bl	8002f18 <HAL_GPIO_WritePin>
                uint16_t cumVolt   = (rxData[0] << 8) | rxData[1];    // 0.1V
 80013d2:	4b9d      	ldr	r3, [pc, #628]	@ (8001648 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	b21b      	sxth	r3, r3
 80013d8:	021b      	lsls	r3, r3, #8
 80013da:	b21a      	sxth	r2, r3
 80013dc:	4b9a      	ldr	r3, [pc, #616]	@ (8001648 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 80013de:	785b      	ldrb	r3, [r3, #1]
 80013e0:	b21b      	sxth	r3, r3
 80013e2:	4313      	orrs	r3, r2
 80013e4:	b21b      	sxth	r3, r3
 80013e6:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
                uint16_t packVolt  = (rxData[2] << 8) | rxData[3];    // 0.1V
 80013ea:	4b97      	ldr	r3, [pc, #604]	@ (8001648 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 80013ec:	789b      	ldrb	r3, [r3, #2]
 80013ee:	b21b      	sxth	r3, r3
 80013f0:	021b      	lsls	r3, r3, #8
 80013f2:	b21a      	sxth	r2, r3
 80013f4:	4b94      	ldr	r3, [pc, #592]	@ (8001648 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 80013f6:	78db      	ldrb	r3, [r3, #3]
 80013f8:	b21b      	sxth	r3, r3
 80013fa:	4313      	orrs	r3, r2
 80013fc:	b21b      	sxth	r3, r3
 80013fe:	f8a7 30a8 	strh.w	r3, [r7, #168]	@ 0xa8
                int16_t  current   = (rxData[4] << 8) | rxData[5];    // Offset 30000  0.1A
 8001402:	4b91      	ldr	r3, [pc, #580]	@ (8001648 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 8001404:	791b      	ldrb	r3, [r3, #4]
 8001406:	b21b      	sxth	r3, r3
 8001408:	021b      	lsls	r3, r3, #8
 800140a:	b21a      	sxth	r2, r3
 800140c:	4b8e      	ldr	r3, [pc, #568]	@ (8001648 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 800140e:	795b      	ldrb	r3, [r3, #5]
 8001410:	b21b      	sxth	r3, r3
 8001412:	4313      	orrs	r3, r2
 8001414:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
                uint16_t SOC       = (rxData[6] << 8) | rxData[7];    // 0.1%
 8001418:	4b8b      	ldr	r3, [pc, #556]	@ (8001648 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 800141a:	799b      	ldrb	r3, [r3, #6]
 800141c:	b21b      	sxth	r3, r3
 800141e:	021b      	lsls	r3, r3, #8
 8001420:	b21a      	sxth	r2, r3
 8001422:	4b89      	ldr	r3, [pc, #548]	@ (8001648 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 8001424:	79db      	ldrb	r3, [r3, #7]
 8001426:	b21b      	sxth	r3, r3
 8001428:	4313      	orrs	r3, r2
 800142a:	b21b      	sxth	r3, r3
 800142c:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
                current -= 30000; // remove offset
 8001430:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8001434:	f5a3 43ea 	sub.w	r3, r3, #29952	@ 0x7500
 8001438:	3b30      	subs	r3, #48	@ 0x30
 800143a:	b29b      	uxth	r3, r3
 800143c:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
                snprintf(uartMsg, sizeof(uartMsg),
 8001440:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	@ 0xa4
 8001444:	4618      	mov	r0, r3
 8001446:	f7ff f86d 	bl	8000524 <__aeabi_i2d>
 800144a:	f04f 0200 	mov.w	r2, #0
 800144e:	4b84      	ldr	r3, [pc, #528]	@ (8001660 <HAL_CAN_RxFifo0MsgPendingCallback+0x2f0>)
 8001450:	f7ff f9fc 	bl	800084c <__aeabi_ddiv>
 8001454:	4602      	mov	r2, r0
 8001456:	460b      	mov	r3, r1
 8001458:	4614      	mov	r4, r2
 800145a:	461d      	mov	r5, r3
 800145c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8001460:	4618      	mov	r0, r3
 8001462:	f7ff f85f 	bl	8000524 <__aeabi_i2d>
 8001466:	f04f 0200 	mov.w	r2, #0
 800146a:	4b7d      	ldr	r3, [pc, #500]	@ (8001660 <HAL_CAN_RxFifo0MsgPendingCallback+0x2f0>)
 800146c:	f7ff f9ee 	bl	800084c <__aeabi_ddiv>
 8001470:	4602      	mov	r2, r0
 8001472:	460b      	mov	r3, r1
 8001474:	4690      	mov	r8, r2
 8001476:	4699      	mov	r9, r3
 8001478:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	@ 0xa8
 800147c:	4618      	mov	r0, r3
 800147e:	f7ff f851 	bl	8000524 <__aeabi_i2d>
 8001482:	f04f 0200 	mov.w	r2, #0
 8001486:	4b76      	ldr	r3, [pc, #472]	@ (8001660 <HAL_CAN_RxFifo0MsgPendingCallback+0x2f0>)
 8001488:	f7ff f9e0 	bl	800084c <__aeabi_ddiv>
 800148c:	4602      	mov	r2, r0
 800148e:	460b      	mov	r3, r1
 8001490:	4692      	mov	sl, r2
 8001492:	469b      	mov	fp, r3
 8001494:	f9b7 30a6 	ldrsh.w	r3, [r7, #166]	@ 0xa6
 8001498:	4618      	mov	r0, r3
 800149a:	f7ff f843 	bl	8000524 <__aeabi_i2d>
 800149e:	f04f 0200 	mov.w	r2, #0
 80014a2:	4b6f      	ldr	r3, [pc, #444]	@ (8001660 <HAL_CAN_RxFifo0MsgPendingCallback+0x2f0>)
 80014a4:	f7ff f9d2 	bl	800084c <__aeabi_ddiv>
 80014a8:	4602      	mov	r2, r0
 80014aa:	460b      	mov	r3, r1
 80014ac:	f107 000c 	add.w	r0, r7, #12
 80014b0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80014b4:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80014b8:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80014bc:	e9cd 4500 	strd	r4, r5, [sp]
 80014c0:	4a68      	ldr	r2, [pc, #416]	@ (8001664 <HAL_CAN_RxFifo0MsgPendingCallback+0x2f4>)
 80014c2:	2196      	movs	r1, #150	@ 0x96
 80014c4:	f003 ff78 	bl	80053b8 <sniprintf>
                HAL_UART_Transmit(&huart2, (uint8_t*)uartMsg, strlen(uartMsg), 500);
 80014c8:	f107 030c 	add.w	r3, r7, #12
 80014cc:	4618      	mov	r0, r3
 80014ce:	f7fe fecf 	bl	8000270 <strlen>
 80014d2:	4603      	mov	r3, r0
 80014d4:	b29a      	uxth	r2, r3
 80014d6:	f107 010c 	add.w	r1, r7, #12
 80014da:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80014de:	4862      	ldr	r0, [pc, #392]	@ (8001668 <HAL_CAN_RxFifo0MsgPendingCallback+0x2f8>)
 80014e0:	f002 fa36 	bl	8003950 <HAL_UART_Transmit>
                break;
 80014e4:	e0aa      	b.n	800163c <HAL_CAN_RxFifo0MsgPendingCallback+0x2cc>
                HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 80014e6:	2201      	movs	r2, #1
 80014e8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80014ec:	485b      	ldr	r0, [pc, #364]	@ (800165c <HAL_CAN_RxFifo0MsgPendingCallback+0x2ec>)
 80014ee:	f001 fd13 	bl	8002f18 <HAL_GPIO_WritePin>
                HAL_Delay(100);
 80014f2:	2064      	movs	r0, #100	@ 0x64
 80014f4:	f000 fb46 	bl	8001b84 <HAL_Delay>
                HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 80014f8:	2200      	movs	r2, #0
 80014fa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80014fe:	4857      	ldr	r0, [pc, #348]	@ (800165c <HAL_CAN_RxFifo0MsgPendingCallback+0x2ec>)
 8001500:	f001 fd0a 	bl	8002f18 <HAL_GPIO_WritePin>
                uint16_t maxV = (rxData[0] << 8) | rxData[1];
 8001504:	4b50      	ldr	r3, [pc, #320]	@ (8001648 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	b21b      	sxth	r3, r3
 800150a:	021b      	lsls	r3, r3, #8
 800150c:	b21a      	sxth	r2, r3
 800150e:	4b4e      	ldr	r3, [pc, #312]	@ (8001648 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 8001510:	785b      	ldrb	r3, [r3, #1]
 8001512:	b21b      	sxth	r3, r3
 8001514:	4313      	orrs	r3, r2
 8001516:	b21b      	sxth	r3, r3
 8001518:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
                uint8_t  maxCell = rxData[2];
 800151c:	4b4a      	ldr	r3, [pc, #296]	@ (8001648 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 800151e:	789b      	ldrb	r3, [r3, #2]
 8001520:	f887 30b1 	strb.w	r3, [r7, #177]	@ 0xb1
                uint16_t minV = (rxData[3] << 8) | rxData[4];
 8001524:	4b48      	ldr	r3, [pc, #288]	@ (8001648 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 8001526:	78db      	ldrb	r3, [r3, #3]
 8001528:	b21b      	sxth	r3, r3
 800152a:	021b      	lsls	r3, r3, #8
 800152c:	b21a      	sxth	r2, r3
 800152e:	4b46      	ldr	r3, [pc, #280]	@ (8001648 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 8001530:	791b      	ldrb	r3, [r3, #4]
 8001532:	b21b      	sxth	r3, r3
 8001534:	4313      	orrs	r3, r2
 8001536:	b21b      	sxth	r3, r3
 8001538:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
                uint8_t  minCell = rxData[5];
 800153c:	4b42      	ldr	r3, [pc, #264]	@ (8001648 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 800153e:	795b      	ldrb	r3, [r3, #5]
 8001540:	f887 30ad 	strb.w	r3, [r7, #173]	@ 0xad
                snprintf(uartMsg, sizeof(uartMsg),
 8001544:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8001548:	4618      	mov	r0, r3
 800154a:	f7fe ffeb 	bl	8000524 <__aeabi_i2d>
 800154e:	f04f 0200 	mov.w	r2, #0
 8001552:	4b46      	ldr	r3, [pc, #280]	@ (800166c <HAL_CAN_RxFifo0MsgPendingCallback+0x2fc>)
 8001554:	f7ff f97a 	bl	800084c <__aeabi_ddiv>
 8001558:	4602      	mov	r2, r0
 800155a:	460b      	mov	r3, r1
 800155c:	4614      	mov	r4, r2
 800155e:	461d      	mov	r5, r3
 8001560:	f897 60b1 	ldrb.w	r6, [r7, #177]	@ 0xb1
 8001564:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 8001568:	4618      	mov	r0, r3
 800156a:	f7fe ffdb 	bl	8000524 <__aeabi_i2d>
 800156e:	f04f 0200 	mov.w	r2, #0
 8001572:	4b3e      	ldr	r3, [pc, #248]	@ (800166c <HAL_CAN_RxFifo0MsgPendingCallback+0x2fc>)
 8001574:	f7ff f96a 	bl	800084c <__aeabi_ddiv>
 8001578:	4602      	mov	r2, r0
 800157a:	460b      	mov	r3, r1
 800157c:	f897 10ad 	ldrb.w	r1, [r7, #173]	@ 0xad
 8001580:	f107 000c 	add.w	r0, r7, #12
 8001584:	9106      	str	r1, [sp, #24]
 8001586:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800158a:	9602      	str	r6, [sp, #8]
 800158c:	e9cd 4500 	strd	r4, r5, [sp]
 8001590:	4a37      	ldr	r2, [pc, #220]	@ (8001670 <HAL_CAN_RxFifo0MsgPendingCallback+0x300>)
 8001592:	2196      	movs	r1, #150	@ 0x96
 8001594:	f003 ff10 	bl	80053b8 <sniprintf>
                HAL_UART_Transmit(&huart2, (uint8_t*)uartMsg, strlen(uartMsg), 500);
 8001598:	f107 030c 	add.w	r3, r7, #12
 800159c:	4618      	mov	r0, r3
 800159e:	f7fe fe67 	bl	8000270 <strlen>
 80015a2:	4603      	mov	r3, r0
 80015a4:	b29a      	uxth	r2, r3
 80015a6:	f107 010c 	add.w	r1, r7, #12
 80015aa:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80015ae:	482e      	ldr	r0, [pc, #184]	@ (8001668 <HAL_CAN_RxFifo0MsgPendingCallback+0x2f8>)
 80015b0:	f002 f9ce 	bl	8003950 <HAL_UART_Transmit>
                break;
 80015b4:	e042      	b.n	800163c <HAL_CAN_RxFifo0MsgPendingCallback+0x2cc>
                HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 80015b6:	2201      	movs	r2, #1
 80015b8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80015bc:	4827      	ldr	r0, [pc, #156]	@ (800165c <HAL_CAN_RxFifo0MsgPendingCallback+0x2ec>)
 80015be:	f001 fcab 	bl	8002f18 <HAL_GPIO_WritePin>
                HAL_Delay(100);
 80015c2:	2064      	movs	r0, #100	@ 0x64
 80015c4:	f000 fade 	bl	8001b84 <HAL_Delay>
                HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 80015c8:	2200      	movs	r2, #0
 80015ca:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80015ce:	4823      	ldr	r0, [pc, #140]	@ (800165c <HAL_CAN_RxFifo0MsgPendingCallback+0x2ec>)
 80015d0:	f001 fca2 	bl	8002f18 <HAL_GPIO_WritePin>
                uint8_t maxTemp = rxData[0] - 40;
 80015d4:	4b1c      	ldr	r3, [pc, #112]	@ (8001648 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	3b28      	subs	r3, #40	@ 0x28
 80015da:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
                uint8_t maxTempCell = rxData[1];
 80015de:	4b1a      	ldr	r3, [pc, #104]	@ (8001648 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 80015e0:	785b      	ldrb	r3, [r3, #1]
 80015e2:	f887 30b6 	strb.w	r3, [r7, #182]	@ 0xb6
                uint8_t minTemp = rxData[2] - 40;
 80015e6:	4b18      	ldr	r3, [pc, #96]	@ (8001648 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 80015e8:	789b      	ldrb	r3, [r3, #2]
 80015ea:	3b28      	subs	r3, #40	@ 0x28
 80015ec:	f887 30b5 	strb.w	r3, [r7, #181]	@ 0xb5
                uint8_t minTempCell = rxData[3];
 80015f0:	4b15      	ldr	r3, [pc, #84]	@ (8001648 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 80015f2:	78db      	ldrb	r3, [r3, #3]
 80015f4:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
                snprintf(uartMsg, sizeof(uartMsg),
 80015f8:	f897 40b7 	ldrb.w	r4, [r7, #183]	@ 0xb7
 80015fc:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 8001600:	f897 20b5 	ldrb.w	r2, [r7, #181]	@ 0xb5
 8001604:	f897 10b4 	ldrb.w	r1, [r7, #180]	@ 0xb4
 8001608:	f107 000c 	add.w	r0, r7, #12
 800160c:	9102      	str	r1, [sp, #8]
 800160e:	9201      	str	r2, [sp, #4]
 8001610:	9300      	str	r3, [sp, #0]
 8001612:	4623      	mov	r3, r4
 8001614:	4a17      	ldr	r2, [pc, #92]	@ (8001674 <HAL_CAN_RxFifo0MsgPendingCallback+0x304>)
 8001616:	2196      	movs	r1, #150	@ 0x96
 8001618:	f003 fece 	bl	80053b8 <sniprintf>
                HAL_UART_Transmit(&huart2, (uint8_t*)uartMsg, strlen(uartMsg), 500);
 800161c:	f107 030c 	add.w	r3, r7, #12
 8001620:	4618      	mov	r0, r3
 8001622:	f7fe fe25 	bl	8000270 <strlen>
 8001626:	4603      	mov	r3, r0
 8001628:	b29a      	uxth	r2, r3
 800162a:	f107 010c 	add.w	r1, r7, #12
 800162e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001632:	480d      	ldr	r0, [pc, #52]	@ (8001668 <HAL_CAN_RxFifo0MsgPendingCallback+0x2f8>)
 8001634:	f002 f98c 	bl	8003950 <HAL_UART_Transmit>
                break;
 8001638:	e000      	b.n	800163c <HAL_CAN_RxFifo0MsgPendingCallback+0x2cc>
                break;
 800163a:	bf00      	nop
        }
    }
}
 800163c:	bf00      	nop
 800163e:	37bc      	adds	r7, #188	@ 0xbc
 8001640:	46bd      	mov	sp, r7
 8001642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001646:	bf00      	nop
 8001648:	2000027c 	.word	0x2000027c
 800164c:	20000260 	.word	0x20000260
 8001650:	01924001 	.word	0x01924001
 8001654:	01904001 	.word	0x01904001
 8001658:	01914001 	.word	0x01914001
 800165c:	40020c00 	.word	0x40020c00
 8001660:	40240000 	.word	0x40240000
 8001664:	08007678 	.word	0x08007678
 8001668:	20000218 	.word	0x20000218
 800166c:	408f4000 	.word	0x408f4000
 8001670:	080076c4 	.word	0x080076c4
 8001674:	08007700 	.word	0x08007700

08001678 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800167c:	b672      	cpsid	i
}
 800167e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001680:	bf00      	nop
 8001682:	e7fd      	b.n	8001680 <Error_Handler+0x8>

08001684 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800168a:	2300      	movs	r3, #0
 800168c:	607b      	str	r3, [r7, #4]
 800168e:	4b10      	ldr	r3, [pc, #64]	@ (80016d0 <HAL_MspInit+0x4c>)
 8001690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001692:	4a0f      	ldr	r2, [pc, #60]	@ (80016d0 <HAL_MspInit+0x4c>)
 8001694:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001698:	6453      	str	r3, [r2, #68]	@ 0x44
 800169a:	4b0d      	ldr	r3, [pc, #52]	@ (80016d0 <HAL_MspInit+0x4c>)
 800169c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800169e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016a2:	607b      	str	r3, [r7, #4]
 80016a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016a6:	2300      	movs	r3, #0
 80016a8:	603b      	str	r3, [r7, #0]
 80016aa:	4b09      	ldr	r3, [pc, #36]	@ (80016d0 <HAL_MspInit+0x4c>)
 80016ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ae:	4a08      	ldr	r2, [pc, #32]	@ (80016d0 <HAL_MspInit+0x4c>)
 80016b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80016b6:	4b06      	ldr	r3, [pc, #24]	@ (80016d0 <HAL_MspInit+0x4c>)
 80016b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016be:	603b      	str	r3, [r7, #0]
 80016c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016c2:	bf00      	nop
 80016c4:	370c      	adds	r7, #12
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	40023800 	.word	0x40023800

080016d4 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b08a      	sub	sp, #40	@ 0x28
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016dc:	f107 0314 	add.w	r3, r7, #20
 80016e0:	2200      	movs	r2, #0
 80016e2:	601a      	str	r2, [r3, #0]
 80016e4:	605a      	str	r2, [r3, #4]
 80016e6:	609a      	str	r2, [r3, #8]
 80016e8:	60da      	str	r2, [r3, #12]
 80016ea:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a1d      	ldr	r2, [pc, #116]	@ (8001768 <HAL_CAN_MspInit+0x94>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d134      	bne.n	8001760 <HAL_CAN_MspInit+0x8c>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80016f6:	2300      	movs	r3, #0
 80016f8:	613b      	str	r3, [r7, #16]
 80016fa:	4b1c      	ldr	r3, [pc, #112]	@ (800176c <HAL_CAN_MspInit+0x98>)
 80016fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016fe:	4a1b      	ldr	r2, [pc, #108]	@ (800176c <HAL_CAN_MspInit+0x98>)
 8001700:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001704:	6413      	str	r3, [r2, #64]	@ 0x40
 8001706:	4b19      	ldr	r3, [pc, #100]	@ (800176c <HAL_CAN_MspInit+0x98>)
 8001708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800170a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800170e:	613b      	str	r3, [r7, #16]
 8001710:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001712:	2300      	movs	r3, #0
 8001714:	60fb      	str	r3, [r7, #12]
 8001716:	4b15      	ldr	r3, [pc, #84]	@ (800176c <HAL_CAN_MspInit+0x98>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800171a:	4a14      	ldr	r2, [pc, #80]	@ (800176c <HAL_CAN_MspInit+0x98>)
 800171c:	f043 0302 	orr.w	r3, r3, #2
 8001720:	6313      	str	r3, [r2, #48]	@ 0x30
 8001722:	4b12      	ldr	r3, [pc, #72]	@ (800176c <HAL_CAN_MspInit+0x98>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001726:	f003 0302 	and.w	r3, r3, #2
 800172a:	60fb      	str	r3, [r7, #12]
 800172c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800172e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001732:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001734:	2302      	movs	r3, #2
 8001736:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001738:	2300      	movs	r3, #0
 800173a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800173c:	2303      	movs	r3, #3
 800173e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001740:	2309      	movs	r3, #9
 8001742:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001744:	f107 0314 	add.w	r3, r7, #20
 8001748:	4619      	mov	r1, r3
 800174a:	4809      	ldr	r0, [pc, #36]	@ (8001770 <HAL_CAN_MspInit+0x9c>)
 800174c:	f001 fa48 	bl	8002be0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 1, 0);
 8001750:	2200      	movs	r2, #0
 8001752:	2101      	movs	r1, #1
 8001754:	2014      	movs	r0, #20
 8001756:	f001 f97a 	bl	8002a4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800175a:	2014      	movs	r0, #20
 800175c:	f001 f993 	bl	8002a86 <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001760:	bf00      	nop
 8001762:	3728      	adds	r7, #40	@ 0x28
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	40006400 	.word	0x40006400
 800176c:	40023800 	.word	0x40023800
 8001770:	40020400 	.word	0x40020400

08001774 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b08a      	sub	sp, #40	@ 0x28
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800177c:	f107 0314 	add.w	r3, r7, #20
 8001780:	2200      	movs	r2, #0
 8001782:	601a      	str	r2, [r3, #0]
 8001784:	605a      	str	r2, [r3, #4]
 8001786:	609a      	str	r2, [r3, #8]
 8001788:	60da      	str	r2, [r3, #12]
 800178a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a1d      	ldr	r2, [pc, #116]	@ (8001808 <HAL_UART_MspInit+0x94>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d133      	bne.n	80017fe <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001796:	2300      	movs	r3, #0
 8001798:	613b      	str	r3, [r7, #16]
 800179a:	4b1c      	ldr	r3, [pc, #112]	@ (800180c <HAL_UART_MspInit+0x98>)
 800179c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800179e:	4a1b      	ldr	r2, [pc, #108]	@ (800180c <HAL_UART_MspInit+0x98>)
 80017a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80017a6:	4b19      	ldr	r3, [pc, #100]	@ (800180c <HAL_UART_MspInit+0x98>)
 80017a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017ae:	613b      	str	r3, [r7, #16]
 80017b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017b2:	2300      	movs	r3, #0
 80017b4:	60fb      	str	r3, [r7, #12]
 80017b6:	4b15      	ldr	r3, [pc, #84]	@ (800180c <HAL_UART_MspInit+0x98>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ba:	4a14      	ldr	r2, [pc, #80]	@ (800180c <HAL_UART_MspInit+0x98>)
 80017bc:	f043 0301 	orr.w	r3, r3, #1
 80017c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017c2:	4b12      	ldr	r3, [pc, #72]	@ (800180c <HAL_UART_MspInit+0x98>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c6:	f003 0301 	and.w	r3, r3, #1
 80017ca:	60fb      	str	r3, [r7, #12]
 80017cc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80017ce:	230c      	movs	r3, #12
 80017d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017d2:	2302      	movs	r3, #2
 80017d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d6:	2300      	movs	r3, #0
 80017d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017da:	2303      	movs	r3, #3
 80017dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80017de:	2307      	movs	r3, #7
 80017e0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017e2:	f107 0314 	add.w	r3, r7, #20
 80017e6:	4619      	mov	r1, r3
 80017e8:	4809      	ldr	r0, [pc, #36]	@ (8001810 <HAL_UART_MspInit+0x9c>)
 80017ea:	f001 f9f9 	bl	8002be0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 80017ee:	2200      	movs	r2, #0
 80017f0:	2101      	movs	r1, #1
 80017f2:	2026      	movs	r0, #38	@ 0x26
 80017f4:	f001 f92b 	bl	8002a4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80017f8:	2026      	movs	r0, #38	@ 0x26
 80017fa:	f001 f944 	bl	8002a86 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80017fe:	bf00      	nop
 8001800:	3728      	adds	r7, #40	@ 0x28
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	40004400 	.word	0x40004400
 800180c:	40023800 	.word	0x40023800
 8001810:	40020000 	.word	0x40020000

08001814 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001818:	bf00      	nop
 800181a:	e7fd      	b.n	8001818 <NMI_Handler+0x4>

0800181c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001820:	bf00      	nop
 8001822:	e7fd      	b.n	8001820 <HardFault_Handler+0x4>

08001824 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001828:	bf00      	nop
 800182a:	e7fd      	b.n	8001828 <MemManage_Handler+0x4>

0800182c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001830:	bf00      	nop
 8001832:	e7fd      	b.n	8001830 <BusFault_Handler+0x4>

08001834 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001838:	bf00      	nop
 800183a:	e7fd      	b.n	8001838 <UsageFault_Handler+0x4>

0800183c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001840:	bf00      	nop
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr

0800184a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800184a:	b480      	push	{r7}
 800184c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800184e:	bf00      	nop
 8001850:	46bd      	mov	sp, r7
 8001852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001856:	4770      	bx	lr

08001858 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800185c:	bf00      	nop
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr

08001866 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001866:	b580      	push	{r7, lr}
 8001868:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800186a:	f000 f96b 	bl	8001b44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800186e:	bf00      	nop
 8001870:	bd80      	pop	{r7, pc}
	...

08001874 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001878:	4802      	ldr	r0, [pc, #8]	@ (8001884 <CAN1_RX0_IRQHandler+0x10>)
 800187a:	f000 fddd 	bl	8002438 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800187e:	bf00      	nop
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	200001f0 	.word	0x200001f0

08001888 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800188c:	4802      	ldr	r0, [pc, #8]	@ (8001898 <USART2_IRQHandler+0x10>)
 800188e:	f002 f90f 	bl	8003ab0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001892:	bf00      	nop
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	20000218 	.word	0x20000218

0800189c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  return 1;
 80018a0:	2301      	movs	r3, #1
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr

080018ac <_kill>:

int _kill(int pid, int sig)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
 80018b4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80018b6:	f003 fe4b 	bl	8005550 <__errno>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2216      	movs	r2, #22
 80018be:	601a      	str	r2, [r3, #0]
  return -1;
 80018c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018c4:	4618      	mov	r0, r3
 80018c6:	3708      	adds	r7, #8
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}

080018cc <_exit>:

void _exit (int status)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80018d4:	f04f 31ff 	mov.w	r1, #4294967295
 80018d8:	6878      	ldr	r0, [r7, #4]
 80018da:	f7ff ffe7 	bl	80018ac <_kill>
  while (1) {}    /* Make sure we hang here */
 80018de:	bf00      	nop
 80018e0:	e7fd      	b.n	80018de <_exit+0x12>

080018e2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018e2:	b580      	push	{r7, lr}
 80018e4:	b086      	sub	sp, #24
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	60f8      	str	r0, [r7, #12]
 80018ea:	60b9      	str	r1, [r7, #8]
 80018ec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018ee:	2300      	movs	r3, #0
 80018f0:	617b      	str	r3, [r7, #20]
 80018f2:	e00a      	b.n	800190a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80018f4:	f3af 8000 	nop.w
 80018f8:	4601      	mov	r1, r0
 80018fa:	68bb      	ldr	r3, [r7, #8]
 80018fc:	1c5a      	adds	r2, r3, #1
 80018fe:	60ba      	str	r2, [r7, #8]
 8001900:	b2ca      	uxtb	r2, r1
 8001902:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	3301      	adds	r3, #1
 8001908:	617b      	str	r3, [r7, #20]
 800190a:	697a      	ldr	r2, [r7, #20]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	429a      	cmp	r2, r3
 8001910:	dbf0      	blt.n	80018f4 <_read+0x12>
  }

  return len;
 8001912:	687b      	ldr	r3, [r7, #4]
}
 8001914:	4618      	mov	r0, r3
 8001916:	3718      	adds	r7, #24
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}

0800191c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b086      	sub	sp, #24
 8001920:	af00      	add	r7, sp, #0
 8001922:	60f8      	str	r0, [r7, #12]
 8001924:	60b9      	str	r1, [r7, #8]
 8001926:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001928:	2300      	movs	r3, #0
 800192a:	617b      	str	r3, [r7, #20]
 800192c:	e009      	b.n	8001942 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800192e:	68bb      	ldr	r3, [r7, #8]
 8001930:	1c5a      	adds	r2, r3, #1
 8001932:	60ba      	str	r2, [r7, #8]
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	4618      	mov	r0, r3
 8001938:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	3301      	adds	r3, #1
 8001940:	617b      	str	r3, [r7, #20]
 8001942:	697a      	ldr	r2, [r7, #20]
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	429a      	cmp	r2, r3
 8001948:	dbf1      	blt.n	800192e <_write+0x12>
  }
  return len;
 800194a:	687b      	ldr	r3, [r7, #4]
}
 800194c:	4618      	mov	r0, r3
 800194e:	3718      	adds	r7, #24
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}

08001954 <_close>:

int _close(int file)
{
 8001954:	b480      	push	{r7}
 8001956:	b083      	sub	sp, #12
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800195c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001960:	4618      	mov	r0, r3
 8001962:	370c      	adds	r7, #12
 8001964:	46bd      	mov	sp, r7
 8001966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196a:	4770      	bx	lr

0800196c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800196c:	b480      	push	{r7}
 800196e:	b083      	sub	sp, #12
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
 8001974:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800197c:	605a      	str	r2, [r3, #4]
  return 0;
 800197e:	2300      	movs	r3, #0
}
 8001980:	4618      	mov	r0, r3
 8001982:	370c      	adds	r7, #12
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr

0800198c <_isatty>:

int _isatty(int file)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001994:	2301      	movs	r3, #1
}
 8001996:	4618      	mov	r0, r3
 8001998:	370c      	adds	r7, #12
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr

080019a2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019a2:	b480      	push	{r7}
 80019a4:	b085      	sub	sp, #20
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	60f8      	str	r0, [r7, #12]
 80019aa:	60b9      	str	r1, [r7, #8]
 80019ac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80019ae:	2300      	movs	r3, #0
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	3714      	adds	r7, #20
 80019b4:	46bd      	mov	sp, r7
 80019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ba:	4770      	bx	lr

080019bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b086      	sub	sp, #24
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019c4:	4a14      	ldr	r2, [pc, #80]	@ (8001a18 <_sbrk+0x5c>)
 80019c6:	4b15      	ldr	r3, [pc, #84]	@ (8001a1c <_sbrk+0x60>)
 80019c8:	1ad3      	subs	r3, r2, r3
 80019ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019d0:	4b13      	ldr	r3, [pc, #76]	@ (8001a20 <_sbrk+0x64>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d102      	bne.n	80019de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019d8:	4b11      	ldr	r3, [pc, #68]	@ (8001a20 <_sbrk+0x64>)
 80019da:	4a12      	ldr	r2, [pc, #72]	@ (8001a24 <_sbrk+0x68>)
 80019dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019de:	4b10      	ldr	r3, [pc, #64]	@ (8001a20 <_sbrk+0x64>)
 80019e0:	681a      	ldr	r2, [r3, #0]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	4413      	add	r3, r2
 80019e6:	693a      	ldr	r2, [r7, #16]
 80019e8:	429a      	cmp	r2, r3
 80019ea:	d207      	bcs.n	80019fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019ec:	f003 fdb0 	bl	8005550 <__errno>
 80019f0:	4603      	mov	r3, r0
 80019f2:	220c      	movs	r2, #12
 80019f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019f6:	f04f 33ff 	mov.w	r3, #4294967295
 80019fa:	e009      	b.n	8001a10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019fc:	4b08      	ldr	r3, [pc, #32]	@ (8001a20 <_sbrk+0x64>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a02:	4b07      	ldr	r3, [pc, #28]	@ (8001a20 <_sbrk+0x64>)
 8001a04:	681a      	ldr	r2, [r3, #0]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	4413      	add	r3, r2
 8001a0a:	4a05      	ldr	r2, [pc, #20]	@ (8001a20 <_sbrk+0x64>)
 8001a0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a0e:	68fb      	ldr	r3, [r7, #12]
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	3718      	adds	r7, #24
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	20020000 	.word	0x20020000
 8001a1c:	00000400 	.word	0x00000400
 8001a20:	20000288 	.word	0x20000288
 8001a24:	200003e0 	.word	0x200003e0

08001a28 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a2c:	4b06      	ldr	r3, [pc, #24]	@ (8001a48 <SystemInit+0x20>)
 8001a2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a32:	4a05      	ldr	r2, [pc, #20]	@ (8001a48 <SystemInit+0x20>)
 8001a34:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a38:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a3c:	bf00      	nop
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr
 8001a46:	bf00      	nop
 8001a48:	e000ed00 	.word	0xe000ed00

08001a4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001a4c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a84 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001a50:	f7ff ffea 	bl	8001a28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a54:	480c      	ldr	r0, [pc, #48]	@ (8001a88 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a56:	490d      	ldr	r1, [pc, #52]	@ (8001a8c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a58:	4a0d      	ldr	r2, [pc, #52]	@ (8001a90 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a5c:	e002      	b.n	8001a64 <LoopCopyDataInit>

08001a5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a62:	3304      	adds	r3, #4

08001a64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a68:	d3f9      	bcc.n	8001a5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a6a:	4a0a      	ldr	r2, [pc, #40]	@ (8001a94 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a6c:	4c0a      	ldr	r4, [pc, #40]	@ (8001a98 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a70:	e001      	b.n	8001a76 <LoopFillZerobss>

08001a72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a74:	3204      	adds	r2, #4

08001a76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a78:	d3fb      	bcc.n	8001a72 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a7a:	f003 fd6f 	bl	800555c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a7e:	f7ff fa29 	bl	8000ed4 <main>
  bx  lr    
 8001a82:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001a84:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001a88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a8c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001a90:	08007aec 	.word	0x08007aec
  ldr r2, =_sbss
 8001a94:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001a98:	200003dc 	.word	0x200003dc

08001a9c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a9c:	e7fe      	b.n	8001a9c <ADC_IRQHandler>
	...

08001aa0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001aa4:	4b0e      	ldr	r3, [pc, #56]	@ (8001ae0 <HAL_Init+0x40>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a0d      	ldr	r2, [pc, #52]	@ (8001ae0 <HAL_Init+0x40>)
 8001aaa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001aae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ab0:	4b0b      	ldr	r3, [pc, #44]	@ (8001ae0 <HAL_Init+0x40>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a0a      	ldr	r2, [pc, #40]	@ (8001ae0 <HAL_Init+0x40>)
 8001ab6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001aba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001abc:	4b08      	ldr	r3, [pc, #32]	@ (8001ae0 <HAL_Init+0x40>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a07      	ldr	r2, [pc, #28]	@ (8001ae0 <HAL_Init+0x40>)
 8001ac2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ac6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ac8:	2003      	movs	r0, #3
 8001aca:	f000 ffb5 	bl	8002a38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ace:	2000      	movs	r0, #0
 8001ad0:	f000 f808 	bl	8001ae4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ad4:	f7ff fdd6 	bl	8001684 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ad8:	2300      	movs	r3, #0
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	40023c00 	.word	0x40023c00

08001ae4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001aec:	4b12      	ldr	r3, [pc, #72]	@ (8001b38 <HAL_InitTick+0x54>)
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	4b12      	ldr	r3, [pc, #72]	@ (8001b3c <HAL_InitTick+0x58>)
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	4619      	mov	r1, r3
 8001af6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001afa:	fbb3 f3f1 	udiv	r3, r3, r1
 8001afe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b02:	4618      	mov	r0, r3
 8001b04:	f000 ffcd 	bl	8002aa2 <HAL_SYSTICK_Config>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e00e      	b.n	8001b30 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2b0f      	cmp	r3, #15
 8001b16:	d80a      	bhi.n	8001b2e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b18:	2200      	movs	r2, #0
 8001b1a:	6879      	ldr	r1, [r7, #4]
 8001b1c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b20:	f000 ff95 	bl	8002a4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b24:	4a06      	ldr	r2, [pc, #24]	@ (8001b40 <HAL_InitTick+0x5c>)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	e000      	b.n	8001b30 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b2e:	2301      	movs	r3, #1
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3708      	adds	r7, #8
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	20000000 	.word	0x20000000
 8001b3c:	20000008 	.word	0x20000008
 8001b40:	20000004 	.word	0x20000004

08001b44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b48:	4b06      	ldr	r3, [pc, #24]	@ (8001b64 <HAL_IncTick+0x20>)
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	4b06      	ldr	r3, [pc, #24]	@ (8001b68 <HAL_IncTick+0x24>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4413      	add	r3, r2
 8001b54:	4a04      	ldr	r2, [pc, #16]	@ (8001b68 <HAL_IncTick+0x24>)
 8001b56:	6013      	str	r3, [r2, #0]
}
 8001b58:	bf00      	nop
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	20000008 	.word	0x20000008
 8001b68:	2000028c 	.word	0x2000028c

08001b6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  return uwTick;
 8001b70:	4b03      	ldr	r3, [pc, #12]	@ (8001b80 <HAL_GetTick+0x14>)
 8001b72:	681b      	ldr	r3, [r3, #0]
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	46bd      	mov	sp, r7
 8001b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7c:	4770      	bx	lr
 8001b7e:	bf00      	nop
 8001b80:	2000028c 	.word	0x2000028c

08001b84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b084      	sub	sp, #16
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b8c:	f7ff ffee 	bl	8001b6c <HAL_GetTick>
 8001b90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b9c:	d005      	beq.n	8001baa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001bc8 <HAL_Delay+0x44>)
 8001ba0:	781b      	ldrb	r3, [r3, #0]
 8001ba2:	461a      	mov	r2, r3
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	4413      	add	r3, r2
 8001ba8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001baa:	bf00      	nop
 8001bac:	f7ff ffde 	bl	8001b6c <HAL_GetTick>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	68bb      	ldr	r3, [r7, #8]
 8001bb4:	1ad3      	subs	r3, r2, r3
 8001bb6:	68fa      	ldr	r2, [r7, #12]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d8f7      	bhi.n	8001bac <HAL_Delay+0x28>
  {
  }
}
 8001bbc:	bf00      	nop
 8001bbe:	bf00      	nop
 8001bc0:	3710      	adds	r7, #16
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	20000008 	.word	0x20000008

08001bcc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d101      	bne.n	8001bde <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e0ed      	b.n	8001dba <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001be4:	b2db      	uxtb	r3, r3
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d102      	bne.n	8001bf0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001bea:	6878      	ldr	r0, [r7, #4]
 8001bec:	f7ff fd72 	bl	80016d4 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	681a      	ldr	r2, [r3, #0]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f042 0201 	orr.w	r2, r2, #1
 8001bfe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c00:	f7ff ffb4 	bl	8001b6c <HAL_GetTick>
 8001c04:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001c06:	e012      	b.n	8001c2e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001c08:	f7ff ffb0 	bl	8001b6c <HAL_GetTick>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	1ad3      	subs	r3, r2, r3
 8001c12:	2b0a      	cmp	r3, #10
 8001c14:	d90b      	bls.n	8001c2e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c1a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2205      	movs	r2, #5
 8001c26:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e0c5      	b.n	8001dba <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	f003 0301 	and.w	r3, r3, #1
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d0e5      	beq.n	8001c08 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	681a      	ldr	r2, [r3, #0]
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f022 0202 	bic.w	r2, r2, #2
 8001c4a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c4c:	f7ff ff8e 	bl	8001b6c <HAL_GetTick>
 8001c50:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001c52:	e012      	b.n	8001c7a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001c54:	f7ff ff8a 	bl	8001b6c <HAL_GetTick>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	2b0a      	cmp	r3, #10
 8001c60:	d90b      	bls.n	8001c7a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c66:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2205      	movs	r2, #5
 8001c72:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
 8001c78:	e09f      	b.n	8001dba <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	f003 0302 	and.w	r3, r3, #2
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d1e5      	bne.n	8001c54 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	7e1b      	ldrb	r3, [r3, #24]
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d108      	bne.n	8001ca2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001c9e:	601a      	str	r2, [r3, #0]
 8001ca0:	e007      	b.n	8001cb2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	681a      	ldr	r2, [r3, #0]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001cb0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	7e5b      	ldrb	r3, [r3, #25]
 8001cb6:	2b01      	cmp	r3, #1
 8001cb8:	d108      	bne.n	8001ccc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001cc8:	601a      	str	r2, [r3, #0]
 8001cca:	e007      	b.n	8001cdc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001cda:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	7e9b      	ldrb	r3, [r3, #26]
 8001ce0:	2b01      	cmp	r3, #1
 8001ce2:	d108      	bne.n	8001cf6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	681a      	ldr	r2, [r3, #0]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f042 0220 	orr.w	r2, r2, #32
 8001cf2:	601a      	str	r2, [r3, #0]
 8001cf4:	e007      	b.n	8001d06 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f022 0220 	bic.w	r2, r2, #32
 8001d04:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	7edb      	ldrb	r3, [r3, #27]
 8001d0a:	2b01      	cmp	r3, #1
 8001d0c:	d108      	bne.n	8001d20 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	681a      	ldr	r2, [r3, #0]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f022 0210 	bic.w	r2, r2, #16
 8001d1c:	601a      	str	r2, [r3, #0]
 8001d1e:	e007      	b.n	8001d30 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	681a      	ldr	r2, [r3, #0]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f042 0210 	orr.w	r2, r2, #16
 8001d2e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	7f1b      	ldrb	r3, [r3, #28]
 8001d34:	2b01      	cmp	r3, #1
 8001d36:	d108      	bne.n	8001d4a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f042 0208 	orr.w	r2, r2, #8
 8001d46:	601a      	str	r2, [r3, #0]
 8001d48:	e007      	b.n	8001d5a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	681a      	ldr	r2, [r3, #0]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f022 0208 	bic.w	r2, r2, #8
 8001d58:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	7f5b      	ldrb	r3, [r3, #29]
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d108      	bne.n	8001d74 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f042 0204 	orr.w	r2, r2, #4
 8001d70:	601a      	str	r2, [r3, #0]
 8001d72:	e007      	b.n	8001d84 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f022 0204 	bic.w	r2, r2, #4
 8001d82:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	689a      	ldr	r2, [r3, #8]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	431a      	orrs	r2, r3
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	691b      	ldr	r3, [r3, #16]
 8001d92:	431a      	orrs	r2, r3
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	695b      	ldr	r3, [r3, #20]
 8001d98:	ea42 0103 	orr.w	r1, r2, r3
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	1e5a      	subs	r2, r3, #1
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	430a      	orrs	r2, r1
 8001da8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2200      	movs	r2, #0
 8001dae:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2201      	movs	r2, #1
 8001db4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001db8:	2300      	movs	r3, #0
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3710      	adds	r7, #16
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
	...

08001dc4 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b087      	sub	sp, #28
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
 8001dcc:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001dd4:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 8001dd6:	7dfb      	ldrb	r3, [r7, #23]
 8001dd8:	2b01      	cmp	r3, #1
 8001dda:	d003      	beq.n	8001de4 <HAL_CAN_ConfigFilter+0x20>
 8001ddc:	7dfb      	ldrb	r3, [r7, #23]
 8001dde:	2b02      	cmp	r3, #2
 8001de0:	f040 80be 	bne.w	8001f60 <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8001de4:	4b65      	ldr	r3, [pc, #404]	@ (8001f7c <HAL_CAN_ConfigFilter+0x1b8>)
 8001de6:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001dee:	f043 0201 	orr.w	r2, r3, #1
 8001df2:	693b      	ldr	r3, [r7, #16]
 8001df4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001dfe:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8001e02:	693b      	ldr	r3, [r7, #16]
 8001e04:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e12:	021b      	lsls	r3, r3, #8
 8001e14:	431a      	orrs	r2, r3
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	695b      	ldr	r3, [r3, #20]
 8001e20:	f003 031f 	and.w	r3, r3, #31
 8001e24:	2201      	movs	r2, #1
 8001e26:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2a:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	43db      	mvns	r3, r3
 8001e36:	401a      	ands	r2, r3
 8001e38:	693b      	ldr	r3, [r7, #16]
 8001e3a:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	69db      	ldr	r3, [r3, #28]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d123      	bne.n	8001e8e <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001e46:	693b      	ldr	r3, [r7, #16]
 8001e48:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	43db      	mvns	r3, r3
 8001e50:	401a      	ands	r2, r3
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	68db      	ldr	r3, [r3, #12]
 8001e5c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001e64:	683a      	ldr	r2, [r7, #0]
 8001e66:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001e68:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001e6a:	693b      	ldr	r3, [r7, #16]
 8001e6c:	3248      	adds	r2, #72	@ 0x48
 8001e6e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001e82:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001e84:	6939      	ldr	r1, [r7, #16]
 8001e86:	3348      	adds	r3, #72	@ 0x48
 8001e88:	00db      	lsls	r3, r3, #3
 8001e8a:	440b      	add	r3, r1
 8001e8c:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	69db      	ldr	r3, [r3, #28]
 8001e92:	2b01      	cmp	r3, #1
 8001e94:	d122      	bne.n	8001edc <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	431a      	orrs	r2, r3
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001eb2:	683a      	ldr	r2, [r7, #0]
 8001eb4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001eb6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001eb8:	693b      	ldr	r3, [r7, #16]
 8001eba:	3248      	adds	r2, #72	@ 0x48
 8001ebc:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	689b      	ldr	r3, [r3, #8]
 8001ec4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	68db      	ldr	r3, [r3, #12]
 8001eca:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001ed0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001ed2:	6939      	ldr	r1, [r7, #16]
 8001ed4:	3348      	adds	r3, #72	@ 0x48
 8001ed6:	00db      	lsls	r3, r3, #3
 8001ed8:	440b      	add	r3, r1
 8001eda:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	699b      	ldr	r3, [r3, #24]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d109      	bne.n	8001ef8 <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001ee4:	693b      	ldr	r3, [r7, #16]
 8001ee6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	43db      	mvns	r3, r3
 8001eee:	401a      	ands	r2, r3
 8001ef0:	693b      	ldr	r3, [r7, #16]
 8001ef2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8001ef6:	e007      	b.n	8001f08 <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	431a      	orrs	r2, r3
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	691b      	ldr	r3, [r3, #16]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d109      	bne.n	8001f24 <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001f10:	693b      	ldr	r3, [r7, #16]
 8001f12:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	43db      	mvns	r3, r3
 8001f1a:	401a      	ands	r2, r3
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8001f22:	e007      	b.n	8001f34 <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001f24:	693b      	ldr	r3, [r7, #16]
 8001f26:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	431a      	orrs	r2, r3
 8001f2e:	693b      	ldr	r3, [r7, #16]
 8001f30:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	6a1b      	ldr	r3, [r3, #32]
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d107      	bne.n	8001f4c <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001f3c:	693b      	ldr	r3, [r7, #16]
 8001f3e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	431a      	orrs	r2, r3
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001f52:	f023 0201 	bic.w	r2, r3, #1
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	e006      	b.n	8001f6e <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f64:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001f6c:	2301      	movs	r3, #1
  }
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	371c      	adds	r7, #28
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr
 8001f7a:	bf00      	nop
 8001f7c:	40006400 	.word	0x40006400

08001f80 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b084      	sub	sp, #16
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f8e:	b2db      	uxtb	r3, r3
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d12e      	bne.n	8001ff2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2202      	movs	r2, #2
 8001f98:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	681a      	ldr	r2, [r3, #0]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f022 0201 	bic.w	r2, r2, #1
 8001faa:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001fac:	f7ff fdde 	bl	8001b6c <HAL_GetTick>
 8001fb0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001fb2:	e012      	b.n	8001fda <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001fb4:	f7ff fdda 	bl	8001b6c <HAL_GetTick>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	1ad3      	subs	r3, r2, r3
 8001fbe:	2b0a      	cmp	r3, #10
 8001fc0:	d90b      	bls.n	8001fda <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fc6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	2205      	movs	r2, #5
 8001fd2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e012      	b.n	8002000 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f003 0301 	and.w	r3, r3, #1
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d1e5      	bne.n	8001fb4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2200      	movs	r2, #0
 8001fec:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	e006      	b.n	8002000 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ff6:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
  }
}
 8002000:	4618      	mov	r0, r3
 8002002:	3710      	adds	r7, #16
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}

08002008 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002008:	b480      	push	{r7}
 800200a:	b089      	sub	sp, #36	@ 0x24
 800200c:	af00      	add	r7, sp, #0
 800200e:	60f8      	str	r0, [r7, #12]
 8002010:	60b9      	str	r1, [r7, #8]
 8002012:	607a      	str	r2, [r7, #4]
 8002014:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	f893 3020 	ldrb.w	r3, [r3, #32]
 800201c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002026:	7ffb      	ldrb	r3, [r7, #31]
 8002028:	2b01      	cmp	r3, #1
 800202a:	d003      	beq.n	8002034 <HAL_CAN_AddTxMessage+0x2c>
 800202c:	7ffb      	ldrb	r3, [r7, #31]
 800202e:	2b02      	cmp	r3, #2
 8002030:	f040 80ad 	bne.w	800218e <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002034:	69bb      	ldr	r3, [r7, #24]
 8002036:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800203a:	2b00      	cmp	r3, #0
 800203c:	d10a      	bne.n	8002054 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800203e:	69bb      	ldr	r3, [r7, #24]
 8002040:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002044:	2b00      	cmp	r3, #0
 8002046:	d105      	bne.n	8002054 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002048:	69bb      	ldr	r3, [r7, #24]
 800204a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800204e:	2b00      	cmp	r3, #0
 8002050:	f000 8095 	beq.w	800217e <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002054:	69bb      	ldr	r3, [r7, #24]
 8002056:	0e1b      	lsrs	r3, r3, #24
 8002058:	f003 0303 	and.w	r3, r3, #3
 800205c:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800205e:	2201      	movs	r2, #1
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	409a      	lsls	r2, r3
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002068:	68bb      	ldr	r3, [r7, #8]
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d10d      	bne.n	800208c <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002070:	68bb      	ldr	r3, [r7, #8]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800207a:	68f9      	ldr	r1, [r7, #12]
 800207c:	6809      	ldr	r1, [r1, #0]
 800207e:	431a      	orrs	r2, r3
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	3318      	adds	r3, #24
 8002084:	011b      	lsls	r3, r3, #4
 8002086:	440b      	add	r3, r1
 8002088:	601a      	str	r2, [r3, #0]
 800208a:	e00f      	b.n	80020ac <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002092:	68bb      	ldr	r3, [r7, #8]
 8002094:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002096:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800209c:	68f9      	ldr	r1, [r7, #12]
 800209e:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80020a0:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	3318      	adds	r3, #24
 80020a6:	011b      	lsls	r3, r3, #4
 80020a8:	440b      	add	r3, r1
 80020aa:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	6819      	ldr	r1, [r3, #0]
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	691a      	ldr	r2, [r3, #16]
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	3318      	adds	r3, #24
 80020b8:	011b      	lsls	r3, r3, #4
 80020ba:	440b      	add	r3, r1
 80020bc:	3304      	adds	r3, #4
 80020be:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	7d1b      	ldrb	r3, [r3, #20]
 80020c4:	2b01      	cmp	r3, #1
 80020c6:	d111      	bne.n	80020ec <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	3318      	adds	r3, #24
 80020d0:	011b      	lsls	r3, r3, #4
 80020d2:	4413      	add	r3, r2
 80020d4:	3304      	adds	r3, #4
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	68fa      	ldr	r2, [r7, #12]
 80020da:	6811      	ldr	r1, [r2, #0]
 80020dc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	3318      	adds	r3, #24
 80020e4:	011b      	lsls	r3, r3, #4
 80020e6:	440b      	add	r3, r1
 80020e8:	3304      	adds	r3, #4
 80020ea:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	3307      	adds	r3, #7
 80020f0:	781b      	ldrb	r3, [r3, #0]
 80020f2:	061a      	lsls	r2, r3, #24
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	3306      	adds	r3, #6
 80020f8:	781b      	ldrb	r3, [r3, #0]
 80020fa:	041b      	lsls	r3, r3, #16
 80020fc:	431a      	orrs	r2, r3
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	3305      	adds	r3, #5
 8002102:	781b      	ldrb	r3, [r3, #0]
 8002104:	021b      	lsls	r3, r3, #8
 8002106:	4313      	orrs	r3, r2
 8002108:	687a      	ldr	r2, [r7, #4]
 800210a:	3204      	adds	r2, #4
 800210c:	7812      	ldrb	r2, [r2, #0]
 800210e:	4610      	mov	r0, r2
 8002110:	68fa      	ldr	r2, [r7, #12]
 8002112:	6811      	ldr	r1, [r2, #0]
 8002114:	ea43 0200 	orr.w	r2, r3, r0
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	011b      	lsls	r3, r3, #4
 800211c:	440b      	add	r3, r1
 800211e:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8002122:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	3303      	adds	r3, #3
 8002128:	781b      	ldrb	r3, [r3, #0]
 800212a:	061a      	lsls	r2, r3, #24
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	3302      	adds	r3, #2
 8002130:	781b      	ldrb	r3, [r3, #0]
 8002132:	041b      	lsls	r3, r3, #16
 8002134:	431a      	orrs	r2, r3
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	3301      	adds	r3, #1
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	021b      	lsls	r3, r3, #8
 800213e:	4313      	orrs	r3, r2
 8002140:	687a      	ldr	r2, [r7, #4]
 8002142:	7812      	ldrb	r2, [r2, #0]
 8002144:	4610      	mov	r0, r2
 8002146:	68fa      	ldr	r2, [r7, #12]
 8002148:	6811      	ldr	r1, [r2, #0]
 800214a:	ea43 0200 	orr.w	r2, r3, r0
 800214e:	697b      	ldr	r3, [r7, #20]
 8002150:	011b      	lsls	r3, r3, #4
 8002152:	440b      	add	r3, r1
 8002154:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002158:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681a      	ldr	r2, [r3, #0]
 800215e:	697b      	ldr	r3, [r7, #20]
 8002160:	3318      	adds	r3, #24
 8002162:	011b      	lsls	r3, r3, #4
 8002164:	4413      	add	r3, r2
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	68fa      	ldr	r2, [r7, #12]
 800216a:	6811      	ldr	r1, [r2, #0]
 800216c:	f043 0201 	orr.w	r2, r3, #1
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	3318      	adds	r3, #24
 8002174:	011b      	lsls	r3, r3, #4
 8002176:	440b      	add	r3, r1
 8002178:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800217a:	2300      	movs	r3, #0
 800217c:	e00e      	b.n	800219c <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002182:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800218a:	2301      	movs	r3, #1
 800218c:	e006      	b.n	800219c <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002192:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800219a:	2301      	movs	r3, #1
  }
}
 800219c:	4618      	mov	r0, r3
 800219e:	3724      	adds	r7, #36	@ 0x24
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr

080021a8 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80021a8:	b480      	push	{r7}
 80021aa:	b087      	sub	sp, #28
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	60f8      	str	r0, [r7, #12]
 80021b0:	60b9      	str	r1, [r7, #8]
 80021b2:	607a      	str	r2, [r7, #4]
 80021b4:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80021bc:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80021be:	7dfb      	ldrb	r3, [r7, #23]
 80021c0:	2b01      	cmp	r3, #1
 80021c2:	d003      	beq.n	80021cc <HAL_CAN_GetRxMessage+0x24>
 80021c4:	7dfb      	ldrb	r3, [r7, #23]
 80021c6:	2b02      	cmp	r3, #2
 80021c8:	f040 8103 	bne.w	80023d2 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d10e      	bne.n	80021f0 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	68db      	ldr	r3, [r3, #12]
 80021d8:	f003 0303 	and.w	r3, r3, #3
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d116      	bne.n	800220e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021e4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	e0f7      	b.n	80023e0 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	691b      	ldr	r3, [r3, #16]
 80021f6:	f003 0303 	and.w	r3, r3, #3
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d107      	bne.n	800220e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002202:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800220a:	2301      	movs	r3, #1
 800220c:	e0e8      	b.n	80023e0 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681a      	ldr	r2, [r3, #0]
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	331b      	adds	r3, #27
 8002216:	011b      	lsls	r3, r3, #4
 8002218:	4413      	add	r3, r2
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f003 0204 	and.w	r2, r3, #4
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	689b      	ldr	r3, [r3, #8]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d10c      	bne.n	8002246 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	681a      	ldr	r2, [r3, #0]
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	331b      	adds	r3, #27
 8002234:	011b      	lsls	r3, r3, #4
 8002236:	4413      	add	r3, r2
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	0d5b      	lsrs	r3, r3, #21
 800223c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	601a      	str	r2, [r3, #0]
 8002244:	e00b      	b.n	800225e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	331b      	adds	r3, #27
 800224e:	011b      	lsls	r3, r3, #4
 8002250:	4413      	add	r3, r2
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	08db      	lsrs	r3, r3, #3
 8002256:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	331b      	adds	r3, #27
 8002266:	011b      	lsls	r3, r3, #4
 8002268:	4413      	add	r3, r2
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f003 0202 	and.w	r2, r3, #2
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	331b      	adds	r3, #27
 800227c:	011b      	lsls	r3, r3, #4
 800227e:	4413      	add	r3, r2
 8002280:	3304      	adds	r3, #4
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f003 0308 	and.w	r3, r3, #8
 8002288:	2b00      	cmp	r3, #0
 800228a:	d003      	beq.n	8002294 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2208      	movs	r2, #8
 8002290:	611a      	str	r2, [r3, #16]
 8002292:	e00b      	b.n	80022ac <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	331b      	adds	r3, #27
 800229c:	011b      	lsls	r3, r3, #4
 800229e:	4413      	add	r3, r2
 80022a0:	3304      	adds	r3, #4
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f003 020f 	and.w	r2, r3, #15
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681a      	ldr	r2, [r3, #0]
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	331b      	adds	r3, #27
 80022b4:	011b      	lsls	r3, r3, #4
 80022b6:	4413      	add	r3, r2
 80022b8:	3304      	adds	r3, #4
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	0a1b      	lsrs	r3, r3, #8
 80022be:	b2da      	uxtb	r2, r3
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	331b      	adds	r3, #27
 80022cc:	011b      	lsls	r3, r3, #4
 80022ce:	4413      	add	r3, r2
 80022d0:	3304      	adds	r3, #4
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	0c1b      	lsrs	r3, r3, #16
 80022d6:	b29a      	uxth	r2, r3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	011b      	lsls	r3, r3, #4
 80022e4:	4413      	add	r3, r2
 80022e6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	b2da      	uxtb	r2, r3
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	011b      	lsls	r3, r3, #4
 80022fa:	4413      	add	r3, r2
 80022fc:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	0a1a      	lsrs	r2, r3, #8
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	3301      	adds	r3, #1
 8002308:	b2d2      	uxtb	r2, r2
 800230a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	011b      	lsls	r3, r3, #4
 8002314:	4413      	add	r3, r2
 8002316:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	0c1a      	lsrs	r2, r3, #16
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	3302      	adds	r3, #2
 8002322:	b2d2      	uxtb	r2, r2
 8002324:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	011b      	lsls	r3, r3, #4
 800232e:	4413      	add	r3, r2
 8002330:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	0e1a      	lsrs	r2, r3, #24
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	3303      	adds	r3, #3
 800233c:	b2d2      	uxtb	r2, r2
 800233e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	011b      	lsls	r3, r3, #4
 8002348:	4413      	add	r3, r2
 800234a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800234e:	681a      	ldr	r2, [r3, #0]
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	3304      	adds	r3, #4
 8002354:	b2d2      	uxtb	r2, r2
 8002356:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	011b      	lsls	r3, r3, #4
 8002360:	4413      	add	r3, r2
 8002362:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	0a1a      	lsrs	r2, r3, #8
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	3305      	adds	r3, #5
 800236e:	b2d2      	uxtb	r2, r2
 8002370:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	681a      	ldr	r2, [r3, #0]
 8002376:	68bb      	ldr	r3, [r7, #8]
 8002378:	011b      	lsls	r3, r3, #4
 800237a:	4413      	add	r3, r2
 800237c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	0c1a      	lsrs	r2, r3, #16
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	3306      	adds	r3, #6
 8002388:	b2d2      	uxtb	r2, r2
 800238a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681a      	ldr	r2, [r3, #0]
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	011b      	lsls	r3, r3, #4
 8002394:	4413      	add	r3, r2
 8002396:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	0e1a      	lsrs	r2, r3, #24
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	3307      	adds	r3, #7
 80023a2:	b2d2      	uxtb	r2, r2
 80023a4:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d108      	bne.n	80023be <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	68da      	ldr	r2, [r3, #12]
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f042 0220 	orr.w	r2, r2, #32
 80023ba:	60da      	str	r2, [r3, #12]
 80023bc:	e007      	b.n	80023ce <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	691a      	ldr	r2, [r3, #16]
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f042 0220 	orr.w	r2, r2, #32
 80023cc:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80023ce:	2300      	movs	r3, #0
 80023d0:	e006      	b.n	80023e0 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023d6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80023de:	2301      	movs	r3, #1
  }
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	371c      	adds	r7, #28
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr

080023ec <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b085      	sub	sp, #20
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
 80023f4:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023fc:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80023fe:	7bfb      	ldrb	r3, [r7, #15]
 8002400:	2b01      	cmp	r3, #1
 8002402:	d002      	beq.n	800240a <HAL_CAN_ActivateNotification+0x1e>
 8002404:	7bfb      	ldrb	r3, [r7, #15]
 8002406:	2b02      	cmp	r3, #2
 8002408:	d109      	bne.n	800241e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	6959      	ldr	r1, [r3, #20]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	683a      	ldr	r2, [r7, #0]
 8002416:	430a      	orrs	r2, r1
 8002418:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800241a:	2300      	movs	r3, #0
 800241c:	e006      	b.n	800242c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002422:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800242a:	2301      	movs	r3, #1
  }
}
 800242c:	4618      	mov	r0, r3
 800242e:	3714      	adds	r7, #20
 8002430:	46bd      	mov	sp, r7
 8002432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002436:	4770      	bx	lr

08002438 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b08a      	sub	sp, #40	@ 0x28
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002440:	2300      	movs	r3, #0
 8002442:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	695b      	ldr	r3, [r3, #20]
 800244a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	68db      	ldr	r3, [r3, #12]
 8002462:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	691b      	ldr	r3, [r3, #16]
 800246a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	699b      	ldr	r3, [r3, #24]
 8002472:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002474:	6a3b      	ldr	r3, [r7, #32]
 8002476:	f003 0301 	and.w	r3, r3, #1
 800247a:	2b00      	cmp	r3, #0
 800247c:	d07c      	beq.n	8002578 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800247e:	69bb      	ldr	r3, [r7, #24]
 8002480:	f003 0301 	and.w	r3, r3, #1
 8002484:	2b00      	cmp	r3, #0
 8002486:	d023      	beq.n	80024d0 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	2201      	movs	r2, #1
 800248e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002490:	69bb      	ldr	r3, [r7, #24]
 8002492:	f003 0302 	and.w	r3, r3, #2
 8002496:	2b00      	cmp	r3, #0
 8002498:	d003      	beq.n	80024a2 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800249a:	6878      	ldr	r0, [r7, #4]
 800249c:	f000 f983 	bl	80027a6 <HAL_CAN_TxMailbox0CompleteCallback>
 80024a0:	e016      	b.n	80024d0 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80024a2:	69bb      	ldr	r3, [r7, #24]
 80024a4:	f003 0304 	and.w	r3, r3, #4
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d004      	beq.n	80024b6 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80024ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ae:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80024b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80024b4:	e00c      	b.n	80024d0 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80024b6:	69bb      	ldr	r3, [r7, #24]
 80024b8:	f003 0308 	and.w	r3, r3, #8
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d004      	beq.n	80024ca <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80024c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024c2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80024c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80024c8:	e002      	b.n	80024d0 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	f000 f989 	bl	80027e2 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80024d0:	69bb      	ldr	r3, [r7, #24]
 80024d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d024      	beq.n	8002524 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80024e2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80024e4:	69bb      	ldr	r3, [r7, #24]
 80024e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d003      	beq.n	80024f6 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80024ee:	6878      	ldr	r0, [r7, #4]
 80024f0:	f000 f963 	bl	80027ba <HAL_CAN_TxMailbox1CompleteCallback>
 80024f4:	e016      	b.n	8002524 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80024f6:	69bb      	ldr	r3, [r7, #24]
 80024f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d004      	beq.n	800250a <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002502:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002506:	627b      	str	r3, [r7, #36]	@ 0x24
 8002508:	e00c      	b.n	8002524 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800250a:	69bb      	ldr	r3, [r7, #24]
 800250c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002510:	2b00      	cmp	r3, #0
 8002512:	d004      	beq.n	800251e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002516:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800251a:	627b      	str	r3, [r7, #36]	@ 0x24
 800251c:	e002      	b.n	8002524 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800251e:	6878      	ldr	r0, [r7, #4]
 8002520:	f000 f969 	bl	80027f6 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002524:	69bb      	ldr	r3, [r7, #24]
 8002526:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800252a:	2b00      	cmp	r3, #0
 800252c:	d024      	beq.n	8002578 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002536:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002538:	69bb      	ldr	r3, [r7, #24]
 800253a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800253e:	2b00      	cmp	r3, #0
 8002540:	d003      	beq.n	800254a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	f000 f943 	bl	80027ce <HAL_CAN_TxMailbox2CompleteCallback>
 8002548:	e016      	b.n	8002578 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800254a:	69bb      	ldr	r3, [r7, #24]
 800254c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002550:	2b00      	cmp	r3, #0
 8002552:	d004      	beq.n	800255e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002556:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800255a:	627b      	str	r3, [r7, #36]	@ 0x24
 800255c:	e00c      	b.n	8002578 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800255e:	69bb      	ldr	r3, [r7, #24]
 8002560:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002564:	2b00      	cmp	r3, #0
 8002566:	d004      	beq.n	8002572 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800256a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800256e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002570:	e002      	b.n	8002578 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002572:	6878      	ldr	r0, [r7, #4]
 8002574:	f000 f949 	bl	800280a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002578:	6a3b      	ldr	r3, [r7, #32]
 800257a:	f003 0308 	and.w	r3, r3, #8
 800257e:	2b00      	cmp	r3, #0
 8002580:	d00c      	beq.n	800259c <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	f003 0310 	and.w	r3, r3, #16
 8002588:	2b00      	cmp	r3, #0
 800258a:	d007      	beq.n	800259c <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800258c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800258e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002592:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	2210      	movs	r2, #16
 800259a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800259c:	6a3b      	ldr	r3, [r7, #32]
 800259e:	f003 0304 	and.w	r3, r3, #4
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d00b      	beq.n	80025be <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80025a6:	697b      	ldr	r3, [r7, #20]
 80025a8:	f003 0308 	and.w	r3, r3, #8
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d006      	beq.n	80025be <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	2208      	movs	r2, #8
 80025b6:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80025b8:	6878      	ldr	r0, [r7, #4]
 80025ba:	f000 f930 	bl	800281e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80025be:	6a3b      	ldr	r3, [r7, #32]
 80025c0:	f003 0302 	and.w	r3, r3, #2
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d009      	beq.n	80025dc <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	68db      	ldr	r3, [r3, #12]
 80025ce:	f003 0303 	and.w	r3, r3, #3
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d002      	beq.n	80025dc <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	f7fe feca 	bl	8001370 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80025dc:	6a3b      	ldr	r3, [r7, #32]
 80025de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d00c      	beq.n	8002600 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80025e6:	693b      	ldr	r3, [r7, #16]
 80025e8:	f003 0310 	and.w	r3, r3, #16
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d007      	beq.n	8002600 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80025f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80025f6:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	2210      	movs	r2, #16
 80025fe:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002600:	6a3b      	ldr	r3, [r7, #32]
 8002602:	f003 0320 	and.w	r3, r3, #32
 8002606:	2b00      	cmp	r3, #0
 8002608:	d00b      	beq.n	8002622 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	f003 0308 	and.w	r3, r3, #8
 8002610:	2b00      	cmp	r3, #0
 8002612:	d006      	beq.n	8002622 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	2208      	movs	r2, #8
 800261a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800261c:	6878      	ldr	r0, [r7, #4]
 800261e:	f000 f912 	bl	8002846 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002622:	6a3b      	ldr	r3, [r7, #32]
 8002624:	f003 0310 	and.w	r3, r3, #16
 8002628:	2b00      	cmp	r3, #0
 800262a:	d009      	beq.n	8002640 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	691b      	ldr	r3, [r3, #16]
 8002632:	f003 0303 	and.w	r3, r3, #3
 8002636:	2b00      	cmp	r3, #0
 8002638:	d002      	beq.n	8002640 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f000 f8f9 	bl	8002832 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002640:	6a3b      	ldr	r3, [r7, #32]
 8002642:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002646:	2b00      	cmp	r3, #0
 8002648:	d00b      	beq.n	8002662 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800264a:	69fb      	ldr	r3, [r7, #28]
 800264c:	f003 0310 	and.w	r3, r3, #16
 8002650:	2b00      	cmp	r3, #0
 8002652:	d006      	beq.n	8002662 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	2210      	movs	r2, #16
 800265a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800265c:	6878      	ldr	r0, [r7, #4]
 800265e:	f000 f8fc 	bl	800285a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002662:	6a3b      	ldr	r3, [r7, #32]
 8002664:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002668:	2b00      	cmp	r3, #0
 800266a:	d00b      	beq.n	8002684 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800266c:	69fb      	ldr	r3, [r7, #28]
 800266e:	f003 0308 	and.w	r3, r3, #8
 8002672:	2b00      	cmp	r3, #0
 8002674:	d006      	beq.n	8002684 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	2208      	movs	r2, #8
 800267c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f000 f8f5 	bl	800286e <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002684:	6a3b      	ldr	r3, [r7, #32]
 8002686:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800268a:	2b00      	cmp	r3, #0
 800268c:	d07b      	beq.n	8002786 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	f003 0304 	and.w	r3, r3, #4
 8002694:	2b00      	cmp	r3, #0
 8002696:	d072      	beq.n	800277e <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002698:	6a3b      	ldr	r3, [r7, #32]
 800269a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d008      	beq.n	80026b4 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d003      	beq.n	80026b4 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80026ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ae:	f043 0301 	orr.w	r3, r3, #1
 80026b2:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80026b4:	6a3b      	ldr	r3, [r7, #32]
 80026b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d008      	beq.n	80026d0 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d003      	beq.n	80026d0 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80026c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ca:	f043 0302 	orr.w	r3, r3, #2
 80026ce:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80026d0:	6a3b      	ldr	r3, [r7, #32]
 80026d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d008      	beq.n	80026ec <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d003      	beq.n	80026ec <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80026e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026e6:	f043 0304 	orr.w	r3, r3, #4
 80026ea:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80026ec:	6a3b      	ldr	r3, [r7, #32]
 80026ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d043      	beq.n	800277e <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d03e      	beq.n	800277e <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002706:	2b60      	cmp	r3, #96	@ 0x60
 8002708:	d02b      	beq.n	8002762 <HAL_CAN_IRQHandler+0x32a>
 800270a:	2b60      	cmp	r3, #96	@ 0x60
 800270c:	d82e      	bhi.n	800276c <HAL_CAN_IRQHandler+0x334>
 800270e:	2b50      	cmp	r3, #80	@ 0x50
 8002710:	d022      	beq.n	8002758 <HAL_CAN_IRQHandler+0x320>
 8002712:	2b50      	cmp	r3, #80	@ 0x50
 8002714:	d82a      	bhi.n	800276c <HAL_CAN_IRQHandler+0x334>
 8002716:	2b40      	cmp	r3, #64	@ 0x40
 8002718:	d019      	beq.n	800274e <HAL_CAN_IRQHandler+0x316>
 800271a:	2b40      	cmp	r3, #64	@ 0x40
 800271c:	d826      	bhi.n	800276c <HAL_CAN_IRQHandler+0x334>
 800271e:	2b30      	cmp	r3, #48	@ 0x30
 8002720:	d010      	beq.n	8002744 <HAL_CAN_IRQHandler+0x30c>
 8002722:	2b30      	cmp	r3, #48	@ 0x30
 8002724:	d822      	bhi.n	800276c <HAL_CAN_IRQHandler+0x334>
 8002726:	2b10      	cmp	r3, #16
 8002728:	d002      	beq.n	8002730 <HAL_CAN_IRQHandler+0x2f8>
 800272a:	2b20      	cmp	r3, #32
 800272c:	d005      	beq.n	800273a <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800272e:	e01d      	b.n	800276c <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002732:	f043 0308 	orr.w	r3, r3, #8
 8002736:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002738:	e019      	b.n	800276e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800273a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800273c:	f043 0310 	orr.w	r3, r3, #16
 8002740:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002742:	e014      	b.n	800276e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002746:	f043 0320 	orr.w	r3, r3, #32
 800274a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800274c:	e00f      	b.n	800276e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800274e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002750:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002754:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002756:	e00a      	b.n	800276e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800275a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800275e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002760:	e005      	b.n	800276e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002764:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002768:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800276a:	e000      	b.n	800276e <HAL_CAN_IRQHandler+0x336>
            break;
 800276c:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	699a      	ldr	r2, [r3, #24]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800277c:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	2204      	movs	r2, #4
 8002784:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002788:	2b00      	cmp	r3, #0
 800278a:	d008      	beq.n	800279e <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002792:	431a      	orrs	r2, r3
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	f000 f872 	bl	8002882 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800279e:	bf00      	nop
 80027a0:	3728      	adds	r7, #40	@ 0x28
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}

080027a6 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80027a6:	b480      	push	{r7}
 80027a8:	b083      	sub	sp, #12
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80027ae:	bf00      	nop
 80027b0:	370c      	adds	r7, #12
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr

080027ba <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80027ba:	b480      	push	{r7}
 80027bc:	b083      	sub	sp, #12
 80027be:	af00      	add	r7, sp, #0
 80027c0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80027c2:	bf00      	nop
 80027c4:	370c      	adds	r7, #12
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr

080027ce <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80027ce:	b480      	push	{r7}
 80027d0:	b083      	sub	sp, #12
 80027d2:	af00      	add	r7, sp, #0
 80027d4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80027d6:	bf00      	nop
 80027d8:	370c      	adds	r7, #12
 80027da:	46bd      	mov	sp, r7
 80027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e0:	4770      	bx	lr

080027e2 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80027e2:	b480      	push	{r7}
 80027e4:	b083      	sub	sp, #12
 80027e6:	af00      	add	r7, sp, #0
 80027e8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80027ea:	bf00      	nop
 80027ec:	370c      	adds	r7, #12
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr

080027f6 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80027f6:	b480      	push	{r7}
 80027f8:	b083      	sub	sp, #12
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80027fe:	bf00      	nop
 8002800:	370c      	adds	r7, #12
 8002802:	46bd      	mov	sp, r7
 8002804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002808:	4770      	bx	lr

0800280a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800280a:	b480      	push	{r7}
 800280c:	b083      	sub	sp, #12
 800280e:	af00      	add	r7, sp, #0
 8002810:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002812:	bf00      	nop
 8002814:	370c      	adds	r7, #12
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr

0800281e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800281e:	b480      	push	{r7}
 8002820:	b083      	sub	sp, #12
 8002822:	af00      	add	r7, sp, #0
 8002824:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002826:	bf00      	nop
 8002828:	370c      	adds	r7, #12
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr

08002832 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002832:	b480      	push	{r7}
 8002834:	b083      	sub	sp, #12
 8002836:	af00      	add	r7, sp, #0
 8002838:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800283a:	bf00      	nop
 800283c:	370c      	adds	r7, #12
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr

08002846 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002846:	b480      	push	{r7}
 8002848:	b083      	sub	sp, #12
 800284a:	af00      	add	r7, sp, #0
 800284c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800284e:	bf00      	nop
 8002850:	370c      	adds	r7, #12
 8002852:	46bd      	mov	sp, r7
 8002854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002858:	4770      	bx	lr

0800285a <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800285a:	b480      	push	{r7}
 800285c:	b083      	sub	sp, #12
 800285e:	af00      	add	r7, sp, #0
 8002860:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002862:	bf00      	nop
 8002864:	370c      	adds	r7, #12
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr

0800286e <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800286e:	b480      	push	{r7}
 8002870:	b083      	sub	sp, #12
 8002872:	af00      	add	r7, sp, #0
 8002874:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002876:	bf00      	nop
 8002878:	370c      	adds	r7, #12
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr

08002882 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002882:	b480      	push	{r7}
 8002884:	b083      	sub	sp, #12
 8002886:	af00      	add	r7, sp, #0
 8002888:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800288a:	bf00      	nop
 800288c:	370c      	adds	r7, #12
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr
	...

08002898 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002898:	b480      	push	{r7}
 800289a:	b085      	sub	sp, #20
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	f003 0307 	and.w	r3, r3, #7
 80028a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028a8:	4b0c      	ldr	r3, [pc, #48]	@ (80028dc <__NVIC_SetPriorityGrouping+0x44>)
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028ae:	68ba      	ldr	r2, [r7, #8]
 80028b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80028b4:	4013      	ands	r3, r2
 80028b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028c0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80028c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028ca:	4a04      	ldr	r2, [pc, #16]	@ (80028dc <__NVIC_SetPriorityGrouping+0x44>)
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	60d3      	str	r3, [r2, #12]
}
 80028d0:	bf00      	nop
 80028d2:	3714      	adds	r7, #20
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr
 80028dc:	e000ed00 	.word	0xe000ed00

080028e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028e0:	b480      	push	{r7}
 80028e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028e4:	4b04      	ldr	r3, [pc, #16]	@ (80028f8 <__NVIC_GetPriorityGrouping+0x18>)
 80028e6:	68db      	ldr	r3, [r3, #12]
 80028e8:	0a1b      	lsrs	r3, r3, #8
 80028ea:	f003 0307 	and.w	r3, r3, #7
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	46bd      	mov	sp, r7
 80028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f6:	4770      	bx	lr
 80028f8:	e000ed00 	.word	0xe000ed00

080028fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b083      	sub	sp, #12
 8002900:	af00      	add	r7, sp, #0
 8002902:	4603      	mov	r3, r0
 8002904:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800290a:	2b00      	cmp	r3, #0
 800290c:	db0b      	blt.n	8002926 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800290e:	79fb      	ldrb	r3, [r7, #7]
 8002910:	f003 021f 	and.w	r2, r3, #31
 8002914:	4907      	ldr	r1, [pc, #28]	@ (8002934 <__NVIC_EnableIRQ+0x38>)
 8002916:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800291a:	095b      	lsrs	r3, r3, #5
 800291c:	2001      	movs	r0, #1
 800291e:	fa00 f202 	lsl.w	r2, r0, r2
 8002922:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002926:	bf00      	nop
 8002928:	370c      	adds	r7, #12
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr
 8002932:	bf00      	nop
 8002934:	e000e100 	.word	0xe000e100

08002938 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002938:	b480      	push	{r7}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	4603      	mov	r3, r0
 8002940:	6039      	str	r1, [r7, #0]
 8002942:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002944:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002948:	2b00      	cmp	r3, #0
 800294a:	db0a      	blt.n	8002962 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	b2da      	uxtb	r2, r3
 8002950:	490c      	ldr	r1, [pc, #48]	@ (8002984 <__NVIC_SetPriority+0x4c>)
 8002952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002956:	0112      	lsls	r2, r2, #4
 8002958:	b2d2      	uxtb	r2, r2
 800295a:	440b      	add	r3, r1
 800295c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002960:	e00a      	b.n	8002978 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	b2da      	uxtb	r2, r3
 8002966:	4908      	ldr	r1, [pc, #32]	@ (8002988 <__NVIC_SetPriority+0x50>)
 8002968:	79fb      	ldrb	r3, [r7, #7]
 800296a:	f003 030f 	and.w	r3, r3, #15
 800296e:	3b04      	subs	r3, #4
 8002970:	0112      	lsls	r2, r2, #4
 8002972:	b2d2      	uxtb	r2, r2
 8002974:	440b      	add	r3, r1
 8002976:	761a      	strb	r2, [r3, #24]
}
 8002978:	bf00      	nop
 800297a:	370c      	adds	r7, #12
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr
 8002984:	e000e100 	.word	0xe000e100
 8002988:	e000ed00 	.word	0xe000ed00

0800298c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800298c:	b480      	push	{r7}
 800298e:	b089      	sub	sp, #36	@ 0x24
 8002990:	af00      	add	r7, sp, #0
 8002992:	60f8      	str	r0, [r7, #12]
 8002994:	60b9      	str	r1, [r7, #8]
 8002996:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	f003 0307 	and.w	r3, r3, #7
 800299e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029a0:	69fb      	ldr	r3, [r7, #28]
 80029a2:	f1c3 0307 	rsb	r3, r3, #7
 80029a6:	2b04      	cmp	r3, #4
 80029a8:	bf28      	it	cs
 80029aa:	2304      	movcs	r3, #4
 80029ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029ae:	69fb      	ldr	r3, [r7, #28]
 80029b0:	3304      	adds	r3, #4
 80029b2:	2b06      	cmp	r3, #6
 80029b4:	d902      	bls.n	80029bc <NVIC_EncodePriority+0x30>
 80029b6:	69fb      	ldr	r3, [r7, #28]
 80029b8:	3b03      	subs	r3, #3
 80029ba:	e000      	b.n	80029be <NVIC_EncodePriority+0x32>
 80029bc:	2300      	movs	r3, #0
 80029be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029c0:	f04f 32ff 	mov.w	r2, #4294967295
 80029c4:	69bb      	ldr	r3, [r7, #24]
 80029c6:	fa02 f303 	lsl.w	r3, r2, r3
 80029ca:	43da      	mvns	r2, r3
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	401a      	ands	r2, r3
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029d4:	f04f 31ff 	mov.w	r1, #4294967295
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	fa01 f303 	lsl.w	r3, r1, r3
 80029de:	43d9      	mvns	r1, r3
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029e4:	4313      	orrs	r3, r2
         );
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	3724      	adds	r7, #36	@ 0x24
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr
	...

080029f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b082      	sub	sp, #8
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	3b01      	subs	r3, #1
 8002a00:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a04:	d301      	bcc.n	8002a0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a06:	2301      	movs	r3, #1
 8002a08:	e00f      	b.n	8002a2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a0a:	4a0a      	ldr	r2, [pc, #40]	@ (8002a34 <SysTick_Config+0x40>)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	3b01      	subs	r3, #1
 8002a10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a12:	210f      	movs	r1, #15
 8002a14:	f04f 30ff 	mov.w	r0, #4294967295
 8002a18:	f7ff ff8e 	bl	8002938 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a1c:	4b05      	ldr	r3, [pc, #20]	@ (8002a34 <SysTick_Config+0x40>)
 8002a1e:	2200      	movs	r2, #0
 8002a20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a22:	4b04      	ldr	r3, [pc, #16]	@ (8002a34 <SysTick_Config+0x40>)
 8002a24:	2207      	movs	r2, #7
 8002a26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a28:	2300      	movs	r3, #0
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	3708      	adds	r7, #8
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	e000e010 	.word	0xe000e010

08002a38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a40:	6878      	ldr	r0, [r7, #4]
 8002a42:	f7ff ff29 	bl	8002898 <__NVIC_SetPriorityGrouping>
}
 8002a46:	bf00      	nop
 8002a48:	3708      	adds	r7, #8
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}

08002a4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a4e:	b580      	push	{r7, lr}
 8002a50:	b086      	sub	sp, #24
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	4603      	mov	r3, r0
 8002a56:	60b9      	str	r1, [r7, #8]
 8002a58:	607a      	str	r2, [r7, #4]
 8002a5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a60:	f7ff ff3e 	bl	80028e0 <__NVIC_GetPriorityGrouping>
 8002a64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a66:	687a      	ldr	r2, [r7, #4]
 8002a68:	68b9      	ldr	r1, [r7, #8]
 8002a6a:	6978      	ldr	r0, [r7, #20]
 8002a6c:	f7ff ff8e 	bl	800298c <NVIC_EncodePriority>
 8002a70:	4602      	mov	r2, r0
 8002a72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a76:	4611      	mov	r1, r2
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f7ff ff5d 	bl	8002938 <__NVIC_SetPriority>
}
 8002a7e:	bf00      	nop
 8002a80:	3718      	adds	r7, #24
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}

08002a86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a86:	b580      	push	{r7, lr}
 8002a88:	b082      	sub	sp, #8
 8002a8a:	af00      	add	r7, sp, #0
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a94:	4618      	mov	r0, r3
 8002a96:	f7ff ff31 	bl	80028fc <__NVIC_EnableIRQ>
}
 8002a9a:	bf00      	nop
 8002a9c:	3708      	adds	r7, #8
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}

08002aa2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002aa2:	b580      	push	{r7, lr}
 8002aa4:	b082      	sub	sp, #8
 8002aa6:	af00      	add	r7, sp, #0
 8002aa8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002aaa:	6878      	ldr	r0, [r7, #4]
 8002aac:	f7ff ffa2 	bl	80029f4 <SysTick_Config>
 8002ab0:	4603      	mov	r3, r0
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	3708      	adds	r7, #8
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}

08002aba <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002aba:	b580      	push	{r7, lr}
 8002abc:	b084      	sub	sp, #16
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ac6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002ac8:	f7ff f850 	bl	8001b6c <HAL_GetTick>
 8002acc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	2b02      	cmp	r3, #2
 8002ad8:	d008      	beq.n	8002aec <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2280      	movs	r2, #128	@ 0x80
 8002ade:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	e052      	b.n	8002b92 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	681a      	ldr	r2, [r3, #0]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f022 0216 	bic.w	r2, r2, #22
 8002afa:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	695a      	ldr	r2, [r3, #20]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002b0a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d103      	bne.n	8002b1c <HAL_DMA_Abort+0x62>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d007      	beq.n	8002b2c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	681a      	ldr	r2, [r3, #0]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f022 0208 	bic.w	r2, r2, #8
 8002b2a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	681a      	ldr	r2, [r3, #0]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f022 0201 	bic.w	r2, r2, #1
 8002b3a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b3c:	e013      	b.n	8002b66 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b3e:	f7ff f815 	bl	8001b6c <HAL_GetTick>
 8002b42:	4602      	mov	r2, r0
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	1ad3      	subs	r3, r2, r3
 8002b48:	2b05      	cmp	r3, #5
 8002b4a:	d90c      	bls.n	8002b66 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2220      	movs	r2, #32
 8002b50:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2203      	movs	r2, #3
 8002b56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002b62:	2303      	movs	r3, #3
 8002b64:	e015      	b.n	8002b92 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 0301 	and.w	r3, r3, #1
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d1e4      	bne.n	8002b3e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b78:	223f      	movs	r2, #63	@ 0x3f
 8002b7a:	409a      	lsls	r2, r3
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2201      	movs	r2, #1
 8002b84:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002b90:	2300      	movs	r3, #0
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3710      	adds	r7, #16
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}

08002b9a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002b9a:	b480      	push	{r7}
 8002b9c:	b083      	sub	sp, #12
 8002b9e:	af00      	add	r7, sp, #0
 8002ba0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	2b02      	cmp	r3, #2
 8002bac:	d004      	beq.n	8002bb8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2280      	movs	r2, #128	@ 0x80
 8002bb2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	e00c      	b.n	8002bd2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2205      	movs	r2, #5
 8002bbc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f022 0201 	bic.w	r2, r2, #1
 8002bce:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002bd0:	2300      	movs	r3, #0
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	370c      	adds	r7, #12
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bdc:	4770      	bx	lr
	...

08002be0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b089      	sub	sp, #36	@ 0x24
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
 8002be8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002bea:	2300      	movs	r3, #0
 8002bec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	61fb      	str	r3, [r7, #28]
 8002bfa:	e16b      	b.n	8002ed4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	fa02 f303 	lsl.w	r3, r2, r3
 8002c04:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	697a      	ldr	r2, [r7, #20]
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c10:	693a      	ldr	r2, [r7, #16]
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	429a      	cmp	r2, r3
 8002c16:	f040 815a 	bne.w	8002ece <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	f003 0303 	and.w	r3, r3, #3
 8002c22:	2b01      	cmp	r3, #1
 8002c24:	d005      	beq.n	8002c32 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c2e:	2b02      	cmp	r3, #2
 8002c30:	d130      	bne.n	8002c94 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	005b      	lsls	r3, r3, #1
 8002c3c:	2203      	movs	r2, #3
 8002c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c42:	43db      	mvns	r3, r3
 8002c44:	69ba      	ldr	r2, [r7, #24]
 8002c46:	4013      	ands	r3, r2
 8002c48:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	68da      	ldr	r2, [r3, #12]
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	005b      	lsls	r3, r3, #1
 8002c52:	fa02 f303 	lsl.w	r3, r2, r3
 8002c56:	69ba      	ldr	r2, [r7, #24]
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	69ba      	ldr	r2, [r7, #24]
 8002c60:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c68:	2201      	movs	r2, #1
 8002c6a:	69fb      	ldr	r3, [r7, #28]
 8002c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c70:	43db      	mvns	r3, r3
 8002c72:	69ba      	ldr	r2, [r7, #24]
 8002c74:	4013      	ands	r3, r2
 8002c76:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	091b      	lsrs	r3, r3, #4
 8002c7e:	f003 0201 	and.w	r2, r3, #1
 8002c82:	69fb      	ldr	r3, [r7, #28]
 8002c84:	fa02 f303 	lsl.w	r3, r2, r3
 8002c88:	69ba      	ldr	r2, [r7, #24]
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	69ba      	ldr	r2, [r7, #24]
 8002c92:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f003 0303 	and.w	r3, r3, #3
 8002c9c:	2b03      	cmp	r3, #3
 8002c9e:	d017      	beq.n	8002cd0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	68db      	ldr	r3, [r3, #12]
 8002ca4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002ca6:	69fb      	ldr	r3, [r7, #28]
 8002ca8:	005b      	lsls	r3, r3, #1
 8002caa:	2203      	movs	r2, #3
 8002cac:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb0:	43db      	mvns	r3, r3
 8002cb2:	69ba      	ldr	r2, [r7, #24]
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	689a      	ldr	r2, [r3, #8]
 8002cbc:	69fb      	ldr	r3, [r7, #28]
 8002cbe:	005b      	lsls	r3, r3, #1
 8002cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc4:	69ba      	ldr	r2, [r7, #24]
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	69ba      	ldr	r2, [r7, #24]
 8002cce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	f003 0303 	and.w	r3, r3, #3
 8002cd8:	2b02      	cmp	r3, #2
 8002cda:	d123      	bne.n	8002d24 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002cdc:	69fb      	ldr	r3, [r7, #28]
 8002cde:	08da      	lsrs	r2, r3, #3
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	3208      	adds	r2, #8
 8002ce4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ce8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002cea:	69fb      	ldr	r3, [r7, #28]
 8002cec:	f003 0307 	and.w	r3, r3, #7
 8002cf0:	009b      	lsls	r3, r3, #2
 8002cf2:	220f      	movs	r2, #15
 8002cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf8:	43db      	mvns	r3, r3
 8002cfa:	69ba      	ldr	r2, [r7, #24]
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	691a      	ldr	r2, [r3, #16]
 8002d04:	69fb      	ldr	r3, [r7, #28]
 8002d06:	f003 0307 	and.w	r3, r3, #7
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d10:	69ba      	ldr	r2, [r7, #24]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d16:	69fb      	ldr	r3, [r7, #28]
 8002d18:	08da      	lsrs	r2, r3, #3
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	3208      	adds	r2, #8
 8002d1e:	69b9      	ldr	r1, [r7, #24]
 8002d20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	005b      	lsls	r3, r3, #1
 8002d2e:	2203      	movs	r2, #3
 8002d30:	fa02 f303 	lsl.w	r3, r2, r3
 8002d34:	43db      	mvns	r3, r3
 8002d36:	69ba      	ldr	r2, [r7, #24]
 8002d38:	4013      	ands	r3, r2
 8002d3a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	f003 0203 	and.w	r2, r3, #3
 8002d44:	69fb      	ldr	r3, [r7, #28]
 8002d46:	005b      	lsls	r3, r3, #1
 8002d48:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4c:	69ba      	ldr	r2, [r7, #24]
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	69ba      	ldr	r2, [r7, #24]
 8002d56:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	f000 80b4 	beq.w	8002ece <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d66:	2300      	movs	r3, #0
 8002d68:	60fb      	str	r3, [r7, #12]
 8002d6a:	4b60      	ldr	r3, [pc, #384]	@ (8002eec <HAL_GPIO_Init+0x30c>)
 8002d6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d6e:	4a5f      	ldr	r2, [pc, #380]	@ (8002eec <HAL_GPIO_Init+0x30c>)
 8002d70:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d74:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d76:	4b5d      	ldr	r3, [pc, #372]	@ (8002eec <HAL_GPIO_Init+0x30c>)
 8002d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d7e:	60fb      	str	r3, [r7, #12]
 8002d80:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d82:	4a5b      	ldr	r2, [pc, #364]	@ (8002ef0 <HAL_GPIO_Init+0x310>)
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	089b      	lsrs	r3, r3, #2
 8002d88:	3302      	adds	r3, #2
 8002d8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002d90:	69fb      	ldr	r3, [r7, #28]
 8002d92:	f003 0303 	and.w	r3, r3, #3
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	220f      	movs	r2, #15
 8002d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9e:	43db      	mvns	r3, r3
 8002da0:	69ba      	ldr	r2, [r7, #24]
 8002da2:	4013      	ands	r3, r2
 8002da4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	4a52      	ldr	r2, [pc, #328]	@ (8002ef4 <HAL_GPIO_Init+0x314>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d02b      	beq.n	8002e06 <HAL_GPIO_Init+0x226>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	4a51      	ldr	r2, [pc, #324]	@ (8002ef8 <HAL_GPIO_Init+0x318>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d025      	beq.n	8002e02 <HAL_GPIO_Init+0x222>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	4a50      	ldr	r2, [pc, #320]	@ (8002efc <HAL_GPIO_Init+0x31c>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d01f      	beq.n	8002dfe <HAL_GPIO_Init+0x21e>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	4a4f      	ldr	r2, [pc, #316]	@ (8002f00 <HAL_GPIO_Init+0x320>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d019      	beq.n	8002dfa <HAL_GPIO_Init+0x21a>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4a4e      	ldr	r2, [pc, #312]	@ (8002f04 <HAL_GPIO_Init+0x324>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d013      	beq.n	8002df6 <HAL_GPIO_Init+0x216>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	4a4d      	ldr	r2, [pc, #308]	@ (8002f08 <HAL_GPIO_Init+0x328>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d00d      	beq.n	8002df2 <HAL_GPIO_Init+0x212>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	4a4c      	ldr	r2, [pc, #304]	@ (8002f0c <HAL_GPIO_Init+0x32c>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d007      	beq.n	8002dee <HAL_GPIO_Init+0x20e>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	4a4b      	ldr	r2, [pc, #300]	@ (8002f10 <HAL_GPIO_Init+0x330>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d101      	bne.n	8002dea <HAL_GPIO_Init+0x20a>
 8002de6:	2307      	movs	r3, #7
 8002de8:	e00e      	b.n	8002e08 <HAL_GPIO_Init+0x228>
 8002dea:	2308      	movs	r3, #8
 8002dec:	e00c      	b.n	8002e08 <HAL_GPIO_Init+0x228>
 8002dee:	2306      	movs	r3, #6
 8002df0:	e00a      	b.n	8002e08 <HAL_GPIO_Init+0x228>
 8002df2:	2305      	movs	r3, #5
 8002df4:	e008      	b.n	8002e08 <HAL_GPIO_Init+0x228>
 8002df6:	2304      	movs	r3, #4
 8002df8:	e006      	b.n	8002e08 <HAL_GPIO_Init+0x228>
 8002dfa:	2303      	movs	r3, #3
 8002dfc:	e004      	b.n	8002e08 <HAL_GPIO_Init+0x228>
 8002dfe:	2302      	movs	r3, #2
 8002e00:	e002      	b.n	8002e08 <HAL_GPIO_Init+0x228>
 8002e02:	2301      	movs	r3, #1
 8002e04:	e000      	b.n	8002e08 <HAL_GPIO_Init+0x228>
 8002e06:	2300      	movs	r3, #0
 8002e08:	69fa      	ldr	r2, [r7, #28]
 8002e0a:	f002 0203 	and.w	r2, r2, #3
 8002e0e:	0092      	lsls	r2, r2, #2
 8002e10:	4093      	lsls	r3, r2
 8002e12:	69ba      	ldr	r2, [r7, #24]
 8002e14:	4313      	orrs	r3, r2
 8002e16:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e18:	4935      	ldr	r1, [pc, #212]	@ (8002ef0 <HAL_GPIO_Init+0x310>)
 8002e1a:	69fb      	ldr	r3, [r7, #28]
 8002e1c:	089b      	lsrs	r3, r3, #2
 8002e1e:	3302      	adds	r3, #2
 8002e20:	69ba      	ldr	r2, [r7, #24]
 8002e22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e26:	4b3b      	ldr	r3, [pc, #236]	@ (8002f14 <HAL_GPIO_Init+0x334>)
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	43db      	mvns	r3, r3
 8002e30:	69ba      	ldr	r2, [r7, #24]
 8002e32:	4013      	ands	r3, r2
 8002e34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d003      	beq.n	8002e4a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002e42:	69ba      	ldr	r2, [r7, #24]
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	4313      	orrs	r3, r2
 8002e48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e4a:	4a32      	ldr	r2, [pc, #200]	@ (8002f14 <HAL_GPIO_Init+0x334>)
 8002e4c:	69bb      	ldr	r3, [r7, #24]
 8002e4e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e50:	4b30      	ldr	r3, [pc, #192]	@ (8002f14 <HAL_GPIO_Init+0x334>)
 8002e52:	68db      	ldr	r3, [r3, #12]
 8002e54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	43db      	mvns	r3, r3
 8002e5a:	69ba      	ldr	r2, [r7, #24]
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d003      	beq.n	8002e74 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002e6c:	69ba      	ldr	r2, [r7, #24]
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	4313      	orrs	r3, r2
 8002e72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e74:	4a27      	ldr	r2, [pc, #156]	@ (8002f14 <HAL_GPIO_Init+0x334>)
 8002e76:	69bb      	ldr	r3, [r7, #24]
 8002e78:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002e7a:	4b26      	ldr	r3, [pc, #152]	@ (8002f14 <HAL_GPIO_Init+0x334>)
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	43db      	mvns	r3, r3
 8002e84:	69ba      	ldr	r2, [r7, #24]
 8002e86:	4013      	ands	r3, r2
 8002e88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d003      	beq.n	8002e9e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002e96:	69ba      	ldr	r2, [r7, #24]
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002e9e:	4a1d      	ldr	r2, [pc, #116]	@ (8002f14 <HAL_GPIO_Init+0x334>)
 8002ea0:	69bb      	ldr	r3, [r7, #24]
 8002ea2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ea4:	4b1b      	ldr	r3, [pc, #108]	@ (8002f14 <HAL_GPIO_Init+0x334>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	43db      	mvns	r3, r3
 8002eae:	69ba      	ldr	r2, [r7, #24]
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d003      	beq.n	8002ec8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002ec0:	69ba      	ldr	r2, [r7, #24]
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ec8:	4a12      	ldr	r2, [pc, #72]	@ (8002f14 <HAL_GPIO_Init+0x334>)
 8002eca:	69bb      	ldr	r3, [r7, #24]
 8002ecc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ece:	69fb      	ldr	r3, [r7, #28]
 8002ed0:	3301      	adds	r3, #1
 8002ed2:	61fb      	str	r3, [r7, #28]
 8002ed4:	69fb      	ldr	r3, [r7, #28]
 8002ed6:	2b0f      	cmp	r3, #15
 8002ed8:	f67f ae90 	bls.w	8002bfc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002edc:	bf00      	nop
 8002ede:	bf00      	nop
 8002ee0:	3724      	adds	r7, #36	@ 0x24
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr
 8002eea:	bf00      	nop
 8002eec:	40023800 	.word	0x40023800
 8002ef0:	40013800 	.word	0x40013800
 8002ef4:	40020000 	.word	0x40020000
 8002ef8:	40020400 	.word	0x40020400
 8002efc:	40020800 	.word	0x40020800
 8002f00:	40020c00 	.word	0x40020c00
 8002f04:	40021000 	.word	0x40021000
 8002f08:	40021400 	.word	0x40021400
 8002f0c:	40021800 	.word	0x40021800
 8002f10:	40021c00 	.word	0x40021c00
 8002f14:	40013c00 	.word	0x40013c00

08002f18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b083      	sub	sp, #12
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
 8002f20:	460b      	mov	r3, r1
 8002f22:	807b      	strh	r3, [r7, #2]
 8002f24:	4613      	mov	r3, r2
 8002f26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f28:	787b      	ldrb	r3, [r7, #1]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d003      	beq.n	8002f36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f2e:	887a      	ldrh	r2, [r7, #2]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f34:	e003      	b.n	8002f3e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f36:	887b      	ldrh	r3, [r7, #2]
 8002f38:	041a      	lsls	r2, r3, #16
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	619a      	str	r2, [r3, #24]
}
 8002f3e:	bf00      	nop
 8002f40:	370c      	adds	r7, #12
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr

08002f4a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002f4a:	b480      	push	{r7}
 8002f4c:	b085      	sub	sp, #20
 8002f4e:	af00      	add	r7, sp, #0
 8002f50:	6078      	str	r0, [r7, #4]
 8002f52:	460b      	mov	r3, r1
 8002f54:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	695b      	ldr	r3, [r3, #20]
 8002f5a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002f5c:	887a      	ldrh	r2, [r7, #2]
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	4013      	ands	r3, r2
 8002f62:	041a      	lsls	r2, r3, #16
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	43d9      	mvns	r1, r3
 8002f68:	887b      	ldrh	r3, [r7, #2]
 8002f6a:	400b      	ands	r3, r1
 8002f6c:	431a      	orrs	r2, r3
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	619a      	str	r2, [r3, #24]
}
 8002f72:	bf00      	nop
 8002f74:	3714      	adds	r7, #20
 8002f76:	46bd      	mov	sp, r7
 8002f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7c:	4770      	bx	lr
	...

08002f80 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b086      	sub	sp, #24
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d101      	bne.n	8002f92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	e267      	b.n	8003462 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f003 0301 	and.w	r3, r3, #1
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d075      	beq.n	800308a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002f9e:	4b88      	ldr	r3, [pc, #544]	@ (80031c0 <HAL_RCC_OscConfig+0x240>)
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	f003 030c 	and.w	r3, r3, #12
 8002fa6:	2b04      	cmp	r3, #4
 8002fa8:	d00c      	beq.n	8002fc4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002faa:	4b85      	ldr	r3, [pc, #532]	@ (80031c0 <HAL_RCC_OscConfig+0x240>)
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002fb2:	2b08      	cmp	r3, #8
 8002fb4:	d112      	bne.n	8002fdc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fb6:	4b82      	ldr	r3, [pc, #520]	@ (80031c0 <HAL_RCC_OscConfig+0x240>)
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fbe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002fc2:	d10b      	bne.n	8002fdc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fc4:	4b7e      	ldr	r3, [pc, #504]	@ (80031c0 <HAL_RCC_OscConfig+0x240>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d05b      	beq.n	8003088 <HAL_RCC_OscConfig+0x108>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d157      	bne.n	8003088 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002fd8:	2301      	movs	r3, #1
 8002fda:	e242      	b.n	8003462 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fe4:	d106      	bne.n	8002ff4 <HAL_RCC_OscConfig+0x74>
 8002fe6:	4b76      	ldr	r3, [pc, #472]	@ (80031c0 <HAL_RCC_OscConfig+0x240>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4a75      	ldr	r2, [pc, #468]	@ (80031c0 <HAL_RCC_OscConfig+0x240>)
 8002fec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ff0:	6013      	str	r3, [r2, #0]
 8002ff2:	e01d      	b.n	8003030 <HAL_RCC_OscConfig+0xb0>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ffc:	d10c      	bne.n	8003018 <HAL_RCC_OscConfig+0x98>
 8002ffe:	4b70      	ldr	r3, [pc, #448]	@ (80031c0 <HAL_RCC_OscConfig+0x240>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a6f      	ldr	r2, [pc, #444]	@ (80031c0 <HAL_RCC_OscConfig+0x240>)
 8003004:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003008:	6013      	str	r3, [r2, #0]
 800300a:	4b6d      	ldr	r3, [pc, #436]	@ (80031c0 <HAL_RCC_OscConfig+0x240>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4a6c      	ldr	r2, [pc, #432]	@ (80031c0 <HAL_RCC_OscConfig+0x240>)
 8003010:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003014:	6013      	str	r3, [r2, #0]
 8003016:	e00b      	b.n	8003030 <HAL_RCC_OscConfig+0xb0>
 8003018:	4b69      	ldr	r3, [pc, #420]	@ (80031c0 <HAL_RCC_OscConfig+0x240>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a68      	ldr	r2, [pc, #416]	@ (80031c0 <HAL_RCC_OscConfig+0x240>)
 800301e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003022:	6013      	str	r3, [r2, #0]
 8003024:	4b66      	ldr	r3, [pc, #408]	@ (80031c0 <HAL_RCC_OscConfig+0x240>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a65      	ldr	r2, [pc, #404]	@ (80031c0 <HAL_RCC_OscConfig+0x240>)
 800302a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800302e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d013      	beq.n	8003060 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003038:	f7fe fd98 	bl	8001b6c <HAL_GetTick>
 800303c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800303e:	e008      	b.n	8003052 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003040:	f7fe fd94 	bl	8001b6c <HAL_GetTick>
 8003044:	4602      	mov	r2, r0
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	1ad3      	subs	r3, r2, r3
 800304a:	2b64      	cmp	r3, #100	@ 0x64
 800304c:	d901      	bls.n	8003052 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800304e:	2303      	movs	r3, #3
 8003050:	e207      	b.n	8003462 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003052:	4b5b      	ldr	r3, [pc, #364]	@ (80031c0 <HAL_RCC_OscConfig+0x240>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800305a:	2b00      	cmp	r3, #0
 800305c:	d0f0      	beq.n	8003040 <HAL_RCC_OscConfig+0xc0>
 800305e:	e014      	b.n	800308a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003060:	f7fe fd84 	bl	8001b6c <HAL_GetTick>
 8003064:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003066:	e008      	b.n	800307a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003068:	f7fe fd80 	bl	8001b6c <HAL_GetTick>
 800306c:	4602      	mov	r2, r0
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	1ad3      	subs	r3, r2, r3
 8003072:	2b64      	cmp	r3, #100	@ 0x64
 8003074:	d901      	bls.n	800307a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003076:	2303      	movs	r3, #3
 8003078:	e1f3      	b.n	8003462 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800307a:	4b51      	ldr	r3, [pc, #324]	@ (80031c0 <HAL_RCC_OscConfig+0x240>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d1f0      	bne.n	8003068 <HAL_RCC_OscConfig+0xe8>
 8003086:	e000      	b.n	800308a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003088:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f003 0302 	and.w	r3, r3, #2
 8003092:	2b00      	cmp	r3, #0
 8003094:	d063      	beq.n	800315e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003096:	4b4a      	ldr	r3, [pc, #296]	@ (80031c0 <HAL_RCC_OscConfig+0x240>)
 8003098:	689b      	ldr	r3, [r3, #8]
 800309a:	f003 030c 	and.w	r3, r3, #12
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d00b      	beq.n	80030ba <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030a2:	4b47      	ldr	r3, [pc, #284]	@ (80031c0 <HAL_RCC_OscConfig+0x240>)
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80030aa:	2b08      	cmp	r3, #8
 80030ac:	d11c      	bne.n	80030e8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030ae:	4b44      	ldr	r3, [pc, #272]	@ (80031c0 <HAL_RCC_OscConfig+0x240>)
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d116      	bne.n	80030e8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030ba:	4b41      	ldr	r3, [pc, #260]	@ (80031c0 <HAL_RCC_OscConfig+0x240>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 0302 	and.w	r3, r3, #2
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d005      	beq.n	80030d2 <HAL_RCC_OscConfig+0x152>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	68db      	ldr	r3, [r3, #12]
 80030ca:	2b01      	cmp	r3, #1
 80030cc:	d001      	beq.n	80030d2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	e1c7      	b.n	8003462 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030d2:	4b3b      	ldr	r3, [pc, #236]	@ (80031c0 <HAL_RCC_OscConfig+0x240>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	691b      	ldr	r3, [r3, #16]
 80030de:	00db      	lsls	r3, r3, #3
 80030e0:	4937      	ldr	r1, [pc, #220]	@ (80031c0 <HAL_RCC_OscConfig+0x240>)
 80030e2:	4313      	orrs	r3, r2
 80030e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030e6:	e03a      	b.n	800315e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	68db      	ldr	r3, [r3, #12]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d020      	beq.n	8003132 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030f0:	4b34      	ldr	r3, [pc, #208]	@ (80031c4 <HAL_RCC_OscConfig+0x244>)
 80030f2:	2201      	movs	r2, #1
 80030f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030f6:	f7fe fd39 	bl	8001b6c <HAL_GetTick>
 80030fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030fc:	e008      	b.n	8003110 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030fe:	f7fe fd35 	bl	8001b6c <HAL_GetTick>
 8003102:	4602      	mov	r2, r0
 8003104:	693b      	ldr	r3, [r7, #16]
 8003106:	1ad3      	subs	r3, r2, r3
 8003108:	2b02      	cmp	r3, #2
 800310a:	d901      	bls.n	8003110 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800310c:	2303      	movs	r3, #3
 800310e:	e1a8      	b.n	8003462 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003110:	4b2b      	ldr	r3, [pc, #172]	@ (80031c0 <HAL_RCC_OscConfig+0x240>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f003 0302 	and.w	r3, r3, #2
 8003118:	2b00      	cmp	r3, #0
 800311a:	d0f0      	beq.n	80030fe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800311c:	4b28      	ldr	r3, [pc, #160]	@ (80031c0 <HAL_RCC_OscConfig+0x240>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	691b      	ldr	r3, [r3, #16]
 8003128:	00db      	lsls	r3, r3, #3
 800312a:	4925      	ldr	r1, [pc, #148]	@ (80031c0 <HAL_RCC_OscConfig+0x240>)
 800312c:	4313      	orrs	r3, r2
 800312e:	600b      	str	r3, [r1, #0]
 8003130:	e015      	b.n	800315e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003132:	4b24      	ldr	r3, [pc, #144]	@ (80031c4 <HAL_RCC_OscConfig+0x244>)
 8003134:	2200      	movs	r2, #0
 8003136:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003138:	f7fe fd18 	bl	8001b6c <HAL_GetTick>
 800313c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800313e:	e008      	b.n	8003152 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003140:	f7fe fd14 	bl	8001b6c <HAL_GetTick>
 8003144:	4602      	mov	r2, r0
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	2b02      	cmp	r3, #2
 800314c:	d901      	bls.n	8003152 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800314e:	2303      	movs	r3, #3
 8003150:	e187      	b.n	8003462 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003152:	4b1b      	ldr	r3, [pc, #108]	@ (80031c0 <HAL_RCC_OscConfig+0x240>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 0302 	and.w	r3, r3, #2
 800315a:	2b00      	cmp	r3, #0
 800315c:	d1f0      	bne.n	8003140 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 0308 	and.w	r3, r3, #8
 8003166:	2b00      	cmp	r3, #0
 8003168:	d036      	beq.n	80031d8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	695b      	ldr	r3, [r3, #20]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d016      	beq.n	80031a0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003172:	4b15      	ldr	r3, [pc, #84]	@ (80031c8 <HAL_RCC_OscConfig+0x248>)
 8003174:	2201      	movs	r2, #1
 8003176:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003178:	f7fe fcf8 	bl	8001b6c <HAL_GetTick>
 800317c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800317e:	e008      	b.n	8003192 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003180:	f7fe fcf4 	bl	8001b6c <HAL_GetTick>
 8003184:	4602      	mov	r2, r0
 8003186:	693b      	ldr	r3, [r7, #16]
 8003188:	1ad3      	subs	r3, r2, r3
 800318a:	2b02      	cmp	r3, #2
 800318c:	d901      	bls.n	8003192 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800318e:	2303      	movs	r3, #3
 8003190:	e167      	b.n	8003462 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003192:	4b0b      	ldr	r3, [pc, #44]	@ (80031c0 <HAL_RCC_OscConfig+0x240>)
 8003194:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003196:	f003 0302 	and.w	r3, r3, #2
 800319a:	2b00      	cmp	r3, #0
 800319c:	d0f0      	beq.n	8003180 <HAL_RCC_OscConfig+0x200>
 800319e:	e01b      	b.n	80031d8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031a0:	4b09      	ldr	r3, [pc, #36]	@ (80031c8 <HAL_RCC_OscConfig+0x248>)
 80031a2:	2200      	movs	r2, #0
 80031a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031a6:	f7fe fce1 	bl	8001b6c <HAL_GetTick>
 80031aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031ac:	e00e      	b.n	80031cc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031ae:	f7fe fcdd 	bl	8001b6c <HAL_GetTick>
 80031b2:	4602      	mov	r2, r0
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	1ad3      	subs	r3, r2, r3
 80031b8:	2b02      	cmp	r3, #2
 80031ba:	d907      	bls.n	80031cc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80031bc:	2303      	movs	r3, #3
 80031be:	e150      	b.n	8003462 <HAL_RCC_OscConfig+0x4e2>
 80031c0:	40023800 	.word	0x40023800
 80031c4:	42470000 	.word	0x42470000
 80031c8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031cc:	4b88      	ldr	r3, [pc, #544]	@ (80033f0 <HAL_RCC_OscConfig+0x470>)
 80031ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031d0:	f003 0302 	and.w	r3, r3, #2
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d1ea      	bne.n	80031ae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f003 0304 	and.w	r3, r3, #4
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	f000 8097 	beq.w	8003314 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031e6:	2300      	movs	r3, #0
 80031e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031ea:	4b81      	ldr	r3, [pc, #516]	@ (80033f0 <HAL_RCC_OscConfig+0x470>)
 80031ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d10f      	bne.n	8003216 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031f6:	2300      	movs	r3, #0
 80031f8:	60bb      	str	r3, [r7, #8]
 80031fa:	4b7d      	ldr	r3, [pc, #500]	@ (80033f0 <HAL_RCC_OscConfig+0x470>)
 80031fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031fe:	4a7c      	ldr	r2, [pc, #496]	@ (80033f0 <HAL_RCC_OscConfig+0x470>)
 8003200:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003204:	6413      	str	r3, [r2, #64]	@ 0x40
 8003206:	4b7a      	ldr	r3, [pc, #488]	@ (80033f0 <HAL_RCC_OscConfig+0x470>)
 8003208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800320a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800320e:	60bb      	str	r3, [r7, #8]
 8003210:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003212:	2301      	movs	r3, #1
 8003214:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003216:	4b77      	ldr	r3, [pc, #476]	@ (80033f4 <HAL_RCC_OscConfig+0x474>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800321e:	2b00      	cmp	r3, #0
 8003220:	d118      	bne.n	8003254 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003222:	4b74      	ldr	r3, [pc, #464]	@ (80033f4 <HAL_RCC_OscConfig+0x474>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a73      	ldr	r2, [pc, #460]	@ (80033f4 <HAL_RCC_OscConfig+0x474>)
 8003228:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800322c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800322e:	f7fe fc9d 	bl	8001b6c <HAL_GetTick>
 8003232:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003234:	e008      	b.n	8003248 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003236:	f7fe fc99 	bl	8001b6c <HAL_GetTick>
 800323a:	4602      	mov	r2, r0
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	1ad3      	subs	r3, r2, r3
 8003240:	2b02      	cmp	r3, #2
 8003242:	d901      	bls.n	8003248 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003244:	2303      	movs	r3, #3
 8003246:	e10c      	b.n	8003462 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003248:	4b6a      	ldr	r3, [pc, #424]	@ (80033f4 <HAL_RCC_OscConfig+0x474>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003250:	2b00      	cmp	r3, #0
 8003252:	d0f0      	beq.n	8003236 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	2b01      	cmp	r3, #1
 800325a:	d106      	bne.n	800326a <HAL_RCC_OscConfig+0x2ea>
 800325c:	4b64      	ldr	r3, [pc, #400]	@ (80033f0 <HAL_RCC_OscConfig+0x470>)
 800325e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003260:	4a63      	ldr	r2, [pc, #396]	@ (80033f0 <HAL_RCC_OscConfig+0x470>)
 8003262:	f043 0301 	orr.w	r3, r3, #1
 8003266:	6713      	str	r3, [r2, #112]	@ 0x70
 8003268:	e01c      	b.n	80032a4 <HAL_RCC_OscConfig+0x324>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	2b05      	cmp	r3, #5
 8003270:	d10c      	bne.n	800328c <HAL_RCC_OscConfig+0x30c>
 8003272:	4b5f      	ldr	r3, [pc, #380]	@ (80033f0 <HAL_RCC_OscConfig+0x470>)
 8003274:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003276:	4a5e      	ldr	r2, [pc, #376]	@ (80033f0 <HAL_RCC_OscConfig+0x470>)
 8003278:	f043 0304 	orr.w	r3, r3, #4
 800327c:	6713      	str	r3, [r2, #112]	@ 0x70
 800327e:	4b5c      	ldr	r3, [pc, #368]	@ (80033f0 <HAL_RCC_OscConfig+0x470>)
 8003280:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003282:	4a5b      	ldr	r2, [pc, #364]	@ (80033f0 <HAL_RCC_OscConfig+0x470>)
 8003284:	f043 0301 	orr.w	r3, r3, #1
 8003288:	6713      	str	r3, [r2, #112]	@ 0x70
 800328a:	e00b      	b.n	80032a4 <HAL_RCC_OscConfig+0x324>
 800328c:	4b58      	ldr	r3, [pc, #352]	@ (80033f0 <HAL_RCC_OscConfig+0x470>)
 800328e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003290:	4a57      	ldr	r2, [pc, #348]	@ (80033f0 <HAL_RCC_OscConfig+0x470>)
 8003292:	f023 0301 	bic.w	r3, r3, #1
 8003296:	6713      	str	r3, [r2, #112]	@ 0x70
 8003298:	4b55      	ldr	r3, [pc, #340]	@ (80033f0 <HAL_RCC_OscConfig+0x470>)
 800329a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800329c:	4a54      	ldr	r2, [pc, #336]	@ (80033f0 <HAL_RCC_OscConfig+0x470>)
 800329e:	f023 0304 	bic.w	r3, r3, #4
 80032a2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d015      	beq.n	80032d8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032ac:	f7fe fc5e 	bl	8001b6c <HAL_GetTick>
 80032b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032b2:	e00a      	b.n	80032ca <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032b4:	f7fe fc5a 	bl	8001b6c <HAL_GetTick>
 80032b8:	4602      	mov	r2, r0
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	1ad3      	subs	r3, r2, r3
 80032be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d901      	bls.n	80032ca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80032c6:	2303      	movs	r3, #3
 80032c8:	e0cb      	b.n	8003462 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032ca:	4b49      	ldr	r3, [pc, #292]	@ (80033f0 <HAL_RCC_OscConfig+0x470>)
 80032cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032ce:	f003 0302 	and.w	r3, r3, #2
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d0ee      	beq.n	80032b4 <HAL_RCC_OscConfig+0x334>
 80032d6:	e014      	b.n	8003302 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032d8:	f7fe fc48 	bl	8001b6c <HAL_GetTick>
 80032dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032de:	e00a      	b.n	80032f6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032e0:	f7fe fc44 	bl	8001b6c <HAL_GetTick>
 80032e4:	4602      	mov	r2, r0
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	1ad3      	subs	r3, r2, r3
 80032ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d901      	bls.n	80032f6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	e0b5      	b.n	8003462 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032f6:	4b3e      	ldr	r3, [pc, #248]	@ (80033f0 <HAL_RCC_OscConfig+0x470>)
 80032f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032fa:	f003 0302 	and.w	r3, r3, #2
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d1ee      	bne.n	80032e0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003302:	7dfb      	ldrb	r3, [r7, #23]
 8003304:	2b01      	cmp	r3, #1
 8003306:	d105      	bne.n	8003314 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003308:	4b39      	ldr	r3, [pc, #228]	@ (80033f0 <HAL_RCC_OscConfig+0x470>)
 800330a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800330c:	4a38      	ldr	r2, [pc, #224]	@ (80033f0 <HAL_RCC_OscConfig+0x470>)
 800330e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003312:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	699b      	ldr	r3, [r3, #24]
 8003318:	2b00      	cmp	r3, #0
 800331a:	f000 80a1 	beq.w	8003460 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800331e:	4b34      	ldr	r3, [pc, #208]	@ (80033f0 <HAL_RCC_OscConfig+0x470>)
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	f003 030c 	and.w	r3, r3, #12
 8003326:	2b08      	cmp	r3, #8
 8003328:	d05c      	beq.n	80033e4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	699b      	ldr	r3, [r3, #24]
 800332e:	2b02      	cmp	r3, #2
 8003330:	d141      	bne.n	80033b6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003332:	4b31      	ldr	r3, [pc, #196]	@ (80033f8 <HAL_RCC_OscConfig+0x478>)
 8003334:	2200      	movs	r2, #0
 8003336:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003338:	f7fe fc18 	bl	8001b6c <HAL_GetTick>
 800333c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800333e:	e008      	b.n	8003352 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003340:	f7fe fc14 	bl	8001b6c <HAL_GetTick>
 8003344:	4602      	mov	r2, r0
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	1ad3      	subs	r3, r2, r3
 800334a:	2b02      	cmp	r3, #2
 800334c:	d901      	bls.n	8003352 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800334e:	2303      	movs	r3, #3
 8003350:	e087      	b.n	8003462 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003352:	4b27      	ldr	r3, [pc, #156]	@ (80033f0 <HAL_RCC_OscConfig+0x470>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800335a:	2b00      	cmp	r3, #0
 800335c:	d1f0      	bne.n	8003340 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	69da      	ldr	r2, [r3, #28]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6a1b      	ldr	r3, [r3, #32]
 8003366:	431a      	orrs	r2, r3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800336c:	019b      	lsls	r3, r3, #6
 800336e:	431a      	orrs	r2, r3
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003374:	085b      	lsrs	r3, r3, #1
 8003376:	3b01      	subs	r3, #1
 8003378:	041b      	lsls	r3, r3, #16
 800337a:	431a      	orrs	r2, r3
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003380:	061b      	lsls	r3, r3, #24
 8003382:	491b      	ldr	r1, [pc, #108]	@ (80033f0 <HAL_RCC_OscConfig+0x470>)
 8003384:	4313      	orrs	r3, r2
 8003386:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003388:	4b1b      	ldr	r3, [pc, #108]	@ (80033f8 <HAL_RCC_OscConfig+0x478>)
 800338a:	2201      	movs	r2, #1
 800338c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800338e:	f7fe fbed 	bl	8001b6c <HAL_GetTick>
 8003392:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003394:	e008      	b.n	80033a8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003396:	f7fe fbe9 	bl	8001b6c <HAL_GetTick>
 800339a:	4602      	mov	r2, r0
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	1ad3      	subs	r3, r2, r3
 80033a0:	2b02      	cmp	r3, #2
 80033a2:	d901      	bls.n	80033a8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80033a4:	2303      	movs	r3, #3
 80033a6:	e05c      	b.n	8003462 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033a8:	4b11      	ldr	r3, [pc, #68]	@ (80033f0 <HAL_RCC_OscConfig+0x470>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d0f0      	beq.n	8003396 <HAL_RCC_OscConfig+0x416>
 80033b4:	e054      	b.n	8003460 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033b6:	4b10      	ldr	r3, [pc, #64]	@ (80033f8 <HAL_RCC_OscConfig+0x478>)
 80033b8:	2200      	movs	r2, #0
 80033ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033bc:	f7fe fbd6 	bl	8001b6c <HAL_GetTick>
 80033c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033c2:	e008      	b.n	80033d6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033c4:	f7fe fbd2 	bl	8001b6c <HAL_GetTick>
 80033c8:	4602      	mov	r2, r0
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	1ad3      	subs	r3, r2, r3
 80033ce:	2b02      	cmp	r3, #2
 80033d0:	d901      	bls.n	80033d6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80033d2:	2303      	movs	r3, #3
 80033d4:	e045      	b.n	8003462 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033d6:	4b06      	ldr	r3, [pc, #24]	@ (80033f0 <HAL_RCC_OscConfig+0x470>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d1f0      	bne.n	80033c4 <HAL_RCC_OscConfig+0x444>
 80033e2:	e03d      	b.n	8003460 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	699b      	ldr	r3, [r3, #24]
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d107      	bne.n	80033fc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e038      	b.n	8003462 <HAL_RCC_OscConfig+0x4e2>
 80033f0:	40023800 	.word	0x40023800
 80033f4:	40007000 	.word	0x40007000
 80033f8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80033fc:	4b1b      	ldr	r3, [pc, #108]	@ (800346c <HAL_RCC_OscConfig+0x4ec>)
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	699b      	ldr	r3, [r3, #24]
 8003406:	2b01      	cmp	r3, #1
 8003408:	d028      	beq.n	800345c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003414:	429a      	cmp	r2, r3
 8003416:	d121      	bne.n	800345c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003422:	429a      	cmp	r2, r3
 8003424:	d11a      	bne.n	800345c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003426:	68fa      	ldr	r2, [r7, #12]
 8003428:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800342c:	4013      	ands	r3, r2
 800342e:	687a      	ldr	r2, [r7, #4]
 8003430:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003432:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003434:	4293      	cmp	r3, r2
 8003436:	d111      	bne.n	800345c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003442:	085b      	lsrs	r3, r3, #1
 8003444:	3b01      	subs	r3, #1
 8003446:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003448:	429a      	cmp	r2, r3
 800344a:	d107      	bne.n	800345c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003456:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003458:	429a      	cmp	r2, r3
 800345a:	d001      	beq.n	8003460 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	e000      	b.n	8003462 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003460:	2300      	movs	r3, #0
}
 8003462:	4618      	mov	r0, r3
 8003464:	3718      	adds	r7, #24
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	40023800 	.word	0x40023800

08003470 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b084      	sub	sp, #16
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
 8003478:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d101      	bne.n	8003484 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	e0cc      	b.n	800361e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003484:	4b68      	ldr	r3, [pc, #416]	@ (8003628 <HAL_RCC_ClockConfig+0x1b8>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f003 0307 	and.w	r3, r3, #7
 800348c:	683a      	ldr	r2, [r7, #0]
 800348e:	429a      	cmp	r2, r3
 8003490:	d90c      	bls.n	80034ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003492:	4b65      	ldr	r3, [pc, #404]	@ (8003628 <HAL_RCC_ClockConfig+0x1b8>)
 8003494:	683a      	ldr	r2, [r7, #0]
 8003496:	b2d2      	uxtb	r2, r2
 8003498:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800349a:	4b63      	ldr	r3, [pc, #396]	@ (8003628 <HAL_RCC_ClockConfig+0x1b8>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 0307 	and.w	r3, r3, #7
 80034a2:	683a      	ldr	r2, [r7, #0]
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d001      	beq.n	80034ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	e0b8      	b.n	800361e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 0302 	and.w	r3, r3, #2
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d020      	beq.n	80034fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f003 0304 	and.w	r3, r3, #4
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d005      	beq.n	80034d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034c4:	4b59      	ldr	r3, [pc, #356]	@ (800362c <HAL_RCC_ClockConfig+0x1bc>)
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	4a58      	ldr	r2, [pc, #352]	@ (800362c <HAL_RCC_ClockConfig+0x1bc>)
 80034ca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80034ce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f003 0308 	and.w	r3, r3, #8
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d005      	beq.n	80034e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034dc:	4b53      	ldr	r3, [pc, #332]	@ (800362c <HAL_RCC_ClockConfig+0x1bc>)
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	4a52      	ldr	r2, [pc, #328]	@ (800362c <HAL_RCC_ClockConfig+0x1bc>)
 80034e2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80034e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034e8:	4b50      	ldr	r3, [pc, #320]	@ (800362c <HAL_RCC_ClockConfig+0x1bc>)
 80034ea:	689b      	ldr	r3, [r3, #8]
 80034ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	494d      	ldr	r1, [pc, #308]	@ (800362c <HAL_RCC_ClockConfig+0x1bc>)
 80034f6:	4313      	orrs	r3, r2
 80034f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f003 0301 	and.w	r3, r3, #1
 8003502:	2b00      	cmp	r3, #0
 8003504:	d044      	beq.n	8003590 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	2b01      	cmp	r3, #1
 800350c:	d107      	bne.n	800351e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800350e:	4b47      	ldr	r3, [pc, #284]	@ (800362c <HAL_RCC_ClockConfig+0x1bc>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003516:	2b00      	cmp	r3, #0
 8003518:	d119      	bne.n	800354e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e07f      	b.n	800361e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	2b02      	cmp	r3, #2
 8003524:	d003      	beq.n	800352e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800352a:	2b03      	cmp	r3, #3
 800352c:	d107      	bne.n	800353e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800352e:	4b3f      	ldr	r3, [pc, #252]	@ (800362c <HAL_RCC_ClockConfig+0x1bc>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003536:	2b00      	cmp	r3, #0
 8003538:	d109      	bne.n	800354e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e06f      	b.n	800361e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800353e:	4b3b      	ldr	r3, [pc, #236]	@ (800362c <HAL_RCC_ClockConfig+0x1bc>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0302 	and.w	r3, r3, #2
 8003546:	2b00      	cmp	r3, #0
 8003548:	d101      	bne.n	800354e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	e067      	b.n	800361e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800354e:	4b37      	ldr	r3, [pc, #220]	@ (800362c <HAL_RCC_ClockConfig+0x1bc>)
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	f023 0203 	bic.w	r2, r3, #3
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	4934      	ldr	r1, [pc, #208]	@ (800362c <HAL_RCC_ClockConfig+0x1bc>)
 800355c:	4313      	orrs	r3, r2
 800355e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003560:	f7fe fb04 	bl	8001b6c <HAL_GetTick>
 8003564:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003566:	e00a      	b.n	800357e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003568:	f7fe fb00 	bl	8001b6c <HAL_GetTick>
 800356c:	4602      	mov	r2, r0
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003576:	4293      	cmp	r3, r2
 8003578:	d901      	bls.n	800357e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800357a:	2303      	movs	r3, #3
 800357c:	e04f      	b.n	800361e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800357e:	4b2b      	ldr	r3, [pc, #172]	@ (800362c <HAL_RCC_ClockConfig+0x1bc>)
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	f003 020c 	and.w	r2, r3, #12
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	009b      	lsls	r3, r3, #2
 800358c:	429a      	cmp	r2, r3
 800358e:	d1eb      	bne.n	8003568 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003590:	4b25      	ldr	r3, [pc, #148]	@ (8003628 <HAL_RCC_ClockConfig+0x1b8>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f003 0307 	and.w	r3, r3, #7
 8003598:	683a      	ldr	r2, [r7, #0]
 800359a:	429a      	cmp	r2, r3
 800359c:	d20c      	bcs.n	80035b8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800359e:	4b22      	ldr	r3, [pc, #136]	@ (8003628 <HAL_RCC_ClockConfig+0x1b8>)
 80035a0:	683a      	ldr	r2, [r7, #0]
 80035a2:	b2d2      	uxtb	r2, r2
 80035a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035a6:	4b20      	ldr	r3, [pc, #128]	@ (8003628 <HAL_RCC_ClockConfig+0x1b8>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f003 0307 	and.w	r3, r3, #7
 80035ae:	683a      	ldr	r2, [r7, #0]
 80035b0:	429a      	cmp	r2, r3
 80035b2:	d001      	beq.n	80035b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	e032      	b.n	800361e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f003 0304 	and.w	r3, r3, #4
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d008      	beq.n	80035d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035c4:	4b19      	ldr	r3, [pc, #100]	@ (800362c <HAL_RCC_ClockConfig+0x1bc>)
 80035c6:	689b      	ldr	r3, [r3, #8]
 80035c8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	68db      	ldr	r3, [r3, #12]
 80035d0:	4916      	ldr	r1, [pc, #88]	@ (800362c <HAL_RCC_ClockConfig+0x1bc>)
 80035d2:	4313      	orrs	r3, r2
 80035d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f003 0308 	and.w	r3, r3, #8
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d009      	beq.n	80035f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035e2:	4b12      	ldr	r3, [pc, #72]	@ (800362c <HAL_RCC_ClockConfig+0x1bc>)
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	691b      	ldr	r3, [r3, #16]
 80035ee:	00db      	lsls	r3, r3, #3
 80035f0:	490e      	ldr	r1, [pc, #56]	@ (800362c <HAL_RCC_ClockConfig+0x1bc>)
 80035f2:	4313      	orrs	r3, r2
 80035f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80035f6:	f000 f821 	bl	800363c <HAL_RCC_GetSysClockFreq>
 80035fa:	4602      	mov	r2, r0
 80035fc:	4b0b      	ldr	r3, [pc, #44]	@ (800362c <HAL_RCC_ClockConfig+0x1bc>)
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	091b      	lsrs	r3, r3, #4
 8003602:	f003 030f 	and.w	r3, r3, #15
 8003606:	490a      	ldr	r1, [pc, #40]	@ (8003630 <HAL_RCC_ClockConfig+0x1c0>)
 8003608:	5ccb      	ldrb	r3, [r1, r3]
 800360a:	fa22 f303 	lsr.w	r3, r2, r3
 800360e:	4a09      	ldr	r2, [pc, #36]	@ (8003634 <HAL_RCC_ClockConfig+0x1c4>)
 8003610:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003612:	4b09      	ldr	r3, [pc, #36]	@ (8003638 <HAL_RCC_ClockConfig+0x1c8>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4618      	mov	r0, r3
 8003618:	f7fe fa64 	bl	8001ae4 <HAL_InitTick>

  return HAL_OK;
 800361c:	2300      	movs	r3, #0
}
 800361e:	4618      	mov	r0, r3
 8003620:	3710      	adds	r7, #16
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}
 8003626:	bf00      	nop
 8003628:	40023c00 	.word	0x40023c00
 800362c:	40023800 	.word	0x40023800
 8003630:	0800774c 	.word	0x0800774c
 8003634:	20000000 	.word	0x20000000
 8003638:	20000004 	.word	0x20000004

0800363c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800363c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003640:	b094      	sub	sp, #80	@ 0x50
 8003642:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003644:	2300      	movs	r3, #0
 8003646:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003648:	2300      	movs	r3, #0
 800364a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800364c:	2300      	movs	r3, #0
 800364e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003650:	2300      	movs	r3, #0
 8003652:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003654:	4b79      	ldr	r3, [pc, #484]	@ (800383c <HAL_RCC_GetSysClockFreq+0x200>)
 8003656:	689b      	ldr	r3, [r3, #8]
 8003658:	f003 030c 	and.w	r3, r3, #12
 800365c:	2b08      	cmp	r3, #8
 800365e:	d00d      	beq.n	800367c <HAL_RCC_GetSysClockFreq+0x40>
 8003660:	2b08      	cmp	r3, #8
 8003662:	f200 80e1 	bhi.w	8003828 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003666:	2b00      	cmp	r3, #0
 8003668:	d002      	beq.n	8003670 <HAL_RCC_GetSysClockFreq+0x34>
 800366a:	2b04      	cmp	r3, #4
 800366c:	d003      	beq.n	8003676 <HAL_RCC_GetSysClockFreq+0x3a>
 800366e:	e0db      	b.n	8003828 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003670:	4b73      	ldr	r3, [pc, #460]	@ (8003840 <HAL_RCC_GetSysClockFreq+0x204>)
 8003672:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003674:	e0db      	b.n	800382e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003676:	4b73      	ldr	r3, [pc, #460]	@ (8003844 <HAL_RCC_GetSysClockFreq+0x208>)
 8003678:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800367a:	e0d8      	b.n	800382e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800367c:	4b6f      	ldr	r3, [pc, #444]	@ (800383c <HAL_RCC_GetSysClockFreq+0x200>)
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003684:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003686:	4b6d      	ldr	r3, [pc, #436]	@ (800383c <HAL_RCC_GetSysClockFreq+0x200>)
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800368e:	2b00      	cmp	r3, #0
 8003690:	d063      	beq.n	800375a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003692:	4b6a      	ldr	r3, [pc, #424]	@ (800383c <HAL_RCC_GetSysClockFreq+0x200>)
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	099b      	lsrs	r3, r3, #6
 8003698:	2200      	movs	r2, #0
 800369a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800369c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800369e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80036a6:	2300      	movs	r3, #0
 80036a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80036aa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80036ae:	4622      	mov	r2, r4
 80036b0:	462b      	mov	r3, r5
 80036b2:	f04f 0000 	mov.w	r0, #0
 80036b6:	f04f 0100 	mov.w	r1, #0
 80036ba:	0159      	lsls	r1, r3, #5
 80036bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80036c0:	0150      	lsls	r0, r2, #5
 80036c2:	4602      	mov	r2, r0
 80036c4:	460b      	mov	r3, r1
 80036c6:	4621      	mov	r1, r4
 80036c8:	1a51      	subs	r1, r2, r1
 80036ca:	6139      	str	r1, [r7, #16]
 80036cc:	4629      	mov	r1, r5
 80036ce:	eb63 0301 	sbc.w	r3, r3, r1
 80036d2:	617b      	str	r3, [r7, #20]
 80036d4:	f04f 0200 	mov.w	r2, #0
 80036d8:	f04f 0300 	mov.w	r3, #0
 80036dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80036e0:	4659      	mov	r1, fp
 80036e2:	018b      	lsls	r3, r1, #6
 80036e4:	4651      	mov	r1, sl
 80036e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80036ea:	4651      	mov	r1, sl
 80036ec:	018a      	lsls	r2, r1, #6
 80036ee:	4651      	mov	r1, sl
 80036f0:	ebb2 0801 	subs.w	r8, r2, r1
 80036f4:	4659      	mov	r1, fp
 80036f6:	eb63 0901 	sbc.w	r9, r3, r1
 80036fa:	f04f 0200 	mov.w	r2, #0
 80036fe:	f04f 0300 	mov.w	r3, #0
 8003702:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003706:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800370a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800370e:	4690      	mov	r8, r2
 8003710:	4699      	mov	r9, r3
 8003712:	4623      	mov	r3, r4
 8003714:	eb18 0303 	adds.w	r3, r8, r3
 8003718:	60bb      	str	r3, [r7, #8]
 800371a:	462b      	mov	r3, r5
 800371c:	eb49 0303 	adc.w	r3, r9, r3
 8003720:	60fb      	str	r3, [r7, #12]
 8003722:	f04f 0200 	mov.w	r2, #0
 8003726:	f04f 0300 	mov.w	r3, #0
 800372a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800372e:	4629      	mov	r1, r5
 8003730:	024b      	lsls	r3, r1, #9
 8003732:	4621      	mov	r1, r4
 8003734:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003738:	4621      	mov	r1, r4
 800373a:	024a      	lsls	r2, r1, #9
 800373c:	4610      	mov	r0, r2
 800373e:	4619      	mov	r1, r3
 8003740:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003742:	2200      	movs	r2, #0
 8003744:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003746:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003748:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800374c:	f7fd fa2c 	bl	8000ba8 <__aeabi_uldivmod>
 8003750:	4602      	mov	r2, r0
 8003752:	460b      	mov	r3, r1
 8003754:	4613      	mov	r3, r2
 8003756:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003758:	e058      	b.n	800380c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800375a:	4b38      	ldr	r3, [pc, #224]	@ (800383c <HAL_RCC_GetSysClockFreq+0x200>)
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	099b      	lsrs	r3, r3, #6
 8003760:	2200      	movs	r2, #0
 8003762:	4618      	mov	r0, r3
 8003764:	4611      	mov	r1, r2
 8003766:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800376a:	623b      	str	r3, [r7, #32]
 800376c:	2300      	movs	r3, #0
 800376e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003770:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003774:	4642      	mov	r2, r8
 8003776:	464b      	mov	r3, r9
 8003778:	f04f 0000 	mov.w	r0, #0
 800377c:	f04f 0100 	mov.w	r1, #0
 8003780:	0159      	lsls	r1, r3, #5
 8003782:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003786:	0150      	lsls	r0, r2, #5
 8003788:	4602      	mov	r2, r0
 800378a:	460b      	mov	r3, r1
 800378c:	4641      	mov	r1, r8
 800378e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003792:	4649      	mov	r1, r9
 8003794:	eb63 0b01 	sbc.w	fp, r3, r1
 8003798:	f04f 0200 	mov.w	r2, #0
 800379c:	f04f 0300 	mov.w	r3, #0
 80037a0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80037a4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80037a8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80037ac:	ebb2 040a 	subs.w	r4, r2, sl
 80037b0:	eb63 050b 	sbc.w	r5, r3, fp
 80037b4:	f04f 0200 	mov.w	r2, #0
 80037b8:	f04f 0300 	mov.w	r3, #0
 80037bc:	00eb      	lsls	r3, r5, #3
 80037be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80037c2:	00e2      	lsls	r2, r4, #3
 80037c4:	4614      	mov	r4, r2
 80037c6:	461d      	mov	r5, r3
 80037c8:	4643      	mov	r3, r8
 80037ca:	18e3      	adds	r3, r4, r3
 80037cc:	603b      	str	r3, [r7, #0]
 80037ce:	464b      	mov	r3, r9
 80037d0:	eb45 0303 	adc.w	r3, r5, r3
 80037d4:	607b      	str	r3, [r7, #4]
 80037d6:	f04f 0200 	mov.w	r2, #0
 80037da:	f04f 0300 	mov.w	r3, #0
 80037de:	e9d7 4500 	ldrd	r4, r5, [r7]
 80037e2:	4629      	mov	r1, r5
 80037e4:	028b      	lsls	r3, r1, #10
 80037e6:	4621      	mov	r1, r4
 80037e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80037ec:	4621      	mov	r1, r4
 80037ee:	028a      	lsls	r2, r1, #10
 80037f0:	4610      	mov	r0, r2
 80037f2:	4619      	mov	r1, r3
 80037f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80037f6:	2200      	movs	r2, #0
 80037f8:	61bb      	str	r3, [r7, #24]
 80037fa:	61fa      	str	r2, [r7, #28]
 80037fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003800:	f7fd f9d2 	bl	8000ba8 <__aeabi_uldivmod>
 8003804:	4602      	mov	r2, r0
 8003806:	460b      	mov	r3, r1
 8003808:	4613      	mov	r3, r2
 800380a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800380c:	4b0b      	ldr	r3, [pc, #44]	@ (800383c <HAL_RCC_GetSysClockFreq+0x200>)
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	0c1b      	lsrs	r3, r3, #16
 8003812:	f003 0303 	and.w	r3, r3, #3
 8003816:	3301      	adds	r3, #1
 8003818:	005b      	lsls	r3, r3, #1
 800381a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800381c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800381e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003820:	fbb2 f3f3 	udiv	r3, r2, r3
 8003824:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003826:	e002      	b.n	800382e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003828:	4b05      	ldr	r3, [pc, #20]	@ (8003840 <HAL_RCC_GetSysClockFreq+0x204>)
 800382a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800382c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800382e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003830:	4618      	mov	r0, r3
 8003832:	3750      	adds	r7, #80	@ 0x50
 8003834:	46bd      	mov	sp, r7
 8003836:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800383a:	bf00      	nop
 800383c:	40023800 	.word	0x40023800
 8003840:	00f42400 	.word	0x00f42400
 8003844:	007a1200 	.word	0x007a1200

08003848 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003848:	b480      	push	{r7}
 800384a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800384c:	4b03      	ldr	r3, [pc, #12]	@ (800385c <HAL_RCC_GetHCLKFreq+0x14>)
 800384e:	681b      	ldr	r3, [r3, #0]
}
 8003850:	4618      	mov	r0, r3
 8003852:	46bd      	mov	sp, r7
 8003854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003858:	4770      	bx	lr
 800385a:	bf00      	nop
 800385c:	20000000 	.word	0x20000000

08003860 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003864:	f7ff fff0 	bl	8003848 <HAL_RCC_GetHCLKFreq>
 8003868:	4602      	mov	r2, r0
 800386a:	4b05      	ldr	r3, [pc, #20]	@ (8003880 <HAL_RCC_GetPCLK1Freq+0x20>)
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	0a9b      	lsrs	r3, r3, #10
 8003870:	f003 0307 	and.w	r3, r3, #7
 8003874:	4903      	ldr	r1, [pc, #12]	@ (8003884 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003876:	5ccb      	ldrb	r3, [r1, r3]
 8003878:	fa22 f303 	lsr.w	r3, r2, r3
}
 800387c:	4618      	mov	r0, r3
 800387e:	bd80      	pop	{r7, pc}
 8003880:	40023800 	.word	0x40023800
 8003884:	0800775c 	.word	0x0800775c

08003888 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800388c:	f7ff ffdc 	bl	8003848 <HAL_RCC_GetHCLKFreq>
 8003890:	4602      	mov	r2, r0
 8003892:	4b05      	ldr	r3, [pc, #20]	@ (80038a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003894:	689b      	ldr	r3, [r3, #8]
 8003896:	0b5b      	lsrs	r3, r3, #13
 8003898:	f003 0307 	and.w	r3, r3, #7
 800389c:	4903      	ldr	r1, [pc, #12]	@ (80038ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800389e:	5ccb      	ldrb	r3, [r1, r3]
 80038a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	bd80      	pop	{r7, pc}
 80038a8:	40023800 	.word	0x40023800
 80038ac:	0800775c 	.word	0x0800775c

080038b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d101      	bne.n	80038c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	e042      	b.n	8003948 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038c8:	b2db      	uxtb	r3, r3
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d106      	bne.n	80038dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2200      	movs	r2, #0
 80038d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80038d6:	6878      	ldr	r0, [r7, #4]
 80038d8:	f7fd ff4c 	bl	8001774 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2224      	movs	r2, #36	@ 0x24
 80038e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	68da      	ldr	r2, [r3, #12]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80038f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80038f4:	6878      	ldr	r0, [r7, #4]
 80038f6:	f000 fdd3 	bl	80044a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	691a      	ldr	r2, [r3, #16]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003908:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	695a      	ldr	r2, [r3, #20]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003918:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	68da      	ldr	r2, [r3, #12]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003928:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2200      	movs	r2, #0
 800392e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2220      	movs	r2, #32
 8003934:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2220      	movs	r2, #32
 800393c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2200      	movs	r2, #0
 8003944:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003946:	2300      	movs	r3, #0
}
 8003948:	4618      	mov	r0, r3
 800394a:	3708      	adds	r7, #8
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}

08003950 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b08a      	sub	sp, #40	@ 0x28
 8003954:	af02      	add	r7, sp, #8
 8003956:	60f8      	str	r0, [r7, #12]
 8003958:	60b9      	str	r1, [r7, #8]
 800395a:	603b      	str	r3, [r7, #0]
 800395c:	4613      	mov	r3, r2
 800395e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003960:	2300      	movs	r3, #0
 8003962:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800396a:	b2db      	uxtb	r3, r3
 800396c:	2b20      	cmp	r3, #32
 800396e:	d175      	bne.n	8003a5c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d002      	beq.n	800397c <HAL_UART_Transmit+0x2c>
 8003976:	88fb      	ldrh	r3, [r7, #6]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d101      	bne.n	8003980 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e06e      	b.n	8003a5e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2200      	movs	r2, #0
 8003984:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2221      	movs	r2, #33	@ 0x21
 800398a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800398e:	f7fe f8ed 	bl	8001b6c <HAL_GetTick>
 8003992:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	88fa      	ldrh	r2, [r7, #6]
 8003998:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	88fa      	ldrh	r2, [r7, #6]
 800399e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80039a8:	d108      	bne.n	80039bc <HAL_UART_Transmit+0x6c>
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	691b      	ldr	r3, [r3, #16]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d104      	bne.n	80039bc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80039b2:	2300      	movs	r3, #0
 80039b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80039b6:	68bb      	ldr	r3, [r7, #8]
 80039b8:	61bb      	str	r3, [r7, #24]
 80039ba:	e003      	b.n	80039c4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80039c0:	2300      	movs	r3, #0
 80039c2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80039c4:	e02e      	b.n	8003a24 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	9300      	str	r3, [sp, #0]
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	2200      	movs	r2, #0
 80039ce:	2180      	movs	r1, #128	@ 0x80
 80039d0:	68f8      	ldr	r0, [r7, #12]
 80039d2:	f000 fb37 	bl	8004044 <UART_WaitOnFlagUntilTimeout>
 80039d6:	4603      	mov	r3, r0
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d005      	beq.n	80039e8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2220      	movs	r2, #32
 80039e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80039e4:	2303      	movs	r3, #3
 80039e6:	e03a      	b.n	8003a5e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80039e8:	69fb      	ldr	r3, [r7, #28]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d10b      	bne.n	8003a06 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80039ee:	69bb      	ldr	r3, [r7, #24]
 80039f0:	881b      	ldrh	r3, [r3, #0]
 80039f2:	461a      	mov	r2, r3
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80039fc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80039fe:	69bb      	ldr	r3, [r7, #24]
 8003a00:	3302      	adds	r3, #2
 8003a02:	61bb      	str	r3, [r7, #24]
 8003a04:	e007      	b.n	8003a16 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a06:	69fb      	ldr	r3, [r7, #28]
 8003a08:	781a      	ldrb	r2, [r3, #0]
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003a10:	69fb      	ldr	r3, [r7, #28]
 8003a12:	3301      	adds	r3, #1
 8003a14:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003a1a:	b29b      	uxth	r3, r3
 8003a1c:	3b01      	subs	r3, #1
 8003a1e:	b29a      	uxth	r2, r3
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003a28:	b29b      	uxth	r3, r3
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d1cb      	bne.n	80039c6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	9300      	str	r3, [sp, #0]
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	2200      	movs	r2, #0
 8003a36:	2140      	movs	r1, #64	@ 0x40
 8003a38:	68f8      	ldr	r0, [r7, #12]
 8003a3a:	f000 fb03 	bl	8004044 <UART_WaitOnFlagUntilTimeout>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d005      	beq.n	8003a50 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	2220      	movs	r2, #32
 8003a48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003a4c:	2303      	movs	r3, #3
 8003a4e:	e006      	b.n	8003a5e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2220      	movs	r2, #32
 8003a54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	e000      	b.n	8003a5e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003a5c:	2302      	movs	r3, #2
  }
}
 8003a5e:	4618      	mov	r0, r3
 8003a60:	3720      	adds	r7, #32
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}

08003a66 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003a66:	b580      	push	{r7, lr}
 8003a68:	b084      	sub	sp, #16
 8003a6a:	af00      	add	r7, sp, #0
 8003a6c:	60f8      	str	r0, [r7, #12]
 8003a6e:	60b9      	str	r1, [r7, #8]
 8003a70:	4613      	mov	r3, r2
 8003a72:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	2b20      	cmp	r3, #32
 8003a7e:	d112      	bne.n	8003aa6 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d002      	beq.n	8003a8c <HAL_UART_Receive_IT+0x26>
 8003a86:	88fb      	ldrh	r3, [r7, #6]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d101      	bne.n	8003a90 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e00b      	b.n	8003aa8 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2200      	movs	r2, #0
 8003a94:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003a96:	88fb      	ldrh	r3, [r7, #6]
 8003a98:	461a      	mov	r2, r3
 8003a9a:	68b9      	ldr	r1, [r7, #8]
 8003a9c:	68f8      	ldr	r0, [r7, #12]
 8003a9e:	f000 fb2a 	bl	80040f6 <UART_Start_Receive_IT>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	e000      	b.n	8003aa8 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003aa6:	2302      	movs	r3, #2
  }
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	3710      	adds	r7, #16
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}

08003ab0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b0ba      	sub	sp, #232	@ 0xe8
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	68db      	ldr	r3, [r3, #12]
 8003ac8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	695b      	ldr	r3, [r3, #20]
 8003ad2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003adc:	2300      	movs	r3, #0
 8003ade:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003ae2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ae6:	f003 030f 	and.w	r3, r3, #15
 8003aea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003aee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d10f      	bne.n	8003b16 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003af6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003afa:	f003 0320 	and.w	r3, r3, #32
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d009      	beq.n	8003b16 <HAL_UART_IRQHandler+0x66>
 8003b02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b06:	f003 0320 	and.w	r3, r3, #32
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d003      	beq.n	8003b16 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003b0e:	6878      	ldr	r0, [r7, #4]
 8003b10:	f000 fc07 	bl	8004322 <UART_Receive_IT>
      return;
 8003b14:	e273      	b.n	8003ffe <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003b16:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	f000 80de 	beq.w	8003cdc <HAL_UART_IRQHandler+0x22c>
 8003b20:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b24:	f003 0301 	and.w	r3, r3, #1
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d106      	bne.n	8003b3a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003b2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b30:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	f000 80d1 	beq.w	8003cdc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003b3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b3e:	f003 0301 	and.w	r3, r3, #1
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d00b      	beq.n	8003b5e <HAL_UART_IRQHandler+0xae>
 8003b46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d005      	beq.n	8003b5e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b56:	f043 0201 	orr.w	r2, r3, #1
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b62:	f003 0304 	and.w	r3, r3, #4
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d00b      	beq.n	8003b82 <HAL_UART_IRQHandler+0xd2>
 8003b6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b6e:	f003 0301 	and.w	r3, r3, #1
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d005      	beq.n	8003b82 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b7a:	f043 0202 	orr.w	r2, r3, #2
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b86:	f003 0302 	and.w	r3, r3, #2
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d00b      	beq.n	8003ba6 <HAL_UART_IRQHandler+0xf6>
 8003b8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b92:	f003 0301 	and.w	r3, r3, #1
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d005      	beq.n	8003ba6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b9e:	f043 0204 	orr.w	r2, r3, #4
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003ba6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003baa:	f003 0308 	and.w	r3, r3, #8
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d011      	beq.n	8003bd6 <HAL_UART_IRQHandler+0x126>
 8003bb2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003bb6:	f003 0320 	and.w	r3, r3, #32
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d105      	bne.n	8003bca <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003bbe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003bc2:	f003 0301 	and.w	r3, r3, #1
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d005      	beq.n	8003bd6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bce:	f043 0208 	orr.w	r2, r3, #8
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	f000 820a 	beq.w	8003ff4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003be0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003be4:	f003 0320 	and.w	r3, r3, #32
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d008      	beq.n	8003bfe <HAL_UART_IRQHandler+0x14e>
 8003bec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003bf0:	f003 0320 	and.w	r3, r3, #32
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d002      	beq.n	8003bfe <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003bf8:	6878      	ldr	r0, [r7, #4]
 8003bfa:	f000 fb92 	bl	8004322 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	695b      	ldr	r3, [r3, #20]
 8003c04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c08:	2b40      	cmp	r3, #64	@ 0x40
 8003c0a:	bf0c      	ite	eq
 8003c0c:	2301      	moveq	r3, #1
 8003c0e:	2300      	movne	r3, #0
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c1a:	f003 0308 	and.w	r3, r3, #8
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d103      	bne.n	8003c2a <HAL_UART_IRQHandler+0x17a>
 8003c22:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d04f      	beq.n	8003cca <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f000 fa9d 	bl	800416a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	695b      	ldr	r3, [r3, #20]
 8003c36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c3a:	2b40      	cmp	r3, #64	@ 0x40
 8003c3c:	d141      	bne.n	8003cc2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	3314      	adds	r3, #20
 8003c44:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c48:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003c4c:	e853 3f00 	ldrex	r3, [r3]
 8003c50:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003c54:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003c58:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003c5c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	3314      	adds	r3, #20
 8003c66:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003c6a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003c6e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c72:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003c76:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003c7a:	e841 2300 	strex	r3, r2, [r1]
 8003c7e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003c82:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d1d9      	bne.n	8003c3e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d013      	beq.n	8003cba <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c96:	4a8a      	ldr	r2, [pc, #552]	@ (8003ec0 <HAL_UART_IRQHandler+0x410>)
 8003c98:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f7fe ff7b 	bl	8002b9a <HAL_DMA_Abort_IT>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d016      	beq.n	8003cd8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cb0:	687a      	ldr	r2, [r7, #4]
 8003cb2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003cb4:	4610      	mov	r0, r2
 8003cb6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cb8:	e00e      	b.n	8003cd8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	f000 f9ac 	bl	8004018 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cc0:	e00a      	b.n	8003cd8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003cc2:	6878      	ldr	r0, [r7, #4]
 8003cc4:	f000 f9a8 	bl	8004018 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cc8:	e006      	b.n	8003cd8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003cca:	6878      	ldr	r0, [r7, #4]
 8003ccc:	f000 f9a4 	bl	8004018 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003cd6:	e18d      	b.n	8003ff4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cd8:	bf00      	nop
    return;
 8003cda:	e18b      	b.n	8003ff4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	f040 8167 	bne.w	8003fb4 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003ce6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003cea:	f003 0310 	and.w	r3, r3, #16
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	f000 8160 	beq.w	8003fb4 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8003cf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003cf8:	f003 0310 	and.w	r3, r3, #16
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	f000 8159 	beq.w	8003fb4 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003d02:	2300      	movs	r3, #0
 8003d04:	60bb      	str	r3, [r7, #8]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	60bb      	str	r3, [r7, #8]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	60bb      	str	r3, [r7, #8]
 8003d16:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	695b      	ldr	r3, [r3, #20]
 8003d1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d22:	2b40      	cmp	r3, #64	@ 0x40
 8003d24:	f040 80ce 	bne.w	8003ec4 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003d34:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	f000 80a9 	beq.w	8003e90 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003d42:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003d46:	429a      	cmp	r2, r3
 8003d48:	f080 80a2 	bcs.w	8003e90 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003d52:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d58:	69db      	ldr	r3, [r3, #28]
 8003d5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d5e:	f000 8088 	beq.w	8003e72 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	330c      	adds	r3, #12
 8003d68:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d6c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003d70:	e853 3f00 	ldrex	r3, [r3]
 8003d74:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003d78:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003d7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d80:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	330c      	adds	r3, #12
 8003d8a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003d8e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003d92:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d96:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003d9a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003d9e:	e841 2300 	strex	r3, r2, [r1]
 8003da2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003da6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d1d9      	bne.n	8003d62 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	3314      	adds	r3, #20
 8003db4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003db6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003db8:	e853 3f00 	ldrex	r3, [r3]
 8003dbc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003dbe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003dc0:	f023 0301 	bic.w	r3, r3, #1
 8003dc4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	3314      	adds	r3, #20
 8003dce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003dd2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003dd6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dd8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003dda:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003dde:	e841 2300 	strex	r3, r2, [r1]
 8003de2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003de4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d1e1      	bne.n	8003dae <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	3314      	adds	r3, #20
 8003df0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003df2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003df4:	e853 3f00 	ldrex	r3, [r3]
 8003df8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003dfa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003dfc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003e00:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	3314      	adds	r3, #20
 8003e0a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003e0e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003e10:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e12:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003e14:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003e16:	e841 2300 	strex	r3, r2, [r1]
 8003e1a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003e1c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d1e3      	bne.n	8003dea <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2220      	movs	r2, #32
 8003e26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	330c      	adds	r3, #12
 8003e36:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e3a:	e853 3f00 	ldrex	r3, [r3]
 8003e3e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003e40:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e42:	f023 0310 	bic.w	r3, r3, #16
 8003e46:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	330c      	adds	r3, #12
 8003e50:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003e54:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003e56:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e58:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003e5a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003e5c:	e841 2300 	strex	r3, r2, [r1]
 8003e60:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003e62:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d1e3      	bne.n	8003e30 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	f7fe fe24 	bl	8002aba <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2202      	movs	r2, #2
 8003e76:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003e80:	b29b      	uxth	r3, r3
 8003e82:	1ad3      	subs	r3, r2, r3
 8003e84:	b29b      	uxth	r3, r3
 8003e86:	4619      	mov	r1, r3
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	f000 f8cf 	bl	800402c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003e8e:	e0b3      	b.n	8003ff8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003e94:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003e98:	429a      	cmp	r2, r3
 8003e9a:	f040 80ad 	bne.w	8003ff8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ea2:	69db      	ldr	r3, [r3, #28]
 8003ea4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ea8:	f040 80a6 	bne.w	8003ff8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2202      	movs	r2, #2
 8003eb0:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003eb6:	4619      	mov	r1, r3
 8003eb8:	6878      	ldr	r0, [r7, #4]
 8003eba:	f000 f8b7 	bl	800402c <HAL_UARTEx_RxEventCallback>
      return;
 8003ebe:	e09b      	b.n	8003ff8 <HAL_UART_IRQHandler+0x548>
 8003ec0:	08004231 	.word	0x08004231
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003ecc:	b29b      	uxth	r3, r3
 8003ece:	1ad3      	subs	r3, r2, r3
 8003ed0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003ed8:	b29b      	uxth	r3, r3
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	f000 808e 	beq.w	8003ffc <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8003ee0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	f000 8089 	beq.w	8003ffc <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	330c      	adds	r3, #12
 8003ef0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ef2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ef4:	e853 3f00 	ldrex	r3, [r3]
 8003ef8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003efa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003efc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f00:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	330c      	adds	r3, #12
 8003f0a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003f0e:	647a      	str	r2, [r7, #68]	@ 0x44
 8003f10:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f12:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003f14:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003f16:	e841 2300 	strex	r3, r2, [r1]
 8003f1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003f1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d1e3      	bne.n	8003eea <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	3314      	adds	r3, #20
 8003f28:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f2c:	e853 3f00 	ldrex	r3, [r3]
 8003f30:	623b      	str	r3, [r7, #32]
   return(result);
 8003f32:	6a3b      	ldr	r3, [r7, #32]
 8003f34:	f023 0301 	bic.w	r3, r3, #1
 8003f38:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	3314      	adds	r3, #20
 8003f42:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003f46:	633a      	str	r2, [r7, #48]	@ 0x30
 8003f48:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f4a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003f4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f4e:	e841 2300 	strex	r3, r2, [r1]
 8003f52:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003f54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d1e3      	bne.n	8003f22 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2220      	movs	r2, #32
 8003f5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2200      	movs	r2, #0
 8003f66:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	330c      	adds	r3, #12
 8003f6e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	e853 3f00 	ldrex	r3, [r3]
 8003f76:	60fb      	str	r3, [r7, #12]
   return(result);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	f023 0310 	bic.w	r3, r3, #16
 8003f7e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	330c      	adds	r3, #12
 8003f88:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003f8c:	61fa      	str	r2, [r7, #28]
 8003f8e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f90:	69b9      	ldr	r1, [r7, #24]
 8003f92:	69fa      	ldr	r2, [r7, #28]
 8003f94:	e841 2300 	strex	r3, r2, [r1]
 8003f98:	617b      	str	r3, [r7, #20]
   return(result);
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d1e3      	bne.n	8003f68 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2202      	movs	r2, #2
 8003fa4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003fa6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003faa:	4619      	mov	r1, r3
 8003fac:	6878      	ldr	r0, [r7, #4]
 8003fae:	f000 f83d 	bl	800402c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003fb2:	e023      	b.n	8003ffc <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003fb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003fb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d009      	beq.n	8003fd4 <HAL_UART_IRQHandler+0x524>
 8003fc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003fc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d003      	beq.n	8003fd4 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003fcc:	6878      	ldr	r0, [r7, #4]
 8003fce:	f000 f940 	bl	8004252 <UART_Transmit_IT>
    return;
 8003fd2:	e014      	b.n	8003ffe <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003fd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003fd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d00e      	beq.n	8003ffe <HAL_UART_IRQHandler+0x54e>
 8003fe0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003fe4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d008      	beq.n	8003ffe <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	f000 f980 	bl	80042f2 <UART_EndTransmit_IT>
    return;
 8003ff2:	e004      	b.n	8003ffe <HAL_UART_IRQHandler+0x54e>
    return;
 8003ff4:	bf00      	nop
 8003ff6:	e002      	b.n	8003ffe <HAL_UART_IRQHandler+0x54e>
      return;
 8003ff8:	bf00      	nop
 8003ffa:	e000      	b.n	8003ffe <HAL_UART_IRQHandler+0x54e>
      return;
 8003ffc:	bf00      	nop
  }
}
 8003ffe:	37e8      	adds	r7, #232	@ 0xe8
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}

08004004 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004004:	b480      	push	{r7}
 8004006:	b083      	sub	sp, #12
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800400c:	bf00      	nop
 800400e:	370c      	adds	r7, #12
 8004010:	46bd      	mov	sp, r7
 8004012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004016:	4770      	bx	lr

08004018 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004018:	b480      	push	{r7}
 800401a:	b083      	sub	sp, #12
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004020:	bf00      	nop
 8004022:	370c      	adds	r7, #12
 8004024:	46bd      	mov	sp, r7
 8004026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402a:	4770      	bx	lr

0800402c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800402c:	b480      	push	{r7}
 800402e:	b083      	sub	sp, #12
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
 8004034:	460b      	mov	r3, r1
 8004036:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004038:	bf00      	nop
 800403a:	370c      	adds	r7, #12
 800403c:	46bd      	mov	sp, r7
 800403e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004042:	4770      	bx	lr

08004044 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b086      	sub	sp, #24
 8004048:	af00      	add	r7, sp, #0
 800404a:	60f8      	str	r0, [r7, #12]
 800404c:	60b9      	str	r1, [r7, #8]
 800404e:	603b      	str	r3, [r7, #0]
 8004050:	4613      	mov	r3, r2
 8004052:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004054:	e03b      	b.n	80040ce <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004056:	6a3b      	ldr	r3, [r7, #32]
 8004058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800405c:	d037      	beq.n	80040ce <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800405e:	f7fd fd85 	bl	8001b6c <HAL_GetTick>
 8004062:	4602      	mov	r2, r0
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	1ad3      	subs	r3, r2, r3
 8004068:	6a3a      	ldr	r2, [r7, #32]
 800406a:	429a      	cmp	r2, r3
 800406c:	d302      	bcc.n	8004074 <UART_WaitOnFlagUntilTimeout+0x30>
 800406e:	6a3b      	ldr	r3, [r7, #32]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d101      	bne.n	8004078 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004074:	2303      	movs	r3, #3
 8004076:	e03a      	b.n	80040ee <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	68db      	ldr	r3, [r3, #12]
 800407e:	f003 0304 	and.w	r3, r3, #4
 8004082:	2b00      	cmp	r3, #0
 8004084:	d023      	beq.n	80040ce <UART_WaitOnFlagUntilTimeout+0x8a>
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	2b80      	cmp	r3, #128	@ 0x80
 800408a:	d020      	beq.n	80040ce <UART_WaitOnFlagUntilTimeout+0x8a>
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	2b40      	cmp	r3, #64	@ 0x40
 8004090:	d01d      	beq.n	80040ce <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f003 0308 	and.w	r3, r3, #8
 800409c:	2b08      	cmp	r3, #8
 800409e:	d116      	bne.n	80040ce <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80040a0:	2300      	movs	r3, #0
 80040a2:	617b      	str	r3, [r7, #20]
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	617b      	str	r3, [r7, #20]
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	617b      	str	r3, [r7, #20]
 80040b4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80040b6:	68f8      	ldr	r0, [r7, #12]
 80040b8:	f000 f857 	bl	800416a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2208      	movs	r2, #8
 80040c0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	2200      	movs	r2, #0
 80040c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
 80040cc:	e00f      	b.n	80040ee <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	4013      	ands	r3, r2
 80040d8:	68ba      	ldr	r2, [r7, #8]
 80040da:	429a      	cmp	r2, r3
 80040dc:	bf0c      	ite	eq
 80040de:	2301      	moveq	r3, #1
 80040e0:	2300      	movne	r3, #0
 80040e2:	b2db      	uxtb	r3, r3
 80040e4:	461a      	mov	r2, r3
 80040e6:	79fb      	ldrb	r3, [r7, #7]
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d0b4      	beq.n	8004056 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80040ec:	2300      	movs	r3, #0
}
 80040ee:	4618      	mov	r0, r3
 80040f0:	3718      	adds	r7, #24
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}

080040f6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80040f6:	b480      	push	{r7}
 80040f8:	b085      	sub	sp, #20
 80040fa:	af00      	add	r7, sp, #0
 80040fc:	60f8      	str	r0, [r7, #12]
 80040fe:	60b9      	str	r1, [r7, #8]
 8004100:	4613      	mov	r3, r2
 8004102:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	68ba      	ldr	r2, [r7, #8]
 8004108:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	88fa      	ldrh	r2, [r7, #6]
 800410e:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	88fa      	ldrh	r2, [r7, #6]
 8004114:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2200      	movs	r2, #0
 800411a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2222      	movs	r2, #34	@ 0x22
 8004120:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	691b      	ldr	r3, [r3, #16]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d007      	beq.n	800413c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	68da      	ldr	r2, [r3, #12]
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800413a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	695a      	ldr	r2, [r3, #20]
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f042 0201 	orr.w	r2, r2, #1
 800414a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	68da      	ldr	r2, [r3, #12]
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f042 0220 	orr.w	r2, r2, #32
 800415a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800415c:	2300      	movs	r3, #0
}
 800415e:	4618      	mov	r0, r3
 8004160:	3714      	adds	r7, #20
 8004162:	46bd      	mov	sp, r7
 8004164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004168:	4770      	bx	lr

0800416a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800416a:	b480      	push	{r7}
 800416c:	b095      	sub	sp, #84	@ 0x54
 800416e:	af00      	add	r7, sp, #0
 8004170:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	330c      	adds	r3, #12
 8004178:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800417a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800417c:	e853 3f00 	ldrex	r3, [r3]
 8004180:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004184:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004188:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	330c      	adds	r3, #12
 8004190:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004192:	643a      	str	r2, [r7, #64]	@ 0x40
 8004194:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004196:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004198:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800419a:	e841 2300 	strex	r3, r2, [r1]
 800419e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80041a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d1e5      	bne.n	8004172 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	3314      	adds	r3, #20
 80041ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ae:	6a3b      	ldr	r3, [r7, #32]
 80041b0:	e853 3f00 	ldrex	r3, [r3]
 80041b4:	61fb      	str	r3, [r7, #28]
   return(result);
 80041b6:	69fb      	ldr	r3, [r7, #28]
 80041b8:	f023 0301 	bic.w	r3, r3, #1
 80041bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	3314      	adds	r3, #20
 80041c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80041c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80041c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80041cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80041ce:	e841 2300 	strex	r3, r2, [r1]
 80041d2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80041d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d1e5      	bne.n	80041a6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041de:	2b01      	cmp	r3, #1
 80041e0:	d119      	bne.n	8004216 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	330c      	adds	r3, #12
 80041e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	e853 3f00 	ldrex	r3, [r3]
 80041f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	f023 0310 	bic.w	r3, r3, #16
 80041f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	330c      	adds	r3, #12
 8004200:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004202:	61ba      	str	r2, [r7, #24]
 8004204:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004206:	6979      	ldr	r1, [r7, #20]
 8004208:	69ba      	ldr	r2, [r7, #24]
 800420a:	e841 2300 	strex	r3, r2, [r1]
 800420e:	613b      	str	r3, [r7, #16]
   return(result);
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d1e5      	bne.n	80041e2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2220      	movs	r2, #32
 800421a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2200      	movs	r2, #0
 8004222:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004224:	bf00      	nop
 8004226:	3754      	adds	r7, #84	@ 0x54
 8004228:	46bd      	mov	sp, r7
 800422a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422e:	4770      	bx	lr

08004230 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b084      	sub	sp, #16
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800423c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2200      	movs	r2, #0
 8004242:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004244:	68f8      	ldr	r0, [r7, #12]
 8004246:	f7ff fee7 	bl	8004018 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800424a:	bf00      	nop
 800424c:	3710      	adds	r7, #16
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}

08004252 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004252:	b480      	push	{r7}
 8004254:	b085      	sub	sp, #20
 8004256:	af00      	add	r7, sp, #0
 8004258:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004260:	b2db      	uxtb	r3, r3
 8004262:	2b21      	cmp	r3, #33	@ 0x21
 8004264:	d13e      	bne.n	80042e4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800426e:	d114      	bne.n	800429a <UART_Transmit_IT+0x48>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	691b      	ldr	r3, [r3, #16]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d110      	bne.n	800429a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6a1b      	ldr	r3, [r3, #32]
 800427c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	881b      	ldrh	r3, [r3, #0]
 8004282:	461a      	mov	r2, r3
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800428c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6a1b      	ldr	r3, [r3, #32]
 8004292:	1c9a      	adds	r2, r3, #2
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	621a      	str	r2, [r3, #32]
 8004298:	e008      	b.n	80042ac <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6a1b      	ldr	r3, [r3, #32]
 800429e:	1c59      	adds	r1, r3, #1
 80042a0:	687a      	ldr	r2, [r7, #4]
 80042a2:	6211      	str	r1, [r2, #32]
 80042a4:	781a      	ldrb	r2, [r3, #0]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80042b0:	b29b      	uxth	r3, r3
 80042b2:	3b01      	subs	r3, #1
 80042b4:	b29b      	uxth	r3, r3
 80042b6:	687a      	ldr	r2, [r7, #4]
 80042b8:	4619      	mov	r1, r3
 80042ba:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d10f      	bne.n	80042e0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	68da      	ldr	r2, [r3, #12]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80042ce:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	68da      	ldr	r2, [r3, #12]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80042de:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80042e0:	2300      	movs	r3, #0
 80042e2:	e000      	b.n	80042e6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80042e4:	2302      	movs	r3, #2
  }
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	3714      	adds	r7, #20
 80042ea:	46bd      	mov	sp, r7
 80042ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f0:	4770      	bx	lr

080042f2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80042f2:	b580      	push	{r7, lr}
 80042f4:	b082      	sub	sp, #8
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	68da      	ldr	r2, [r3, #12]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004308:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2220      	movs	r2, #32
 800430e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004312:	6878      	ldr	r0, [r7, #4]
 8004314:	f7ff fe76 	bl	8004004 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004318:	2300      	movs	r3, #0
}
 800431a:	4618      	mov	r0, r3
 800431c:	3708      	adds	r7, #8
 800431e:	46bd      	mov	sp, r7
 8004320:	bd80      	pop	{r7, pc}

08004322 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004322:	b580      	push	{r7, lr}
 8004324:	b08c      	sub	sp, #48	@ 0x30
 8004326:	af00      	add	r7, sp, #0
 8004328:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800432a:	2300      	movs	r3, #0
 800432c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800432e:	2300      	movs	r3, #0
 8004330:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004338:	b2db      	uxtb	r3, r3
 800433a:	2b22      	cmp	r3, #34	@ 0x22
 800433c:	f040 80aa 	bne.w	8004494 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004348:	d115      	bne.n	8004376 <UART_Receive_IT+0x54>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	691b      	ldr	r3, [r3, #16]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d111      	bne.n	8004376 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004356:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	b29b      	uxth	r3, r3
 8004360:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004364:	b29a      	uxth	r2, r3
 8004366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004368:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800436e:	1c9a      	adds	r2, r3, #2
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	629a      	str	r2, [r3, #40]	@ 0x28
 8004374:	e024      	b.n	80043c0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800437a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	689b      	ldr	r3, [r3, #8]
 8004380:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004384:	d007      	beq.n	8004396 <UART_Receive_IT+0x74>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d10a      	bne.n	80043a4 <UART_Receive_IT+0x82>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	691b      	ldr	r3, [r3, #16]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d106      	bne.n	80043a4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	b2da      	uxtb	r2, r3
 800439e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043a0:	701a      	strb	r2, [r3, #0]
 80043a2:	e008      	b.n	80043b6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	b2db      	uxtb	r3, r3
 80043ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80043b0:	b2da      	uxtb	r2, r3
 80043b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043b4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043ba:	1c5a      	adds	r2, r3, #1
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80043c4:	b29b      	uxth	r3, r3
 80043c6:	3b01      	subs	r3, #1
 80043c8:	b29b      	uxth	r3, r3
 80043ca:	687a      	ldr	r2, [r7, #4]
 80043cc:	4619      	mov	r1, r3
 80043ce:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d15d      	bne.n	8004490 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	68da      	ldr	r2, [r3, #12]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f022 0220 	bic.w	r2, r2, #32
 80043e2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	68da      	ldr	r2, [r3, #12]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80043f2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	695a      	ldr	r2, [r3, #20]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f022 0201 	bic.w	r2, r2, #1
 8004402:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2220      	movs	r2, #32
 8004408:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2200      	movs	r2, #0
 8004410:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004416:	2b01      	cmp	r3, #1
 8004418:	d135      	bne.n	8004486 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2200      	movs	r2, #0
 800441e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	330c      	adds	r3, #12
 8004426:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	e853 3f00 	ldrex	r3, [r3]
 800442e:	613b      	str	r3, [r7, #16]
   return(result);
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	f023 0310 	bic.w	r3, r3, #16
 8004436:	627b      	str	r3, [r7, #36]	@ 0x24
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	330c      	adds	r3, #12
 800443e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004440:	623a      	str	r2, [r7, #32]
 8004442:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004444:	69f9      	ldr	r1, [r7, #28]
 8004446:	6a3a      	ldr	r2, [r7, #32]
 8004448:	e841 2300 	strex	r3, r2, [r1]
 800444c:	61bb      	str	r3, [r7, #24]
   return(result);
 800444e:	69bb      	ldr	r3, [r7, #24]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d1e5      	bne.n	8004420 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f003 0310 	and.w	r3, r3, #16
 800445e:	2b10      	cmp	r3, #16
 8004460:	d10a      	bne.n	8004478 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004462:	2300      	movs	r3, #0
 8004464:	60fb      	str	r3, [r7, #12]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	60fb      	str	r3, [r7, #12]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	60fb      	str	r3, [r7, #12]
 8004476:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800447c:	4619      	mov	r1, r3
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f7ff fdd4 	bl	800402c <HAL_UARTEx_RxEventCallback>
 8004484:	e002      	b.n	800448c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004486:	6878      	ldr	r0, [r7, #4]
 8004488:	f7fc fed2 	bl	8001230 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800448c:	2300      	movs	r3, #0
 800448e:	e002      	b.n	8004496 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004490:	2300      	movs	r3, #0
 8004492:	e000      	b.n	8004496 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004494:	2302      	movs	r3, #2
  }
}
 8004496:	4618      	mov	r0, r3
 8004498:	3730      	adds	r7, #48	@ 0x30
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}
	...

080044a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80044a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80044a4:	b0c0      	sub	sp, #256	@ 0x100
 80044a6:	af00      	add	r7, sp, #0
 80044a8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	691b      	ldr	r3, [r3, #16]
 80044b4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80044b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044bc:	68d9      	ldr	r1, [r3, #12]
 80044be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044c2:	681a      	ldr	r2, [r3, #0]
 80044c4:	ea40 0301 	orr.w	r3, r0, r1
 80044c8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80044ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044ce:	689a      	ldr	r2, [r3, #8]
 80044d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044d4:	691b      	ldr	r3, [r3, #16]
 80044d6:	431a      	orrs	r2, r3
 80044d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044dc:	695b      	ldr	r3, [r3, #20]
 80044de:	431a      	orrs	r2, r3
 80044e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044e4:	69db      	ldr	r3, [r3, #28]
 80044e6:	4313      	orrs	r3, r2
 80044e8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80044ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80044f8:	f021 010c 	bic.w	r1, r1, #12
 80044fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004500:	681a      	ldr	r2, [r3, #0]
 8004502:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004506:	430b      	orrs	r3, r1
 8004508:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800450a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	695b      	ldr	r3, [r3, #20]
 8004512:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004516:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800451a:	6999      	ldr	r1, [r3, #24]
 800451c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004520:	681a      	ldr	r2, [r3, #0]
 8004522:	ea40 0301 	orr.w	r3, r0, r1
 8004526:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004528:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	4b8f      	ldr	r3, [pc, #572]	@ (800476c <UART_SetConfig+0x2cc>)
 8004530:	429a      	cmp	r2, r3
 8004532:	d005      	beq.n	8004540 <UART_SetConfig+0xa0>
 8004534:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004538:	681a      	ldr	r2, [r3, #0]
 800453a:	4b8d      	ldr	r3, [pc, #564]	@ (8004770 <UART_SetConfig+0x2d0>)
 800453c:	429a      	cmp	r2, r3
 800453e:	d104      	bne.n	800454a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004540:	f7ff f9a2 	bl	8003888 <HAL_RCC_GetPCLK2Freq>
 8004544:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004548:	e003      	b.n	8004552 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800454a:	f7ff f989 	bl	8003860 <HAL_RCC_GetPCLK1Freq>
 800454e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004552:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004556:	69db      	ldr	r3, [r3, #28]
 8004558:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800455c:	f040 810c 	bne.w	8004778 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004560:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004564:	2200      	movs	r2, #0
 8004566:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800456a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800456e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004572:	4622      	mov	r2, r4
 8004574:	462b      	mov	r3, r5
 8004576:	1891      	adds	r1, r2, r2
 8004578:	65b9      	str	r1, [r7, #88]	@ 0x58
 800457a:	415b      	adcs	r3, r3
 800457c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800457e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004582:	4621      	mov	r1, r4
 8004584:	eb12 0801 	adds.w	r8, r2, r1
 8004588:	4629      	mov	r1, r5
 800458a:	eb43 0901 	adc.w	r9, r3, r1
 800458e:	f04f 0200 	mov.w	r2, #0
 8004592:	f04f 0300 	mov.w	r3, #0
 8004596:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800459a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800459e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80045a2:	4690      	mov	r8, r2
 80045a4:	4699      	mov	r9, r3
 80045a6:	4623      	mov	r3, r4
 80045a8:	eb18 0303 	adds.w	r3, r8, r3
 80045ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80045b0:	462b      	mov	r3, r5
 80045b2:	eb49 0303 	adc.w	r3, r9, r3
 80045b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80045ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	2200      	movs	r2, #0
 80045c2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80045c6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80045ca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80045ce:	460b      	mov	r3, r1
 80045d0:	18db      	adds	r3, r3, r3
 80045d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80045d4:	4613      	mov	r3, r2
 80045d6:	eb42 0303 	adc.w	r3, r2, r3
 80045da:	657b      	str	r3, [r7, #84]	@ 0x54
 80045dc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80045e0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80045e4:	f7fc fae0 	bl	8000ba8 <__aeabi_uldivmod>
 80045e8:	4602      	mov	r2, r0
 80045ea:	460b      	mov	r3, r1
 80045ec:	4b61      	ldr	r3, [pc, #388]	@ (8004774 <UART_SetConfig+0x2d4>)
 80045ee:	fba3 2302 	umull	r2, r3, r3, r2
 80045f2:	095b      	lsrs	r3, r3, #5
 80045f4:	011c      	lsls	r4, r3, #4
 80045f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80045fa:	2200      	movs	r2, #0
 80045fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004600:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004604:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004608:	4642      	mov	r2, r8
 800460a:	464b      	mov	r3, r9
 800460c:	1891      	adds	r1, r2, r2
 800460e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004610:	415b      	adcs	r3, r3
 8004612:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004614:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004618:	4641      	mov	r1, r8
 800461a:	eb12 0a01 	adds.w	sl, r2, r1
 800461e:	4649      	mov	r1, r9
 8004620:	eb43 0b01 	adc.w	fp, r3, r1
 8004624:	f04f 0200 	mov.w	r2, #0
 8004628:	f04f 0300 	mov.w	r3, #0
 800462c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004630:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004634:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004638:	4692      	mov	sl, r2
 800463a:	469b      	mov	fp, r3
 800463c:	4643      	mov	r3, r8
 800463e:	eb1a 0303 	adds.w	r3, sl, r3
 8004642:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004646:	464b      	mov	r3, r9
 8004648:	eb4b 0303 	adc.w	r3, fp, r3
 800464c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004650:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	2200      	movs	r2, #0
 8004658:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800465c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004660:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004664:	460b      	mov	r3, r1
 8004666:	18db      	adds	r3, r3, r3
 8004668:	643b      	str	r3, [r7, #64]	@ 0x40
 800466a:	4613      	mov	r3, r2
 800466c:	eb42 0303 	adc.w	r3, r2, r3
 8004670:	647b      	str	r3, [r7, #68]	@ 0x44
 8004672:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004676:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800467a:	f7fc fa95 	bl	8000ba8 <__aeabi_uldivmod>
 800467e:	4602      	mov	r2, r0
 8004680:	460b      	mov	r3, r1
 8004682:	4611      	mov	r1, r2
 8004684:	4b3b      	ldr	r3, [pc, #236]	@ (8004774 <UART_SetConfig+0x2d4>)
 8004686:	fba3 2301 	umull	r2, r3, r3, r1
 800468a:	095b      	lsrs	r3, r3, #5
 800468c:	2264      	movs	r2, #100	@ 0x64
 800468e:	fb02 f303 	mul.w	r3, r2, r3
 8004692:	1acb      	subs	r3, r1, r3
 8004694:	00db      	lsls	r3, r3, #3
 8004696:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800469a:	4b36      	ldr	r3, [pc, #216]	@ (8004774 <UART_SetConfig+0x2d4>)
 800469c:	fba3 2302 	umull	r2, r3, r3, r2
 80046a0:	095b      	lsrs	r3, r3, #5
 80046a2:	005b      	lsls	r3, r3, #1
 80046a4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80046a8:	441c      	add	r4, r3
 80046aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80046ae:	2200      	movs	r2, #0
 80046b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80046b4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80046b8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80046bc:	4642      	mov	r2, r8
 80046be:	464b      	mov	r3, r9
 80046c0:	1891      	adds	r1, r2, r2
 80046c2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80046c4:	415b      	adcs	r3, r3
 80046c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80046c8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80046cc:	4641      	mov	r1, r8
 80046ce:	1851      	adds	r1, r2, r1
 80046d0:	6339      	str	r1, [r7, #48]	@ 0x30
 80046d2:	4649      	mov	r1, r9
 80046d4:	414b      	adcs	r3, r1
 80046d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80046d8:	f04f 0200 	mov.w	r2, #0
 80046dc:	f04f 0300 	mov.w	r3, #0
 80046e0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80046e4:	4659      	mov	r1, fp
 80046e6:	00cb      	lsls	r3, r1, #3
 80046e8:	4651      	mov	r1, sl
 80046ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80046ee:	4651      	mov	r1, sl
 80046f0:	00ca      	lsls	r2, r1, #3
 80046f2:	4610      	mov	r0, r2
 80046f4:	4619      	mov	r1, r3
 80046f6:	4603      	mov	r3, r0
 80046f8:	4642      	mov	r2, r8
 80046fa:	189b      	adds	r3, r3, r2
 80046fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004700:	464b      	mov	r3, r9
 8004702:	460a      	mov	r2, r1
 8004704:	eb42 0303 	adc.w	r3, r2, r3
 8004708:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800470c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	2200      	movs	r2, #0
 8004714:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004718:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800471c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004720:	460b      	mov	r3, r1
 8004722:	18db      	adds	r3, r3, r3
 8004724:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004726:	4613      	mov	r3, r2
 8004728:	eb42 0303 	adc.w	r3, r2, r3
 800472c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800472e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004732:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004736:	f7fc fa37 	bl	8000ba8 <__aeabi_uldivmod>
 800473a:	4602      	mov	r2, r0
 800473c:	460b      	mov	r3, r1
 800473e:	4b0d      	ldr	r3, [pc, #52]	@ (8004774 <UART_SetConfig+0x2d4>)
 8004740:	fba3 1302 	umull	r1, r3, r3, r2
 8004744:	095b      	lsrs	r3, r3, #5
 8004746:	2164      	movs	r1, #100	@ 0x64
 8004748:	fb01 f303 	mul.w	r3, r1, r3
 800474c:	1ad3      	subs	r3, r2, r3
 800474e:	00db      	lsls	r3, r3, #3
 8004750:	3332      	adds	r3, #50	@ 0x32
 8004752:	4a08      	ldr	r2, [pc, #32]	@ (8004774 <UART_SetConfig+0x2d4>)
 8004754:	fba2 2303 	umull	r2, r3, r2, r3
 8004758:	095b      	lsrs	r3, r3, #5
 800475a:	f003 0207 	and.w	r2, r3, #7
 800475e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4422      	add	r2, r4
 8004766:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004768:	e106      	b.n	8004978 <UART_SetConfig+0x4d8>
 800476a:	bf00      	nop
 800476c:	40011000 	.word	0x40011000
 8004770:	40011400 	.word	0x40011400
 8004774:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004778:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800477c:	2200      	movs	r2, #0
 800477e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004782:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004786:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800478a:	4642      	mov	r2, r8
 800478c:	464b      	mov	r3, r9
 800478e:	1891      	adds	r1, r2, r2
 8004790:	6239      	str	r1, [r7, #32]
 8004792:	415b      	adcs	r3, r3
 8004794:	627b      	str	r3, [r7, #36]	@ 0x24
 8004796:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800479a:	4641      	mov	r1, r8
 800479c:	1854      	adds	r4, r2, r1
 800479e:	4649      	mov	r1, r9
 80047a0:	eb43 0501 	adc.w	r5, r3, r1
 80047a4:	f04f 0200 	mov.w	r2, #0
 80047a8:	f04f 0300 	mov.w	r3, #0
 80047ac:	00eb      	lsls	r3, r5, #3
 80047ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80047b2:	00e2      	lsls	r2, r4, #3
 80047b4:	4614      	mov	r4, r2
 80047b6:	461d      	mov	r5, r3
 80047b8:	4643      	mov	r3, r8
 80047ba:	18e3      	adds	r3, r4, r3
 80047bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80047c0:	464b      	mov	r3, r9
 80047c2:	eb45 0303 	adc.w	r3, r5, r3
 80047c6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80047ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	2200      	movs	r2, #0
 80047d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80047d6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80047da:	f04f 0200 	mov.w	r2, #0
 80047de:	f04f 0300 	mov.w	r3, #0
 80047e2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80047e6:	4629      	mov	r1, r5
 80047e8:	008b      	lsls	r3, r1, #2
 80047ea:	4621      	mov	r1, r4
 80047ec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80047f0:	4621      	mov	r1, r4
 80047f2:	008a      	lsls	r2, r1, #2
 80047f4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80047f8:	f7fc f9d6 	bl	8000ba8 <__aeabi_uldivmod>
 80047fc:	4602      	mov	r2, r0
 80047fe:	460b      	mov	r3, r1
 8004800:	4b60      	ldr	r3, [pc, #384]	@ (8004984 <UART_SetConfig+0x4e4>)
 8004802:	fba3 2302 	umull	r2, r3, r3, r2
 8004806:	095b      	lsrs	r3, r3, #5
 8004808:	011c      	lsls	r4, r3, #4
 800480a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800480e:	2200      	movs	r2, #0
 8004810:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004814:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004818:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800481c:	4642      	mov	r2, r8
 800481e:	464b      	mov	r3, r9
 8004820:	1891      	adds	r1, r2, r2
 8004822:	61b9      	str	r1, [r7, #24]
 8004824:	415b      	adcs	r3, r3
 8004826:	61fb      	str	r3, [r7, #28]
 8004828:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800482c:	4641      	mov	r1, r8
 800482e:	1851      	adds	r1, r2, r1
 8004830:	6139      	str	r1, [r7, #16]
 8004832:	4649      	mov	r1, r9
 8004834:	414b      	adcs	r3, r1
 8004836:	617b      	str	r3, [r7, #20]
 8004838:	f04f 0200 	mov.w	r2, #0
 800483c:	f04f 0300 	mov.w	r3, #0
 8004840:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004844:	4659      	mov	r1, fp
 8004846:	00cb      	lsls	r3, r1, #3
 8004848:	4651      	mov	r1, sl
 800484a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800484e:	4651      	mov	r1, sl
 8004850:	00ca      	lsls	r2, r1, #3
 8004852:	4610      	mov	r0, r2
 8004854:	4619      	mov	r1, r3
 8004856:	4603      	mov	r3, r0
 8004858:	4642      	mov	r2, r8
 800485a:	189b      	adds	r3, r3, r2
 800485c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004860:	464b      	mov	r3, r9
 8004862:	460a      	mov	r2, r1
 8004864:	eb42 0303 	adc.w	r3, r2, r3
 8004868:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800486c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	2200      	movs	r2, #0
 8004874:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004876:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004878:	f04f 0200 	mov.w	r2, #0
 800487c:	f04f 0300 	mov.w	r3, #0
 8004880:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004884:	4649      	mov	r1, r9
 8004886:	008b      	lsls	r3, r1, #2
 8004888:	4641      	mov	r1, r8
 800488a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800488e:	4641      	mov	r1, r8
 8004890:	008a      	lsls	r2, r1, #2
 8004892:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004896:	f7fc f987 	bl	8000ba8 <__aeabi_uldivmod>
 800489a:	4602      	mov	r2, r0
 800489c:	460b      	mov	r3, r1
 800489e:	4611      	mov	r1, r2
 80048a0:	4b38      	ldr	r3, [pc, #224]	@ (8004984 <UART_SetConfig+0x4e4>)
 80048a2:	fba3 2301 	umull	r2, r3, r3, r1
 80048a6:	095b      	lsrs	r3, r3, #5
 80048a8:	2264      	movs	r2, #100	@ 0x64
 80048aa:	fb02 f303 	mul.w	r3, r2, r3
 80048ae:	1acb      	subs	r3, r1, r3
 80048b0:	011b      	lsls	r3, r3, #4
 80048b2:	3332      	adds	r3, #50	@ 0x32
 80048b4:	4a33      	ldr	r2, [pc, #204]	@ (8004984 <UART_SetConfig+0x4e4>)
 80048b6:	fba2 2303 	umull	r2, r3, r2, r3
 80048ba:	095b      	lsrs	r3, r3, #5
 80048bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80048c0:	441c      	add	r4, r3
 80048c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80048c6:	2200      	movs	r2, #0
 80048c8:	673b      	str	r3, [r7, #112]	@ 0x70
 80048ca:	677a      	str	r2, [r7, #116]	@ 0x74
 80048cc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80048d0:	4642      	mov	r2, r8
 80048d2:	464b      	mov	r3, r9
 80048d4:	1891      	adds	r1, r2, r2
 80048d6:	60b9      	str	r1, [r7, #8]
 80048d8:	415b      	adcs	r3, r3
 80048da:	60fb      	str	r3, [r7, #12]
 80048dc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80048e0:	4641      	mov	r1, r8
 80048e2:	1851      	adds	r1, r2, r1
 80048e4:	6039      	str	r1, [r7, #0]
 80048e6:	4649      	mov	r1, r9
 80048e8:	414b      	adcs	r3, r1
 80048ea:	607b      	str	r3, [r7, #4]
 80048ec:	f04f 0200 	mov.w	r2, #0
 80048f0:	f04f 0300 	mov.w	r3, #0
 80048f4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80048f8:	4659      	mov	r1, fp
 80048fa:	00cb      	lsls	r3, r1, #3
 80048fc:	4651      	mov	r1, sl
 80048fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004902:	4651      	mov	r1, sl
 8004904:	00ca      	lsls	r2, r1, #3
 8004906:	4610      	mov	r0, r2
 8004908:	4619      	mov	r1, r3
 800490a:	4603      	mov	r3, r0
 800490c:	4642      	mov	r2, r8
 800490e:	189b      	adds	r3, r3, r2
 8004910:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004912:	464b      	mov	r3, r9
 8004914:	460a      	mov	r2, r1
 8004916:	eb42 0303 	adc.w	r3, r2, r3
 800491a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800491c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	2200      	movs	r2, #0
 8004924:	663b      	str	r3, [r7, #96]	@ 0x60
 8004926:	667a      	str	r2, [r7, #100]	@ 0x64
 8004928:	f04f 0200 	mov.w	r2, #0
 800492c:	f04f 0300 	mov.w	r3, #0
 8004930:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004934:	4649      	mov	r1, r9
 8004936:	008b      	lsls	r3, r1, #2
 8004938:	4641      	mov	r1, r8
 800493a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800493e:	4641      	mov	r1, r8
 8004940:	008a      	lsls	r2, r1, #2
 8004942:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004946:	f7fc f92f 	bl	8000ba8 <__aeabi_uldivmod>
 800494a:	4602      	mov	r2, r0
 800494c:	460b      	mov	r3, r1
 800494e:	4b0d      	ldr	r3, [pc, #52]	@ (8004984 <UART_SetConfig+0x4e4>)
 8004950:	fba3 1302 	umull	r1, r3, r3, r2
 8004954:	095b      	lsrs	r3, r3, #5
 8004956:	2164      	movs	r1, #100	@ 0x64
 8004958:	fb01 f303 	mul.w	r3, r1, r3
 800495c:	1ad3      	subs	r3, r2, r3
 800495e:	011b      	lsls	r3, r3, #4
 8004960:	3332      	adds	r3, #50	@ 0x32
 8004962:	4a08      	ldr	r2, [pc, #32]	@ (8004984 <UART_SetConfig+0x4e4>)
 8004964:	fba2 2303 	umull	r2, r3, r2, r3
 8004968:	095b      	lsrs	r3, r3, #5
 800496a:	f003 020f 	and.w	r2, r3, #15
 800496e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4422      	add	r2, r4
 8004976:	609a      	str	r2, [r3, #8]
}
 8004978:	bf00      	nop
 800497a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800497e:	46bd      	mov	sp, r7
 8004980:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004984:	51eb851f 	.word	0x51eb851f

08004988 <__cvt>:
 8004988:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800498c:	ec57 6b10 	vmov	r6, r7, d0
 8004990:	2f00      	cmp	r7, #0
 8004992:	460c      	mov	r4, r1
 8004994:	4619      	mov	r1, r3
 8004996:	463b      	mov	r3, r7
 8004998:	bfbb      	ittet	lt
 800499a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800499e:	461f      	movlt	r7, r3
 80049a0:	2300      	movge	r3, #0
 80049a2:	232d      	movlt	r3, #45	@ 0x2d
 80049a4:	700b      	strb	r3, [r1, #0]
 80049a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80049a8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80049ac:	4691      	mov	r9, r2
 80049ae:	f023 0820 	bic.w	r8, r3, #32
 80049b2:	bfbc      	itt	lt
 80049b4:	4632      	movlt	r2, r6
 80049b6:	4616      	movlt	r6, r2
 80049b8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80049bc:	d005      	beq.n	80049ca <__cvt+0x42>
 80049be:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80049c2:	d100      	bne.n	80049c6 <__cvt+0x3e>
 80049c4:	3401      	adds	r4, #1
 80049c6:	2102      	movs	r1, #2
 80049c8:	e000      	b.n	80049cc <__cvt+0x44>
 80049ca:	2103      	movs	r1, #3
 80049cc:	ab03      	add	r3, sp, #12
 80049ce:	9301      	str	r3, [sp, #4]
 80049d0:	ab02      	add	r3, sp, #8
 80049d2:	9300      	str	r3, [sp, #0]
 80049d4:	ec47 6b10 	vmov	d0, r6, r7
 80049d8:	4653      	mov	r3, sl
 80049da:	4622      	mov	r2, r4
 80049dc:	f000 fe70 	bl	80056c0 <_dtoa_r>
 80049e0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80049e4:	4605      	mov	r5, r0
 80049e6:	d119      	bne.n	8004a1c <__cvt+0x94>
 80049e8:	f019 0f01 	tst.w	r9, #1
 80049ec:	d00e      	beq.n	8004a0c <__cvt+0x84>
 80049ee:	eb00 0904 	add.w	r9, r0, r4
 80049f2:	2200      	movs	r2, #0
 80049f4:	2300      	movs	r3, #0
 80049f6:	4630      	mov	r0, r6
 80049f8:	4639      	mov	r1, r7
 80049fa:	f7fc f865 	bl	8000ac8 <__aeabi_dcmpeq>
 80049fe:	b108      	cbz	r0, 8004a04 <__cvt+0x7c>
 8004a00:	f8cd 900c 	str.w	r9, [sp, #12]
 8004a04:	2230      	movs	r2, #48	@ 0x30
 8004a06:	9b03      	ldr	r3, [sp, #12]
 8004a08:	454b      	cmp	r3, r9
 8004a0a:	d31e      	bcc.n	8004a4a <__cvt+0xc2>
 8004a0c:	9b03      	ldr	r3, [sp, #12]
 8004a0e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004a10:	1b5b      	subs	r3, r3, r5
 8004a12:	4628      	mov	r0, r5
 8004a14:	6013      	str	r3, [r2, #0]
 8004a16:	b004      	add	sp, #16
 8004a18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a1c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004a20:	eb00 0904 	add.w	r9, r0, r4
 8004a24:	d1e5      	bne.n	80049f2 <__cvt+0x6a>
 8004a26:	7803      	ldrb	r3, [r0, #0]
 8004a28:	2b30      	cmp	r3, #48	@ 0x30
 8004a2a:	d10a      	bne.n	8004a42 <__cvt+0xba>
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	2300      	movs	r3, #0
 8004a30:	4630      	mov	r0, r6
 8004a32:	4639      	mov	r1, r7
 8004a34:	f7fc f848 	bl	8000ac8 <__aeabi_dcmpeq>
 8004a38:	b918      	cbnz	r0, 8004a42 <__cvt+0xba>
 8004a3a:	f1c4 0401 	rsb	r4, r4, #1
 8004a3e:	f8ca 4000 	str.w	r4, [sl]
 8004a42:	f8da 3000 	ldr.w	r3, [sl]
 8004a46:	4499      	add	r9, r3
 8004a48:	e7d3      	b.n	80049f2 <__cvt+0x6a>
 8004a4a:	1c59      	adds	r1, r3, #1
 8004a4c:	9103      	str	r1, [sp, #12]
 8004a4e:	701a      	strb	r2, [r3, #0]
 8004a50:	e7d9      	b.n	8004a06 <__cvt+0x7e>

08004a52 <__exponent>:
 8004a52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a54:	2900      	cmp	r1, #0
 8004a56:	bfba      	itte	lt
 8004a58:	4249      	neglt	r1, r1
 8004a5a:	232d      	movlt	r3, #45	@ 0x2d
 8004a5c:	232b      	movge	r3, #43	@ 0x2b
 8004a5e:	2909      	cmp	r1, #9
 8004a60:	7002      	strb	r2, [r0, #0]
 8004a62:	7043      	strb	r3, [r0, #1]
 8004a64:	dd29      	ble.n	8004aba <__exponent+0x68>
 8004a66:	f10d 0307 	add.w	r3, sp, #7
 8004a6a:	461d      	mov	r5, r3
 8004a6c:	270a      	movs	r7, #10
 8004a6e:	461a      	mov	r2, r3
 8004a70:	fbb1 f6f7 	udiv	r6, r1, r7
 8004a74:	fb07 1416 	mls	r4, r7, r6, r1
 8004a78:	3430      	adds	r4, #48	@ 0x30
 8004a7a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004a7e:	460c      	mov	r4, r1
 8004a80:	2c63      	cmp	r4, #99	@ 0x63
 8004a82:	f103 33ff 	add.w	r3, r3, #4294967295
 8004a86:	4631      	mov	r1, r6
 8004a88:	dcf1      	bgt.n	8004a6e <__exponent+0x1c>
 8004a8a:	3130      	adds	r1, #48	@ 0x30
 8004a8c:	1e94      	subs	r4, r2, #2
 8004a8e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004a92:	1c41      	adds	r1, r0, #1
 8004a94:	4623      	mov	r3, r4
 8004a96:	42ab      	cmp	r3, r5
 8004a98:	d30a      	bcc.n	8004ab0 <__exponent+0x5e>
 8004a9a:	f10d 0309 	add.w	r3, sp, #9
 8004a9e:	1a9b      	subs	r3, r3, r2
 8004aa0:	42ac      	cmp	r4, r5
 8004aa2:	bf88      	it	hi
 8004aa4:	2300      	movhi	r3, #0
 8004aa6:	3302      	adds	r3, #2
 8004aa8:	4403      	add	r3, r0
 8004aaa:	1a18      	subs	r0, r3, r0
 8004aac:	b003      	add	sp, #12
 8004aae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ab0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004ab4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004ab8:	e7ed      	b.n	8004a96 <__exponent+0x44>
 8004aba:	2330      	movs	r3, #48	@ 0x30
 8004abc:	3130      	adds	r1, #48	@ 0x30
 8004abe:	7083      	strb	r3, [r0, #2]
 8004ac0:	70c1      	strb	r1, [r0, #3]
 8004ac2:	1d03      	adds	r3, r0, #4
 8004ac4:	e7f1      	b.n	8004aaa <__exponent+0x58>
	...

08004ac8 <_printf_float>:
 8004ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004acc:	b08d      	sub	sp, #52	@ 0x34
 8004ace:	460c      	mov	r4, r1
 8004ad0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004ad4:	4616      	mov	r6, r2
 8004ad6:	461f      	mov	r7, r3
 8004ad8:	4605      	mov	r5, r0
 8004ada:	f000 fcef 	bl	80054bc <_localeconv_r>
 8004ade:	6803      	ldr	r3, [r0, #0]
 8004ae0:	9304      	str	r3, [sp, #16]
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	f7fb fbc4 	bl	8000270 <strlen>
 8004ae8:	2300      	movs	r3, #0
 8004aea:	930a      	str	r3, [sp, #40]	@ 0x28
 8004aec:	f8d8 3000 	ldr.w	r3, [r8]
 8004af0:	9005      	str	r0, [sp, #20]
 8004af2:	3307      	adds	r3, #7
 8004af4:	f023 0307 	bic.w	r3, r3, #7
 8004af8:	f103 0208 	add.w	r2, r3, #8
 8004afc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004b00:	f8d4 b000 	ldr.w	fp, [r4]
 8004b04:	f8c8 2000 	str.w	r2, [r8]
 8004b08:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004b0c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004b10:	9307      	str	r3, [sp, #28]
 8004b12:	f8cd 8018 	str.w	r8, [sp, #24]
 8004b16:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004b1a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b1e:	4b9c      	ldr	r3, [pc, #624]	@ (8004d90 <_printf_float+0x2c8>)
 8004b20:	f04f 32ff 	mov.w	r2, #4294967295
 8004b24:	f7fc f802 	bl	8000b2c <__aeabi_dcmpun>
 8004b28:	bb70      	cbnz	r0, 8004b88 <_printf_float+0xc0>
 8004b2a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b2e:	4b98      	ldr	r3, [pc, #608]	@ (8004d90 <_printf_float+0x2c8>)
 8004b30:	f04f 32ff 	mov.w	r2, #4294967295
 8004b34:	f7fb ffdc 	bl	8000af0 <__aeabi_dcmple>
 8004b38:	bb30      	cbnz	r0, 8004b88 <_printf_float+0xc0>
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	4640      	mov	r0, r8
 8004b40:	4649      	mov	r1, r9
 8004b42:	f7fb ffcb 	bl	8000adc <__aeabi_dcmplt>
 8004b46:	b110      	cbz	r0, 8004b4e <_printf_float+0x86>
 8004b48:	232d      	movs	r3, #45	@ 0x2d
 8004b4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004b4e:	4a91      	ldr	r2, [pc, #580]	@ (8004d94 <_printf_float+0x2cc>)
 8004b50:	4b91      	ldr	r3, [pc, #580]	@ (8004d98 <_printf_float+0x2d0>)
 8004b52:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004b56:	bf8c      	ite	hi
 8004b58:	4690      	movhi	r8, r2
 8004b5a:	4698      	movls	r8, r3
 8004b5c:	2303      	movs	r3, #3
 8004b5e:	6123      	str	r3, [r4, #16]
 8004b60:	f02b 0304 	bic.w	r3, fp, #4
 8004b64:	6023      	str	r3, [r4, #0]
 8004b66:	f04f 0900 	mov.w	r9, #0
 8004b6a:	9700      	str	r7, [sp, #0]
 8004b6c:	4633      	mov	r3, r6
 8004b6e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004b70:	4621      	mov	r1, r4
 8004b72:	4628      	mov	r0, r5
 8004b74:	f000 f9d2 	bl	8004f1c <_printf_common>
 8004b78:	3001      	adds	r0, #1
 8004b7a:	f040 808d 	bne.w	8004c98 <_printf_float+0x1d0>
 8004b7e:	f04f 30ff 	mov.w	r0, #4294967295
 8004b82:	b00d      	add	sp, #52	@ 0x34
 8004b84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b88:	4642      	mov	r2, r8
 8004b8a:	464b      	mov	r3, r9
 8004b8c:	4640      	mov	r0, r8
 8004b8e:	4649      	mov	r1, r9
 8004b90:	f7fb ffcc 	bl	8000b2c <__aeabi_dcmpun>
 8004b94:	b140      	cbz	r0, 8004ba8 <_printf_float+0xe0>
 8004b96:	464b      	mov	r3, r9
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	bfbc      	itt	lt
 8004b9c:	232d      	movlt	r3, #45	@ 0x2d
 8004b9e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004ba2:	4a7e      	ldr	r2, [pc, #504]	@ (8004d9c <_printf_float+0x2d4>)
 8004ba4:	4b7e      	ldr	r3, [pc, #504]	@ (8004da0 <_printf_float+0x2d8>)
 8004ba6:	e7d4      	b.n	8004b52 <_printf_float+0x8a>
 8004ba8:	6863      	ldr	r3, [r4, #4]
 8004baa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004bae:	9206      	str	r2, [sp, #24]
 8004bb0:	1c5a      	adds	r2, r3, #1
 8004bb2:	d13b      	bne.n	8004c2c <_printf_float+0x164>
 8004bb4:	2306      	movs	r3, #6
 8004bb6:	6063      	str	r3, [r4, #4]
 8004bb8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	6022      	str	r2, [r4, #0]
 8004bc0:	9303      	str	r3, [sp, #12]
 8004bc2:	ab0a      	add	r3, sp, #40	@ 0x28
 8004bc4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004bc8:	ab09      	add	r3, sp, #36	@ 0x24
 8004bca:	9300      	str	r3, [sp, #0]
 8004bcc:	6861      	ldr	r1, [r4, #4]
 8004bce:	ec49 8b10 	vmov	d0, r8, r9
 8004bd2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004bd6:	4628      	mov	r0, r5
 8004bd8:	f7ff fed6 	bl	8004988 <__cvt>
 8004bdc:	9b06      	ldr	r3, [sp, #24]
 8004bde:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004be0:	2b47      	cmp	r3, #71	@ 0x47
 8004be2:	4680      	mov	r8, r0
 8004be4:	d129      	bne.n	8004c3a <_printf_float+0x172>
 8004be6:	1cc8      	adds	r0, r1, #3
 8004be8:	db02      	blt.n	8004bf0 <_printf_float+0x128>
 8004bea:	6863      	ldr	r3, [r4, #4]
 8004bec:	4299      	cmp	r1, r3
 8004bee:	dd41      	ble.n	8004c74 <_printf_float+0x1ac>
 8004bf0:	f1aa 0a02 	sub.w	sl, sl, #2
 8004bf4:	fa5f fa8a 	uxtb.w	sl, sl
 8004bf8:	3901      	subs	r1, #1
 8004bfa:	4652      	mov	r2, sl
 8004bfc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004c00:	9109      	str	r1, [sp, #36]	@ 0x24
 8004c02:	f7ff ff26 	bl	8004a52 <__exponent>
 8004c06:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004c08:	1813      	adds	r3, r2, r0
 8004c0a:	2a01      	cmp	r2, #1
 8004c0c:	4681      	mov	r9, r0
 8004c0e:	6123      	str	r3, [r4, #16]
 8004c10:	dc02      	bgt.n	8004c18 <_printf_float+0x150>
 8004c12:	6822      	ldr	r2, [r4, #0]
 8004c14:	07d2      	lsls	r2, r2, #31
 8004c16:	d501      	bpl.n	8004c1c <_printf_float+0x154>
 8004c18:	3301      	adds	r3, #1
 8004c1a:	6123      	str	r3, [r4, #16]
 8004c1c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d0a2      	beq.n	8004b6a <_printf_float+0xa2>
 8004c24:	232d      	movs	r3, #45	@ 0x2d
 8004c26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004c2a:	e79e      	b.n	8004b6a <_printf_float+0xa2>
 8004c2c:	9a06      	ldr	r2, [sp, #24]
 8004c2e:	2a47      	cmp	r2, #71	@ 0x47
 8004c30:	d1c2      	bne.n	8004bb8 <_printf_float+0xf0>
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d1c0      	bne.n	8004bb8 <_printf_float+0xf0>
 8004c36:	2301      	movs	r3, #1
 8004c38:	e7bd      	b.n	8004bb6 <_printf_float+0xee>
 8004c3a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004c3e:	d9db      	bls.n	8004bf8 <_printf_float+0x130>
 8004c40:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004c44:	d118      	bne.n	8004c78 <_printf_float+0x1b0>
 8004c46:	2900      	cmp	r1, #0
 8004c48:	6863      	ldr	r3, [r4, #4]
 8004c4a:	dd0b      	ble.n	8004c64 <_printf_float+0x19c>
 8004c4c:	6121      	str	r1, [r4, #16]
 8004c4e:	b913      	cbnz	r3, 8004c56 <_printf_float+0x18e>
 8004c50:	6822      	ldr	r2, [r4, #0]
 8004c52:	07d0      	lsls	r0, r2, #31
 8004c54:	d502      	bpl.n	8004c5c <_printf_float+0x194>
 8004c56:	3301      	adds	r3, #1
 8004c58:	440b      	add	r3, r1
 8004c5a:	6123      	str	r3, [r4, #16]
 8004c5c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004c5e:	f04f 0900 	mov.w	r9, #0
 8004c62:	e7db      	b.n	8004c1c <_printf_float+0x154>
 8004c64:	b913      	cbnz	r3, 8004c6c <_printf_float+0x1a4>
 8004c66:	6822      	ldr	r2, [r4, #0]
 8004c68:	07d2      	lsls	r2, r2, #31
 8004c6a:	d501      	bpl.n	8004c70 <_printf_float+0x1a8>
 8004c6c:	3302      	adds	r3, #2
 8004c6e:	e7f4      	b.n	8004c5a <_printf_float+0x192>
 8004c70:	2301      	movs	r3, #1
 8004c72:	e7f2      	b.n	8004c5a <_printf_float+0x192>
 8004c74:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004c78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c7a:	4299      	cmp	r1, r3
 8004c7c:	db05      	blt.n	8004c8a <_printf_float+0x1c2>
 8004c7e:	6823      	ldr	r3, [r4, #0]
 8004c80:	6121      	str	r1, [r4, #16]
 8004c82:	07d8      	lsls	r0, r3, #31
 8004c84:	d5ea      	bpl.n	8004c5c <_printf_float+0x194>
 8004c86:	1c4b      	adds	r3, r1, #1
 8004c88:	e7e7      	b.n	8004c5a <_printf_float+0x192>
 8004c8a:	2900      	cmp	r1, #0
 8004c8c:	bfd4      	ite	le
 8004c8e:	f1c1 0202 	rsble	r2, r1, #2
 8004c92:	2201      	movgt	r2, #1
 8004c94:	4413      	add	r3, r2
 8004c96:	e7e0      	b.n	8004c5a <_printf_float+0x192>
 8004c98:	6823      	ldr	r3, [r4, #0]
 8004c9a:	055a      	lsls	r2, r3, #21
 8004c9c:	d407      	bmi.n	8004cae <_printf_float+0x1e6>
 8004c9e:	6923      	ldr	r3, [r4, #16]
 8004ca0:	4642      	mov	r2, r8
 8004ca2:	4631      	mov	r1, r6
 8004ca4:	4628      	mov	r0, r5
 8004ca6:	47b8      	blx	r7
 8004ca8:	3001      	adds	r0, #1
 8004caa:	d12b      	bne.n	8004d04 <_printf_float+0x23c>
 8004cac:	e767      	b.n	8004b7e <_printf_float+0xb6>
 8004cae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004cb2:	f240 80dd 	bls.w	8004e70 <_printf_float+0x3a8>
 8004cb6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004cba:	2200      	movs	r2, #0
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	f7fb ff03 	bl	8000ac8 <__aeabi_dcmpeq>
 8004cc2:	2800      	cmp	r0, #0
 8004cc4:	d033      	beq.n	8004d2e <_printf_float+0x266>
 8004cc6:	4a37      	ldr	r2, [pc, #220]	@ (8004da4 <_printf_float+0x2dc>)
 8004cc8:	2301      	movs	r3, #1
 8004cca:	4631      	mov	r1, r6
 8004ccc:	4628      	mov	r0, r5
 8004cce:	47b8      	blx	r7
 8004cd0:	3001      	adds	r0, #1
 8004cd2:	f43f af54 	beq.w	8004b7e <_printf_float+0xb6>
 8004cd6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004cda:	4543      	cmp	r3, r8
 8004cdc:	db02      	blt.n	8004ce4 <_printf_float+0x21c>
 8004cde:	6823      	ldr	r3, [r4, #0]
 8004ce0:	07d8      	lsls	r0, r3, #31
 8004ce2:	d50f      	bpl.n	8004d04 <_printf_float+0x23c>
 8004ce4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004ce8:	4631      	mov	r1, r6
 8004cea:	4628      	mov	r0, r5
 8004cec:	47b8      	blx	r7
 8004cee:	3001      	adds	r0, #1
 8004cf0:	f43f af45 	beq.w	8004b7e <_printf_float+0xb6>
 8004cf4:	f04f 0900 	mov.w	r9, #0
 8004cf8:	f108 38ff 	add.w	r8, r8, #4294967295
 8004cfc:	f104 0a1a 	add.w	sl, r4, #26
 8004d00:	45c8      	cmp	r8, r9
 8004d02:	dc09      	bgt.n	8004d18 <_printf_float+0x250>
 8004d04:	6823      	ldr	r3, [r4, #0]
 8004d06:	079b      	lsls	r3, r3, #30
 8004d08:	f100 8103 	bmi.w	8004f12 <_printf_float+0x44a>
 8004d0c:	68e0      	ldr	r0, [r4, #12]
 8004d0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004d10:	4298      	cmp	r0, r3
 8004d12:	bfb8      	it	lt
 8004d14:	4618      	movlt	r0, r3
 8004d16:	e734      	b.n	8004b82 <_printf_float+0xba>
 8004d18:	2301      	movs	r3, #1
 8004d1a:	4652      	mov	r2, sl
 8004d1c:	4631      	mov	r1, r6
 8004d1e:	4628      	mov	r0, r5
 8004d20:	47b8      	blx	r7
 8004d22:	3001      	adds	r0, #1
 8004d24:	f43f af2b 	beq.w	8004b7e <_printf_float+0xb6>
 8004d28:	f109 0901 	add.w	r9, r9, #1
 8004d2c:	e7e8      	b.n	8004d00 <_printf_float+0x238>
 8004d2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	dc39      	bgt.n	8004da8 <_printf_float+0x2e0>
 8004d34:	4a1b      	ldr	r2, [pc, #108]	@ (8004da4 <_printf_float+0x2dc>)
 8004d36:	2301      	movs	r3, #1
 8004d38:	4631      	mov	r1, r6
 8004d3a:	4628      	mov	r0, r5
 8004d3c:	47b8      	blx	r7
 8004d3e:	3001      	adds	r0, #1
 8004d40:	f43f af1d 	beq.w	8004b7e <_printf_float+0xb6>
 8004d44:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004d48:	ea59 0303 	orrs.w	r3, r9, r3
 8004d4c:	d102      	bne.n	8004d54 <_printf_float+0x28c>
 8004d4e:	6823      	ldr	r3, [r4, #0]
 8004d50:	07d9      	lsls	r1, r3, #31
 8004d52:	d5d7      	bpl.n	8004d04 <_printf_float+0x23c>
 8004d54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d58:	4631      	mov	r1, r6
 8004d5a:	4628      	mov	r0, r5
 8004d5c:	47b8      	blx	r7
 8004d5e:	3001      	adds	r0, #1
 8004d60:	f43f af0d 	beq.w	8004b7e <_printf_float+0xb6>
 8004d64:	f04f 0a00 	mov.w	sl, #0
 8004d68:	f104 0b1a 	add.w	fp, r4, #26
 8004d6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d6e:	425b      	negs	r3, r3
 8004d70:	4553      	cmp	r3, sl
 8004d72:	dc01      	bgt.n	8004d78 <_printf_float+0x2b0>
 8004d74:	464b      	mov	r3, r9
 8004d76:	e793      	b.n	8004ca0 <_printf_float+0x1d8>
 8004d78:	2301      	movs	r3, #1
 8004d7a:	465a      	mov	r2, fp
 8004d7c:	4631      	mov	r1, r6
 8004d7e:	4628      	mov	r0, r5
 8004d80:	47b8      	blx	r7
 8004d82:	3001      	adds	r0, #1
 8004d84:	f43f aefb 	beq.w	8004b7e <_printf_float+0xb6>
 8004d88:	f10a 0a01 	add.w	sl, sl, #1
 8004d8c:	e7ee      	b.n	8004d6c <_printf_float+0x2a4>
 8004d8e:	bf00      	nop
 8004d90:	7fefffff 	.word	0x7fefffff
 8004d94:	08007768 	.word	0x08007768
 8004d98:	08007764 	.word	0x08007764
 8004d9c:	08007770 	.word	0x08007770
 8004da0:	0800776c 	.word	0x0800776c
 8004da4:	08007774 	.word	0x08007774
 8004da8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004daa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004dae:	4553      	cmp	r3, sl
 8004db0:	bfa8      	it	ge
 8004db2:	4653      	movge	r3, sl
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	4699      	mov	r9, r3
 8004db8:	dc36      	bgt.n	8004e28 <_printf_float+0x360>
 8004dba:	f04f 0b00 	mov.w	fp, #0
 8004dbe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004dc2:	f104 021a 	add.w	r2, r4, #26
 8004dc6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004dc8:	9306      	str	r3, [sp, #24]
 8004dca:	eba3 0309 	sub.w	r3, r3, r9
 8004dce:	455b      	cmp	r3, fp
 8004dd0:	dc31      	bgt.n	8004e36 <_printf_float+0x36e>
 8004dd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004dd4:	459a      	cmp	sl, r3
 8004dd6:	dc3a      	bgt.n	8004e4e <_printf_float+0x386>
 8004dd8:	6823      	ldr	r3, [r4, #0]
 8004dda:	07da      	lsls	r2, r3, #31
 8004ddc:	d437      	bmi.n	8004e4e <_printf_float+0x386>
 8004dde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004de0:	ebaa 0903 	sub.w	r9, sl, r3
 8004de4:	9b06      	ldr	r3, [sp, #24]
 8004de6:	ebaa 0303 	sub.w	r3, sl, r3
 8004dea:	4599      	cmp	r9, r3
 8004dec:	bfa8      	it	ge
 8004dee:	4699      	movge	r9, r3
 8004df0:	f1b9 0f00 	cmp.w	r9, #0
 8004df4:	dc33      	bgt.n	8004e5e <_printf_float+0x396>
 8004df6:	f04f 0800 	mov.w	r8, #0
 8004dfa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004dfe:	f104 0b1a 	add.w	fp, r4, #26
 8004e02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e04:	ebaa 0303 	sub.w	r3, sl, r3
 8004e08:	eba3 0309 	sub.w	r3, r3, r9
 8004e0c:	4543      	cmp	r3, r8
 8004e0e:	f77f af79 	ble.w	8004d04 <_printf_float+0x23c>
 8004e12:	2301      	movs	r3, #1
 8004e14:	465a      	mov	r2, fp
 8004e16:	4631      	mov	r1, r6
 8004e18:	4628      	mov	r0, r5
 8004e1a:	47b8      	blx	r7
 8004e1c:	3001      	adds	r0, #1
 8004e1e:	f43f aeae 	beq.w	8004b7e <_printf_float+0xb6>
 8004e22:	f108 0801 	add.w	r8, r8, #1
 8004e26:	e7ec      	b.n	8004e02 <_printf_float+0x33a>
 8004e28:	4642      	mov	r2, r8
 8004e2a:	4631      	mov	r1, r6
 8004e2c:	4628      	mov	r0, r5
 8004e2e:	47b8      	blx	r7
 8004e30:	3001      	adds	r0, #1
 8004e32:	d1c2      	bne.n	8004dba <_printf_float+0x2f2>
 8004e34:	e6a3      	b.n	8004b7e <_printf_float+0xb6>
 8004e36:	2301      	movs	r3, #1
 8004e38:	4631      	mov	r1, r6
 8004e3a:	4628      	mov	r0, r5
 8004e3c:	9206      	str	r2, [sp, #24]
 8004e3e:	47b8      	blx	r7
 8004e40:	3001      	adds	r0, #1
 8004e42:	f43f ae9c 	beq.w	8004b7e <_printf_float+0xb6>
 8004e46:	9a06      	ldr	r2, [sp, #24]
 8004e48:	f10b 0b01 	add.w	fp, fp, #1
 8004e4c:	e7bb      	b.n	8004dc6 <_printf_float+0x2fe>
 8004e4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e52:	4631      	mov	r1, r6
 8004e54:	4628      	mov	r0, r5
 8004e56:	47b8      	blx	r7
 8004e58:	3001      	adds	r0, #1
 8004e5a:	d1c0      	bne.n	8004dde <_printf_float+0x316>
 8004e5c:	e68f      	b.n	8004b7e <_printf_float+0xb6>
 8004e5e:	9a06      	ldr	r2, [sp, #24]
 8004e60:	464b      	mov	r3, r9
 8004e62:	4442      	add	r2, r8
 8004e64:	4631      	mov	r1, r6
 8004e66:	4628      	mov	r0, r5
 8004e68:	47b8      	blx	r7
 8004e6a:	3001      	adds	r0, #1
 8004e6c:	d1c3      	bne.n	8004df6 <_printf_float+0x32e>
 8004e6e:	e686      	b.n	8004b7e <_printf_float+0xb6>
 8004e70:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004e74:	f1ba 0f01 	cmp.w	sl, #1
 8004e78:	dc01      	bgt.n	8004e7e <_printf_float+0x3b6>
 8004e7a:	07db      	lsls	r3, r3, #31
 8004e7c:	d536      	bpl.n	8004eec <_printf_float+0x424>
 8004e7e:	2301      	movs	r3, #1
 8004e80:	4642      	mov	r2, r8
 8004e82:	4631      	mov	r1, r6
 8004e84:	4628      	mov	r0, r5
 8004e86:	47b8      	blx	r7
 8004e88:	3001      	adds	r0, #1
 8004e8a:	f43f ae78 	beq.w	8004b7e <_printf_float+0xb6>
 8004e8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e92:	4631      	mov	r1, r6
 8004e94:	4628      	mov	r0, r5
 8004e96:	47b8      	blx	r7
 8004e98:	3001      	adds	r0, #1
 8004e9a:	f43f ae70 	beq.w	8004b7e <_printf_float+0xb6>
 8004e9e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004eaa:	f7fb fe0d 	bl	8000ac8 <__aeabi_dcmpeq>
 8004eae:	b9c0      	cbnz	r0, 8004ee2 <_printf_float+0x41a>
 8004eb0:	4653      	mov	r3, sl
 8004eb2:	f108 0201 	add.w	r2, r8, #1
 8004eb6:	4631      	mov	r1, r6
 8004eb8:	4628      	mov	r0, r5
 8004eba:	47b8      	blx	r7
 8004ebc:	3001      	adds	r0, #1
 8004ebe:	d10c      	bne.n	8004eda <_printf_float+0x412>
 8004ec0:	e65d      	b.n	8004b7e <_printf_float+0xb6>
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	465a      	mov	r2, fp
 8004ec6:	4631      	mov	r1, r6
 8004ec8:	4628      	mov	r0, r5
 8004eca:	47b8      	blx	r7
 8004ecc:	3001      	adds	r0, #1
 8004ece:	f43f ae56 	beq.w	8004b7e <_printf_float+0xb6>
 8004ed2:	f108 0801 	add.w	r8, r8, #1
 8004ed6:	45d0      	cmp	r8, sl
 8004ed8:	dbf3      	blt.n	8004ec2 <_printf_float+0x3fa>
 8004eda:	464b      	mov	r3, r9
 8004edc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004ee0:	e6df      	b.n	8004ca2 <_printf_float+0x1da>
 8004ee2:	f04f 0800 	mov.w	r8, #0
 8004ee6:	f104 0b1a 	add.w	fp, r4, #26
 8004eea:	e7f4      	b.n	8004ed6 <_printf_float+0x40e>
 8004eec:	2301      	movs	r3, #1
 8004eee:	4642      	mov	r2, r8
 8004ef0:	e7e1      	b.n	8004eb6 <_printf_float+0x3ee>
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	464a      	mov	r2, r9
 8004ef6:	4631      	mov	r1, r6
 8004ef8:	4628      	mov	r0, r5
 8004efa:	47b8      	blx	r7
 8004efc:	3001      	adds	r0, #1
 8004efe:	f43f ae3e 	beq.w	8004b7e <_printf_float+0xb6>
 8004f02:	f108 0801 	add.w	r8, r8, #1
 8004f06:	68e3      	ldr	r3, [r4, #12]
 8004f08:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004f0a:	1a5b      	subs	r3, r3, r1
 8004f0c:	4543      	cmp	r3, r8
 8004f0e:	dcf0      	bgt.n	8004ef2 <_printf_float+0x42a>
 8004f10:	e6fc      	b.n	8004d0c <_printf_float+0x244>
 8004f12:	f04f 0800 	mov.w	r8, #0
 8004f16:	f104 0919 	add.w	r9, r4, #25
 8004f1a:	e7f4      	b.n	8004f06 <_printf_float+0x43e>

08004f1c <_printf_common>:
 8004f1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f20:	4616      	mov	r6, r2
 8004f22:	4698      	mov	r8, r3
 8004f24:	688a      	ldr	r2, [r1, #8]
 8004f26:	690b      	ldr	r3, [r1, #16]
 8004f28:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	bfb8      	it	lt
 8004f30:	4613      	movlt	r3, r2
 8004f32:	6033      	str	r3, [r6, #0]
 8004f34:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004f38:	4607      	mov	r7, r0
 8004f3a:	460c      	mov	r4, r1
 8004f3c:	b10a      	cbz	r2, 8004f42 <_printf_common+0x26>
 8004f3e:	3301      	adds	r3, #1
 8004f40:	6033      	str	r3, [r6, #0]
 8004f42:	6823      	ldr	r3, [r4, #0]
 8004f44:	0699      	lsls	r1, r3, #26
 8004f46:	bf42      	ittt	mi
 8004f48:	6833      	ldrmi	r3, [r6, #0]
 8004f4a:	3302      	addmi	r3, #2
 8004f4c:	6033      	strmi	r3, [r6, #0]
 8004f4e:	6825      	ldr	r5, [r4, #0]
 8004f50:	f015 0506 	ands.w	r5, r5, #6
 8004f54:	d106      	bne.n	8004f64 <_printf_common+0x48>
 8004f56:	f104 0a19 	add.w	sl, r4, #25
 8004f5a:	68e3      	ldr	r3, [r4, #12]
 8004f5c:	6832      	ldr	r2, [r6, #0]
 8004f5e:	1a9b      	subs	r3, r3, r2
 8004f60:	42ab      	cmp	r3, r5
 8004f62:	dc26      	bgt.n	8004fb2 <_printf_common+0x96>
 8004f64:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004f68:	6822      	ldr	r2, [r4, #0]
 8004f6a:	3b00      	subs	r3, #0
 8004f6c:	bf18      	it	ne
 8004f6e:	2301      	movne	r3, #1
 8004f70:	0692      	lsls	r2, r2, #26
 8004f72:	d42b      	bmi.n	8004fcc <_printf_common+0xb0>
 8004f74:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004f78:	4641      	mov	r1, r8
 8004f7a:	4638      	mov	r0, r7
 8004f7c:	47c8      	blx	r9
 8004f7e:	3001      	adds	r0, #1
 8004f80:	d01e      	beq.n	8004fc0 <_printf_common+0xa4>
 8004f82:	6823      	ldr	r3, [r4, #0]
 8004f84:	6922      	ldr	r2, [r4, #16]
 8004f86:	f003 0306 	and.w	r3, r3, #6
 8004f8a:	2b04      	cmp	r3, #4
 8004f8c:	bf02      	ittt	eq
 8004f8e:	68e5      	ldreq	r5, [r4, #12]
 8004f90:	6833      	ldreq	r3, [r6, #0]
 8004f92:	1aed      	subeq	r5, r5, r3
 8004f94:	68a3      	ldr	r3, [r4, #8]
 8004f96:	bf0c      	ite	eq
 8004f98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f9c:	2500      	movne	r5, #0
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	bfc4      	itt	gt
 8004fa2:	1a9b      	subgt	r3, r3, r2
 8004fa4:	18ed      	addgt	r5, r5, r3
 8004fa6:	2600      	movs	r6, #0
 8004fa8:	341a      	adds	r4, #26
 8004faa:	42b5      	cmp	r5, r6
 8004fac:	d11a      	bne.n	8004fe4 <_printf_common+0xc8>
 8004fae:	2000      	movs	r0, #0
 8004fb0:	e008      	b.n	8004fc4 <_printf_common+0xa8>
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	4652      	mov	r2, sl
 8004fb6:	4641      	mov	r1, r8
 8004fb8:	4638      	mov	r0, r7
 8004fba:	47c8      	blx	r9
 8004fbc:	3001      	adds	r0, #1
 8004fbe:	d103      	bne.n	8004fc8 <_printf_common+0xac>
 8004fc0:	f04f 30ff 	mov.w	r0, #4294967295
 8004fc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fc8:	3501      	adds	r5, #1
 8004fca:	e7c6      	b.n	8004f5a <_printf_common+0x3e>
 8004fcc:	18e1      	adds	r1, r4, r3
 8004fce:	1c5a      	adds	r2, r3, #1
 8004fd0:	2030      	movs	r0, #48	@ 0x30
 8004fd2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004fd6:	4422      	add	r2, r4
 8004fd8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004fdc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004fe0:	3302      	adds	r3, #2
 8004fe2:	e7c7      	b.n	8004f74 <_printf_common+0x58>
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	4622      	mov	r2, r4
 8004fe8:	4641      	mov	r1, r8
 8004fea:	4638      	mov	r0, r7
 8004fec:	47c8      	blx	r9
 8004fee:	3001      	adds	r0, #1
 8004ff0:	d0e6      	beq.n	8004fc0 <_printf_common+0xa4>
 8004ff2:	3601      	adds	r6, #1
 8004ff4:	e7d9      	b.n	8004faa <_printf_common+0x8e>
	...

08004ff8 <_printf_i>:
 8004ff8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ffc:	7e0f      	ldrb	r7, [r1, #24]
 8004ffe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005000:	2f78      	cmp	r7, #120	@ 0x78
 8005002:	4691      	mov	r9, r2
 8005004:	4680      	mov	r8, r0
 8005006:	460c      	mov	r4, r1
 8005008:	469a      	mov	sl, r3
 800500a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800500e:	d807      	bhi.n	8005020 <_printf_i+0x28>
 8005010:	2f62      	cmp	r7, #98	@ 0x62
 8005012:	d80a      	bhi.n	800502a <_printf_i+0x32>
 8005014:	2f00      	cmp	r7, #0
 8005016:	f000 80d1 	beq.w	80051bc <_printf_i+0x1c4>
 800501a:	2f58      	cmp	r7, #88	@ 0x58
 800501c:	f000 80b8 	beq.w	8005190 <_printf_i+0x198>
 8005020:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005024:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005028:	e03a      	b.n	80050a0 <_printf_i+0xa8>
 800502a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800502e:	2b15      	cmp	r3, #21
 8005030:	d8f6      	bhi.n	8005020 <_printf_i+0x28>
 8005032:	a101      	add	r1, pc, #4	@ (adr r1, 8005038 <_printf_i+0x40>)
 8005034:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005038:	08005091 	.word	0x08005091
 800503c:	080050a5 	.word	0x080050a5
 8005040:	08005021 	.word	0x08005021
 8005044:	08005021 	.word	0x08005021
 8005048:	08005021 	.word	0x08005021
 800504c:	08005021 	.word	0x08005021
 8005050:	080050a5 	.word	0x080050a5
 8005054:	08005021 	.word	0x08005021
 8005058:	08005021 	.word	0x08005021
 800505c:	08005021 	.word	0x08005021
 8005060:	08005021 	.word	0x08005021
 8005064:	080051a3 	.word	0x080051a3
 8005068:	080050cf 	.word	0x080050cf
 800506c:	0800515d 	.word	0x0800515d
 8005070:	08005021 	.word	0x08005021
 8005074:	08005021 	.word	0x08005021
 8005078:	080051c5 	.word	0x080051c5
 800507c:	08005021 	.word	0x08005021
 8005080:	080050cf 	.word	0x080050cf
 8005084:	08005021 	.word	0x08005021
 8005088:	08005021 	.word	0x08005021
 800508c:	08005165 	.word	0x08005165
 8005090:	6833      	ldr	r3, [r6, #0]
 8005092:	1d1a      	adds	r2, r3, #4
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	6032      	str	r2, [r6, #0]
 8005098:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800509c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80050a0:	2301      	movs	r3, #1
 80050a2:	e09c      	b.n	80051de <_printf_i+0x1e6>
 80050a4:	6833      	ldr	r3, [r6, #0]
 80050a6:	6820      	ldr	r0, [r4, #0]
 80050a8:	1d19      	adds	r1, r3, #4
 80050aa:	6031      	str	r1, [r6, #0]
 80050ac:	0606      	lsls	r6, r0, #24
 80050ae:	d501      	bpl.n	80050b4 <_printf_i+0xbc>
 80050b0:	681d      	ldr	r5, [r3, #0]
 80050b2:	e003      	b.n	80050bc <_printf_i+0xc4>
 80050b4:	0645      	lsls	r5, r0, #25
 80050b6:	d5fb      	bpl.n	80050b0 <_printf_i+0xb8>
 80050b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80050bc:	2d00      	cmp	r5, #0
 80050be:	da03      	bge.n	80050c8 <_printf_i+0xd0>
 80050c0:	232d      	movs	r3, #45	@ 0x2d
 80050c2:	426d      	negs	r5, r5
 80050c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80050c8:	4858      	ldr	r0, [pc, #352]	@ (800522c <_printf_i+0x234>)
 80050ca:	230a      	movs	r3, #10
 80050cc:	e011      	b.n	80050f2 <_printf_i+0xfa>
 80050ce:	6821      	ldr	r1, [r4, #0]
 80050d0:	6833      	ldr	r3, [r6, #0]
 80050d2:	0608      	lsls	r0, r1, #24
 80050d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80050d8:	d402      	bmi.n	80050e0 <_printf_i+0xe8>
 80050da:	0649      	lsls	r1, r1, #25
 80050dc:	bf48      	it	mi
 80050de:	b2ad      	uxthmi	r5, r5
 80050e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80050e2:	4852      	ldr	r0, [pc, #328]	@ (800522c <_printf_i+0x234>)
 80050e4:	6033      	str	r3, [r6, #0]
 80050e6:	bf14      	ite	ne
 80050e8:	230a      	movne	r3, #10
 80050ea:	2308      	moveq	r3, #8
 80050ec:	2100      	movs	r1, #0
 80050ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80050f2:	6866      	ldr	r6, [r4, #4]
 80050f4:	60a6      	str	r6, [r4, #8]
 80050f6:	2e00      	cmp	r6, #0
 80050f8:	db05      	blt.n	8005106 <_printf_i+0x10e>
 80050fa:	6821      	ldr	r1, [r4, #0]
 80050fc:	432e      	orrs	r6, r5
 80050fe:	f021 0104 	bic.w	r1, r1, #4
 8005102:	6021      	str	r1, [r4, #0]
 8005104:	d04b      	beq.n	800519e <_printf_i+0x1a6>
 8005106:	4616      	mov	r6, r2
 8005108:	fbb5 f1f3 	udiv	r1, r5, r3
 800510c:	fb03 5711 	mls	r7, r3, r1, r5
 8005110:	5dc7      	ldrb	r7, [r0, r7]
 8005112:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005116:	462f      	mov	r7, r5
 8005118:	42bb      	cmp	r3, r7
 800511a:	460d      	mov	r5, r1
 800511c:	d9f4      	bls.n	8005108 <_printf_i+0x110>
 800511e:	2b08      	cmp	r3, #8
 8005120:	d10b      	bne.n	800513a <_printf_i+0x142>
 8005122:	6823      	ldr	r3, [r4, #0]
 8005124:	07df      	lsls	r7, r3, #31
 8005126:	d508      	bpl.n	800513a <_printf_i+0x142>
 8005128:	6923      	ldr	r3, [r4, #16]
 800512a:	6861      	ldr	r1, [r4, #4]
 800512c:	4299      	cmp	r1, r3
 800512e:	bfde      	ittt	le
 8005130:	2330      	movle	r3, #48	@ 0x30
 8005132:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005136:	f106 36ff 	addle.w	r6, r6, #4294967295
 800513a:	1b92      	subs	r2, r2, r6
 800513c:	6122      	str	r2, [r4, #16]
 800513e:	f8cd a000 	str.w	sl, [sp]
 8005142:	464b      	mov	r3, r9
 8005144:	aa03      	add	r2, sp, #12
 8005146:	4621      	mov	r1, r4
 8005148:	4640      	mov	r0, r8
 800514a:	f7ff fee7 	bl	8004f1c <_printf_common>
 800514e:	3001      	adds	r0, #1
 8005150:	d14a      	bne.n	80051e8 <_printf_i+0x1f0>
 8005152:	f04f 30ff 	mov.w	r0, #4294967295
 8005156:	b004      	add	sp, #16
 8005158:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800515c:	6823      	ldr	r3, [r4, #0]
 800515e:	f043 0320 	orr.w	r3, r3, #32
 8005162:	6023      	str	r3, [r4, #0]
 8005164:	4832      	ldr	r0, [pc, #200]	@ (8005230 <_printf_i+0x238>)
 8005166:	2778      	movs	r7, #120	@ 0x78
 8005168:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800516c:	6823      	ldr	r3, [r4, #0]
 800516e:	6831      	ldr	r1, [r6, #0]
 8005170:	061f      	lsls	r7, r3, #24
 8005172:	f851 5b04 	ldr.w	r5, [r1], #4
 8005176:	d402      	bmi.n	800517e <_printf_i+0x186>
 8005178:	065f      	lsls	r7, r3, #25
 800517a:	bf48      	it	mi
 800517c:	b2ad      	uxthmi	r5, r5
 800517e:	6031      	str	r1, [r6, #0]
 8005180:	07d9      	lsls	r1, r3, #31
 8005182:	bf44      	itt	mi
 8005184:	f043 0320 	orrmi.w	r3, r3, #32
 8005188:	6023      	strmi	r3, [r4, #0]
 800518a:	b11d      	cbz	r5, 8005194 <_printf_i+0x19c>
 800518c:	2310      	movs	r3, #16
 800518e:	e7ad      	b.n	80050ec <_printf_i+0xf4>
 8005190:	4826      	ldr	r0, [pc, #152]	@ (800522c <_printf_i+0x234>)
 8005192:	e7e9      	b.n	8005168 <_printf_i+0x170>
 8005194:	6823      	ldr	r3, [r4, #0]
 8005196:	f023 0320 	bic.w	r3, r3, #32
 800519a:	6023      	str	r3, [r4, #0]
 800519c:	e7f6      	b.n	800518c <_printf_i+0x194>
 800519e:	4616      	mov	r6, r2
 80051a0:	e7bd      	b.n	800511e <_printf_i+0x126>
 80051a2:	6833      	ldr	r3, [r6, #0]
 80051a4:	6825      	ldr	r5, [r4, #0]
 80051a6:	6961      	ldr	r1, [r4, #20]
 80051a8:	1d18      	adds	r0, r3, #4
 80051aa:	6030      	str	r0, [r6, #0]
 80051ac:	062e      	lsls	r6, r5, #24
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	d501      	bpl.n	80051b6 <_printf_i+0x1be>
 80051b2:	6019      	str	r1, [r3, #0]
 80051b4:	e002      	b.n	80051bc <_printf_i+0x1c4>
 80051b6:	0668      	lsls	r0, r5, #25
 80051b8:	d5fb      	bpl.n	80051b2 <_printf_i+0x1ba>
 80051ba:	8019      	strh	r1, [r3, #0]
 80051bc:	2300      	movs	r3, #0
 80051be:	6123      	str	r3, [r4, #16]
 80051c0:	4616      	mov	r6, r2
 80051c2:	e7bc      	b.n	800513e <_printf_i+0x146>
 80051c4:	6833      	ldr	r3, [r6, #0]
 80051c6:	1d1a      	adds	r2, r3, #4
 80051c8:	6032      	str	r2, [r6, #0]
 80051ca:	681e      	ldr	r6, [r3, #0]
 80051cc:	6862      	ldr	r2, [r4, #4]
 80051ce:	2100      	movs	r1, #0
 80051d0:	4630      	mov	r0, r6
 80051d2:	f7fa fffd 	bl	80001d0 <memchr>
 80051d6:	b108      	cbz	r0, 80051dc <_printf_i+0x1e4>
 80051d8:	1b80      	subs	r0, r0, r6
 80051da:	6060      	str	r0, [r4, #4]
 80051dc:	6863      	ldr	r3, [r4, #4]
 80051de:	6123      	str	r3, [r4, #16]
 80051e0:	2300      	movs	r3, #0
 80051e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80051e6:	e7aa      	b.n	800513e <_printf_i+0x146>
 80051e8:	6923      	ldr	r3, [r4, #16]
 80051ea:	4632      	mov	r2, r6
 80051ec:	4649      	mov	r1, r9
 80051ee:	4640      	mov	r0, r8
 80051f0:	47d0      	blx	sl
 80051f2:	3001      	adds	r0, #1
 80051f4:	d0ad      	beq.n	8005152 <_printf_i+0x15a>
 80051f6:	6823      	ldr	r3, [r4, #0]
 80051f8:	079b      	lsls	r3, r3, #30
 80051fa:	d413      	bmi.n	8005224 <_printf_i+0x22c>
 80051fc:	68e0      	ldr	r0, [r4, #12]
 80051fe:	9b03      	ldr	r3, [sp, #12]
 8005200:	4298      	cmp	r0, r3
 8005202:	bfb8      	it	lt
 8005204:	4618      	movlt	r0, r3
 8005206:	e7a6      	b.n	8005156 <_printf_i+0x15e>
 8005208:	2301      	movs	r3, #1
 800520a:	4632      	mov	r2, r6
 800520c:	4649      	mov	r1, r9
 800520e:	4640      	mov	r0, r8
 8005210:	47d0      	blx	sl
 8005212:	3001      	adds	r0, #1
 8005214:	d09d      	beq.n	8005152 <_printf_i+0x15a>
 8005216:	3501      	adds	r5, #1
 8005218:	68e3      	ldr	r3, [r4, #12]
 800521a:	9903      	ldr	r1, [sp, #12]
 800521c:	1a5b      	subs	r3, r3, r1
 800521e:	42ab      	cmp	r3, r5
 8005220:	dcf2      	bgt.n	8005208 <_printf_i+0x210>
 8005222:	e7eb      	b.n	80051fc <_printf_i+0x204>
 8005224:	2500      	movs	r5, #0
 8005226:	f104 0619 	add.w	r6, r4, #25
 800522a:	e7f5      	b.n	8005218 <_printf_i+0x220>
 800522c:	08007776 	.word	0x08007776
 8005230:	08007787 	.word	0x08007787

08005234 <std>:
 8005234:	2300      	movs	r3, #0
 8005236:	b510      	push	{r4, lr}
 8005238:	4604      	mov	r4, r0
 800523a:	e9c0 3300 	strd	r3, r3, [r0]
 800523e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005242:	6083      	str	r3, [r0, #8]
 8005244:	8181      	strh	r1, [r0, #12]
 8005246:	6643      	str	r3, [r0, #100]	@ 0x64
 8005248:	81c2      	strh	r2, [r0, #14]
 800524a:	6183      	str	r3, [r0, #24]
 800524c:	4619      	mov	r1, r3
 800524e:	2208      	movs	r2, #8
 8005250:	305c      	adds	r0, #92	@ 0x5c
 8005252:	f000 f92a 	bl	80054aa <memset>
 8005256:	4b0d      	ldr	r3, [pc, #52]	@ (800528c <std+0x58>)
 8005258:	6263      	str	r3, [r4, #36]	@ 0x24
 800525a:	4b0d      	ldr	r3, [pc, #52]	@ (8005290 <std+0x5c>)
 800525c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800525e:	4b0d      	ldr	r3, [pc, #52]	@ (8005294 <std+0x60>)
 8005260:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005262:	4b0d      	ldr	r3, [pc, #52]	@ (8005298 <std+0x64>)
 8005264:	6323      	str	r3, [r4, #48]	@ 0x30
 8005266:	4b0d      	ldr	r3, [pc, #52]	@ (800529c <std+0x68>)
 8005268:	6224      	str	r4, [r4, #32]
 800526a:	429c      	cmp	r4, r3
 800526c:	d006      	beq.n	800527c <std+0x48>
 800526e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005272:	4294      	cmp	r4, r2
 8005274:	d002      	beq.n	800527c <std+0x48>
 8005276:	33d0      	adds	r3, #208	@ 0xd0
 8005278:	429c      	cmp	r4, r3
 800527a:	d105      	bne.n	8005288 <std+0x54>
 800527c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005280:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005284:	f000 b98e 	b.w	80055a4 <__retarget_lock_init_recursive>
 8005288:	bd10      	pop	{r4, pc}
 800528a:	bf00      	nop
 800528c:	08005425 	.word	0x08005425
 8005290:	08005447 	.word	0x08005447
 8005294:	0800547f 	.word	0x0800547f
 8005298:	080054a3 	.word	0x080054a3
 800529c:	20000290 	.word	0x20000290

080052a0 <stdio_exit_handler>:
 80052a0:	4a02      	ldr	r2, [pc, #8]	@ (80052ac <stdio_exit_handler+0xc>)
 80052a2:	4903      	ldr	r1, [pc, #12]	@ (80052b0 <stdio_exit_handler+0x10>)
 80052a4:	4803      	ldr	r0, [pc, #12]	@ (80052b4 <stdio_exit_handler+0x14>)
 80052a6:	f000 b869 	b.w	800537c <_fwalk_sglue>
 80052aa:	bf00      	nop
 80052ac:	2000000c 	.word	0x2000000c
 80052b0:	08006f0d 	.word	0x08006f0d
 80052b4:	2000001c 	.word	0x2000001c

080052b8 <cleanup_stdio>:
 80052b8:	6841      	ldr	r1, [r0, #4]
 80052ba:	4b0c      	ldr	r3, [pc, #48]	@ (80052ec <cleanup_stdio+0x34>)
 80052bc:	4299      	cmp	r1, r3
 80052be:	b510      	push	{r4, lr}
 80052c0:	4604      	mov	r4, r0
 80052c2:	d001      	beq.n	80052c8 <cleanup_stdio+0x10>
 80052c4:	f001 fe22 	bl	8006f0c <_fflush_r>
 80052c8:	68a1      	ldr	r1, [r4, #8]
 80052ca:	4b09      	ldr	r3, [pc, #36]	@ (80052f0 <cleanup_stdio+0x38>)
 80052cc:	4299      	cmp	r1, r3
 80052ce:	d002      	beq.n	80052d6 <cleanup_stdio+0x1e>
 80052d0:	4620      	mov	r0, r4
 80052d2:	f001 fe1b 	bl	8006f0c <_fflush_r>
 80052d6:	68e1      	ldr	r1, [r4, #12]
 80052d8:	4b06      	ldr	r3, [pc, #24]	@ (80052f4 <cleanup_stdio+0x3c>)
 80052da:	4299      	cmp	r1, r3
 80052dc:	d004      	beq.n	80052e8 <cleanup_stdio+0x30>
 80052de:	4620      	mov	r0, r4
 80052e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052e4:	f001 be12 	b.w	8006f0c <_fflush_r>
 80052e8:	bd10      	pop	{r4, pc}
 80052ea:	bf00      	nop
 80052ec:	20000290 	.word	0x20000290
 80052f0:	200002f8 	.word	0x200002f8
 80052f4:	20000360 	.word	0x20000360

080052f8 <global_stdio_init.part.0>:
 80052f8:	b510      	push	{r4, lr}
 80052fa:	4b0b      	ldr	r3, [pc, #44]	@ (8005328 <global_stdio_init.part.0+0x30>)
 80052fc:	4c0b      	ldr	r4, [pc, #44]	@ (800532c <global_stdio_init.part.0+0x34>)
 80052fe:	4a0c      	ldr	r2, [pc, #48]	@ (8005330 <global_stdio_init.part.0+0x38>)
 8005300:	601a      	str	r2, [r3, #0]
 8005302:	4620      	mov	r0, r4
 8005304:	2200      	movs	r2, #0
 8005306:	2104      	movs	r1, #4
 8005308:	f7ff ff94 	bl	8005234 <std>
 800530c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005310:	2201      	movs	r2, #1
 8005312:	2109      	movs	r1, #9
 8005314:	f7ff ff8e 	bl	8005234 <std>
 8005318:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800531c:	2202      	movs	r2, #2
 800531e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005322:	2112      	movs	r1, #18
 8005324:	f7ff bf86 	b.w	8005234 <std>
 8005328:	200003c8 	.word	0x200003c8
 800532c:	20000290 	.word	0x20000290
 8005330:	080052a1 	.word	0x080052a1

08005334 <__sfp_lock_acquire>:
 8005334:	4801      	ldr	r0, [pc, #4]	@ (800533c <__sfp_lock_acquire+0x8>)
 8005336:	f000 b936 	b.w	80055a6 <__retarget_lock_acquire_recursive>
 800533a:	bf00      	nop
 800533c:	200003d1 	.word	0x200003d1

08005340 <__sfp_lock_release>:
 8005340:	4801      	ldr	r0, [pc, #4]	@ (8005348 <__sfp_lock_release+0x8>)
 8005342:	f000 b931 	b.w	80055a8 <__retarget_lock_release_recursive>
 8005346:	bf00      	nop
 8005348:	200003d1 	.word	0x200003d1

0800534c <__sinit>:
 800534c:	b510      	push	{r4, lr}
 800534e:	4604      	mov	r4, r0
 8005350:	f7ff fff0 	bl	8005334 <__sfp_lock_acquire>
 8005354:	6a23      	ldr	r3, [r4, #32]
 8005356:	b11b      	cbz	r3, 8005360 <__sinit+0x14>
 8005358:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800535c:	f7ff bff0 	b.w	8005340 <__sfp_lock_release>
 8005360:	4b04      	ldr	r3, [pc, #16]	@ (8005374 <__sinit+0x28>)
 8005362:	6223      	str	r3, [r4, #32]
 8005364:	4b04      	ldr	r3, [pc, #16]	@ (8005378 <__sinit+0x2c>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d1f5      	bne.n	8005358 <__sinit+0xc>
 800536c:	f7ff ffc4 	bl	80052f8 <global_stdio_init.part.0>
 8005370:	e7f2      	b.n	8005358 <__sinit+0xc>
 8005372:	bf00      	nop
 8005374:	080052b9 	.word	0x080052b9
 8005378:	200003c8 	.word	0x200003c8

0800537c <_fwalk_sglue>:
 800537c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005380:	4607      	mov	r7, r0
 8005382:	4688      	mov	r8, r1
 8005384:	4614      	mov	r4, r2
 8005386:	2600      	movs	r6, #0
 8005388:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800538c:	f1b9 0901 	subs.w	r9, r9, #1
 8005390:	d505      	bpl.n	800539e <_fwalk_sglue+0x22>
 8005392:	6824      	ldr	r4, [r4, #0]
 8005394:	2c00      	cmp	r4, #0
 8005396:	d1f7      	bne.n	8005388 <_fwalk_sglue+0xc>
 8005398:	4630      	mov	r0, r6
 800539a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800539e:	89ab      	ldrh	r3, [r5, #12]
 80053a0:	2b01      	cmp	r3, #1
 80053a2:	d907      	bls.n	80053b4 <_fwalk_sglue+0x38>
 80053a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80053a8:	3301      	adds	r3, #1
 80053aa:	d003      	beq.n	80053b4 <_fwalk_sglue+0x38>
 80053ac:	4629      	mov	r1, r5
 80053ae:	4638      	mov	r0, r7
 80053b0:	47c0      	blx	r8
 80053b2:	4306      	orrs	r6, r0
 80053b4:	3568      	adds	r5, #104	@ 0x68
 80053b6:	e7e9      	b.n	800538c <_fwalk_sglue+0x10>

080053b8 <sniprintf>:
 80053b8:	b40c      	push	{r2, r3}
 80053ba:	b530      	push	{r4, r5, lr}
 80053bc:	4b18      	ldr	r3, [pc, #96]	@ (8005420 <sniprintf+0x68>)
 80053be:	1e0c      	subs	r4, r1, #0
 80053c0:	681d      	ldr	r5, [r3, #0]
 80053c2:	b09d      	sub	sp, #116	@ 0x74
 80053c4:	da08      	bge.n	80053d8 <sniprintf+0x20>
 80053c6:	238b      	movs	r3, #139	@ 0x8b
 80053c8:	602b      	str	r3, [r5, #0]
 80053ca:	f04f 30ff 	mov.w	r0, #4294967295
 80053ce:	b01d      	add	sp, #116	@ 0x74
 80053d0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80053d4:	b002      	add	sp, #8
 80053d6:	4770      	bx	lr
 80053d8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80053dc:	f8ad 3014 	strh.w	r3, [sp, #20]
 80053e0:	f04f 0300 	mov.w	r3, #0
 80053e4:	931b      	str	r3, [sp, #108]	@ 0x6c
 80053e6:	bf14      	ite	ne
 80053e8:	f104 33ff 	addne.w	r3, r4, #4294967295
 80053ec:	4623      	moveq	r3, r4
 80053ee:	9304      	str	r3, [sp, #16]
 80053f0:	9307      	str	r3, [sp, #28]
 80053f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80053f6:	9002      	str	r0, [sp, #8]
 80053f8:	9006      	str	r0, [sp, #24]
 80053fa:	f8ad 3016 	strh.w	r3, [sp, #22]
 80053fe:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005400:	ab21      	add	r3, sp, #132	@ 0x84
 8005402:	a902      	add	r1, sp, #8
 8005404:	4628      	mov	r0, r5
 8005406:	9301      	str	r3, [sp, #4]
 8005408:	f001 fc00 	bl	8006c0c <_svfiprintf_r>
 800540c:	1c43      	adds	r3, r0, #1
 800540e:	bfbc      	itt	lt
 8005410:	238b      	movlt	r3, #139	@ 0x8b
 8005412:	602b      	strlt	r3, [r5, #0]
 8005414:	2c00      	cmp	r4, #0
 8005416:	d0da      	beq.n	80053ce <sniprintf+0x16>
 8005418:	9b02      	ldr	r3, [sp, #8]
 800541a:	2200      	movs	r2, #0
 800541c:	701a      	strb	r2, [r3, #0]
 800541e:	e7d6      	b.n	80053ce <sniprintf+0x16>
 8005420:	20000018 	.word	0x20000018

08005424 <__sread>:
 8005424:	b510      	push	{r4, lr}
 8005426:	460c      	mov	r4, r1
 8005428:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800542c:	f000 f86c 	bl	8005508 <_read_r>
 8005430:	2800      	cmp	r0, #0
 8005432:	bfab      	itete	ge
 8005434:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005436:	89a3      	ldrhlt	r3, [r4, #12]
 8005438:	181b      	addge	r3, r3, r0
 800543a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800543e:	bfac      	ite	ge
 8005440:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005442:	81a3      	strhlt	r3, [r4, #12]
 8005444:	bd10      	pop	{r4, pc}

08005446 <__swrite>:
 8005446:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800544a:	461f      	mov	r7, r3
 800544c:	898b      	ldrh	r3, [r1, #12]
 800544e:	05db      	lsls	r3, r3, #23
 8005450:	4605      	mov	r5, r0
 8005452:	460c      	mov	r4, r1
 8005454:	4616      	mov	r6, r2
 8005456:	d505      	bpl.n	8005464 <__swrite+0x1e>
 8005458:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800545c:	2302      	movs	r3, #2
 800545e:	2200      	movs	r2, #0
 8005460:	f000 f840 	bl	80054e4 <_lseek_r>
 8005464:	89a3      	ldrh	r3, [r4, #12]
 8005466:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800546a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800546e:	81a3      	strh	r3, [r4, #12]
 8005470:	4632      	mov	r2, r6
 8005472:	463b      	mov	r3, r7
 8005474:	4628      	mov	r0, r5
 8005476:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800547a:	f000 b857 	b.w	800552c <_write_r>

0800547e <__sseek>:
 800547e:	b510      	push	{r4, lr}
 8005480:	460c      	mov	r4, r1
 8005482:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005486:	f000 f82d 	bl	80054e4 <_lseek_r>
 800548a:	1c43      	adds	r3, r0, #1
 800548c:	89a3      	ldrh	r3, [r4, #12]
 800548e:	bf15      	itete	ne
 8005490:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005492:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005496:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800549a:	81a3      	strheq	r3, [r4, #12]
 800549c:	bf18      	it	ne
 800549e:	81a3      	strhne	r3, [r4, #12]
 80054a0:	bd10      	pop	{r4, pc}

080054a2 <__sclose>:
 80054a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054a6:	f000 b80d 	b.w	80054c4 <_close_r>

080054aa <memset>:
 80054aa:	4402      	add	r2, r0
 80054ac:	4603      	mov	r3, r0
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d100      	bne.n	80054b4 <memset+0xa>
 80054b2:	4770      	bx	lr
 80054b4:	f803 1b01 	strb.w	r1, [r3], #1
 80054b8:	e7f9      	b.n	80054ae <memset+0x4>
	...

080054bc <_localeconv_r>:
 80054bc:	4800      	ldr	r0, [pc, #0]	@ (80054c0 <_localeconv_r+0x4>)
 80054be:	4770      	bx	lr
 80054c0:	20000158 	.word	0x20000158

080054c4 <_close_r>:
 80054c4:	b538      	push	{r3, r4, r5, lr}
 80054c6:	4d06      	ldr	r5, [pc, #24]	@ (80054e0 <_close_r+0x1c>)
 80054c8:	2300      	movs	r3, #0
 80054ca:	4604      	mov	r4, r0
 80054cc:	4608      	mov	r0, r1
 80054ce:	602b      	str	r3, [r5, #0]
 80054d0:	f7fc fa40 	bl	8001954 <_close>
 80054d4:	1c43      	adds	r3, r0, #1
 80054d6:	d102      	bne.n	80054de <_close_r+0x1a>
 80054d8:	682b      	ldr	r3, [r5, #0]
 80054da:	b103      	cbz	r3, 80054de <_close_r+0x1a>
 80054dc:	6023      	str	r3, [r4, #0]
 80054de:	bd38      	pop	{r3, r4, r5, pc}
 80054e0:	200003cc 	.word	0x200003cc

080054e4 <_lseek_r>:
 80054e4:	b538      	push	{r3, r4, r5, lr}
 80054e6:	4d07      	ldr	r5, [pc, #28]	@ (8005504 <_lseek_r+0x20>)
 80054e8:	4604      	mov	r4, r0
 80054ea:	4608      	mov	r0, r1
 80054ec:	4611      	mov	r1, r2
 80054ee:	2200      	movs	r2, #0
 80054f0:	602a      	str	r2, [r5, #0]
 80054f2:	461a      	mov	r2, r3
 80054f4:	f7fc fa55 	bl	80019a2 <_lseek>
 80054f8:	1c43      	adds	r3, r0, #1
 80054fa:	d102      	bne.n	8005502 <_lseek_r+0x1e>
 80054fc:	682b      	ldr	r3, [r5, #0]
 80054fe:	b103      	cbz	r3, 8005502 <_lseek_r+0x1e>
 8005500:	6023      	str	r3, [r4, #0]
 8005502:	bd38      	pop	{r3, r4, r5, pc}
 8005504:	200003cc 	.word	0x200003cc

08005508 <_read_r>:
 8005508:	b538      	push	{r3, r4, r5, lr}
 800550a:	4d07      	ldr	r5, [pc, #28]	@ (8005528 <_read_r+0x20>)
 800550c:	4604      	mov	r4, r0
 800550e:	4608      	mov	r0, r1
 8005510:	4611      	mov	r1, r2
 8005512:	2200      	movs	r2, #0
 8005514:	602a      	str	r2, [r5, #0]
 8005516:	461a      	mov	r2, r3
 8005518:	f7fc f9e3 	bl	80018e2 <_read>
 800551c:	1c43      	adds	r3, r0, #1
 800551e:	d102      	bne.n	8005526 <_read_r+0x1e>
 8005520:	682b      	ldr	r3, [r5, #0]
 8005522:	b103      	cbz	r3, 8005526 <_read_r+0x1e>
 8005524:	6023      	str	r3, [r4, #0]
 8005526:	bd38      	pop	{r3, r4, r5, pc}
 8005528:	200003cc 	.word	0x200003cc

0800552c <_write_r>:
 800552c:	b538      	push	{r3, r4, r5, lr}
 800552e:	4d07      	ldr	r5, [pc, #28]	@ (800554c <_write_r+0x20>)
 8005530:	4604      	mov	r4, r0
 8005532:	4608      	mov	r0, r1
 8005534:	4611      	mov	r1, r2
 8005536:	2200      	movs	r2, #0
 8005538:	602a      	str	r2, [r5, #0]
 800553a:	461a      	mov	r2, r3
 800553c:	f7fc f9ee 	bl	800191c <_write>
 8005540:	1c43      	adds	r3, r0, #1
 8005542:	d102      	bne.n	800554a <_write_r+0x1e>
 8005544:	682b      	ldr	r3, [r5, #0]
 8005546:	b103      	cbz	r3, 800554a <_write_r+0x1e>
 8005548:	6023      	str	r3, [r4, #0]
 800554a:	bd38      	pop	{r3, r4, r5, pc}
 800554c:	200003cc 	.word	0x200003cc

08005550 <__errno>:
 8005550:	4b01      	ldr	r3, [pc, #4]	@ (8005558 <__errno+0x8>)
 8005552:	6818      	ldr	r0, [r3, #0]
 8005554:	4770      	bx	lr
 8005556:	bf00      	nop
 8005558:	20000018 	.word	0x20000018

0800555c <__libc_init_array>:
 800555c:	b570      	push	{r4, r5, r6, lr}
 800555e:	4d0d      	ldr	r5, [pc, #52]	@ (8005594 <__libc_init_array+0x38>)
 8005560:	4c0d      	ldr	r4, [pc, #52]	@ (8005598 <__libc_init_array+0x3c>)
 8005562:	1b64      	subs	r4, r4, r5
 8005564:	10a4      	asrs	r4, r4, #2
 8005566:	2600      	movs	r6, #0
 8005568:	42a6      	cmp	r6, r4
 800556a:	d109      	bne.n	8005580 <__libc_init_array+0x24>
 800556c:	4d0b      	ldr	r5, [pc, #44]	@ (800559c <__libc_init_array+0x40>)
 800556e:	4c0c      	ldr	r4, [pc, #48]	@ (80055a0 <__libc_init_array+0x44>)
 8005570:	f002 f86a 	bl	8007648 <_init>
 8005574:	1b64      	subs	r4, r4, r5
 8005576:	10a4      	asrs	r4, r4, #2
 8005578:	2600      	movs	r6, #0
 800557a:	42a6      	cmp	r6, r4
 800557c:	d105      	bne.n	800558a <__libc_init_array+0x2e>
 800557e:	bd70      	pop	{r4, r5, r6, pc}
 8005580:	f855 3b04 	ldr.w	r3, [r5], #4
 8005584:	4798      	blx	r3
 8005586:	3601      	adds	r6, #1
 8005588:	e7ee      	b.n	8005568 <__libc_init_array+0xc>
 800558a:	f855 3b04 	ldr.w	r3, [r5], #4
 800558e:	4798      	blx	r3
 8005590:	3601      	adds	r6, #1
 8005592:	e7f2      	b.n	800557a <__libc_init_array+0x1e>
 8005594:	08007ae4 	.word	0x08007ae4
 8005598:	08007ae4 	.word	0x08007ae4
 800559c:	08007ae4 	.word	0x08007ae4
 80055a0:	08007ae8 	.word	0x08007ae8

080055a4 <__retarget_lock_init_recursive>:
 80055a4:	4770      	bx	lr

080055a6 <__retarget_lock_acquire_recursive>:
 80055a6:	4770      	bx	lr

080055a8 <__retarget_lock_release_recursive>:
 80055a8:	4770      	bx	lr

080055aa <quorem>:
 80055aa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055ae:	6903      	ldr	r3, [r0, #16]
 80055b0:	690c      	ldr	r4, [r1, #16]
 80055b2:	42a3      	cmp	r3, r4
 80055b4:	4607      	mov	r7, r0
 80055b6:	db7e      	blt.n	80056b6 <quorem+0x10c>
 80055b8:	3c01      	subs	r4, #1
 80055ba:	f101 0814 	add.w	r8, r1, #20
 80055be:	00a3      	lsls	r3, r4, #2
 80055c0:	f100 0514 	add.w	r5, r0, #20
 80055c4:	9300      	str	r3, [sp, #0]
 80055c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80055ca:	9301      	str	r3, [sp, #4]
 80055cc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80055d0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80055d4:	3301      	adds	r3, #1
 80055d6:	429a      	cmp	r2, r3
 80055d8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80055dc:	fbb2 f6f3 	udiv	r6, r2, r3
 80055e0:	d32e      	bcc.n	8005640 <quorem+0x96>
 80055e2:	f04f 0a00 	mov.w	sl, #0
 80055e6:	46c4      	mov	ip, r8
 80055e8:	46ae      	mov	lr, r5
 80055ea:	46d3      	mov	fp, sl
 80055ec:	f85c 3b04 	ldr.w	r3, [ip], #4
 80055f0:	b298      	uxth	r0, r3
 80055f2:	fb06 a000 	mla	r0, r6, r0, sl
 80055f6:	0c02      	lsrs	r2, r0, #16
 80055f8:	0c1b      	lsrs	r3, r3, #16
 80055fa:	fb06 2303 	mla	r3, r6, r3, r2
 80055fe:	f8de 2000 	ldr.w	r2, [lr]
 8005602:	b280      	uxth	r0, r0
 8005604:	b292      	uxth	r2, r2
 8005606:	1a12      	subs	r2, r2, r0
 8005608:	445a      	add	r2, fp
 800560a:	f8de 0000 	ldr.w	r0, [lr]
 800560e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005612:	b29b      	uxth	r3, r3
 8005614:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005618:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800561c:	b292      	uxth	r2, r2
 800561e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005622:	45e1      	cmp	r9, ip
 8005624:	f84e 2b04 	str.w	r2, [lr], #4
 8005628:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800562c:	d2de      	bcs.n	80055ec <quorem+0x42>
 800562e:	9b00      	ldr	r3, [sp, #0]
 8005630:	58eb      	ldr	r3, [r5, r3]
 8005632:	b92b      	cbnz	r3, 8005640 <quorem+0x96>
 8005634:	9b01      	ldr	r3, [sp, #4]
 8005636:	3b04      	subs	r3, #4
 8005638:	429d      	cmp	r5, r3
 800563a:	461a      	mov	r2, r3
 800563c:	d32f      	bcc.n	800569e <quorem+0xf4>
 800563e:	613c      	str	r4, [r7, #16]
 8005640:	4638      	mov	r0, r7
 8005642:	f001 f97f 	bl	8006944 <__mcmp>
 8005646:	2800      	cmp	r0, #0
 8005648:	db25      	blt.n	8005696 <quorem+0xec>
 800564a:	4629      	mov	r1, r5
 800564c:	2000      	movs	r0, #0
 800564e:	f858 2b04 	ldr.w	r2, [r8], #4
 8005652:	f8d1 c000 	ldr.w	ip, [r1]
 8005656:	fa1f fe82 	uxth.w	lr, r2
 800565a:	fa1f f38c 	uxth.w	r3, ip
 800565e:	eba3 030e 	sub.w	r3, r3, lr
 8005662:	4403      	add	r3, r0
 8005664:	0c12      	lsrs	r2, r2, #16
 8005666:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800566a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800566e:	b29b      	uxth	r3, r3
 8005670:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005674:	45c1      	cmp	r9, r8
 8005676:	f841 3b04 	str.w	r3, [r1], #4
 800567a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800567e:	d2e6      	bcs.n	800564e <quorem+0xa4>
 8005680:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005684:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005688:	b922      	cbnz	r2, 8005694 <quorem+0xea>
 800568a:	3b04      	subs	r3, #4
 800568c:	429d      	cmp	r5, r3
 800568e:	461a      	mov	r2, r3
 8005690:	d30b      	bcc.n	80056aa <quorem+0x100>
 8005692:	613c      	str	r4, [r7, #16]
 8005694:	3601      	adds	r6, #1
 8005696:	4630      	mov	r0, r6
 8005698:	b003      	add	sp, #12
 800569a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800569e:	6812      	ldr	r2, [r2, #0]
 80056a0:	3b04      	subs	r3, #4
 80056a2:	2a00      	cmp	r2, #0
 80056a4:	d1cb      	bne.n	800563e <quorem+0x94>
 80056a6:	3c01      	subs	r4, #1
 80056a8:	e7c6      	b.n	8005638 <quorem+0x8e>
 80056aa:	6812      	ldr	r2, [r2, #0]
 80056ac:	3b04      	subs	r3, #4
 80056ae:	2a00      	cmp	r2, #0
 80056b0:	d1ef      	bne.n	8005692 <quorem+0xe8>
 80056b2:	3c01      	subs	r4, #1
 80056b4:	e7ea      	b.n	800568c <quorem+0xe2>
 80056b6:	2000      	movs	r0, #0
 80056b8:	e7ee      	b.n	8005698 <quorem+0xee>
 80056ba:	0000      	movs	r0, r0
 80056bc:	0000      	movs	r0, r0
	...

080056c0 <_dtoa_r>:
 80056c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056c4:	69c7      	ldr	r7, [r0, #28]
 80056c6:	b097      	sub	sp, #92	@ 0x5c
 80056c8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80056cc:	ec55 4b10 	vmov	r4, r5, d0
 80056d0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80056d2:	9107      	str	r1, [sp, #28]
 80056d4:	4681      	mov	r9, r0
 80056d6:	920c      	str	r2, [sp, #48]	@ 0x30
 80056d8:	9311      	str	r3, [sp, #68]	@ 0x44
 80056da:	b97f      	cbnz	r7, 80056fc <_dtoa_r+0x3c>
 80056dc:	2010      	movs	r0, #16
 80056de:	f000 fe09 	bl	80062f4 <malloc>
 80056e2:	4602      	mov	r2, r0
 80056e4:	f8c9 001c 	str.w	r0, [r9, #28]
 80056e8:	b920      	cbnz	r0, 80056f4 <_dtoa_r+0x34>
 80056ea:	4ba9      	ldr	r3, [pc, #676]	@ (8005990 <_dtoa_r+0x2d0>)
 80056ec:	21ef      	movs	r1, #239	@ 0xef
 80056ee:	48a9      	ldr	r0, [pc, #676]	@ (8005994 <_dtoa_r+0x2d4>)
 80056f0:	f001 fc6c 	bl	8006fcc <__assert_func>
 80056f4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80056f8:	6007      	str	r7, [r0, #0]
 80056fa:	60c7      	str	r7, [r0, #12]
 80056fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005700:	6819      	ldr	r1, [r3, #0]
 8005702:	b159      	cbz	r1, 800571c <_dtoa_r+0x5c>
 8005704:	685a      	ldr	r2, [r3, #4]
 8005706:	604a      	str	r2, [r1, #4]
 8005708:	2301      	movs	r3, #1
 800570a:	4093      	lsls	r3, r2
 800570c:	608b      	str	r3, [r1, #8]
 800570e:	4648      	mov	r0, r9
 8005710:	f000 fee6 	bl	80064e0 <_Bfree>
 8005714:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005718:	2200      	movs	r2, #0
 800571a:	601a      	str	r2, [r3, #0]
 800571c:	1e2b      	subs	r3, r5, #0
 800571e:	bfb9      	ittee	lt
 8005720:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005724:	9305      	strlt	r3, [sp, #20]
 8005726:	2300      	movge	r3, #0
 8005728:	6033      	strge	r3, [r6, #0]
 800572a:	9f05      	ldr	r7, [sp, #20]
 800572c:	4b9a      	ldr	r3, [pc, #616]	@ (8005998 <_dtoa_r+0x2d8>)
 800572e:	bfbc      	itt	lt
 8005730:	2201      	movlt	r2, #1
 8005732:	6032      	strlt	r2, [r6, #0]
 8005734:	43bb      	bics	r3, r7
 8005736:	d112      	bne.n	800575e <_dtoa_r+0x9e>
 8005738:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800573a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800573e:	6013      	str	r3, [r2, #0]
 8005740:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005744:	4323      	orrs	r3, r4
 8005746:	f000 855a 	beq.w	80061fe <_dtoa_r+0xb3e>
 800574a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800574c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80059ac <_dtoa_r+0x2ec>
 8005750:	2b00      	cmp	r3, #0
 8005752:	f000 855c 	beq.w	800620e <_dtoa_r+0xb4e>
 8005756:	f10a 0303 	add.w	r3, sl, #3
 800575a:	f000 bd56 	b.w	800620a <_dtoa_r+0xb4a>
 800575e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8005762:	2200      	movs	r2, #0
 8005764:	ec51 0b17 	vmov	r0, r1, d7
 8005768:	2300      	movs	r3, #0
 800576a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800576e:	f7fb f9ab 	bl	8000ac8 <__aeabi_dcmpeq>
 8005772:	4680      	mov	r8, r0
 8005774:	b158      	cbz	r0, 800578e <_dtoa_r+0xce>
 8005776:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005778:	2301      	movs	r3, #1
 800577a:	6013      	str	r3, [r2, #0]
 800577c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800577e:	b113      	cbz	r3, 8005786 <_dtoa_r+0xc6>
 8005780:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005782:	4b86      	ldr	r3, [pc, #536]	@ (800599c <_dtoa_r+0x2dc>)
 8005784:	6013      	str	r3, [r2, #0]
 8005786:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80059b0 <_dtoa_r+0x2f0>
 800578a:	f000 bd40 	b.w	800620e <_dtoa_r+0xb4e>
 800578e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8005792:	aa14      	add	r2, sp, #80	@ 0x50
 8005794:	a915      	add	r1, sp, #84	@ 0x54
 8005796:	4648      	mov	r0, r9
 8005798:	f001 f984 	bl	8006aa4 <__d2b>
 800579c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80057a0:	9002      	str	r0, [sp, #8]
 80057a2:	2e00      	cmp	r6, #0
 80057a4:	d078      	beq.n	8005898 <_dtoa_r+0x1d8>
 80057a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80057a8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80057ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80057b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80057b4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80057b8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80057bc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80057c0:	4619      	mov	r1, r3
 80057c2:	2200      	movs	r2, #0
 80057c4:	4b76      	ldr	r3, [pc, #472]	@ (80059a0 <_dtoa_r+0x2e0>)
 80057c6:	f7fa fd5f 	bl	8000288 <__aeabi_dsub>
 80057ca:	a36b      	add	r3, pc, #428	@ (adr r3, 8005978 <_dtoa_r+0x2b8>)
 80057cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057d0:	f7fa ff12 	bl	80005f8 <__aeabi_dmul>
 80057d4:	a36a      	add	r3, pc, #424	@ (adr r3, 8005980 <_dtoa_r+0x2c0>)
 80057d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057da:	f7fa fd57 	bl	800028c <__adddf3>
 80057de:	4604      	mov	r4, r0
 80057e0:	4630      	mov	r0, r6
 80057e2:	460d      	mov	r5, r1
 80057e4:	f7fa fe9e 	bl	8000524 <__aeabi_i2d>
 80057e8:	a367      	add	r3, pc, #412	@ (adr r3, 8005988 <_dtoa_r+0x2c8>)
 80057ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ee:	f7fa ff03 	bl	80005f8 <__aeabi_dmul>
 80057f2:	4602      	mov	r2, r0
 80057f4:	460b      	mov	r3, r1
 80057f6:	4620      	mov	r0, r4
 80057f8:	4629      	mov	r1, r5
 80057fa:	f7fa fd47 	bl	800028c <__adddf3>
 80057fe:	4604      	mov	r4, r0
 8005800:	460d      	mov	r5, r1
 8005802:	f7fb f9a9 	bl	8000b58 <__aeabi_d2iz>
 8005806:	2200      	movs	r2, #0
 8005808:	4607      	mov	r7, r0
 800580a:	2300      	movs	r3, #0
 800580c:	4620      	mov	r0, r4
 800580e:	4629      	mov	r1, r5
 8005810:	f7fb f964 	bl	8000adc <__aeabi_dcmplt>
 8005814:	b140      	cbz	r0, 8005828 <_dtoa_r+0x168>
 8005816:	4638      	mov	r0, r7
 8005818:	f7fa fe84 	bl	8000524 <__aeabi_i2d>
 800581c:	4622      	mov	r2, r4
 800581e:	462b      	mov	r3, r5
 8005820:	f7fb f952 	bl	8000ac8 <__aeabi_dcmpeq>
 8005824:	b900      	cbnz	r0, 8005828 <_dtoa_r+0x168>
 8005826:	3f01      	subs	r7, #1
 8005828:	2f16      	cmp	r7, #22
 800582a:	d852      	bhi.n	80058d2 <_dtoa_r+0x212>
 800582c:	4b5d      	ldr	r3, [pc, #372]	@ (80059a4 <_dtoa_r+0x2e4>)
 800582e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005836:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800583a:	f7fb f94f 	bl	8000adc <__aeabi_dcmplt>
 800583e:	2800      	cmp	r0, #0
 8005840:	d049      	beq.n	80058d6 <_dtoa_r+0x216>
 8005842:	3f01      	subs	r7, #1
 8005844:	2300      	movs	r3, #0
 8005846:	9310      	str	r3, [sp, #64]	@ 0x40
 8005848:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800584a:	1b9b      	subs	r3, r3, r6
 800584c:	1e5a      	subs	r2, r3, #1
 800584e:	bf45      	ittet	mi
 8005850:	f1c3 0301 	rsbmi	r3, r3, #1
 8005854:	9300      	strmi	r3, [sp, #0]
 8005856:	2300      	movpl	r3, #0
 8005858:	2300      	movmi	r3, #0
 800585a:	9206      	str	r2, [sp, #24]
 800585c:	bf54      	ite	pl
 800585e:	9300      	strpl	r3, [sp, #0]
 8005860:	9306      	strmi	r3, [sp, #24]
 8005862:	2f00      	cmp	r7, #0
 8005864:	db39      	blt.n	80058da <_dtoa_r+0x21a>
 8005866:	9b06      	ldr	r3, [sp, #24]
 8005868:	970d      	str	r7, [sp, #52]	@ 0x34
 800586a:	443b      	add	r3, r7
 800586c:	9306      	str	r3, [sp, #24]
 800586e:	2300      	movs	r3, #0
 8005870:	9308      	str	r3, [sp, #32]
 8005872:	9b07      	ldr	r3, [sp, #28]
 8005874:	2b09      	cmp	r3, #9
 8005876:	d863      	bhi.n	8005940 <_dtoa_r+0x280>
 8005878:	2b05      	cmp	r3, #5
 800587a:	bfc4      	itt	gt
 800587c:	3b04      	subgt	r3, #4
 800587e:	9307      	strgt	r3, [sp, #28]
 8005880:	9b07      	ldr	r3, [sp, #28]
 8005882:	f1a3 0302 	sub.w	r3, r3, #2
 8005886:	bfcc      	ite	gt
 8005888:	2400      	movgt	r4, #0
 800588a:	2401      	movle	r4, #1
 800588c:	2b03      	cmp	r3, #3
 800588e:	d863      	bhi.n	8005958 <_dtoa_r+0x298>
 8005890:	e8df f003 	tbb	[pc, r3]
 8005894:	2b375452 	.word	0x2b375452
 8005898:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800589c:	441e      	add	r6, r3
 800589e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80058a2:	2b20      	cmp	r3, #32
 80058a4:	bfc1      	itttt	gt
 80058a6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80058aa:	409f      	lslgt	r7, r3
 80058ac:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80058b0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80058b4:	bfd6      	itet	le
 80058b6:	f1c3 0320 	rsble	r3, r3, #32
 80058ba:	ea47 0003 	orrgt.w	r0, r7, r3
 80058be:	fa04 f003 	lslle.w	r0, r4, r3
 80058c2:	f7fa fe1f 	bl	8000504 <__aeabi_ui2d>
 80058c6:	2201      	movs	r2, #1
 80058c8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80058cc:	3e01      	subs	r6, #1
 80058ce:	9212      	str	r2, [sp, #72]	@ 0x48
 80058d0:	e776      	b.n	80057c0 <_dtoa_r+0x100>
 80058d2:	2301      	movs	r3, #1
 80058d4:	e7b7      	b.n	8005846 <_dtoa_r+0x186>
 80058d6:	9010      	str	r0, [sp, #64]	@ 0x40
 80058d8:	e7b6      	b.n	8005848 <_dtoa_r+0x188>
 80058da:	9b00      	ldr	r3, [sp, #0]
 80058dc:	1bdb      	subs	r3, r3, r7
 80058de:	9300      	str	r3, [sp, #0]
 80058e0:	427b      	negs	r3, r7
 80058e2:	9308      	str	r3, [sp, #32]
 80058e4:	2300      	movs	r3, #0
 80058e6:	930d      	str	r3, [sp, #52]	@ 0x34
 80058e8:	e7c3      	b.n	8005872 <_dtoa_r+0x1b2>
 80058ea:	2301      	movs	r3, #1
 80058ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80058ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80058f0:	eb07 0b03 	add.w	fp, r7, r3
 80058f4:	f10b 0301 	add.w	r3, fp, #1
 80058f8:	2b01      	cmp	r3, #1
 80058fa:	9303      	str	r3, [sp, #12]
 80058fc:	bfb8      	it	lt
 80058fe:	2301      	movlt	r3, #1
 8005900:	e006      	b.n	8005910 <_dtoa_r+0x250>
 8005902:	2301      	movs	r3, #1
 8005904:	9309      	str	r3, [sp, #36]	@ 0x24
 8005906:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005908:	2b00      	cmp	r3, #0
 800590a:	dd28      	ble.n	800595e <_dtoa_r+0x29e>
 800590c:	469b      	mov	fp, r3
 800590e:	9303      	str	r3, [sp, #12]
 8005910:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005914:	2100      	movs	r1, #0
 8005916:	2204      	movs	r2, #4
 8005918:	f102 0514 	add.w	r5, r2, #20
 800591c:	429d      	cmp	r5, r3
 800591e:	d926      	bls.n	800596e <_dtoa_r+0x2ae>
 8005920:	6041      	str	r1, [r0, #4]
 8005922:	4648      	mov	r0, r9
 8005924:	f000 fd9c 	bl	8006460 <_Balloc>
 8005928:	4682      	mov	sl, r0
 800592a:	2800      	cmp	r0, #0
 800592c:	d142      	bne.n	80059b4 <_dtoa_r+0x2f4>
 800592e:	4b1e      	ldr	r3, [pc, #120]	@ (80059a8 <_dtoa_r+0x2e8>)
 8005930:	4602      	mov	r2, r0
 8005932:	f240 11af 	movw	r1, #431	@ 0x1af
 8005936:	e6da      	b.n	80056ee <_dtoa_r+0x2e>
 8005938:	2300      	movs	r3, #0
 800593a:	e7e3      	b.n	8005904 <_dtoa_r+0x244>
 800593c:	2300      	movs	r3, #0
 800593e:	e7d5      	b.n	80058ec <_dtoa_r+0x22c>
 8005940:	2401      	movs	r4, #1
 8005942:	2300      	movs	r3, #0
 8005944:	9307      	str	r3, [sp, #28]
 8005946:	9409      	str	r4, [sp, #36]	@ 0x24
 8005948:	f04f 3bff 	mov.w	fp, #4294967295
 800594c:	2200      	movs	r2, #0
 800594e:	f8cd b00c 	str.w	fp, [sp, #12]
 8005952:	2312      	movs	r3, #18
 8005954:	920c      	str	r2, [sp, #48]	@ 0x30
 8005956:	e7db      	b.n	8005910 <_dtoa_r+0x250>
 8005958:	2301      	movs	r3, #1
 800595a:	9309      	str	r3, [sp, #36]	@ 0x24
 800595c:	e7f4      	b.n	8005948 <_dtoa_r+0x288>
 800595e:	f04f 0b01 	mov.w	fp, #1
 8005962:	f8cd b00c 	str.w	fp, [sp, #12]
 8005966:	465b      	mov	r3, fp
 8005968:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800596c:	e7d0      	b.n	8005910 <_dtoa_r+0x250>
 800596e:	3101      	adds	r1, #1
 8005970:	0052      	lsls	r2, r2, #1
 8005972:	e7d1      	b.n	8005918 <_dtoa_r+0x258>
 8005974:	f3af 8000 	nop.w
 8005978:	636f4361 	.word	0x636f4361
 800597c:	3fd287a7 	.word	0x3fd287a7
 8005980:	8b60c8b3 	.word	0x8b60c8b3
 8005984:	3fc68a28 	.word	0x3fc68a28
 8005988:	509f79fb 	.word	0x509f79fb
 800598c:	3fd34413 	.word	0x3fd34413
 8005990:	080077a5 	.word	0x080077a5
 8005994:	080077bc 	.word	0x080077bc
 8005998:	7ff00000 	.word	0x7ff00000
 800599c:	08007775 	.word	0x08007775
 80059a0:	3ff80000 	.word	0x3ff80000
 80059a4:	08007910 	.word	0x08007910
 80059a8:	08007814 	.word	0x08007814
 80059ac:	080077a1 	.word	0x080077a1
 80059b0:	08007774 	.word	0x08007774
 80059b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80059b8:	6018      	str	r0, [r3, #0]
 80059ba:	9b03      	ldr	r3, [sp, #12]
 80059bc:	2b0e      	cmp	r3, #14
 80059be:	f200 80a1 	bhi.w	8005b04 <_dtoa_r+0x444>
 80059c2:	2c00      	cmp	r4, #0
 80059c4:	f000 809e 	beq.w	8005b04 <_dtoa_r+0x444>
 80059c8:	2f00      	cmp	r7, #0
 80059ca:	dd33      	ble.n	8005a34 <_dtoa_r+0x374>
 80059cc:	4b9c      	ldr	r3, [pc, #624]	@ (8005c40 <_dtoa_r+0x580>)
 80059ce:	f007 020f 	and.w	r2, r7, #15
 80059d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80059d6:	ed93 7b00 	vldr	d7, [r3]
 80059da:	05f8      	lsls	r0, r7, #23
 80059dc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80059e0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80059e4:	d516      	bpl.n	8005a14 <_dtoa_r+0x354>
 80059e6:	4b97      	ldr	r3, [pc, #604]	@ (8005c44 <_dtoa_r+0x584>)
 80059e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80059ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80059f0:	f7fa ff2c 	bl	800084c <__aeabi_ddiv>
 80059f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80059f8:	f004 040f 	and.w	r4, r4, #15
 80059fc:	2603      	movs	r6, #3
 80059fe:	4d91      	ldr	r5, [pc, #580]	@ (8005c44 <_dtoa_r+0x584>)
 8005a00:	b954      	cbnz	r4, 8005a18 <_dtoa_r+0x358>
 8005a02:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005a06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005a0a:	f7fa ff1f 	bl	800084c <__aeabi_ddiv>
 8005a0e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005a12:	e028      	b.n	8005a66 <_dtoa_r+0x3a6>
 8005a14:	2602      	movs	r6, #2
 8005a16:	e7f2      	b.n	80059fe <_dtoa_r+0x33e>
 8005a18:	07e1      	lsls	r1, r4, #31
 8005a1a:	d508      	bpl.n	8005a2e <_dtoa_r+0x36e>
 8005a1c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005a20:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005a24:	f7fa fde8 	bl	80005f8 <__aeabi_dmul>
 8005a28:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005a2c:	3601      	adds	r6, #1
 8005a2e:	1064      	asrs	r4, r4, #1
 8005a30:	3508      	adds	r5, #8
 8005a32:	e7e5      	b.n	8005a00 <_dtoa_r+0x340>
 8005a34:	f000 80af 	beq.w	8005b96 <_dtoa_r+0x4d6>
 8005a38:	427c      	negs	r4, r7
 8005a3a:	4b81      	ldr	r3, [pc, #516]	@ (8005c40 <_dtoa_r+0x580>)
 8005a3c:	4d81      	ldr	r5, [pc, #516]	@ (8005c44 <_dtoa_r+0x584>)
 8005a3e:	f004 020f 	and.w	r2, r4, #15
 8005a42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a4a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005a4e:	f7fa fdd3 	bl	80005f8 <__aeabi_dmul>
 8005a52:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005a56:	1124      	asrs	r4, r4, #4
 8005a58:	2300      	movs	r3, #0
 8005a5a:	2602      	movs	r6, #2
 8005a5c:	2c00      	cmp	r4, #0
 8005a5e:	f040 808f 	bne.w	8005b80 <_dtoa_r+0x4c0>
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d1d3      	bne.n	8005a0e <_dtoa_r+0x34e>
 8005a66:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005a68:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	f000 8094 	beq.w	8005b9a <_dtoa_r+0x4da>
 8005a72:	4b75      	ldr	r3, [pc, #468]	@ (8005c48 <_dtoa_r+0x588>)
 8005a74:	2200      	movs	r2, #0
 8005a76:	4620      	mov	r0, r4
 8005a78:	4629      	mov	r1, r5
 8005a7a:	f7fb f82f 	bl	8000adc <__aeabi_dcmplt>
 8005a7e:	2800      	cmp	r0, #0
 8005a80:	f000 808b 	beq.w	8005b9a <_dtoa_r+0x4da>
 8005a84:	9b03      	ldr	r3, [sp, #12]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	f000 8087 	beq.w	8005b9a <_dtoa_r+0x4da>
 8005a8c:	f1bb 0f00 	cmp.w	fp, #0
 8005a90:	dd34      	ble.n	8005afc <_dtoa_r+0x43c>
 8005a92:	4620      	mov	r0, r4
 8005a94:	4b6d      	ldr	r3, [pc, #436]	@ (8005c4c <_dtoa_r+0x58c>)
 8005a96:	2200      	movs	r2, #0
 8005a98:	4629      	mov	r1, r5
 8005a9a:	f7fa fdad 	bl	80005f8 <__aeabi_dmul>
 8005a9e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005aa2:	f107 38ff 	add.w	r8, r7, #4294967295
 8005aa6:	3601      	adds	r6, #1
 8005aa8:	465c      	mov	r4, fp
 8005aaa:	4630      	mov	r0, r6
 8005aac:	f7fa fd3a 	bl	8000524 <__aeabi_i2d>
 8005ab0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ab4:	f7fa fda0 	bl	80005f8 <__aeabi_dmul>
 8005ab8:	4b65      	ldr	r3, [pc, #404]	@ (8005c50 <_dtoa_r+0x590>)
 8005aba:	2200      	movs	r2, #0
 8005abc:	f7fa fbe6 	bl	800028c <__adddf3>
 8005ac0:	4605      	mov	r5, r0
 8005ac2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005ac6:	2c00      	cmp	r4, #0
 8005ac8:	d16a      	bne.n	8005ba0 <_dtoa_r+0x4e0>
 8005aca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005ace:	4b61      	ldr	r3, [pc, #388]	@ (8005c54 <_dtoa_r+0x594>)
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	f7fa fbd9 	bl	8000288 <__aeabi_dsub>
 8005ad6:	4602      	mov	r2, r0
 8005ad8:	460b      	mov	r3, r1
 8005ada:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005ade:	462a      	mov	r2, r5
 8005ae0:	4633      	mov	r3, r6
 8005ae2:	f7fb f819 	bl	8000b18 <__aeabi_dcmpgt>
 8005ae6:	2800      	cmp	r0, #0
 8005ae8:	f040 8298 	bne.w	800601c <_dtoa_r+0x95c>
 8005aec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005af0:	462a      	mov	r2, r5
 8005af2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005af6:	f7fa fff1 	bl	8000adc <__aeabi_dcmplt>
 8005afa:	bb38      	cbnz	r0, 8005b4c <_dtoa_r+0x48c>
 8005afc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8005b00:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005b04:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	f2c0 8157 	blt.w	8005dba <_dtoa_r+0x6fa>
 8005b0c:	2f0e      	cmp	r7, #14
 8005b0e:	f300 8154 	bgt.w	8005dba <_dtoa_r+0x6fa>
 8005b12:	4b4b      	ldr	r3, [pc, #300]	@ (8005c40 <_dtoa_r+0x580>)
 8005b14:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005b18:	ed93 7b00 	vldr	d7, [r3]
 8005b1c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	ed8d 7b00 	vstr	d7, [sp]
 8005b24:	f280 80e5 	bge.w	8005cf2 <_dtoa_r+0x632>
 8005b28:	9b03      	ldr	r3, [sp, #12]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	f300 80e1 	bgt.w	8005cf2 <_dtoa_r+0x632>
 8005b30:	d10c      	bne.n	8005b4c <_dtoa_r+0x48c>
 8005b32:	4b48      	ldr	r3, [pc, #288]	@ (8005c54 <_dtoa_r+0x594>)
 8005b34:	2200      	movs	r2, #0
 8005b36:	ec51 0b17 	vmov	r0, r1, d7
 8005b3a:	f7fa fd5d 	bl	80005f8 <__aeabi_dmul>
 8005b3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b42:	f7fa ffdf 	bl	8000b04 <__aeabi_dcmpge>
 8005b46:	2800      	cmp	r0, #0
 8005b48:	f000 8266 	beq.w	8006018 <_dtoa_r+0x958>
 8005b4c:	2400      	movs	r4, #0
 8005b4e:	4625      	mov	r5, r4
 8005b50:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005b52:	4656      	mov	r6, sl
 8005b54:	ea6f 0803 	mvn.w	r8, r3
 8005b58:	2700      	movs	r7, #0
 8005b5a:	4621      	mov	r1, r4
 8005b5c:	4648      	mov	r0, r9
 8005b5e:	f000 fcbf 	bl	80064e0 <_Bfree>
 8005b62:	2d00      	cmp	r5, #0
 8005b64:	f000 80bd 	beq.w	8005ce2 <_dtoa_r+0x622>
 8005b68:	b12f      	cbz	r7, 8005b76 <_dtoa_r+0x4b6>
 8005b6a:	42af      	cmp	r7, r5
 8005b6c:	d003      	beq.n	8005b76 <_dtoa_r+0x4b6>
 8005b6e:	4639      	mov	r1, r7
 8005b70:	4648      	mov	r0, r9
 8005b72:	f000 fcb5 	bl	80064e0 <_Bfree>
 8005b76:	4629      	mov	r1, r5
 8005b78:	4648      	mov	r0, r9
 8005b7a:	f000 fcb1 	bl	80064e0 <_Bfree>
 8005b7e:	e0b0      	b.n	8005ce2 <_dtoa_r+0x622>
 8005b80:	07e2      	lsls	r2, r4, #31
 8005b82:	d505      	bpl.n	8005b90 <_dtoa_r+0x4d0>
 8005b84:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005b88:	f7fa fd36 	bl	80005f8 <__aeabi_dmul>
 8005b8c:	3601      	adds	r6, #1
 8005b8e:	2301      	movs	r3, #1
 8005b90:	1064      	asrs	r4, r4, #1
 8005b92:	3508      	adds	r5, #8
 8005b94:	e762      	b.n	8005a5c <_dtoa_r+0x39c>
 8005b96:	2602      	movs	r6, #2
 8005b98:	e765      	b.n	8005a66 <_dtoa_r+0x3a6>
 8005b9a:	9c03      	ldr	r4, [sp, #12]
 8005b9c:	46b8      	mov	r8, r7
 8005b9e:	e784      	b.n	8005aaa <_dtoa_r+0x3ea>
 8005ba0:	4b27      	ldr	r3, [pc, #156]	@ (8005c40 <_dtoa_r+0x580>)
 8005ba2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005ba4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005ba8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005bac:	4454      	add	r4, sl
 8005bae:	2900      	cmp	r1, #0
 8005bb0:	d054      	beq.n	8005c5c <_dtoa_r+0x59c>
 8005bb2:	4929      	ldr	r1, [pc, #164]	@ (8005c58 <_dtoa_r+0x598>)
 8005bb4:	2000      	movs	r0, #0
 8005bb6:	f7fa fe49 	bl	800084c <__aeabi_ddiv>
 8005bba:	4633      	mov	r3, r6
 8005bbc:	462a      	mov	r2, r5
 8005bbe:	f7fa fb63 	bl	8000288 <__aeabi_dsub>
 8005bc2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005bc6:	4656      	mov	r6, sl
 8005bc8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005bcc:	f7fa ffc4 	bl	8000b58 <__aeabi_d2iz>
 8005bd0:	4605      	mov	r5, r0
 8005bd2:	f7fa fca7 	bl	8000524 <__aeabi_i2d>
 8005bd6:	4602      	mov	r2, r0
 8005bd8:	460b      	mov	r3, r1
 8005bda:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005bde:	f7fa fb53 	bl	8000288 <__aeabi_dsub>
 8005be2:	3530      	adds	r5, #48	@ 0x30
 8005be4:	4602      	mov	r2, r0
 8005be6:	460b      	mov	r3, r1
 8005be8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005bec:	f806 5b01 	strb.w	r5, [r6], #1
 8005bf0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005bf4:	f7fa ff72 	bl	8000adc <__aeabi_dcmplt>
 8005bf8:	2800      	cmp	r0, #0
 8005bfa:	d172      	bne.n	8005ce2 <_dtoa_r+0x622>
 8005bfc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c00:	4911      	ldr	r1, [pc, #68]	@ (8005c48 <_dtoa_r+0x588>)
 8005c02:	2000      	movs	r0, #0
 8005c04:	f7fa fb40 	bl	8000288 <__aeabi_dsub>
 8005c08:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005c0c:	f7fa ff66 	bl	8000adc <__aeabi_dcmplt>
 8005c10:	2800      	cmp	r0, #0
 8005c12:	f040 80b4 	bne.w	8005d7e <_dtoa_r+0x6be>
 8005c16:	42a6      	cmp	r6, r4
 8005c18:	f43f af70 	beq.w	8005afc <_dtoa_r+0x43c>
 8005c1c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005c20:	4b0a      	ldr	r3, [pc, #40]	@ (8005c4c <_dtoa_r+0x58c>)
 8005c22:	2200      	movs	r2, #0
 8005c24:	f7fa fce8 	bl	80005f8 <__aeabi_dmul>
 8005c28:	4b08      	ldr	r3, [pc, #32]	@ (8005c4c <_dtoa_r+0x58c>)
 8005c2a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005c2e:	2200      	movs	r2, #0
 8005c30:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c34:	f7fa fce0 	bl	80005f8 <__aeabi_dmul>
 8005c38:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005c3c:	e7c4      	b.n	8005bc8 <_dtoa_r+0x508>
 8005c3e:	bf00      	nop
 8005c40:	08007910 	.word	0x08007910
 8005c44:	080078e8 	.word	0x080078e8
 8005c48:	3ff00000 	.word	0x3ff00000
 8005c4c:	40240000 	.word	0x40240000
 8005c50:	401c0000 	.word	0x401c0000
 8005c54:	40140000 	.word	0x40140000
 8005c58:	3fe00000 	.word	0x3fe00000
 8005c5c:	4631      	mov	r1, r6
 8005c5e:	4628      	mov	r0, r5
 8005c60:	f7fa fcca 	bl	80005f8 <__aeabi_dmul>
 8005c64:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005c68:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005c6a:	4656      	mov	r6, sl
 8005c6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c70:	f7fa ff72 	bl	8000b58 <__aeabi_d2iz>
 8005c74:	4605      	mov	r5, r0
 8005c76:	f7fa fc55 	bl	8000524 <__aeabi_i2d>
 8005c7a:	4602      	mov	r2, r0
 8005c7c:	460b      	mov	r3, r1
 8005c7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c82:	f7fa fb01 	bl	8000288 <__aeabi_dsub>
 8005c86:	3530      	adds	r5, #48	@ 0x30
 8005c88:	f806 5b01 	strb.w	r5, [r6], #1
 8005c8c:	4602      	mov	r2, r0
 8005c8e:	460b      	mov	r3, r1
 8005c90:	42a6      	cmp	r6, r4
 8005c92:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005c96:	f04f 0200 	mov.w	r2, #0
 8005c9a:	d124      	bne.n	8005ce6 <_dtoa_r+0x626>
 8005c9c:	4baf      	ldr	r3, [pc, #700]	@ (8005f5c <_dtoa_r+0x89c>)
 8005c9e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005ca2:	f7fa faf3 	bl	800028c <__adddf3>
 8005ca6:	4602      	mov	r2, r0
 8005ca8:	460b      	mov	r3, r1
 8005caa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005cae:	f7fa ff33 	bl	8000b18 <__aeabi_dcmpgt>
 8005cb2:	2800      	cmp	r0, #0
 8005cb4:	d163      	bne.n	8005d7e <_dtoa_r+0x6be>
 8005cb6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005cba:	49a8      	ldr	r1, [pc, #672]	@ (8005f5c <_dtoa_r+0x89c>)
 8005cbc:	2000      	movs	r0, #0
 8005cbe:	f7fa fae3 	bl	8000288 <__aeabi_dsub>
 8005cc2:	4602      	mov	r2, r0
 8005cc4:	460b      	mov	r3, r1
 8005cc6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005cca:	f7fa ff07 	bl	8000adc <__aeabi_dcmplt>
 8005cce:	2800      	cmp	r0, #0
 8005cd0:	f43f af14 	beq.w	8005afc <_dtoa_r+0x43c>
 8005cd4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005cd6:	1e73      	subs	r3, r6, #1
 8005cd8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005cda:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005cde:	2b30      	cmp	r3, #48	@ 0x30
 8005ce0:	d0f8      	beq.n	8005cd4 <_dtoa_r+0x614>
 8005ce2:	4647      	mov	r7, r8
 8005ce4:	e03b      	b.n	8005d5e <_dtoa_r+0x69e>
 8005ce6:	4b9e      	ldr	r3, [pc, #632]	@ (8005f60 <_dtoa_r+0x8a0>)
 8005ce8:	f7fa fc86 	bl	80005f8 <__aeabi_dmul>
 8005cec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005cf0:	e7bc      	b.n	8005c6c <_dtoa_r+0x5ac>
 8005cf2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005cf6:	4656      	mov	r6, sl
 8005cf8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005cfc:	4620      	mov	r0, r4
 8005cfe:	4629      	mov	r1, r5
 8005d00:	f7fa fda4 	bl	800084c <__aeabi_ddiv>
 8005d04:	f7fa ff28 	bl	8000b58 <__aeabi_d2iz>
 8005d08:	4680      	mov	r8, r0
 8005d0a:	f7fa fc0b 	bl	8000524 <__aeabi_i2d>
 8005d0e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005d12:	f7fa fc71 	bl	80005f8 <__aeabi_dmul>
 8005d16:	4602      	mov	r2, r0
 8005d18:	460b      	mov	r3, r1
 8005d1a:	4620      	mov	r0, r4
 8005d1c:	4629      	mov	r1, r5
 8005d1e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005d22:	f7fa fab1 	bl	8000288 <__aeabi_dsub>
 8005d26:	f806 4b01 	strb.w	r4, [r6], #1
 8005d2a:	9d03      	ldr	r5, [sp, #12]
 8005d2c:	eba6 040a 	sub.w	r4, r6, sl
 8005d30:	42a5      	cmp	r5, r4
 8005d32:	4602      	mov	r2, r0
 8005d34:	460b      	mov	r3, r1
 8005d36:	d133      	bne.n	8005da0 <_dtoa_r+0x6e0>
 8005d38:	f7fa faa8 	bl	800028c <__adddf3>
 8005d3c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005d40:	4604      	mov	r4, r0
 8005d42:	460d      	mov	r5, r1
 8005d44:	f7fa fee8 	bl	8000b18 <__aeabi_dcmpgt>
 8005d48:	b9c0      	cbnz	r0, 8005d7c <_dtoa_r+0x6bc>
 8005d4a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005d4e:	4620      	mov	r0, r4
 8005d50:	4629      	mov	r1, r5
 8005d52:	f7fa feb9 	bl	8000ac8 <__aeabi_dcmpeq>
 8005d56:	b110      	cbz	r0, 8005d5e <_dtoa_r+0x69e>
 8005d58:	f018 0f01 	tst.w	r8, #1
 8005d5c:	d10e      	bne.n	8005d7c <_dtoa_r+0x6bc>
 8005d5e:	9902      	ldr	r1, [sp, #8]
 8005d60:	4648      	mov	r0, r9
 8005d62:	f000 fbbd 	bl	80064e0 <_Bfree>
 8005d66:	2300      	movs	r3, #0
 8005d68:	7033      	strb	r3, [r6, #0]
 8005d6a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005d6c:	3701      	adds	r7, #1
 8005d6e:	601f      	str	r7, [r3, #0]
 8005d70:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	f000 824b 	beq.w	800620e <_dtoa_r+0xb4e>
 8005d78:	601e      	str	r6, [r3, #0]
 8005d7a:	e248      	b.n	800620e <_dtoa_r+0xb4e>
 8005d7c:	46b8      	mov	r8, r7
 8005d7e:	4633      	mov	r3, r6
 8005d80:	461e      	mov	r6, r3
 8005d82:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005d86:	2a39      	cmp	r2, #57	@ 0x39
 8005d88:	d106      	bne.n	8005d98 <_dtoa_r+0x6d8>
 8005d8a:	459a      	cmp	sl, r3
 8005d8c:	d1f8      	bne.n	8005d80 <_dtoa_r+0x6c0>
 8005d8e:	2230      	movs	r2, #48	@ 0x30
 8005d90:	f108 0801 	add.w	r8, r8, #1
 8005d94:	f88a 2000 	strb.w	r2, [sl]
 8005d98:	781a      	ldrb	r2, [r3, #0]
 8005d9a:	3201      	adds	r2, #1
 8005d9c:	701a      	strb	r2, [r3, #0]
 8005d9e:	e7a0      	b.n	8005ce2 <_dtoa_r+0x622>
 8005da0:	4b6f      	ldr	r3, [pc, #444]	@ (8005f60 <_dtoa_r+0x8a0>)
 8005da2:	2200      	movs	r2, #0
 8005da4:	f7fa fc28 	bl	80005f8 <__aeabi_dmul>
 8005da8:	2200      	movs	r2, #0
 8005daa:	2300      	movs	r3, #0
 8005dac:	4604      	mov	r4, r0
 8005dae:	460d      	mov	r5, r1
 8005db0:	f7fa fe8a 	bl	8000ac8 <__aeabi_dcmpeq>
 8005db4:	2800      	cmp	r0, #0
 8005db6:	d09f      	beq.n	8005cf8 <_dtoa_r+0x638>
 8005db8:	e7d1      	b.n	8005d5e <_dtoa_r+0x69e>
 8005dba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005dbc:	2a00      	cmp	r2, #0
 8005dbe:	f000 80ea 	beq.w	8005f96 <_dtoa_r+0x8d6>
 8005dc2:	9a07      	ldr	r2, [sp, #28]
 8005dc4:	2a01      	cmp	r2, #1
 8005dc6:	f300 80cd 	bgt.w	8005f64 <_dtoa_r+0x8a4>
 8005dca:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005dcc:	2a00      	cmp	r2, #0
 8005dce:	f000 80c1 	beq.w	8005f54 <_dtoa_r+0x894>
 8005dd2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005dd6:	9c08      	ldr	r4, [sp, #32]
 8005dd8:	9e00      	ldr	r6, [sp, #0]
 8005dda:	9a00      	ldr	r2, [sp, #0]
 8005ddc:	441a      	add	r2, r3
 8005dde:	9200      	str	r2, [sp, #0]
 8005de0:	9a06      	ldr	r2, [sp, #24]
 8005de2:	2101      	movs	r1, #1
 8005de4:	441a      	add	r2, r3
 8005de6:	4648      	mov	r0, r9
 8005de8:	9206      	str	r2, [sp, #24]
 8005dea:	f000 fc2d 	bl	8006648 <__i2b>
 8005dee:	4605      	mov	r5, r0
 8005df0:	b166      	cbz	r6, 8005e0c <_dtoa_r+0x74c>
 8005df2:	9b06      	ldr	r3, [sp, #24]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	dd09      	ble.n	8005e0c <_dtoa_r+0x74c>
 8005df8:	42b3      	cmp	r3, r6
 8005dfa:	9a00      	ldr	r2, [sp, #0]
 8005dfc:	bfa8      	it	ge
 8005dfe:	4633      	movge	r3, r6
 8005e00:	1ad2      	subs	r2, r2, r3
 8005e02:	9200      	str	r2, [sp, #0]
 8005e04:	9a06      	ldr	r2, [sp, #24]
 8005e06:	1af6      	subs	r6, r6, r3
 8005e08:	1ad3      	subs	r3, r2, r3
 8005e0a:	9306      	str	r3, [sp, #24]
 8005e0c:	9b08      	ldr	r3, [sp, #32]
 8005e0e:	b30b      	cbz	r3, 8005e54 <_dtoa_r+0x794>
 8005e10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	f000 80c6 	beq.w	8005fa4 <_dtoa_r+0x8e4>
 8005e18:	2c00      	cmp	r4, #0
 8005e1a:	f000 80c0 	beq.w	8005f9e <_dtoa_r+0x8de>
 8005e1e:	4629      	mov	r1, r5
 8005e20:	4622      	mov	r2, r4
 8005e22:	4648      	mov	r0, r9
 8005e24:	f000 fcc8 	bl	80067b8 <__pow5mult>
 8005e28:	9a02      	ldr	r2, [sp, #8]
 8005e2a:	4601      	mov	r1, r0
 8005e2c:	4605      	mov	r5, r0
 8005e2e:	4648      	mov	r0, r9
 8005e30:	f000 fc20 	bl	8006674 <__multiply>
 8005e34:	9902      	ldr	r1, [sp, #8]
 8005e36:	4680      	mov	r8, r0
 8005e38:	4648      	mov	r0, r9
 8005e3a:	f000 fb51 	bl	80064e0 <_Bfree>
 8005e3e:	9b08      	ldr	r3, [sp, #32]
 8005e40:	1b1b      	subs	r3, r3, r4
 8005e42:	9308      	str	r3, [sp, #32]
 8005e44:	f000 80b1 	beq.w	8005faa <_dtoa_r+0x8ea>
 8005e48:	9a08      	ldr	r2, [sp, #32]
 8005e4a:	4641      	mov	r1, r8
 8005e4c:	4648      	mov	r0, r9
 8005e4e:	f000 fcb3 	bl	80067b8 <__pow5mult>
 8005e52:	9002      	str	r0, [sp, #8]
 8005e54:	2101      	movs	r1, #1
 8005e56:	4648      	mov	r0, r9
 8005e58:	f000 fbf6 	bl	8006648 <__i2b>
 8005e5c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e5e:	4604      	mov	r4, r0
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	f000 81d8 	beq.w	8006216 <_dtoa_r+0xb56>
 8005e66:	461a      	mov	r2, r3
 8005e68:	4601      	mov	r1, r0
 8005e6a:	4648      	mov	r0, r9
 8005e6c:	f000 fca4 	bl	80067b8 <__pow5mult>
 8005e70:	9b07      	ldr	r3, [sp, #28]
 8005e72:	2b01      	cmp	r3, #1
 8005e74:	4604      	mov	r4, r0
 8005e76:	f300 809f 	bgt.w	8005fb8 <_dtoa_r+0x8f8>
 8005e7a:	9b04      	ldr	r3, [sp, #16]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	f040 8097 	bne.w	8005fb0 <_dtoa_r+0x8f0>
 8005e82:	9b05      	ldr	r3, [sp, #20]
 8005e84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	f040 8093 	bne.w	8005fb4 <_dtoa_r+0x8f4>
 8005e8e:	9b05      	ldr	r3, [sp, #20]
 8005e90:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005e94:	0d1b      	lsrs	r3, r3, #20
 8005e96:	051b      	lsls	r3, r3, #20
 8005e98:	b133      	cbz	r3, 8005ea8 <_dtoa_r+0x7e8>
 8005e9a:	9b00      	ldr	r3, [sp, #0]
 8005e9c:	3301      	adds	r3, #1
 8005e9e:	9300      	str	r3, [sp, #0]
 8005ea0:	9b06      	ldr	r3, [sp, #24]
 8005ea2:	3301      	adds	r3, #1
 8005ea4:	9306      	str	r3, [sp, #24]
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	9308      	str	r3, [sp, #32]
 8005eaa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	f000 81b8 	beq.w	8006222 <_dtoa_r+0xb62>
 8005eb2:	6923      	ldr	r3, [r4, #16]
 8005eb4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005eb8:	6918      	ldr	r0, [r3, #16]
 8005eba:	f000 fb79 	bl	80065b0 <__hi0bits>
 8005ebe:	f1c0 0020 	rsb	r0, r0, #32
 8005ec2:	9b06      	ldr	r3, [sp, #24]
 8005ec4:	4418      	add	r0, r3
 8005ec6:	f010 001f 	ands.w	r0, r0, #31
 8005eca:	f000 8082 	beq.w	8005fd2 <_dtoa_r+0x912>
 8005ece:	f1c0 0320 	rsb	r3, r0, #32
 8005ed2:	2b04      	cmp	r3, #4
 8005ed4:	dd73      	ble.n	8005fbe <_dtoa_r+0x8fe>
 8005ed6:	9b00      	ldr	r3, [sp, #0]
 8005ed8:	f1c0 001c 	rsb	r0, r0, #28
 8005edc:	4403      	add	r3, r0
 8005ede:	9300      	str	r3, [sp, #0]
 8005ee0:	9b06      	ldr	r3, [sp, #24]
 8005ee2:	4403      	add	r3, r0
 8005ee4:	4406      	add	r6, r0
 8005ee6:	9306      	str	r3, [sp, #24]
 8005ee8:	9b00      	ldr	r3, [sp, #0]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	dd05      	ble.n	8005efa <_dtoa_r+0x83a>
 8005eee:	9902      	ldr	r1, [sp, #8]
 8005ef0:	461a      	mov	r2, r3
 8005ef2:	4648      	mov	r0, r9
 8005ef4:	f000 fcba 	bl	800686c <__lshift>
 8005ef8:	9002      	str	r0, [sp, #8]
 8005efa:	9b06      	ldr	r3, [sp, #24]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	dd05      	ble.n	8005f0c <_dtoa_r+0x84c>
 8005f00:	4621      	mov	r1, r4
 8005f02:	461a      	mov	r2, r3
 8005f04:	4648      	mov	r0, r9
 8005f06:	f000 fcb1 	bl	800686c <__lshift>
 8005f0a:	4604      	mov	r4, r0
 8005f0c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d061      	beq.n	8005fd6 <_dtoa_r+0x916>
 8005f12:	9802      	ldr	r0, [sp, #8]
 8005f14:	4621      	mov	r1, r4
 8005f16:	f000 fd15 	bl	8006944 <__mcmp>
 8005f1a:	2800      	cmp	r0, #0
 8005f1c:	da5b      	bge.n	8005fd6 <_dtoa_r+0x916>
 8005f1e:	2300      	movs	r3, #0
 8005f20:	9902      	ldr	r1, [sp, #8]
 8005f22:	220a      	movs	r2, #10
 8005f24:	4648      	mov	r0, r9
 8005f26:	f000 fafd 	bl	8006524 <__multadd>
 8005f2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f2c:	9002      	str	r0, [sp, #8]
 8005f2e:	f107 38ff 	add.w	r8, r7, #4294967295
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	f000 8177 	beq.w	8006226 <_dtoa_r+0xb66>
 8005f38:	4629      	mov	r1, r5
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	220a      	movs	r2, #10
 8005f3e:	4648      	mov	r0, r9
 8005f40:	f000 faf0 	bl	8006524 <__multadd>
 8005f44:	f1bb 0f00 	cmp.w	fp, #0
 8005f48:	4605      	mov	r5, r0
 8005f4a:	dc6f      	bgt.n	800602c <_dtoa_r+0x96c>
 8005f4c:	9b07      	ldr	r3, [sp, #28]
 8005f4e:	2b02      	cmp	r3, #2
 8005f50:	dc49      	bgt.n	8005fe6 <_dtoa_r+0x926>
 8005f52:	e06b      	b.n	800602c <_dtoa_r+0x96c>
 8005f54:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005f56:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005f5a:	e73c      	b.n	8005dd6 <_dtoa_r+0x716>
 8005f5c:	3fe00000 	.word	0x3fe00000
 8005f60:	40240000 	.word	0x40240000
 8005f64:	9b03      	ldr	r3, [sp, #12]
 8005f66:	1e5c      	subs	r4, r3, #1
 8005f68:	9b08      	ldr	r3, [sp, #32]
 8005f6a:	42a3      	cmp	r3, r4
 8005f6c:	db09      	blt.n	8005f82 <_dtoa_r+0x8c2>
 8005f6e:	1b1c      	subs	r4, r3, r4
 8005f70:	9b03      	ldr	r3, [sp, #12]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	f6bf af30 	bge.w	8005dd8 <_dtoa_r+0x718>
 8005f78:	9b00      	ldr	r3, [sp, #0]
 8005f7a:	9a03      	ldr	r2, [sp, #12]
 8005f7c:	1a9e      	subs	r6, r3, r2
 8005f7e:	2300      	movs	r3, #0
 8005f80:	e72b      	b.n	8005dda <_dtoa_r+0x71a>
 8005f82:	9b08      	ldr	r3, [sp, #32]
 8005f84:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005f86:	9408      	str	r4, [sp, #32]
 8005f88:	1ae3      	subs	r3, r4, r3
 8005f8a:	441a      	add	r2, r3
 8005f8c:	9e00      	ldr	r6, [sp, #0]
 8005f8e:	9b03      	ldr	r3, [sp, #12]
 8005f90:	920d      	str	r2, [sp, #52]	@ 0x34
 8005f92:	2400      	movs	r4, #0
 8005f94:	e721      	b.n	8005dda <_dtoa_r+0x71a>
 8005f96:	9c08      	ldr	r4, [sp, #32]
 8005f98:	9e00      	ldr	r6, [sp, #0]
 8005f9a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8005f9c:	e728      	b.n	8005df0 <_dtoa_r+0x730>
 8005f9e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8005fa2:	e751      	b.n	8005e48 <_dtoa_r+0x788>
 8005fa4:	9a08      	ldr	r2, [sp, #32]
 8005fa6:	9902      	ldr	r1, [sp, #8]
 8005fa8:	e750      	b.n	8005e4c <_dtoa_r+0x78c>
 8005faa:	f8cd 8008 	str.w	r8, [sp, #8]
 8005fae:	e751      	b.n	8005e54 <_dtoa_r+0x794>
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	e779      	b.n	8005ea8 <_dtoa_r+0x7e8>
 8005fb4:	9b04      	ldr	r3, [sp, #16]
 8005fb6:	e777      	b.n	8005ea8 <_dtoa_r+0x7e8>
 8005fb8:	2300      	movs	r3, #0
 8005fba:	9308      	str	r3, [sp, #32]
 8005fbc:	e779      	b.n	8005eb2 <_dtoa_r+0x7f2>
 8005fbe:	d093      	beq.n	8005ee8 <_dtoa_r+0x828>
 8005fc0:	9a00      	ldr	r2, [sp, #0]
 8005fc2:	331c      	adds	r3, #28
 8005fc4:	441a      	add	r2, r3
 8005fc6:	9200      	str	r2, [sp, #0]
 8005fc8:	9a06      	ldr	r2, [sp, #24]
 8005fca:	441a      	add	r2, r3
 8005fcc:	441e      	add	r6, r3
 8005fce:	9206      	str	r2, [sp, #24]
 8005fd0:	e78a      	b.n	8005ee8 <_dtoa_r+0x828>
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	e7f4      	b.n	8005fc0 <_dtoa_r+0x900>
 8005fd6:	9b03      	ldr	r3, [sp, #12]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	46b8      	mov	r8, r7
 8005fdc:	dc20      	bgt.n	8006020 <_dtoa_r+0x960>
 8005fde:	469b      	mov	fp, r3
 8005fe0:	9b07      	ldr	r3, [sp, #28]
 8005fe2:	2b02      	cmp	r3, #2
 8005fe4:	dd1e      	ble.n	8006024 <_dtoa_r+0x964>
 8005fe6:	f1bb 0f00 	cmp.w	fp, #0
 8005fea:	f47f adb1 	bne.w	8005b50 <_dtoa_r+0x490>
 8005fee:	4621      	mov	r1, r4
 8005ff0:	465b      	mov	r3, fp
 8005ff2:	2205      	movs	r2, #5
 8005ff4:	4648      	mov	r0, r9
 8005ff6:	f000 fa95 	bl	8006524 <__multadd>
 8005ffa:	4601      	mov	r1, r0
 8005ffc:	4604      	mov	r4, r0
 8005ffe:	9802      	ldr	r0, [sp, #8]
 8006000:	f000 fca0 	bl	8006944 <__mcmp>
 8006004:	2800      	cmp	r0, #0
 8006006:	f77f ada3 	ble.w	8005b50 <_dtoa_r+0x490>
 800600a:	4656      	mov	r6, sl
 800600c:	2331      	movs	r3, #49	@ 0x31
 800600e:	f806 3b01 	strb.w	r3, [r6], #1
 8006012:	f108 0801 	add.w	r8, r8, #1
 8006016:	e59f      	b.n	8005b58 <_dtoa_r+0x498>
 8006018:	9c03      	ldr	r4, [sp, #12]
 800601a:	46b8      	mov	r8, r7
 800601c:	4625      	mov	r5, r4
 800601e:	e7f4      	b.n	800600a <_dtoa_r+0x94a>
 8006020:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8006024:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006026:	2b00      	cmp	r3, #0
 8006028:	f000 8101 	beq.w	800622e <_dtoa_r+0xb6e>
 800602c:	2e00      	cmp	r6, #0
 800602e:	dd05      	ble.n	800603c <_dtoa_r+0x97c>
 8006030:	4629      	mov	r1, r5
 8006032:	4632      	mov	r2, r6
 8006034:	4648      	mov	r0, r9
 8006036:	f000 fc19 	bl	800686c <__lshift>
 800603a:	4605      	mov	r5, r0
 800603c:	9b08      	ldr	r3, [sp, #32]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d05c      	beq.n	80060fc <_dtoa_r+0xa3c>
 8006042:	6869      	ldr	r1, [r5, #4]
 8006044:	4648      	mov	r0, r9
 8006046:	f000 fa0b 	bl	8006460 <_Balloc>
 800604a:	4606      	mov	r6, r0
 800604c:	b928      	cbnz	r0, 800605a <_dtoa_r+0x99a>
 800604e:	4b82      	ldr	r3, [pc, #520]	@ (8006258 <_dtoa_r+0xb98>)
 8006050:	4602      	mov	r2, r0
 8006052:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006056:	f7ff bb4a 	b.w	80056ee <_dtoa_r+0x2e>
 800605a:	692a      	ldr	r2, [r5, #16]
 800605c:	3202      	adds	r2, #2
 800605e:	0092      	lsls	r2, r2, #2
 8006060:	f105 010c 	add.w	r1, r5, #12
 8006064:	300c      	adds	r0, #12
 8006066:	f000 ffa3 	bl	8006fb0 <memcpy>
 800606a:	2201      	movs	r2, #1
 800606c:	4631      	mov	r1, r6
 800606e:	4648      	mov	r0, r9
 8006070:	f000 fbfc 	bl	800686c <__lshift>
 8006074:	f10a 0301 	add.w	r3, sl, #1
 8006078:	9300      	str	r3, [sp, #0]
 800607a:	eb0a 030b 	add.w	r3, sl, fp
 800607e:	9308      	str	r3, [sp, #32]
 8006080:	9b04      	ldr	r3, [sp, #16]
 8006082:	f003 0301 	and.w	r3, r3, #1
 8006086:	462f      	mov	r7, r5
 8006088:	9306      	str	r3, [sp, #24]
 800608a:	4605      	mov	r5, r0
 800608c:	9b00      	ldr	r3, [sp, #0]
 800608e:	9802      	ldr	r0, [sp, #8]
 8006090:	4621      	mov	r1, r4
 8006092:	f103 3bff 	add.w	fp, r3, #4294967295
 8006096:	f7ff fa88 	bl	80055aa <quorem>
 800609a:	4603      	mov	r3, r0
 800609c:	3330      	adds	r3, #48	@ 0x30
 800609e:	9003      	str	r0, [sp, #12]
 80060a0:	4639      	mov	r1, r7
 80060a2:	9802      	ldr	r0, [sp, #8]
 80060a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80060a6:	f000 fc4d 	bl	8006944 <__mcmp>
 80060aa:	462a      	mov	r2, r5
 80060ac:	9004      	str	r0, [sp, #16]
 80060ae:	4621      	mov	r1, r4
 80060b0:	4648      	mov	r0, r9
 80060b2:	f000 fc63 	bl	800697c <__mdiff>
 80060b6:	68c2      	ldr	r2, [r0, #12]
 80060b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060ba:	4606      	mov	r6, r0
 80060bc:	bb02      	cbnz	r2, 8006100 <_dtoa_r+0xa40>
 80060be:	4601      	mov	r1, r0
 80060c0:	9802      	ldr	r0, [sp, #8]
 80060c2:	f000 fc3f 	bl	8006944 <__mcmp>
 80060c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060c8:	4602      	mov	r2, r0
 80060ca:	4631      	mov	r1, r6
 80060cc:	4648      	mov	r0, r9
 80060ce:	920c      	str	r2, [sp, #48]	@ 0x30
 80060d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80060d2:	f000 fa05 	bl	80064e0 <_Bfree>
 80060d6:	9b07      	ldr	r3, [sp, #28]
 80060d8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80060da:	9e00      	ldr	r6, [sp, #0]
 80060dc:	ea42 0103 	orr.w	r1, r2, r3
 80060e0:	9b06      	ldr	r3, [sp, #24]
 80060e2:	4319      	orrs	r1, r3
 80060e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060e6:	d10d      	bne.n	8006104 <_dtoa_r+0xa44>
 80060e8:	2b39      	cmp	r3, #57	@ 0x39
 80060ea:	d027      	beq.n	800613c <_dtoa_r+0xa7c>
 80060ec:	9a04      	ldr	r2, [sp, #16]
 80060ee:	2a00      	cmp	r2, #0
 80060f0:	dd01      	ble.n	80060f6 <_dtoa_r+0xa36>
 80060f2:	9b03      	ldr	r3, [sp, #12]
 80060f4:	3331      	adds	r3, #49	@ 0x31
 80060f6:	f88b 3000 	strb.w	r3, [fp]
 80060fa:	e52e      	b.n	8005b5a <_dtoa_r+0x49a>
 80060fc:	4628      	mov	r0, r5
 80060fe:	e7b9      	b.n	8006074 <_dtoa_r+0x9b4>
 8006100:	2201      	movs	r2, #1
 8006102:	e7e2      	b.n	80060ca <_dtoa_r+0xa0a>
 8006104:	9904      	ldr	r1, [sp, #16]
 8006106:	2900      	cmp	r1, #0
 8006108:	db04      	blt.n	8006114 <_dtoa_r+0xa54>
 800610a:	9807      	ldr	r0, [sp, #28]
 800610c:	4301      	orrs	r1, r0
 800610e:	9806      	ldr	r0, [sp, #24]
 8006110:	4301      	orrs	r1, r0
 8006112:	d120      	bne.n	8006156 <_dtoa_r+0xa96>
 8006114:	2a00      	cmp	r2, #0
 8006116:	ddee      	ble.n	80060f6 <_dtoa_r+0xa36>
 8006118:	9902      	ldr	r1, [sp, #8]
 800611a:	9300      	str	r3, [sp, #0]
 800611c:	2201      	movs	r2, #1
 800611e:	4648      	mov	r0, r9
 8006120:	f000 fba4 	bl	800686c <__lshift>
 8006124:	4621      	mov	r1, r4
 8006126:	9002      	str	r0, [sp, #8]
 8006128:	f000 fc0c 	bl	8006944 <__mcmp>
 800612c:	2800      	cmp	r0, #0
 800612e:	9b00      	ldr	r3, [sp, #0]
 8006130:	dc02      	bgt.n	8006138 <_dtoa_r+0xa78>
 8006132:	d1e0      	bne.n	80060f6 <_dtoa_r+0xa36>
 8006134:	07da      	lsls	r2, r3, #31
 8006136:	d5de      	bpl.n	80060f6 <_dtoa_r+0xa36>
 8006138:	2b39      	cmp	r3, #57	@ 0x39
 800613a:	d1da      	bne.n	80060f2 <_dtoa_r+0xa32>
 800613c:	2339      	movs	r3, #57	@ 0x39
 800613e:	f88b 3000 	strb.w	r3, [fp]
 8006142:	4633      	mov	r3, r6
 8006144:	461e      	mov	r6, r3
 8006146:	3b01      	subs	r3, #1
 8006148:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800614c:	2a39      	cmp	r2, #57	@ 0x39
 800614e:	d04e      	beq.n	80061ee <_dtoa_r+0xb2e>
 8006150:	3201      	adds	r2, #1
 8006152:	701a      	strb	r2, [r3, #0]
 8006154:	e501      	b.n	8005b5a <_dtoa_r+0x49a>
 8006156:	2a00      	cmp	r2, #0
 8006158:	dd03      	ble.n	8006162 <_dtoa_r+0xaa2>
 800615a:	2b39      	cmp	r3, #57	@ 0x39
 800615c:	d0ee      	beq.n	800613c <_dtoa_r+0xa7c>
 800615e:	3301      	adds	r3, #1
 8006160:	e7c9      	b.n	80060f6 <_dtoa_r+0xa36>
 8006162:	9a00      	ldr	r2, [sp, #0]
 8006164:	9908      	ldr	r1, [sp, #32]
 8006166:	f802 3c01 	strb.w	r3, [r2, #-1]
 800616a:	428a      	cmp	r2, r1
 800616c:	d028      	beq.n	80061c0 <_dtoa_r+0xb00>
 800616e:	9902      	ldr	r1, [sp, #8]
 8006170:	2300      	movs	r3, #0
 8006172:	220a      	movs	r2, #10
 8006174:	4648      	mov	r0, r9
 8006176:	f000 f9d5 	bl	8006524 <__multadd>
 800617a:	42af      	cmp	r7, r5
 800617c:	9002      	str	r0, [sp, #8]
 800617e:	f04f 0300 	mov.w	r3, #0
 8006182:	f04f 020a 	mov.w	r2, #10
 8006186:	4639      	mov	r1, r7
 8006188:	4648      	mov	r0, r9
 800618a:	d107      	bne.n	800619c <_dtoa_r+0xadc>
 800618c:	f000 f9ca 	bl	8006524 <__multadd>
 8006190:	4607      	mov	r7, r0
 8006192:	4605      	mov	r5, r0
 8006194:	9b00      	ldr	r3, [sp, #0]
 8006196:	3301      	adds	r3, #1
 8006198:	9300      	str	r3, [sp, #0]
 800619a:	e777      	b.n	800608c <_dtoa_r+0x9cc>
 800619c:	f000 f9c2 	bl	8006524 <__multadd>
 80061a0:	4629      	mov	r1, r5
 80061a2:	4607      	mov	r7, r0
 80061a4:	2300      	movs	r3, #0
 80061a6:	220a      	movs	r2, #10
 80061a8:	4648      	mov	r0, r9
 80061aa:	f000 f9bb 	bl	8006524 <__multadd>
 80061ae:	4605      	mov	r5, r0
 80061b0:	e7f0      	b.n	8006194 <_dtoa_r+0xad4>
 80061b2:	f1bb 0f00 	cmp.w	fp, #0
 80061b6:	bfcc      	ite	gt
 80061b8:	465e      	movgt	r6, fp
 80061ba:	2601      	movle	r6, #1
 80061bc:	4456      	add	r6, sl
 80061be:	2700      	movs	r7, #0
 80061c0:	9902      	ldr	r1, [sp, #8]
 80061c2:	9300      	str	r3, [sp, #0]
 80061c4:	2201      	movs	r2, #1
 80061c6:	4648      	mov	r0, r9
 80061c8:	f000 fb50 	bl	800686c <__lshift>
 80061cc:	4621      	mov	r1, r4
 80061ce:	9002      	str	r0, [sp, #8]
 80061d0:	f000 fbb8 	bl	8006944 <__mcmp>
 80061d4:	2800      	cmp	r0, #0
 80061d6:	dcb4      	bgt.n	8006142 <_dtoa_r+0xa82>
 80061d8:	d102      	bne.n	80061e0 <_dtoa_r+0xb20>
 80061da:	9b00      	ldr	r3, [sp, #0]
 80061dc:	07db      	lsls	r3, r3, #31
 80061de:	d4b0      	bmi.n	8006142 <_dtoa_r+0xa82>
 80061e0:	4633      	mov	r3, r6
 80061e2:	461e      	mov	r6, r3
 80061e4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80061e8:	2a30      	cmp	r2, #48	@ 0x30
 80061ea:	d0fa      	beq.n	80061e2 <_dtoa_r+0xb22>
 80061ec:	e4b5      	b.n	8005b5a <_dtoa_r+0x49a>
 80061ee:	459a      	cmp	sl, r3
 80061f0:	d1a8      	bne.n	8006144 <_dtoa_r+0xa84>
 80061f2:	2331      	movs	r3, #49	@ 0x31
 80061f4:	f108 0801 	add.w	r8, r8, #1
 80061f8:	f88a 3000 	strb.w	r3, [sl]
 80061fc:	e4ad      	b.n	8005b5a <_dtoa_r+0x49a>
 80061fe:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006200:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800625c <_dtoa_r+0xb9c>
 8006204:	b11b      	cbz	r3, 800620e <_dtoa_r+0xb4e>
 8006206:	f10a 0308 	add.w	r3, sl, #8
 800620a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800620c:	6013      	str	r3, [r2, #0]
 800620e:	4650      	mov	r0, sl
 8006210:	b017      	add	sp, #92	@ 0x5c
 8006212:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006216:	9b07      	ldr	r3, [sp, #28]
 8006218:	2b01      	cmp	r3, #1
 800621a:	f77f ae2e 	ble.w	8005e7a <_dtoa_r+0x7ba>
 800621e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006220:	9308      	str	r3, [sp, #32]
 8006222:	2001      	movs	r0, #1
 8006224:	e64d      	b.n	8005ec2 <_dtoa_r+0x802>
 8006226:	f1bb 0f00 	cmp.w	fp, #0
 800622a:	f77f aed9 	ble.w	8005fe0 <_dtoa_r+0x920>
 800622e:	4656      	mov	r6, sl
 8006230:	9802      	ldr	r0, [sp, #8]
 8006232:	4621      	mov	r1, r4
 8006234:	f7ff f9b9 	bl	80055aa <quorem>
 8006238:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800623c:	f806 3b01 	strb.w	r3, [r6], #1
 8006240:	eba6 020a 	sub.w	r2, r6, sl
 8006244:	4593      	cmp	fp, r2
 8006246:	ddb4      	ble.n	80061b2 <_dtoa_r+0xaf2>
 8006248:	9902      	ldr	r1, [sp, #8]
 800624a:	2300      	movs	r3, #0
 800624c:	220a      	movs	r2, #10
 800624e:	4648      	mov	r0, r9
 8006250:	f000 f968 	bl	8006524 <__multadd>
 8006254:	9002      	str	r0, [sp, #8]
 8006256:	e7eb      	b.n	8006230 <_dtoa_r+0xb70>
 8006258:	08007814 	.word	0x08007814
 800625c:	08007798 	.word	0x08007798

08006260 <_free_r>:
 8006260:	b538      	push	{r3, r4, r5, lr}
 8006262:	4605      	mov	r5, r0
 8006264:	2900      	cmp	r1, #0
 8006266:	d041      	beq.n	80062ec <_free_r+0x8c>
 8006268:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800626c:	1f0c      	subs	r4, r1, #4
 800626e:	2b00      	cmp	r3, #0
 8006270:	bfb8      	it	lt
 8006272:	18e4      	addlt	r4, r4, r3
 8006274:	f000 f8e8 	bl	8006448 <__malloc_lock>
 8006278:	4a1d      	ldr	r2, [pc, #116]	@ (80062f0 <_free_r+0x90>)
 800627a:	6813      	ldr	r3, [r2, #0]
 800627c:	b933      	cbnz	r3, 800628c <_free_r+0x2c>
 800627e:	6063      	str	r3, [r4, #4]
 8006280:	6014      	str	r4, [r2, #0]
 8006282:	4628      	mov	r0, r5
 8006284:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006288:	f000 b8e4 	b.w	8006454 <__malloc_unlock>
 800628c:	42a3      	cmp	r3, r4
 800628e:	d908      	bls.n	80062a2 <_free_r+0x42>
 8006290:	6820      	ldr	r0, [r4, #0]
 8006292:	1821      	adds	r1, r4, r0
 8006294:	428b      	cmp	r3, r1
 8006296:	bf01      	itttt	eq
 8006298:	6819      	ldreq	r1, [r3, #0]
 800629a:	685b      	ldreq	r3, [r3, #4]
 800629c:	1809      	addeq	r1, r1, r0
 800629e:	6021      	streq	r1, [r4, #0]
 80062a0:	e7ed      	b.n	800627e <_free_r+0x1e>
 80062a2:	461a      	mov	r2, r3
 80062a4:	685b      	ldr	r3, [r3, #4]
 80062a6:	b10b      	cbz	r3, 80062ac <_free_r+0x4c>
 80062a8:	42a3      	cmp	r3, r4
 80062aa:	d9fa      	bls.n	80062a2 <_free_r+0x42>
 80062ac:	6811      	ldr	r1, [r2, #0]
 80062ae:	1850      	adds	r0, r2, r1
 80062b0:	42a0      	cmp	r0, r4
 80062b2:	d10b      	bne.n	80062cc <_free_r+0x6c>
 80062b4:	6820      	ldr	r0, [r4, #0]
 80062b6:	4401      	add	r1, r0
 80062b8:	1850      	adds	r0, r2, r1
 80062ba:	4283      	cmp	r3, r0
 80062bc:	6011      	str	r1, [r2, #0]
 80062be:	d1e0      	bne.n	8006282 <_free_r+0x22>
 80062c0:	6818      	ldr	r0, [r3, #0]
 80062c2:	685b      	ldr	r3, [r3, #4]
 80062c4:	6053      	str	r3, [r2, #4]
 80062c6:	4408      	add	r0, r1
 80062c8:	6010      	str	r0, [r2, #0]
 80062ca:	e7da      	b.n	8006282 <_free_r+0x22>
 80062cc:	d902      	bls.n	80062d4 <_free_r+0x74>
 80062ce:	230c      	movs	r3, #12
 80062d0:	602b      	str	r3, [r5, #0]
 80062d2:	e7d6      	b.n	8006282 <_free_r+0x22>
 80062d4:	6820      	ldr	r0, [r4, #0]
 80062d6:	1821      	adds	r1, r4, r0
 80062d8:	428b      	cmp	r3, r1
 80062da:	bf04      	itt	eq
 80062dc:	6819      	ldreq	r1, [r3, #0]
 80062de:	685b      	ldreq	r3, [r3, #4]
 80062e0:	6063      	str	r3, [r4, #4]
 80062e2:	bf04      	itt	eq
 80062e4:	1809      	addeq	r1, r1, r0
 80062e6:	6021      	streq	r1, [r4, #0]
 80062e8:	6054      	str	r4, [r2, #4]
 80062ea:	e7ca      	b.n	8006282 <_free_r+0x22>
 80062ec:	bd38      	pop	{r3, r4, r5, pc}
 80062ee:	bf00      	nop
 80062f0:	200003d8 	.word	0x200003d8

080062f4 <malloc>:
 80062f4:	4b02      	ldr	r3, [pc, #8]	@ (8006300 <malloc+0xc>)
 80062f6:	4601      	mov	r1, r0
 80062f8:	6818      	ldr	r0, [r3, #0]
 80062fa:	f000 b825 	b.w	8006348 <_malloc_r>
 80062fe:	bf00      	nop
 8006300:	20000018 	.word	0x20000018

08006304 <sbrk_aligned>:
 8006304:	b570      	push	{r4, r5, r6, lr}
 8006306:	4e0f      	ldr	r6, [pc, #60]	@ (8006344 <sbrk_aligned+0x40>)
 8006308:	460c      	mov	r4, r1
 800630a:	6831      	ldr	r1, [r6, #0]
 800630c:	4605      	mov	r5, r0
 800630e:	b911      	cbnz	r1, 8006316 <sbrk_aligned+0x12>
 8006310:	f000 fe3e 	bl	8006f90 <_sbrk_r>
 8006314:	6030      	str	r0, [r6, #0]
 8006316:	4621      	mov	r1, r4
 8006318:	4628      	mov	r0, r5
 800631a:	f000 fe39 	bl	8006f90 <_sbrk_r>
 800631e:	1c43      	adds	r3, r0, #1
 8006320:	d103      	bne.n	800632a <sbrk_aligned+0x26>
 8006322:	f04f 34ff 	mov.w	r4, #4294967295
 8006326:	4620      	mov	r0, r4
 8006328:	bd70      	pop	{r4, r5, r6, pc}
 800632a:	1cc4      	adds	r4, r0, #3
 800632c:	f024 0403 	bic.w	r4, r4, #3
 8006330:	42a0      	cmp	r0, r4
 8006332:	d0f8      	beq.n	8006326 <sbrk_aligned+0x22>
 8006334:	1a21      	subs	r1, r4, r0
 8006336:	4628      	mov	r0, r5
 8006338:	f000 fe2a 	bl	8006f90 <_sbrk_r>
 800633c:	3001      	adds	r0, #1
 800633e:	d1f2      	bne.n	8006326 <sbrk_aligned+0x22>
 8006340:	e7ef      	b.n	8006322 <sbrk_aligned+0x1e>
 8006342:	bf00      	nop
 8006344:	200003d4 	.word	0x200003d4

08006348 <_malloc_r>:
 8006348:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800634c:	1ccd      	adds	r5, r1, #3
 800634e:	f025 0503 	bic.w	r5, r5, #3
 8006352:	3508      	adds	r5, #8
 8006354:	2d0c      	cmp	r5, #12
 8006356:	bf38      	it	cc
 8006358:	250c      	movcc	r5, #12
 800635a:	2d00      	cmp	r5, #0
 800635c:	4606      	mov	r6, r0
 800635e:	db01      	blt.n	8006364 <_malloc_r+0x1c>
 8006360:	42a9      	cmp	r1, r5
 8006362:	d904      	bls.n	800636e <_malloc_r+0x26>
 8006364:	230c      	movs	r3, #12
 8006366:	6033      	str	r3, [r6, #0]
 8006368:	2000      	movs	r0, #0
 800636a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800636e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006444 <_malloc_r+0xfc>
 8006372:	f000 f869 	bl	8006448 <__malloc_lock>
 8006376:	f8d8 3000 	ldr.w	r3, [r8]
 800637a:	461c      	mov	r4, r3
 800637c:	bb44      	cbnz	r4, 80063d0 <_malloc_r+0x88>
 800637e:	4629      	mov	r1, r5
 8006380:	4630      	mov	r0, r6
 8006382:	f7ff ffbf 	bl	8006304 <sbrk_aligned>
 8006386:	1c43      	adds	r3, r0, #1
 8006388:	4604      	mov	r4, r0
 800638a:	d158      	bne.n	800643e <_malloc_r+0xf6>
 800638c:	f8d8 4000 	ldr.w	r4, [r8]
 8006390:	4627      	mov	r7, r4
 8006392:	2f00      	cmp	r7, #0
 8006394:	d143      	bne.n	800641e <_malloc_r+0xd6>
 8006396:	2c00      	cmp	r4, #0
 8006398:	d04b      	beq.n	8006432 <_malloc_r+0xea>
 800639a:	6823      	ldr	r3, [r4, #0]
 800639c:	4639      	mov	r1, r7
 800639e:	4630      	mov	r0, r6
 80063a0:	eb04 0903 	add.w	r9, r4, r3
 80063a4:	f000 fdf4 	bl	8006f90 <_sbrk_r>
 80063a8:	4581      	cmp	r9, r0
 80063aa:	d142      	bne.n	8006432 <_malloc_r+0xea>
 80063ac:	6821      	ldr	r1, [r4, #0]
 80063ae:	1a6d      	subs	r5, r5, r1
 80063b0:	4629      	mov	r1, r5
 80063b2:	4630      	mov	r0, r6
 80063b4:	f7ff ffa6 	bl	8006304 <sbrk_aligned>
 80063b8:	3001      	adds	r0, #1
 80063ba:	d03a      	beq.n	8006432 <_malloc_r+0xea>
 80063bc:	6823      	ldr	r3, [r4, #0]
 80063be:	442b      	add	r3, r5
 80063c0:	6023      	str	r3, [r4, #0]
 80063c2:	f8d8 3000 	ldr.w	r3, [r8]
 80063c6:	685a      	ldr	r2, [r3, #4]
 80063c8:	bb62      	cbnz	r2, 8006424 <_malloc_r+0xdc>
 80063ca:	f8c8 7000 	str.w	r7, [r8]
 80063ce:	e00f      	b.n	80063f0 <_malloc_r+0xa8>
 80063d0:	6822      	ldr	r2, [r4, #0]
 80063d2:	1b52      	subs	r2, r2, r5
 80063d4:	d420      	bmi.n	8006418 <_malloc_r+0xd0>
 80063d6:	2a0b      	cmp	r2, #11
 80063d8:	d917      	bls.n	800640a <_malloc_r+0xc2>
 80063da:	1961      	adds	r1, r4, r5
 80063dc:	42a3      	cmp	r3, r4
 80063de:	6025      	str	r5, [r4, #0]
 80063e0:	bf18      	it	ne
 80063e2:	6059      	strne	r1, [r3, #4]
 80063e4:	6863      	ldr	r3, [r4, #4]
 80063e6:	bf08      	it	eq
 80063e8:	f8c8 1000 	streq.w	r1, [r8]
 80063ec:	5162      	str	r2, [r4, r5]
 80063ee:	604b      	str	r3, [r1, #4]
 80063f0:	4630      	mov	r0, r6
 80063f2:	f000 f82f 	bl	8006454 <__malloc_unlock>
 80063f6:	f104 000b 	add.w	r0, r4, #11
 80063fa:	1d23      	adds	r3, r4, #4
 80063fc:	f020 0007 	bic.w	r0, r0, #7
 8006400:	1ac2      	subs	r2, r0, r3
 8006402:	bf1c      	itt	ne
 8006404:	1a1b      	subne	r3, r3, r0
 8006406:	50a3      	strne	r3, [r4, r2]
 8006408:	e7af      	b.n	800636a <_malloc_r+0x22>
 800640a:	6862      	ldr	r2, [r4, #4]
 800640c:	42a3      	cmp	r3, r4
 800640e:	bf0c      	ite	eq
 8006410:	f8c8 2000 	streq.w	r2, [r8]
 8006414:	605a      	strne	r2, [r3, #4]
 8006416:	e7eb      	b.n	80063f0 <_malloc_r+0xa8>
 8006418:	4623      	mov	r3, r4
 800641a:	6864      	ldr	r4, [r4, #4]
 800641c:	e7ae      	b.n	800637c <_malloc_r+0x34>
 800641e:	463c      	mov	r4, r7
 8006420:	687f      	ldr	r7, [r7, #4]
 8006422:	e7b6      	b.n	8006392 <_malloc_r+0x4a>
 8006424:	461a      	mov	r2, r3
 8006426:	685b      	ldr	r3, [r3, #4]
 8006428:	42a3      	cmp	r3, r4
 800642a:	d1fb      	bne.n	8006424 <_malloc_r+0xdc>
 800642c:	2300      	movs	r3, #0
 800642e:	6053      	str	r3, [r2, #4]
 8006430:	e7de      	b.n	80063f0 <_malloc_r+0xa8>
 8006432:	230c      	movs	r3, #12
 8006434:	6033      	str	r3, [r6, #0]
 8006436:	4630      	mov	r0, r6
 8006438:	f000 f80c 	bl	8006454 <__malloc_unlock>
 800643c:	e794      	b.n	8006368 <_malloc_r+0x20>
 800643e:	6005      	str	r5, [r0, #0]
 8006440:	e7d6      	b.n	80063f0 <_malloc_r+0xa8>
 8006442:	bf00      	nop
 8006444:	200003d8 	.word	0x200003d8

08006448 <__malloc_lock>:
 8006448:	4801      	ldr	r0, [pc, #4]	@ (8006450 <__malloc_lock+0x8>)
 800644a:	f7ff b8ac 	b.w	80055a6 <__retarget_lock_acquire_recursive>
 800644e:	bf00      	nop
 8006450:	200003d0 	.word	0x200003d0

08006454 <__malloc_unlock>:
 8006454:	4801      	ldr	r0, [pc, #4]	@ (800645c <__malloc_unlock+0x8>)
 8006456:	f7ff b8a7 	b.w	80055a8 <__retarget_lock_release_recursive>
 800645a:	bf00      	nop
 800645c:	200003d0 	.word	0x200003d0

08006460 <_Balloc>:
 8006460:	b570      	push	{r4, r5, r6, lr}
 8006462:	69c6      	ldr	r6, [r0, #28]
 8006464:	4604      	mov	r4, r0
 8006466:	460d      	mov	r5, r1
 8006468:	b976      	cbnz	r6, 8006488 <_Balloc+0x28>
 800646a:	2010      	movs	r0, #16
 800646c:	f7ff ff42 	bl	80062f4 <malloc>
 8006470:	4602      	mov	r2, r0
 8006472:	61e0      	str	r0, [r4, #28]
 8006474:	b920      	cbnz	r0, 8006480 <_Balloc+0x20>
 8006476:	4b18      	ldr	r3, [pc, #96]	@ (80064d8 <_Balloc+0x78>)
 8006478:	4818      	ldr	r0, [pc, #96]	@ (80064dc <_Balloc+0x7c>)
 800647a:	216b      	movs	r1, #107	@ 0x6b
 800647c:	f000 fda6 	bl	8006fcc <__assert_func>
 8006480:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006484:	6006      	str	r6, [r0, #0]
 8006486:	60c6      	str	r6, [r0, #12]
 8006488:	69e6      	ldr	r6, [r4, #28]
 800648a:	68f3      	ldr	r3, [r6, #12]
 800648c:	b183      	cbz	r3, 80064b0 <_Balloc+0x50>
 800648e:	69e3      	ldr	r3, [r4, #28]
 8006490:	68db      	ldr	r3, [r3, #12]
 8006492:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006496:	b9b8      	cbnz	r0, 80064c8 <_Balloc+0x68>
 8006498:	2101      	movs	r1, #1
 800649a:	fa01 f605 	lsl.w	r6, r1, r5
 800649e:	1d72      	adds	r2, r6, #5
 80064a0:	0092      	lsls	r2, r2, #2
 80064a2:	4620      	mov	r0, r4
 80064a4:	f000 fdb0 	bl	8007008 <_calloc_r>
 80064a8:	b160      	cbz	r0, 80064c4 <_Balloc+0x64>
 80064aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80064ae:	e00e      	b.n	80064ce <_Balloc+0x6e>
 80064b0:	2221      	movs	r2, #33	@ 0x21
 80064b2:	2104      	movs	r1, #4
 80064b4:	4620      	mov	r0, r4
 80064b6:	f000 fda7 	bl	8007008 <_calloc_r>
 80064ba:	69e3      	ldr	r3, [r4, #28]
 80064bc:	60f0      	str	r0, [r6, #12]
 80064be:	68db      	ldr	r3, [r3, #12]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d1e4      	bne.n	800648e <_Balloc+0x2e>
 80064c4:	2000      	movs	r0, #0
 80064c6:	bd70      	pop	{r4, r5, r6, pc}
 80064c8:	6802      	ldr	r2, [r0, #0]
 80064ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80064ce:	2300      	movs	r3, #0
 80064d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80064d4:	e7f7      	b.n	80064c6 <_Balloc+0x66>
 80064d6:	bf00      	nop
 80064d8:	080077a5 	.word	0x080077a5
 80064dc:	08007825 	.word	0x08007825

080064e0 <_Bfree>:
 80064e0:	b570      	push	{r4, r5, r6, lr}
 80064e2:	69c6      	ldr	r6, [r0, #28]
 80064e4:	4605      	mov	r5, r0
 80064e6:	460c      	mov	r4, r1
 80064e8:	b976      	cbnz	r6, 8006508 <_Bfree+0x28>
 80064ea:	2010      	movs	r0, #16
 80064ec:	f7ff ff02 	bl	80062f4 <malloc>
 80064f0:	4602      	mov	r2, r0
 80064f2:	61e8      	str	r0, [r5, #28]
 80064f4:	b920      	cbnz	r0, 8006500 <_Bfree+0x20>
 80064f6:	4b09      	ldr	r3, [pc, #36]	@ (800651c <_Bfree+0x3c>)
 80064f8:	4809      	ldr	r0, [pc, #36]	@ (8006520 <_Bfree+0x40>)
 80064fa:	218f      	movs	r1, #143	@ 0x8f
 80064fc:	f000 fd66 	bl	8006fcc <__assert_func>
 8006500:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006504:	6006      	str	r6, [r0, #0]
 8006506:	60c6      	str	r6, [r0, #12]
 8006508:	b13c      	cbz	r4, 800651a <_Bfree+0x3a>
 800650a:	69eb      	ldr	r3, [r5, #28]
 800650c:	6862      	ldr	r2, [r4, #4]
 800650e:	68db      	ldr	r3, [r3, #12]
 8006510:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006514:	6021      	str	r1, [r4, #0]
 8006516:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800651a:	bd70      	pop	{r4, r5, r6, pc}
 800651c:	080077a5 	.word	0x080077a5
 8006520:	08007825 	.word	0x08007825

08006524 <__multadd>:
 8006524:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006528:	690d      	ldr	r5, [r1, #16]
 800652a:	4607      	mov	r7, r0
 800652c:	460c      	mov	r4, r1
 800652e:	461e      	mov	r6, r3
 8006530:	f101 0c14 	add.w	ip, r1, #20
 8006534:	2000      	movs	r0, #0
 8006536:	f8dc 3000 	ldr.w	r3, [ip]
 800653a:	b299      	uxth	r1, r3
 800653c:	fb02 6101 	mla	r1, r2, r1, r6
 8006540:	0c1e      	lsrs	r6, r3, #16
 8006542:	0c0b      	lsrs	r3, r1, #16
 8006544:	fb02 3306 	mla	r3, r2, r6, r3
 8006548:	b289      	uxth	r1, r1
 800654a:	3001      	adds	r0, #1
 800654c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006550:	4285      	cmp	r5, r0
 8006552:	f84c 1b04 	str.w	r1, [ip], #4
 8006556:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800655a:	dcec      	bgt.n	8006536 <__multadd+0x12>
 800655c:	b30e      	cbz	r6, 80065a2 <__multadd+0x7e>
 800655e:	68a3      	ldr	r3, [r4, #8]
 8006560:	42ab      	cmp	r3, r5
 8006562:	dc19      	bgt.n	8006598 <__multadd+0x74>
 8006564:	6861      	ldr	r1, [r4, #4]
 8006566:	4638      	mov	r0, r7
 8006568:	3101      	adds	r1, #1
 800656a:	f7ff ff79 	bl	8006460 <_Balloc>
 800656e:	4680      	mov	r8, r0
 8006570:	b928      	cbnz	r0, 800657e <__multadd+0x5a>
 8006572:	4602      	mov	r2, r0
 8006574:	4b0c      	ldr	r3, [pc, #48]	@ (80065a8 <__multadd+0x84>)
 8006576:	480d      	ldr	r0, [pc, #52]	@ (80065ac <__multadd+0x88>)
 8006578:	21ba      	movs	r1, #186	@ 0xba
 800657a:	f000 fd27 	bl	8006fcc <__assert_func>
 800657e:	6922      	ldr	r2, [r4, #16]
 8006580:	3202      	adds	r2, #2
 8006582:	f104 010c 	add.w	r1, r4, #12
 8006586:	0092      	lsls	r2, r2, #2
 8006588:	300c      	adds	r0, #12
 800658a:	f000 fd11 	bl	8006fb0 <memcpy>
 800658e:	4621      	mov	r1, r4
 8006590:	4638      	mov	r0, r7
 8006592:	f7ff ffa5 	bl	80064e0 <_Bfree>
 8006596:	4644      	mov	r4, r8
 8006598:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800659c:	3501      	adds	r5, #1
 800659e:	615e      	str	r6, [r3, #20]
 80065a0:	6125      	str	r5, [r4, #16]
 80065a2:	4620      	mov	r0, r4
 80065a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065a8:	08007814 	.word	0x08007814
 80065ac:	08007825 	.word	0x08007825

080065b0 <__hi0bits>:
 80065b0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80065b4:	4603      	mov	r3, r0
 80065b6:	bf36      	itet	cc
 80065b8:	0403      	lslcc	r3, r0, #16
 80065ba:	2000      	movcs	r0, #0
 80065bc:	2010      	movcc	r0, #16
 80065be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80065c2:	bf3c      	itt	cc
 80065c4:	021b      	lslcc	r3, r3, #8
 80065c6:	3008      	addcc	r0, #8
 80065c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80065cc:	bf3c      	itt	cc
 80065ce:	011b      	lslcc	r3, r3, #4
 80065d0:	3004      	addcc	r0, #4
 80065d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065d6:	bf3c      	itt	cc
 80065d8:	009b      	lslcc	r3, r3, #2
 80065da:	3002      	addcc	r0, #2
 80065dc:	2b00      	cmp	r3, #0
 80065de:	db05      	blt.n	80065ec <__hi0bits+0x3c>
 80065e0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80065e4:	f100 0001 	add.w	r0, r0, #1
 80065e8:	bf08      	it	eq
 80065ea:	2020      	moveq	r0, #32
 80065ec:	4770      	bx	lr

080065ee <__lo0bits>:
 80065ee:	6803      	ldr	r3, [r0, #0]
 80065f0:	4602      	mov	r2, r0
 80065f2:	f013 0007 	ands.w	r0, r3, #7
 80065f6:	d00b      	beq.n	8006610 <__lo0bits+0x22>
 80065f8:	07d9      	lsls	r1, r3, #31
 80065fa:	d421      	bmi.n	8006640 <__lo0bits+0x52>
 80065fc:	0798      	lsls	r0, r3, #30
 80065fe:	bf49      	itett	mi
 8006600:	085b      	lsrmi	r3, r3, #1
 8006602:	089b      	lsrpl	r3, r3, #2
 8006604:	2001      	movmi	r0, #1
 8006606:	6013      	strmi	r3, [r2, #0]
 8006608:	bf5c      	itt	pl
 800660a:	6013      	strpl	r3, [r2, #0]
 800660c:	2002      	movpl	r0, #2
 800660e:	4770      	bx	lr
 8006610:	b299      	uxth	r1, r3
 8006612:	b909      	cbnz	r1, 8006618 <__lo0bits+0x2a>
 8006614:	0c1b      	lsrs	r3, r3, #16
 8006616:	2010      	movs	r0, #16
 8006618:	b2d9      	uxtb	r1, r3
 800661a:	b909      	cbnz	r1, 8006620 <__lo0bits+0x32>
 800661c:	3008      	adds	r0, #8
 800661e:	0a1b      	lsrs	r3, r3, #8
 8006620:	0719      	lsls	r1, r3, #28
 8006622:	bf04      	itt	eq
 8006624:	091b      	lsreq	r3, r3, #4
 8006626:	3004      	addeq	r0, #4
 8006628:	0799      	lsls	r1, r3, #30
 800662a:	bf04      	itt	eq
 800662c:	089b      	lsreq	r3, r3, #2
 800662e:	3002      	addeq	r0, #2
 8006630:	07d9      	lsls	r1, r3, #31
 8006632:	d403      	bmi.n	800663c <__lo0bits+0x4e>
 8006634:	085b      	lsrs	r3, r3, #1
 8006636:	f100 0001 	add.w	r0, r0, #1
 800663a:	d003      	beq.n	8006644 <__lo0bits+0x56>
 800663c:	6013      	str	r3, [r2, #0]
 800663e:	4770      	bx	lr
 8006640:	2000      	movs	r0, #0
 8006642:	4770      	bx	lr
 8006644:	2020      	movs	r0, #32
 8006646:	4770      	bx	lr

08006648 <__i2b>:
 8006648:	b510      	push	{r4, lr}
 800664a:	460c      	mov	r4, r1
 800664c:	2101      	movs	r1, #1
 800664e:	f7ff ff07 	bl	8006460 <_Balloc>
 8006652:	4602      	mov	r2, r0
 8006654:	b928      	cbnz	r0, 8006662 <__i2b+0x1a>
 8006656:	4b05      	ldr	r3, [pc, #20]	@ (800666c <__i2b+0x24>)
 8006658:	4805      	ldr	r0, [pc, #20]	@ (8006670 <__i2b+0x28>)
 800665a:	f240 1145 	movw	r1, #325	@ 0x145
 800665e:	f000 fcb5 	bl	8006fcc <__assert_func>
 8006662:	2301      	movs	r3, #1
 8006664:	6144      	str	r4, [r0, #20]
 8006666:	6103      	str	r3, [r0, #16]
 8006668:	bd10      	pop	{r4, pc}
 800666a:	bf00      	nop
 800666c:	08007814 	.word	0x08007814
 8006670:	08007825 	.word	0x08007825

08006674 <__multiply>:
 8006674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006678:	4617      	mov	r7, r2
 800667a:	690a      	ldr	r2, [r1, #16]
 800667c:	693b      	ldr	r3, [r7, #16]
 800667e:	429a      	cmp	r2, r3
 8006680:	bfa8      	it	ge
 8006682:	463b      	movge	r3, r7
 8006684:	4689      	mov	r9, r1
 8006686:	bfa4      	itt	ge
 8006688:	460f      	movge	r7, r1
 800668a:	4699      	movge	r9, r3
 800668c:	693d      	ldr	r5, [r7, #16]
 800668e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	6879      	ldr	r1, [r7, #4]
 8006696:	eb05 060a 	add.w	r6, r5, sl
 800669a:	42b3      	cmp	r3, r6
 800669c:	b085      	sub	sp, #20
 800669e:	bfb8      	it	lt
 80066a0:	3101      	addlt	r1, #1
 80066a2:	f7ff fedd 	bl	8006460 <_Balloc>
 80066a6:	b930      	cbnz	r0, 80066b6 <__multiply+0x42>
 80066a8:	4602      	mov	r2, r0
 80066aa:	4b41      	ldr	r3, [pc, #260]	@ (80067b0 <__multiply+0x13c>)
 80066ac:	4841      	ldr	r0, [pc, #260]	@ (80067b4 <__multiply+0x140>)
 80066ae:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80066b2:	f000 fc8b 	bl	8006fcc <__assert_func>
 80066b6:	f100 0414 	add.w	r4, r0, #20
 80066ba:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80066be:	4623      	mov	r3, r4
 80066c0:	2200      	movs	r2, #0
 80066c2:	4573      	cmp	r3, lr
 80066c4:	d320      	bcc.n	8006708 <__multiply+0x94>
 80066c6:	f107 0814 	add.w	r8, r7, #20
 80066ca:	f109 0114 	add.w	r1, r9, #20
 80066ce:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80066d2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80066d6:	9302      	str	r3, [sp, #8]
 80066d8:	1beb      	subs	r3, r5, r7
 80066da:	3b15      	subs	r3, #21
 80066dc:	f023 0303 	bic.w	r3, r3, #3
 80066e0:	3304      	adds	r3, #4
 80066e2:	3715      	adds	r7, #21
 80066e4:	42bd      	cmp	r5, r7
 80066e6:	bf38      	it	cc
 80066e8:	2304      	movcc	r3, #4
 80066ea:	9301      	str	r3, [sp, #4]
 80066ec:	9b02      	ldr	r3, [sp, #8]
 80066ee:	9103      	str	r1, [sp, #12]
 80066f0:	428b      	cmp	r3, r1
 80066f2:	d80c      	bhi.n	800670e <__multiply+0x9a>
 80066f4:	2e00      	cmp	r6, #0
 80066f6:	dd03      	ble.n	8006700 <__multiply+0x8c>
 80066f8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d055      	beq.n	80067ac <__multiply+0x138>
 8006700:	6106      	str	r6, [r0, #16]
 8006702:	b005      	add	sp, #20
 8006704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006708:	f843 2b04 	str.w	r2, [r3], #4
 800670c:	e7d9      	b.n	80066c2 <__multiply+0x4e>
 800670e:	f8b1 a000 	ldrh.w	sl, [r1]
 8006712:	f1ba 0f00 	cmp.w	sl, #0
 8006716:	d01f      	beq.n	8006758 <__multiply+0xe4>
 8006718:	46c4      	mov	ip, r8
 800671a:	46a1      	mov	r9, r4
 800671c:	2700      	movs	r7, #0
 800671e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006722:	f8d9 3000 	ldr.w	r3, [r9]
 8006726:	fa1f fb82 	uxth.w	fp, r2
 800672a:	b29b      	uxth	r3, r3
 800672c:	fb0a 330b 	mla	r3, sl, fp, r3
 8006730:	443b      	add	r3, r7
 8006732:	f8d9 7000 	ldr.w	r7, [r9]
 8006736:	0c12      	lsrs	r2, r2, #16
 8006738:	0c3f      	lsrs	r7, r7, #16
 800673a:	fb0a 7202 	mla	r2, sl, r2, r7
 800673e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006742:	b29b      	uxth	r3, r3
 8006744:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006748:	4565      	cmp	r5, ip
 800674a:	f849 3b04 	str.w	r3, [r9], #4
 800674e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006752:	d8e4      	bhi.n	800671e <__multiply+0xaa>
 8006754:	9b01      	ldr	r3, [sp, #4]
 8006756:	50e7      	str	r7, [r4, r3]
 8006758:	9b03      	ldr	r3, [sp, #12]
 800675a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800675e:	3104      	adds	r1, #4
 8006760:	f1b9 0f00 	cmp.w	r9, #0
 8006764:	d020      	beq.n	80067a8 <__multiply+0x134>
 8006766:	6823      	ldr	r3, [r4, #0]
 8006768:	4647      	mov	r7, r8
 800676a:	46a4      	mov	ip, r4
 800676c:	f04f 0a00 	mov.w	sl, #0
 8006770:	f8b7 b000 	ldrh.w	fp, [r7]
 8006774:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006778:	fb09 220b 	mla	r2, r9, fp, r2
 800677c:	4452      	add	r2, sl
 800677e:	b29b      	uxth	r3, r3
 8006780:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006784:	f84c 3b04 	str.w	r3, [ip], #4
 8006788:	f857 3b04 	ldr.w	r3, [r7], #4
 800678c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006790:	f8bc 3000 	ldrh.w	r3, [ip]
 8006794:	fb09 330a 	mla	r3, r9, sl, r3
 8006798:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800679c:	42bd      	cmp	r5, r7
 800679e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80067a2:	d8e5      	bhi.n	8006770 <__multiply+0xfc>
 80067a4:	9a01      	ldr	r2, [sp, #4]
 80067a6:	50a3      	str	r3, [r4, r2]
 80067a8:	3404      	adds	r4, #4
 80067aa:	e79f      	b.n	80066ec <__multiply+0x78>
 80067ac:	3e01      	subs	r6, #1
 80067ae:	e7a1      	b.n	80066f4 <__multiply+0x80>
 80067b0:	08007814 	.word	0x08007814
 80067b4:	08007825 	.word	0x08007825

080067b8 <__pow5mult>:
 80067b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067bc:	4615      	mov	r5, r2
 80067be:	f012 0203 	ands.w	r2, r2, #3
 80067c2:	4607      	mov	r7, r0
 80067c4:	460e      	mov	r6, r1
 80067c6:	d007      	beq.n	80067d8 <__pow5mult+0x20>
 80067c8:	4c25      	ldr	r4, [pc, #148]	@ (8006860 <__pow5mult+0xa8>)
 80067ca:	3a01      	subs	r2, #1
 80067cc:	2300      	movs	r3, #0
 80067ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80067d2:	f7ff fea7 	bl	8006524 <__multadd>
 80067d6:	4606      	mov	r6, r0
 80067d8:	10ad      	asrs	r5, r5, #2
 80067da:	d03d      	beq.n	8006858 <__pow5mult+0xa0>
 80067dc:	69fc      	ldr	r4, [r7, #28]
 80067de:	b97c      	cbnz	r4, 8006800 <__pow5mult+0x48>
 80067e0:	2010      	movs	r0, #16
 80067e2:	f7ff fd87 	bl	80062f4 <malloc>
 80067e6:	4602      	mov	r2, r0
 80067e8:	61f8      	str	r0, [r7, #28]
 80067ea:	b928      	cbnz	r0, 80067f8 <__pow5mult+0x40>
 80067ec:	4b1d      	ldr	r3, [pc, #116]	@ (8006864 <__pow5mult+0xac>)
 80067ee:	481e      	ldr	r0, [pc, #120]	@ (8006868 <__pow5mult+0xb0>)
 80067f0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80067f4:	f000 fbea 	bl	8006fcc <__assert_func>
 80067f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80067fc:	6004      	str	r4, [r0, #0]
 80067fe:	60c4      	str	r4, [r0, #12]
 8006800:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006804:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006808:	b94c      	cbnz	r4, 800681e <__pow5mult+0x66>
 800680a:	f240 2171 	movw	r1, #625	@ 0x271
 800680e:	4638      	mov	r0, r7
 8006810:	f7ff ff1a 	bl	8006648 <__i2b>
 8006814:	2300      	movs	r3, #0
 8006816:	f8c8 0008 	str.w	r0, [r8, #8]
 800681a:	4604      	mov	r4, r0
 800681c:	6003      	str	r3, [r0, #0]
 800681e:	f04f 0900 	mov.w	r9, #0
 8006822:	07eb      	lsls	r3, r5, #31
 8006824:	d50a      	bpl.n	800683c <__pow5mult+0x84>
 8006826:	4631      	mov	r1, r6
 8006828:	4622      	mov	r2, r4
 800682a:	4638      	mov	r0, r7
 800682c:	f7ff ff22 	bl	8006674 <__multiply>
 8006830:	4631      	mov	r1, r6
 8006832:	4680      	mov	r8, r0
 8006834:	4638      	mov	r0, r7
 8006836:	f7ff fe53 	bl	80064e0 <_Bfree>
 800683a:	4646      	mov	r6, r8
 800683c:	106d      	asrs	r5, r5, #1
 800683e:	d00b      	beq.n	8006858 <__pow5mult+0xa0>
 8006840:	6820      	ldr	r0, [r4, #0]
 8006842:	b938      	cbnz	r0, 8006854 <__pow5mult+0x9c>
 8006844:	4622      	mov	r2, r4
 8006846:	4621      	mov	r1, r4
 8006848:	4638      	mov	r0, r7
 800684a:	f7ff ff13 	bl	8006674 <__multiply>
 800684e:	6020      	str	r0, [r4, #0]
 8006850:	f8c0 9000 	str.w	r9, [r0]
 8006854:	4604      	mov	r4, r0
 8006856:	e7e4      	b.n	8006822 <__pow5mult+0x6a>
 8006858:	4630      	mov	r0, r6
 800685a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800685e:	bf00      	nop
 8006860:	080078d8 	.word	0x080078d8
 8006864:	080077a5 	.word	0x080077a5
 8006868:	08007825 	.word	0x08007825

0800686c <__lshift>:
 800686c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006870:	460c      	mov	r4, r1
 8006872:	6849      	ldr	r1, [r1, #4]
 8006874:	6923      	ldr	r3, [r4, #16]
 8006876:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800687a:	68a3      	ldr	r3, [r4, #8]
 800687c:	4607      	mov	r7, r0
 800687e:	4691      	mov	r9, r2
 8006880:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006884:	f108 0601 	add.w	r6, r8, #1
 8006888:	42b3      	cmp	r3, r6
 800688a:	db0b      	blt.n	80068a4 <__lshift+0x38>
 800688c:	4638      	mov	r0, r7
 800688e:	f7ff fde7 	bl	8006460 <_Balloc>
 8006892:	4605      	mov	r5, r0
 8006894:	b948      	cbnz	r0, 80068aa <__lshift+0x3e>
 8006896:	4602      	mov	r2, r0
 8006898:	4b28      	ldr	r3, [pc, #160]	@ (800693c <__lshift+0xd0>)
 800689a:	4829      	ldr	r0, [pc, #164]	@ (8006940 <__lshift+0xd4>)
 800689c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80068a0:	f000 fb94 	bl	8006fcc <__assert_func>
 80068a4:	3101      	adds	r1, #1
 80068a6:	005b      	lsls	r3, r3, #1
 80068a8:	e7ee      	b.n	8006888 <__lshift+0x1c>
 80068aa:	2300      	movs	r3, #0
 80068ac:	f100 0114 	add.w	r1, r0, #20
 80068b0:	f100 0210 	add.w	r2, r0, #16
 80068b4:	4618      	mov	r0, r3
 80068b6:	4553      	cmp	r3, sl
 80068b8:	db33      	blt.n	8006922 <__lshift+0xb6>
 80068ba:	6920      	ldr	r0, [r4, #16]
 80068bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80068c0:	f104 0314 	add.w	r3, r4, #20
 80068c4:	f019 091f 	ands.w	r9, r9, #31
 80068c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80068cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80068d0:	d02b      	beq.n	800692a <__lshift+0xbe>
 80068d2:	f1c9 0e20 	rsb	lr, r9, #32
 80068d6:	468a      	mov	sl, r1
 80068d8:	2200      	movs	r2, #0
 80068da:	6818      	ldr	r0, [r3, #0]
 80068dc:	fa00 f009 	lsl.w	r0, r0, r9
 80068e0:	4310      	orrs	r0, r2
 80068e2:	f84a 0b04 	str.w	r0, [sl], #4
 80068e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80068ea:	459c      	cmp	ip, r3
 80068ec:	fa22 f20e 	lsr.w	r2, r2, lr
 80068f0:	d8f3      	bhi.n	80068da <__lshift+0x6e>
 80068f2:	ebac 0304 	sub.w	r3, ip, r4
 80068f6:	3b15      	subs	r3, #21
 80068f8:	f023 0303 	bic.w	r3, r3, #3
 80068fc:	3304      	adds	r3, #4
 80068fe:	f104 0015 	add.w	r0, r4, #21
 8006902:	4560      	cmp	r0, ip
 8006904:	bf88      	it	hi
 8006906:	2304      	movhi	r3, #4
 8006908:	50ca      	str	r2, [r1, r3]
 800690a:	b10a      	cbz	r2, 8006910 <__lshift+0xa4>
 800690c:	f108 0602 	add.w	r6, r8, #2
 8006910:	3e01      	subs	r6, #1
 8006912:	4638      	mov	r0, r7
 8006914:	612e      	str	r6, [r5, #16]
 8006916:	4621      	mov	r1, r4
 8006918:	f7ff fde2 	bl	80064e0 <_Bfree>
 800691c:	4628      	mov	r0, r5
 800691e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006922:	f842 0f04 	str.w	r0, [r2, #4]!
 8006926:	3301      	adds	r3, #1
 8006928:	e7c5      	b.n	80068b6 <__lshift+0x4a>
 800692a:	3904      	subs	r1, #4
 800692c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006930:	f841 2f04 	str.w	r2, [r1, #4]!
 8006934:	459c      	cmp	ip, r3
 8006936:	d8f9      	bhi.n	800692c <__lshift+0xc0>
 8006938:	e7ea      	b.n	8006910 <__lshift+0xa4>
 800693a:	bf00      	nop
 800693c:	08007814 	.word	0x08007814
 8006940:	08007825 	.word	0x08007825

08006944 <__mcmp>:
 8006944:	690a      	ldr	r2, [r1, #16]
 8006946:	4603      	mov	r3, r0
 8006948:	6900      	ldr	r0, [r0, #16]
 800694a:	1a80      	subs	r0, r0, r2
 800694c:	b530      	push	{r4, r5, lr}
 800694e:	d10e      	bne.n	800696e <__mcmp+0x2a>
 8006950:	3314      	adds	r3, #20
 8006952:	3114      	adds	r1, #20
 8006954:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006958:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800695c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006960:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006964:	4295      	cmp	r5, r2
 8006966:	d003      	beq.n	8006970 <__mcmp+0x2c>
 8006968:	d205      	bcs.n	8006976 <__mcmp+0x32>
 800696a:	f04f 30ff 	mov.w	r0, #4294967295
 800696e:	bd30      	pop	{r4, r5, pc}
 8006970:	42a3      	cmp	r3, r4
 8006972:	d3f3      	bcc.n	800695c <__mcmp+0x18>
 8006974:	e7fb      	b.n	800696e <__mcmp+0x2a>
 8006976:	2001      	movs	r0, #1
 8006978:	e7f9      	b.n	800696e <__mcmp+0x2a>
	...

0800697c <__mdiff>:
 800697c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006980:	4689      	mov	r9, r1
 8006982:	4606      	mov	r6, r0
 8006984:	4611      	mov	r1, r2
 8006986:	4648      	mov	r0, r9
 8006988:	4614      	mov	r4, r2
 800698a:	f7ff ffdb 	bl	8006944 <__mcmp>
 800698e:	1e05      	subs	r5, r0, #0
 8006990:	d112      	bne.n	80069b8 <__mdiff+0x3c>
 8006992:	4629      	mov	r1, r5
 8006994:	4630      	mov	r0, r6
 8006996:	f7ff fd63 	bl	8006460 <_Balloc>
 800699a:	4602      	mov	r2, r0
 800699c:	b928      	cbnz	r0, 80069aa <__mdiff+0x2e>
 800699e:	4b3f      	ldr	r3, [pc, #252]	@ (8006a9c <__mdiff+0x120>)
 80069a0:	f240 2137 	movw	r1, #567	@ 0x237
 80069a4:	483e      	ldr	r0, [pc, #248]	@ (8006aa0 <__mdiff+0x124>)
 80069a6:	f000 fb11 	bl	8006fcc <__assert_func>
 80069aa:	2301      	movs	r3, #1
 80069ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80069b0:	4610      	mov	r0, r2
 80069b2:	b003      	add	sp, #12
 80069b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069b8:	bfbc      	itt	lt
 80069ba:	464b      	movlt	r3, r9
 80069bc:	46a1      	movlt	r9, r4
 80069be:	4630      	mov	r0, r6
 80069c0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80069c4:	bfba      	itte	lt
 80069c6:	461c      	movlt	r4, r3
 80069c8:	2501      	movlt	r5, #1
 80069ca:	2500      	movge	r5, #0
 80069cc:	f7ff fd48 	bl	8006460 <_Balloc>
 80069d0:	4602      	mov	r2, r0
 80069d2:	b918      	cbnz	r0, 80069dc <__mdiff+0x60>
 80069d4:	4b31      	ldr	r3, [pc, #196]	@ (8006a9c <__mdiff+0x120>)
 80069d6:	f240 2145 	movw	r1, #581	@ 0x245
 80069da:	e7e3      	b.n	80069a4 <__mdiff+0x28>
 80069dc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80069e0:	6926      	ldr	r6, [r4, #16]
 80069e2:	60c5      	str	r5, [r0, #12]
 80069e4:	f109 0310 	add.w	r3, r9, #16
 80069e8:	f109 0514 	add.w	r5, r9, #20
 80069ec:	f104 0e14 	add.w	lr, r4, #20
 80069f0:	f100 0b14 	add.w	fp, r0, #20
 80069f4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80069f8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80069fc:	9301      	str	r3, [sp, #4]
 80069fe:	46d9      	mov	r9, fp
 8006a00:	f04f 0c00 	mov.w	ip, #0
 8006a04:	9b01      	ldr	r3, [sp, #4]
 8006a06:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006a0a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006a0e:	9301      	str	r3, [sp, #4]
 8006a10:	fa1f f38a 	uxth.w	r3, sl
 8006a14:	4619      	mov	r1, r3
 8006a16:	b283      	uxth	r3, r0
 8006a18:	1acb      	subs	r3, r1, r3
 8006a1a:	0c00      	lsrs	r0, r0, #16
 8006a1c:	4463      	add	r3, ip
 8006a1e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006a22:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006a26:	b29b      	uxth	r3, r3
 8006a28:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006a2c:	4576      	cmp	r6, lr
 8006a2e:	f849 3b04 	str.w	r3, [r9], #4
 8006a32:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006a36:	d8e5      	bhi.n	8006a04 <__mdiff+0x88>
 8006a38:	1b33      	subs	r3, r6, r4
 8006a3a:	3b15      	subs	r3, #21
 8006a3c:	f023 0303 	bic.w	r3, r3, #3
 8006a40:	3415      	adds	r4, #21
 8006a42:	3304      	adds	r3, #4
 8006a44:	42a6      	cmp	r6, r4
 8006a46:	bf38      	it	cc
 8006a48:	2304      	movcc	r3, #4
 8006a4a:	441d      	add	r5, r3
 8006a4c:	445b      	add	r3, fp
 8006a4e:	461e      	mov	r6, r3
 8006a50:	462c      	mov	r4, r5
 8006a52:	4544      	cmp	r4, r8
 8006a54:	d30e      	bcc.n	8006a74 <__mdiff+0xf8>
 8006a56:	f108 0103 	add.w	r1, r8, #3
 8006a5a:	1b49      	subs	r1, r1, r5
 8006a5c:	f021 0103 	bic.w	r1, r1, #3
 8006a60:	3d03      	subs	r5, #3
 8006a62:	45a8      	cmp	r8, r5
 8006a64:	bf38      	it	cc
 8006a66:	2100      	movcc	r1, #0
 8006a68:	440b      	add	r3, r1
 8006a6a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006a6e:	b191      	cbz	r1, 8006a96 <__mdiff+0x11a>
 8006a70:	6117      	str	r7, [r2, #16]
 8006a72:	e79d      	b.n	80069b0 <__mdiff+0x34>
 8006a74:	f854 1b04 	ldr.w	r1, [r4], #4
 8006a78:	46e6      	mov	lr, ip
 8006a7a:	0c08      	lsrs	r0, r1, #16
 8006a7c:	fa1c fc81 	uxtah	ip, ip, r1
 8006a80:	4471      	add	r1, lr
 8006a82:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006a86:	b289      	uxth	r1, r1
 8006a88:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006a8c:	f846 1b04 	str.w	r1, [r6], #4
 8006a90:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006a94:	e7dd      	b.n	8006a52 <__mdiff+0xd6>
 8006a96:	3f01      	subs	r7, #1
 8006a98:	e7e7      	b.n	8006a6a <__mdiff+0xee>
 8006a9a:	bf00      	nop
 8006a9c:	08007814 	.word	0x08007814
 8006aa0:	08007825 	.word	0x08007825

08006aa4 <__d2b>:
 8006aa4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006aa8:	460f      	mov	r7, r1
 8006aaa:	2101      	movs	r1, #1
 8006aac:	ec59 8b10 	vmov	r8, r9, d0
 8006ab0:	4616      	mov	r6, r2
 8006ab2:	f7ff fcd5 	bl	8006460 <_Balloc>
 8006ab6:	4604      	mov	r4, r0
 8006ab8:	b930      	cbnz	r0, 8006ac8 <__d2b+0x24>
 8006aba:	4602      	mov	r2, r0
 8006abc:	4b23      	ldr	r3, [pc, #140]	@ (8006b4c <__d2b+0xa8>)
 8006abe:	4824      	ldr	r0, [pc, #144]	@ (8006b50 <__d2b+0xac>)
 8006ac0:	f240 310f 	movw	r1, #783	@ 0x30f
 8006ac4:	f000 fa82 	bl	8006fcc <__assert_func>
 8006ac8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006acc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006ad0:	b10d      	cbz	r5, 8006ad6 <__d2b+0x32>
 8006ad2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006ad6:	9301      	str	r3, [sp, #4]
 8006ad8:	f1b8 0300 	subs.w	r3, r8, #0
 8006adc:	d023      	beq.n	8006b26 <__d2b+0x82>
 8006ade:	4668      	mov	r0, sp
 8006ae0:	9300      	str	r3, [sp, #0]
 8006ae2:	f7ff fd84 	bl	80065ee <__lo0bits>
 8006ae6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006aea:	b1d0      	cbz	r0, 8006b22 <__d2b+0x7e>
 8006aec:	f1c0 0320 	rsb	r3, r0, #32
 8006af0:	fa02 f303 	lsl.w	r3, r2, r3
 8006af4:	430b      	orrs	r3, r1
 8006af6:	40c2      	lsrs	r2, r0
 8006af8:	6163      	str	r3, [r4, #20]
 8006afa:	9201      	str	r2, [sp, #4]
 8006afc:	9b01      	ldr	r3, [sp, #4]
 8006afe:	61a3      	str	r3, [r4, #24]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	bf0c      	ite	eq
 8006b04:	2201      	moveq	r2, #1
 8006b06:	2202      	movne	r2, #2
 8006b08:	6122      	str	r2, [r4, #16]
 8006b0a:	b1a5      	cbz	r5, 8006b36 <__d2b+0x92>
 8006b0c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006b10:	4405      	add	r5, r0
 8006b12:	603d      	str	r5, [r7, #0]
 8006b14:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006b18:	6030      	str	r0, [r6, #0]
 8006b1a:	4620      	mov	r0, r4
 8006b1c:	b003      	add	sp, #12
 8006b1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006b22:	6161      	str	r1, [r4, #20]
 8006b24:	e7ea      	b.n	8006afc <__d2b+0x58>
 8006b26:	a801      	add	r0, sp, #4
 8006b28:	f7ff fd61 	bl	80065ee <__lo0bits>
 8006b2c:	9b01      	ldr	r3, [sp, #4]
 8006b2e:	6163      	str	r3, [r4, #20]
 8006b30:	3020      	adds	r0, #32
 8006b32:	2201      	movs	r2, #1
 8006b34:	e7e8      	b.n	8006b08 <__d2b+0x64>
 8006b36:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006b3a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006b3e:	6038      	str	r0, [r7, #0]
 8006b40:	6918      	ldr	r0, [r3, #16]
 8006b42:	f7ff fd35 	bl	80065b0 <__hi0bits>
 8006b46:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006b4a:	e7e5      	b.n	8006b18 <__d2b+0x74>
 8006b4c:	08007814 	.word	0x08007814
 8006b50:	08007825 	.word	0x08007825

08006b54 <__ssputs_r>:
 8006b54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b58:	688e      	ldr	r6, [r1, #8]
 8006b5a:	461f      	mov	r7, r3
 8006b5c:	42be      	cmp	r6, r7
 8006b5e:	680b      	ldr	r3, [r1, #0]
 8006b60:	4682      	mov	sl, r0
 8006b62:	460c      	mov	r4, r1
 8006b64:	4690      	mov	r8, r2
 8006b66:	d82d      	bhi.n	8006bc4 <__ssputs_r+0x70>
 8006b68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006b6c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006b70:	d026      	beq.n	8006bc0 <__ssputs_r+0x6c>
 8006b72:	6965      	ldr	r5, [r4, #20]
 8006b74:	6909      	ldr	r1, [r1, #16]
 8006b76:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006b7a:	eba3 0901 	sub.w	r9, r3, r1
 8006b7e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006b82:	1c7b      	adds	r3, r7, #1
 8006b84:	444b      	add	r3, r9
 8006b86:	106d      	asrs	r5, r5, #1
 8006b88:	429d      	cmp	r5, r3
 8006b8a:	bf38      	it	cc
 8006b8c:	461d      	movcc	r5, r3
 8006b8e:	0553      	lsls	r3, r2, #21
 8006b90:	d527      	bpl.n	8006be2 <__ssputs_r+0x8e>
 8006b92:	4629      	mov	r1, r5
 8006b94:	f7ff fbd8 	bl	8006348 <_malloc_r>
 8006b98:	4606      	mov	r6, r0
 8006b9a:	b360      	cbz	r0, 8006bf6 <__ssputs_r+0xa2>
 8006b9c:	6921      	ldr	r1, [r4, #16]
 8006b9e:	464a      	mov	r2, r9
 8006ba0:	f000 fa06 	bl	8006fb0 <memcpy>
 8006ba4:	89a3      	ldrh	r3, [r4, #12]
 8006ba6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006baa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bae:	81a3      	strh	r3, [r4, #12]
 8006bb0:	6126      	str	r6, [r4, #16]
 8006bb2:	6165      	str	r5, [r4, #20]
 8006bb4:	444e      	add	r6, r9
 8006bb6:	eba5 0509 	sub.w	r5, r5, r9
 8006bba:	6026      	str	r6, [r4, #0]
 8006bbc:	60a5      	str	r5, [r4, #8]
 8006bbe:	463e      	mov	r6, r7
 8006bc0:	42be      	cmp	r6, r7
 8006bc2:	d900      	bls.n	8006bc6 <__ssputs_r+0x72>
 8006bc4:	463e      	mov	r6, r7
 8006bc6:	6820      	ldr	r0, [r4, #0]
 8006bc8:	4632      	mov	r2, r6
 8006bca:	4641      	mov	r1, r8
 8006bcc:	f000 f9c6 	bl	8006f5c <memmove>
 8006bd0:	68a3      	ldr	r3, [r4, #8]
 8006bd2:	1b9b      	subs	r3, r3, r6
 8006bd4:	60a3      	str	r3, [r4, #8]
 8006bd6:	6823      	ldr	r3, [r4, #0]
 8006bd8:	4433      	add	r3, r6
 8006bda:	6023      	str	r3, [r4, #0]
 8006bdc:	2000      	movs	r0, #0
 8006bde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006be2:	462a      	mov	r2, r5
 8006be4:	f000 fa36 	bl	8007054 <_realloc_r>
 8006be8:	4606      	mov	r6, r0
 8006bea:	2800      	cmp	r0, #0
 8006bec:	d1e0      	bne.n	8006bb0 <__ssputs_r+0x5c>
 8006bee:	6921      	ldr	r1, [r4, #16]
 8006bf0:	4650      	mov	r0, sl
 8006bf2:	f7ff fb35 	bl	8006260 <_free_r>
 8006bf6:	230c      	movs	r3, #12
 8006bf8:	f8ca 3000 	str.w	r3, [sl]
 8006bfc:	89a3      	ldrh	r3, [r4, #12]
 8006bfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c02:	81a3      	strh	r3, [r4, #12]
 8006c04:	f04f 30ff 	mov.w	r0, #4294967295
 8006c08:	e7e9      	b.n	8006bde <__ssputs_r+0x8a>
	...

08006c0c <_svfiprintf_r>:
 8006c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c10:	4698      	mov	r8, r3
 8006c12:	898b      	ldrh	r3, [r1, #12]
 8006c14:	061b      	lsls	r3, r3, #24
 8006c16:	b09d      	sub	sp, #116	@ 0x74
 8006c18:	4607      	mov	r7, r0
 8006c1a:	460d      	mov	r5, r1
 8006c1c:	4614      	mov	r4, r2
 8006c1e:	d510      	bpl.n	8006c42 <_svfiprintf_r+0x36>
 8006c20:	690b      	ldr	r3, [r1, #16]
 8006c22:	b973      	cbnz	r3, 8006c42 <_svfiprintf_r+0x36>
 8006c24:	2140      	movs	r1, #64	@ 0x40
 8006c26:	f7ff fb8f 	bl	8006348 <_malloc_r>
 8006c2a:	6028      	str	r0, [r5, #0]
 8006c2c:	6128      	str	r0, [r5, #16]
 8006c2e:	b930      	cbnz	r0, 8006c3e <_svfiprintf_r+0x32>
 8006c30:	230c      	movs	r3, #12
 8006c32:	603b      	str	r3, [r7, #0]
 8006c34:	f04f 30ff 	mov.w	r0, #4294967295
 8006c38:	b01d      	add	sp, #116	@ 0x74
 8006c3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c3e:	2340      	movs	r3, #64	@ 0x40
 8006c40:	616b      	str	r3, [r5, #20]
 8006c42:	2300      	movs	r3, #0
 8006c44:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c46:	2320      	movs	r3, #32
 8006c48:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006c4c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c50:	2330      	movs	r3, #48	@ 0x30
 8006c52:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006df0 <_svfiprintf_r+0x1e4>
 8006c56:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006c5a:	f04f 0901 	mov.w	r9, #1
 8006c5e:	4623      	mov	r3, r4
 8006c60:	469a      	mov	sl, r3
 8006c62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c66:	b10a      	cbz	r2, 8006c6c <_svfiprintf_r+0x60>
 8006c68:	2a25      	cmp	r2, #37	@ 0x25
 8006c6a:	d1f9      	bne.n	8006c60 <_svfiprintf_r+0x54>
 8006c6c:	ebba 0b04 	subs.w	fp, sl, r4
 8006c70:	d00b      	beq.n	8006c8a <_svfiprintf_r+0x7e>
 8006c72:	465b      	mov	r3, fp
 8006c74:	4622      	mov	r2, r4
 8006c76:	4629      	mov	r1, r5
 8006c78:	4638      	mov	r0, r7
 8006c7a:	f7ff ff6b 	bl	8006b54 <__ssputs_r>
 8006c7e:	3001      	adds	r0, #1
 8006c80:	f000 80a7 	beq.w	8006dd2 <_svfiprintf_r+0x1c6>
 8006c84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c86:	445a      	add	r2, fp
 8006c88:	9209      	str	r2, [sp, #36]	@ 0x24
 8006c8a:	f89a 3000 	ldrb.w	r3, [sl]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	f000 809f 	beq.w	8006dd2 <_svfiprintf_r+0x1c6>
 8006c94:	2300      	movs	r3, #0
 8006c96:	f04f 32ff 	mov.w	r2, #4294967295
 8006c9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c9e:	f10a 0a01 	add.w	sl, sl, #1
 8006ca2:	9304      	str	r3, [sp, #16]
 8006ca4:	9307      	str	r3, [sp, #28]
 8006ca6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006caa:	931a      	str	r3, [sp, #104]	@ 0x68
 8006cac:	4654      	mov	r4, sl
 8006cae:	2205      	movs	r2, #5
 8006cb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cb4:	484e      	ldr	r0, [pc, #312]	@ (8006df0 <_svfiprintf_r+0x1e4>)
 8006cb6:	f7f9 fa8b 	bl	80001d0 <memchr>
 8006cba:	9a04      	ldr	r2, [sp, #16]
 8006cbc:	b9d8      	cbnz	r0, 8006cf6 <_svfiprintf_r+0xea>
 8006cbe:	06d0      	lsls	r0, r2, #27
 8006cc0:	bf44      	itt	mi
 8006cc2:	2320      	movmi	r3, #32
 8006cc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006cc8:	0711      	lsls	r1, r2, #28
 8006cca:	bf44      	itt	mi
 8006ccc:	232b      	movmi	r3, #43	@ 0x2b
 8006cce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006cd2:	f89a 3000 	ldrb.w	r3, [sl]
 8006cd6:	2b2a      	cmp	r3, #42	@ 0x2a
 8006cd8:	d015      	beq.n	8006d06 <_svfiprintf_r+0xfa>
 8006cda:	9a07      	ldr	r2, [sp, #28]
 8006cdc:	4654      	mov	r4, sl
 8006cde:	2000      	movs	r0, #0
 8006ce0:	f04f 0c0a 	mov.w	ip, #10
 8006ce4:	4621      	mov	r1, r4
 8006ce6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006cea:	3b30      	subs	r3, #48	@ 0x30
 8006cec:	2b09      	cmp	r3, #9
 8006cee:	d94b      	bls.n	8006d88 <_svfiprintf_r+0x17c>
 8006cf0:	b1b0      	cbz	r0, 8006d20 <_svfiprintf_r+0x114>
 8006cf2:	9207      	str	r2, [sp, #28]
 8006cf4:	e014      	b.n	8006d20 <_svfiprintf_r+0x114>
 8006cf6:	eba0 0308 	sub.w	r3, r0, r8
 8006cfa:	fa09 f303 	lsl.w	r3, r9, r3
 8006cfe:	4313      	orrs	r3, r2
 8006d00:	9304      	str	r3, [sp, #16]
 8006d02:	46a2      	mov	sl, r4
 8006d04:	e7d2      	b.n	8006cac <_svfiprintf_r+0xa0>
 8006d06:	9b03      	ldr	r3, [sp, #12]
 8006d08:	1d19      	adds	r1, r3, #4
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	9103      	str	r1, [sp, #12]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	bfbb      	ittet	lt
 8006d12:	425b      	neglt	r3, r3
 8006d14:	f042 0202 	orrlt.w	r2, r2, #2
 8006d18:	9307      	strge	r3, [sp, #28]
 8006d1a:	9307      	strlt	r3, [sp, #28]
 8006d1c:	bfb8      	it	lt
 8006d1e:	9204      	strlt	r2, [sp, #16]
 8006d20:	7823      	ldrb	r3, [r4, #0]
 8006d22:	2b2e      	cmp	r3, #46	@ 0x2e
 8006d24:	d10a      	bne.n	8006d3c <_svfiprintf_r+0x130>
 8006d26:	7863      	ldrb	r3, [r4, #1]
 8006d28:	2b2a      	cmp	r3, #42	@ 0x2a
 8006d2a:	d132      	bne.n	8006d92 <_svfiprintf_r+0x186>
 8006d2c:	9b03      	ldr	r3, [sp, #12]
 8006d2e:	1d1a      	adds	r2, r3, #4
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	9203      	str	r2, [sp, #12]
 8006d34:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006d38:	3402      	adds	r4, #2
 8006d3a:	9305      	str	r3, [sp, #20]
 8006d3c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006e00 <_svfiprintf_r+0x1f4>
 8006d40:	7821      	ldrb	r1, [r4, #0]
 8006d42:	2203      	movs	r2, #3
 8006d44:	4650      	mov	r0, sl
 8006d46:	f7f9 fa43 	bl	80001d0 <memchr>
 8006d4a:	b138      	cbz	r0, 8006d5c <_svfiprintf_r+0x150>
 8006d4c:	9b04      	ldr	r3, [sp, #16]
 8006d4e:	eba0 000a 	sub.w	r0, r0, sl
 8006d52:	2240      	movs	r2, #64	@ 0x40
 8006d54:	4082      	lsls	r2, r0
 8006d56:	4313      	orrs	r3, r2
 8006d58:	3401      	adds	r4, #1
 8006d5a:	9304      	str	r3, [sp, #16]
 8006d5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d60:	4824      	ldr	r0, [pc, #144]	@ (8006df4 <_svfiprintf_r+0x1e8>)
 8006d62:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006d66:	2206      	movs	r2, #6
 8006d68:	f7f9 fa32 	bl	80001d0 <memchr>
 8006d6c:	2800      	cmp	r0, #0
 8006d6e:	d036      	beq.n	8006dde <_svfiprintf_r+0x1d2>
 8006d70:	4b21      	ldr	r3, [pc, #132]	@ (8006df8 <_svfiprintf_r+0x1ec>)
 8006d72:	bb1b      	cbnz	r3, 8006dbc <_svfiprintf_r+0x1b0>
 8006d74:	9b03      	ldr	r3, [sp, #12]
 8006d76:	3307      	adds	r3, #7
 8006d78:	f023 0307 	bic.w	r3, r3, #7
 8006d7c:	3308      	adds	r3, #8
 8006d7e:	9303      	str	r3, [sp, #12]
 8006d80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d82:	4433      	add	r3, r6
 8006d84:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d86:	e76a      	b.n	8006c5e <_svfiprintf_r+0x52>
 8006d88:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d8c:	460c      	mov	r4, r1
 8006d8e:	2001      	movs	r0, #1
 8006d90:	e7a8      	b.n	8006ce4 <_svfiprintf_r+0xd8>
 8006d92:	2300      	movs	r3, #0
 8006d94:	3401      	adds	r4, #1
 8006d96:	9305      	str	r3, [sp, #20]
 8006d98:	4619      	mov	r1, r3
 8006d9a:	f04f 0c0a 	mov.w	ip, #10
 8006d9e:	4620      	mov	r0, r4
 8006da0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006da4:	3a30      	subs	r2, #48	@ 0x30
 8006da6:	2a09      	cmp	r2, #9
 8006da8:	d903      	bls.n	8006db2 <_svfiprintf_r+0x1a6>
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d0c6      	beq.n	8006d3c <_svfiprintf_r+0x130>
 8006dae:	9105      	str	r1, [sp, #20]
 8006db0:	e7c4      	b.n	8006d3c <_svfiprintf_r+0x130>
 8006db2:	fb0c 2101 	mla	r1, ip, r1, r2
 8006db6:	4604      	mov	r4, r0
 8006db8:	2301      	movs	r3, #1
 8006dba:	e7f0      	b.n	8006d9e <_svfiprintf_r+0x192>
 8006dbc:	ab03      	add	r3, sp, #12
 8006dbe:	9300      	str	r3, [sp, #0]
 8006dc0:	462a      	mov	r2, r5
 8006dc2:	4b0e      	ldr	r3, [pc, #56]	@ (8006dfc <_svfiprintf_r+0x1f0>)
 8006dc4:	a904      	add	r1, sp, #16
 8006dc6:	4638      	mov	r0, r7
 8006dc8:	f7fd fe7e 	bl	8004ac8 <_printf_float>
 8006dcc:	1c42      	adds	r2, r0, #1
 8006dce:	4606      	mov	r6, r0
 8006dd0:	d1d6      	bne.n	8006d80 <_svfiprintf_r+0x174>
 8006dd2:	89ab      	ldrh	r3, [r5, #12]
 8006dd4:	065b      	lsls	r3, r3, #25
 8006dd6:	f53f af2d 	bmi.w	8006c34 <_svfiprintf_r+0x28>
 8006dda:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006ddc:	e72c      	b.n	8006c38 <_svfiprintf_r+0x2c>
 8006dde:	ab03      	add	r3, sp, #12
 8006de0:	9300      	str	r3, [sp, #0]
 8006de2:	462a      	mov	r2, r5
 8006de4:	4b05      	ldr	r3, [pc, #20]	@ (8006dfc <_svfiprintf_r+0x1f0>)
 8006de6:	a904      	add	r1, sp, #16
 8006de8:	4638      	mov	r0, r7
 8006dea:	f7fe f905 	bl	8004ff8 <_printf_i>
 8006dee:	e7ed      	b.n	8006dcc <_svfiprintf_r+0x1c0>
 8006df0:	0800787e 	.word	0x0800787e
 8006df4:	08007888 	.word	0x08007888
 8006df8:	08004ac9 	.word	0x08004ac9
 8006dfc:	08006b55 	.word	0x08006b55
 8006e00:	08007884 	.word	0x08007884

08006e04 <__sflush_r>:
 8006e04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006e08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e0c:	0716      	lsls	r6, r2, #28
 8006e0e:	4605      	mov	r5, r0
 8006e10:	460c      	mov	r4, r1
 8006e12:	d454      	bmi.n	8006ebe <__sflush_r+0xba>
 8006e14:	684b      	ldr	r3, [r1, #4]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	dc02      	bgt.n	8006e20 <__sflush_r+0x1c>
 8006e1a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	dd48      	ble.n	8006eb2 <__sflush_r+0xae>
 8006e20:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006e22:	2e00      	cmp	r6, #0
 8006e24:	d045      	beq.n	8006eb2 <__sflush_r+0xae>
 8006e26:	2300      	movs	r3, #0
 8006e28:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006e2c:	682f      	ldr	r7, [r5, #0]
 8006e2e:	6a21      	ldr	r1, [r4, #32]
 8006e30:	602b      	str	r3, [r5, #0]
 8006e32:	d030      	beq.n	8006e96 <__sflush_r+0x92>
 8006e34:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006e36:	89a3      	ldrh	r3, [r4, #12]
 8006e38:	0759      	lsls	r1, r3, #29
 8006e3a:	d505      	bpl.n	8006e48 <__sflush_r+0x44>
 8006e3c:	6863      	ldr	r3, [r4, #4]
 8006e3e:	1ad2      	subs	r2, r2, r3
 8006e40:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006e42:	b10b      	cbz	r3, 8006e48 <__sflush_r+0x44>
 8006e44:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006e46:	1ad2      	subs	r2, r2, r3
 8006e48:	2300      	movs	r3, #0
 8006e4a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006e4c:	6a21      	ldr	r1, [r4, #32]
 8006e4e:	4628      	mov	r0, r5
 8006e50:	47b0      	blx	r6
 8006e52:	1c43      	adds	r3, r0, #1
 8006e54:	89a3      	ldrh	r3, [r4, #12]
 8006e56:	d106      	bne.n	8006e66 <__sflush_r+0x62>
 8006e58:	6829      	ldr	r1, [r5, #0]
 8006e5a:	291d      	cmp	r1, #29
 8006e5c:	d82b      	bhi.n	8006eb6 <__sflush_r+0xb2>
 8006e5e:	4a2a      	ldr	r2, [pc, #168]	@ (8006f08 <__sflush_r+0x104>)
 8006e60:	40ca      	lsrs	r2, r1
 8006e62:	07d6      	lsls	r6, r2, #31
 8006e64:	d527      	bpl.n	8006eb6 <__sflush_r+0xb2>
 8006e66:	2200      	movs	r2, #0
 8006e68:	6062      	str	r2, [r4, #4]
 8006e6a:	04d9      	lsls	r1, r3, #19
 8006e6c:	6922      	ldr	r2, [r4, #16]
 8006e6e:	6022      	str	r2, [r4, #0]
 8006e70:	d504      	bpl.n	8006e7c <__sflush_r+0x78>
 8006e72:	1c42      	adds	r2, r0, #1
 8006e74:	d101      	bne.n	8006e7a <__sflush_r+0x76>
 8006e76:	682b      	ldr	r3, [r5, #0]
 8006e78:	b903      	cbnz	r3, 8006e7c <__sflush_r+0x78>
 8006e7a:	6560      	str	r0, [r4, #84]	@ 0x54
 8006e7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e7e:	602f      	str	r7, [r5, #0]
 8006e80:	b1b9      	cbz	r1, 8006eb2 <__sflush_r+0xae>
 8006e82:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e86:	4299      	cmp	r1, r3
 8006e88:	d002      	beq.n	8006e90 <__sflush_r+0x8c>
 8006e8a:	4628      	mov	r0, r5
 8006e8c:	f7ff f9e8 	bl	8006260 <_free_r>
 8006e90:	2300      	movs	r3, #0
 8006e92:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e94:	e00d      	b.n	8006eb2 <__sflush_r+0xae>
 8006e96:	2301      	movs	r3, #1
 8006e98:	4628      	mov	r0, r5
 8006e9a:	47b0      	blx	r6
 8006e9c:	4602      	mov	r2, r0
 8006e9e:	1c50      	adds	r0, r2, #1
 8006ea0:	d1c9      	bne.n	8006e36 <__sflush_r+0x32>
 8006ea2:	682b      	ldr	r3, [r5, #0]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d0c6      	beq.n	8006e36 <__sflush_r+0x32>
 8006ea8:	2b1d      	cmp	r3, #29
 8006eaa:	d001      	beq.n	8006eb0 <__sflush_r+0xac>
 8006eac:	2b16      	cmp	r3, #22
 8006eae:	d11e      	bne.n	8006eee <__sflush_r+0xea>
 8006eb0:	602f      	str	r7, [r5, #0]
 8006eb2:	2000      	movs	r0, #0
 8006eb4:	e022      	b.n	8006efc <__sflush_r+0xf8>
 8006eb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006eba:	b21b      	sxth	r3, r3
 8006ebc:	e01b      	b.n	8006ef6 <__sflush_r+0xf2>
 8006ebe:	690f      	ldr	r7, [r1, #16]
 8006ec0:	2f00      	cmp	r7, #0
 8006ec2:	d0f6      	beq.n	8006eb2 <__sflush_r+0xae>
 8006ec4:	0793      	lsls	r3, r2, #30
 8006ec6:	680e      	ldr	r6, [r1, #0]
 8006ec8:	bf08      	it	eq
 8006eca:	694b      	ldreq	r3, [r1, #20]
 8006ecc:	600f      	str	r7, [r1, #0]
 8006ece:	bf18      	it	ne
 8006ed0:	2300      	movne	r3, #0
 8006ed2:	eba6 0807 	sub.w	r8, r6, r7
 8006ed6:	608b      	str	r3, [r1, #8]
 8006ed8:	f1b8 0f00 	cmp.w	r8, #0
 8006edc:	dde9      	ble.n	8006eb2 <__sflush_r+0xae>
 8006ede:	6a21      	ldr	r1, [r4, #32]
 8006ee0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006ee2:	4643      	mov	r3, r8
 8006ee4:	463a      	mov	r2, r7
 8006ee6:	4628      	mov	r0, r5
 8006ee8:	47b0      	blx	r6
 8006eea:	2800      	cmp	r0, #0
 8006eec:	dc08      	bgt.n	8006f00 <__sflush_r+0xfc>
 8006eee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ef2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ef6:	81a3      	strh	r3, [r4, #12]
 8006ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8006efc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f00:	4407      	add	r7, r0
 8006f02:	eba8 0800 	sub.w	r8, r8, r0
 8006f06:	e7e7      	b.n	8006ed8 <__sflush_r+0xd4>
 8006f08:	20400001 	.word	0x20400001

08006f0c <_fflush_r>:
 8006f0c:	b538      	push	{r3, r4, r5, lr}
 8006f0e:	690b      	ldr	r3, [r1, #16]
 8006f10:	4605      	mov	r5, r0
 8006f12:	460c      	mov	r4, r1
 8006f14:	b913      	cbnz	r3, 8006f1c <_fflush_r+0x10>
 8006f16:	2500      	movs	r5, #0
 8006f18:	4628      	mov	r0, r5
 8006f1a:	bd38      	pop	{r3, r4, r5, pc}
 8006f1c:	b118      	cbz	r0, 8006f26 <_fflush_r+0x1a>
 8006f1e:	6a03      	ldr	r3, [r0, #32]
 8006f20:	b90b      	cbnz	r3, 8006f26 <_fflush_r+0x1a>
 8006f22:	f7fe fa13 	bl	800534c <__sinit>
 8006f26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d0f3      	beq.n	8006f16 <_fflush_r+0xa>
 8006f2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006f30:	07d0      	lsls	r0, r2, #31
 8006f32:	d404      	bmi.n	8006f3e <_fflush_r+0x32>
 8006f34:	0599      	lsls	r1, r3, #22
 8006f36:	d402      	bmi.n	8006f3e <_fflush_r+0x32>
 8006f38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f3a:	f7fe fb34 	bl	80055a6 <__retarget_lock_acquire_recursive>
 8006f3e:	4628      	mov	r0, r5
 8006f40:	4621      	mov	r1, r4
 8006f42:	f7ff ff5f 	bl	8006e04 <__sflush_r>
 8006f46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006f48:	07da      	lsls	r2, r3, #31
 8006f4a:	4605      	mov	r5, r0
 8006f4c:	d4e4      	bmi.n	8006f18 <_fflush_r+0xc>
 8006f4e:	89a3      	ldrh	r3, [r4, #12]
 8006f50:	059b      	lsls	r3, r3, #22
 8006f52:	d4e1      	bmi.n	8006f18 <_fflush_r+0xc>
 8006f54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f56:	f7fe fb27 	bl	80055a8 <__retarget_lock_release_recursive>
 8006f5a:	e7dd      	b.n	8006f18 <_fflush_r+0xc>

08006f5c <memmove>:
 8006f5c:	4288      	cmp	r0, r1
 8006f5e:	b510      	push	{r4, lr}
 8006f60:	eb01 0402 	add.w	r4, r1, r2
 8006f64:	d902      	bls.n	8006f6c <memmove+0x10>
 8006f66:	4284      	cmp	r4, r0
 8006f68:	4623      	mov	r3, r4
 8006f6a:	d807      	bhi.n	8006f7c <memmove+0x20>
 8006f6c:	1e43      	subs	r3, r0, #1
 8006f6e:	42a1      	cmp	r1, r4
 8006f70:	d008      	beq.n	8006f84 <memmove+0x28>
 8006f72:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f76:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006f7a:	e7f8      	b.n	8006f6e <memmove+0x12>
 8006f7c:	4402      	add	r2, r0
 8006f7e:	4601      	mov	r1, r0
 8006f80:	428a      	cmp	r2, r1
 8006f82:	d100      	bne.n	8006f86 <memmove+0x2a>
 8006f84:	bd10      	pop	{r4, pc}
 8006f86:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006f8a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006f8e:	e7f7      	b.n	8006f80 <memmove+0x24>

08006f90 <_sbrk_r>:
 8006f90:	b538      	push	{r3, r4, r5, lr}
 8006f92:	4d06      	ldr	r5, [pc, #24]	@ (8006fac <_sbrk_r+0x1c>)
 8006f94:	2300      	movs	r3, #0
 8006f96:	4604      	mov	r4, r0
 8006f98:	4608      	mov	r0, r1
 8006f9a:	602b      	str	r3, [r5, #0]
 8006f9c:	f7fa fd0e 	bl	80019bc <_sbrk>
 8006fa0:	1c43      	adds	r3, r0, #1
 8006fa2:	d102      	bne.n	8006faa <_sbrk_r+0x1a>
 8006fa4:	682b      	ldr	r3, [r5, #0]
 8006fa6:	b103      	cbz	r3, 8006faa <_sbrk_r+0x1a>
 8006fa8:	6023      	str	r3, [r4, #0]
 8006faa:	bd38      	pop	{r3, r4, r5, pc}
 8006fac:	200003cc 	.word	0x200003cc

08006fb0 <memcpy>:
 8006fb0:	440a      	add	r2, r1
 8006fb2:	4291      	cmp	r1, r2
 8006fb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8006fb8:	d100      	bne.n	8006fbc <memcpy+0xc>
 8006fba:	4770      	bx	lr
 8006fbc:	b510      	push	{r4, lr}
 8006fbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006fc2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006fc6:	4291      	cmp	r1, r2
 8006fc8:	d1f9      	bne.n	8006fbe <memcpy+0xe>
 8006fca:	bd10      	pop	{r4, pc}

08006fcc <__assert_func>:
 8006fcc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006fce:	4614      	mov	r4, r2
 8006fd0:	461a      	mov	r2, r3
 8006fd2:	4b09      	ldr	r3, [pc, #36]	@ (8006ff8 <__assert_func+0x2c>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	4605      	mov	r5, r0
 8006fd8:	68d8      	ldr	r0, [r3, #12]
 8006fda:	b14c      	cbz	r4, 8006ff0 <__assert_func+0x24>
 8006fdc:	4b07      	ldr	r3, [pc, #28]	@ (8006ffc <__assert_func+0x30>)
 8006fde:	9100      	str	r1, [sp, #0]
 8006fe0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006fe4:	4906      	ldr	r1, [pc, #24]	@ (8007000 <__assert_func+0x34>)
 8006fe6:	462b      	mov	r3, r5
 8006fe8:	f000 f870 	bl	80070cc <fiprintf>
 8006fec:	f000 f880 	bl	80070f0 <abort>
 8006ff0:	4b04      	ldr	r3, [pc, #16]	@ (8007004 <__assert_func+0x38>)
 8006ff2:	461c      	mov	r4, r3
 8006ff4:	e7f3      	b.n	8006fde <__assert_func+0x12>
 8006ff6:	bf00      	nop
 8006ff8:	20000018 	.word	0x20000018
 8006ffc:	08007899 	.word	0x08007899
 8007000:	080078a6 	.word	0x080078a6
 8007004:	080078d4 	.word	0x080078d4

08007008 <_calloc_r>:
 8007008:	b570      	push	{r4, r5, r6, lr}
 800700a:	fba1 5402 	umull	r5, r4, r1, r2
 800700e:	b934      	cbnz	r4, 800701e <_calloc_r+0x16>
 8007010:	4629      	mov	r1, r5
 8007012:	f7ff f999 	bl	8006348 <_malloc_r>
 8007016:	4606      	mov	r6, r0
 8007018:	b928      	cbnz	r0, 8007026 <_calloc_r+0x1e>
 800701a:	4630      	mov	r0, r6
 800701c:	bd70      	pop	{r4, r5, r6, pc}
 800701e:	220c      	movs	r2, #12
 8007020:	6002      	str	r2, [r0, #0]
 8007022:	2600      	movs	r6, #0
 8007024:	e7f9      	b.n	800701a <_calloc_r+0x12>
 8007026:	462a      	mov	r2, r5
 8007028:	4621      	mov	r1, r4
 800702a:	f7fe fa3e 	bl	80054aa <memset>
 800702e:	e7f4      	b.n	800701a <_calloc_r+0x12>

08007030 <__ascii_mbtowc>:
 8007030:	b082      	sub	sp, #8
 8007032:	b901      	cbnz	r1, 8007036 <__ascii_mbtowc+0x6>
 8007034:	a901      	add	r1, sp, #4
 8007036:	b142      	cbz	r2, 800704a <__ascii_mbtowc+0x1a>
 8007038:	b14b      	cbz	r3, 800704e <__ascii_mbtowc+0x1e>
 800703a:	7813      	ldrb	r3, [r2, #0]
 800703c:	600b      	str	r3, [r1, #0]
 800703e:	7812      	ldrb	r2, [r2, #0]
 8007040:	1e10      	subs	r0, r2, #0
 8007042:	bf18      	it	ne
 8007044:	2001      	movne	r0, #1
 8007046:	b002      	add	sp, #8
 8007048:	4770      	bx	lr
 800704a:	4610      	mov	r0, r2
 800704c:	e7fb      	b.n	8007046 <__ascii_mbtowc+0x16>
 800704e:	f06f 0001 	mvn.w	r0, #1
 8007052:	e7f8      	b.n	8007046 <__ascii_mbtowc+0x16>

08007054 <_realloc_r>:
 8007054:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007058:	4607      	mov	r7, r0
 800705a:	4614      	mov	r4, r2
 800705c:	460d      	mov	r5, r1
 800705e:	b921      	cbnz	r1, 800706a <_realloc_r+0x16>
 8007060:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007064:	4611      	mov	r1, r2
 8007066:	f7ff b96f 	b.w	8006348 <_malloc_r>
 800706a:	b92a      	cbnz	r2, 8007078 <_realloc_r+0x24>
 800706c:	f7ff f8f8 	bl	8006260 <_free_r>
 8007070:	4625      	mov	r5, r4
 8007072:	4628      	mov	r0, r5
 8007074:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007078:	f000 f841 	bl	80070fe <_malloc_usable_size_r>
 800707c:	4284      	cmp	r4, r0
 800707e:	4606      	mov	r6, r0
 8007080:	d802      	bhi.n	8007088 <_realloc_r+0x34>
 8007082:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007086:	d8f4      	bhi.n	8007072 <_realloc_r+0x1e>
 8007088:	4621      	mov	r1, r4
 800708a:	4638      	mov	r0, r7
 800708c:	f7ff f95c 	bl	8006348 <_malloc_r>
 8007090:	4680      	mov	r8, r0
 8007092:	b908      	cbnz	r0, 8007098 <_realloc_r+0x44>
 8007094:	4645      	mov	r5, r8
 8007096:	e7ec      	b.n	8007072 <_realloc_r+0x1e>
 8007098:	42b4      	cmp	r4, r6
 800709a:	4622      	mov	r2, r4
 800709c:	4629      	mov	r1, r5
 800709e:	bf28      	it	cs
 80070a0:	4632      	movcs	r2, r6
 80070a2:	f7ff ff85 	bl	8006fb0 <memcpy>
 80070a6:	4629      	mov	r1, r5
 80070a8:	4638      	mov	r0, r7
 80070aa:	f7ff f8d9 	bl	8006260 <_free_r>
 80070ae:	e7f1      	b.n	8007094 <_realloc_r+0x40>

080070b0 <__ascii_wctomb>:
 80070b0:	4603      	mov	r3, r0
 80070b2:	4608      	mov	r0, r1
 80070b4:	b141      	cbz	r1, 80070c8 <__ascii_wctomb+0x18>
 80070b6:	2aff      	cmp	r2, #255	@ 0xff
 80070b8:	d904      	bls.n	80070c4 <__ascii_wctomb+0x14>
 80070ba:	228a      	movs	r2, #138	@ 0x8a
 80070bc:	601a      	str	r2, [r3, #0]
 80070be:	f04f 30ff 	mov.w	r0, #4294967295
 80070c2:	4770      	bx	lr
 80070c4:	700a      	strb	r2, [r1, #0]
 80070c6:	2001      	movs	r0, #1
 80070c8:	4770      	bx	lr
	...

080070cc <fiprintf>:
 80070cc:	b40e      	push	{r1, r2, r3}
 80070ce:	b503      	push	{r0, r1, lr}
 80070d0:	4601      	mov	r1, r0
 80070d2:	ab03      	add	r3, sp, #12
 80070d4:	4805      	ldr	r0, [pc, #20]	@ (80070ec <fiprintf+0x20>)
 80070d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80070da:	6800      	ldr	r0, [r0, #0]
 80070dc:	9301      	str	r3, [sp, #4]
 80070de:	f000 f83f 	bl	8007160 <_vfiprintf_r>
 80070e2:	b002      	add	sp, #8
 80070e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80070e8:	b003      	add	sp, #12
 80070ea:	4770      	bx	lr
 80070ec:	20000018 	.word	0x20000018

080070f0 <abort>:
 80070f0:	b508      	push	{r3, lr}
 80070f2:	2006      	movs	r0, #6
 80070f4:	f000 fa08 	bl	8007508 <raise>
 80070f8:	2001      	movs	r0, #1
 80070fa:	f7fa fbe7 	bl	80018cc <_exit>

080070fe <_malloc_usable_size_r>:
 80070fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007102:	1f18      	subs	r0, r3, #4
 8007104:	2b00      	cmp	r3, #0
 8007106:	bfbc      	itt	lt
 8007108:	580b      	ldrlt	r3, [r1, r0]
 800710a:	18c0      	addlt	r0, r0, r3
 800710c:	4770      	bx	lr

0800710e <__sfputc_r>:
 800710e:	6893      	ldr	r3, [r2, #8]
 8007110:	3b01      	subs	r3, #1
 8007112:	2b00      	cmp	r3, #0
 8007114:	b410      	push	{r4}
 8007116:	6093      	str	r3, [r2, #8]
 8007118:	da08      	bge.n	800712c <__sfputc_r+0x1e>
 800711a:	6994      	ldr	r4, [r2, #24]
 800711c:	42a3      	cmp	r3, r4
 800711e:	db01      	blt.n	8007124 <__sfputc_r+0x16>
 8007120:	290a      	cmp	r1, #10
 8007122:	d103      	bne.n	800712c <__sfputc_r+0x1e>
 8007124:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007128:	f000 b932 	b.w	8007390 <__swbuf_r>
 800712c:	6813      	ldr	r3, [r2, #0]
 800712e:	1c58      	adds	r0, r3, #1
 8007130:	6010      	str	r0, [r2, #0]
 8007132:	7019      	strb	r1, [r3, #0]
 8007134:	4608      	mov	r0, r1
 8007136:	f85d 4b04 	ldr.w	r4, [sp], #4
 800713a:	4770      	bx	lr

0800713c <__sfputs_r>:
 800713c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800713e:	4606      	mov	r6, r0
 8007140:	460f      	mov	r7, r1
 8007142:	4614      	mov	r4, r2
 8007144:	18d5      	adds	r5, r2, r3
 8007146:	42ac      	cmp	r4, r5
 8007148:	d101      	bne.n	800714e <__sfputs_r+0x12>
 800714a:	2000      	movs	r0, #0
 800714c:	e007      	b.n	800715e <__sfputs_r+0x22>
 800714e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007152:	463a      	mov	r2, r7
 8007154:	4630      	mov	r0, r6
 8007156:	f7ff ffda 	bl	800710e <__sfputc_r>
 800715a:	1c43      	adds	r3, r0, #1
 800715c:	d1f3      	bne.n	8007146 <__sfputs_r+0xa>
 800715e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007160 <_vfiprintf_r>:
 8007160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007164:	460d      	mov	r5, r1
 8007166:	b09d      	sub	sp, #116	@ 0x74
 8007168:	4614      	mov	r4, r2
 800716a:	4698      	mov	r8, r3
 800716c:	4606      	mov	r6, r0
 800716e:	b118      	cbz	r0, 8007178 <_vfiprintf_r+0x18>
 8007170:	6a03      	ldr	r3, [r0, #32]
 8007172:	b90b      	cbnz	r3, 8007178 <_vfiprintf_r+0x18>
 8007174:	f7fe f8ea 	bl	800534c <__sinit>
 8007178:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800717a:	07d9      	lsls	r1, r3, #31
 800717c:	d405      	bmi.n	800718a <_vfiprintf_r+0x2a>
 800717e:	89ab      	ldrh	r3, [r5, #12]
 8007180:	059a      	lsls	r2, r3, #22
 8007182:	d402      	bmi.n	800718a <_vfiprintf_r+0x2a>
 8007184:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007186:	f7fe fa0e 	bl	80055a6 <__retarget_lock_acquire_recursive>
 800718a:	89ab      	ldrh	r3, [r5, #12]
 800718c:	071b      	lsls	r3, r3, #28
 800718e:	d501      	bpl.n	8007194 <_vfiprintf_r+0x34>
 8007190:	692b      	ldr	r3, [r5, #16]
 8007192:	b99b      	cbnz	r3, 80071bc <_vfiprintf_r+0x5c>
 8007194:	4629      	mov	r1, r5
 8007196:	4630      	mov	r0, r6
 8007198:	f000 f938 	bl	800740c <__swsetup_r>
 800719c:	b170      	cbz	r0, 80071bc <_vfiprintf_r+0x5c>
 800719e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80071a0:	07dc      	lsls	r4, r3, #31
 80071a2:	d504      	bpl.n	80071ae <_vfiprintf_r+0x4e>
 80071a4:	f04f 30ff 	mov.w	r0, #4294967295
 80071a8:	b01d      	add	sp, #116	@ 0x74
 80071aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071ae:	89ab      	ldrh	r3, [r5, #12]
 80071b0:	0598      	lsls	r0, r3, #22
 80071b2:	d4f7      	bmi.n	80071a4 <_vfiprintf_r+0x44>
 80071b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80071b6:	f7fe f9f7 	bl	80055a8 <__retarget_lock_release_recursive>
 80071ba:	e7f3      	b.n	80071a4 <_vfiprintf_r+0x44>
 80071bc:	2300      	movs	r3, #0
 80071be:	9309      	str	r3, [sp, #36]	@ 0x24
 80071c0:	2320      	movs	r3, #32
 80071c2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80071c6:	f8cd 800c 	str.w	r8, [sp, #12]
 80071ca:	2330      	movs	r3, #48	@ 0x30
 80071cc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800737c <_vfiprintf_r+0x21c>
 80071d0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80071d4:	f04f 0901 	mov.w	r9, #1
 80071d8:	4623      	mov	r3, r4
 80071da:	469a      	mov	sl, r3
 80071dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80071e0:	b10a      	cbz	r2, 80071e6 <_vfiprintf_r+0x86>
 80071e2:	2a25      	cmp	r2, #37	@ 0x25
 80071e4:	d1f9      	bne.n	80071da <_vfiprintf_r+0x7a>
 80071e6:	ebba 0b04 	subs.w	fp, sl, r4
 80071ea:	d00b      	beq.n	8007204 <_vfiprintf_r+0xa4>
 80071ec:	465b      	mov	r3, fp
 80071ee:	4622      	mov	r2, r4
 80071f0:	4629      	mov	r1, r5
 80071f2:	4630      	mov	r0, r6
 80071f4:	f7ff ffa2 	bl	800713c <__sfputs_r>
 80071f8:	3001      	adds	r0, #1
 80071fa:	f000 80a7 	beq.w	800734c <_vfiprintf_r+0x1ec>
 80071fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007200:	445a      	add	r2, fp
 8007202:	9209      	str	r2, [sp, #36]	@ 0x24
 8007204:	f89a 3000 	ldrb.w	r3, [sl]
 8007208:	2b00      	cmp	r3, #0
 800720a:	f000 809f 	beq.w	800734c <_vfiprintf_r+0x1ec>
 800720e:	2300      	movs	r3, #0
 8007210:	f04f 32ff 	mov.w	r2, #4294967295
 8007214:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007218:	f10a 0a01 	add.w	sl, sl, #1
 800721c:	9304      	str	r3, [sp, #16]
 800721e:	9307      	str	r3, [sp, #28]
 8007220:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007224:	931a      	str	r3, [sp, #104]	@ 0x68
 8007226:	4654      	mov	r4, sl
 8007228:	2205      	movs	r2, #5
 800722a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800722e:	4853      	ldr	r0, [pc, #332]	@ (800737c <_vfiprintf_r+0x21c>)
 8007230:	f7f8 ffce 	bl	80001d0 <memchr>
 8007234:	9a04      	ldr	r2, [sp, #16]
 8007236:	b9d8      	cbnz	r0, 8007270 <_vfiprintf_r+0x110>
 8007238:	06d1      	lsls	r1, r2, #27
 800723a:	bf44      	itt	mi
 800723c:	2320      	movmi	r3, #32
 800723e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007242:	0713      	lsls	r3, r2, #28
 8007244:	bf44      	itt	mi
 8007246:	232b      	movmi	r3, #43	@ 0x2b
 8007248:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800724c:	f89a 3000 	ldrb.w	r3, [sl]
 8007250:	2b2a      	cmp	r3, #42	@ 0x2a
 8007252:	d015      	beq.n	8007280 <_vfiprintf_r+0x120>
 8007254:	9a07      	ldr	r2, [sp, #28]
 8007256:	4654      	mov	r4, sl
 8007258:	2000      	movs	r0, #0
 800725a:	f04f 0c0a 	mov.w	ip, #10
 800725e:	4621      	mov	r1, r4
 8007260:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007264:	3b30      	subs	r3, #48	@ 0x30
 8007266:	2b09      	cmp	r3, #9
 8007268:	d94b      	bls.n	8007302 <_vfiprintf_r+0x1a2>
 800726a:	b1b0      	cbz	r0, 800729a <_vfiprintf_r+0x13a>
 800726c:	9207      	str	r2, [sp, #28]
 800726e:	e014      	b.n	800729a <_vfiprintf_r+0x13a>
 8007270:	eba0 0308 	sub.w	r3, r0, r8
 8007274:	fa09 f303 	lsl.w	r3, r9, r3
 8007278:	4313      	orrs	r3, r2
 800727a:	9304      	str	r3, [sp, #16]
 800727c:	46a2      	mov	sl, r4
 800727e:	e7d2      	b.n	8007226 <_vfiprintf_r+0xc6>
 8007280:	9b03      	ldr	r3, [sp, #12]
 8007282:	1d19      	adds	r1, r3, #4
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	9103      	str	r1, [sp, #12]
 8007288:	2b00      	cmp	r3, #0
 800728a:	bfbb      	ittet	lt
 800728c:	425b      	neglt	r3, r3
 800728e:	f042 0202 	orrlt.w	r2, r2, #2
 8007292:	9307      	strge	r3, [sp, #28]
 8007294:	9307      	strlt	r3, [sp, #28]
 8007296:	bfb8      	it	lt
 8007298:	9204      	strlt	r2, [sp, #16]
 800729a:	7823      	ldrb	r3, [r4, #0]
 800729c:	2b2e      	cmp	r3, #46	@ 0x2e
 800729e:	d10a      	bne.n	80072b6 <_vfiprintf_r+0x156>
 80072a0:	7863      	ldrb	r3, [r4, #1]
 80072a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80072a4:	d132      	bne.n	800730c <_vfiprintf_r+0x1ac>
 80072a6:	9b03      	ldr	r3, [sp, #12]
 80072a8:	1d1a      	adds	r2, r3, #4
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	9203      	str	r2, [sp, #12]
 80072ae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80072b2:	3402      	adds	r4, #2
 80072b4:	9305      	str	r3, [sp, #20]
 80072b6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800738c <_vfiprintf_r+0x22c>
 80072ba:	7821      	ldrb	r1, [r4, #0]
 80072bc:	2203      	movs	r2, #3
 80072be:	4650      	mov	r0, sl
 80072c0:	f7f8 ff86 	bl	80001d0 <memchr>
 80072c4:	b138      	cbz	r0, 80072d6 <_vfiprintf_r+0x176>
 80072c6:	9b04      	ldr	r3, [sp, #16]
 80072c8:	eba0 000a 	sub.w	r0, r0, sl
 80072cc:	2240      	movs	r2, #64	@ 0x40
 80072ce:	4082      	lsls	r2, r0
 80072d0:	4313      	orrs	r3, r2
 80072d2:	3401      	adds	r4, #1
 80072d4:	9304      	str	r3, [sp, #16]
 80072d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072da:	4829      	ldr	r0, [pc, #164]	@ (8007380 <_vfiprintf_r+0x220>)
 80072dc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80072e0:	2206      	movs	r2, #6
 80072e2:	f7f8 ff75 	bl	80001d0 <memchr>
 80072e6:	2800      	cmp	r0, #0
 80072e8:	d03f      	beq.n	800736a <_vfiprintf_r+0x20a>
 80072ea:	4b26      	ldr	r3, [pc, #152]	@ (8007384 <_vfiprintf_r+0x224>)
 80072ec:	bb1b      	cbnz	r3, 8007336 <_vfiprintf_r+0x1d6>
 80072ee:	9b03      	ldr	r3, [sp, #12]
 80072f0:	3307      	adds	r3, #7
 80072f2:	f023 0307 	bic.w	r3, r3, #7
 80072f6:	3308      	adds	r3, #8
 80072f8:	9303      	str	r3, [sp, #12]
 80072fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072fc:	443b      	add	r3, r7
 80072fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8007300:	e76a      	b.n	80071d8 <_vfiprintf_r+0x78>
 8007302:	fb0c 3202 	mla	r2, ip, r2, r3
 8007306:	460c      	mov	r4, r1
 8007308:	2001      	movs	r0, #1
 800730a:	e7a8      	b.n	800725e <_vfiprintf_r+0xfe>
 800730c:	2300      	movs	r3, #0
 800730e:	3401      	adds	r4, #1
 8007310:	9305      	str	r3, [sp, #20]
 8007312:	4619      	mov	r1, r3
 8007314:	f04f 0c0a 	mov.w	ip, #10
 8007318:	4620      	mov	r0, r4
 800731a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800731e:	3a30      	subs	r2, #48	@ 0x30
 8007320:	2a09      	cmp	r2, #9
 8007322:	d903      	bls.n	800732c <_vfiprintf_r+0x1cc>
 8007324:	2b00      	cmp	r3, #0
 8007326:	d0c6      	beq.n	80072b6 <_vfiprintf_r+0x156>
 8007328:	9105      	str	r1, [sp, #20]
 800732a:	e7c4      	b.n	80072b6 <_vfiprintf_r+0x156>
 800732c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007330:	4604      	mov	r4, r0
 8007332:	2301      	movs	r3, #1
 8007334:	e7f0      	b.n	8007318 <_vfiprintf_r+0x1b8>
 8007336:	ab03      	add	r3, sp, #12
 8007338:	9300      	str	r3, [sp, #0]
 800733a:	462a      	mov	r2, r5
 800733c:	4b12      	ldr	r3, [pc, #72]	@ (8007388 <_vfiprintf_r+0x228>)
 800733e:	a904      	add	r1, sp, #16
 8007340:	4630      	mov	r0, r6
 8007342:	f7fd fbc1 	bl	8004ac8 <_printf_float>
 8007346:	4607      	mov	r7, r0
 8007348:	1c78      	adds	r0, r7, #1
 800734a:	d1d6      	bne.n	80072fa <_vfiprintf_r+0x19a>
 800734c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800734e:	07d9      	lsls	r1, r3, #31
 8007350:	d405      	bmi.n	800735e <_vfiprintf_r+0x1fe>
 8007352:	89ab      	ldrh	r3, [r5, #12]
 8007354:	059a      	lsls	r2, r3, #22
 8007356:	d402      	bmi.n	800735e <_vfiprintf_r+0x1fe>
 8007358:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800735a:	f7fe f925 	bl	80055a8 <__retarget_lock_release_recursive>
 800735e:	89ab      	ldrh	r3, [r5, #12]
 8007360:	065b      	lsls	r3, r3, #25
 8007362:	f53f af1f 	bmi.w	80071a4 <_vfiprintf_r+0x44>
 8007366:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007368:	e71e      	b.n	80071a8 <_vfiprintf_r+0x48>
 800736a:	ab03      	add	r3, sp, #12
 800736c:	9300      	str	r3, [sp, #0]
 800736e:	462a      	mov	r2, r5
 8007370:	4b05      	ldr	r3, [pc, #20]	@ (8007388 <_vfiprintf_r+0x228>)
 8007372:	a904      	add	r1, sp, #16
 8007374:	4630      	mov	r0, r6
 8007376:	f7fd fe3f 	bl	8004ff8 <_printf_i>
 800737a:	e7e4      	b.n	8007346 <_vfiprintf_r+0x1e6>
 800737c:	0800787e 	.word	0x0800787e
 8007380:	08007888 	.word	0x08007888
 8007384:	08004ac9 	.word	0x08004ac9
 8007388:	0800713d 	.word	0x0800713d
 800738c:	08007884 	.word	0x08007884

08007390 <__swbuf_r>:
 8007390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007392:	460e      	mov	r6, r1
 8007394:	4614      	mov	r4, r2
 8007396:	4605      	mov	r5, r0
 8007398:	b118      	cbz	r0, 80073a2 <__swbuf_r+0x12>
 800739a:	6a03      	ldr	r3, [r0, #32]
 800739c:	b90b      	cbnz	r3, 80073a2 <__swbuf_r+0x12>
 800739e:	f7fd ffd5 	bl	800534c <__sinit>
 80073a2:	69a3      	ldr	r3, [r4, #24]
 80073a4:	60a3      	str	r3, [r4, #8]
 80073a6:	89a3      	ldrh	r3, [r4, #12]
 80073a8:	071a      	lsls	r2, r3, #28
 80073aa:	d501      	bpl.n	80073b0 <__swbuf_r+0x20>
 80073ac:	6923      	ldr	r3, [r4, #16]
 80073ae:	b943      	cbnz	r3, 80073c2 <__swbuf_r+0x32>
 80073b0:	4621      	mov	r1, r4
 80073b2:	4628      	mov	r0, r5
 80073b4:	f000 f82a 	bl	800740c <__swsetup_r>
 80073b8:	b118      	cbz	r0, 80073c2 <__swbuf_r+0x32>
 80073ba:	f04f 37ff 	mov.w	r7, #4294967295
 80073be:	4638      	mov	r0, r7
 80073c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80073c2:	6823      	ldr	r3, [r4, #0]
 80073c4:	6922      	ldr	r2, [r4, #16]
 80073c6:	1a98      	subs	r0, r3, r2
 80073c8:	6963      	ldr	r3, [r4, #20]
 80073ca:	b2f6      	uxtb	r6, r6
 80073cc:	4283      	cmp	r3, r0
 80073ce:	4637      	mov	r7, r6
 80073d0:	dc05      	bgt.n	80073de <__swbuf_r+0x4e>
 80073d2:	4621      	mov	r1, r4
 80073d4:	4628      	mov	r0, r5
 80073d6:	f7ff fd99 	bl	8006f0c <_fflush_r>
 80073da:	2800      	cmp	r0, #0
 80073dc:	d1ed      	bne.n	80073ba <__swbuf_r+0x2a>
 80073de:	68a3      	ldr	r3, [r4, #8]
 80073e0:	3b01      	subs	r3, #1
 80073e2:	60a3      	str	r3, [r4, #8]
 80073e4:	6823      	ldr	r3, [r4, #0]
 80073e6:	1c5a      	adds	r2, r3, #1
 80073e8:	6022      	str	r2, [r4, #0]
 80073ea:	701e      	strb	r6, [r3, #0]
 80073ec:	6962      	ldr	r2, [r4, #20]
 80073ee:	1c43      	adds	r3, r0, #1
 80073f0:	429a      	cmp	r2, r3
 80073f2:	d004      	beq.n	80073fe <__swbuf_r+0x6e>
 80073f4:	89a3      	ldrh	r3, [r4, #12]
 80073f6:	07db      	lsls	r3, r3, #31
 80073f8:	d5e1      	bpl.n	80073be <__swbuf_r+0x2e>
 80073fa:	2e0a      	cmp	r6, #10
 80073fc:	d1df      	bne.n	80073be <__swbuf_r+0x2e>
 80073fe:	4621      	mov	r1, r4
 8007400:	4628      	mov	r0, r5
 8007402:	f7ff fd83 	bl	8006f0c <_fflush_r>
 8007406:	2800      	cmp	r0, #0
 8007408:	d0d9      	beq.n	80073be <__swbuf_r+0x2e>
 800740a:	e7d6      	b.n	80073ba <__swbuf_r+0x2a>

0800740c <__swsetup_r>:
 800740c:	b538      	push	{r3, r4, r5, lr}
 800740e:	4b29      	ldr	r3, [pc, #164]	@ (80074b4 <__swsetup_r+0xa8>)
 8007410:	4605      	mov	r5, r0
 8007412:	6818      	ldr	r0, [r3, #0]
 8007414:	460c      	mov	r4, r1
 8007416:	b118      	cbz	r0, 8007420 <__swsetup_r+0x14>
 8007418:	6a03      	ldr	r3, [r0, #32]
 800741a:	b90b      	cbnz	r3, 8007420 <__swsetup_r+0x14>
 800741c:	f7fd ff96 	bl	800534c <__sinit>
 8007420:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007424:	0719      	lsls	r1, r3, #28
 8007426:	d422      	bmi.n	800746e <__swsetup_r+0x62>
 8007428:	06da      	lsls	r2, r3, #27
 800742a:	d407      	bmi.n	800743c <__swsetup_r+0x30>
 800742c:	2209      	movs	r2, #9
 800742e:	602a      	str	r2, [r5, #0]
 8007430:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007434:	81a3      	strh	r3, [r4, #12]
 8007436:	f04f 30ff 	mov.w	r0, #4294967295
 800743a:	e033      	b.n	80074a4 <__swsetup_r+0x98>
 800743c:	0758      	lsls	r0, r3, #29
 800743e:	d512      	bpl.n	8007466 <__swsetup_r+0x5a>
 8007440:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007442:	b141      	cbz	r1, 8007456 <__swsetup_r+0x4a>
 8007444:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007448:	4299      	cmp	r1, r3
 800744a:	d002      	beq.n	8007452 <__swsetup_r+0x46>
 800744c:	4628      	mov	r0, r5
 800744e:	f7fe ff07 	bl	8006260 <_free_r>
 8007452:	2300      	movs	r3, #0
 8007454:	6363      	str	r3, [r4, #52]	@ 0x34
 8007456:	89a3      	ldrh	r3, [r4, #12]
 8007458:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800745c:	81a3      	strh	r3, [r4, #12]
 800745e:	2300      	movs	r3, #0
 8007460:	6063      	str	r3, [r4, #4]
 8007462:	6923      	ldr	r3, [r4, #16]
 8007464:	6023      	str	r3, [r4, #0]
 8007466:	89a3      	ldrh	r3, [r4, #12]
 8007468:	f043 0308 	orr.w	r3, r3, #8
 800746c:	81a3      	strh	r3, [r4, #12]
 800746e:	6923      	ldr	r3, [r4, #16]
 8007470:	b94b      	cbnz	r3, 8007486 <__swsetup_r+0x7a>
 8007472:	89a3      	ldrh	r3, [r4, #12]
 8007474:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007478:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800747c:	d003      	beq.n	8007486 <__swsetup_r+0x7a>
 800747e:	4621      	mov	r1, r4
 8007480:	4628      	mov	r0, r5
 8007482:	f000 f883 	bl	800758c <__smakebuf_r>
 8007486:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800748a:	f013 0201 	ands.w	r2, r3, #1
 800748e:	d00a      	beq.n	80074a6 <__swsetup_r+0x9a>
 8007490:	2200      	movs	r2, #0
 8007492:	60a2      	str	r2, [r4, #8]
 8007494:	6962      	ldr	r2, [r4, #20]
 8007496:	4252      	negs	r2, r2
 8007498:	61a2      	str	r2, [r4, #24]
 800749a:	6922      	ldr	r2, [r4, #16]
 800749c:	b942      	cbnz	r2, 80074b0 <__swsetup_r+0xa4>
 800749e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80074a2:	d1c5      	bne.n	8007430 <__swsetup_r+0x24>
 80074a4:	bd38      	pop	{r3, r4, r5, pc}
 80074a6:	0799      	lsls	r1, r3, #30
 80074a8:	bf58      	it	pl
 80074aa:	6962      	ldrpl	r2, [r4, #20]
 80074ac:	60a2      	str	r2, [r4, #8]
 80074ae:	e7f4      	b.n	800749a <__swsetup_r+0x8e>
 80074b0:	2000      	movs	r0, #0
 80074b2:	e7f7      	b.n	80074a4 <__swsetup_r+0x98>
 80074b4:	20000018 	.word	0x20000018

080074b8 <_raise_r>:
 80074b8:	291f      	cmp	r1, #31
 80074ba:	b538      	push	{r3, r4, r5, lr}
 80074bc:	4605      	mov	r5, r0
 80074be:	460c      	mov	r4, r1
 80074c0:	d904      	bls.n	80074cc <_raise_r+0x14>
 80074c2:	2316      	movs	r3, #22
 80074c4:	6003      	str	r3, [r0, #0]
 80074c6:	f04f 30ff 	mov.w	r0, #4294967295
 80074ca:	bd38      	pop	{r3, r4, r5, pc}
 80074cc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80074ce:	b112      	cbz	r2, 80074d6 <_raise_r+0x1e>
 80074d0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80074d4:	b94b      	cbnz	r3, 80074ea <_raise_r+0x32>
 80074d6:	4628      	mov	r0, r5
 80074d8:	f000 f830 	bl	800753c <_getpid_r>
 80074dc:	4622      	mov	r2, r4
 80074de:	4601      	mov	r1, r0
 80074e0:	4628      	mov	r0, r5
 80074e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80074e6:	f000 b817 	b.w	8007518 <_kill_r>
 80074ea:	2b01      	cmp	r3, #1
 80074ec:	d00a      	beq.n	8007504 <_raise_r+0x4c>
 80074ee:	1c59      	adds	r1, r3, #1
 80074f0:	d103      	bne.n	80074fa <_raise_r+0x42>
 80074f2:	2316      	movs	r3, #22
 80074f4:	6003      	str	r3, [r0, #0]
 80074f6:	2001      	movs	r0, #1
 80074f8:	e7e7      	b.n	80074ca <_raise_r+0x12>
 80074fa:	2100      	movs	r1, #0
 80074fc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007500:	4620      	mov	r0, r4
 8007502:	4798      	blx	r3
 8007504:	2000      	movs	r0, #0
 8007506:	e7e0      	b.n	80074ca <_raise_r+0x12>

08007508 <raise>:
 8007508:	4b02      	ldr	r3, [pc, #8]	@ (8007514 <raise+0xc>)
 800750a:	4601      	mov	r1, r0
 800750c:	6818      	ldr	r0, [r3, #0]
 800750e:	f7ff bfd3 	b.w	80074b8 <_raise_r>
 8007512:	bf00      	nop
 8007514:	20000018 	.word	0x20000018

08007518 <_kill_r>:
 8007518:	b538      	push	{r3, r4, r5, lr}
 800751a:	4d07      	ldr	r5, [pc, #28]	@ (8007538 <_kill_r+0x20>)
 800751c:	2300      	movs	r3, #0
 800751e:	4604      	mov	r4, r0
 8007520:	4608      	mov	r0, r1
 8007522:	4611      	mov	r1, r2
 8007524:	602b      	str	r3, [r5, #0]
 8007526:	f7fa f9c1 	bl	80018ac <_kill>
 800752a:	1c43      	adds	r3, r0, #1
 800752c:	d102      	bne.n	8007534 <_kill_r+0x1c>
 800752e:	682b      	ldr	r3, [r5, #0]
 8007530:	b103      	cbz	r3, 8007534 <_kill_r+0x1c>
 8007532:	6023      	str	r3, [r4, #0]
 8007534:	bd38      	pop	{r3, r4, r5, pc}
 8007536:	bf00      	nop
 8007538:	200003cc 	.word	0x200003cc

0800753c <_getpid_r>:
 800753c:	f7fa b9ae 	b.w	800189c <_getpid>

08007540 <__swhatbuf_r>:
 8007540:	b570      	push	{r4, r5, r6, lr}
 8007542:	460c      	mov	r4, r1
 8007544:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007548:	2900      	cmp	r1, #0
 800754a:	b096      	sub	sp, #88	@ 0x58
 800754c:	4615      	mov	r5, r2
 800754e:	461e      	mov	r6, r3
 8007550:	da0d      	bge.n	800756e <__swhatbuf_r+0x2e>
 8007552:	89a3      	ldrh	r3, [r4, #12]
 8007554:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007558:	f04f 0100 	mov.w	r1, #0
 800755c:	bf14      	ite	ne
 800755e:	2340      	movne	r3, #64	@ 0x40
 8007560:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007564:	2000      	movs	r0, #0
 8007566:	6031      	str	r1, [r6, #0]
 8007568:	602b      	str	r3, [r5, #0]
 800756a:	b016      	add	sp, #88	@ 0x58
 800756c:	bd70      	pop	{r4, r5, r6, pc}
 800756e:	466a      	mov	r2, sp
 8007570:	f000 f848 	bl	8007604 <_fstat_r>
 8007574:	2800      	cmp	r0, #0
 8007576:	dbec      	blt.n	8007552 <__swhatbuf_r+0x12>
 8007578:	9901      	ldr	r1, [sp, #4]
 800757a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800757e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007582:	4259      	negs	r1, r3
 8007584:	4159      	adcs	r1, r3
 8007586:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800758a:	e7eb      	b.n	8007564 <__swhatbuf_r+0x24>

0800758c <__smakebuf_r>:
 800758c:	898b      	ldrh	r3, [r1, #12]
 800758e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007590:	079d      	lsls	r5, r3, #30
 8007592:	4606      	mov	r6, r0
 8007594:	460c      	mov	r4, r1
 8007596:	d507      	bpl.n	80075a8 <__smakebuf_r+0x1c>
 8007598:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800759c:	6023      	str	r3, [r4, #0]
 800759e:	6123      	str	r3, [r4, #16]
 80075a0:	2301      	movs	r3, #1
 80075a2:	6163      	str	r3, [r4, #20]
 80075a4:	b003      	add	sp, #12
 80075a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80075a8:	ab01      	add	r3, sp, #4
 80075aa:	466a      	mov	r2, sp
 80075ac:	f7ff ffc8 	bl	8007540 <__swhatbuf_r>
 80075b0:	9f00      	ldr	r7, [sp, #0]
 80075b2:	4605      	mov	r5, r0
 80075b4:	4639      	mov	r1, r7
 80075b6:	4630      	mov	r0, r6
 80075b8:	f7fe fec6 	bl	8006348 <_malloc_r>
 80075bc:	b948      	cbnz	r0, 80075d2 <__smakebuf_r+0x46>
 80075be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075c2:	059a      	lsls	r2, r3, #22
 80075c4:	d4ee      	bmi.n	80075a4 <__smakebuf_r+0x18>
 80075c6:	f023 0303 	bic.w	r3, r3, #3
 80075ca:	f043 0302 	orr.w	r3, r3, #2
 80075ce:	81a3      	strh	r3, [r4, #12]
 80075d0:	e7e2      	b.n	8007598 <__smakebuf_r+0xc>
 80075d2:	89a3      	ldrh	r3, [r4, #12]
 80075d4:	6020      	str	r0, [r4, #0]
 80075d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80075da:	81a3      	strh	r3, [r4, #12]
 80075dc:	9b01      	ldr	r3, [sp, #4]
 80075de:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80075e2:	b15b      	cbz	r3, 80075fc <__smakebuf_r+0x70>
 80075e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80075e8:	4630      	mov	r0, r6
 80075ea:	f000 f81d 	bl	8007628 <_isatty_r>
 80075ee:	b128      	cbz	r0, 80075fc <__smakebuf_r+0x70>
 80075f0:	89a3      	ldrh	r3, [r4, #12]
 80075f2:	f023 0303 	bic.w	r3, r3, #3
 80075f6:	f043 0301 	orr.w	r3, r3, #1
 80075fa:	81a3      	strh	r3, [r4, #12]
 80075fc:	89a3      	ldrh	r3, [r4, #12]
 80075fe:	431d      	orrs	r5, r3
 8007600:	81a5      	strh	r5, [r4, #12]
 8007602:	e7cf      	b.n	80075a4 <__smakebuf_r+0x18>

08007604 <_fstat_r>:
 8007604:	b538      	push	{r3, r4, r5, lr}
 8007606:	4d07      	ldr	r5, [pc, #28]	@ (8007624 <_fstat_r+0x20>)
 8007608:	2300      	movs	r3, #0
 800760a:	4604      	mov	r4, r0
 800760c:	4608      	mov	r0, r1
 800760e:	4611      	mov	r1, r2
 8007610:	602b      	str	r3, [r5, #0]
 8007612:	f7fa f9ab 	bl	800196c <_fstat>
 8007616:	1c43      	adds	r3, r0, #1
 8007618:	d102      	bne.n	8007620 <_fstat_r+0x1c>
 800761a:	682b      	ldr	r3, [r5, #0]
 800761c:	b103      	cbz	r3, 8007620 <_fstat_r+0x1c>
 800761e:	6023      	str	r3, [r4, #0]
 8007620:	bd38      	pop	{r3, r4, r5, pc}
 8007622:	bf00      	nop
 8007624:	200003cc 	.word	0x200003cc

08007628 <_isatty_r>:
 8007628:	b538      	push	{r3, r4, r5, lr}
 800762a:	4d06      	ldr	r5, [pc, #24]	@ (8007644 <_isatty_r+0x1c>)
 800762c:	2300      	movs	r3, #0
 800762e:	4604      	mov	r4, r0
 8007630:	4608      	mov	r0, r1
 8007632:	602b      	str	r3, [r5, #0]
 8007634:	f7fa f9aa 	bl	800198c <_isatty>
 8007638:	1c43      	adds	r3, r0, #1
 800763a:	d102      	bne.n	8007642 <_isatty_r+0x1a>
 800763c:	682b      	ldr	r3, [r5, #0]
 800763e:	b103      	cbz	r3, 8007642 <_isatty_r+0x1a>
 8007640:	6023      	str	r3, [r4, #0]
 8007642:	bd38      	pop	{r3, r4, r5, pc}
 8007644:	200003cc 	.word	0x200003cc

08007648 <_init>:
 8007648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800764a:	bf00      	nop
 800764c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800764e:	bc08      	pop	{r3}
 8007650:	469e      	mov	lr, r3
 8007652:	4770      	bx	lr

08007654 <_fini>:
 8007654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007656:	bf00      	nop
 8007658:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800765a:	bc08      	pop	{r3}
 800765c:	469e      	mov	lr, r3
 800765e:	4770      	bx	lr
