INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/lab_11/lab_11/lab_11/lab_11.srcs/sources_1/new/ALU_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/lab_11/lab_11/lab_11/lab_11.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/lab_11/lab_11/lab_11/lab_11.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/lab_11/lab_11/lab_11/lab_11.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/lab_11/lab_11/lab_11/lab_11.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/lab_11/lab_11/lab_11/lab_11.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/lab_11/lab_11/lab_11/lab_11.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/lab_11/lab_11/lab_11/lab_11.srcs/sources_1/new/InsParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/lab_11/lab_11/lab_11/lab_11.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/lab_11/lab_11/lab_11/lab_11.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/lab_11/lab_11/lab_11/lab_11.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/lab_11/lab_11/lab_11/lab_11.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/lab_11/lab_11/lab_11/lab_11.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/lab_11/lab_11/lab_11/lab_11.srcs/sim_1/new/test_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor_Testbench
