#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat May 17 02:46:22 2025
# Process ID: 29528
# Current directory: D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14348 D:\AUC\Spring 2025\Digital Design I\Project 2\8-8SPM\SPM8x8\SPM8x8.xpr
# Log file: D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/vivado.log
# Journal file: D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/imports/Verilog Modules/FullAdder.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/imports/Verilog Modules/Adder4Bit.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/imports/Verilog Modules/CarrySaveAdder.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/imports/Verilog Modules/HalfAdder.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/imports/Verilog Modules/clock_divider.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/imports/Verilog Modules/debouncer.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/imports/Verilog Modules/pushButton_detector.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/imports/Verilog Modules/rising_edge.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/imports/Verilog Modules/synchronizer.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/imports/Verilog Modules/DFF.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 900.125 ; gain = 156.090
update_compile_order -fileset sources_1
add_files {{D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/CarrySaveAdder.v} {D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/synchronizer.v} {D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/HalfAdder.v} {D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/FullAdder.v} {D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/Adder4Bit.v} {D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/DFF.v} {D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/debouncer.v} {D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/pushButton_detector.v} {D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/clock_divider.v} {D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/rising_edge.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/imports/Verilog Modules/FullAdder.v}}] -no_script -reset -force -quiet
remove_files  {{D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/imports/Verilog Modules/FullAdder.v}}
export_ip_user_files -of_objects  [get_files {{D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/imports/Verilog Modules/Adder4Bit.v}}] -no_script -reset -force -quiet
remove_files  {{D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/imports/Verilog Modules/Adder4Bit.v}}
export_ip_user_files -of_objects  [get_files {{D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/imports/Verilog Modules/CarrySaveAdder.v}}] -no_script -reset -force -quiet
remove_files  {{D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/imports/Verilog Modules/CarrySaveAdder.v}}
export_ip_user_files -of_objects  [get_files {{D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/imports/Verilog Modules/HalfAdder.v}}] -no_script -reset -force -quiet
remove_files  {{D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/imports/Verilog Modules/HalfAdder.v}}
export_ip_user_files -of_objects  [get_files {{D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/imports/Verilog Modules/clock_divider.v}}] -no_script -reset -force -quiet
remove_files  {{D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/imports/Verilog Modules/clock_divider.v}}
export_ip_user_files -of_objects  [get_files {{D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/imports/Verilog Modules/debouncer.v}}] -no_script -reset -force -quiet
remove_files  {{D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/imports/Verilog Modules/debouncer.v}}
export_ip_user_files -of_objects  [get_files {{D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/imports/Verilog Modules/pushButton_detector.v}}] -no_script -reset -force -quiet
remove_files  {{D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/imports/Verilog Modules/pushButton_detector.v}}
export_ip_user_files -of_objects  [get_files {{D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/imports/Verilog Modules/rising_edge.v}}] -no_script -reset -force -quiet
remove_files  {{D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/imports/Verilog Modules/rising_edge.v}}
export_ip_user_files -of_objects  [get_files {{D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/imports/Verilog Modules/synchronizer.v}}] -no_script -reset -force -quiet
remove_files  {{D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/imports/Verilog Modules/synchronizer.v}}
export_ip_user_files -of_objects  [get_files {{D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/imports/Verilog Modules/DFF.v}}] -no_script -reset -force -quiet
remove_files  {{D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/imports/Verilog Modules/DFF.v}}
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 17 02:50:24 2025...
