$date
	Wed Mar 19 07:10:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 8 ! pdata [7:0] $end
$var reg 7 " tt_in [6:0] $end
$scope module UUT $end
$var wire 7 # tt_in [6:0] $end
$var wire 8 $ pdata [7:0] $end
$var wire 1 % par $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
b0 $
b0 #
b0 "
b0 !
$end
#2000
1%
b10000001 !
b10000001 $
b1 "
b1 #
#4000
b10000010 !
b10000010 $
b10 "
b10 #
#6000
0%
b11 !
b11 $
b11 "
b11 #
#8000
1%
b10000100 !
b10000100 $
b100 "
b100 #
#10000
0%
b101 !
b101 $
b101 "
b101 #
#12000
b110 !
b110 $
b110 "
b110 #
#14000
1%
b10000111 !
b10000111 $
b111 "
b111 #
#16000
b10001000 !
b10001000 $
b1000 "
b1000 #
#18000
0%
b1001 !
b1001 $
b1001 "
b1001 #
#20000
b1010 !
b1010 $
b1010 "
b1010 #
