
Starting:    D:\Libero_SoC\SynplifyPro\bin64\mbin\synbatch.exe
Install:     D:\Libero_SoC\SynplifyPro
Hostname:    DESKTOP-4MD27R5
Date:        Fri Sep 11 09:12:26 2020
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log MAIN_TOP_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.

log file: "C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srr"

Running: synthesis in foreground



Running MAIN_TOP_syn|synthesis


Running: compile (Compile) on MAIN_TOP_syn|synthesis
# Fri Sep 11 09:12:26 2020


Running: compile_flow (Compile Process) on MAIN_TOP_syn|synthesis
# Fri Sep 11 09:12:26 2020


Running: compiler (Compile Input) on MAIN_TOP_syn|synthesis
# Fri Sep 11 09:12:26 2020

Copied C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\synwork\MAIN_TOP_comp.srs to C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srs


compiler completed
# Fri Sep 11 09:12:29 2020

Return Code: 0
Run Time:00h:00m:03s


Running: multi_srs_gen (Multi-srs Generator) on MAIN_TOP_syn|synthesis
# Fri Sep 11 09:12:29 2020


multi_srs_gen completed
# Fri Sep 11 09:12:29 2020

Return Code: 0
Run Time:00h:00m:00s

Copied C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\synwork\MAIN_TOP_mult.srs to C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srs

Complete: Compile Process on MAIN_TOP_syn|synthesis


Running: premap (Pre-mapping) on MAIN_TOP_syn|synthesis
# Fri Sep 11 09:12:29 2020


premap completed with warnings
# Fri Sep 11 09:12:30 2020

Return Code: 1
Run Time:00h:00m:01s

Complete: Compile on MAIN_TOP_syn|synthesis


Running: map (Map) on MAIN_TOP_syn|synthesis
# Fri Sep 11 09:12:30 2020

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on MAIN_TOP_syn|synthesis
# Fri Sep 11 09:12:30 2020

Copied C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\synwork\MAIN_TOP_m.srm to C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srm


fpga_mapper completed with warnings
# Fri Sep 11 09:12:32 2020

Return Code: 1
Run Time:00h:00m:02s

Complete: Map on MAIN_TOP_syn|synthesis

Complete: Logic Synthesis on MAIN_TOP_syn|synthesis

TCL script complete: "MAIN_TOP_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

