$date
        2025-Oct-09 17:43:17
$end
$version
        Vivado v2024.1.2 (64-bit)
$end
$timescale
        1ps
$end
$scope module dut $end
$var reg 4 " UART_Transfer_i/clock_out_top_0/U0/fifo_count_slv [3:0] $end
$var reg 1 & UART_Transfer_i/clock_out_top_0/U0/glitching_done $end
$var reg 16 ' UART_Transfer_i/clock_out_top_0/U0/gpio_latched [15:0] $end
$var reg 3 7 UART_Transfer_i/clock_out_top_0/U0/write_ptr_slv [2:0] $end
$var reg 16 : UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0 [15:0] $end
$var reg 16 J UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1 [15:0] $end
$var reg 7 Z UART_Transfer_i/clock_out_top_0/U0/glitch_counter [6:0] $end
$var reg 1 a _TRIGGER $end
$var reg 1 b _WINDOW $end
$var reg 1 c _GAP $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 "
1&
b0 '
b0 7
b0 :
b0 J
b0 Z
0a
1b
0c
$end
#32767
b1 Z
#32768
b10 "
0&
b1 7
b1 J
1a
#32847
b11 "
b10 7
b10 Z
