# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../vis_bounding_box.srcs/sources_1/ip/bounding_box_0/src/bounding_box.v" \
"../../../../vis_bounding_box.srcs/sources_1/ip/bounding_box_0/sim/bounding_box_0.v" \
"../../../../vis_bounding_box.srcs/sources_1/ip/centroid_0/src/divider_32_20_0/src/divider_32_20.v" \
"../../../../vis_bounding_box.srcs/sources_1/ip/centroid_0/src/divider_32_20_0/sim/divider_32_20_0.v" \
"../../../../vis_bounding_box.srcs/sources_1/ip/centroid_0/src/centroid.v" \
"../../../../vis_bounding_box.srcs/sources_1/ip/centroid_0/sim/centroid_0.v" \
"../../../../vis_bounding_box.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM/sim/delayLineBRAM.v" \
"../../../../vis_bounding_box.srcs/sources_1/ip/median5x5_0/src/delay.v" \
"../../../../vis_bounding_box.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v" \
"../../../../vis_bounding_box.srcs/sources_1/ip/median5x5_0/src/delay_line.v" \
"../../../../vis_bounding_box.srcs/sources_1/ip/median5x5_0/src/median5x5.v" \
"../../../../vis_bounding_box.srcs/sources_1/ip/median5x5_0/sim/median5x5_0.v" \
"../../../../vis_bounding_box.srcs/sim_1/imports/tb_hdmi_64x64/hdmi_in_64x64.v" \
"../../../../vis_bounding_box.srcs/sim_1/imports/tb_hdmi_64x64/hdmi_out_64x64.v" \
"../../../../vis_bounding_box.srcs/sources_1/new/vis_bounding_box.v" \
"../../../../vis_bounding_box.srcs/sim_1/imports/tb_hdmi_64x64/tb_hdmi_64x64.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
