INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/Seven_Seg_Display_Easy/Seven_Seg_Display_Easy.srcs/sources_1/new/Display_Key.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Display_Key
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/Seven_Seg_Display_Easy/Seven_Seg_Display_Easy.srcs/sources_1/new/Word_Key.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Word_Key
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/Seven_Seg_Display_Easy/Seven_Seg_Display_Easy.srcs/sources_1/new/Display_Source.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Display_Source
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/Seven_Seg_Display_Easy/Seven_Seg_Display_Easy.srcs/sim_1/new/Test_Bench_DS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_Bench_DS
