[["Asymptotic probability extraction for non-normal distributions of circuit performance.", ["Xin Li", "Jiayong Le", "Padmini Gopalakrishnan", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2004.1382533", 8], ["Statistical design and optimization of SRAM cell for yield enhancement.", ["Saibal Mukhopadhyay", "Hamid Mahmoodi-Meimand", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.2004.1382534", 4], ["Gate sizing for crosstalk reduction under timing constraints by Lagrangian relaxation.", ["Debjit Sinha", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2004.1382535", 6], ["Optimizing mode transition sequences in idle intervals for component-level and system-level energy minimization.", ["Jinfeng Liu", "Pai H. Chou"], "https://doi.org/10.1109/ICCAD.2004.1382537", 8], ["Dynamic voltage and frequency scaling under a precise energy model considering variable and fixed components of the system power dissipation.", ["Kihwan Choi", "Wonbok Lee", "Ramakrishna Soma", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2004.1382538", 6], ["The effects of energy management on reliability in real-time embedded systems.", ["Dakai Zhu", "Rami G. Melhem", "Daniel Mosse"], "https://doi.org/10.1109/ICCAD.2004.1382539", 6], ["DAG-aware circuit compression for formal verification.", ["Per Bjesse", "Arne Boralv"], "https://doi.org/10.1109/ICCAD.2004.1382541", 8], ["Dynamic transition relation simplification for bounded property checking.", ["Andreas Kuehlmann"], "https://doi.org/10.1109/ICCAD.2004.1382542", 8], ["Theoretical framework for compositional sequential hardware equivalence verification in presence of design constraints.", ["Zurab Khasidashvili", "Marcelo Skaba", "Daher Kaiss", "Ziyad Hanna"], "https://doi.org/10.1109/ICCAD.2004.1382543", 8], ["Checking consistency of C and Verilog using predicate abstraction and induction.", ["Daniel Kroening", "Edmund M. Clarke"], "https://doi.org/10.1109/ICCAD.2004.1382544", 7], ["SAPOR: second-order Arnoldi method for passive order reduction of RCS circuits.", ["Yangfeng Su", "Jian Wang", "Xuan Zeng", "Zhaojun Bai", "Charles C. Chiang", "Dian Zhou"], "https://doi.org/10.1109/ICCAD.2004.1382546", 6], ["SPRIM: structure-preserving reduced-order interconnect macromodeling.", ["Roland W. Freund"], "https://doi.org/10.1109/ICCAD.2004.1382547", 8], ["Sparse and efficient reduced order modeling of linear subcircuits with large number of terminals.", ["Peter Feldmann", "Frank Liu"], "https://doi.org/10.1109/ICCAD.2004.1382548", 5], ["Fast simulation of VLSI interconnects.", ["Jitesh Jain", "Cheng-Kok Koh", "Venkataramanan Balakrishnan"], "https://doi.org/10.1109/ICCAD.2004.1382549", 6], ["Cost-effective radiation hardening technique for combinational logic.", ["Quming Zhou", "Kartik Mohanram"], "https://doi.org/10.1109/ICCAD.2004.1382551", 7], ["Improving soft-error tolerance of FPGA configuration bits.", ["Suresh Srinivasan", "Aman Gayasen", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Yuan Xie", "Mary Jane Irwin"], "https://doi.org/10.1109/ICCAD.2004.1382552", 4], ["A soft error rate analysis (SERA) methodology.", ["Ming Zhang", "Naresh R. Shanbhag"], "https://doi.org/10.1109/ICCAD.2004.1382553", 8], ["Banked scratch-pad memory management for reducing leakage energy consumption.", ["Mahmut T. Kandemir", "Mary Jane Irwin", "Guilin Chen", "Ibrahim Kolcu"], "https://doi.org/10.1109/ICCAD.2004.1382555", 5], ["Reducing cache misses by application-specific re-configurable indexing.", ["Kimish Patel", "Enrico Macii", "Luca Benini", "Massimo Poncino"], "https://doi.org/10.1109/ICCAD.2004.1382556", 6], ["DynamoSim: a trace-based dynamically compiled instruction set simulator.", ["Massimo Poncino", "Jianwen Zhu"], "https://doi.org/10.1109/ICCAD.2004.1382557", 6], ["The care and feeding of your statistical static timer.", ["Sani R. Nassif", "Duane S. Boning", "Nagib Hakim"], "https://doi.org/10.1109/ICCAD.2004.1382559", 2], ["Analytical modeling of crosstalk noise waveforms using Weibull function.", ["Alireza Kasnavi", "Joddy W. Wang", "Mahmoud Shahram", "Jindrich Zejda"], "https://doi.org/10.1109/ICCAD.2004.1382561", 6], ["A robust cell-level crosstalk delay change analysis.", ["Igor Keller", "Ken Tseng", "Nishath K. Verghese"], "https://doi.org/10.1109/ICCAD.2004.1382562", 8], ["Timing macro-modeling of IP blocks with crosstalk.", ["Ruiming Chen", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2004.1382563", 5], ["Delay noise pessimism reduction by logic correlations.", ["Alexey Glebov", "Sergey Gavrilov", "R. Soloviev", "Vladimir Zolotov", "Murat R. Becer", "Chanhee Oh", "Rajendran Panda"], "https://doi.org/10.1109/ICCAD.2004.1382564", 8], ["Factoring and eliminating common subexpressions in polynomial expressions.", ["Anup Hosangadi", "Farzan Fallah", "Ryan Kastner"], "https://doi.org/10.1109/ICCAD.2004.1382566", 6], ["Custom-optimized multiplierless implementations of DSP algorithms.", ["Markus Puschel", "Adam C. Zelinski", "James C. Hoe"], "https://doi.org/10.1109/ICCAD.2004.1382567", 8], ["A quantitative study and estimation models for extensible instructions in embedded processors.", ["Newton Cheung", "Sri Parameswaran", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2004.1382568", 7], ["Code partitioning for synthesis of embedded applications with phantom.", ["Andre C. Nacul", "Tony Givargis"], "https://doi.org/10.1109/ICCAD.2004.1382569", 7], ["Formal verification coverage: computing the coverage gap between temporal specifications.", ["Sayantan Das", "Prasenjit Basu", "Ansuman Banerjee", "Pallab Dasgupta", "P. P. Chakrabarti", "Chunduri Rama Mohan", "Limor Fix", "Roy Armoni"], "https://doi.org/10.1109/ICCAD.2004.1382571", 6], ["Debugging sequential circuits using Boolean satisfiability.", ["Moayad Fahim Ali", "Andreas G. Veneris", "Alexander Smith", "Sean Safarpour", "Rolf Drechsler", "Magdy S. Abadir"], "https://doi.org/10.1109/ICCAD.2004.1382572", 6], ["Towards formal verification of analog designs.", ["Smriti Gupta", "Bruce H. Krogh", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.2004.1382573", 8], ["Automatic translation of behavioral testbench for fully accelerated simulation.", ["Young-Il Kim", "Chong-Min Kyung"], "https://doi.org/10.1109/ICCAD.2004.1382574", 4], ["Architectural-level synthesis of digital microfluidics-based biochips.", ["Fei Su", "Krishnendu Chakrabarty"], "https://doi.org/10.1109/ICCAD.2004.1382576", 6], ["Simultaneous design and placement of multiplexed chemical processing systems on microchips.", ["Anton J. Pfeiffer", "Tamal Mukherjee", "Steinar Hauan"], "https://doi.org/10.1109/ICCAD.2004.1382577", 8], ["A circuit model for carbon nanotube interconnects: comparative study with Cu interconnects for scaled technologies.", ["Arijit Raychowdhury", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.2004.1382578", 4], ["Hybrid techniques for electrostatic analysis of nanowires.", ["Gang Li", "Narayan R. Aluru"], "https://doi.org/10.1109/ICCAD.2004.1382579", 4], ["Computation of signal threshold crossing times directly from higher order moments.", ["Yehea I. Ismail", "Chirayu S. Amin"], "https://doi.org/10.1109/ICCAD.2004.1382581", 8], ["Modeling unbuffered latches for timing analysis.", ["Chirayu S. Amin", "Florentin Dartu", "Yehea I. Ismail"], "https://doi.org/10.1109/ICCAD.2004.1382582", 7], ["A flexibility aware budgeting for hierarchical flow timing closure.", ["Olivier Omedes", "Michel Robert", "Mohammed Ramdani"], "https://doi.org/10.1109/ICCAD.2004.1382583", 6], ["Energy optimization for a two-device data flow chain.", ["Ravishankar Rao", "Sarma B. K. Vrudhula"], "https://doi.org/10.1109/ICCAD.2004.1382585", 7], ["A power aware system level interconnect design methodology for latency-insensitive systems.", ["Vikas Chandra", "Herman Schmit", "Anthony Xu", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2004.1382586", 8], ["Exploiting level sensitive latches in wire pipelining.", ["V. Seth", "Min Zhao", "Jiang Hu"], "https://doi.org/10.1109/ICCAD.2004.1382587", 8], ["Floorplan design for multi-million gate FPGAs.", ["Lei Cheng", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2004.1382589", 8], ["Temporal floorplanning using the T-tree formulation.", ["Ping-Hung Yuh", "Chia-Lin Yang", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2004.1382590", 6], ["A thermal-driven floorplanning algorithm for 3D ICs.", ["Jason Cong", "Jie Wei", "Yan Zhang"], "https://doi.org/10.1109/ICCAD.2004.1382591", 8], ["A chip-level electrostatic discharge simulation strategy.", ["Haifeng Qian", "Joseph N. Kozhaya", "Sani R. Nassif", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2004.1382593", 4], ["Efficient full-chip thermal modeling and analysis.", ["Peng Li", "Lawrence T. Pileggi", "Mehdi Asheghi", "Rajit Chandra"], "https://doi.org/10.1109/ICCAD.2004.1382594", 8], ["Interconnect lifetime prediction under dynamic stress for reliability-aware design.", ["Zhijian Lu", "Wei Huang", "John Lach", "Mircea R. Stan", "Kevin Skadron"], "https://doi.org/10.1109/ICCAD.2004.1382595", 8], ["Process and environmental variation impacts on ASIC timing.", ["Paul S. Zuchowski", "Peter A. Habitz", "J. D. Hayes", "J. H. Oppold"], "https://doi.org/10.1109/ICCAD.2004.1382597", 7], ["The impact of device parameter variations on the frequency and performance of VLSI chips.", ["S. B. Samaan"], "https://doi.org/10.1109/ICCAD.2004.1382598", 4], ["Variability in sub-100nm SRAM designs.", ["Raymond A. Heald", "Ping Wang"], "https://doi.org/10.1109/ICCAD.2004.1382599", 6], ["Application-specific buffer space allocation for networks-on-chip router design.", ["Jingcao Hu", "Radu Marculescu"], "https://doi.org/10.1109/ICCAD.2004.1382601", 8], ["Simultaneous communication and processor voltage scaling for dynamic and leakage energy reduction in time-constrained systems.", ["Alexandru Andrei", "Marcus T. Schmitz", "Petru Eles", "Zebo Peng", "Bashir M. Al-Hashimi"], "https://doi.org/10.1109/ICCAD.2004.1382602", 8], ["Hardware/software managed scratchpad memory for embedded system.", ["Andhi Janapsatya", "Sri Parameswaran", "Aleksandar Ignjatovic"], "https://doi.org/10.1109/ICCAD.2004.1382603", 8], ["Physical placement driven by sequential timing analysis.", ["Aaron P. Hurst", "Philip Chong", "Andreas Kuehlmann"], "https://doi.org/10.1109/ICCAD.2004.1382605", 8], ["On interactions between routing and detailed placement.", ["Devang Jariwala", "John Lillis"], "https://doi.org/10.1109/ICCAD.2004.1382606", 7], ["Routability-driven placement and white space allocation.", ["Chen Li", "Min Xie", "Cheng-Kok Koh", "Jason Cong", "Patrick H. Madden"], "https://doi.org/10.1109/ICCAD.2004.1382607", 8], ["True crosstalk aware incremental placement with noise map.", ["Haoxing Ren", "David Zhigang Pan", "Paul Villarrubia"], "https://doi.org/10.1109/ICCAD.2004.1382608", 8], ["On breakable cyclic definitions.", ["Jie-Hong Roland Jiang", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2004.1382610", 8], ["Logical effort based technology mapping.", ["Shrirang K. Karandikar", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2004.1382611", 4], ["Variability inspired implementation selection problem.", ["Azadeh Davoodi", "Vishal Khandelwal", "Ankur Srivastava"], "https://doi.org/10.1109/ICCAD.2004.1382612", 5], ["M-trie: an efficient approach to on-chip logic minimization.", ["Seraj Ahmad", "Rabi N. Mahapatra"], "https://doi.org/10.1109/ICCAD.2004.1382613", 8], ["Verifying properties of hardware and software by predicate abstraction and model checking.", ["Randal E. Bryant", "Sriram K. Rajamani"], "https://doi.org/10.1109/ICCAD.2004.1382615", 2], ["Soft self-synchronising codes for self-calibrating communication.", ["Frederic Worm", "Paolo Ienne", "Patrick Thiran"], "https://doi.org/10.1109/ICCAD.2004.1382617", 8], ["SILENT: serialized low energy transmission coding for on-chip interconnection networks.", ["Kangmin Lee", "Se-Joong Lee", "Hoi-Jun Yoo"], "https://doi.org/10.1109/ICCAD.2004.1382618", 4], ["Optimal wire retiming without binary search.", ["Chuan Lin", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2004.1382619", 7], ["Interval-valued reduced order statistical interconnect modeling.", ["James D. Ma", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.2004.1382621", 8], ["Static statistical timing analysis for latch-based pipeline designs.", ["Rob A. Rutenbar", "Li-C. Wang", "Kwang-Ting Cheng", "Sandip Kundu"], "https://doi.org/10.1109/ICCAD.2004.1382622", 5], ["Efficient statistical timing analysis through error budgeting.", ["Vishal Khandelwal", "Azadeh Davoodi", "Ankur Srivastava"], "https://doi.org/10.1109/ICCAD.2004.1382623", 5], ["Voltage-drop-constrained optimization of power distribution network based on reliable maximum current estimates.", ["Nestoras E. Evmorfopoulos", "Dimitris P. Karampatzakis", "Georgios I. Stamoulis"], "https://doi.org/10.1109/ICCAD.2004.1382625", 6], ["Fast flip-chip power grid analysis via locality and grid shells.", ["Eli Chiprout"], "https://doi.org/10.1109/ICCAD.2004.1382626", 4], ["HiSIM: hierarchical interconnect-centric circuit simulator.", ["Tsung-Hao Chen", "Jeng-Liang Tsai", "Tanay Karnik"], "https://doi.org/10.1109/ICCAD.2004.1382627", 8], ["Guiding CNF-SAT search via efficient constraint partitioning.", ["Vijay Durairaj", "Priyank Kalla"], "https://doi.org/10.1109/ICCAD.2004.1382629", 4], ["Incremental deductive & inductive reasoning for SAT-based bounded model checking.", ["Liang Zhang", "Mukul R. Prasad", "Michael S. Hsiao"], "https://doi.org/10.1109/ICCAD.2004.1382630", 8], ["Efficient SAT-based unbounded symbolic model checking using circuit cofactoring.", ["Malay K. Ganai", "Aarti Gupta", "Pranav Ashar"], "https://doi.org/10.1109/ICCAD.2004.1382631", 8], ["Efficient computation of small abstraction refinements.", ["Bing Li", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.2004.1382632", 8], ["Exact and heuristic approaches to input vector control for leakage power reduction.", ["Feng Gao", "John P. Hayes"], "https://doi.org/10.1109/ICCAD.2004.1382634", 6], ["Leakage control through fine-grained placement and sizing of sleep transistors.", ["Vishal Khandelwal", "Ankur Srivastava"], "https://doi.org/10.1109/ICCAD.2004.1382635", 4], ["A vectorless estimation of maximum instantaneous current for sequential circuits.", ["Cheng-Tao Hsieh", "Jian-Cheng Lin", "Shih-Chieh Chang"], "https://doi.org/10.1109/ICCAD.2004.1382636", 4], ["A new incremental placement algorithm and its application to congestion-aware divisor extraction.", ["Satrajit Chatterjee", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2004.1382637", 8], ["Unification of partitioning, placement and floorplanning.", ["Saurabh N. Adya", "S. Chaturvedi", "Jarrod A. Roy", "David A. Papa", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2004.1382639", 8], ["Multilevel expansion-based VLSI placement with blockages.", ["Bo Hu", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.2004.1382640", 7], ["An analytic placer for mixed-size placement and timing-driven placement.", ["Andrew B. Kahng", "Qinke Wang"], "https://doi.org/10.1109/ICCAD.2004.1382641", 8], ["Engineering details of a stable force-directed placer.", ["Kristofer Vorwerk", "Andrew A. Kennings", "Anthony Vannelli"], "https://doi.org/10.1109/ICCAD.2004.1382642", 8], ["An integrated design flow for a via-configurable gate array.", ["Yajun Ran", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.2004.1382644", 8], ["A metal and via maskset programmable VLSI design methodology using PLAs.", ["Nikhil Jayakumar", "Sunil P. Khatri"], "https://doi.org/10.1109/ICCAD.2004.1382645", 5], ["Analysis and evaluation of a hybrid interconnect structure for FPGAs.", ["Renqiu Huang", "Ranga Vemuri"], "https://doi.org/10.1109/ICCAD.2004.1382646", 7], ["Low-power programmable routing circuitry for FPGAs.", ["Jason Helge Anderson", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2004.1382647", 8], ["A yield improvement methodology using pre- and post-silicon statistical clock scheduling.", ["Jeng-Liang Tsai", "Dong Hyun Baik", "Charlie Chung-Ping Chen", "Kewal K. Saluja"], "https://doi.org/10.1109/ICCAD.2004.1382649", 8], ["Clock schedule verification under process variations.", ["Ruiming Chen", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2004.1382650", 7], ["A novel clock distribution and dynamic de-skewing methodology.", ["A. Kapoor", "Nikhil Jayakumar", "Sunil P. Khatri"], "https://doi.org/10.1109/ICCAD.2004.1382651", 6], ["On per-test fault diagnosis using the X-fault model.", ["Xiaoqing Wen", "Tokiharu Miyoshi", "Seiji Kajihara", "Laung-Terng Wang", "Kewal K. Saluja", "Kozo Kinoshita"], "https://doi.org/10.1109/ICCAD.2004.1382653", 8], ["Diagnosis of small-signal parameters for broadband amplifiers through S-parameter measurements and sensitivity-guided evolutionary search.", ["Fang Liu", "Sule Ozev", "Martin A. Brooke"], "https://doi.org/10.1109/ICCAD.2004.1382654", 7], ["An efficient method for improving the quality of per-test fault diagnosis.", ["Chunsheng Liu"], "https://doi.org/10.1109/ICCAD.2004.1382655", 4], ["A unified theory of timing budget management.", ["Soheil Ghiasi", "Elaheh Bozorgzadeh", "Siddharth Choudhuri", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2004.1382657", 7], ["Dynamic range estimation for nonlinear systems.", ["Bin Wu", "Jianwen Zhu", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2004.1382658", 8], ["Power estimation for cycle-accurate functional descriptions of hardware.", ["Lin Zhong", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.2004.1382659", 8], ["Efficient harmonic balance simulation using multi-level frequency decomposition.", ["Peng Li", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2004.1382661", 6], ["Frequency domain simulation of high-Q oscillators with homotopy methods.", ["Xiaochun Duan", "Kartikeya Mayaram"], "https://doi.org/10.1109/ICCAD.2004.1382662", 4], ["Automated oscillator macromodelling techniques for capturing amplitude variations and injection locking.", ["Xiaolue Lai", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2004.1382663", 8], ["FLUTE: fast lookup table based wirelength estimation technique.", ["Chris Chu"], "https://doi.org/10.1109/ICCAD.2004.1382665", 6], ["Wire-length prediction using statistical techniques.", ["Jennifer L. Wong", "Azadeh Davoodi", "Vishal Khandelwal", "Ankur Srivastava", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2004.1382666", 4], ["Accurate estimation of global buffer delay within a floorplan.", ["Charles J. Alpert", "Jiang Hu", "Sachin S. Sapatnekar", "Cliff C. N. Sze"], "https://doi.org/10.1109/ICCAD.2004.1382667", 6], ["A path-based methodology for post-silicon timing validation.", ["Leonard Lee", "Li-C. Wang", "T. M. Mak", "Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.2004.1382669", 8], ["Frugal linear network-based test decompression for drastic test cost reductions.", ["Wenjing Rao", "Alex Orailoglu", "George Su"], "https://doi.org/10.1109/ICCAD.2004.1382670", 5], ["Design space exploration for aggressive test cost reduction in CircularScan architectures.", ["Baris Arslan", "Alex Orailoglu"], "https://doi.org/10.1109/ICCAD.2004.1382671", 6], ["Design/process learning from electrical test.", ["Bernd Koenemann"], "https://doi.org/10.1109/ICCAD.2004.1382673", 6], ["Backend CAD flows for \"restrictive design rules\".", ["Mark A. Lavin", "Fook-Luen Heng", "Gregory A. Northrop"], "https://doi.org/10.1109/ICCAD.2004.1382674", 8], ["Hermes: LUT FPGA technology mapping algorithm for area minimization with optimum depth.", ["Maxim Teslenko", "Elena Dubrova"], "https://doi.org/10.1109/ICCAD.2004.1382676", 4], ["DAOmap: a depth-optimal area optimization mapping algorithm for FPGA designs.", ["Deming Chen", "Jason Cong"], "https://doi.org/10.1109/ICCAD.2004.1382677", 8], ["Vdd programmability to reduce FPGA interconnect power.", ["Fei Li", "Yan Lin", "Lei He"], "https://doi.org/10.1109/ICCAD.2004.1382678", 6], ["Configuration bitstream compression for dynamically reconfigurable FPGAs.", ["Lei He", "Tulika Mitra", "Weng-Fai Wong"], "https://doi.org/10.1109/ICCAD.2004.1382679", 8], ["High-level synthesis: an essential ingredient for designing complex ASICs.", ["Arvind", "Rishiyur S. Nikhil", "Daniel L. Rosenband", "Nirav Dave"], "https://doi.org/10.1109/ICCAD.2004.1382681", 8], ["High-level synthesis using computation-unit integrated memories.", ["Chao Huang", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.2004.1382682", 8], ["Improved use of the carry-save representation for the synthesis of complex arithmetic circuits.", ["Ajay K. Verma", "Paolo Ienne"], "https://doi.org/10.1109/ICCAD.2004.1382683", 8], ["Formal derivation of optimal active shielding for low-power on-chip buses.", ["Maged Ghoneima", "Yehea I. Ismail"], "https://doi.org/10.1109/ICCAD.2004.1382685", 8], ["A general framework for probabilistic low-power design space exploration considering process variation.", ["Ashish Srivastava", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2004.1382686", 6], ["Timing analysis considering spatial power/ground level variation.", ["Masanori Hashimoto", "Junji Yamaguchi", "Hidetoshi Onodera"], "https://doi.org/10.1109/ICCAD.2004.1382687", 7], ["Simultaneous escape routing and layer assignment for dense PCBs.", ["Muhammet Mustafa Ozdal", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2004.1382689", 8], ["A provably good algorithm for high performance bus routing.", ["Muhammet Mustafa Ozdal", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2004.1382690", 8], ["Simultaneous short-path and long-path timing optimization for FPGAs.", ["Ryan Fung", "Vaughn Betz", "William Chow"], "https://doi.org/10.1109/ICCAD.2004.1382691", 8], ["Analog performance space exploration by Fourier-Motzkin elimination with application to hierarchical sizing.", ["Guido Stehr", "Helmut E. Graeb", "Kurt Antreich"], "https://doi.org/10.1109/ICCAD.2004.1382693", 8], ["Robust analog/RF circuit design with projection-based posynomial modeling.", ["Xin Li", "Padmini Gopalakrishnan", "Yang Xu", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2004.1382694", 8], ["Techniques for improving the accuracy of geometric-programming based analog circuit design optimization.", ["Jintae Kim", "Jaeseo Lee", "Lieven Vandenberghe"], "https://doi.org/10.1109/ICCAD.2004.1382695", 8], ["Variational interconnect analysis via PMTBR.", ["Joel R. Phillips"], "https://doi.org/10.1109/ICCAD.2004.1382697", 8], ["Stochastic analysis of interconnect performance in the presence of process variations.", ["Janet Meiling Wang", "Praveen Ghanta", "Sarma B. K. Vrudhula"], "https://doi.org/10.1109/ICCAD.2004.1382698", 7], ["A stochastic integral equation method for modeling the rough surface effect on interconnect capacitance.", ["Zhenhai Zhu", "Jacob White", "Alper Demir"], "https://doi.org/10.1109/ICCAD.2004.1382699", 5], ["Detection of multiple transitions in delay fault test of SPARC64 microprocessor.", ["Daisuke Maruyama", "Akira Kanuma", "Takashi Mochiyama", "Hiroaki Komatsu", "Yaroku Sugiyama", "Noriyuki Ito"], "https://doi.org/10.1109/ICCAD.2004.1382701", 6], ["Minimizing the number of test configurations for FPGAs.", ["Erik Chmelar"], "https://doi.org/10.1109/ICCAD.2004.1382702", 4], ["SPIN-TEST: automatic test pattern generation for speed-independent circuits.", ["Feng Shi", "Yiorgos Makris"], "https://doi.org/10.1109/ICCAD.2004.1382703", 6], ["How to bridge the abstraction gap in system level modeling and design.", ["A. Bernstein", "M. Burton", "Frank Ghenassia"], "https://doi.org/10.1109/ICCAD.2004.1382705", 5], ["Analyzing software influences on substrate noise: an ADC perspective.", ["Frank Ghenassia", "Narayanan Vijaykrishnan", "Mary Jane Irwin"], "https://doi.org/10.1109/ICCAD.2004.1382707", 7], ["Design space exploration for a UMTS front-end exploiting analog platforms.", ["F. De Bernarclinis", "S. Gambini", "R. Vincis", "F. Svelto"], "https://doi.org/10.1109/ICCAD.2004.1382708", 8], ["Adaptive sampling and modeling of analog circuit performance parameters with pseudo-cubic splines.", ["Ranga Vemuri", "Glenn Wolfe"], "https://doi.org/10.1109/ICCAD.2004.1382709", 8]]