library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity ula is
    port (
        a : in STD_LOGIC;
        b : in STD_LOGIC;

        op_and : out STD_LOGIC;
    );

architecture rtl of ula is

begin

    op_and <= a and b;

end rtl;