@W: MT530 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\lfsr_fib_gen.vhd":42:8:42:9|Found inferred clock Complex_Mult_test_sd|PCLK which controls 16 sequential elements including LFSR_Fib_Gen_0.fib_reg[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
