
GOD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004948  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000014c  08004b28  08004b28  00014b28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004c74  08004c74  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004c74  08004c74  00014c74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004c7c  08004c7c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004c7c  08004c7c  00014c7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004c80  08004c80  00014c80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004c84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  20000070  08004cf4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000228  08004cf4  00020228  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000130c6  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002370  00000000  00000000  00033166  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d30  00000000  00000000  000354d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c58  00000000  00000000  00036208  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e5f4  00000000  00000000  00036e60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010893  00000000  00000000  00055454  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bb1ae  00000000  00000000  00065ce7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00120e95  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003de8  00000000  00000000  00120ee8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000070 	.word	0x20000070
 80001fc:	00000000 	.word	0x00000000
 8000200:	08004b10 	.word	0x08004b10

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000074 	.word	0x20000074
 800021c:	08004b10 	.word	0x08004b10

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b96e 	b.w	80005b4 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468c      	mov	ip, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	f040 8083 	bne.w	8000406 <__udivmoddi4+0x116>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d947      	bls.n	8000396 <__udivmoddi4+0xa6>
 8000306:	fab2 f282 	clz	r2, r2
 800030a:	b142      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030c:	f1c2 0020 	rsb	r0, r2, #32
 8000310:	fa24 f000 	lsr.w	r0, r4, r0
 8000314:	4091      	lsls	r1, r2
 8000316:	4097      	lsls	r7, r2
 8000318:	ea40 0c01 	orr.w	ip, r0, r1
 800031c:	4094      	lsls	r4, r2
 800031e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000322:	0c23      	lsrs	r3, r4, #16
 8000324:	fbbc f6f8 	udiv	r6, ip, r8
 8000328:	fa1f fe87 	uxth.w	lr, r7
 800032c:	fb08 c116 	mls	r1, r8, r6, ip
 8000330:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000334:	fb06 f10e 	mul.w	r1, r6, lr
 8000338:	4299      	cmp	r1, r3
 800033a:	d909      	bls.n	8000350 <__udivmoddi4+0x60>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000342:	f080 8119 	bcs.w	8000578 <__udivmoddi4+0x288>
 8000346:	4299      	cmp	r1, r3
 8000348:	f240 8116 	bls.w	8000578 <__udivmoddi4+0x288>
 800034c:	3e02      	subs	r6, #2
 800034e:	443b      	add	r3, r7
 8000350:	1a5b      	subs	r3, r3, r1
 8000352:	b2a4      	uxth	r4, r4
 8000354:	fbb3 f0f8 	udiv	r0, r3, r8
 8000358:	fb08 3310 	mls	r3, r8, r0, r3
 800035c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000360:	fb00 fe0e 	mul.w	lr, r0, lr
 8000364:	45a6      	cmp	lr, r4
 8000366:	d909      	bls.n	800037c <__udivmoddi4+0x8c>
 8000368:	193c      	adds	r4, r7, r4
 800036a:	f100 33ff 	add.w	r3, r0, #4294967295
 800036e:	f080 8105 	bcs.w	800057c <__udivmoddi4+0x28c>
 8000372:	45a6      	cmp	lr, r4
 8000374:	f240 8102 	bls.w	800057c <__udivmoddi4+0x28c>
 8000378:	3802      	subs	r0, #2
 800037a:	443c      	add	r4, r7
 800037c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000380:	eba4 040e 	sub.w	r4, r4, lr
 8000384:	2600      	movs	r6, #0
 8000386:	b11d      	cbz	r5, 8000390 <__udivmoddi4+0xa0>
 8000388:	40d4      	lsrs	r4, r2
 800038a:	2300      	movs	r3, #0
 800038c:	e9c5 4300 	strd	r4, r3, [r5]
 8000390:	4631      	mov	r1, r6
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	b902      	cbnz	r2, 800039a <__udivmoddi4+0xaa>
 8000398:	deff      	udf	#255	; 0xff
 800039a:	fab2 f282 	clz	r2, r2
 800039e:	2a00      	cmp	r2, #0
 80003a0:	d150      	bne.n	8000444 <__udivmoddi4+0x154>
 80003a2:	1bcb      	subs	r3, r1, r7
 80003a4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a8:	fa1f f887 	uxth.w	r8, r7
 80003ac:	2601      	movs	r6, #1
 80003ae:	fbb3 fcfe 	udiv	ip, r3, lr
 80003b2:	0c21      	lsrs	r1, r4, #16
 80003b4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003bc:	fb08 f30c 	mul.w	r3, r8, ip
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0xe4>
 80003c4:	1879      	adds	r1, r7, r1
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0xe2>
 80003cc:	428b      	cmp	r3, r1
 80003ce:	f200 80e9 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1ac9      	subs	r1, r1, r3
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003e0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x10c>
 80003ec:	193c      	adds	r4, r7, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x10a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80d9 	bhi.w	80005ac <__udivmoddi4+0x2bc>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e7bf      	b.n	8000386 <__udivmoddi4+0x96>
 8000406:	428b      	cmp	r3, r1
 8000408:	d909      	bls.n	800041e <__udivmoddi4+0x12e>
 800040a:	2d00      	cmp	r5, #0
 800040c:	f000 80b1 	beq.w	8000572 <__udivmoddi4+0x282>
 8000410:	2600      	movs	r6, #0
 8000412:	e9c5 0100 	strd	r0, r1, [r5]
 8000416:	4630      	mov	r0, r6
 8000418:	4631      	mov	r1, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	fab3 f683 	clz	r6, r3
 8000422:	2e00      	cmp	r6, #0
 8000424:	d14a      	bne.n	80004bc <__udivmoddi4+0x1cc>
 8000426:	428b      	cmp	r3, r1
 8000428:	d302      	bcc.n	8000430 <__udivmoddi4+0x140>
 800042a:	4282      	cmp	r2, r0
 800042c:	f200 80b8 	bhi.w	80005a0 <__udivmoddi4+0x2b0>
 8000430:	1a84      	subs	r4, r0, r2
 8000432:	eb61 0103 	sbc.w	r1, r1, r3
 8000436:	2001      	movs	r0, #1
 8000438:	468c      	mov	ip, r1
 800043a:	2d00      	cmp	r5, #0
 800043c:	d0a8      	beq.n	8000390 <__udivmoddi4+0xa0>
 800043e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000442:	e7a5      	b.n	8000390 <__udivmoddi4+0xa0>
 8000444:	f1c2 0320 	rsb	r3, r2, #32
 8000448:	fa20 f603 	lsr.w	r6, r0, r3
 800044c:	4097      	lsls	r7, r2
 800044e:	fa01 f002 	lsl.w	r0, r1, r2
 8000452:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000456:	40d9      	lsrs	r1, r3
 8000458:	4330      	orrs	r0, r6
 800045a:	0c03      	lsrs	r3, r0, #16
 800045c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000460:	fa1f f887 	uxth.w	r8, r7
 8000464:	fb0e 1116 	mls	r1, lr, r6, r1
 8000468:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800046c:	fb06 f108 	mul.w	r1, r6, r8
 8000470:	4299      	cmp	r1, r3
 8000472:	fa04 f402 	lsl.w	r4, r4, r2
 8000476:	d909      	bls.n	800048c <__udivmoddi4+0x19c>
 8000478:	18fb      	adds	r3, r7, r3
 800047a:	f106 3cff 	add.w	ip, r6, #4294967295
 800047e:	f080 808d 	bcs.w	800059c <__udivmoddi4+0x2ac>
 8000482:	4299      	cmp	r1, r3
 8000484:	f240 808a 	bls.w	800059c <__udivmoddi4+0x2ac>
 8000488:	3e02      	subs	r6, #2
 800048a:	443b      	add	r3, r7
 800048c:	1a5b      	subs	r3, r3, r1
 800048e:	b281      	uxth	r1, r0
 8000490:	fbb3 f0fe 	udiv	r0, r3, lr
 8000494:	fb0e 3310 	mls	r3, lr, r0, r3
 8000498:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049c:	fb00 f308 	mul.w	r3, r0, r8
 80004a0:	428b      	cmp	r3, r1
 80004a2:	d907      	bls.n	80004b4 <__udivmoddi4+0x1c4>
 80004a4:	1879      	adds	r1, r7, r1
 80004a6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004aa:	d273      	bcs.n	8000594 <__udivmoddi4+0x2a4>
 80004ac:	428b      	cmp	r3, r1
 80004ae:	d971      	bls.n	8000594 <__udivmoddi4+0x2a4>
 80004b0:	3802      	subs	r0, #2
 80004b2:	4439      	add	r1, r7
 80004b4:	1acb      	subs	r3, r1, r3
 80004b6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ba:	e778      	b.n	80003ae <__udivmoddi4+0xbe>
 80004bc:	f1c6 0c20 	rsb	ip, r6, #32
 80004c0:	fa03 f406 	lsl.w	r4, r3, r6
 80004c4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004c8:	431c      	orrs	r4, r3
 80004ca:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ce:	fa01 f306 	lsl.w	r3, r1, r6
 80004d2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004d6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004da:	431f      	orrs	r7, r3
 80004dc:	0c3b      	lsrs	r3, r7, #16
 80004de:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e2:	fa1f f884 	uxth.w	r8, r4
 80004e6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ea:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ee:	fb09 fa08 	mul.w	sl, r9, r8
 80004f2:	458a      	cmp	sl, r1
 80004f4:	fa02 f206 	lsl.w	r2, r2, r6
 80004f8:	fa00 f306 	lsl.w	r3, r0, r6
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x220>
 80004fe:	1861      	adds	r1, r4, r1
 8000500:	f109 30ff 	add.w	r0, r9, #4294967295
 8000504:	d248      	bcs.n	8000598 <__udivmoddi4+0x2a8>
 8000506:	458a      	cmp	sl, r1
 8000508:	d946      	bls.n	8000598 <__udivmoddi4+0x2a8>
 800050a:	f1a9 0902 	sub.w	r9, r9, #2
 800050e:	4421      	add	r1, r4
 8000510:	eba1 010a 	sub.w	r1, r1, sl
 8000514:	b2bf      	uxth	r7, r7
 8000516:	fbb1 f0fe 	udiv	r0, r1, lr
 800051a:	fb0e 1110 	mls	r1, lr, r0, r1
 800051e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000522:	fb00 f808 	mul.w	r8, r0, r8
 8000526:	45b8      	cmp	r8, r7
 8000528:	d907      	bls.n	800053a <__udivmoddi4+0x24a>
 800052a:	19e7      	adds	r7, r4, r7
 800052c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000530:	d22e      	bcs.n	8000590 <__udivmoddi4+0x2a0>
 8000532:	45b8      	cmp	r8, r7
 8000534:	d92c      	bls.n	8000590 <__udivmoddi4+0x2a0>
 8000536:	3802      	subs	r0, #2
 8000538:	4427      	add	r7, r4
 800053a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800053e:	eba7 0708 	sub.w	r7, r7, r8
 8000542:	fba0 8902 	umull	r8, r9, r0, r2
 8000546:	454f      	cmp	r7, r9
 8000548:	46c6      	mov	lr, r8
 800054a:	4649      	mov	r1, r9
 800054c:	d31a      	bcc.n	8000584 <__udivmoddi4+0x294>
 800054e:	d017      	beq.n	8000580 <__udivmoddi4+0x290>
 8000550:	b15d      	cbz	r5, 800056a <__udivmoddi4+0x27a>
 8000552:	ebb3 020e 	subs.w	r2, r3, lr
 8000556:	eb67 0701 	sbc.w	r7, r7, r1
 800055a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800055e:	40f2      	lsrs	r2, r6
 8000560:	ea4c 0202 	orr.w	r2, ip, r2
 8000564:	40f7      	lsrs	r7, r6
 8000566:	e9c5 2700 	strd	r2, r7, [r5]
 800056a:	2600      	movs	r6, #0
 800056c:	4631      	mov	r1, r6
 800056e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e70b      	b.n	8000390 <__udivmoddi4+0xa0>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0x60>
 800057c:	4618      	mov	r0, r3
 800057e:	e6fd      	b.n	800037c <__udivmoddi4+0x8c>
 8000580:	4543      	cmp	r3, r8
 8000582:	d2e5      	bcs.n	8000550 <__udivmoddi4+0x260>
 8000584:	ebb8 0e02 	subs.w	lr, r8, r2
 8000588:	eb69 0104 	sbc.w	r1, r9, r4
 800058c:	3801      	subs	r0, #1
 800058e:	e7df      	b.n	8000550 <__udivmoddi4+0x260>
 8000590:	4608      	mov	r0, r1
 8000592:	e7d2      	b.n	800053a <__udivmoddi4+0x24a>
 8000594:	4660      	mov	r0, ip
 8000596:	e78d      	b.n	80004b4 <__udivmoddi4+0x1c4>
 8000598:	4681      	mov	r9, r0
 800059a:	e7b9      	b.n	8000510 <__udivmoddi4+0x220>
 800059c:	4666      	mov	r6, ip
 800059e:	e775      	b.n	800048c <__udivmoddi4+0x19c>
 80005a0:	4630      	mov	r0, r6
 80005a2:	e74a      	b.n	800043a <__udivmoddi4+0x14a>
 80005a4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a8:	4439      	add	r1, r7
 80005aa:	e713      	b.n	80003d4 <__udivmoddi4+0xe4>
 80005ac:	3802      	subs	r0, #2
 80005ae:	443c      	add	r4, r7
 80005b0:	e724      	b.n	80003fc <__udivmoddi4+0x10c>
 80005b2:	bf00      	nop

080005b4 <__aeabi_idiv0>:
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop

080005b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b086      	sub	sp, #24
 80005bc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005be:	f000 fbce 	bl	8000d5e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c2:	f000 f853 	bl	800066c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005c6:	f000 f969 	bl	800089c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005ca:	f000 f91b 	bl	8000804 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80005ce:	f000 f8cd 	bl	800076c <MX_USART1_UART_Init>
  MX_I2C3_Init();
 80005d2:	f000 f88b 	bl	80006ec <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  uint8_t ctrl_reg3_data[2] = { 0x22, 0x00 };
 80005d6:	2322      	movs	r3, #34	; 0x22
 80005d8:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Master_Transmit(&hi2c3, LSM9DS1_MAG_ADDRESS << 1, ctrl_reg3_data, 2, HAL_MAX_DELAY);
 80005da:	f107 0208 	add.w	r2, r7, #8
 80005de:	f04f 33ff 	mov.w	r3, #4294967295
 80005e2:	9300      	str	r3, [sp, #0]
 80005e4:	2302      	movs	r3, #2
 80005e6:	213c      	movs	r1, #60	; 0x3c
 80005e8:	481e      	ldr	r0, [pc, #120]	; (8000664 <main+0xac>)
 80005ea:	f000 ff4d 	bl	8001488 <HAL_I2C_Master_Transmit>
  HAL_Delay(10);
 80005ee:	200a      	movs	r0, #10
 80005f0:	f000 fc26 	bl	8000e40 <HAL_Delay>
	  /*uint16_t buffer;
	  HAL_I2C_Master_Transmit(&hi2c3, LSM9DS1_MAG_ADDRESS << 1, OUT_X_L_M, 1, HAL_MAX_DELAY);
	  HAL_I2C_Master_Receive(&hi2c3, LSM9DS1_MAG_ADDRESS << 1 | 0x01, buffer, sizeof(buffer), HAL_MAX_DELAY);
	  printf("%d\n", buffer);
	  */
	  uint8_t reg = OUT_X_L_M | 0x80; // Enable auto-increment
 80005f4:	23a8      	movs	r3, #168	; 0xa8
 80005f6:	71fb      	strb	r3, [r7, #7]
	  uint8_t data[6]; // X_L, X_H, Y_L, Y_H, Z_L, Z_H

	  // Request starting from OUT_X_L_M with auto-increment
	  HAL_I2C_Master_Transmit(&hi2c3, LSM9DS1_MAG_ADDRESS << 1, &reg, 1, HAL_MAX_DELAY);
 80005f8:	1dfa      	adds	r2, r7, #7
 80005fa:	f04f 33ff 	mov.w	r3, #4294967295
 80005fe:	9300      	str	r3, [sp, #0]
 8000600:	2301      	movs	r3, #1
 8000602:	213c      	movs	r1, #60	; 0x3c
 8000604:	4817      	ldr	r0, [pc, #92]	; (8000664 <main+0xac>)
 8000606:	f000 ff3f 	bl	8001488 <HAL_I2C_Master_Transmit>
	  HAL_I2C_Master_Receive(&hi2c3, (LSM9DS1_MAG_ADDRESS << 1) | 0x01, data, 6, HAL_MAX_DELAY);
 800060a:	463a      	mov	r2, r7
 800060c:	f04f 33ff 	mov.w	r3, #4294967295
 8000610:	9300      	str	r3, [sp, #0]
 8000612:	2306      	movs	r3, #6
 8000614:	213d      	movs	r1, #61	; 0x3d
 8000616:	4813      	ldr	r0, [pc, #76]	; (8000664 <main+0xac>)
 8000618:	f001 f84e 	bl	80016b8 <HAL_I2C_Master_Receive>

	  // Combine bytes into signed 16-bit integers
	  int16_t mag_x = (int16_t)(data[1] << 8 | data[0]);
 800061c:	787b      	ldrb	r3, [r7, #1]
 800061e:	021b      	lsls	r3, r3, #8
 8000620:	b21a      	sxth	r2, r3
 8000622:	783b      	ldrb	r3, [r7, #0]
 8000624:	b21b      	sxth	r3, r3
 8000626:	4313      	orrs	r3, r2
 8000628:	81fb      	strh	r3, [r7, #14]
	  int16_t mag_y = (int16_t)(data[3] << 8 | data[2]);
 800062a:	78fb      	ldrb	r3, [r7, #3]
 800062c:	021b      	lsls	r3, r3, #8
 800062e:	b21a      	sxth	r2, r3
 8000630:	78bb      	ldrb	r3, [r7, #2]
 8000632:	b21b      	sxth	r3, r3
 8000634:	4313      	orrs	r3, r2
 8000636:	81bb      	strh	r3, [r7, #12]
	  int16_t mag_z = (int16_t)(data[5] << 8 | data[4]);
 8000638:	797b      	ldrb	r3, [r7, #5]
 800063a:	021b      	lsls	r3, r3, #8
 800063c:	b21a      	sxth	r2, r3
 800063e:	793b      	ldrb	r3, [r7, #4]
 8000640:	b21b      	sxth	r3, r3
 8000642:	4313      	orrs	r3, r2
 8000644:	817b      	strh	r3, [r7, #10]

	  printf("Magnetometer: X=%d, Y=%d, Z=%d\n\r", mag_x, mag_y, mag_z);
 8000646:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 800064a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800064e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000652:	4805      	ldr	r0, [pc, #20]	; (8000668 <main+0xb0>)
 8000654:	f003 fb06 	bl	8003c64 <iprintf>
	  HAL_Delay(1000);
 8000658:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800065c:	f000 fbf0 	bl	8000e40 <HAL_Delay>
  {
 8000660:	e7c8      	b.n	80005f4 <main+0x3c>
 8000662:	bf00      	nop
 8000664:	20000098 	.word	0x20000098
 8000668:	08004b28 	.word	0x08004b28

0800066c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b094      	sub	sp, #80	; 0x50
 8000670:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000672:	f107 0318 	add.w	r3, r7, #24
 8000676:	2238      	movs	r2, #56	; 0x38
 8000678:	2100      	movs	r1, #0
 800067a:	4618      	mov	r0, r3
 800067c:	f003 faea 	bl	8003c54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000680:	1d3b      	adds	r3, r7, #4
 8000682:	2200      	movs	r2, #0
 8000684:	601a      	str	r2, [r3, #0]
 8000686:	605a      	str	r2, [r3, #4]
 8000688:	609a      	str	r2, [r3, #8]
 800068a:	60da      	str	r2, [r3, #12]
 800068c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800068e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000692:	f001 fc45 	bl	8001f20 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000696:	2302      	movs	r3, #2
 8000698:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800069a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800069e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006a0:	2340      	movs	r3, #64	; 0x40
 80006a2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006a4:	2300      	movs	r3, #0
 80006a6:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006a8:	f107 0318 	add.w	r3, r7, #24
 80006ac:	4618      	mov	r0, r3
 80006ae:	f001 fceb 	bl	8002088 <HAL_RCC_OscConfig>
 80006b2:	4603      	mov	r3, r0
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d001      	beq.n	80006bc <SystemClock_Config+0x50>
  {
    Error_Handler();
 80006b8:	f000 f92a 	bl	8000910 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006bc:	230f      	movs	r3, #15
 80006be:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006c0:	2301      	movs	r3, #1
 80006c2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006c4:	2300      	movs	r3, #0
 80006c6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006c8:	2300      	movs	r3, #0
 80006ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006cc:	2300      	movs	r3, #0
 80006ce:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006d0:	1d3b      	adds	r3, r7, #4
 80006d2:	2100      	movs	r1, #0
 80006d4:	4618      	mov	r0, r3
 80006d6:	f001 ffeb 	bl	80026b0 <HAL_RCC_ClockConfig>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d001      	beq.n	80006e4 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80006e0:	f000 f916 	bl	8000910 <Error_Handler>
  }
}
 80006e4:	bf00      	nop
 80006e6:	3750      	adds	r7, #80	; 0x50
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}

080006ec <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80006f0:	4b1b      	ldr	r3, [pc, #108]	; (8000760 <MX_I2C3_Init+0x74>)
 80006f2:	4a1c      	ldr	r2, [pc, #112]	; (8000764 <MX_I2C3_Init+0x78>)
 80006f4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x0010061A;
 80006f6:	4b1a      	ldr	r3, [pc, #104]	; (8000760 <MX_I2C3_Init+0x74>)
 80006f8:	4a1b      	ldr	r2, [pc, #108]	; (8000768 <MX_I2C3_Init+0x7c>)
 80006fa:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80006fc:	4b18      	ldr	r3, [pc, #96]	; (8000760 <MX_I2C3_Init+0x74>)
 80006fe:	2200      	movs	r2, #0
 8000700:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000702:	4b17      	ldr	r3, [pc, #92]	; (8000760 <MX_I2C3_Init+0x74>)
 8000704:	2201      	movs	r2, #1
 8000706:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000708:	4b15      	ldr	r3, [pc, #84]	; (8000760 <MX_I2C3_Init+0x74>)
 800070a:	2200      	movs	r2, #0
 800070c:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 800070e:	4b14      	ldr	r3, [pc, #80]	; (8000760 <MX_I2C3_Init+0x74>)
 8000710:	2200      	movs	r2, #0
 8000712:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000714:	4b12      	ldr	r3, [pc, #72]	; (8000760 <MX_I2C3_Init+0x74>)
 8000716:	2200      	movs	r2, #0
 8000718:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800071a:	4b11      	ldr	r3, [pc, #68]	; (8000760 <MX_I2C3_Init+0x74>)
 800071c:	2200      	movs	r2, #0
 800071e:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000720:	4b0f      	ldr	r3, [pc, #60]	; (8000760 <MX_I2C3_Init+0x74>)
 8000722:	2200      	movs	r2, #0
 8000724:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000726:	480e      	ldr	r0, [pc, #56]	; (8000760 <MX_I2C3_Init+0x74>)
 8000728:	f000 fe12 	bl	8001350 <HAL_I2C_Init>
 800072c:	4603      	mov	r3, r0
 800072e:	2b00      	cmp	r3, #0
 8000730:	d001      	beq.n	8000736 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000732:	f000 f8ed 	bl	8000910 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000736:	2100      	movs	r1, #0
 8000738:	4809      	ldr	r0, [pc, #36]	; (8000760 <MX_I2C3_Init+0x74>)
 800073a:	f001 fb59 	bl	8001df0 <HAL_I2CEx_ConfigAnalogFilter>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d001      	beq.n	8000748 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000744:	f000 f8e4 	bl	8000910 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000748:	2100      	movs	r1, #0
 800074a:	4805      	ldr	r0, [pc, #20]	; (8000760 <MX_I2C3_Init+0x74>)
 800074c:	f001 fb9b 	bl	8001e86 <HAL_I2CEx_ConfigDigitalFilter>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000756:	f000 f8db 	bl	8000910 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800075a:	bf00      	nop
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	20000098 	.word	0x20000098
 8000764:	40007800 	.word	0x40007800
 8000768:	0010061a 	.word	0x0010061a

0800076c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000770:	4b22      	ldr	r3, [pc, #136]	; (80007fc <MX_USART1_UART_Init+0x90>)
 8000772:	4a23      	ldr	r2, [pc, #140]	; (8000800 <MX_USART1_UART_Init+0x94>)
 8000774:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000776:	4b21      	ldr	r3, [pc, #132]	; (80007fc <MX_USART1_UART_Init+0x90>)
 8000778:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800077c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800077e:	4b1f      	ldr	r3, [pc, #124]	; (80007fc <MX_USART1_UART_Init+0x90>)
 8000780:	2200      	movs	r2, #0
 8000782:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000784:	4b1d      	ldr	r3, [pc, #116]	; (80007fc <MX_USART1_UART_Init+0x90>)
 8000786:	2200      	movs	r2, #0
 8000788:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800078a:	4b1c      	ldr	r3, [pc, #112]	; (80007fc <MX_USART1_UART_Init+0x90>)
 800078c:	2200      	movs	r2, #0
 800078e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000790:	4b1a      	ldr	r3, [pc, #104]	; (80007fc <MX_USART1_UART_Init+0x90>)
 8000792:	220c      	movs	r2, #12
 8000794:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000796:	4b19      	ldr	r3, [pc, #100]	; (80007fc <MX_USART1_UART_Init+0x90>)
 8000798:	2200      	movs	r2, #0
 800079a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800079c:	4b17      	ldr	r3, [pc, #92]	; (80007fc <MX_USART1_UART_Init+0x90>)
 800079e:	2200      	movs	r2, #0
 80007a0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007a2:	4b16      	ldr	r3, [pc, #88]	; (80007fc <MX_USART1_UART_Init+0x90>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80007a8:	4b14      	ldr	r3, [pc, #80]	; (80007fc <MX_USART1_UART_Init+0x90>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007ae:	4b13      	ldr	r3, [pc, #76]	; (80007fc <MX_USART1_UART_Init+0x90>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80007b4:	4811      	ldr	r0, [pc, #68]	; (80007fc <MX_USART1_UART_Init+0x90>)
 80007b6:	f002 fb87 	bl	8002ec8 <HAL_UART_Init>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d001      	beq.n	80007c4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80007c0:	f000 f8a6 	bl	8000910 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007c4:	2100      	movs	r1, #0
 80007c6:	480d      	ldr	r0, [pc, #52]	; (80007fc <MX_USART1_UART_Init+0x90>)
 80007c8:	f003 f950 	bl	8003a6c <HAL_UARTEx_SetTxFifoThreshold>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80007d2:	f000 f89d 	bl	8000910 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007d6:	2100      	movs	r1, #0
 80007d8:	4808      	ldr	r0, [pc, #32]	; (80007fc <MX_USART1_UART_Init+0x90>)
 80007da:	f003 f985 	bl	8003ae8 <HAL_UARTEx_SetRxFifoThreshold>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d001      	beq.n	80007e8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80007e4:	f000 f894 	bl	8000910 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80007e8:	4804      	ldr	r0, [pc, #16]	; (80007fc <MX_USART1_UART_Init+0x90>)
 80007ea:	f003 f906 	bl	80039fa <HAL_UARTEx_DisableFifoMode>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d001      	beq.n	80007f8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80007f4:	f000 f88c 	bl	8000910 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80007f8:	bf00      	nop
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	200000ec 	.word	0x200000ec
 8000800:	40013800 	.word	0x40013800

08000804 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000808:	4b22      	ldr	r3, [pc, #136]	; (8000894 <MX_USART2_UART_Init+0x90>)
 800080a:	4a23      	ldr	r2, [pc, #140]	; (8000898 <MX_USART2_UART_Init+0x94>)
 800080c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800080e:	4b21      	ldr	r3, [pc, #132]	; (8000894 <MX_USART2_UART_Init+0x90>)
 8000810:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000814:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000816:	4b1f      	ldr	r3, [pc, #124]	; (8000894 <MX_USART2_UART_Init+0x90>)
 8000818:	2200      	movs	r2, #0
 800081a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800081c:	4b1d      	ldr	r3, [pc, #116]	; (8000894 <MX_USART2_UART_Init+0x90>)
 800081e:	2200      	movs	r2, #0
 8000820:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000822:	4b1c      	ldr	r3, [pc, #112]	; (8000894 <MX_USART2_UART_Init+0x90>)
 8000824:	2200      	movs	r2, #0
 8000826:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000828:	4b1a      	ldr	r3, [pc, #104]	; (8000894 <MX_USART2_UART_Init+0x90>)
 800082a:	220c      	movs	r2, #12
 800082c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800082e:	4b19      	ldr	r3, [pc, #100]	; (8000894 <MX_USART2_UART_Init+0x90>)
 8000830:	2200      	movs	r2, #0
 8000832:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000834:	4b17      	ldr	r3, [pc, #92]	; (8000894 <MX_USART2_UART_Init+0x90>)
 8000836:	2200      	movs	r2, #0
 8000838:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800083a:	4b16      	ldr	r3, [pc, #88]	; (8000894 <MX_USART2_UART_Init+0x90>)
 800083c:	2200      	movs	r2, #0
 800083e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000840:	4b14      	ldr	r3, [pc, #80]	; (8000894 <MX_USART2_UART_Init+0x90>)
 8000842:	2200      	movs	r2, #0
 8000844:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000846:	4b13      	ldr	r3, [pc, #76]	; (8000894 <MX_USART2_UART_Init+0x90>)
 8000848:	2200      	movs	r2, #0
 800084a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800084c:	4811      	ldr	r0, [pc, #68]	; (8000894 <MX_USART2_UART_Init+0x90>)
 800084e:	f002 fb3b 	bl	8002ec8 <HAL_UART_Init>
 8000852:	4603      	mov	r3, r0
 8000854:	2b00      	cmp	r3, #0
 8000856:	d001      	beq.n	800085c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000858:	f000 f85a 	bl	8000910 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800085c:	2100      	movs	r1, #0
 800085e:	480d      	ldr	r0, [pc, #52]	; (8000894 <MX_USART2_UART_Init+0x90>)
 8000860:	f003 f904 	bl	8003a6c <HAL_UARTEx_SetTxFifoThreshold>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d001      	beq.n	800086e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800086a:	f000 f851 	bl	8000910 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800086e:	2100      	movs	r1, #0
 8000870:	4808      	ldr	r0, [pc, #32]	; (8000894 <MX_USART2_UART_Init+0x90>)
 8000872:	f003 f939 	bl	8003ae8 <HAL_UARTEx_SetRxFifoThreshold>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d001      	beq.n	8000880 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800087c:	f000 f848 	bl	8000910 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000880:	4804      	ldr	r0, [pc, #16]	; (8000894 <MX_USART2_UART_Init+0x90>)
 8000882:	f003 f8ba 	bl	80039fa <HAL_UARTEx_DisableFifoMode>
 8000886:	4603      	mov	r3, r0
 8000888:	2b00      	cmp	r3, #0
 800088a:	d001      	beq.n	8000890 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800088c:	f000 f840 	bl	8000910 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000890:	bf00      	nop
 8000892:	bd80      	pop	{r7, pc}
 8000894:	20000180 	.word	0x20000180
 8000898:	40004400 	.word	0x40004400

0800089c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800089c:	b480      	push	{r7}
 800089e:	b083      	sub	sp, #12
 80008a0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008a2:	4b0f      	ldr	r3, [pc, #60]	; (80008e0 <MX_GPIO_Init+0x44>)
 80008a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008a6:	4a0e      	ldr	r2, [pc, #56]	; (80008e0 <MX_GPIO_Init+0x44>)
 80008a8:	f043 0301 	orr.w	r3, r3, #1
 80008ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008ae:	4b0c      	ldr	r3, [pc, #48]	; (80008e0 <MX_GPIO_Init+0x44>)
 80008b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008b2:	f003 0301 	and.w	r3, r3, #1
 80008b6:	607b      	str	r3, [r7, #4]
 80008b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ba:	4b09      	ldr	r3, [pc, #36]	; (80008e0 <MX_GPIO_Init+0x44>)
 80008bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008be:	4a08      	ldr	r2, [pc, #32]	; (80008e0 <MX_GPIO_Init+0x44>)
 80008c0:	f043 0302 	orr.w	r3, r3, #2
 80008c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008c6:	4b06      	ldr	r3, [pc, #24]	; (80008e0 <MX_GPIO_Init+0x44>)
 80008c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ca:	f003 0302 	and.w	r3, r3, #2
 80008ce:	603b      	str	r3, [r7, #0]
 80008d0:	683b      	ldr	r3, [r7, #0]

}
 80008d2:	bf00      	nop
 80008d4:	370c      	adds	r7, #12
 80008d6:	46bd      	mov	sp, r7
 80008d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008dc:	4770      	bx	lr
 80008de:	bf00      	nop
 80008e0:	40021000 	.word	0x40021000

080008e4 <_write>:
// code for setting printf to uart
//
extern UART_HandleTypeDef huart2;

int _write(int file, char *data, int len)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b084      	sub	sp, #16
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	60f8      	str	r0, [r7, #12]
 80008ec:	60b9      	str	r1, [r7, #8]
 80008ee:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)data, len, HAL_MAX_DELAY);
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	b29a      	uxth	r2, r3
 80008f4:	f04f 33ff 	mov.w	r3, #4294967295
 80008f8:	68b9      	ldr	r1, [r7, #8]
 80008fa:	4804      	ldr	r0, [pc, #16]	; (800090c <_write+0x28>)
 80008fc:	f002 fb34 	bl	8002f68 <HAL_UART_Transmit>
    return len;
 8000900:	687b      	ldr	r3, [r7, #4]
}
 8000902:	4618      	mov	r0, r3
 8000904:	3710      	adds	r7, #16
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	20000180 	.word	0x20000180

08000910 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000914:	b672      	cpsid	i
}
 8000916:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000918:	e7fe      	b.n	8000918 <Error_Handler+0x8>
	...

0800091c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000922:	4b0f      	ldr	r3, [pc, #60]	; (8000960 <HAL_MspInit+0x44>)
 8000924:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000926:	4a0e      	ldr	r2, [pc, #56]	; (8000960 <HAL_MspInit+0x44>)
 8000928:	f043 0301 	orr.w	r3, r3, #1
 800092c:	6613      	str	r3, [r2, #96]	; 0x60
 800092e:	4b0c      	ldr	r3, [pc, #48]	; (8000960 <HAL_MspInit+0x44>)
 8000930:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000932:	f003 0301 	and.w	r3, r3, #1
 8000936:	607b      	str	r3, [r7, #4]
 8000938:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800093a:	4b09      	ldr	r3, [pc, #36]	; (8000960 <HAL_MspInit+0x44>)
 800093c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800093e:	4a08      	ldr	r2, [pc, #32]	; (8000960 <HAL_MspInit+0x44>)
 8000940:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000944:	6593      	str	r3, [r2, #88]	; 0x58
 8000946:	4b06      	ldr	r3, [pc, #24]	; (8000960 <HAL_MspInit+0x44>)
 8000948:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800094a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800094e:	603b      	str	r3, [r7, #0]
 8000950:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000952:	f001 fb89 	bl	8002068 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000956:	bf00      	nop
 8000958:	3708      	adds	r7, #8
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	40021000 	.word	0x40021000

08000964 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b09c      	sub	sp, #112	; 0x70
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800096c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000970:	2200      	movs	r2, #0
 8000972:	601a      	str	r2, [r3, #0]
 8000974:	605a      	str	r2, [r3, #4]
 8000976:	609a      	str	r2, [r3, #8]
 8000978:	60da      	str	r2, [r3, #12]
 800097a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800097c:	f107 0318 	add.w	r3, r7, #24
 8000980:	2244      	movs	r2, #68	; 0x44
 8000982:	2100      	movs	r1, #0
 8000984:	4618      	mov	r0, r3
 8000986:	f003 f965 	bl	8003c54 <memset>
  if(hi2c->Instance==I2C3)
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	4a2e      	ldr	r2, [pc, #184]	; (8000a48 <HAL_I2C_MspInit+0xe4>)
 8000990:	4293      	cmp	r3, r2
 8000992:	d154      	bne.n	8000a3e <HAL_I2C_MspInit+0xda>
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8000994:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000998:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 800099a:	2300      	movs	r3, #0
 800099c:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800099e:	f107 0318 	add.w	r3, r7, #24
 80009a2:	4618      	mov	r0, r3
 80009a4:	f002 f8a0 	bl	8002ae8 <HAL_RCCEx_PeriphCLKConfig>
 80009a8:	4603      	mov	r3, r0
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d001      	beq.n	80009b2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80009ae:	f7ff ffaf 	bl	8000910 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009b2:	4b26      	ldr	r3, [pc, #152]	; (8000a4c <HAL_I2C_MspInit+0xe8>)
 80009b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009b6:	4a25      	ldr	r2, [pc, #148]	; (8000a4c <HAL_I2C_MspInit+0xe8>)
 80009b8:	f043 0301 	orr.w	r3, r3, #1
 80009bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009be:	4b23      	ldr	r3, [pc, #140]	; (8000a4c <HAL_I2C_MspInit+0xe8>)
 80009c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009c2:	f003 0301 	and.w	r3, r3, #1
 80009c6:	617b      	str	r3, [r7, #20]
 80009c8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ca:	4b20      	ldr	r3, [pc, #128]	; (8000a4c <HAL_I2C_MspInit+0xe8>)
 80009cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009ce:	4a1f      	ldr	r2, [pc, #124]	; (8000a4c <HAL_I2C_MspInit+0xe8>)
 80009d0:	f043 0302 	orr.w	r3, r3, #2
 80009d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009d6:	4b1d      	ldr	r3, [pc, #116]	; (8000a4c <HAL_I2C_MspInit+0xe8>)
 80009d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009da:	f003 0302 	and.w	r3, r3, #2
 80009de:	613b      	str	r3, [r7, #16]
 80009e0:	693b      	ldr	r3, [r7, #16]
    /**I2C3 GPIO Configuration
    PA8     ------> I2C3_SCL
    PB5     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80009e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80009e6:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009e8:	2312      	movs	r3, #18
 80009ea:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ec:	2300      	movs	r3, #0
 80009ee:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f0:	2300      	movs	r3, #0
 80009f2:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF2_I2C3;
 80009f4:	2302      	movs	r3, #2
 80009f6:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009f8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80009fc:	4619      	mov	r1, r3
 80009fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a02:	f000 fb23 	bl	800104c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000a06:	2320      	movs	r3, #32
 8000a08:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a0a:	2312      	movs	r3, #18
 8000a0c:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a12:	2300      	movs	r3, #0
 8000a14:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 8000a16:	2308      	movs	r3, #8
 8000a18:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a1a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000a1e:	4619      	mov	r1, r3
 8000a20:	480b      	ldr	r0, [pc, #44]	; (8000a50 <HAL_I2C_MspInit+0xec>)
 8000a22:	f000 fb13 	bl	800104c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8000a26:	4b09      	ldr	r3, [pc, #36]	; (8000a4c <HAL_I2C_MspInit+0xe8>)
 8000a28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a2a:	4a08      	ldr	r2, [pc, #32]	; (8000a4c <HAL_I2C_MspInit+0xe8>)
 8000a2c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000a30:	6593      	str	r3, [r2, #88]	; 0x58
 8000a32:	4b06      	ldr	r3, [pc, #24]	; (8000a4c <HAL_I2C_MspInit+0xe8>)
 8000a34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a36:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8000a3a:	60fb      	str	r3, [r7, #12]
 8000a3c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8000a3e:	bf00      	nop
 8000a40:	3770      	adds	r7, #112	; 0x70
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	40007800 	.word	0x40007800
 8000a4c:	40021000 	.word	0x40021000
 8000a50:	48000400 	.word	0x48000400

08000a54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b09c      	sub	sp, #112	; 0x70
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a5c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000a60:	2200      	movs	r2, #0
 8000a62:	601a      	str	r2, [r3, #0]
 8000a64:	605a      	str	r2, [r3, #4]
 8000a66:	609a      	str	r2, [r3, #8]
 8000a68:	60da      	str	r2, [r3, #12]
 8000a6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a6c:	f107 0318 	add.w	r3, r7, #24
 8000a70:	2244      	movs	r2, #68	; 0x44
 8000a72:	2100      	movs	r1, #0
 8000a74:	4618      	mov	r0, r3
 8000a76:	f003 f8ed 	bl	8003c54 <memset>
  if(huart->Instance==USART1)
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	4a3e      	ldr	r2, [pc, #248]	; (8000b78 <HAL_UART_MspInit+0x124>)
 8000a80:	4293      	cmp	r3, r2
 8000a82:	d138      	bne.n	8000af6 <HAL_UART_MspInit+0xa2>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000a84:	2301      	movs	r3, #1
 8000a86:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a8c:	f107 0318 	add.w	r3, r7, #24
 8000a90:	4618      	mov	r0, r3
 8000a92:	f002 f829 	bl	8002ae8 <HAL_RCCEx_PeriphCLKConfig>
 8000a96:	4603      	mov	r3, r0
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d001      	beq.n	8000aa0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000a9c:	f7ff ff38 	bl	8000910 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000aa0:	4b36      	ldr	r3, [pc, #216]	; (8000b7c <HAL_UART_MspInit+0x128>)
 8000aa2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000aa4:	4a35      	ldr	r2, [pc, #212]	; (8000b7c <HAL_UART_MspInit+0x128>)
 8000aa6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000aaa:	6613      	str	r3, [r2, #96]	; 0x60
 8000aac:	4b33      	ldr	r3, [pc, #204]	; (8000b7c <HAL_UART_MspInit+0x128>)
 8000aae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ab0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ab4:	617b      	str	r3, [r7, #20]
 8000ab6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ab8:	4b30      	ldr	r3, [pc, #192]	; (8000b7c <HAL_UART_MspInit+0x128>)
 8000aba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000abc:	4a2f      	ldr	r2, [pc, #188]	; (8000b7c <HAL_UART_MspInit+0x128>)
 8000abe:	f043 0301 	orr.w	r3, r3, #1
 8000ac2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ac4:	4b2d      	ldr	r3, [pc, #180]	; (8000b7c <HAL_UART_MspInit+0x128>)
 8000ac6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ac8:	f003 0301 	and.w	r3, r3, #1
 8000acc:	613b      	str	r3, [r7, #16]
 8000ace:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000ad0:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000ad4:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad6:	2302      	movs	r3, #2
 8000ad8:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ada:	2300      	movs	r3, #0
 8000adc:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000ae2:	2307      	movs	r3, #7
 8000ae4:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ae6:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000aea:	4619      	mov	r1, r3
 8000aec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000af0:	f000 faac 	bl	800104c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000af4:	e03b      	b.n	8000b6e <HAL_UART_MspInit+0x11a>
  else if(huart->Instance==USART2)
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	4a21      	ldr	r2, [pc, #132]	; (8000b80 <HAL_UART_MspInit+0x12c>)
 8000afc:	4293      	cmp	r3, r2
 8000afe:	d136      	bne.n	8000b6e <HAL_UART_MspInit+0x11a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000b00:	2302      	movs	r3, #2
 8000b02:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b04:	2300      	movs	r3, #0
 8000b06:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b08:	f107 0318 	add.w	r3, r7, #24
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	f001 ffeb 	bl	8002ae8 <HAL_RCCEx_PeriphCLKConfig>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d001      	beq.n	8000b1c <HAL_UART_MspInit+0xc8>
      Error_Handler();
 8000b18:	f7ff fefa 	bl	8000910 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b1c:	4b17      	ldr	r3, [pc, #92]	; (8000b7c <HAL_UART_MspInit+0x128>)
 8000b1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b20:	4a16      	ldr	r2, [pc, #88]	; (8000b7c <HAL_UART_MspInit+0x128>)
 8000b22:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b26:	6593      	str	r3, [r2, #88]	; 0x58
 8000b28:	4b14      	ldr	r3, [pc, #80]	; (8000b7c <HAL_UART_MspInit+0x128>)
 8000b2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b30:	60fb      	str	r3, [r7, #12]
 8000b32:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b34:	4b11      	ldr	r3, [pc, #68]	; (8000b7c <HAL_UART_MspInit+0x128>)
 8000b36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b38:	4a10      	ldr	r2, [pc, #64]	; (8000b7c <HAL_UART_MspInit+0x128>)
 8000b3a:	f043 0301 	orr.w	r3, r3, #1
 8000b3e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b40:	4b0e      	ldr	r3, [pc, #56]	; (8000b7c <HAL_UART_MspInit+0x128>)
 8000b42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b44:	f003 0301 	and.w	r3, r3, #1
 8000b48:	60bb      	str	r3, [r7, #8]
 8000b4a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000b4c:	230c      	movs	r3, #12
 8000b4e:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b50:	2302      	movs	r3, #2
 8000b52:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b54:	2300      	movs	r3, #0
 8000b56:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b5c:	2307      	movs	r3, #7
 8000b5e:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b60:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000b64:	4619      	mov	r1, r3
 8000b66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b6a:	f000 fa6f 	bl	800104c <HAL_GPIO_Init>
}
 8000b6e:	bf00      	nop
 8000b70:	3770      	adds	r7, #112	; 0x70
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	40013800 	.word	0x40013800
 8000b7c:	40021000 	.word	0x40021000
 8000b80:	40004400 	.word	0x40004400

08000b84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b88:	e7fe      	b.n	8000b88 <NMI_Handler+0x4>

08000b8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b8a:	b480      	push	{r7}
 8000b8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b8e:	e7fe      	b.n	8000b8e <HardFault_Handler+0x4>

08000b90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b94:	e7fe      	b.n	8000b94 <MemManage_Handler+0x4>

08000b96 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b96:	b480      	push	{r7}
 8000b98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b9a:	e7fe      	b.n	8000b9a <BusFault_Handler+0x4>

08000b9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ba0:	e7fe      	b.n	8000ba0 <UsageFault_Handler+0x4>

08000ba2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ba2:	b480      	push	{r7}
 8000ba4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ba6:	bf00      	nop
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bae:	4770      	bx	lr

08000bb0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bb4:	bf00      	nop
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbc:	4770      	bx	lr

08000bbe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bbe:	b480      	push	{r7}
 8000bc0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bc2:	bf00      	nop
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bca:	4770      	bx	lr

08000bcc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bd0:	f000 f918 	bl	8000e04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bd4:	bf00      	nop
 8000bd6:	bd80      	pop	{r7, pc}

08000bd8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b086      	sub	sp, #24
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	60f8      	str	r0, [r7, #12]
 8000be0:	60b9      	str	r1, [r7, #8]
 8000be2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000be4:	2300      	movs	r3, #0
 8000be6:	617b      	str	r3, [r7, #20]
 8000be8:	e00a      	b.n	8000c00 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000bea:	f3af 8000 	nop.w
 8000bee:	4601      	mov	r1, r0
 8000bf0:	68bb      	ldr	r3, [r7, #8]
 8000bf2:	1c5a      	adds	r2, r3, #1
 8000bf4:	60ba      	str	r2, [r7, #8]
 8000bf6:	b2ca      	uxtb	r2, r1
 8000bf8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bfa:	697b      	ldr	r3, [r7, #20]
 8000bfc:	3301      	adds	r3, #1
 8000bfe:	617b      	str	r3, [r7, #20]
 8000c00:	697a      	ldr	r2, [r7, #20]
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	429a      	cmp	r2, r3
 8000c06:	dbf0      	blt.n	8000bea <_read+0x12>
	}

return len;
 8000c08:	687b      	ldr	r3, [r7, #4]
}
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	3718      	adds	r7, #24
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}

08000c12 <_close>:
	}
	return len;
}

int _close(int file)
{
 8000c12:	b480      	push	{r7}
 8000c14:	b083      	sub	sp, #12
 8000c16:	af00      	add	r7, sp, #0
 8000c18:	6078      	str	r0, [r7, #4]
	return -1;
 8000c1a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c1e:	4618      	mov	r0, r3
 8000c20:	370c      	adds	r7, #12
 8000c22:	46bd      	mov	sp, r7
 8000c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c28:	4770      	bx	lr

08000c2a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c2a:	b480      	push	{r7}
 8000c2c:	b083      	sub	sp, #12
 8000c2e:	af00      	add	r7, sp, #0
 8000c30:	6078      	str	r0, [r7, #4]
 8000c32:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c3a:	605a      	str	r2, [r3, #4]
	return 0;
 8000c3c:	2300      	movs	r3, #0
}
 8000c3e:	4618      	mov	r0, r3
 8000c40:	370c      	adds	r7, #12
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr

08000c4a <_isatty>:

int _isatty(int file)
{
 8000c4a:	b480      	push	{r7}
 8000c4c:	b083      	sub	sp, #12
 8000c4e:	af00      	add	r7, sp, #0
 8000c50:	6078      	str	r0, [r7, #4]
	return 1;
 8000c52:	2301      	movs	r3, #1
}
 8000c54:	4618      	mov	r0, r3
 8000c56:	370c      	adds	r7, #12
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5e:	4770      	bx	lr

08000c60 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c60:	b480      	push	{r7}
 8000c62:	b085      	sub	sp, #20
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	60f8      	str	r0, [r7, #12]
 8000c68:	60b9      	str	r1, [r7, #8]
 8000c6a:	607a      	str	r2, [r7, #4]
	return 0;
 8000c6c:	2300      	movs	r3, #0
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	3714      	adds	r7, #20
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
	...

08000c7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b086      	sub	sp, #24
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c84:	4a14      	ldr	r2, [pc, #80]	; (8000cd8 <_sbrk+0x5c>)
 8000c86:	4b15      	ldr	r3, [pc, #84]	; (8000cdc <_sbrk+0x60>)
 8000c88:	1ad3      	subs	r3, r2, r3
 8000c8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c8c:	697b      	ldr	r3, [r7, #20]
 8000c8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c90:	4b13      	ldr	r3, [pc, #76]	; (8000ce0 <_sbrk+0x64>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d102      	bne.n	8000c9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c98:	4b11      	ldr	r3, [pc, #68]	; (8000ce0 <_sbrk+0x64>)
 8000c9a:	4a12      	ldr	r2, [pc, #72]	; (8000ce4 <_sbrk+0x68>)
 8000c9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c9e:	4b10      	ldr	r3, [pc, #64]	; (8000ce0 <_sbrk+0x64>)
 8000ca0:	681a      	ldr	r2, [r3, #0]
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	4413      	add	r3, r2
 8000ca6:	693a      	ldr	r2, [r7, #16]
 8000ca8:	429a      	cmp	r2, r3
 8000caa:	d207      	bcs.n	8000cbc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cac:	f002 ffa8 	bl	8003c00 <__errno>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	220c      	movs	r2, #12
 8000cb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cb6:	f04f 33ff 	mov.w	r3, #4294967295
 8000cba:	e009      	b.n	8000cd0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cbc:	4b08      	ldr	r3, [pc, #32]	; (8000ce0 <_sbrk+0x64>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cc2:	4b07      	ldr	r3, [pc, #28]	; (8000ce0 <_sbrk+0x64>)
 8000cc4:	681a      	ldr	r2, [r3, #0]
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	4413      	add	r3, r2
 8000cca:	4a05      	ldr	r2, [pc, #20]	; (8000ce0 <_sbrk+0x64>)
 8000ccc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cce:	68fb      	ldr	r3, [r7, #12]
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	3718      	adds	r7, #24
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	20008000 	.word	0x20008000
 8000cdc:	00000400 	.word	0x00000400
 8000ce0:	2000008c 	.word	0x2000008c
 8000ce4:	20000228 	.word	0x20000228

08000ce8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000cec:	4b06      	ldr	r3, [pc, #24]	; (8000d08 <SystemInit+0x20>)
 8000cee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cf2:	4a05      	ldr	r2, [pc, #20]	; (8000d08 <SystemInit+0x20>)
 8000cf4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000cf8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cfc:	bf00      	nop
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop
 8000d08:	e000ed00 	.word	0xe000ed00

08000d0c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d0c:	480d      	ldr	r0, [pc, #52]	; (8000d44 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d0e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d10:	f7ff ffea 	bl	8000ce8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d14:	480c      	ldr	r0, [pc, #48]	; (8000d48 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d16:	490d      	ldr	r1, [pc, #52]	; (8000d4c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d18:	4a0d      	ldr	r2, [pc, #52]	; (8000d50 <LoopForever+0xe>)
  movs r3, #0
 8000d1a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000d1c:	e002      	b.n	8000d24 <LoopCopyDataInit>

08000d1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d22:	3304      	adds	r3, #4

08000d24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d28:	d3f9      	bcc.n	8000d1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d2a:	4a0a      	ldr	r2, [pc, #40]	; (8000d54 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d2c:	4c0a      	ldr	r4, [pc, #40]	; (8000d58 <LoopForever+0x16>)
  movs r3, #0
 8000d2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d30:	e001      	b.n	8000d36 <LoopFillZerobss>

08000d32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d34:	3204      	adds	r2, #4

08000d36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d38:	d3fb      	bcc.n	8000d32 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000d3a:	f002 ff67 	bl	8003c0c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d3e:	f7ff fc3b 	bl	80005b8 <main>

08000d42 <LoopForever>:

LoopForever:
    b LoopForever
 8000d42:	e7fe      	b.n	8000d42 <LoopForever>
  ldr   r0, =_estack
 8000d44:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000d48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d4c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000d50:	08004c84 	.word	0x08004c84
  ldr r2, =_sbss
 8000d54:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000d58:	20000228 	.word	0x20000228

08000d5c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d5c:	e7fe      	b.n	8000d5c <ADC1_2_IRQHandler>

08000d5e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d5e:	b580      	push	{r7, lr}
 8000d60:	b082      	sub	sp, #8
 8000d62:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d64:	2300      	movs	r3, #0
 8000d66:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d68:	2003      	movs	r0, #3
 8000d6a:	f000 f93d 	bl	8000fe8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d6e:	200f      	movs	r0, #15
 8000d70:	f000 f80e 	bl	8000d90 <HAL_InitTick>
 8000d74:	4603      	mov	r3, r0
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d002      	beq.n	8000d80 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	71fb      	strb	r3, [r7, #7]
 8000d7e:	e001      	b.n	8000d84 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d80:	f7ff fdcc 	bl	800091c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d84:	79fb      	ldrb	r3, [r7, #7]

}
 8000d86:	4618      	mov	r0, r3
 8000d88:	3708      	adds	r7, #8
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
	...

08000d90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b084      	sub	sp, #16
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000d9c:	4b16      	ldr	r3, [pc, #88]	; (8000df8 <HAL_InitTick+0x68>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d022      	beq.n	8000dea <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000da4:	4b15      	ldr	r3, [pc, #84]	; (8000dfc <HAL_InitTick+0x6c>)
 8000da6:	681a      	ldr	r2, [r3, #0]
 8000da8:	4b13      	ldr	r3, [pc, #76]	; (8000df8 <HAL_InitTick+0x68>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000db0:	fbb1 f3f3 	udiv	r3, r1, r3
 8000db4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000db8:	4618      	mov	r0, r3
 8000dba:	f000 f93a 	bl	8001032 <HAL_SYSTICK_Config>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d10f      	bne.n	8000de4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	2b0f      	cmp	r3, #15
 8000dc8:	d809      	bhi.n	8000dde <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dca:	2200      	movs	r2, #0
 8000dcc:	6879      	ldr	r1, [r7, #4]
 8000dce:	f04f 30ff 	mov.w	r0, #4294967295
 8000dd2:	f000 f914 	bl	8000ffe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000dd6:	4a0a      	ldr	r2, [pc, #40]	; (8000e00 <HAL_InitTick+0x70>)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	6013      	str	r3, [r2, #0]
 8000ddc:	e007      	b.n	8000dee <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000dde:	2301      	movs	r3, #1
 8000de0:	73fb      	strb	r3, [r7, #15]
 8000de2:	e004      	b.n	8000dee <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000de4:	2301      	movs	r3, #1
 8000de6:	73fb      	strb	r3, [r7, #15]
 8000de8:	e001      	b.n	8000dee <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000dea:	2301      	movs	r3, #1
 8000dec:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000dee:	7bfb      	ldrb	r3, [r7, #15]
}
 8000df0:	4618      	mov	r0, r3
 8000df2:	3710      	adds	r7, #16
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	20000008 	.word	0x20000008
 8000dfc:	20000000 	.word	0x20000000
 8000e00:	20000004 	.word	0x20000004

08000e04 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e08:	4b05      	ldr	r3, [pc, #20]	; (8000e20 <HAL_IncTick+0x1c>)
 8000e0a:	681a      	ldr	r2, [r3, #0]
 8000e0c:	4b05      	ldr	r3, [pc, #20]	; (8000e24 <HAL_IncTick+0x20>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4413      	add	r3, r2
 8000e12:	4a03      	ldr	r2, [pc, #12]	; (8000e20 <HAL_IncTick+0x1c>)
 8000e14:	6013      	str	r3, [r2, #0]
}
 8000e16:	bf00      	nop
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1e:	4770      	bx	lr
 8000e20:	20000214 	.word	0x20000214
 8000e24:	20000008 	.word	0x20000008

08000e28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e2c:	4b03      	ldr	r3, [pc, #12]	; (8000e3c <HAL_GetTick+0x14>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
}
 8000e30:	4618      	mov	r0, r3
 8000e32:	46bd      	mov	sp, r7
 8000e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop
 8000e3c:	20000214 	.word	0x20000214

08000e40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b084      	sub	sp, #16
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e48:	f7ff ffee 	bl	8000e28 <HAL_GetTick>
 8000e4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e58:	d004      	beq.n	8000e64 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e5a:	4b09      	ldr	r3, [pc, #36]	; (8000e80 <HAL_Delay+0x40>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	68fa      	ldr	r2, [r7, #12]
 8000e60:	4413      	add	r3, r2
 8000e62:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e64:	bf00      	nop
 8000e66:	f7ff ffdf 	bl	8000e28 <HAL_GetTick>
 8000e6a:	4602      	mov	r2, r0
 8000e6c:	68bb      	ldr	r3, [r7, #8]
 8000e6e:	1ad3      	subs	r3, r2, r3
 8000e70:	68fa      	ldr	r2, [r7, #12]
 8000e72:	429a      	cmp	r2, r3
 8000e74:	d8f7      	bhi.n	8000e66 <HAL_Delay+0x26>
  {
  }
}
 8000e76:	bf00      	nop
 8000e78:	bf00      	nop
 8000e7a:	3710      	adds	r7, #16
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	20000008 	.word	0x20000008

08000e84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b085      	sub	sp, #20
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	f003 0307 	and.w	r3, r3, #7
 8000e92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e94:	4b0c      	ldr	r3, [pc, #48]	; (8000ec8 <__NVIC_SetPriorityGrouping+0x44>)
 8000e96:	68db      	ldr	r3, [r3, #12]
 8000e98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e9a:	68ba      	ldr	r2, [r7, #8]
 8000e9c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ea0:	4013      	ands	r3, r2
 8000ea2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ea8:	68bb      	ldr	r3, [r7, #8]
 8000eaa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000eac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000eb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000eb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000eb6:	4a04      	ldr	r2, [pc, #16]	; (8000ec8 <__NVIC_SetPriorityGrouping+0x44>)
 8000eb8:	68bb      	ldr	r3, [r7, #8]
 8000eba:	60d3      	str	r3, [r2, #12]
}
 8000ebc:	bf00      	nop
 8000ebe:	3714      	adds	r7, #20
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec6:	4770      	bx	lr
 8000ec8:	e000ed00 	.word	0xe000ed00

08000ecc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ed0:	4b04      	ldr	r3, [pc, #16]	; (8000ee4 <__NVIC_GetPriorityGrouping+0x18>)
 8000ed2:	68db      	ldr	r3, [r3, #12]
 8000ed4:	0a1b      	lsrs	r3, r3, #8
 8000ed6:	f003 0307 	and.w	r3, r3, #7
}
 8000eda:	4618      	mov	r0, r3
 8000edc:	46bd      	mov	sp, r7
 8000ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee2:	4770      	bx	lr
 8000ee4:	e000ed00 	.word	0xe000ed00

08000ee8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b083      	sub	sp, #12
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	4603      	mov	r3, r0
 8000ef0:	6039      	str	r1, [r7, #0]
 8000ef2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ef4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	db0a      	blt.n	8000f12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	b2da      	uxtb	r2, r3
 8000f00:	490c      	ldr	r1, [pc, #48]	; (8000f34 <__NVIC_SetPriority+0x4c>)
 8000f02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f06:	0112      	lsls	r2, r2, #4
 8000f08:	b2d2      	uxtb	r2, r2
 8000f0a:	440b      	add	r3, r1
 8000f0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f10:	e00a      	b.n	8000f28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	b2da      	uxtb	r2, r3
 8000f16:	4908      	ldr	r1, [pc, #32]	; (8000f38 <__NVIC_SetPriority+0x50>)
 8000f18:	79fb      	ldrb	r3, [r7, #7]
 8000f1a:	f003 030f 	and.w	r3, r3, #15
 8000f1e:	3b04      	subs	r3, #4
 8000f20:	0112      	lsls	r2, r2, #4
 8000f22:	b2d2      	uxtb	r2, r2
 8000f24:	440b      	add	r3, r1
 8000f26:	761a      	strb	r2, [r3, #24]
}
 8000f28:	bf00      	nop
 8000f2a:	370c      	adds	r7, #12
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f32:	4770      	bx	lr
 8000f34:	e000e100 	.word	0xe000e100
 8000f38:	e000ed00 	.word	0xe000ed00

08000f3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b089      	sub	sp, #36	; 0x24
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	60f8      	str	r0, [r7, #12]
 8000f44:	60b9      	str	r1, [r7, #8]
 8000f46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	f003 0307 	and.w	r3, r3, #7
 8000f4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f50:	69fb      	ldr	r3, [r7, #28]
 8000f52:	f1c3 0307 	rsb	r3, r3, #7
 8000f56:	2b04      	cmp	r3, #4
 8000f58:	bf28      	it	cs
 8000f5a:	2304      	movcs	r3, #4
 8000f5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	3304      	adds	r3, #4
 8000f62:	2b06      	cmp	r3, #6
 8000f64:	d902      	bls.n	8000f6c <NVIC_EncodePriority+0x30>
 8000f66:	69fb      	ldr	r3, [r7, #28]
 8000f68:	3b03      	subs	r3, #3
 8000f6a:	e000      	b.n	8000f6e <NVIC_EncodePriority+0x32>
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f70:	f04f 32ff 	mov.w	r2, #4294967295
 8000f74:	69bb      	ldr	r3, [r7, #24]
 8000f76:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7a:	43da      	mvns	r2, r3
 8000f7c:	68bb      	ldr	r3, [r7, #8]
 8000f7e:	401a      	ands	r2, r3
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f84:	f04f 31ff 	mov.w	r1, #4294967295
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f8e:	43d9      	mvns	r1, r3
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f94:	4313      	orrs	r3, r2
         );
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	3724      	adds	r7, #36	; 0x24
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
	...

08000fa4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	3b01      	subs	r3, #1
 8000fb0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fb4:	d301      	bcc.n	8000fba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	e00f      	b.n	8000fda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fba:	4a0a      	ldr	r2, [pc, #40]	; (8000fe4 <SysTick_Config+0x40>)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	3b01      	subs	r3, #1
 8000fc0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fc2:	210f      	movs	r1, #15
 8000fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fc8:	f7ff ff8e 	bl	8000ee8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fcc:	4b05      	ldr	r3, [pc, #20]	; (8000fe4 <SysTick_Config+0x40>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fd2:	4b04      	ldr	r3, [pc, #16]	; (8000fe4 <SysTick_Config+0x40>)
 8000fd4:	2207      	movs	r2, #7
 8000fd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fd8:	2300      	movs	r3, #0
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	3708      	adds	r7, #8
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	e000e010 	.word	0xe000e010

08000fe8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	f7ff ff47 	bl	8000e84 <__NVIC_SetPriorityGrouping>
}
 8000ff6:	bf00      	nop
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}

08000ffe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ffe:	b580      	push	{r7, lr}
 8001000:	b086      	sub	sp, #24
 8001002:	af00      	add	r7, sp, #0
 8001004:	4603      	mov	r3, r0
 8001006:	60b9      	str	r1, [r7, #8]
 8001008:	607a      	str	r2, [r7, #4]
 800100a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800100c:	f7ff ff5e 	bl	8000ecc <__NVIC_GetPriorityGrouping>
 8001010:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001012:	687a      	ldr	r2, [r7, #4]
 8001014:	68b9      	ldr	r1, [r7, #8]
 8001016:	6978      	ldr	r0, [r7, #20]
 8001018:	f7ff ff90 	bl	8000f3c <NVIC_EncodePriority>
 800101c:	4602      	mov	r2, r0
 800101e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001022:	4611      	mov	r1, r2
 8001024:	4618      	mov	r0, r3
 8001026:	f7ff ff5f 	bl	8000ee8 <__NVIC_SetPriority>
}
 800102a:	bf00      	nop
 800102c:	3718      	adds	r7, #24
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}

08001032 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001032:	b580      	push	{r7, lr}
 8001034:	b082      	sub	sp, #8
 8001036:	af00      	add	r7, sp, #0
 8001038:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800103a:	6878      	ldr	r0, [r7, #4]
 800103c:	f7ff ffb2 	bl	8000fa4 <SysTick_Config>
 8001040:	4603      	mov	r3, r0
}
 8001042:	4618      	mov	r0, r3
 8001044:	3708      	adds	r7, #8
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
	...

0800104c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800104c:	b480      	push	{r7}
 800104e:	b087      	sub	sp, #28
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
 8001054:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001056:	2300      	movs	r3, #0
 8001058:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800105a:	e15a      	b.n	8001312 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	681a      	ldr	r2, [r3, #0]
 8001060:	2101      	movs	r1, #1
 8001062:	697b      	ldr	r3, [r7, #20]
 8001064:	fa01 f303 	lsl.w	r3, r1, r3
 8001068:	4013      	ands	r3, r2
 800106a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	2b00      	cmp	r3, #0
 8001070:	f000 814c 	beq.w	800130c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	f003 0303 	and.w	r3, r3, #3
 800107c:	2b01      	cmp	r3, #1
 800107e:	d005      	beq.n	800108c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001088:	2b02      	cmp	r3, #2
 800108a:	d130      	bne.n	80010ee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	689b      	ldr	r3, [r3, #8]
 8001090:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	005b      	lsls	r3, r3, #1
 8001096:	2203      	movs	r2, #3
 8001098:	fa02 f303 	lsl.w	r3, r2, r3
 800109c:	43db      	mvns	r3, r3
 800109e:	693a      	ldr	r2, [r7, #16]
 80010a0:	4013      	ands	r3, r2
 80010a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	68da      	ldr	r2, [r3, #12]
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	005b      	lsls	r3, r3, #1
 80010ac:	fa02 f303 	lsl.w	r3, r2, r3
 80010b0:	693a      	ldr	r2, [r7, #16]
 80010b2:	4313      	orrs	r3, r2
 80010b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	693a      	ldr	r2, [r7, #16]
 80010ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80010c2:	2201      	movs	r2, #1
 80010c4:	697b      	ldr	r3, [r7, #20]
 80010c6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ca:	43db      	mvns	r3, r3
 80010cc:	693a      	ldr	r2, [r7, #16]
 80010ce:	4013      	ands	r3, r2
 80010d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	685b      	ldr	r3, [r3, #4]
 80010d6:	091b      	lsrs	r3, r3, #4
 80010d8:	f003 0201 	and.w	r2, r3, #1
 80010dc:	697b      	ldr	r3, [r7, #20]
 80010de:	fa02 f303 	lsl.w	r3, r2, r3
 80010e2:	693a      	ldr	r2, [r7, #16]
 80010e4:	4313      	orrs	r3, r2
 80010e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	693a      	ldr	r2, [r7, #16]
 80010ec:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	f003 0303 	and.w	r3, r3, #3
 80010f6:	2b03      	cmp	r3, #3
 80010f8:	d017      	beq.n	800112a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	68db      	ldr	r3, [r3, #12]
 80010fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	005b      	lsls	r3, r3, #1
 8001104:	2203      	movs	r2, #3
 8001106:	fa02 f303 	lsl.w	r3, r2, r3
 800110a:	43db      	mvns	r3, r3
 800110c:	693a      	ldr	r2, [r7, #16]
 800110e:	4013      	ands	r3, r2
 8001110:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	689a      	ldr	r2, [r3, #8]
 8001116:	697b      	ldr	r3, [r7, #20]
 8001118:	005b      	lsls	r3, r3, #1
 800111a:	fa02 f303 	lsl.w	r3, r2, r3
 800111e:	693a      	ldr	r2, [r7, #16]
 8001120:	4313      	orrs	r3, r2
 8001122:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	693a      	ldr	r2, [r7, #16]
 8001128:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	685b      	ldr	r3, [r3, #4]
 800112e:	f003 0303 	and.w	r3, r3, #3
 8001132:	2b02      	cmp	r3, #2
 8001134:	d123      	bne.n	800117e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001136:	697b      	ldr	r3, [r7, #20]
 8001138:	08da      	lsrs	r2, r3, #3
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	3208      	adds	r2, #8
 800113e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001142:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001144:	697b      	ldr	r3, [r7, #20]
 8001146:	f003 0307 	and.w	r3, r3, #7
 800114a:	009b      	lsls	r3, r3, #2
 800114c:	220f      	movs	r2, #15
 800114e:	fa02 f303 	lsl.w	r3, r2, r3
 8001152:	43db      	mvns	r3, r3
 8001154:	693a      	ldr	r2, [r7, #16]
 8001156:	4013      	ands	r3, r2
 8001158:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	691a      	ldr	r2, [r3, #16]
 800115e:	697b      	ldr	r3, [r7, #20]
 8001160:	f003 0307 	and.w	r3, r3, #7
 8001164:	009b      	lsls	r3, r3, #2
 8001166:	fa02 f303 	lsl.w	r3, r2, r3
 800116a:	693a      	ldr	r2, [r7, #16]
 800116c:	4313      	orrs	r3, r2
 800116e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	08da      	lsrs	r2, r3, #3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	3208      	adds	r2, #8
 8001178:	6939      	ldr	r1, [r7, #16]
 800117a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	005b      	lsls	r3, r3, #1
 8001188:	2203      	movs	r2, #3
 800118a:	fa02 f303 	lsl.w	r3, r2, r3
 800118e:	43db      	mvns	r3, r3
 8001190:	693a      	ldr	r2, [r7, #16]
 8001192:	4013      	ands	r3, r2
 8001194:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	f003 0203 	and.w	r2, r3, #3
 800119e:	697b      	ldr	r3, [r7, #20]
 80011a0:	005b      	lsls	r3, r3, #1
 80011a2:	fa02 f303 	lsl.w	r3, r2, r3
 80011a6:	693a      	ldr	r2, [r7, #16]
 80011a8:	4313      	orrs	r3, r2
 80011aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	693a      	ldr	r2, [r7, #16]
 80011b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	f000 80a6 	beq.w	800130c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011c0:	4b5b      	ldr	r3, [pc, #364]	; (8001330 <HAL_GPIO_Init+0x2e4>)
 80011c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011c4:	4a5a      	ldr	r2, [pc, #360]	; (8001330 <HAL_GPIO_Init+0x2e4>)
 80011c6:	f043 0301 	orr.w	r3, r3, #1
 80011ca:	6613      	str	r3, [r2, #96]	; 0x60
 80011cc:	4b58      	ldr	r3, [pc, #352]	; (8001330 <HAL_GPIO_Init+0x2e4>)
 80011ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011d0:	f003 0301 	and.w	r3, r3, #1
 80011d4:	60bb      	str	r3, [r7, #8]
 80011d6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80011d8:	4a56      	ldr	r2, [pc, #344]	; (8001334 <HAL_GPIO_Init+0x2e8>)
 80011da:	697b      	ldr	r3, [r7, #20]
 80011dc:	089b      	lsrs	r3, r3, #2
 80011de:	3302      	adds	r3, #2
 80011e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	f003 0303 	and.w	r3, r3, #3
 80011ec:	009b      	lsls	r3, r3, #2
 80011ee:	220f      	movs	r2, #15
 80011f0:	fa02 f303 	lsl.w	r3, r2, r3
 80011f4:	43db      	mvns	r3, r3
 80011f6:	693a      	ldr	r2, [r7, #16]
 80011f8:	4013      	ands	r3, r2
 80011fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001202:	d01f      	beq.n	8001244 <HAL_GPIO_Init+0x1f8>
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	4a4c      	ldr	r2, [pc, #304]	; (8001338 <HAL_GPIO_Init+0x2ec>)
 8001208:	4293      	cmp	r3, r2
 800120a:	d019      	beq.n	8001240 <HAL_GPIO_Init+0x1f4>
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	4a4b      	ldr	r2, [pc, #300]	; (800133c <HAL_GPIO_Init+0x2f0>)
 8001210:	4293      	cmp	r3, r2
 8001212:	d013      	beq.n	800123c <HAL_GPIO_Init+0x1f0>
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	4a4a      	ldr	r2, [pc, #296]	; (8001340 <HAL_GPIO_Init+0x2f4>)
 8001218:	4293      	cmp	r3, r2
 800121a:	d00d      	beq.n	8001238 <HAL_GPIO_Init+0x1ec>
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	4a49      	ldr	r2, [pc, #292]	; (8001344 <HAL_GPIO_Init+0x2f8>)
 8001220:	4293      	cmp	r3, r2
 8001222:	d007      	beq.n	8001234 <HAL_GPIO_Init+0x1e8>
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	4a48      	ldr	r2, [pc, #288]	; (8001348 <HAL_GPIO_Init+0x2fc>)
 8001228:	4293      	cmp	r3, r2
 800122a:	d101      	bne.n	8001230 <HAL_GPIO_Init+0x1e4>
 800122c:	2305      	movs	r3, #5
 800122e:	e00a      	b.n	8001246 <HAL_GPIO_Init+0x1fa>
 8001230:	2306      	movs	r3, #6
 8001232:	e008      	b.n	8001246 <HAL_GPIO_Init+0x1fa>
 8001234:	2304      	movs	r3, #4
 8001236:	e006      	b.n	8001246 <HAL_GPIO_Init+0x1fa>
 8001238:	2303      	movs	r3, #3
 800123a:	e004      	b.n	8001246 <HAL_GPIO_Init+0x1fa>
 800123c:	2302      	movs	r3, #2
 800123e:	e002      	b.n	8001246 <HAL_GPIO_Init+0x1fa>
 8001240:	2301      	movs	r3, #1
 8001242:	e000      	b.n	8001246 <HAL_GPIO_Init+0x1fa>
 8001244:	2300      	movs	r3, #0
 8001246:	697a      	ldr	r2, [r7, #20]
 8001248:	f002 0203 	and.w	r2, r2, #3
 800124c:	0092      	lsls	r2, r2, #2
 800124e:	4093      	lsls	r3, r2
 8001250:	693a      	ldr	r2, [r7, #16]
 8001252:	4313      	orrs	r3, r2
 8001254:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001256:	4937      	ldr	r1, [pc, #220]	; (8001334 <HAL_GPIO_Init+0x2e8>)
 8001258:	697b      	ldr	r3, [r7, #20]
 800125a:	089b      	lsrs	r3, r3, #2
 800125c:	3302      	adds	r3, #2
 800125e:	693a      	ldr	r2, [r7, #16]
 8001260:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001264:	4b39      	ldr	r3, [pc, #228]	; (800134c <HAL_GPIO_Init+0x300>)
 8001266:	689b      	ldr	r3, [r3, #8]
 8001268:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	43db      	mvns	r3, r3
 800126e:	693a      	ldr	r2, [r7, #16]
 8001270:	4013      	ands	r3, r2
 8001272:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800127c:	2b00      	cmp	r3, #0
 800127e:	d003      	beq.n	8001288 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001280:	693a      	ldr	r2, [r7, #16]
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	4313      	orrs	r3, r2
 8001286:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001288:	4a30      	ldr	r2, [pc, #192]	; (800134c <HAL_GPIO_Init+0x300>)
 800128a:	693b      	ldr	r3, [r7, #16]
 800128c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800128e:	4b2f      	ldr	r3, [pc, #188]	; (800134c <HAL_GPIO_Init+0x300>)
 8001290:	68db      	ldr	r3, [r3, #12]
 8001292:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	43db      	mvns	r3, r3
 8001298:	693a      	ldr	r2, [r7, #16]
 800129a:	4013      	ands	r3, r2
 800129c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d003      	beq.n	80012b2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80012aa:	693a      	ldr	r2, [r7, #16]
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	4313      	orrs	r3, r2
 80012b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80012b2:	4a26      	ldr	r2, [pc, #152]	; (800134c <HAL_GPIO_Init+0x300>)
 80012b4:	693b      	ldr	r3, [r7, #16]
 80012b6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80012b8:	4b24      	ldr	r3, [pc, #144]	; (800134c <HAL_GPIO_Init+0x300>)
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	43db      	mvns	r3, r3
 80012c2:	693a      	ldr	r2, [r7, #16]
 80012c4:	4013      	ands	r3, r2
 80012c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d003      	beq.n	80012dc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80012d4:	693a      	ldr	r2, [r7, #16]
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	4313      	orrs	r3, r2
 80012da:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80012dc:	4a1b      	ldr	r2, [pc, #108]	; (800134c <HAL_GPIO_Init+0x300>)
 80012de:	693b      	ldr	r3, [r7, #16]
 80012e0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80012e2:	4b1a      	ldr	r3, [pc, #104]	; (800134c <HAL_GPIO_Init+0x300>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	43db      	mvns	r3, r3
 80012ec:	693a      	ldr	r2, [r7, #16]
 80012ee:	4013      	ands	r3, r2
 80012f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d003      	beq.n	8001306 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80012fe:	693a      	ldr	r2, [r7, #16]
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	4313      	orrs	r3, r2
 8001304:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001306:	4a11      	ldr	r2, [pc, #68]	; (800134c <HAL_GPIO_Init+0x300>)
 8001308:	693b      	ldr	r3, [r7, #16]
 800130a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	3301      	adds	r3, #1
 8001310:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	681a      	ldr	r2, [r3, #0]
 8001316:	697b      	ldr	r3, [r7, #20]
 8001318:	fa22 f303 	lsr.w	r3, r2, r3
 800131c:	2b00      	cmp	r3, #0
 800131e:	f47f ae9d 	bne.w	800105c <HAL_GPIO_Init+0x10>
  }
}
 8001322:	bf00      	nop
 8001324:	bf00      	nop
 8001326:	371c      	adds	r7, #28
 8001328:	46bd      	mov	sp, r7
 800132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132e:	4770      	bx	lr
 8001330:	40021000 	.word	0x40021000
 8001334:	40010000 	.word	0x40010000
 8001338:	48000400 	.word	0x48000400
 800133c:	48000800 	.word	0x48000800
 8001340:	48000c00 	.word	0x48000c00
 8001344:	48001000 	.word	0x48001000
 8001348:	48001400 	.word	0x48001400
 800134c:	40010400 	.word	0x40010400

08001350 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d101      	bne.n	8001362 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800135e:	2301      	movs	r3, #1
 8001360:	e08d      	b.n	800147e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001368:	b2db      	uxtb	r3, r3
 800136a:	2b00      	cmp	r3, #0
 800136c:	d106      	bne.n	800137c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2200      	movs	r2, #0
 8001372:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001376:	6878      	ldr	r0, [r7, #4]
 8001378:	f7ff faf4 	bl	8000964 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2224      	movs	r2, #36	; 0x24
 8001380:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	681a      	ldr	r2, [r3, #0]
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f022 0201 	bic.w	r2, r2, #1
 8001392:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	685a      	ldr	r2, [r3, #4]
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80013a0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	689a      	ldr	r2, [r3, #8]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80013b0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	68db      	ldr	r3, [r3, #12]
 80013b6:	2b01      	cmp	r3, #1
 80013b8:	d107      	bne.n	80013ca <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	689a      	ldr	r2, [r3, #8]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80013c6:	609a      	str	r2, [r3, #8]
 80013c8:	e006      	b.n	80013d8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	689a      	ldr	r2, [r3, #8]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80013d6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	68db      	ldr	r3, [r3, #12]
 80013dc:	2b02      	cmp	r3, #2
 80013de:	d108      	bne.n	80013f2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	685a      	ldr	r2, [r3, #4]
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80013ee:	605a      	str	r2, [r3, #4]
 80013f0:	e007      	b.n	8001402 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	685a      	ldr	r2, [r3, #4]
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001400:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	687a      	ldr	r2, [r7, #4]
 800140a:	6812      	ldr	r2, [r2, #0]
 800140c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001410:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001414:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	68da      	ldr	r2, [r3, #12]
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001424:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	691a      	ldr	r2, [r3, #16]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	695b      	ldr	r3, [r3, #20]
 800142e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	699b      	ldr	r3, [r3, #24]
 8001436:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	430a      	orrs	r2, r1
 800143e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	69d9      	ldr	r1, [r3, #28]
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6a1a      	ldr	r2, [r3, #32]
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	430a      	orrs	r2, r1
 800144e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f042 0201 	orr.w	r2, r2, #1
 800145e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	2200      	movs	r2, #0
 8001464:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2220      	movs	r2, #32
 800146a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2200      	movs	r2, #0
 8001472:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2200      	movs	r2, #0
 8001478:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800147c:	2300      	movs	r3, #0
}
 800147e:	4618      	mov	r0, r3
 8001480:	3708      	adds	r7, #8
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
	...

08001488 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b088      	sub	sp, #32
 800148c:	af02      	add	r7, sp, #8
 800148e:	60f8      	str	r0, [r7, #12]
 8001490:	607a      	str	r2, [r7, #4]
 8001492:	461a      	mov	r2, r3
 8001494:	460b      	mov	r3, r1
 8001496:	817b      	strh	r3, [r7, #10]
 8001498:	4613      	mov	r3, r2
 800149a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80014a2:	b2db      	uxtb	r3, r3
 80014a4:	2b20      	cmp	r3, #32
 80014a6:	f040 80fd 	bne.w	80016a4 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80014b0:	2b01      	cmp	r3, #1
 80014b2:	d101      	bne.n	80014b8 <HAL_I2C_Master_Transmit+0x30>
 80014b4:	2302      	movs	r3, #2
 80014b6:	e0f6      	b.n	80016a6 <HAL_I2C_Master_Transmit+0x21e>
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	2201      	movs	r2, #1
 80014bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80014c0:	f7ff fcb2 	bl	8000e28 <HAL_GetTick>
 80014c4:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80014c6:	693b      	ldr	r3, [r7, #16]
 80014c8:	9300      	str	r3, [sp, #0]
 80014ca:	2319      	movs	r3, #25
 80014cc:	2201      	movs	r2, #1
 80014ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80014d2:	68f8      	ldr	r0, [r7, #12]
 80014d4:	f000 fa0a 	bl	80018ec <I2C_WaitOnFlagUntilTimeout>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80014de:	2301      	movs	r3, #1
 80014e0:	e0e1      	b.n	80016a6 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	2221      	movs	r2, #33	; 0x21
 80014e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	2210      	movs	r2, #16
 80014ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	2200      	movs	r2, #0
 80014f6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	687a      	ldr	r2, [r7, #4]
 80014fc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	893a      	ldrh	r2, [r7, #8]
 8001502:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	2200      	movs	r2, #0
 8001508:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800150e:	b29b      	uxth	r3, r3
 8001510:	2bff      	cmp	r3, #255	; 0xff
 8001512:	d906      	bls.n	8001522 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	22ff      	movs	r2, #255	; 0xff
 8001518:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 800151a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800151e:	617b      	str	r3, [r7, #20]
 8001520:	e007      	b.n	8001532 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001526:	b29a      	uxth	r2, r3
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 800152c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001530:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001536:	2b00      	cmp	r3, #0
 8001538:	d024      	beq.n	8001584 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800153e:	781a      	ldrb	r2, [r3, #0]
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800154a:	1c5a      	adds	r2, r3, #1
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001554:	b29b      	uxth	r3, r3
 8001556:	3b01      	subs	r3, #1
 8001558:	b29a      	uxth	r2, r3
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001562:	3b01      	subs	r3, #1
 8001564:	b29a      	uxth	r2, r3
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800156e:	b2db      	uxtb	r3, r3
 8001570:	3301      	adds	r3, #1
 8001572:	b2da      	uxtb	r2, r3
 8001574:	8979      	ldrh	r1, [r7, #10]
 8001576:	4b4e      	ldr	r3, [pc, #312]	; (80016b0 <HAL_I2C_Master_Transmit+0x228>)
 8001578:	9300      	str	r3, [sp, #0]
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	68f8      	ldr	r0, [r7, #12]
 800157e:	f000 fc05 	bl	8001d8c <I2C_TransferConfig>
 8001582:	e066      	b.n	8001652 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001588:	b2da      	uxtb	r2, r3
 800158a:	8979      	ldrh	r1, [r7, #10]
 800158c:	4b48      	ldr	r3, [pc, #288]	; (80016b0 <HAL_I2C_Master_Transmit+0x228>)
 800158e:	9300      	str	r3, [sp, #0]
 8001590:	697b      	ldr	r3, [r7, #20]
 8001592:	68f8      	ldr	r0, [r7, #12]
 8001594:	f000 fbfa 	bl	8001d8c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001598:	e05b      	b.n	8001652 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800159a:	693a      	ldr	r2, [r7, #16]
 800159c:	6a39      	ldr	r1, [r7, #32]
 800159e:	68f8      	ldr	r0, [r7, #12]
 80015a0:	f000 f9fd 	bl	800199e <I2C_WaitOnTXISFlagUntilTimeout>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80015aa:	2301      	movs	r3, #1
 80015ac:	e07b      	b.n	80016a6 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015b2:	781a      	ldrb	r2, [r3, #0]
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015be:	1c5a      	adds	r2, r3, #1
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80015c8:	b29b      	uxth	r3, r3
 80015ca:	3b01      	subs	r3, #1
 80015cc:	b29a      	uxth	r2, r3
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80015d6:	3b01      	subs	r3, #1
 80015d8:	b29a      	uxth	r2, r3
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80015e2:	b29b      	uxth	r3, r3
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d034      	beq.n	8001652 <HAL_I2C_Master_Transmit+0x1ca>
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d130      	bne.n	8001652 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	9300      	str	r3, [sp, #0]
 80015f4:	6a3b      	ldr	r3, [r7, #32]
 80015f6:	2200      	movs	r2, #0
 80015f8:	2180      	movs	r1, #128	; 0x80
 80015fa:	68f8      	ldr	r0, [r7, #12]
 80015fc:	f000 f976 	bl	80018ec <I2C_WaitOnFlagUntilTimeout>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8001606:	2301      	movs	r3, #1
 8001608:	e04d      	b.n	80016a6 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800160e:	b29b      	uxth	r3, r3
 8001610:	2bff      	cmp	r3, #255	; 0xff
 8001612:	d90e      	bls.n	8001632 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	22ff      	movs	r2, #255	; 0xff
 8001618:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800161e:	b2da      	uxtb	r2, r3
 8001620:	8979      	ldrh	r1, [r7, #10]
 8001622:	2300      	movs	r3, #0
 8001624:	9300      	str	r3, [sp, #0]
 8001626:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800162a:	68f8      	ldr	r0, [r7, #12]
 800162c:	f000 fbae 	bl	8001d8c <I2C_TransferConfig>
 8001630:	e00f      	b.n	8001652 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001636:	b29a      	uxth	r2, r3
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001640:	b2da      	uxtb	r2, r3
 8001642:	8979      	ldrh	r1, [r7, #10]
 8001644:	2300      	movs	r3, #0
 8001646:	9300      	str	r3, [sp, #0]
 8001648:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800164c:	68f8      	ldr	r0, [r7, #12]
 800164e:	f000 fb9d 	bl	8001d8c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001656:	b29b      	uxth	r3, r3
 8001658:	2b00      	cmp	r3, #0
 800165a:	d19e      	bne.n	800159a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800165c:	693a      	ldr	r2, [r7, #16]
 800165e:	6a39      	ldr	r1, [r7, #32]
 8001660:	68f8      	ldr	r0, [r7, #12]
 8001662:	f000 f9e3 	bl	8001a2c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d001      	beq.n	8001670 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800166c:	2301      	movs	r3, #1
 800166e:	e01a      	b.n	80016a6 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	2220      	movs	r2, #32
 8001676:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	6859      	ldr	r1, [r3, #4]
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	681a      	ldr	r2, [r3, #0]
 8001682:	4b0c      	ldr	r3, [pc, #48]	; (80016b4 <HAL_I2C_Master_Transmit+0x22c>)
 8001684:	400b      	ands	r3, r1
 8001686:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	2220      	movs	r2, #32
 800168c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	2200      	movs	r2, #0
 8001694:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	2200      	movs	r2, #0
 800169c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80016a0:	2300      	movs	r3, #0
 80016a2:	e000      	b.n	80016a6 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80016a4:	2302      	movs	r3, #2
  }
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3718      	adds	r7, #24
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	80002000 	.word	0x80002000
 80016b4:	fe00e800 	.word	0xfe00e800

080016b8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b088      	sub	sp, #32
 80016bc:	af02      	add	r7, sp, #8
 80016be:	60f8      	str	r0, [r7, #12]
 80016c0:	607a      	str	r2, [r7, #4]
 80016c2:	461a      	mov	r2, r3
 80016c4:	460b      	mov	r3, r1
 80016c6:	817b      	strh	r3, [r7, #10]
 80016c8:	4613      	mov	r3, r2
 80016ca:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80016d2:	b2db      	uxtb	r3, r3
 80016d4:	2b20      	cmp	r3, #32
 80016d6:	f040 80db 	bne.w	8001890 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80016e0:	2b01      	cmp	r3, #1
 80016e2:	d101      	bne.n	80016e8 <HAL_I2C_Master_Receive+0x30>
 80016e4:	2302      	movs	r3, #2
 80016e6:	e0d4      	b.n	8001892 <HAL_I2C_Master_Receive+0x1da>
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	2201      	movs	r2, #1
 80016ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80016f0:	f7ff fb9a 	bl	8000e28 <HAL_GetTick>
 80016f4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	9300      	str	r3, [sp, #0]
 80016fa:	2319      	movs	r3, #25
 80016fc:	2201      	movs	r2, #1
 80016fe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001702:	68f8      	ldr	r0, [r7, #12]
 8001704:	f000 f8f2 	bl	80018ec <I2C_WaitOnFlagUntilTimeout>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800170e:	2301      	movs	r3, #1
 8001710:	e0bf      	b.n	8001892 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	2222      	movs	r2, #34	; 0x22
 8001716:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	2210      	movs	r2, #16
 800171e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	2200      	movs	r2, #0
 8001726:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	893a      	ldrh	r2, [r7, #8]
 8001732:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	2200      	movs	r2, #0
 8001738:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800173e:	b29b      	uxth	r3, r3
 8001740:	2bff      	cmp	r3, #255	; 0xff
 8001742:	d90e      	bls.n	8001762 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	22ff      	movs	r2, #255	; 0xff
 8001748:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800174e:	b2da      	uxtb	r2, r3
 8001750:	8979      	ldrh	r1, [r7, #10]
 8001752:	4b52      	ldr	r3, [pc, #328]	; (800189c <HAL_I2C_Master_Receive+0x1e4>)
 8001754:	9300      	str	r3, [sp, #0]
 8001756:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800175a:	68f8      	ldr	r0, [r7, #12]
 800175c:	f000 fb16 	bl	8001d8c <I2C_TransferConfig>
 8001760:	e06d      	b.n	800183e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001766:	b29a      	uxth	r2, r3
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001770:	b2da      	uxtb	r2, r3
 8001772:	8979      	ldrh	r1, [r7, #10]
 8001774:	4b49      	ldr	r3, [pc, #292]	; (800189c <HAL_I2C_Master_Receive+0x1e4>)
 8001776:	9300      	str	r3, [sp, #0]
 8001778:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800177c:	68f8      	ldr	r0, [r7, #12]
 800177e:	f000 fb05 	bl	8001d8c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8001782:	e05c      	b.n	800183e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001784:	697a      	ldr	r2, [r7, #20]
 8001786:	6a39      	ldr	r1, [r7, #32]
 8001788:	68f8      	ldr	r0, [r7, #12]
 800178a:	f000 f993 	bl	8001ab4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8001794:	2301      	movs	r3, #1
 8001796:	e07c      	b.n	8001892 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017a2:	b2d2      	uxtb	r2, r2
 80017a4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017aa:	1c5a      	adds	r2, r3, #1
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017b4:	3b01      	subs	r3, #1
 80017b6:	b29a      	uxth	r2, r3
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017c0:	b29b      	uxth	r3, r3
 80017c2:	3b01      	subs	r3, #1
 80017c4:	b29a      	uxth	r2, r3
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017ce:	b29b      	uxth	r3, r3
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d034      	beq.n	800183e <HAL_I2C_Master_Receive+0x186>
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d130      	bne.n	800183e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	9300      	str	r3, [sp, #0]
 80017e0:	6a3b      	ldr	r3, [r7, #32]
 80017e2:	2200      	movs	r2, #0
 80017e4:	2180      	movs	r1, #128	; 0x80
 80017e6:	68f8      	ldr	r0, [r7, #12]
 80017e8:	f000 f880 	bl	80018ec <I2C_WaitOnFlagUntilTimeout>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80017f2:	2301      	movs	r3, #1
 80017f4:	e04d      	b.n	8001892 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017fa:	b29b      	uxth	r3, r3
 80017fc:	2bff      	cmp	r3, #255	; 0xff
 80017fe:	d90e      	bls.n	800181e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	22ff      	movs	r2, #255	; 0xff
 8001804:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800180a:	b2da      	uxtb	r2, r3
 800180c:	8979      	ldrh	r1, [r7, #10]
 800180e:	2300      	movs	r3, #0
 8001810:	9300      	str	r3, [sp, #0]
 8001812:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001816:	68f8      	ldr	r0, [r7, #12]
 8001818:	f000 fab8 	bl	8001d8c <I2C_TransferConfig>
 800181c:	e00f      	b.n	800183e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001822:	b29a      	uxth	r2, r3
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800182c:	b2da      	uxtb	r2, r3
 800182e:	8979      	ldrh	r1, [r7, #10]
 8001830:	2300      	movs	r3, #0
 8001832:	9300      	str	r3, [sp, #0]
 8001834:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001838:	68f8      	ldr	r0, [r7, #12]
 800183a:	f000 faa7 	bl	8001d8c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001842:	b29b      	uxth	r3, r3
 8001844:	2b00      	cmp	r3, #0
 8001846:	d19d      	bne.n	8001784 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001848:	697a      	ldr	r2, [r7, #20]
 800184a:	6a39      	ldr	r1, [r7, #32]
 800184c:	68f8      	ldr	r0, [r7, #12]
 800184e:	f000 f8ed 	bl	8001a2c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8001858:	2301      	movs	r3, #1
 800185a:	e01a      	b.n	8001892 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	2220      	movs	r2, #32
 8001862:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	6859      	ldr	r1, [r3, #4]
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	4b0c      	ldr	r3, [pc, #48]	; (80018a0 <HAL_I2C_Master_Receive+0x1e8>)
 8001870:	400b      	ands	r3, r1
 8001872:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	2220      	movs	r2, #32
 8001878:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	2200      	movs	r2, #0
 8001880:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	2200      	movs	r2, #0
 8001888:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800188c:	2300      	movs	r3, #0
 800188e:	e000      	b.n	8001892 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8001890:	2302      	movs	r3, #2
  }
}
 8001892:	4618      	mov	r0, r3
 8001894:	3718      	adds	r7, #24
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	80002400 	.word	0x80002400
 80018a0:	fe00e800 	.word	0xfe00e800

080018a4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b083      	sub	sp, #12
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	699b      	ldr	r3, [r3, #24]
 80018b2:	f003 0302 	and.w	r3, r3, #2
 80018b6:	2b02      	cmp	r3, #2
 80018b8:	d103      	bne.n	80018c2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	2200      	movs	r2, #0
 80018c0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	699b      	ldr	r3, [r3, #24]
 80018c8:	f003 0301 	and.w	r3, r3, #1
 80018cc:	2b01      	cmp	r3, #1
 80018ce:	d007      	beq.n	80018e0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	699a      	ldr	r2, [r3, #24]
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f042 0201 	orr.w	r2, r2, #1
 80018de:	619a      	str	r2, [r3, #24]
  }
}
 80018e0:	bf00      	nop
 80018e2:	370c      	adds	r7, #12
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr

080018ec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b084      	sub	sp, #16
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	60f8      	str	r0, [r7, #12]
 80018f4:	60b9      	str	r1, [r7, #8]
 80018f6:	603b      	str	r3, [r7, #0]
 80018f8:	4613      	mov	r3, r2
 80018fa:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80018fc:	e03b      	b.n	8001976 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80018fe:	69ba      	ldr	r2, [r7, #24]
 8001900:	6839      	ldr	r1, [r7, #0]
 8001902:	68f8      	ldr	r0, [r7, #12]
 8001904:	f000 f962 	bl	8001bcc <I2C_IsErrorOccurred>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d001      	beq.n	8001912 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	e041      	b.n	8001996 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001918:	d02d      	beq.n	8001976 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800191a:	f7ff fa85 	bl	8000e28 <HAL_GetTick>
 800191e:	4602      	mov	r2, r0
 8001920:	69bb      	ldr	r3, [r7, #24]
 8001922:	1ad3      	subs	r3, r2, r3
 8001924:	683a      	ldr	r2, [r7, #0]
 8001926:	429a      	cmp	r2, r3
 8001928:	d302      	bcc.n	8001930 <I2C_WaitOnFlagUntilTimeout+0x44>
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d122      	bne.n	8001976 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	699a      	ldr	r2, [r3, #24]
 8001936:	68bb      	ldr	r3, [r7, #8]
 8001938:	4013      	ands	r3, r2
 800193a:	68ba      	ldr	r2, [r7, #8]
 800193c:	429a      	cmp	r2, r3
 800193e:	bf0c      	ite	eq
 8001940:	2301      	moveq	r3, #1
 8001942:	2300      	movne	r3, #0
 8001944:	b2db      	uxtb	r3, r3
 8001946:	461a      	mov	r2, r3
 8001948:	79fb      	ldrb	r3, [r7, #7]
 800194a:	429a      	cmp	r2, r3
 800194c:	d113      	bne.n	8001976 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001952:	f043 0220 	orr.w	r2, r3, #32
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	2220      	movs	r2, #32
 800195e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	2200      	movs	r2, #0
 8001966:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	2200      	movs	r2, #0
 800196e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8001972:	2301      	movs	r3, #1
 8001974:	e00f      	b.n	8001996 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	699a      	ldr	r2, [r3, #24]
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	4013      	ands	r3, r2
 8001980:	68ba      	ldr	r2, [r7, #8]
 8001982:	429a      	cmp	r2, r3
 8001984:	bf0c      	ite	eq
 8001986:	2301      	moveq	r3, #1
 8001988:	2300      	movne	r3, #0
 800198a:	b2db      	uxtb	r3, r3
 800198c:	461a      	mov	r2, r3
 800198e:	79fb      	ldrb	r3, [r7, #7]
 8001990:	429a      	cmp	r2, r3
 8001992:	d0b4      	beq.n	80018fe <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001994:	2300      	movs	r3, #0
}
 8001996:	4618      	mov	r0, r3
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}

0800199e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800199e:	b580      	push	{r7, lr}
 80019a0:	b084      	sub	sp, #16
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	60f8      	str	r0, [r7, #12]
 80019a6:	60b9      	str	r1, [r7, #8]
 80019a8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80019aa:	e033      	b.n	8001a14 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80019ac:	687a      	ldr	r2, [r7, #4]
 80019ae:	68b9      	ldr	r1, [r7, #8]
 80019b0:	68f8      	ldr	r0, [r7, #12]
 80019b2:	f000 f90b 	bl	8001bcc <I2C_IsErrorOccurred>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d001      	beq.n	80019c0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80019bc:	2301      	movs	r3, #1
 80019be:	e031      	b.n	8001a24 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80019c0:	68bb      	ldr	r3, [r7, #8]
 80019c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019c6:	d025      	beq.n	8001a14 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80019c8:	f7ff fa2e 	bl	8000e28 <HAL_GetTick>
 80019cc:	4602      	mov	r2, r0
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	1ad3      	subs	r3, r2, r3
 80019d2:	68ba      	ldr	r2, [r7, #8]
 80019d4:	429a      	cmp	r2, r3
 80019d6:	d302      	bcc.n	80019de <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d11a      	bne.n	8001a14 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	699b      	ldr	r3, [r3, #24]
 80019e4:	f003 0302 	and.w	r3, r3, #2
 80019e8:	2b02      	cmp	r3, #2
 80019ea:	d013      	beq.n	8001a14 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019f0:	f043 0220 	orr.w	r2, r3, #32
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	2220      	movs	r2, #32
 80019fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	2200      	movs	r2, #0
 8001a04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8001a10:	2301      	movs	r3, #1
 8001a12:	e007      	b.n	8001a24 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	699b      	ldr	r3, [r3, #24]
 8001a1a:	f003 0302 	and.w	r3, r3, #2
 8001a1e:	2b02      	cmp	r3, #2
 8001a20:	d1c4      	bne.n	80019ac <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001a22:	2300      	movs	r3, #0
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	3710      	adds	r7, #16
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}

08001a2c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b084      	sub	sp, #16
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	60f8      	str	r0, [r7, #12]
 8001a34:	60b9      	str	r1, [r7, #8]
 8001a36:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001a38:	e02f      	b.n	8001a9a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001a3a:	687a      	ldr	r2, [r7, #4]
 8001a3c:	68b9      	ldr	r1, [r7, #8]
 8001a3e:	68f8      	ldr	r0, [r7, #12]
 8001a40:	f000 f8c4 	bl	8001bcc <I2C_IsErrorOccurred>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e02d      	b.n	8001aaa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001a4e:	f7ff f9eb 	bl	8000e28 <HAL_GetTick>
 8001a52:	4602      	mov	r2, r0
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	1ad3      	subs	r3, r2, r3
 8001a58:	68ba      	ldr	r2, [r7, #8]
 8001a5a:	429a      	cmp	r2, r3
 8001a5c:	d302      	bcc.n	8001a64 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001a5e:	68bb      	ldr	r3, [r7, #8]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d11a      	bne.n	8001a9a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	699b      	ldr	r3, [r3, #24]
 8001a6a:	f003 0320 	and.w	r3, r3, #32
 8001a6e:	2b20      	cmp	r3, #32
 8001a70:	d013      	beq.n	8001a9a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a76:	f043 0220 	orr.w	r2, r3, #32
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	2220      	movs	r2, #32
 8001a82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	2200      	movs	r2, #0
 8001a8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	2200      	movs	r2, #0
 8001a92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8001a96:	2301      	movs	r3, #1
 8001a98:	e007      	b.n	8001aaa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	699b      	ldr	r3, [r3, #24]
 8001aa0:	f003 0320 	and.w	r3, r3, #32
 8001aa4:	2b20      	cmp	r3, #32
 8001aa6:	d1c8      	bne.n	8001a3a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001aa8:	2300      	movs	r3, #0
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	3710      	adds	r7, #16
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
	...

08001ab4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b086      	sub	sp, #24
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	60f8      	str	r0, [r7, #12]
 8001abc:	60b9      	str	r1, [r7, #8]
 8001abe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8001ac4:	e071      	b.n	8001baa <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ac6:	687a      	ldr	r2, [r7, #4]
 8001ac8:	68b9      	ldr	r1, [r7, #8]
 8001aca:	68f8      	ldr	r0, [r7, #12]
 8001acc:	f000 f87e 	bl	8001bcc <I2C_IsErrorOccurred>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d001      	beq.n	8001ada <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	699b      	ldr	r3, [r3, #24]
 8001ae0:	f003 0320 	and.w	r3, r3, #32
 8001ae4:	2b20      	cmp	r3, #32
 8001ae6:	d13b      	bne.n	8001b60 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8001ae8:	7dfb      	ldrb	r3, [r7, #23]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d138      	bne.n	8001b60 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	699b      	ldr	r3, [r3, #24]
 8001af4:	f003 0304 	and.w	r3, r3, #4
 8001af8:	2b04      	cmp	r3, #4
 8001afa:	d105      	bne.n	8001b08 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d001      	beq.n	8001b08 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8001b04:	2300      	movs	r3, #0
 8001b06:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	699b      	ldr	r3, [r3, #24]
 8001b0e:	f003 0310 	and.w	r3, r3, #16
 8001b12:	2b10      	cmp	r3, #16
 8001b14:	d121      	bne.n	8001b5a <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	2210      	movs	r2, #16
 8001b1c:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	2204      	movs	r2, #4
 8001b22:	645a      	str	r2, [r3, #68]	; 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	2220      	movs	r2, #32
 8001b2a:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	6859      	ldr	r1, [r3, #4]
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	681a      	ldr	r2, [r3, #0]
 8001b36:	4b24      	ldr	r3, [pc, #144]	; (8001bc8 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8001b38:	400b      	ands	r3, r1
 8001b3a:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	2220      	movs	r2, #32
 8001b40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	2200      	movs	r2, #0
 8001b48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	2200      	movs	r2, #0
 8001b50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        status = HAL_ERROR;
 8001b54:	2301      	movs	r3, #1
 8001b56:	75fb      	strb	r3, [r7, #23]
 8001b58:	e002      	b.n	8001b60 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8001b60:	f7ff f962 	bl	8000e28 <HAL_GetTick>
 8001b64:	4602      	mov	r2, r0
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	1ad3      	subs	r3, r2, r3
 8001b6a:	68ba      	ldr	r2, [r7, #8]
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d302      	bcc.n	8001b76 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8001b70:	68bb      	ldr	r3, [r7, #8]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d119      	bne.n	8001baa <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8001b76:	7dfb      	ldrb	r3, [r7, #23]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d116      	bne.n	8001baa <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	699b      	ldr	r3, [r3, #24]
 8001b82:	f003 0304 	and.w	r3, r3, #4
 8001b86:	2b04      	cmp	r3, #4
 8001b88:	d00f      	beq.n	8001baa <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b8e:	f043 0220 	orr.w	r2, r3, #32
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	2220      	movs	r2, #32
 8001b9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        status = HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	699b      	ldr	r3, [r3, #24]
 8001bb0:	f003 0304 	and.w	r3, r3, #4
 8001bb4:	2b04      	cmp	r3, #4
 8001bb6:	d002      	beq.n	8001bbe <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8001bb8:	7dfb      	ldrb	r3, [r7, #23]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d083      	beq.n	8001ac6 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8001bbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	3718      	adds	r7, #24
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	fe00e800 	.word	0xfe00e800

08001bcc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b08a      	sub	sp, #40	; 0x28
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	60f8      	str	r0, [r7, #12]
 8001bd4:	60b9      	str	r1, [r7, #8]
 8001bd6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	699b      	ldr	r3, [r3, #24]
 8001be4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001be6:	2300      	movs	r3, #0
 8001be8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001bee:	69bb      	ldr	r3, [r7, #24]
 8001bf0:	f003 0310 	and.w	r3, r3, #16
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d068      	beq.n	8001cca <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	2210      	movs	r2, #16
 8001bfe:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001c00:	e049      	b.n	8001c96 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001c02:	68bb      	ldr	r3, [r7, #8]
 8001c04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c08:	d045      	beq.n	8001c96 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001c0a:	f7ff f90d 	bl	8000e28 <HAL_GetTick>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	69fb      	ldr	r3, [r7, #28]
 8001c12:	1ad3      	subs	r3, r2, r3
 8001c14:	68ba      	ldr	r2, [r7, #8]
 8001c16:	429a      	cmp	r2, r3
 8001c18:	d302      	bcc.n	8001c20 <I2C_IsErrorOccurred+0x54>
 8001c1a:	68bb      	ldr	r3, [r7, #8]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d13a      	bne.n	8001c96 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c2a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001c32:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	699b      	ldr	r3, [r3, #24]
 8001c3a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001c3e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001c42:	d121      	bne.n	8001c88 <I2C_IsErrorOccurred+0xbc>
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001c4a:	d01d      	beq.n	8001c88 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8001c4c:	7cfb      	ldrb	r3, [r7, #19]
 8001c4e:	2b20      	cmp	r3, #32
 8001c50:	d01a      	beq.n	8001c88 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	685a      	ldr	r2, [r3, #4]
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001c60:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001c62:	f7ff f8e1 	bl	8000e28 <HAL_GetTick>
 8001c66:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c68:	e00e      	b.n	8001c88 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001c6a:	f7ff f8dd 	bl	8000e28 <HAL_GetTick>
 8001c6e:	4602      	mov	r2, r0
 8001c70:	69fb      	ldr	r3, [r7, #28]
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	2b19      	cmp	r3, #25
 8001c76:	d907      	bls.n	8001c88 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001c78:	6a3b      	ldr	r3, [r7, #32]
 8001c7a:	f043 0320 	orr.w	r3, r3, #32
 8001c7e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8001c80:	2301      	movs	r3, #1
 8001c82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8001c86:	e006      	b.n	8001c96 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	699b      	ldr	r3, [r3, #24]
 8001c8e:	f003 0320 	and.w	r3, r3, #32
 8001c92:	2b20      	cmp	r3, #32
 8001c94:	d1e9      	bne.n	8001c6a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	699b      	ldr	r3, [r3, #24]
 8001c9c:	f003 0320 	and.w	r3, r3, #32
 8001ca0:	2b20      	cmp	r3, #32
 8001ca2:	d003      	beq.n	8001cac <I2C_IsErrorOccurred+0xe0>
 8001ca4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d0aa      	beq.n	8001c02 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001cac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d103      	bne.n	8001cbc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	2220      	movs	r2, #32
 8001cba:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001cbc:	6a3b      	ldr	r3, [r7, #32]
 8001cbe:	f043 0304 	orr.w	r3, r3, #4
 8001cc2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	699b      	ldr	r3, [r3, #24]
 8001cd0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001cd2:	69bb      	ldr	r3, [r7, #24]
 8001cd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d00b      	beq.n	8001cf4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001cdc:	6a3b      	ldr	r3, [r7, #32]
 8001cde:	f043 0301 	orr.w	r3, r3, #1
 8001ce2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001cec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001cf4:	69bb      	ldr	r3, [r7, #24]
 8001cf6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d00b      	beq.n	8001d16 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001cfe:	6a3b      	ldr	r3, [r7, #32]
 8001d00:	f043 0308 	orr.w	r3, r3, #8
 8001d04:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d0e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001d10:	2301      	movs	r3, #1
 8001d12:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001d16:	69bb      	ldr	r3, [r7, #24]
 8001d18:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d00b      	beq.n	8001d38 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001d20:	6a3b      	ldr	r3, [r7, #32]
 8001d22:	f043 0302 	orr.w	r3, r3, #2
 8001d26:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d30:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8001d38:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d01c      	beq.n	8001d7a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001d40:	68f8      	ldr	r0, [r7, #12]
 8001d42:	f7ff fdaf 	bl	80018a4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	6859      	ldr	r1, [r3, #4]
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	681a      	ldr	r2, [r3, #0]
 8001d50:	4b0d      	ldr	r3, [pc, #52]	; (8001d88 <I2C_IsErrorOccurred+0x1bc>)
 8001d52:	400b      	ands	r3, r1
 8001d54:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001d5a:	6a3b      	ldr	r3, [r7, #32]
 8001d5c:	431a      	orrs	r2, r3
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	2220      	movs	r2, #32
 8001d66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	2200      	movs	r2, #0
 8001d76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8001d7a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3728      	adds	r7, #40	; 0x28
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	fe00e800 	.word	0xfe00e800

08001d8c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b087      	sub	sp, #28
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	60f8      	str	r0, [r7, #12]
 8001d94:	607b      	str	r3, [r7, #4]
 8001d96:	460b      	mov	r3, r1
 8001d98:	817b      	strh	r3, [r7, #10]
 8001d9a:	4613      	mov	r3, r2
 8001d9c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001d9e:	897b      	ldrh	r3, [r7, #10]
 8001da0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001da4:	7a7b      	ldrb	r3, [r7, #9]
 8001da6:	041b      	lsls	r3, r3, #16
 8001da8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001dac:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001db2:	6a3b      	ldr	r3, [r7, #32]
 8001db4:	4313      	orrs	r3, r2
 8001db6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001dba:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	685a      	ldr	r2, [r3, #4]
 8001dc2:	6a3b      	ldr	r3, [r7, #32]
 8001dc4:	0d5b      	lsrs	r3, r3, #21
 8001dc6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8001dca:	4b08      	ldr	r3, [pc, #32]	; (8001dec <I2C_TransferConfig+0x60>)
 8001dcc:	430b      	orrs	r3, r1
 8001dce:	43db      	mvns	r3, r3
 8001dd0:	ea02 0103 	and.w	r1, r2, r3
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	697a      	ldr	r2, [r7, #20]
 8001dda:	430a      	orrs	r2, r1
 8001ddc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001dde:	bf00      	nop
 8001de0:	371c      	adds	r7, #28
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	03ff63ff 	.word	0x03ff63ff

08001df0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	2b20      	cmp	r3, #32
 8001e04:	d138      	bne.n	8001e78 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001e0c:	2b01      	cmp	r3, #1
 8001e0e:	d101      	bne.n	8001e14 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001e10:	2302      	movs	r3, #2
 8001e12:	e032      	b.n	8001e7a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2201      	movs	r2, #1
 8001e18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2224      	movs	r2, #36	; 0x24
 8001e20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f022 0201 	bic.w	r2, r2, #1
 8001e32:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001e42:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	6819      	ldr	r1, [r3, #0]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	683a      	ldr	r2, [r7, #0]
 8001e50:	430a      	orrs	r2, r1
 8001e52:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f042 0201 	orr.w	r2, r2, #1
 8001e62:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2220      	movs	r2, #32
 8001e68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2200      	movs	r2, #0
 8001e70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001e74:	2300      	movs	r3, #0
 8001e76:	e000      	b.n	8001e7a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001e78:	2302      	movs	r3, #2
  }
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	370c      	adds	r7, #12
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr

08001e86 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001e86:	b480      	push	{r7}
 8001e88:	b085      	sub	sp, #20
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	6078      	str	r0, [r7, #4]
 8001e8e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	2b20      	cmp	r3, #32
 8001e9a:	d139      	bne.n	8001f10 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001ea2:	2b01      	cmp	r3, #1
 8001ea4:	d101      	bne.n	8001eaa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001ea6:	2302      	movs	r3, #2
 8001ea8:	e033      	b.n	8001f12 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2201      	movs	r2, #1
 8001eae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2224      	movs	r2, #36	; 0x24
 8001eb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f022 0201 	bic.w	r2, r2, #1
 8001ec8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001ed8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	021b      	lsls	r3, r3, #8
 8001ede:	68fa      	ldr	r2, [r7, #12]
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	68fa      	ldr	r2, [r7, #12]
 8001eea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f042 0201 	orr.w	r2, r2, #1
 8001efa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2220      	movs	r2, #32
 8001f00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2200      	movs	r2, #0
 8001f08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	e000      	b.n	8001f12 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001f10:	2302      	movs	r3, #2
  }
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3714      	adds	r7, #20
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
	...

08001f20 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b085      	sub	sp, #20
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d141      	bne.n	8001fb2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001f2e:	4b4b      	ldr	r3, [pc, #300]	; (800205c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001f36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f3a:	d131      	bne.n	8001fa0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001f3c:	4b47      	ldr	r3, [pc, #284]	; (800205c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001f42:	4a46      	ldr	r2, [pc, #280]	; (800205c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001f48:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f4c:	4b43      	ldr	r3, [pc, #268]	; (800205c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001f54:	4a41      	ldr	r2, [pc, #260]	; (800205c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f56:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f5a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001f5c:	4b40      	ldr	r3, [pc, #256]	; (8002060 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	2232      	movs	r2, #50	; 0x32
 8001f62:	fb02 f303 	mul.w	r3, r2, r3
 8001f66:	4a3f      	ldr	r2, [pc, #252]	; (8002064 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001f68:	fba2 2303 	umull	r2, r3, r2, r3
 8001f6c:	0c9b      	lsrs	r3, r3, #18
 8001f6e:	3301      	adds	r3, #1
 8001f70:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f72:	e002      	b.n	8001f7a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	3b01      	subs	r3, #1
 8001f78:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f7a:	4b38      	ldr	r3, [pc, #224]	; (800205c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f7c:	695b      	ldr	r3, [r3, #20]
 8001f7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f86:	d102      	bne.n	8001f8e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d1f2      	bne.n	8001f74 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001f8e:	4b33      	ldr	r3, [pc, #204]	; (800205c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f90:	695b      	ldr	r3, [r3, #20]
 8001f92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f9a:	d158      	bne.n	800204e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001f9c:	2303      	movs	r3, #3
 8001f9e:	e057      	b.n	8002050 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001fa0:	4b2e      	ldr	r3, [pc, #184]	; (800205c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001fa6:	4a2d      	ldr	r2, [pc, #180]	; (800205c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fa8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001fac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001fb0:	e04d      	b.n	800204e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001fb8:	d141      	bne.n	800203e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001fba:	4b28      	ldr	r3, [pc, #160]	; (800205c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001fc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001fc6:	d131      	bne.n	800202c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001fc8:	4b24      	ldr	r3, [pc, #144]	; (800205c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001fce:	4a23      	ldr	r2, [pc, #140]	; (800205c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fd4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001fd8:	4b20      	ldr	r3, [pc, #128]	; (800205c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001fe0:	4a1e      	ldr	r2, [pc, #120]	; (800205c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fe2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fe6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001fe8:	4b1d      	ldr	r3, [pc, #116]	; (8002060 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	2232      	movs	r2, #50	; 0x32
 8001fee:	fb02 f303 	mul.w	r3, r2, r3
 8001ff2:	4a1c      	ldr	r2, [pc, #112]	; (8002064 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001ff4:	fba2 2303 	umull	r2, r3, r2, r3
 8001ff8:	0c9b      	lsrs	r3, r3, #18
 8001ffa:	3301      	adds	r3, #1
 8001ffc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ffe:	e002      	b.n	8002006 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	3b01      	subs	r3, #1
 8002004:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002006:	4b15      	ldr	r3, [pc, #84]	; (800205c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002008:	695b      	ldr	r3, [r3, #20]
 800200a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800200e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002012:	d102      	bne.n	800201a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d1f2      	bne.n	8002000 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800201a:	4b10      	ldr	r3, [pc, #64]	; (800205c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800201c:	695b      	ldr	r3, [r3, #20]
 800201e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002022:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002026:	d112      	bne.n	800204e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002028:	2303      	movs	r3, #3
 800202a:	e011      	b.n	8002050 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800202c:	4b0b      	ldr	r3, [pc, #44]	; (800205c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800202e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002032:	4a0a      	ldr	r2, [pc, #40]	; (800205c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002034:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002038:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800203c:	e007      	b.n	800204e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800203e:	4b07      	ldr	r3, [pc, #28]	; (800205c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002046:	4a05      	ldr	r2, [pc, #20]	; (800205c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002048:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800204c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800204e:	2300      	movs	r3, #0
}
 8002050:	4618      	mov	r0, r3
 8002052:	3714      	adds	r7, #20
 8002054:	46bd      	mov	sp, r7
 8002056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205a:	4770      	bx	lr
 800205c:	40007000 	.word	0x40007000
 8002060:	20000000 	.word	0x20000000
 8002064:	431bde83 	.word	0x431bde83

08002068 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800206c:	4b05      	ldr	r3, [pc, #20]	; (8002084 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	4a04      	ldr	r2, [pc, #16]	; (8002084 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002072:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002076:	6093      	str	r3, [r2, #8]
}
 8002078:	bf00      	nop
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr
 8002082:	bf00      	nop
 8002084:	40007000 	.word	0x40007000

08002088 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b088      	sub	sp, #32
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d101      	bne.n	800209a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	e301      	b.n	800269e <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f003 0301 	and.w	r3, r3, #1
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d075      	beq.n	8002192 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020a6:	4ba3      	ldr	r3, [pc, #652]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	f003 030c 	and.w	r3, r3, #12
 80020ae:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020b0:	4ba0      	ldr	r3, [pc, #640]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 80020b2:	68db      	ldr	r3, [r3, #12]
 80020b4:	f003 0303 	and.w	r3, r3, #3
 80020b8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80020ba:	69bb      	ldr	r3, [r7, #24]
 80020bc:	2b0c      	cmp	r3, #12
 80020be:	d102      	bne.n	80020c6 <HAL_RCC_OscConfig+0x3e>
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	2b03      	cmp	r3, #3
 80020c4:	d002      	beq.n	80020cc <HAL_RCC_OscConfig+0x44>
 80020c6:	69bb      	ldr	r3, [r7, #24]
 80020c8:	2b08      	cmp	r3, #8
 80020ca:	d10b      	bne.n	80020e4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020cc:	4b99      	ldr	r3, [pc, #612]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d05b      	beq.n	8002190 <HAL_RCC_OscConfig+0x108>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d157      	bne.n	8002190 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	e2dc      	b.n	800269e <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020ec:	d106      	bne.n	80020fc <HAL_RCC_OscConfig+0x74>
 80020ee:	4b91      	ldr	r3, [pc, #580]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a90      	ldr	r2, [pc, #576]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 80020f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020f8:	6013      	str	r3, [r2, #0]
 80020fa:	e01d      	b.n	8002138 <HAL_RCC_OscConfig+0xb0>
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002104:	d10c      	bne.n	8002120 <HAL_RCC_OscConfig+0x98>
 8002106:	4b8b      	ldr	r3, [pc, #556]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a8a      	ldr	r2, [pc, #552]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 800210c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002110:	6013      	str	r3, [r2, #0]
 8002112:	4b88      	ldr	r3, [pc, #544]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a87      	ldr	r2, [pc, #540]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 8002118:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800211c:	6013      	str	r3, [r2, #0]
 800211e:	e00b      	b.n	8002138 <HAL_RCC_OscConfig+0xb0>
 8002120:	4b84      	ldr	r3, [pc, #528]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a83      	ldr	r2, [pc, #524]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 8002126:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800212a:	6013      	str	r3, [r2, #0]
 800212c:	4b81      	ldr	r3, [pc, #516]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a80      	ldr	r2, [pc, #512]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 8002132:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002136:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d013      	beq.n	8002168 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002140:	f7fe fe72 	bl	8000e28 <HAL_GetTick>
 8002144:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002146:	e008      	b.n	800215a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002148:	f7fe fe6e 	bl	8000e28 <HAL_GetTick>
 800214c:	4602      	mov	r2, r0
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	1ad3      	subs	r3, r2, r3
 8002152:	2b64      	cmp	r3, #100	; 0x64
 8002154:	d901      	bls.n	800215a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002156:	2303      	movs	r3, #3
 8002158:	e2a1      	b.n	800269e <HAL_RCC_OscConfig+0x616>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800215a:	4b76      	ldr	r3, [pc, #472]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002162:	2b00      	cmp	r3, #0
 8002164:	d0f0      	beq.n	8002148 <HAL_RCC_OscConfig+0xc0>
 8002166:	e014      	b.n	8002192 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002168:	f7fe fe5e 	bl	8000e28 <HAL_GetTick>
 800216c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800216e:	e008      	b.n	8002182 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002170:	f7fe fe5a 	bl	8000e28 <HAL_GetTick>
 8002174:	4602      	mov	r2, r0
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	2b64      	cmp	r3, #100	; 0x64
 800217c:	d901      	bls.n	8002182 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800217e:	2303      	movs	r3, #3
 8002180:	e28d      	b.n	800269e <HAL_RCC_OscConfig+0x616>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002182:	4b6c      	ldr	r3, [pc, #432]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800218a:	2b00      	cmp	r3, #0
 800218c:	d1f0      	bne.n	8002170 <HAL_RCC_OscConfig+0xe8>
 800218e:	e000      	b.n	8002192 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002190:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 0302 	and.w	r3, r3, #2
 800219a:	2b00      	cmp	r3, #0
 800219c:	d075      	beq.n	800228a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800219e:	4b65      	ldr	r3, [pc, #404]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 80021a0:	689b      	ldr	r3, [r3, #8]
 80021a2:	f003 030c 	and.w	r3, r3, #12
 80021a6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80021a8:	4b62      	ldr	r3, [pc, #392]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 80021aa:	68db      	ldr	r3, [r3, #12]
 80021ac:	f003 0303 	and.w	r3, r3, #3
 80021b0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80021b2:	69bb      	ldr	r3, [r7, #24]
 80021b4:	2b0c      	cmp	r3, #12
 80021b6:	d102      	bne.n	80021be <HAL_RCC_OscConfig+0x136>
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	2b02      	cmp	r3, #2
 80021bc:	d002      	beq.n	80021c4 <HAL_RCC_OscConfig+0x13c>
 80021be:	69bb      	ldr	r3, [r7, #24]
 80021c0:	2b04      	cmp	r3, #4
 80021c2:	d11f      	bne.n	8002204 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80021c4:	4b5b      	ldr	r3, [pc, #364]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d005      	beq.n	80021dc <HAL_RCC_OscConfig+0x154>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	68db      	ldr	r3, [r3, #12]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d101      	bne.n	80021dc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	e260      	b.n	800269e <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021dc:	4b55      	ldr	r3, [pc, #340]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	691b      	ldr	r3, [r3, #16]
 80021e8:	061b      	lsls	r3, r3, #24
 80021ea:	4952      	ldr	r1, [pc, #328]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 80021ec:	4313      	orrs	r3, r2
 80021ee:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80021f0:	4b51      	ldr	r3, [pc, #324]	; (8002338 <HAL_RCC_OscConfig+0x2b0>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4618      	mov	r0, r3
 80021f6:	f7fe fdcb 	bl	8000d90 <HAL_InitTick>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d043      	beq.n	8002288 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002200:	2301      	movs	r3, #1
 8002202:	e24c      	b.n	800269e <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	68db      	ldr	r3, [r3, #12]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d023      	beq.n	8002254 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800220c:	4b49      	ldr	r3, [pc, #292]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a48      	ldr	r2, [pc, #288]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 8002212:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002216:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002218:	f7fe fe06 	bl	8000e28 <HAL_GetTick>
 800221c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800221e:	e008      	b.n	8002232 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002220:	f7fe fe02 	bl	8000e28 <HAL_GetTick>
 8002224:	4602      	mov	r2, r0
 8002226:	693b      	ldr	r3, [r7, #16]
 8002228:	1ad3      	subs	r3, r2, r3
 800222a:	2b02      	cmp	r3, #2
 800222c:	d901      	bls.n	8002232 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800222e:	2303      	movs	r3, #3
 8002230:	e235      	b.n	800269e <HAL_RCC_OscConfig+0x616>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002232:	4b40      	ldr	r3, [pc, #256]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800223a:	2b00      	cmp	r3, #0
 800223c:	d0f0      	beq.n	8002220 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800223e:	4b3d      	ldr	r3, [pc, #244]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	691b      	ldr	r3, [r3, #16]
 800224a:	061b      	lsls	r3, r3, #24
 800224c:	4939      	ldr	r1, [pc, #228]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 800224e:	4313      	orrs	r3, r2
 8002250:	604b      	str	r3, [r1, #4]
 8002252:	e01a      	b.n	800228a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002254:	4b37      	ldr	r3, [pc, #220]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a36      	ldr	r2, [pc, #216]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 800225a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800225e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002260:	f7fe fde2 	bl	8000e28 <HAL_GetTick>
 8002264:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002266:	e008      	b.n	800227a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002268:	f7fe fdde 	bl	8000e28 <HAL_GetTick>
 800226c:	4602      	mov	r2, r0
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	1ad3      	subs	r3, r2, r3
 8002272:	2b02      	cmp	r3, #2
 8002274:	d901      	bls.n	800227a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002276:	2303      	movs	r3, #3
 8002278:	e211      	b.n	800269e <HAL_RCC_OscConfig+0x616>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800227a:	4b2e      	ldr	r3, [pc, #184]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002282:	2b00      	cmp	r3, #0
 8002284:	d1f0      	bne.n	8002268 <HAL_RCC_OscConfig+0x1e0>
 8002286:	e000      	b.n	800228a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002288:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f003 0308 	and.w	r3, r3, #8
 8002292:	2b00      	cmp	r3, #0
 8002294:	d03c      	beq.n	8002310 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	695b      	ldr	r3, [r3, #20]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d01c      	beq.n	80022d8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800229e:	4b25      	ldr	r3, [pc, #148]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 80022a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022a4:	4a23      	ldr	r2, [pc, #140]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 80022a6:	f043 0301 	orr.w	r3, r3, #1
 80022aa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022ae:	f7fe fdbb 	bl	8000e28 <HAL_GetTick>
 80022b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80022b4:	e008      	b.n	80022c8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022b6:	f7fe fdb7 	bl	8000e28 <HAL_GetTick>
 80022ba:	4602      	mov	r2, r0
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	1ad3      	subs	r3, r2, r3
 80022c0:	2b02      	cmp	r3, #2
 80022c2:	d901      	bls.n	80022c8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80022c4:	2303      	movs	r3, #3
 80022c6:	e1ea      	b.n	800269e <HAL_RCC_OscConfig+0x616>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80022c8:	4b1a      	ldr	r3, [pc, #104]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 80022ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022ce:	f003 0302 	and.w	r3, r3, #2
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d0ef      	beq.n	80022b6 <HAL_RCC_OscConfig+0x22e>
 80022d6:	e01b      	b.n	8002310 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022d8:	4b16      	ldr	r3, [pc, #88]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 80022da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022de:	4a15      	ldr	r2, [pc, #84]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 80022e0:	f023 0301 	bic.w	r3, r3, #1
 80022e4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022e8:	f7fe fd9e 	bl	8000e28 <HAL_GetTick>
 80022ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80022ee:	e008      	b.n	8002302 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022f0:	f7fe fd9a 	bl	8000e28 <HAL_GetTick>
 80022f4:	4602      	mov	r2, r0
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	1ad3      	subs	r3, r2, r3
 80022fa:	2b02      	cmp	r3, #2
 80022fc:	d901      	bls.n	8002302 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 80022fe:	2303      	movs	r3, #3
 8002300:	e1cd      	b.n	800269e <HAL_RCC_OscConfig+0x616>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002302:	4b0c      	ldr	r3, [pc, #48]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 8002304:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002308:	f003 0302 	and.w	r3, r3, #2
 800230c:	2b00      	cmp	r3, #0
 800230e:	d1ef      	bne.n	80022f0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f003 0304 	and.w	r3, r3, #4
 8002318:	2b00      	cmp	r3, #0
 800231a:	f000 80ab 	beq.w	8002474 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800231e:	2300      	movs	r3, #0
 8002320:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002322:	4b04      	ldr	r3, [pc, #16]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 8002324:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002326:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800232a:	2b00      	cmp	r3, #0
 800232c:	d106      	bne.n	800233c <HAL_RCC_OscConfig+0x2b4>
 800232e:	2301      	movs	r3, #1
 8002330:	e005      	b.n	800233e <HAL_RCC_OscConfig+0x2b6>
 8002332:	bf00      	nop
 8002334:	40021000 	.word	0x40021000
 8002338:	20000004 	.word	0x20000004
 800233c:	2300      	movs	r3, #0
 800233e:	2b00      	cmp	r3, #0
 8002340:	d00d      	beq.n	800235e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002342:	4bad      	ldr	r3, [pc, #692]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 8002344:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002346:	4aac      	ldr	r2, [pc, #688]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 8002348:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800234c:	6593      	str	r3, [r2, #88]	; 0x58
 800234e:	4baa      	ldr	r3, [pc, #680]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 8002350:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002352:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002356:	60fb      	str	r3, [r7, #12]
 8002358:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800235a:	2301      	movs	r3, #1
 800235c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800235e:	4ba7      	ldr	r3, [pc, #668]	; (80025fc <HAL_RCC_OscConfig+0x574>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002366:	2b00      	cmp	r3, #0
 8002368:	d118      	bne.n	800239c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800236a:	4ba4      	ldr	r3, [pc, #656]	; (80025fc <HAL_RCC_OscConfig+0x574>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4aa3      	ldr	r2, [pc, #652]	; (80025fc <HAL_RCC_OscConfig+0x574>)
 8002370:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002374:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002376:	f7fe fd57 	bl	8000e28 <HAL_GetTick>
 800237a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800237c:	e008      	b.n	8002390 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800237e:	f7fe fd53 	bl	8000e28 <HAL_GetTick>
 8002382:	4602      	mov	r2, r0
 8002384:	693b      	ldr	r3, [r7, #16]
 8002386:	1ad3      	subs	r3, r2, r3
 8002388:	2b02      	cmp	r3, #2
 800238a:	d901      	bls.n	8002390 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800238c:	2303      	movs	r3, #3
 800238e:	e186      	b.n	800269e <HAL_RCC_OscConfig+0x616>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002390:	4b9a      	ldr	r3, [pc, #616]	; (80025fc <HAL_RCC_OscConfig+0x574>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002398:	2b00      	cmp	r3, #0
 800239a:	d0f0      	beq.n	800237e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d108      	bne.n	80023b6 <HAL_RCC_OscConfig+0x32e>
 80023a4:	4b94      	ldr	r3, [pc, #592]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 80023a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023aa:	4a93      	ldr	r2, [pc, #588]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 80023ac:	f043 0301 	orr.w	r3, r3, #1
 80023b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80023b4:	e024      	b.n	8002400 <HAL_RCC_OscConfig+0x378>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	2b05      	cmp	r3, #5
 80023bc:	d110      	bne.n	80023e0 <HAL_RCC_OscConfig+0x358>
 80023be:	4b8e      	ldr	r3, [pc, #568]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 80023c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023c4:	4a8c      	ldr	r2, [pc, #560]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 80023c6:	f043 0304 	orr.w	r3, r3, #4
 80023ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80023ce:	4b8a      	ldr	r3, [pc, #552]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 80023d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023d4:	4a88      	ldr	r2, [pc, #544]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 80023d6:	f043 0301 	orr.w	r3, r3, #1
 80023da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80023de:	e00f      	b.n	8002400 <HAL_RCC_OscConfig+0x378>
 80023e0:	4b85      	ldr	r3, [pc, #532]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 80023e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023e6:	4a84      	ldr	r2, [pc, #528]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 80023e8:	f023 0301 	bic.w	r3, r3, #1
 80023ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80023f0:	4b81      	ldr	r3, [pc, #516]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 80023f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023f6:	4a80      	ldr	r2, [pc, #512]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 80023f8:	f023 0304 	bic.w	r3, r3, #4
 80023fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	689b      	ldr	r3, [r3, #8]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d016      	beq.n	8002436 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002408:	f7fe fd0e 	bl	8000e28 <HAL_GetTick>
 800240c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800240e:	e00a      	b.n	8002426 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002410:	f7fe fd0a 	bl	8000e28 <HAL_GetTick>
 8002414:	4602      	mov	r2, r0
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	f241 3288 	movw	r2, #5000	; 0x1388
 800241e:	4293      	cmp	r3, r2
 8002420:	d901      	bls.n	8002426 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002422:	2303      	movs	r3, #3
 8002424:	e13b      	b.n	800269e <HAL_RCC_OscConfig+0x616>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002426:	4b74      	ldr	r3, [pc, #464]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 8002428:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800242c:	f003 0302 	and.w	r3, r3, #2
 8002430:	2b00      	cmp	r3, #0
 8002432:	d0ed      	beq.n	8002410 <HAL_RCC_OscConfig+0x388>
 8002434:	e015      	b.n	8002462 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002436:	f7fe fcf7 	bl	8000e28 <HAL_GetTick>
 800243a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800243c:	e00a      	b.n	8002454 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800243e:	f7fe fcf3 	bl	8000e28 <HAL_GetTick>
 8002442:	4602      	mov	r2, r0
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	1ad3      	subs	r3, r2, r3
 8002448:	f241 3288 	movw	r2, #5000	; 0x1388
 800244c:	4293      	cmp	r3, r2
 800244e:	d901      	bls.n	8002454 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002450:	2303      	movs	r3, #3
 8002452:	e124      	b.n	800269e <HAL_RCC_OscConfig+0x616>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002454:	4b68      	ldr	r3, [pc, #416]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 8002456:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800245a:	f003 0302 	and.w	r3, r3, #2
 800245e:	2b00      	cmp	r3, #0
 8002460:	d1ed      	bne.n	800243e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002462:	7ffb      	ldrb	r3, [r7, #31]
 8002464:	2b01      	cmp	r3, #1
 8002466:	d105      	bne.n	8002474 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002468:	4b63      	ldr	r3, [pc, #396]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 800246a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800246c:	4a62      	ldr	r2, [pc, #392]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 800246e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002472:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f003 0320 	and.w	r3, r3, #32
 800247c:	2b00      	cmp	r3, #0
 800247e:	d03c      	beq.n	80024fa <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	699b      	ldr	r3, [r3, #24]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d01c      	beq.n	80024c2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002488:	4b5b      	ldr	r3, [pc, #364]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 800248a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800248e:	4a5a      	ldr	r2, [pc, #360]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 8002490:	f043 0301 	orr.w	r3, r3, #1
 8002494:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002498:	f7fe fcc6 	bl	8000e28 <HAL_GetTick>
 800249c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800249e:	e008      	b.n	80024b2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80024a0:	f7fe fcc2 	bl	8000e28 <HAL_GetTick>
 80024a4:	4602      	mov	r2, r0
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	1ad3      	subs	r3, r2, r3
 80024aa:	2b02      	cmp	r3, #2
 80024ac:	d901      	bls.n	80024b2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80024ae:	2303      	movs	r3, #3
 80024b0:	e0f5      	b.n	800269e <HAL_RCC_OscConfig+0x616>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80024b2:	4b51      	ldr	r3, [pc, #324]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 80024b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80024b8:	f003 0302 	and.w	r3, r3, #2
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d0ef      	beq.n	80024a0 <HAL_RCC_OscConfig+0x418>
 80024c0:	e01b      	b.n	80024fa <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80024c2:	4b4d      	ldr	r3, [pc, #308]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 80024c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80024c8:	4a4b      	ldr	r2, [pc, #300]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 80024ca:	f023 0301 	bic.w	r3, r3, #1
 80024ce:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024d2:	f7fe fca9 	bl	8000e28 <HAL_GetTick>
 80024d6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80024d8:	e008      	b.n	80024ec <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80024da:	f7fe fca5 	bl	8000e28 <HAL_GetTick>
 80024de:	4602      	mov	r2, r0
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	1ad3      	subs	r3, r2, r3
 80024e4:	2b02      	cmp	r3, #2
 80024e6:	d901      	bls.n	80024ec <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80024e8:	2303      	movs	r3, #3
 80024ea:	e0d8      	b.n	800269e <HAL_RCC_OscConfig+0x616>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80024ec:	4b42      	ldr	r3, [pc, #264]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 80024ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80024f2:	f003 0302 	and.w	r3, r3, #2
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d1ef      	bne.n	80024da <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	69db      	ldr	r3, [r3, #28]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	f000 80cc 	beq.w	800269c <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002504:	4b3c      	ldr	r3, [pc, #240]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	f003 030c 	and.w	r3, r3, #12
 800250c:	2b0c      	cmp	r3, #12
 800250e:	f000 8086 	beq.w	800261e <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	69db      	ldr	r3, [r3, #28]
 8002516:	2b02      	cmp	r3, #2
 8002518:	d15a      	bne.n	80025d0 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800251a:	4b37      	ldr	r3, [pc, #220]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a36      	ldr	r2, [pc, #216]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 8002520:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002524:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002526:	f7fe fc7f 	bl	8000e28 <HAL_GetTick>
 800252a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800252c:	e008      	b.n	8002540 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800252e:	f7fe fc7b 	bl	8000e28 <HAL_GetTick>
 8002532:	4602      	mov	r2, r0
 8002534:	693b      	ldr	r3, [r7, #16]
 8002536:	1ad3      	subs	r3, r2, r3
 8002538:	2b02      	cmp	r3, #2
 800253a:	d901      	bls.n	8002540 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 800253c:	2303      	movs	r3, #3
 800253e:	e0ae      	b.n	800269e <HAL_RCC_OscConfig+0x616>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002540:	4b2d      	ldr	r3, [pc, #180]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002548:	2b00      	cmp	r3, #0
 800254a:	d1f0      	bne.n	800252e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800254c:	4b2a      	ldr	r3, [pc, #168]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 800254e:	68da      	ldr	r2, [r3, #12]
 8002550:	4b2b      	ldr	r3, [pc, #172]	; (8002600 <HAL_RCC_OscConfig+0x578>)
 8002552:	4013      	ands	r3, r2
 8002554:	687a      	ldr	r2, [r7, #4]
 8002556:	6a11      	ldr	r1, [r2, #32]
 8002558:	687a      	ldr	r2, [r7, #4]
 800255a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800255c:	3a01      	subs	r2, #1
 800255e:	0112      	lsls	r2, r2, #4
 8002560:	4311      	orrs	r1, r2
 8002562:	687a      	ldr	r2, [r7, #4]
 8002564:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002566:	0212      	lsls	r2, r2, #8
 8002568:	4311      	orrs	r1, r2
 800256a:	687a      	ldr	r2, [r7, #4]
 800256c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800256e:	0852      	lsrs	r2, r2, #1
 8002570:	3a01      	subs	r2, #1
 8002572:	0552      	lsls	r2, r2, #21
 8002574:	4311      	orrs	r1, r2
 8002576:	687a      	ldr	r2, [r7, #4]
 8002578:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800257a:	0852      	lsrs	r2, r2, #1
 800257c:	3a01      	subs	r2, #1
 800257e:	0652      	lsls	r2, r2, #25
 8002580:	4311      	orrs	r1, r2
 8002582:	687a      	ldr	r2, [r7, #4]
 8002584:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002586:	06d2      	lsls	r2, r2, #27
 8002588:	430a      	orrs	r2, r1
 800258a:	491b      	ldr	r1, [pc, #108]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 800258c:	4313      	orrs	r3, r2
 800258e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002590:	4b19      	ldr	r3, [pc, #100]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a18      	ldr	r2, [pc, #96]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 8002596:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800259a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800259c:	4b16      	ldr	r3, [pc, #88]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 800259e:	68db      	ldr	r3, [r3, #12]
 80025a0:	4a15      	ldr	r2, [pc, #84]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 80025a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80025a6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025a8:	f7fe fc3e 	bl	8000e28 <HAL_GetTick>
 80025ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025ae:	e008      	b.n	80025c2 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025b0:	f7fe fc3a 	bl	8000e28 <HAL_GetTick>
 80025b4:	4602      	mov	r2, r0
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	1ad3      	subs	r3, r2, r3
 80025ba:	2b02      	cmp	r3, #2
 80025bc:	d901      	bls.n	80025c2 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 80025be:	2303      	movs	r3, #3
 80025c0:	e06d      	b.n	800269e <HAL_RCC_OscConfig+0x616>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025c2:	4b0d      	ldr	r3, [pc, #52]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d0f0      	beq.n	80025b0 <HAL_RCC_OscConfig+0x528>
 80025ce:	e065      	b.n	800269c <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025d0:	4b09      	ldr	r3, [pc, #36]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a08      	ldr	r2, [pc, #32]	; (80025f8 <HAL_RCC_OscConfig+0x570>)
 80025d6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80025da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025dc:	f7fe fc24 	bl	8000e28 <HAL_GetTick>
 80025e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025e2:	e00f      	b.n	8002604 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025e4:	f7fe fc20 	bl	8000e28 <HAL_GetTick>
 80025e8:	4602      	mov	r2, r0
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	2b02      	cmp	r3, #2
 80025f0:	d908      	bls.n	8002604 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 80025f2:	2303      	movs	r3, #3
 80025f4:	e053      	b.n	800269e <HAL_RCC_OscConfig+0x616>
 80025f6:	bf00      	nop
 80025f8:	40021000 	.word	0x40021000
 80025fc:	40007000 	.word	0x40007000
 8002600:	019f800c 	.word	0x019f800c
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002604:	4b28      	ldr	r3, [pc, #160]	; (80026a8 <HAL_RCC_OscConfig+0x620>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800260c:	2b00      	cmp	r3, #0
 800260e:	d1e9      	bne.n	80025e4 <HAL_RCC_OscConfig+0x55c>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002610:	4b25      	ldr	r3, [pc, #148]	; (80026a8 <HAL_RCC_OscConfig+0x620>)
 8002612:	68da      	ldr	r2, [r3, #12]
 8002614:	4924      	ldr	r1, [pc, #144]	; (80026a8 <HAL_RCC_OscConfig+0x620>)
 8002616:	4b25      	ldr	r3, [pc, #148]	; (80026ac <HAL_RCC_OscConfig+0x624>)
 8002618:	4013      	ands	r3, r2
 800261a:	60cb      	str	r3, [r1, #12]
 800261c:	e03e      	b.n	800269c <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	69db      	ldr	r3, [r3, #28]
 8002622:	2b01      	cmp	r3, #1
 8002624:	d101      	bne.n	800262a <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	e039      	b.n	800269e <HAL_RCC_OscConfig+0x616>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800262a:	4b1f      	ldr	r3, [pc, #124]	; (80026a8 <HAL_RCC_OscConfig+0x620>)
 800262c:	68db      	ldr	r3, [r3, #12]
 800262e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	f003 0203 	and.w	r2, r3, #3
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6a1b      	ldr	r3, [r3, #32]
 800263a:	429a      	cmp	r2, r3
 800263c:	d12c      	bne.n	8002698 <HAL_RCC_OscConfig+0x610>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002648:	3b01      	subs	r3, #1
 800264a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800264c:	429a      	cmp	r2, r3
 800264e:	d123      	bne.n	8002698 <HAL_RCC_OscConfig+0x610>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800265a:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800265c:	429a      	cmp	r2, r3
 800265e:	d11b      	bne.n	8002698 <HAL_RCC_OscConfig+0x610>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800266a:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800266c:	429a      	cmp	r2, r3
 800266e:	d113      	bne.n	8002698 <HAL_RCC_OscConfig+0x610>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800267a:	085b      	lsrs	r3, r3, #1
 800267c:	3b01      	subs	r3, #1
 800267e:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002680:	429a      	cmp	r2, r3
 8002682:	d109      	bne.n	8002698 <HAL_RCC_OscConfig+0x610>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800268e:	085b      	lsrs	r3, r3, #1
 8002690:	3b01      	subs	r3, #1
 8002692:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002694:	429a      	cmp	r2, r3
 8002696:	d001      	beq.n	800269c <HAL_RCC_OscConfig+0x614>
      {
        return HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	e000      	b.n	800269e <HAL_RCC_OscConfig+0x616>
      }
    }
  }
  }

  return HAL_OK;
 800269c:	2300      	movs	r3, #0
}
 800269e:	4618      	mov	r0, r3
 80026a0:	3720      	adds	r7, #32
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	40021000 	.word	0x40021000
 80026ac:	feeefffc 	.word	0xfeeefffc

080026b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b086      	sub	sp, #24
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
 80026b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80026ba:	2300      	movs	r3, #0
 80026bc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d101      	bne.n	80026c8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80026c4:	2301      	movs	r3, #1
 80026c6:	e11e      	b.n	8002906 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80026c8:	4b91      	ldr	r3, [pc, #580]	; (8002910 <HAL_RCC_ClockConfig+0x260>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 030f 	and.w	r3, r3, #15
 80026d0:	683a      	ldr	r2, [r7, #0]
 80026d2:	429a      	cmp	r2, r3
 80026d4:	d910      	bls.n	80026f8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026d6:	4b8e      	ldr	r3, [pc, #568]	; (8002910 <HAL_RCC_ClockConfig+0x260>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f023 020f 	bic.w	r2, r3, #15
 80026de:	498c      	ldr	r1, [pc, #560]	; (8002910 <HAL_RCC_ClockConfig+0x260>)
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	4313      	orrs	r3, r2
 80026e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026e6:	4b8a      	ldr	r3, [pc, #552]	; (8002910 <HAL_RCC_ClockConfig+0x260>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f003 030f 	and.w	r3, r3, #15
 80026ee:	683a      	ldr	r2, [r7, #0]
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d001      	beq.n	80026f8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80026f4:	2301      	movs	r3, #1
 80026f6:	e106      	b.n	8002906 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f003 0301 	and.w	r3, r3, #1
 8002700:	2b00      	cmp	r3, #0
 8002702:	d073      	beq.n	80027ec <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	2b03      	cmp	r3, #3
 800270a:	d129      	bne.n	8002760 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800270c:	4b81      	ldr	r3, [pc, #516]	; (8002914 <HAL_RCC_ClockConfig+0x264>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002714:	2b00      	cmp	r3, #0
 8002716:	d101      	bne.n	800271c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002718:	2301      	movs	r3, #1
 800271a:	e0f4      	b.n	8002906 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800271c:	f000 f99e 	bl	8002a5c <RCC_GetSysClockFreqFromPLLSource>
 8002720:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	4a7c      	ldr	r2, [pc, #496]	; (8002918 <HAL_RCC_ClockConfig+0x268>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d93f      	bls.n	80027aa <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800272a:	4b7a      	ldr	r3, [pc, #488]	; (8002914 <HAL_RCC_ClockConfig+0x264>)
 800272c:	689b      	ldr	r3, [r3, #8]
 800272e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002732:	2b00      	cmp	r3, #0
 8002734:	d009      	beq.n	800274a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800273e:	2b00      	cmp	r3, #0
 8002740:	d033      	beq.n	80027aa <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002746:	2b00      	cmp	r3, #0
 8002748:	d12f      	bne.n	80027aa <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800274a:	4b72      	ldr	r3, [pc, #456]	; (8002914 <HAL_RCC_ClockConfig+0x264>)
 800274c:	689b      	ldr	r3, [r3, #8]
 800274e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002752:	4a70      	ldr	r2, [pc, #448]	; (8002914 <HAL_RCC_ClockConfig+0x264>)
 8002754:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002758:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800275a:	2380      	movs	r3, #128	; 0x80
 800275c:	617b      	str	r3, [r7, #20]
 800275e:	e024      	b.n	80027aa <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	2b02      	cmp	r3, #2
 8002766:	d107      	bne.n	8002778 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002768:	4b6a      	ldr	r3, [pc, #424]	; (8002914 <HAL_RCC_ClockConfig+0x264>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002770:	2b00      	cmp	r3, #0
 8002772:	d109      	bne.n	8002788 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002774:	2301      	movs	r3, #1
 8002776:	e0c6      	b.n	8002906 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002778:	4b66      	ldr	r3, [pc, #408]	; (8002914 <HAL_RCC_ClockConfig+0x264>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002780:	2b00      	cmp	r3, #0
 8002782:	d101      	bne.n	8002788 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002784:	2301      	movs	r3, #1
 8002786:	e0be      	b.n	8002906 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002788:	f000 f8ce 	bl	8002928 <HAL_RCC_GetSysClockFreq>
 800278c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800278e:	693b      	ldr	r3, [r7, #16]
 8002790:	4a61      	ldr	r2, [pc, #388]	; (8002918 <HAL_RCC_ClockConfig+0x268>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d909      	bls.n	80027aa <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002796:	4b5f      	ldr	r3, [pc, #380]	; (8002914 <HAL_RCC_ClockConfig+0x264>)
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800279e:	4a5d      	ldr	r2, [pc, #372]	; (8002914 <HAL_RCC_ClockConfig+0x264>)
 80027a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027a4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80027a6:	2380      	movs	r3, #128	; 0x80
 80027a8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80027aa:	4b5a      	ldr	r3, [pc, #360]	; (8002914 <HAL_RCC_ClockConfig+0x264>)
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	f023 0203 	bic.w	r2, r3, #3
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	4957      	ldr	r1, [pc, #348]	; (8002914 <HAL_RCC_ClockConfig+0x264>)
 80027b8:	4313      	orrs	r3, r2
 80027ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027bc:	f7fe fb34 	bl	8000e28 <HAL_GetTick>
 80027c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027c2:	e00a      	b.n	80027da <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027c4:	f7fe fb30 	bl	8000e28 <HAL_GetTick>
 80027c8:	4602      	mov	r2, r0
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d901      	bls.n	80027da <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80027d6:	2303      	movs	r3, #3
 80027d8:	e095      	b.n	8002906 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027da:	4b4e      	ldr	r3, [pc, #312]	; (8002914 <HAL_RCC_ClockConfig+0x264>)
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	f003 020c 	and.w	r2, r3, #12
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	429a      	cmp	r2, r3
 80027ea:	d1eb      	bne.n	80027c4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f003 0302 	and.w	r3, r3, #2
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d023      	beq.n	8002840 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f003 0304 	and.w	r3, r3, #4
 8002800:	2b00      	cmp	r3, #0
 8002802:	d005      	beq.n	8002810 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002804:	4b43      	ldr	r3, [pc, #268]	; (8002914 <HAL_RCC_ClockConfig+0x264>)
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	4a42      	ldr	r2, [pc, #264]	; (8002914 <HAL_RCC_ClockConfig+0x264>)
 800280a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800280e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f003 0308 	and.w	r3, r3, #8
 8002818:	2b00      	cmp	r3, #0
 800281a:	d007      	beq.n	800282c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800281c:	4b3d      	ldr	r3, [pc, #244]	; (8002914 <HAL_RCC_ClockConfig+0x264>)
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002824:	4a3b      	ldr	r2, [pc, #236]	; (8002914 <HAL_RCC_ClockConfig+0x264>)
 8002826:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800282a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800282c:	4b39      	ldr	r3, [pc, #228]	; (8002914 <HAL_RCC_ClockConfig+0x264>)
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	689b      	ldr	r3, [r3, #8]
 8002838:	4936      	ldr	r1, [pc, #216]	; (8002914 <HAL_RCC_ClockConfig+0x264>)
 800283a:	4313      	orrs	r3, r2
 800283c:	608b      	str	r3, [r1, #8]
 800283e:	e008      	b.n	8002852 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	2b80      	cmp	r3, #128	; 0x80
 8002844:	d105      	bne.n	8002852 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002846:	4b33      	ldr	r3, [pc, #204]	; (8002914 <HAL_RCC_ClockConfig+0x264>)
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	4a32      	ldr	r2, [pc, #200]	; (8002914 <HAL_RCC_ClockConfig+0x264>)
 800284c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002850:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002852:	4b2f      	ldr	r3, [pc, #188]	; (8002910 <HAL_RCC_ClockConfig+0x260>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f003 030f 	and.w	r3, r3, #15
 800285a:	683a      	ldr	r2, [r7, #0]
 800285c:	429a      	cmp	r2, r3
 800285e:	d21d      	bcs.n	800289c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002860:	4b2b      	ldr	r3, [pc, #172]	; (8002910 <HAL_RCC_ClockConfig+0x260>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f023 020f 	bic.w	r2, r3, #15
 8002868:	4929      	ldr	r1, [pc, #164]	; (8002910 <HAL_RCC_ClockConfig+0x260>)
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	4313      	orrs	r3, r2
 800286e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002870:	f7fe fada 	bl	8000e28 <HAL_GetTick>
 8002874:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002876:	e00a      	b.n	800288e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002878:	f7fe fad6 	bl	8000e28 <HAL_GetTick>
 800287c:	4602      	mov	r2, r0
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	1ad3      	subs	r3, r2, r3
 8002882:	f241 3288 	movw	r2, #5000	; 0x1388
 8002886:	4293      	cmp	r3, r2
 8002888:	d901      	bls.n	800288e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800288a:	2303      	movs	r3, #3
 800288c:	e03b      	b.n	8002906 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800288e:	4b20      	ldr	r3, [pc, #128]	; (8002910 <HAL_RCC_ClockConfig+0x260>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f003 030f 	and.w	r3, r3, #15
 8002896:	683a      	ldr	r2, [r7, #0]
 8002898:	429a      	cmp	r2, r3
 800289a:	d1ed      	bne.n	8002878 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f003 0304 	and.w	r3, r3, #4
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d008      	beq.n	80028ba <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028a8:	4b1a      	ldr	r3, [pc, #104]	; (8002914 <HAL_RCC_ClockConfig+0x264>)
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	68db      	ldr	r3, [r3, #12]
 80028b4:	4917      	ldr	r1, [pc, #92]	; (8002914 <HAL_RCC_ClockConfig+0x264>)
 80028b6:	4313      	orrs	r3, r2
 80028b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 0308 	and.w	r3, r3, #8
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d009      	beq.n	80028da <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80028c6:	4b13      	ldr	r3, [pc, #76]	; (8002914 <HAL_RCC_ClockConfig+0x264>)
 80028c8:	689b      	ldr	r3, [r3, #8]
 80028ca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	691b      	ldr	r3, [r3, #16]
 80028d2:	00db      	lsls	r3, r3, #3
 80028d4:	490f      	ldr	r1, [pc, #60]	; (8002914 <HAL_RCC_ClockConfig+0x264>)
 80028d6:	4313      	orrs	r3, r2
 80028d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80028da:	f000 f825 	bl	8002928 <HAL_RCC_GetSysClockFreq>
 80028de:	4602      	mov	r2, r0
 80028e0:	4b0c      	ldr	r3, [pc, #48]	; (8002914 <HAL_RCC_ClockConfig+0x264>)
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	091b      	lsrs	r3, r3, #4
 80028e6:	f003 030f 	and.w	r3, r3, #15
 80028ea:	490c      	ldr	r1, [pc, #48]	; (800291c <HAL_RCC_ClockConfig+0x26c>)
 80028ec:	5ccb      	ldrb	r3, [r1, r3]
 80028ee:	f003 031f 	and.w	r3, r3, #31
 80028f2:	fa22 f303 	lsr.w	r3, r2, r3
 80028f6:	4a0a      	ldr	r2, [pc, #40]	; (8002920 <HAL_RCC_ClockConfig+0x270>)
 80028f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80028fa:	4b0a      	ldr	r3, [pc, #40]	; (8002924 <HAL_RCC_ClockConfig+0x274>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4618      	mov	r0, r3
 8002900:	f7fe fa46 	bl	8000d90 <HAL_InitTick>
 8002904:	4603      	mov	r3, r0
}
 8002906:	4618      	mov	r0, r3
 8002908:	3718      	adds	r7, #24
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	40022000 	.word	0x40022000
 8002914:	40021000 	.word	0x40021000
 8002918:	04c4b400 	.word	0x04c4b400
 800291c:	08004b9c 	.word	0x08004b9c
 8002920:	20000000 	.word	0x20000000
 8002924:	20000004 	.word	0x20000004

08002928 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002928:	b480      	push	{r7}
 800292a:	b087      	sub	sp, #28
 800292c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800292e:	4b2c      	ldr	r3, [pc, #176]	; (80029e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	f003 030c 	and.w	r3, r3, #12
 8002936:	2b04      	cmp	r3, #4
 8002938:	d102      	bne.n	8002940 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800293a:	4b2a      	ldr	r3, [pc, #168]	; (80029e4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800293c:	613b      	str	r3, [r7, #16]
 800293e:	e047      	b.n	80029d0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002940:	4b27      	ldr	r3, [pc, #156]	; (80029e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	f003 030c 	and.w	r3, r3, #12
 8002948:	2b08      	cmp	r3, #8
 800294a:	d102      	bne.n	8002952 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800294c:	4b26      	ldr	r3, [pc, #152]	; (80029e8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800294e:	613b      	str	r3, [r7, #16]
 8002950:	e03e      	b.n	80029d0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002952:	4b23      	ldr	r3, [pc, #140]	; (80029e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002954:	689b      	ldr	r3, [r3, #8]
 8002956:	f003 030c 	and.w	r3, r3, #12
 800295a:	2b0c      	cmp	r3, #12
 800295c:	d136      	bne.n	80029cc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800295e:	4b20      	ldr	r3, [pc, #128]	; (80029e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002960:	68db      	ldr	r3, [r3, #12]
 8002962:	f003 0303 	and.w	r3, r3, #3
 8002966:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002968:	4b1d      	ldr	r3, [pc, #116]	; (80029e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800296a:	68db      	ldr	r3, [r3, #12]
 800296c:	091b      	lsrs	r3, r3, #4
 800296e:	f003 030f 	and.w	r3, r3, #15
 8002972:	3301      	adds	r3, #1
 8002974:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	2b03      	cmp	r3, #3
 800297a:	d10c      	bne.n	8002996 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800297c:	4a1a      	ldr	r2, [pc, #104]	; (80029e8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	fbb2 f3f3 	udiv	r3, r2, r3
 8002984:	4a16      	ldr	r2, [pc, #88]	; (80029e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002986:	68d2      	ldr	r2, [r2, #12]
 8002988:	0a12      	lsrs	r2, r2, #8
 800298a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800298e:	fb02 f303 	mul.w	r3, r2, r3
 8002992:	617b      	str	r3, [r7, #20]
      break;
 8002994:	e00c      	b.n	80029b0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002996:	4a13      	ldr	r2, [pc, #76]	; (80029e4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	fbb2 f3f3 	udiv	r3, r2, r3
 800299e:	4a10      	ldr	r2, [pc, #64]	; (80029e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80029a0:	68d2      	ldr	r2, [r2, #12]
 80029a2:	0a12      	lsrs	r2, r2, #8
 80029a4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80029a8:	fb02 f303 	mul.w	r3, r2, r3
 80029ac:	617b      	str	r3, [r7, #20]
      break;
 80029ae:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80029b0:	4b0b      	ldr	r3, [pc, #44]	; (80029e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80029b2:	68db      	ldr	r3, [r3, #12]
 80029b4:	0e5b      	lsrs	r3, r3, #25
 80029b6:	f003 0303 	and.w	r3, r3, #3
 80029ba:	3301      	adds	r3, #1
 80029bc:	005b      	lsls	r3, r3, #1
 80029be:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80029c0:	697a      	ldr	r2, [r7, #20]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80029c8:	613b      	str	r3, [r7, #16]
 80029ca:	e001      	b.n	80029d0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80029cc:	2300      	movs	r3, #0
 80029ce:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80029d0:	693b      	ldr	r3, [r7, #16]
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	371c      	adds	r7, #28
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr
 80029de:	bf00      	nop
 80029e0:	40021000 	.word	0x40021000
 80029e4:	00f42400 	.word	0x00f42400
 80029e8:	007a1200 	.word	0x007a1200

080029ec <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029ec:	b480      	push	{r7}
 80029ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029f0:	4b03      	ldr	r3, [pc, #12]	; (8002a00 <HAL_RCC_GetHCLKFreq+0x14>)
 80029f2:	681b      	ldr	r3, [r3, #0]
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr
 80029fe:	bf00      	nop
 8002a00:	20000000 	.word	0x20000000

08002a04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002a08:	f7ff fff0 	bl	80029ec <HAL_RCC_GetHCLKFreq>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	4b06      	ldr	r3, [pc, #24]	; (8002a28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a10:	689b      	ldr	r3, [r3, #8]
 8002a12:	0a1b      	lsrs	r3, r3, #8
 8002a14:	f003 0307 	and.w	r3, r3, #7
 8002a18:	4904      	ldr	r1, [pc, #16]	; (8002a2c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002a1a:	5ccb      	ldrb	r3, [r1, r3]
 8002a1c:	f003 031f 	and.w	r3, r3, #31
 8002a20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	bd80      	pop	{r7, pc}
 8002a28:	40021000 	.word	0x40021000
 8002a2c:	08004bac 	.word	0x08004bac

08002a30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002a34:	f7ff ffda 	bl	80029ec <HAL_RCC_GetHCLKFreq>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	4b06      	ldr	r3, [pc, #24]	; (8002a54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a3c:	689b      	ldr	r3, [r3, #8]
 8002a3e:	0adb      	lsrs	r3, r3, #11
 8002a40:	f003 0307 	and.w	r3, r3, #7
 8002a44:	4904      	ldr	r1, [pc, #16]	; (8002a58 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002a46:	5ccb      	ldrb	r3, [r1, r3]
 8002a48:	f003 031f 	and.w	r3, r3, #31
 8002a4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	40021000 	.word	0x40021000
 8002a58:	08004bac 	.word	0x08004bac

08002a5c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b087      	sub	sp, #28
 8002a60:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002a62:	4b1e      	ldr	r3, [pc, #120]	; (8002adc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002a64:	68db      	ldr	r3, [r3, #12]
 8002a66:	f003 0303 	and.w	r3, r3, #3
 8002a6a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002a6c:	4b1b      	ldr	r3, [pc, #108]	; (8002adc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002a6e:	68db      	ldr	r3, [r3, #12]
 8002a70:	091b      	lsrs	r3, r3, #4
 8002a72:	f003 030f 	and.w	r3, r3, #15
 8002a76:	3301      	adds	r3, #1
 8002a78:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	2b03      	cmp	r3, #3
 8002a7e:	d10c      	bne.n	8002a9a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002a80:	4a17      	ldr	r2, [pc, #92]	; (8002ae0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a88:	4a14      	ldr	r2, [pc, #80]	; (8002adc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002a8a:	68d2      	ldr	r2, [r2, #12]
 8002a8c:	0a12      	lsrs	r2, r2, #8
 8002a8e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002a92:	fb02 f303 	mul.w	r3, r2, r3
 8002a96:	617b      	str	r3, [r7, #20]
    break;
 8002a98:	e00c      	b.n	8002ab4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002a9a:	4a12      	ldr	r2, [pc, #72]	; (8002ae4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aa2:	4a0e      	ldr	r2, [pc, #56]	; (8002adc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002aa4:	68d2      	ldr	r2, [r2, #12]
 8002aa6:	0a12      	lsrs	r2, r2, #8
 8002aa8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002aac:	fb02 f303 	mul.w	r3, r2, r3
 8002ab0:	617b      	str	r3, [r7, #20]
    break;
 8002ab2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002ab4:	4b09      	ldr	r3, [pc, #36]	; (8002adc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	0e5b      	lsrs	r3, r3, #25
 8002aba:	f003 0303 	and.w	r3, r3, #3
 8002abe:	3301      	adds	r3, #1
 8002ac0:	005b      	lsls	r3, r3, #1
 8002ac2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002ac4:	697a      	ldr	r2, [r7, #20]
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002acc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002ace:	687b      	ldr	r3, [r7, #4]
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	371c      	adds	r7, #28
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr
 8002adc:	40021000 	.word	0x40021000
 8002ae0:	007a1200 	.word	0x007a1200
 8002ae4:	00f42400 	.word	0x00f42400

08002ae8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b086      	sub	sp, #24
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002af0:	2300      	movs	r3, #0
 8002af2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002af4:	2300      	movs	r3, #0
 8002af6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	f000 8098 	beq.w	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b06:	2300      	movs	r3, #0
 8002b08:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b0a:	4b43      	ldr	r3, [pc, #268]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d10d      	bne.n	8002b32 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b16:	4b40      	ldr	r3, [pc, #256]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b1a:	4a3f      	ldr	r2, [pc, #252]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b20:	6593      	str	r3, [r2, #88]	; 0x58
 8002b22:	4b3d      	ldr	r3, [pc, #244]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b2a:	60bb      	str	r3, [r7, #8]
 8002b2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b32:	4b3a      	ldr	r3, [pc, #232]	; (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a39      	ldr	r2, [pc, #228]	; (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002b38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b3c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002b3e:	f7fe f973 	bl	8000e28 <HAL_GetTick>
 8002b42:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002b44:	e009      	b.n	8002b5a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b46:	f7fe f96f 	bl	8000e28 <HAL_GetTick>
 8002b4a:	4602      	mov	r2, r0
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	1ad3      	subs	r3, r2, r3
 8002b50:	2b02      	cmp	r3, #2
 8002b52:	d902      	bls.n	8002b5a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002b54:	2303      	movs	r3, #3
 8002b56:	74fb      	strb	r3, [r7, #19]
        break;
 8002b58:	e005      	b.n	8002b66 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002b5a:	4b30      	ldr	r3, [pc, #192]	; (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d0ef      	beq.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002b66:	7cfb      	ldrb	r3, [r7, #19]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d159      	bne.n	8002c20 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002b6c:	4b2a      	ldr	r3, [pc, #168]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b76:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002b78:	697b      	ldr	r3, [r7, #20]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d01e      	beq.n	8002bbc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b82:	697a      	ldr	r2, [r7, #20]
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d019      	beq.n	8002bbc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002b88:	4b23      	ldr	r3, [pc, #140]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b92:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002b94:	4b20      	ldr	r3, [pc, #128]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b9a:	4a1f      	ldr	r2, [pc, #124]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ba0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002ba4:	4b1c      	ldr	r3, [pc, #112]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002baa:	4a1b      	ldr	r2, [pc, #108]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002bac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bb0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002bb4:	4a18      	ldr	r2, [pc, #96]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	f003 0301 	and.w	r3, r3, #1
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d016      	beq.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bc6:	f7fe f92f 	bl	8000e28 <HAL_GetTick>
 8002bca:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002bcc:	e00b      	b.n	8002be6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bce:	f7fe f92b 	bl	8000e28 <HAL_GetTick>
 8002bd2:	4602      	mov	r2, r0
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	1ad3      	subs	r3, r2, r3
 8002bd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d902      	bls.n	8002be6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002be0:	2303      	movs	r3, #3
 8002be2:	74fb      	strb	r3, [r7, #19]
            break;
 8002be4:	e006      	b.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002be6:	4b0c      	ldr	r3, [pc, #48]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002be8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bec:	f003 0302 	and.w	r3, r3, #2
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d0ec      	beq.n	8002bce <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002bf4:	7cfb      	ldrb	r3, [r7, #19]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d10b      	bne.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002bfa:	4b07      	ldr	r3, [pc, #28]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002bfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c00:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c08:	4903      	ldr	r1, [pc, #12]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002c10:	e008      	b.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002c12:	7cfb      	ldrb	r3, [r7, #19]
 8002c14:	74bb      	strb	r3, [r7, #18]
 8002c16:	e005      	b.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002c18:	40021000 	.word	0x40021000
 8002c1c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c20:	7cfb      	ldrb	r3, [r7, #19]
 8002c22:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c24:	7c7b      	ldrb	r3, [r7, #17]
 8002c26:	2b01      	cmp	r3, #1
 8002c28:	d105      	bne.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c2a:	4ba6      	ldr	r3, [pc, #664]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c2e:	4aa5      	ldr	r2, [pc, #660]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c30:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c34:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f003 0301 	and.w	r3, r3, #1
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d00a      	beq.n	8002c58 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002c42:	4ba0      	ldr	r3, [pc, #640]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c48:	f023 0203 	bic.w	r2, r3, #3
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	499c      	ldr	r1, [pc, #624]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c52:	4313      	orrs	r3, r2
 8002c54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 0302 	and.w	r3, r3, #2
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d00a      	beq.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002c64:	4b97      	ldr	r3, [pc, #604]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c6a:	f023 020c 	bic.w	r2, r3, #12
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	4994      	ldr	r1, [pc, #592]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c74:	4313      	orrs	r3, r2
 8002c76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 0304 	and.w	r3, r3, #4
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d00a      	beq.n	8002c9c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002c86:	4b8f      	ldr	r3, [pc, #572]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c8c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	68db      	ldr	r3, [r3, #12]
 8002c94:	498b      	ldr	r1, [pc, #556]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c96:	4313      	orrs	r3, r2
 8002c98:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f003 0308 	and.w	r3, r3, #8
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d00a      	beq.n	8002cbe <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002ca8:	4b86      	ldr	r3, [pc, #536]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002caa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cae:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	691b      	ldr	r3, [r3, #16]
 8002cb6:	4983      	ldr	r1, [pc, #524]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 0320 	and.w	r3, r3, #32
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d00a      	beq.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002cca:	4b7e      	ldr	r3, [pc, #504]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ccc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cd0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	695b      	ldr	r3, [r3, #20]
 8002cd8:	497a      	ldr	r1, [pc, #488]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d00a      	beq.n	8002d02 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002cec:	4b75      	ldr	r3, [pc, #468]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002cee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cf2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	699b      	ldr	r3, [r3, #24]
 8002cfa:	4972      	ldr	r1, [pc, #456]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d00a      	beq.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002d0e:	4b6d      	ldr	r3, [pc, #436]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d14:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	69db      	ldr	r3, [r3, #28]
 8002d1c:	4969      	ldr	r1, [pc, #420]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d00a      	beq.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002d30:	4b64      	ldr	r3, [pc, #400]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d36:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6a1b      	ldr	r3, [r3, #32]
 8002d3e:	4961      	ldr	r1, [pc, #388]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d40:	4313      	orrs	r3, r2
 8002d42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d00a      	beq.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002d52:	4b5c      	ldr	r3, [pc, #368]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d58:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d60:	4958      	ldr	r1, [pc, #352]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d62:	4313      	orrs	r3, r2
 8002d64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d015      	beq.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002d74:	4b53      	ldr	r3, [pc, #332]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d7a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d82:	4950      	ldr	r1, [pc, #320]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d84:	4313      	orrs	r3, r2
 8002d86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d8e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002d92:	d105      	bne.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d94:	4b4b      	ldr	r3, [pc, #300]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d96:	68db      	ldr	r3, [r3, #12]
 8002d98:	4a4a      	ldr	r2, [pc, #296]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d9a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002d9e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d015      	beq.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002dac:	4b45      	ldr	r3, [pc, #276]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002dae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002db2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dba:	4942      	ldr	r1, [pc, #264]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dc6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002dca:	d105      	bne.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002dcc:	4b3d      	ldr	r3, [pc, #244]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	4a3c      	ldr	r2, [pc, #240]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002dd2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002dd6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d015      	beq.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002de4:	4b37      	ldr	r3, [pc, #220]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dea:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002df2:	4934      	ldr	r1, [pc, #208]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002df4:	4313      	orrs	r3, r2
 8002df6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dfe:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e02:	d105      	bne.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e04:	4b2f      	ldr	r3, [pc, #188]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e06:	68db      	ldr	r3, [r3, #12]
 8002e08:	4a2e      	ldr	r2, [pc, #184]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e0a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002e0e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d015      	beq.n	8002e48 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002e1c:	4b29      	ldr	r3, [pc, #164]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e22:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e2a:	4926      	ldr	r1, [pc, #152]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e36:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002e3a:	d105      	bne.n	8002e48 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e3c:	4b21      	ldr	r3, [pc, #132]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e3e:	68db      	ldr	r3, [r3, #12]
 8002e40:	4a20      	ldr	r2, [pc, #128]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e42:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002e46:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d015      	beq.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002e54:	4b1b      	ldr	r3, [pc, #108]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e5a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e62:	4918      	ldr	r1, [pc, #96]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e64:	4313      	orrs	r3, r2
 8002e66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e6e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002e72:	d105      	bne.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e74:	4b13      	ldr	r3, [pc, #76]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	4a12      	ldr	r2, [pc, #72]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e7a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002e7e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d015      	beq.n	8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002e8c:	4b0d      	ldr	r3, [pc, #52]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e92:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e9a:	490a      	ldr	r1, [pc, #40]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ea6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002eaa:	d105      	bne.n	8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002eac:	4b05      	ldr	r3, [pc, #20]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002eae:	68db      	ldr	r3, [r3, #12]
 8002eb0:	4a04      	ldr	r2, [pc, #16]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002eb2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002eb6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002eb8:	7cbb      	ldrb	r3, [r7, #18]
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3718      	adds	r7, #24
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	40021000 	.word	0x40021000

08002ec8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b082      	sub	sp, #8
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d101      	bne.n	8002eda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e042      	b.n	8002f60 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d106      	bne.n	8002ef2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002eec:	6878      	ldr	r0, [r7, #4]
 8002eee:	f7fd fdb1 	bl	8000a54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2224      	movs	r2, #36	; 0x24
 8002ef6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f022 0201 	bic.w	r2, r2, #1
 8002f08:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d002      	beq.n	8002f18 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002f12:	6878      	ldr	r0, [r7, #4]
 8002f14:	f000 fb52 	bl	80035bc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002f18:	6878      	ldr	r0, [r7, #4]
 8002f1a:	f000 f8b3 	bl	8003084 <UART_SetConfig>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	2b01      	cmp	r3, #1
 8002f22:	d101      	bne.n	8002f28 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e01b      	b.n	8002f60 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	685a      	ldr	r2, [r3, #4]
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002f36:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	689a      	ldr	r2, [r3, #8]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002f46:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	681a      	ldr	r2, [r3, #0]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f042 0201 	orr.w	r2, r2, #1
 8002f56:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002f58:	6878      	ldr	r0, [r7, #4]
 8002f5a:	f000 fbd1 	bl	8003700 <UART_CheckIdleState>
 8002f5e:	4603      	mov	r3, r0
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	3708      	adds	r7, #8
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}

08002f68 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b08a      	sub	sp, #40	; 0x28
 8002f6c:	af02      	add	r7, sp, #8
 8002f6e:	60f8      	str	r0, [r7, #12]
 8002f70:	60b9      	str	r1, [r7, #8]
 8002f72:	603b      	str	r3, [r7, #0]
 8002f74:	4613      	mov	r3, r2
 8002f76:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f7e:	2b20      	cmp	r3, #32
 8002f80:	d17b      	bne.n	800307a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d002      	beq.n	8002f8e <HAL_UART_Transmit+0x26>
 8002f88:	88fb      	ldrh	r3, [r7, #6]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d101      	bne.n	8002f92 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	e074      	b.n	800307c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2200      	movs	r2, #0
 8002f96:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	2221      	movs	r2, #33	; 0x21
 8002f9e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002fa2:	f7fd ff41 	bl	8000e28 <HAL_GetTick>
 8002fa6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	88fa      	ldrh	r2, [r7, #6]
 8002fac:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	88fa      	ldrh	r2, [r7, #6]
 8002fb4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fc0:	d108      	bne.n	8002fd4 <HAL_UART_Transmit+0x6c>
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	691b      	ldr	r3, [r3, #16]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d104      	bne.n	8002fd4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	61bb      	str	r3, [r7, #24]
 8002fd2:	e003      	b.n	8002fdc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002fdc:	e030      	b.n	8003040 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	9300      	str	r3, [sp, #0]
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	2180      	movs	r1, #128	; 0x80
 8002fe8:	68f8      	ldr	r0, [r7, #12]
 8002fea:	f000 fc33 	bl	8003854 <UART_WaitOnFlagUntilTimeout>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d005      	beq.n	8003000 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2220      	movs	r2, #32
 8002ff8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8002ffc:	2303      	movs	r3, #3
 8002ffe:	e03d      	b.n	800307c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8003000:	69fb      	ldr	r3, [r7, #28]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d10b      	bne.n	800301e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003006:	69bb      	ldr	r3, [r7, #24]
 8003008:	881b      	ldrh	r3, [r3, #0]
 800300a:	461a      	mov	r2, r3
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003014:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003016:	69bb      	ldr	r3, [r7, #24]
 8003018:	3302      	adds	r3, #2
 800301a:	61bb      	str	r3, [r7, #24]
 800301c:	e007      	b.n	800302e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800301e:	69fb      	ldr	r3, [r7, #28]
 8003020:	781a      	ldrb	r2, [r3, #0]
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003028:	69fb      	ldr	r3, [r7, #28]
 800302a:	3301      	adds	r3, #1
 800302c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8003034:	b29b      	uxth	r3, r3
 8003036:	3b01      	subs	r3, #1
 8003038:	b29a      	uxth	r2, r3
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8003046:	b29b      	uxth	r3, r3
 8003048:	2b00      	cmp	r3, #0
 800304a:	d1c8      	bne.n	8002fde <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	9300      	str	r3, [sp, #0]
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	2200      	movs	r2, #0
 8003054:	2140      	movs	r1, #64	; 0x40
 8003056:	68f8      	ldr	r0, [r7, #12]
 8003058:	f000 fbfc 	bl	8003854 <UART_WaitOnFlagUntilTimeout>
 800305c:	4603      	mov	r3, r0
 800305e:	2b00      	cmp	r3, #0
 8003060:	d005      	beq.n	800306e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2220      	movs	r2, #32
 8003066:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 800306a:	2303      	movs	r3, #3
 800306c:	e006      	b.n	800307c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2220      	movs	r2, #32
 8003072:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8003076:	2300      	movs	r3, #0
 8003078:	e000      	b.n	800307c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800307a:	2302      	movs	r3, #2
  }
}
 800307c:	4618      	mov	r0, r3
 800307e:	3720      	adds	r7, #32
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}

08003084 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003084:	b5b0      	push	{r4, r5, r7, lr}
 8003086:	b088      	sub	sp, #32
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800308c:	2300      	movs	r3, #0
 800308e:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	689a      	ldr	r2, [r3, #8]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	691b      	ldr	r3, [r3, #16]
 8003098:	431a      	orrs	r2, r3
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	695b      	ldr	r3, [r3, #20]
 800309e:	431a      	orrs	r2, r3
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	69db      	ldr	r3, [r3, #28]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	4baf      	ldr	r3, [pc, #700]	; (800336c <UART_SetConfig+0x2e8>)
 80030b0:	4013      	ands	r3, r2
 80030b2:	687a      	ldr	r2, [r7, #4]
 80030b4:	6812      	ldr	r2, [r2, #0]
 80030b6:	69f9      	ldr	r1, [r7, #28]
 80030b8:	430b      	orrs	r3, r1
 80030ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	68da      	ldr	r2, [r3, #12]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	430a      	orrs	r2, r1
 80030d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	699b      	ldr	r3, [r3, #24]
 80030d6:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4aa4      	ldr	r2, [pc, #656]	; (8003370 <UART_SetConfig+0x2ec>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d004      	beq.n	80030ec <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6a1b      	ldr	r3, [r3, #32]
 80030e6:	69fa      	ldr	r2, [r7, #28]
 80030e8:	4313      	orrs	r3, r2
 80030ea:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80030f6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80030fa:	687a      	ldr	r2, [r7, #4]
 80030fc:	6812      	ldr	r2, [r2, #0]
 80030fe:	69f9      	ldr	r1, [r7, #28]
 8003100:	430b      	orrs	r3, r1
 8003102:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800310a:	f023 010f 	bic.w	r1, r3, #15
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	430a      	orrs	r2, r1
 8003118:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a95      	ldr	r2, [pc, #596]	; (8003374 <UART_SetConfig+0x2f0>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d120      	bne.n	8003166 <UART_SetConfig+0xe2>
 8003124:	4b94      	ldr	r3, [pc, #592]	; (8003378 <UART_SetConfig+0x2f4>)
 8003126:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800312a:	f003 0303 	and.w	r3, r3, #3
 800312e:	2b03      	cmp	r3, #3
 8003130:	d816      	bhi.n	8003160 <UART_SetConfig+0xdc>
 8003132:	a201      	add	r2, pc, #4	; (adr r2, 8003138 <UART_SetConfig+0xb4>)
 8003134:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003138:	08003149 	.word	0x08003149
 800313c:	08003155 	.word	0x08003155
 8003140:	0800314f 	.word	0x0800314f
 8003144:	0800315b 	.word	0x0800315b
 8003148:	2301      	movs	r3, #1
 800314a:	76fb      	strb	r3, [r7, #27]
 800314c:	e0bc      	b.n	80032c8 <UART_SetConfig+0x244>
 800314e:	2302      	movs	r3, #2
 8003150:	76fb      	strb	r3, [r7, #27]
 8003152:	e0b9      	b.n	80032c8 <UART_SetConfig+0x244>
 8003154:	2304      	movs	r3, #4
 8003156:	76fb      	strb	r3, [r7, #27]
 8003158:	e0b6      	b.n	80032c8 <UART_SetConfig+0x244>
 800315a:	2308      	movs	r3, #8
 800315c:	76fb      	strb	r3, [r7, #27]
 800315e:	e0b3      	b.n	80032c8 <UART_SetConfig+0x244>
 8003160:	2310      	movs	r3, #16
 8003162:	76fb      	strb	r3, [r7, #27]
 8003164:	e0b0      	b.n	80032c8 <UART_SetConfig+0x244>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a84      	ldr	r2, [pc, #528]	; (800337c <UART_SetConfig+0x2f8>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d132      	bne.n	80031d6 <UART_SetConfig+0x152>
 8003170:	4b81      	ldr	r3, [pc, #516]	; (8003378 <UART_SetConfig+0x2f4>)
 8003172:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003176:	f003 030c 	and.w	r3, r3, #12
 800317a:	2b0c      	cmp	r3, #12
 800317c:	d828      	bhi.n	80031d0 <UART_SetConfig+0x14c>
 800317e:	a201      	add	r2, pc, #4	; (adr r2, 8003184 <UART_SetConfig+0x100>)
 8003180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003184:	080031b9 	.word	0x080031b9
 8003188:	080031d1 	.word	0x080031d1
 800318c:	080031d1 	.word	0x080031d1
 8003190:	080031d1 	.word	0x080031d1
 8003194:	080031c5 	.word	0x080031c5
 8003198:	080031d1 	.word	0x080031d1
 800319c:	080031d1 	.word	0x080031d1
 80031a0:	080031d1 	.word	0x080031d1
 80031a4:	080031bf 	.word	0x080031bf
 80031a8:	080031d1 	.word	0x080031d1
 80031ac:	080031d1 	.word	0x080031d1
 80031b0:	080031d1 	.word	0x080031d1
 80031b4:	080031cb 	.word	0x080031cb
 80031b8:	2300      	movs	r3, #0
 80031ba:	76fb      	strb	r3, [r7, #27]
 80031bc:	e084      	b.n	80032c8 <UART_SetConfig+0x244>
 80031be:	2302      	movs	r3, #2
 80031c0:	76fb      	strb	r3, [r7, #27]
 80031c2:	e081      	b.n	80032c8 <UART_SetConfig+0x244>
 80031c4:	2304      	movs	r3, #4
 80031c6:	76fb      	strb	r3, [r7, #27]
 80031c8:	e07e      	b.n	80032c8 <UART_SetConfig+0x244>
 80031ca:	2308      	movs	r3, #8
 80031cc:	76fb      	strb	r3, [r7, #27]
 80031ce:	e07b      	b.n	80032c8 <UART_SetConfig+0x244>
 80031d0:	2310      	movs	r3, #16
 80031d2:	76fb      	strb	r3, [r7, #27]
 80031d4:	e078      	b.n	80032c8 <UART_SetConfig+0x244>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a69      	ldr	r2, [pc, #420]	; (8003380 <UART_SetConfig+0x2fc>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d120      	bne.n	8003222 <UART_SetConfig+0x19e>
 80031e0:	4b65      	ldr	r3, [pc, #404]	; (8003378 <UART_SetConfig+0x2f4>)
 80031e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031e6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80031ea:	2b30      	cmp	r3, #48	; 0x30
 80031ec:	d013      	beq.n	8003216 <UART_SetConfig+0x192>
 80031ee:	2b30      	cmp	r3, #48	; 0x30
 80031f0:	d814      	bhi.n	800321c <UART_SetConfig+0x198>
 80031f2:	2b20      	cmp	r3, #32
 80031f4:	d009      	beq.n	800320a <UART_SetConfig+0x186>
 80031f6:	2b20      	cmp	r3, #32
 80031f8:	d810      	bhi.n	800321c <UART_SetConfig+0x198>
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d002      	beq.n	8003204 <UART_SetConfig+0x180>
 80031fe:	2b10      	cmp	r3, #16
 8003200:	d006      	beq.n	8003210 <UART_SetConfig+0x18c>
 8003202:	e00b      	b.n	800321c <UART_SetConfig+0x198>
 8003204:	2300      	movs	r3, #0
 8003206:	76fb      	strb	r3, [r7, #27]
 8003208:	e05e      	b.n	80032c8 <UART_SetConfig+0x244>
 800320a:	2302      	movs	r3, #2
 800320c:	76fb      	strb	r3, [r7, #27]
 800320e:	e05b      	b.n	80032c8 <UART_SetConfig+0x244>
 8003210:	2304      	movs	r3, #4
 8003212:	76fb      	strb	r3, [r7, #27]
 8003214:	e058      	b.n	80032c8 <UART_SetConfig+0x244>
 8003216:	2308      	movs	r3, #8
 8003218:	76fb      	strb	r3, [r7, #27]
 800321a:	e055      	b.n	80032c8 <UART_SetConfig+0x244>
 800321c:	2310      	movs	r3, #16
 800321e:	76fb      	strb	r3, [r7, #27]
 8003220:	e052      	b.n	80032c8 <UART_SetConfig+0x244>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a57      	ldr	r2, [pc, #348]	; (8003384 <UART_SetConfig+0x300>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d120      	bne.n	800326e <UART_SetConfig+0x1ea>
 800322c:	4b52      	ldr	r3, [pc, #328]	; (8003378 <UART_SetConfig+0x2f4>)
 800322e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003232:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003236:	2bc0      	cmp	r3, #192	; 0xc0
 8003238:	d013      	beq.n	8003262 <UART_SetConfig+0x1de>
 800323a:	2bc0      	cmp	r3, #192	; 0xc0
 800323c:	d814      	bhi.n	8003268 <UART_SetConfig+0x1e4>
 800323e:	2b80      	cmp	r3, #128	; 0x80
 8003240:	d009      	beq.n	8003256 <UART_SetConfig+0x1d2>
 8003242:	2b80      	cmp	r3, #128	; 0x80
 8003244:	d810      	bhi.n	8003268 <UART_SetConfig+0x1e4>
 8003246:	2b00      	cmp	r3, #0
 8003248:	d002      	beq.n	8003250 <UART_SetConfig+0x1cc>
 800324a:	2b40      	cmp	r3, #64	; 0x40
 800324c:	d006      	beq.n	800325c <UART_SetConfig+0x1d8>
 800324e:	e00b      	b.n	8003268 <UART_SetConfig+0x1e4>
 8003250:	2300      	movs	r3, #0
 8003252:	76fb      	strb	r3, [r7, #27]
 8003254:	e038      	b.n	80032c8 <UART_SetConfig+0x244>
 8003256:	2302      	movs	r3, #2
 8003258:	76fb      	strb	r3, [r7, #27]
 800325a:	e035      	b.n	80032c8 <UART_SetConfig+0x244>
 800325c:	2304      	movs	r3, #4
 800325e:	76fb      	strb	r3, [r7, #27]
 8003260:	e032      	b.n	80032c8 <UART_SetConfig+0x244>
 8003262:	2308      	movs	r3, #8
 8003264:	76fb      	strb	r3, [r7, #27]
 8003266:	e02f      	b.n	80032c8 <UART_SetConfig+0x244>
 8003268:	2310      	movs	r3, #16
 800326a:	76fb      	strb	r3, [r7, #27]
 800326c:	e02c      	b.n	80032c8 <UART_SetConfig+0x244>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a3f      	ldr	r2, [pc, #252]	; (8003370 <UART_SetConfig+0x2ec>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d125      	bne.n	80032c4 <UART_SetConfig+0x240>
 8003278:	4b3f      	ldr	r3, [pc, #252]	; (8003378 <UART_SetConfig+0x2f4>)
 800327a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800327e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003282:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003286:	d017      	beq.n	80032b8 <UART_SetConfig+0x234>
 8003288:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800328c:	d817      	bhi.n	80032be <UART_SetConfig+0x23a>
 800328e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003292:	d00b      	beq.n	80032ac <UART_SetConfig+0x228>
 8003294:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003298:	d811      	bhi.n	80032be <UART_SetConfig+0x23a>
 800329a:	2b00      	cmp	r3, #0
 800329c:	d003      	beq.n	80032a6 <UART_SetConfig+0x222>
 800329e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032a2:	d006      	beq.n	80032b2 <UART_SetConfig+0x22e>
 80032a4:	e00b      	b.n	80032be <UART_SetConfig+0x23a>
 80032a6:	2300      	movs	r3, #0
 80032a8:	76fb      	strb	r3, [r7, #27]
 80032aa:	e00d      	b.n	80032c8 <UART_SetConfig+0x244>
 80032ac:	2302      	movs	r3, #2
 80032ae:	76fb      	strb	r3, [r7, #27]
 80032b0:	e00a      	b.n	80032c8 <UART_SetConfig+0x244>
 80032b2:	2304      	movs	r3, #4
 80032b4:	76fb      	strb	r3, [r7, #27]
 80032b6:	e007      	b.n	80032c8 <UART_SetConfig+0x244>
 80032b8:	2308      	movs	r3, #8
 80032ba:	76fb      	strb	r3, [r7, #27]
 80032bc:	e004      	b.n	80032c8 <UART_SetConfig+0x244>
 80032be:	2310      	movs	r3, #16
 80032c0:	76fb      	strb	r3, [r7, #27]
 80032c2:	e001      	b.n	80032c8 <UART_SetConfig+0x244>
 80032c4:	2310      	movs	r3, #16
 80032c6:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a28      	ldr	r2, [pc, #160]	; (8003370 <UART_SetConfig+0x2ec>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	f040 809e 	bne.w	8003410 <UART_SetConfig+0x38c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80032d4:	7efb      	ldrb	r3, [r7, #27]
 80032d6:	2b08      	cmp	r3, #8
 80032d8:	d823      	bhi.n	8003322 <UART_SetConfig+0x29e>
 80032da:	a201      	add	r2, pc, #4	; (adr r2, 80032e0 <UART_SetConfig+0x25c>)
 80032dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032e0:	08003305 	.word	0x08003305
 80032e4:	08003323 	.word	0x08003323
 80032e8:	0800330d 	.word	0x0800330d
 80032ec:	08003323 	.word	0x08003323
 80032f0:	08003313 	.word	0x08003313
 80032f4:	08003323 	.word	0x08003323
 80032f8:	08003323 	.word	0x08003323
 80032fc:	08003323 	.word	0x08003323
 8003300:	0800331b 	.word	0x0800331b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003304:	f7ff fb7e 	bl	8002a04 <HAL_RCC_GetPCLK1Freq>
 8003308:	6178      	str	r0, [r7, #20]
        break;
 800330a:	e00f      	b.n	800332c <UART_SetConfig+0x2a8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800330c:	4b1e      	ldr	r3, [pc, #120]	; (8003388 <UART_SetConfig+0x304>)
 800330e:	617b      	str	r3, [r7, #20]
        break;
 8003310:	e00c      	b.n	800332c <UART_SetConfig+0x2a8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003312:	f7ff fb09 	bl	8002928 <HAL_RCC_GetSysClockFreq>
 8003316:	6178      	str	r0, [r7, #20]
        break;
 8003318:	e008      	b.n	800332c <UART_SetConfig+0x2a8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800331a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800331e:	617b      	str	r3, [r7, #20]
        break;
 8003320:	e004      	b.n	800332c <UART_SetConfig+0x2a8>
      default:
        pclk = 0U;
 8003322:	2300      	movs	r3, #0
 8003324:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	76bb      	strb	r3, [r7, #26]
        break;
 800332a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	2b00      	cmp	r3, #0
 8003330:	f000 812c 	beq.w	800358c <UART_SetConfig+0x508>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003338:	4a14      	ldr	r2, [pc, #80]	; (800338c <UART_SetConfig+0x308>)
 800333a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800333e:	461a      	mov	r2, r3
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	fbb3 f3f2 	udiv	r3, r3, r2
 8003346:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	685a      	ldr	r2, [r3, #4]
 800334c:	4613      	mov	r3, r2
 800334e:	005b      	lsls	r3, r3, #1
 8003350:	4413      	add	r3, r2
 8003352:	68ba      	ldr	r2, [r7, #8]
 8003354:	429a      	cmp	r2, r3
 8003356:	d305      	bcc.n	8003364 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800335e:	68ba      	ldr	r2, [r7, #8]
 8003360:	429a      	cmp	r2, r3
 8003362:	d915      	bls.n	8003390 <UART_SetConfig+0x30c>
      {
        ret = HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	76bb      	strb	r3, [r7, #26]
 8003368:	e110      	b.n	800358c <UART_SetConfig+0x508>
 800336a:	bf00      	nop
 800336c:	cfff69f3 	.word	0xcfff69f3
 8003370:	40008000 	.word	0x40008000
 8003374:	40013800 	.word	0x40013800
 8003378:	40021000 	.word	0x40021000
 800337c:	40004400 	.word	0x40004400
 8003380:	40004800 	.word	0x40004800
 8003384:	40004c00 	.word	0x40004c00
 8003388:	00f42400 	.word	0x00f42400
 800338c:	08004bb4 	.word	0x08004bb4
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	4618      	mov	r0, r3
 8003394:	f04f 0100 	mov.w	r1, #0
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800339c:	4a85      	ldr	r2, [pc, #532]	; (80035b4 <UART_SetConfig+0x530>)
 800339e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80033a2:	b29a      	uxth	r2, r3
 80033a4:	f04f 0300 	mov.w	r3, #0
 80033a8:	f7fc ff8a 	bl	80002c0 <__aeabi_uldivmod>
 80033ac:	4602      	mov	r2, r0
 80033ae:	460b      	mov	r3, r1
 80033b0:	4610      	mov	r0, r2
 80033b2:	4619      	mov	r1, r3
 80033b4:	f04f 0200 	mov.w	r2, #0
 80033b8:	f04f 0300 	mov.w	r3, #0
 80033bc:	020b      	lsls	r3, r1, #8
 80033be:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80033c2:	0202      	lsls	r2, r0, #8
 80033c4:	6879      	ldr	r1, [r7, #4]
 80033c6:	6849      	ldr	r1, [r1, #4]
 80033c8:	0849      	lsrs	r1, r1, #1
 80033ca:	4608      	mov	r0, r1
 80033cc:	f04f 0100 	mov.w	r1, #0
 80033d0:	1814      	adds	r4, r2, r0
 80033d2:	eb43 0501 	adc.w	r5, r3, r1
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	461a      	mov	r2, r3
 80033dc:	f04f 0300 	mov.w	r3, #0
 80033e0:	4620      	mov	r0, r4
 80033e2:	4629      	mov	r1, r5
 80033e4:	f7fc ff6c 	bl	80002c0 <__aeabi_uldivmod>
 80033e8:	4602      	mov	r2, r0
 80033ea:	460b      	mov	r3, r1
 80033ec:	4613      	mov	r3, r2
 80033ee:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80033f6:	d308      	bcc.n	800340a <UART_SetConfig+0x386>
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80033fe:	d204      	bcs.n	800340a <UART_SetConfig+0x386>
        {
          huart->Instance->BRR = usartdiv;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	693a      	ldr	r2, [r7, #16]
 8003406:	60da      	str	r2, [r3, #12]
 8003408:	e0c0      	b.n	800358c <UART_SetConfig+0x508>
        }
        else
        {
          ret = HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	76bb      	strb	r3, [r7, #26]
 800340e:	e0bd      	b.n	800358c <UART_SetConfig+0x508>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	69db      	ldr	r3, [r3, #28]
 8003414:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003418:	d164      	bne.n	80034e4 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 800341a:	7efb      	ldrb	r3, [r7, #27]
 800341c:	2b08      	cmp	r3, #8
 800341e:	d828      	bhi.n	8003472 <UART_SetConfig+0x3ee>
 8003420:	a201      	add	r2, pc, #4	; (adr r2, 8003428 <UART_SetConfig+0x3a4>)
 8003422:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003426:	bf00      	nop
 8003428:	0800344d 	.word	0x0800344d
 800342c:	08003455 	.word	0x08003455
 8003430:	0800345d 	.word	0x0800345d
 8003434:	08003473 	.word	0x08003473
 8003438:	08003463 	.word	0x08003463
 800343c:	08003473 	.word	0x08003473
 8003440:	08003473 	.word	0x08003473
 8003444:	08003473 	.word	0x08003473
 8003448:	0800346b 	.word	0x0800346b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800344c:	f7ff fada 	bl	8002a04 <HAL_RCC_GetPCLK1Freq>
 8003450:	6178      	str	r0, [r7, #20]
        break;
 8003452:	e013      	b.n	800347c <UART_SetConfig+0x3f8>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003454:	f7ff faec 	bl	8002a30 <HAL_RCC_GetPCLK2Freq>
 8003458:	6178      	str	r0, [r7, #20]
        break;
 800345a:	e00f      	b.n	800347c <UART_SetConfig+0x3f8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800345c:	4b56      	ldr	r3, [pc, #344]	; (80035b8 <UART_SetConfig+0x534>)
 800345e:	617b      	str	r3, [r7, #20]
        break;
 8003460:	e00c      	b.n	800347c <UART_SetConfig+0x3f8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003462:	f7ff fa61 	bl	8002928 <HAL_RCC_GetSysClockFreq>
 8003466:	6178      	str	r0, [r7, #20]
        break;
 8003468:	e008      	b.n	800347c <UART_SetConfig+0x3f8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800346a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800346e:	617b      	str	r3, [r7, #20]
        break;
 8003470:	e004      	b.n	800347c <UART_SetConfig+0x3f8>
      default:
        pclk = 0U;
 8003472:	2300      	movs	r3, #0
 8003474:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	76bb      	strb	r3, [r7, #26]
        break;
 800347a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	2b00      	cmp	r3, #0
 8003480:	f000 8084 	beq.w	800358c <UART_SetConfig+0x508>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003488:	4a4a      	ldr	r2, [pc, #296]	; (80035b4 <UART_SetConfig+0x530>)
 800348a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800348e:	461a      	mov	r2, r3
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	fbb3 f3f2 	udiv	r3, r3, r2
 8003496:	005a      	lsls	r2, r3, #1
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	085b      	lsrs	r3, r3, #1
 800349e:	441a      	add	r2, r3
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80034a8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	2b0f      	cmp	r3, #15
 80034ae:	d916      	bls.n	80034de <UART_SetConfig+0x45a>
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034b6:	d212      	bcs.n	80034de <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	b29b      	uxth	r3, r3
 80034bc:	f023 030f 	bic.w	r3, r3, #15
 80034c0:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	085b      	lsrs	r3, r3, #1
 80034c6:	b29b      	uxth	r3, r3
 80034c8:	f003 0307 	and.w	r3, r3, #7
 80034cc:	b29a      	uxth	r2, r3
 80034ce:	89fb      	ldrh	r3, [r7, #14]
 80034d0:	4313      	orrs	r3, r2
 80034d2:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	89fa      	ldrh	r2, [r7, #14]
 80034da:	60da      	str	r2, [r3, #12]
 80034dc:	e056      	b.n	800358c <UART_SetConfig+0x508>
      }
      else
      {
        ret = HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	76bb      	strb	r3, [r7, #26]
 80034e2:	e053      	b.n	800358c <UART_SetConfig+0x508>
      }
    }
  }
  else
  {
    switch (clocksource)
 80034e4:	7efb      	ldrb	r3, [r7, #27]
 80034e6:	2b08      	cmp	r3, #8
 80034e8:	d827      	bhi.n	800353a <UART_SetConfig+0x4b6>
 80034ea:	a201      	add	r2, pc, #4	; (adr r2, 80034f0 <UART_SetConfig+0x46c>)
 80034ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034f0:	08003515 	.word	0x08003515
 80034f4:	0800351d 	.word	0x0800351d
 80034f8:	08003525 	.word	0x08003525
 80034fc:	0800353b 	.word	0x0800353b
 8003500:	0800352b 	.word	0x0800352b
 8003504:	0800353b 	.word	0x0800353b
 8003508:	0800353b 	.word	0x0800353b
 800350c:	0800353b 	.word	0x0800353b
 8003510:	08003533 	.word	0x08003533
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003514:	f7ff fa76 	bl	8002a04 <HAL_RCC_GetPCLK1Freq>
 8003518:	6178      	str	r0, [r7, #20]
        break;
 800351a:	e013      	b.n	8003544 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800351c:	f7ff fa88 	bl	8002a30 <HAL_RCC_GetPCLK2Freq>
 8003520:	6178      	str	r0, [r7, #20]
        break;
 8003522:	e00f      	b.n	8003544 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003524:	4b24      	ldr	r3, [pc, #144]	; (80035b8 <UART_SetConfig+0x534>)
 8003526:	617b      	str	r3, [r7, #20]
        break;
 8003528:	e00c      	b.n	8003544 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800352a:	f7ff f9fd 	bl	8002928 <HAL_RCC_GetSysClockFreq>
 800352e:	6178      	str	r0, [r7, #20]
        break;
 8003530:	e008      	b.n	8003544 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003532:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003536:	617b      	str	r3, [r7, #20]
        break;
 8003538:	e004      	b.n	8003544 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 800353a:	2300      	movs	r3, #0
 800353c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	76bb      	strb	r3, [r7, #26]
        break;
 8003542:	bf00      	nop
    }

    if (pclk != 0U)
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d020      	beq.n	800358c <UART_SetConfig+0x508>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800354e:	4a19      	ldr	r2, [pc, #100]	; (80035b4 <UART_SetConfig+0x530>)
 8003550:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003554:	461a      	mov	r2, r3
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	fbb3 f2f2 	udiv	r2, r3, r2
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	085b      	lsrs	r3, r3, #1
 8003562:	441a      	add	r2, r3
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	fbb2 f3f3 	udiv	r3, r2, r3
 800356c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800356e:	693b      	ldr	r3, [r7, #16]
 8003570:	2b0f      	cmp	r3, #15
 8003572:	d909      	bls.n	8003588 <UART_SetConfig+0x504>
 8003574:	693b      	ldr	r3, [r7, #16]
 8003576:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800357a:	d205      	bcs.n	8003588 <UART_SetConfig+0x504>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	b29a      	uxth	r2, r3
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	60da      	str	r2, [r3, #12]
 8003586:	e001      	b.n	800358c <UART_SetConfig+0x508>
      }
      else
      {
        ret = HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2201      	movs	r2, #1
 8003590:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2201      	movs	r2, #1
 8003598:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2200      	movs	r2, #0
 80035a0:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2200      	movs	r2, #0
 80035a6:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80035a8:	7ebb      	ldrb	r3, [r7, #26]
}
 80035aa:	4618      	mov	r0, r3
 80035ac:	3720      	adds	r7, #32
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bdb0      	pop	{r4, r5, r7, pc}
 80035b2:	bf00      	nop
 80035b4:	08004bb4 	.word	0x08004bb4
 80035b8:	00f42400 	.word	0x00f42400

080035bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80035bc:	b480      	push	{r7}
 80035be:	b083      	sub	sp, #12
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035c8:	f003 0308 	and.w	r3, r3, #8
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d00a      	beq.n	80035e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	430a      	orrs	r2, r1
 80035e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035ea:	f003 0301 	and.w	r3, r3, #1
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d00a      	beq.n	8003608 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	430a      	orrs	r2, r1
 8003606:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800360c:	f003 0302 	and.w	r3, r3, #2
 8003610:	2b00      	cmp	r3, #0
 8003612:	d00a      	beq.n	800362a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	430a      	orrs	r2, r1
 8003628:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800362e:	f003 0304 	and.w	r3, r3, #4
 8003632:	2b00      	cmp	r3, #0
 8003634:	d00a      	beq.n	800364c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	430a      	orrs	r2, r1
 800364a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003650:	f003 0310 	and.w	r3, r3, #16
 8003654:	2b00      	cmp	r3, #0
 8003656:	d00a      	beq.n	800366e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	430a      	orrs	r2, r1
 800366c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003672:	f003 0320 	and.w	r3, r3, #32
 8003676:	2b00      	cmp	r3, #0
 8003678:	d00a      	beq.n	8003690 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	430a      	orrs	r2, r1
 800368e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003694:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003698:	2b00      	cmp	r3, #0
 800369a:	d01a      	beq.n	80036d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	430a      	orrs	r2, r1
 80036b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80036ba:	d10a      	bne.n	80036d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	430a      	orrs	r2, r1
 80036d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d00a      	beq.n	80036f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	430a      	orrs	r2, r1
 80036f2:	605a      	str	r2, [r3, #4]
  }
}
 80036f4:	bf00      	nop
 80036f6:	370c      	adds	r7, #12
 80036f8:	46bd      	mov	sp, r7
 80036fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fe:	4770      	bx	lr

08003700 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b098      	sub	sp, #96	; 0x60
 8003704:	af02      	add	r7, sp, #8
 8003706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2200      	movs	r2, #0
 800370c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003710:	f7fd fb8a 	bl	8000e28 <HAL_GetTick>
 8003714:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f003 0308 	and.w	r3, r3, #8
 8003720:	2b08      	cmp	r3, #8
 8003722:	d12f      	bne.n	8003784 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003724:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003728:	9300      	str	r3, [sp, #0]
 800372a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800372c:	2200      	movs	r2, #0
 800372e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	f000 f88e 	bl	8003854 <UART_WaitOnFlagUntilTimeout>
 8003738:	4603      	mov	r3, r0
 800373a:	2b00      	cmp	r3, #0
 800373c:	d022      	beq.n	8003784 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003744:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003746:	e853 3f00 	ldrex	r3, [r3]
 800374a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800374c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800374e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003752:	653b      	str	r3, [r7, #80]	; 0x50
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	461a      	mov	r2, r3
 800375a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800375c:	647b      	str	r3, [r7, #68]	; 0x44
 800375e:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003760:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003762:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003764:	e841 2300 	strex	r3, r2, [r1]
 8003768:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800376a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800376c:	2b00      	cmp	r3, #0
 800376e:	d1e6      	bne.n	800373e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2220      	movs	r2, #32
 8003774:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2200      	movs	r2, #0
 800377c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003780:	2303      	movs	r3, #3
 8003782:	e063      	b.n	800384c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f003 0304 	and.w	r3, r3, #4
 800378e:	2b04      	cmp	r3, #4
 8003790:	d149      	bne.n	8003826 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003792:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003796:	9300      	str	r3, [sp, #0]
 8003798:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800379a:	2200      	movs	r2, #0
 800379c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80037a0:	6878      	ldr	r0, [r7, #4]
 80037a2:	f000 f857 	bl	8003854 <UART_WaitOnFlagUntilTimeout>
 80037a6:	4603      	mov	r3, r0
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d03c      	beq.n	8003826 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037b4:	e853 3f00 	ldrex	r3, [r3]
 80037b8:	623b      	str	r3, [r7, #32]
   return(result);
 80037ba:	6a3b      	ldr	r3, [r7, #32]
 80037bc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80037c0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	461a      	mov	r2, r3
 80037c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037ca:	633b      	str	r3, [r7, #48]	; 0x30
 80037cc:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037ce:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80037d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037d2:	e841 2300 	strex	r3, r2, [r1]
 80037d6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80037d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d1e6      	bne.n	80037ac <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	3308      	adds	r3, #8
 80037e4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	e853 3f00 	ldrex	r3, [r3]
 80037ec:	60fb      	str	r3, [r7, #12]
   return(result);
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	f023 0301 	bic.w	r3, r3, #1
 80037f4:	64bb      	str	r3, [r7, #72]	; 0x48
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	3308      	adds	r3, #8
 80037fc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80037fe:	61fa      	str	r2, [r7, #28]
 8003800:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003802:	69b9      	ldr	r1, [r7, #24]
 8003804:	69fa      	ldr	r2, [r7, #28]
 8003806:	e841 2300 	strex	r3, r2, [r1]
 800380a:	617b      	str	r3, [r7, #20]
   return(result);
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d1e5      	bne.n	80037de <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2220      	movs	r2, #32
 8003816:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2200      	movs	r2, #0
 800381e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003822:	2303      	movs	r3, #3
 8003824:	e012      	b.n	800384c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2220      	movs	r2, #32
 800382a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2220      	movs	r2, #32
 8003832:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2200      	movs	r2, #0
 800383a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2200      	movs	r2, #0
 8003840:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2200      	movs	r2, #0
 8003846:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800384a:	2300      	movs	r3, #0
}
 800384c:	4618      	mov	r0, r3
 800384e:	3758      	adds	r7, #88	; 0x58
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}

08003854 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b084      	sub	sp, #16
 8003858:	af00      	add	r7, sp, #0
 800385a:	60f8      	str	r0, [r7, #12]
 800385c:	60b9      	str	r1, [r7, #8]
 800385e:	603b      	str	r3, [r7, #0]
 8003860:	4613      	mov	r3, r2
 8003862:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003864:	e04f      	b.n	8003906 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003866:	69bb      	ldr	r3, [r7, #24]
 8003868:	f1b3 3fff 	cmp.w	r3, #4294967295
 800386c:	d04b      	beq.n	8003906 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800386e:	f7fd fadb 	bl	8000e28 <HAL_GetTick>
 8003872:	4602      	mov	r2, r0
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	1ad3      	subs	r3, r2, r3
 8003878:	69ba      	ldr	r2, [r7, #24]
 800387a:	429a      	cmp	r2, r3
 800387c:	d302      	bcc.n	8003884 <UART_WaitOnFlagUntilTimeout+0x30>
 800387e:	69bb      	ldr	r3, [r7, #24]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d101      	bne.n	8003888 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003884:	2303      	movs	r3, #3
 8003886:	e04e      	b.n	8003926 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f003 0304 	and.w	r3, r3, #4
 8003892:	2b00      	cmp	r3, #0
 8003894:	d037      	beq.n	8003906 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	2b80      	cmp	r3, #128	; 0x80
 800389a:	d034      	beq.n	8003906 <UART_WaitOnFlagUntilTimeout+0xb2>
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	2b40      	cmp	r3, #64	; 0x40
 80038a0:	d031      	beq.n	8003906 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	69db      	ldr	r3, [r3, #28]
 80038a8:	f003 0308 	and.w	r3, r3, #8
 80038ac:	2b08      	cmp	r3, #8
 80038ae:	d110      	bne.n	80038d2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	2208      	movs	r2, #8
 80038b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80038b8:	68f8      	ldr	r0, [r7, #12]
 80038ba:	f000 f838 	bl	800392e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	2208      	movs	r2, #8
 80038c2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2200      	movs	r2, #0
 80038ca:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e029      	b.n	8003926 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	69db      	ldr	r3, [r3, #28]
 80038d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80038dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80038e0:	d111      	bne.n	8003906 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80038ea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80038ec:	68f8      	ldr	r0, [r7, #12]
 80038ee:	f000 f81e 	bl	800392e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2220      	movs	r2, #32
 80038f6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	2200      	movs	r2, #0
 80038fe:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8003902:	2303      	movs	r3, #3
 8003904:	e00f      	b.n	8003926 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	69da      	ldr	r2, [r3, #28]
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	4013      	ands	r3, r2
 8003910:	68ba      	ldr	r2, [r7, #8]
 8003912:	429a      	cmp	r2, r3
 8003914:	bf0c      	ite	eq
 8003916:	2301      	moveq	r3, #1
 8003918:	2300      	movne	r3, #0
 800391a:	b2db      	uxtb	r3, r3
 800391c:	461a      	mov	r2, r3
 800391e:	79fb      	ldrb	r3, [r7, #7]
 8003920:	429a      	cmp	r2, r3
 8003922:	d0a0      	beq.n	8003866 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003924:	2300      	movs	r3, #0
}
 8003926:	4618      	mov	r0, r3
 8003928:	3710      	adds	r7, #16
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}

0800392e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800392e:	b480      	push	{r7}
 8003930:	b095      	sub	sp, #84	; 0x54
 8003932:	af00      	add	r7, sp, #0
 8003934:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800393c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800393e:	e853 3f00 	ldrex	r3, [r3]
 8003942:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003946:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800394a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	461a      	mov	r2, r3
 8003952:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003954:	643b      	str	r3, [r7, #64]	; 0x40
 8003956:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003958:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800395a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800395c:	e841 2300 	strex	r3, r2, [r1]
 8003960:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003962:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003964:	2b00      	cmp	r3, #0
 8003966:	d1e6      	bne.n	8003936 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	3308      	adds	r3, #8
 800396e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003970:	6a3b      	ldr	r3, [r7, #32]
 8003972:	e853 3f00 	ldrex	r3, [r3]
 8003976:	61fb      	str	r3, [r7, #28]
   return(result);
 8003978:	69fb      	ldr	r3, [r7, #28]
 800397a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800397e:	f023 0301 	bic.w	r3, r3, #1
 8003982:	64bb      	str	r3, [r7, #72]	; 0x48
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	3308      	adds	r3, #8
 800398a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800398c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800398e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003990:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003992:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003994:	e841 2300 	strex	r3, r2, [r1]
 8003998:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800399a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800399c:	2b00      	cmp	r3, #0
 800399e:	d1e3      	bne.n	8003968 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80039a4:	2b01      	cmp	r3, #1
 80039a6:	d118      	bne.n	80039da <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	e853 3f00 	ldrex	r3, [r3]
 80039b4:	60bb      	str	r3, [r7, #8]
   return(result);
 80039b6:	68bb      	ldr	r3, [r7, #8]
 80039b8:	f023 0310 	bic.w	r3, r3, #16
 80039bc:	647b      	str	r3, [r7, #68]	; 0x44
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	461a      	mov	r2, r3
 80039c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80039c6:	61bb      	str	r3, [r7, #24]
 80039c8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039ca:	6979      	ldr	r1, [r7, #20]
 80039cc:	69ba      	ldr	r2, [r7, #24]
 80039ce:	e841 2300 	strex	r3, r2, [r1]
 80039d2:	613b      	str	r3, [r7, #16]
   return(result);
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d1e6      	bne.n	80039a8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2220      	movs	r2, #32
 80039de:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2200      	movs	r2, #0
 80039ec:	675a      	str	r2, [r3, #116]	; 0x74
}
 80039ee:	bf00      	nop
 80039f0:	3754      	adds	r7, #84	; 0x54
 80039f2:	46bd      	mov	sp, r7
 80039f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f8:	4770      	bx	lr

080039fa <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80039fa:	b480      	push	{r7}
 80039fc:	b085      	sub	sp, #20
 80039fe:	af00      	add	r7, sp, #0
 8003a00:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	d101      	bne.n	8003a10 <HAL_UARTEx_DisableFifoMode+0x16>
 8003a0c:	2302      	movs	r3, #2
 8003a0e:	e027      	b.n	8003a60 <HAL_UARTEx_DisableFifoMode+0x66>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2201      	movs	r2, #1
 8003a14:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2224      	movs	r2, #36	; 0x24
 8003a1c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f022 0201 	bic.w	r2, r2, #1
 8003a36:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8003a3e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2200      	movs	r2, #0
 8003a44:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	68fa      	ldr	r2, [r7, #12]
 8003a4c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2220      	movs	r2, #32
 8003a52:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003a5e:	2300      	movs	r3, #0
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	3714      	adds	r7, #20
 8003a64:	46bd      	mov	sp, r7
 8003a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6a:	4770      	bx	lr

08003a6c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b084      	sub	sp, #16
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
 8003a74:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d101      	bne.n	8003a84 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003a80:	2302      	movs	r3, #2
 8003a82:	e02d      	b.n	8003ae0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2201      	movs	r2, #1
 8003a88:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2224      	movs	r2, #36	; 0x24
 8003a90:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	681a      	ldr	r2, [r3, #0]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f022 0201 	bic.w	r2, r2, #1
 8003aaa:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	689b      	ldr	r3, [r3, #8]
 8003ab2:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	683a      	ldr	r2, [r7, #0]
 8003abc:	430a      	orrs	r2, r1
 8003abe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003ac0:	6878      	ldr	r0, [r7, #4]
 8003ac2:	f000 f84f 	bl	8003b64 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	68fa      	ldr	r2, [r7, #12]
 8003acc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2220      	movs	r2, #32
 8003ad2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003ade:	2300      	movs	r3, #0
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	3710      	adds	r7, #16
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}

08003ae8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
 8003af0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8003af8:	2b01      	cmp	r3, #1
 8003afa:	d101      	bne.n	8003b00 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003afc:	2302      	movs	r3, #2
 8003afe:	e02d      	b.n	8003b5c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2201      	movs	r2, #1
 8003b04:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2224      	movs	r2, #36	; 0x24
 8003b0c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	681a      	ldr	r2, [r3, #0]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f022 0201 	bic.w	r2, r2, #1
 8003b26:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	683a      	ldr	r2, [r7, #0]
 8003b38:	430a      	orrs	r2, r1
 8003b3a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003b3c:	6878      	ldr	r0, [r7, #4]
 8003b3e:	f000 f811 	bl	8003b64 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	68fa      	ldr	r2, [r7, #12]
 8003b48:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2220      	movs	r2, #32
 8003b4e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2200      	movs	r2, #0
 8003b56:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003b5a:	2300      	movs	r3, #0
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	3710      	adds	r7, #16
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}

08003b64 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b085      	sub	sp, #20
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d108      	bne.n	8003b86 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2201      	movs	r2, #1
 8003b78:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2201      	movs	r2, #1
 8003b80:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003b84:	e031      	b.n	8003bea <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003b86:	2308      	movs	r3, #8
 8003b88:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003b8a:	2308      	movs	r3, #8
 8003b8c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	0e5b      	lsrs	r3, r3, #25
 8003b96:	b2db      	uxtb	r3, r3
 8003b98:	f003 0307 	and.w	r3, r3, #7
 8003b9c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	689b      	ldr	r3, [r3, #8]
 8003ba4:	0f5b      	lsrs	r3, r3, #29
 8003ba6:	b2db      	uxtb	r3, r3
 8003ba8:	f003 0307 	and.w	r3, r3, #7
 8003bac:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003bae:	7bbb      	ldrb	r3, [r7, #14]
 8003bb0:	7b3a      	ldrb	r2, [r7, #12]
 8003bb2:	4911      	ldr	r1, [pc, #68]	; (8003bf8 <UARTEx_SetNbDataToProcess+0x94>)
 8003bb4:	5c8a      	ldrb	r2, [r1, r2]
 8003bb6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8003bba:	7b3a      	ldrb	r2, [r7, #12]
 8003bbc:	490f      	ldr	r1, [pc, #60]	; (8003bfc <UARTEx_SetNbDataToProcess+0x98>)
 8003bbe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003bc0:	fb93 f3f2 	sdiv	r3, r3, r2
 8003bc4:	b29a      	uxth	r2, r3
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003bcc:	7bfb      	ldrb	r3, [r7, #15]
 8003bce:	7b7a      	ldrb	r2, [r7, #13]
 8003bd0:	4909      	ldr	r1, [pc, #36]	; (8003bf8 <UARTEx_SetNbDataToProcess+0x94>)
 8003bd2:	5c8a      	ldrb	r2, [r1, r2]
 8003bd4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8003bd8:	7b7a      	ldrb	r2, [r7, #13]
 8003bda:	4908      	ldr	r1, [pc, #32]	; (8003bfc <UARTEx_SetNbDataToProcess+0x98>)
 8003bdc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003bde:	fb93 f3f2 	sdiv	r3, r3, r2
 8003be2:	b29a      	uxth	r2, r3
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8003bea:	bf00      	nop
 8003bec:	3714      	adds	r7, #20
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf4:	4770      	bx	lr
 8003bf6:	bf00      	nop
 8003bf8:	08004bcc 	.word	0x08004bcc
 8003bfc:	08004bd4 	.word	0x08004bd4

08003c00 <__errno>:
 8003c00:	4b01      	ldr	r3, [pc, #4]	; (8003c08 <__errno+0x8>)
 8003c02:	6818      	ldr	r0, [r3, #0]
 8003c04:	4770      	bx	lr
 8003c06:	bf00      	nop
 8003c08:	2000000c 	.word	0x2000000c

08003c0c <__libc_init_array>:
 8003c0c:	b570      	push	{r4, r5, r6, lr}
 8003c0e:	4d0d      	ldr	r5, [pc, #52]	; (8003c44 <__libc_init_array+0x38>)
 8003c10:	4c0d      	ldr	r4, [pc, #52]	; (8003c48 <__libc_init_array+0x3c>)
 8003c12:	1b64      	subs	r4, r4, r5
 8003c14:	10a4      	asrs	r4, r4, #2
 8003c16:	2600      	movs	r6, #0
 8003c18:	42a6      	cmp	r6, r4
 8003c1a:	d109      	bne.n	8003c30 <__libc_init_array+0x24>
 8003c1c:	4d0b      	ldr	r5, [pc, #44]	; (8003c4c <__libc_init_array+0x40>)
 8003c1e:	4c0c      	ldr	r4, [pc, #48]	; (8003c50 <__libc_init_array+0x44>)
 8003c20:	f000 ff76 	bl	8004b10 <_init>
 8003c24:	1b64      	subs	r4, r4, r5
 8003c26:	10a4      	asrs	r4, r4, #2
 8003c28:	2600      	movs	r6, #0
 8003c2a:	42a6      	cmp	r6, r4
 8003c2c:	d105      	bne.n	8003c3a <__libc_init_array+0x2e>
 8003c2e:	bd70      	pop	{r4, r5, r6, pc}
 8003c30:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c34:	4798      	blx	r3
 8003c36:	3601      	adds	r6, #1
 8003c38:	e7ee      	b.n	8003c18 <__libc_init_array+0xc>
 8003c3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c3e:	4798      	blx	r3
 8003c40:	3601      	adds	r6, #1
 8003c42:	e7f2      	b.n	8003c2a <__libc_init_array+0x1e>
 8003c44:	08004c7c 	.word	0x08004c7c
 8003c48:	08004c7c 	.word	0x08004c7c
 8003c4c:	08004c7c 	.word	0x08004c7c
 8003c50:	08004c80 	.word	0x08004c80

08003c54 <memset>:
 8003c54:	4402      	add	r2, r0
 8003c56:	4603      	mov	r3, r0
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d100      	bne.n	8003c5e <memset+0xa>
 8003c5c:	4770      	bx	lr
 8003c5e:	f803 1b01 	strb.w	r1, [r3], #1
 8003c62:	e7f9      	b.n	8003c58 <memset+0x4>

08003c64 <iprintf>:
 8003c64:	b40f      	push	{r0, r1, r2, r3}
 8003c66:	4b0a      	ldr	r3, [pc, #40]	; (8003c90 <iprintf+0x2c>)
 8003c68:	b513      	push	{r0, r1, r4, lr}
 8003c6a:	681c      	ldr	r4, [r3, #0]
 8003c6c:	b124      	cbz	r4, 8003c78 <iprintf+0x14>
 8003c6e:	69a3      	ldr	r3, [r4, #24]
 8003c70:	b913      	cbnz	r3, 8003c78 <iprintf+0x14>
 8003c72:	4620      	mov	r0, r4
 8003c74:	f000 f9e8 	bl	8004048 <__sinit>
 8003c78:	ab05      	add	r3, sp, #20
 8003c7a:	9a04      	ldr	r2, [sp, #16]
 8003c7c:	68a1      	ldr	r1, [r4, #8]
 8003c7e:	9301      	str	r3, [sp, #4]
 8003c80:	4620      	mov	r0, r4
 8003c82:	f000 fbb9 	bl	80043f8 <_vfiprintf_r>
 8003c86:	b002      	add	sp, #8
 8003c88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c8c:	b004      	add	sp, #16
 8003c8e:	4770      	bx	lr
 8003c90:	2000000c 	.word	0x2000000c

08003c94 <__swbuf_r>:
 8003c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c96:	460e      	mov	r6, r1
 8003c98:	4614      	mov	r4, r2
 8003c9a:	4605      	mov	r5, r0
 8003c9c:	b118      	cbz	r0, 8003ca6 <__swbuf_r+0x12>
 8003c9e:	6983      	ldr	r3, [r0, #24]
 8003ca0:	b90b      	cbnz	r3, 8003ca6 <__swbuf_r+0x12>
 8003ca2:	f000 f9d1 	bl	8004048 <__sinit>
 8003ca6:	4b21      	ldr	r3, [pc, #132]	; (8003d2c <__swbuf_r+0x98>)
 8003ca8:	429c      	cmp	r4, r3
 8003caa:	d12b      	bne.n	8003d04 <__swbuf_r+0x70>
 8003cac:	686c      	ldr	r4, [r5, #4]
 8003cae:	69a3      	ldr	r3, [r4, #24]
 8003cb0:	60a3      	str	r3, [r4, #8]
 8003cb2:	89a3      	ldrh	r3, [r4, #12]
 8003cb4:	071a      	lsls	r2, r3, #28
 8003cb6:	d52f      	bpl.n	8003d18 <__swbuf_r+0x84>
 8003cb8:	6923      	ldr	r3, [r4, #16]
 8003cba:	b36b      	cbz	r3, 8003d18 <__swbuf_r+0x84>
 8003cbc:	6923      	ldr	r3, [r4, #16]
 8003cbe:	6820      	ldr	r0, [r4, #0]
 8003cc0:	1ac0      	subs	r0, r0, r3
 8003cc2:	6963      	ldr	r3, [r4, #20]
 8003cc4:	b2f6      	uxtb	r6, r6
 8003cc6:	4283      	cmp	r3, r0
 8003cc8:	4637      	mov	r7, r6
 8003cca:	dc04      	bgt.n	8003cd6 <__swbuf_r+0x42>
 8003ccc:	4621      	mov	r1, r4
 8003cce:	4628      	mov	r0, r5
 8003cd0:	f000 f926 	bl	8003f20 <_fflush_r>
 8003cd4:	bb30      	cbnz	r0, 8003d24 <__swbuf_r+0x90>
 8003cd6:	68a3      	ldr	r3, [r4, #8]
 8003cd8:	3b01      	subs	r3, #1
 8003cda:	60a3      	str	r3, [r4, #8]
 8003cdc:	6823      	ldr	r3, [r4, #0]
 8003cde:	1c5a      	adds	r2, r3, #1
 8003ce0:	6022      	str	r2, [r4, #0]
 8003ce2:	701e      	strb	r6, [r3, #0]
 8003ce4:	6963      	ldr	r3, [r4, #20]
 8003ce6:	3001      	adds	r0, #1
 8003ce8:	4283      	cmp	r3, r0
 8003cea:	d004      	beq.n	8003cf6 <__swbuf_r+0x62>
 8003cec:	89a3      	ldrh	r3, [r4, #12]
 8003cee:	07db      	lsls	r3, r3, #31
 8003cf0:	d506      	bpl.n	8003d00 <__swbuf_r+0x6c>
 8003cf2:	2e0a      	cmp	r6, #10
 8003cf4:	d104      	bne.n	8003d00 <__swbuf_r+0x6c>
 8003cf6:	4621      	mov	r1, r4
 8003cf8:	4628      	mov	r0, r5
 8003cfa:	f000 f911 	bl	8003f20 <_fflush_r>
 8003cfe:	b988      	cbnz	r0, 8003d24 <__swbuf_r+0x90>
 8003d00:	4638      	mov	r0, r7
 8003d02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d04:	4b0a      	ldr	r3, [pc, #40]	; (8003d30 <__swbuf_r+0x9c>)
 8003d06:	429c      	cmp	r4, r3
 8003d08:	d101      	bne.n	8003d0e <__swbuf_r+0x7a>
 8003d0a:	68ac      	ldr	r4, [r5, #8]
 8003d0c:	e7cf      	b.n	8003cae <__swbuf_r+0x1a>
 8003d0e:	4b09      	ldr	r3, [pc, #36]	; (8003d34 <__swbuf_r+0xa0>)
 8003d10:	429c      	cmp	r4, r3
 8003d12:	bf08      	it	eq
 8003d14:	68ec      	ldreq	r4, [r5, #12]
 8003d16:	e7ca      	b.n	8003cae <__swbuf_r+0x1a>
 8003d18:	4621      	mov	r1, r4
 8003d1a:	4628      	mov	r0, r5
 8003d1c:	f000 f80c 	bl	8003d38 <__swsetup_r>
 8003d20:	2800      	cmp	r0, #0
 8003d22:	d0cb      	beq.n	8003cbc <__swbuf_r+0x28>
 8003d24:	f04f 37ff 	mov.w	r7, #4294967295
 8003d28:	e7ea      	b.n	8003d00 <__swbuf_r+0x6c>
 8003d2a:	bf00      	nop
 8003d2c:	08004c00 	.word	0x08004c00
 8003d30:	08004c20 	.word	0x08004c20
 8003d34:	08004be0 	.word	0x08004be0

08003d38 <__swsetup_r>:
 8003d38:	4b32      	ldr	r3, [pc, #200]	; (8003e04 <__swsetup_r+0xcc>)
 8003d3a:	b570      	push	{r4, r5, r6, lr}
 8003d3c:	681d      	ldr	r5, [r3, #0]
 8003d3e:	4606      	mov	r6, r0
 8003d40:	460c      	mov	r4, r1
 8003d42:	b125      	cbz	r5, 8003d4e <__swsetup_r+0x16>
 8003d44:	69ab      	ldr	r3, [r5, #24]
 8003d46:	b913      	cbnz	r3, 8003d4e <__swsetup_r+0x16>
 8003d48:	4628      	mov	r0, r5
 8003d4a:	f000 f97d 	bl	8004048 <__sinit>
 8003d4e:	4b2e      	ldr	r3, [pc, #184]	; (8003e08 <__swsetup_r+0xd0>)
 8003d50:	429c      	cmp	r4, r3
 8003d52:	d10f      	bne.n	8003d74 <__swsetup_r+0x3c>
 8003d54:	686c      	ldr	r4, [r5, #4]
 8003d56:	89a3      	ldrh	r3, [r4, #12]
 8003d58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003d5c:	0719      	lsls	r1, r3, #28
 8003d5e:	d42c      	bmi.n	8003dba <__swsetup_r+0x82>
 8003d60:	06dd      	lsls	r5, r3, #27
 8003d62:	d411      	bmi.n	8003d88 <__swsetup_r+0x50>
 8003d64:	2309      	movs	r3, #9
 8003d66:	6033      	str	r3, [r6, #0]
 8003d68:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003d6c:	81a3      	strh	r3, [r4, #12]
 8003d6e:	f04f 30ff 	mov.w	r0, #4294967295
 8003d72:	e03e      	b.n	8003df2 <__swsetup_r+0xba>
 8003d74:	4b25      	ldr	r3, [pc, #148]	; (8003e0c <__swsetup_r+0xd4>)
 8003d76:	429c      	cmp	r4, r3
 8003d78:	d101      	bne.n	8003d7e <__swsetup_r+0x46>
 8003d7a:	68ac      	ldr	r4, [r5, #8]
 8003d7c:	e7eb      	b.n	8003d56 <__swsetup_r+0x1e>
 8003d7e:	4b24      	ldr	r3, [pc, #144]	; (8003e10 <__swsetup_r+0xd8>)
 8003d80:	429c      	cmp	r4, r3
 8003d82:	bf08      	it	eq
 8003d84:	68ec      	ldreq	r4, [r5, #12]
 8003d86:	e7e6      	b.n	8003d56 <__swsetup_r+0x1e>
 8003d88:	0758      	lsls	r0, r3, #29
 8003d8a:	d512      	bpl.n	8003db2 <__swsetup_r+0x7a>
 8003d8c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003d8e:	b141      	cbz	r1, 8003da2 <__swsetup_r+0x6a>
 8003d90:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003d94:	4299      	cmp	r1, r3
 8003d96:	d002      	beq.n	8003d9e <__swsetup_r+0x66>
 8003d98:	4630      	mov	r0, r6
 8003d9a:	f000 fa59 	bl	8004250 <_free_r>
 8003d9e:	2300      	movs	r3, #0
 8003da0:	6363      	str	r3, [r4, #52]	; 0x34
 8003da2:	89a3      	ldrh	r3, [r4, #12]
 8003da4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003da8:	81a3      	strh	r3, [r4, #12]
 8003daa:	2300      	movs	r3, #0
 8003dac:	6063      	str	r3, [r4, #4]
 8003dae:	6923      	ldr	r3, [r4, #16]
 8003db0:	6023      	str	r3, [r4, #0]
 8003db2:	89a3      	ldrh	r3, [r4, #12]
 8003db4:	f043 0308 	orr.w	r3, r3, #8
 8003db8:	81a3      	strh	r3, [r4, #12]
 8003dba:	6923      	ldr	r3, [r4, #16]
 8003dbc:	b94b      	cbnz	r3, 8003dd2 <__swsetup_r+0x9a>
 8003dbe:	89a3      	ldrh	r3, [r4, #12]
 8003dc0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003dc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003dc8:	d003      	beq.n	8003dd2 <__swsetup_r+0x9a>
 8003dca:	4621      	mov	r1, r4
 8003dcc:	4630      	mov	r0, r6
 8003dce:	f000 f9ff 	bl	80041d0 <__smakebuf_r>
 8003dd2:	89a0      	ldrh	r0, [r4, #12]
 8003dd4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003dd8:	f010 0301 	ands.w	r3, r0, #1
 8003ddc:	d00a      	beq.n	8003df4 <__swsetup_r+0xbc>
 8003dde:	2300      	movs	r3, #0
 8003de0:	60a3      	str	r3, [r4, #8]
 8003de2:	6963      	ldr	r3, [r4, #20]
 8003de4:	425b      	negs	r3, r3
 8003de6:	61a3      	str	r3, [r4, #24]
 8003de8:	6923      	ldr	r3, [r4, #16]
 8003dea:	b943      	cbnz	r3, 8003dfe <__swsetup_r+0xc6>
 8003dec:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003df0:	d1ba      	bne.n	8003d68 <__swsetup_r+0x30>
 8003df2:	bd70      	pop	{r4, r5, r6, pc}
 8003df4:	0781      	lsls	r1, r0, #30
 8003df6:	bf58      	it	pl
 8003df8:	6963      	ldrpl	r3, [r4, #20]
 8003dfa:	60a3      	str	r3, [r4, #8]
 8003dfc:	e7f4      	b.n	8003de8 <__swsetup_r+0xb0>
 8003dfe:	2000      	movs	r0, #0
 8003e00:	e7f7      	b.n	8003df2 <__swsetup_r+0xba>
 8003e02:	bf00      	nop
 8003e04:	2000000c 	.word	0x2000000c
 8003e08:	08004c00 	.word	0x08004c00
 8003e0c:	08004c20 	.word	0x08004c20
 8003e10:	08004be0 	.word	0x08004be0

08003e14 <__sflush_r>:
 8003e14:	898a      	ldrh	r2, [r1, #12]
 8003e16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e1a:	4605      	mov	r5, r0
 8003e1c:	0710      	lsls	r0, r2, #28
 8003e1e:	460c      	mov	r4, r1
 8003e20:	d458      	bmi.n	8003ed4 <__sflush_r+0xc0>
 8003e22:	684b      	ldr	r3, [r1, #4]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	dc05      	bgt.n	8003e34 <__sflush_r+0x20>
 8003e28:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	dc02      	bgt.n	8003e34 <__sflush_r+0x20>
 8003e2e:	2000      	movs	r0, #0
 8003e30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e34:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003e36:	2e00      	cmp	r6, #0
 8003e38:	d0f9      	beq.n	8003e2e <__sflush_r+0x1a>
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003e40:	682f      	ldr	r7, [r5, #0]
 8003e42:	602b      	str	r3, [r5, #0]
 8003e44:	d032      	beq.n	8003eac <__sflush_r+0x98>
 8003e46:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003e48:	89a3      	ldrh	r3, [r4, #12]
 8003e4a:	075a      	lsls	r2, r3, #29
 8003e4c:	d505      	bpl.n	8003e5a <__sflush_r+0x46>
 8003e4e:	6863      	ldr	r3, [r4, #4]
 8003e50:	1ac0      	subs	r0, r0, r3
 8003e52:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003e54:	b10b      	cbz	r3, 8003e5a <__sflush_r+0x46>
 8003e56:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003e58:	1ac0      	subs	r0, r0, r3
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	4602      	mov	r2, r0
 8003e5e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003e60:	6a21      	ldr	r1, [r4, #32]
 8003e62:	4628      	mov	r0, r5
 8003e64:	47b0      	blx	r6
 8003e66:	1c43      	adds	r3, r0, #1
 8003e68:	89a3      	ldrh	r3, [r4, #12]
 8003e6a:	d106      	bne.n	8003e7a <__sflush_r+0x66>
 8003e6c:	6829      	ldr	r1, [r5, #0]
 8003e6e:	291d      	cmp	r1, #29
 8003e70:	d82c      	bhi.n	8003ecc <__sflush_r+0xb8>
 8003e72:	4a2a      	ldr	r2, [pc, #168]	; (8003f1c <__sflush_r+0x108>)
 8003e74:	40ca      	lsrs	r2, r1
 8003e76:	07d6      	lsls	r6, r2, #31
 8003e78:	d528      	bpl.n	8003ecc <__sflush_r+0xb8>
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	6062      	str	r2, [r4, #4]
 8003e7e:	04d9      	lsls	r1, r3, #19
 8003e80:	6922      	ldr	r2, [r4, #16]
 8003e82:	6022      	str	r2, [r4, #0]
 8003e84:	d504      	bpl.n	8003e90 <__sflush_r+0x7c>
 8003e86:	1c42      	adds	r2, r0, #1
 8003e88:	d101      	bne.n	8003e8e <__sflush_r+0x7a>
 8003e8a:	682b      	ldr	r3, [r5, #0]
 8003e8c:	b903      	cbnz	r3, 8003e90 <__sflush_r+0x7c>
 8003e8e:	6560      	str	r0, [r4, #84]	; 0x54
 8003e90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003e92:	602f      	str	r7, [r5, #0]
 8003e94:	2900      	cmp	r1, #0
 8003e96:	d0ca      	beq.n	8003e2e <__sflush_r+0x1a>
 8003e98:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003e9c:	4299      	cmp	r1, r3
 8003e9e:	d002      	beq.n	8003ea6 <__sflush_r+0x92>
 8003ea0:	4628      	mov	r0, r5
 8003ea2:	f000 f9d5 	bl	8004250 <_free_r>
 8003ea6:	2000      	movs	r0, #0
 8003ea8:	6360      	str	r0, [r4, #52]	; 0x34
 8003eaa:	e7c1      	b.n	8003e30 <__sflush_r+0x1c>
 8003eac:	6a21      	ldr	r1, [r4, #32]
 8003eae:	2301      	movs	r3, #1
 8003eb0:	4628      	mov	r0, r5
 8003eb2:	47b0      	blx	r6
 8003eb4:	1c41      	adds	r1, r0, #1
 8003eb6:	d1c7      	bne.n	8003e48 <__sflush_r+0x34>
 8003eb8:	682b      	ldr	r3, [r5, #0]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d0c4      	beq.n	8003e48 <__sflush_r+0x34>
 8003ebe:	2b1d      	cmp	r3, #29
 8003ec0:	d001      	beq.n	8003ec6 <__sflush_r+0xb2>
 8003ec2:	2b16      	cmp	r3, #22
 8003ec4:	d101      	bne.n	8003eca <__sflush_r+0xb6>
 8003ec6:	602f      	str	r7, [r5, #0]
 8003ec8:	e7b1      	b.n	8003e2e <__sflush_r+0x1a>
 8003eca:	89a3      	ldrh	r3, [r4, #12]
 8003ecc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ed0:	81a3      	strh	r3, [r4, #12]
 8003ed2:	e7ad      	b.n	8003e30 <__sflush_r+0x1c>
 8003ed4:	690f      	ldr	r7, [r1, #16]
 8003ed6:	2f00      	cmp	r7, #0
 8003ed8:	d0a9      	beq.n	8003e2e <__sflush_r+0x1a>
 8003eda:	0793      	lsls	r3, r2, #30
 8003edc:	680e      	ldr	r6, [r1, #0]
 8003ede:	bf08      	it	eq
 8003ee0:	694b      	ldreq	r3, [r1, #20]
 8003ee2:	600f      	str	r7, [r1, #0]
 8003ee4:	bf18      	it	ne
 8003ee6:	2300      	movne	r3, #0
 8003ee8:	eba6 0807 	sub.w	r8, r6, r7
 8003eec:	608b      	str	r3, [r1, #8]
 8003eee:	f1b8 0f00 	cmp.w	r8, #0
 8003ef2:	dd9c      	ble.n	8003e2e <__sflush_r+0x1a>
 8003ef4:	6a21      	ldr	r1, [r4, #32]
 8003ef6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003ef8:	4643      	mov	r3, r8
 8003efa:	463a      	mov	r2, r7
 8003efc:	4628      	mov	r0, r5
 8003efe:	47b0      	blx	r6
 8003f00:	2800      	cmp	r0, #0
 8003f02:	dc06      	bgt.n	8003f12 <__sflush_r+0xfe>
 8003f04:	89a3      	ldrh	r3, [r4, #12]
 8003f06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f0a:	81a3      	strh	r3, [r4, #12]
 8003f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8003f10:	e78e      	b.n	8003e30 <__sflush_r+0x1c>
 8003f12:	4407      	add	r7, r0
 8003f14:	eba8 0800 	sub.w	r8, r8, r0
 8003f18:	e7e9      	b.n	8003eee <__sflush_r+0xda>
 8003f1a:	bf00      	nop
 8003f1c:	20400001 	.word	0x20400001

08003f20 <_fflush_r>:
 8003f20:	b538      	push	{r3, r4, r5, lr}
 8003f22:	690b      	ldr	r3, [r1, #16]
 8003f24:	4605      	mov	r5, r0
 8003f26:	460c      	mov	r4, r1
 8003f28:	b913      	cbnz	r3, 8003f30 <_fflush_r+0x10>
 8003f2a:	2500      	movs	r5, #0
 8003f2c:	4628      	mov	r0, r5
 8003f2e:	bd38      	pop	{r3, r4, r5, pc}
 8003f30:	b118      	cbz	r0, 8003f3a <_fflush_r+0x1a>
 8003f32:	6983      	ldr	r3, [r0, #24]
 8003f34:	b90b      	cbnz	r3, 8003f3a <_fflush_r+0x1a>
 8003f36:	f000 f887 	bl	8004048 <__sinit>
 8003f3a:	4b14      	ldr	r3, [pc, #80]	; (8003f8c <_fflush_r+0x6c>)
 8003f3c:	429c      	cmp	r4, r3
 8003f3e:	d11b      	bne.n	8003f78 <_fflush_r+0x58>
 8003f40:	686c      	ldr	r4, [r5, #4]
 8003f42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d0ef      	beq.n	8003f2a <_fflush_r+0xa>
 8003f4a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003f4c:	07d0      	lsls	r0, r2, #31
 8003f4e:	d404      	bmi.n	8003f5a <_fflush_r+0x3a>
 8003f50:	0599      	lsls	r1, r3, #22
 8003f52:	d402      	bmi.n	8003f5a <_fflush_r+0x3a>
 8003f54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003f56:	f000 f915 	bl	8004184 <__retarget_lock_acquire_recursive>
 8003f5a:	4628      	mov	r0, r5
 8003f5c:	4621      	mov	r1, r4
 8003f5e:	f7ff ff59 	bl	8003e14 <__sflush_r>
 8003f62:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003f64:	07da      	lsls	r2, r3, #31
 8003f66:	4605      	mov	r5, r0
 8003f68:	d4e0      	bmi.n	8003f2c <_fflush_r+0xc>
 8003f6a:	89a3      	ldrh	r3, [r4, #12]
 8003f6c:	059b      	lsls	r3, r3, #22
 8003f6e:	d4dd      	bmi.n	8003f2c <_fflush_r+0xc>
 8003f70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003f72:	f000 f908 	bl	8004186 <__retarget_lock_release_recursive>
 8003f76:	e7d9      	b.n	8003f2c <_fflush_r+0xc>
 8003f78:	4b05      	ldr	r3, [pc, #20]	; (8003f90 <_fflush_r+0x70>)
 8003f7a:	429c      	cmp	r4, r3
 8003f7c:	d101      	bne.n	8003f82 <_fflush_r+0x62>
 8003f7e:	68ac      	ldr	r4, [r5, #8]
 8003f80:	e7df      	b.n	8003f42 <_fflush_r+0x22>
 8003f82:	4b04      	ldr	r3, [pc, #16]	; (8003f94 <_fflush_r+0x74>)
 8003f84:	429c      	cmp	r4, r3
 8003f86:	bf08      	it	eq
 8003f88:	68ec      	ldreq	r4, [r5, #12]
 8003f8a:	e7da      	b.n	8003f42 <_fflush_r+0x22>
 8003f8c:	08004c00 	.word	0x08004c00
 8003f90:	08004c20 	.word	0x08004c20
 8003f94:	08004be0 	.word	0x08004be0

08003f98 <std>:
 8003f98:	2300      	movs	r3, #0
 8003f9a:	b510      	push	{r4, lr}
 8003f9c:	4604      	mov	r4, r0
 8003f9e:	e9c0 3300 	strd	r3, r3, [r0]
 8003fa2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003fa6:	6083      	str	r3, [r0, #8]
 8003fa8:	8181      	strh	r1, [r0, #12]
 8003faa:	6643      	str	r3, [r0, #100]	; 0x64
 8003fac:	81c2      	strh	r2, [r0, #14]
 8003fae:	6183      	str	r3, [r0, #24]
 8003fb0:	4619      	mov	r1, r3
 8003fb2:	2208      	movs	r2, #8
 8003fb4:	305c      	adds	r0, #92	; 0x5c
 8003fb6:	f7ff fe4d 	bl	8003c54 <memset>
 8003fba:	4b05      	ldr	r3, [pc, #20]	; (8003fd0 <std+0x38>)
 8003fbc:	6263      	str	r3, [r4, #36]	; 0x24
 8003fbe:	4b05      	ldr	r3, [pc, #20]	; (8003fd4 <std+0x3c>)
 8003fc0:	62a3      	str	r3, [r4, #40]	; 0x28
 8003fc2:	4b05      	ldr	r3, [pc, #20]	; (8003fd8 <std+0x40>)
 8003fc4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003fc6:	4b05      	ldr	r3, [pc, #20]	; (8003fdc <std+0x44>)
 8003fc8:	6224      	str	r4, [r4, #32]
 8003fca:	6323      	str	r3, [r4, #48]	; 0x30
 8003fcc:	bd10      	pop	{r4, pc}
 8003fce:	bf00      	nop
 8003fd0:	080049a1 	.word	0x080049a1
 8003fd4:	080049c3 	.word	0x080049c3
 8003fd8:	080049fb 	.word	0x080049fb
 8003fdc:	08004a1f 	.word	0x08004a1f

08003fe0 <_cleanup_r>:
 8003fe0:	4901      	ldr	r1, [pc, #4]	; (8003fe8 <_cleanup_r+0x8>)
 8003fe2:	f000 b8af 	b.w	8004144 <_fwalk_reent>
 8003fe6:	bf00      	nop
 8003fe8:	08003f21 	.word	0x08003f21

08003fec <__sfmoreglue>:
 8003fec:	b570      	push	{r4, r5, r6, lr}
 8003fee:	1e4a      	subs	r2, r1, #1
 8003ff0:	2568      	movs	r5, #104	; 0x68
 8003ff2:	4355      	muls	r5, r2
 8003ff4:	460e      	mov	r6, r1
 8003ff6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003ffa:	f000 f979 	bl	80042f0 <_malloc_r>
 8003ffe:	4604      	mov	r4, r0
 8004000:	b140      	cbz	r0, 8004014 <__sfmoreglue+0x28>
 8004002:	2100      	movs	r1, #0
 8004004:	e9c0 1600 	strd	r1, r6, [r0]
 8004008:	300c      	adds	r0, #12
 800400a:	60a0      	str	r0, [r4, #8]
 800400c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004010:	f7ff fe20 	bl	8003c54 <memset>
 8004014:	4620      	mov	r0, r4
 8004016:	bd70      	pop	{r4, r5, r6, pc}

08004018 <__sfp_lock_acquire>:
 8004018:	4801      	ldr	r0, [pc, #4]	; (8004020 <__sfp_lock_acquire+0x8>)
 800401a:	f000 b8b3 	b.w	8004184 <__retarget_lock_acquire_recursive>
 800401e:	bf00      	nop
 8004020:	20000220 	.word	0x20000220

08004024 <__sfp_lock_release>:
 8004024:	4801      	ldr	r0, [pc, #4]	; (800402c <__sfp_lock_release+0x8>)
 8004026:	f000 b8ae 	b.w	8004186 <__retarget_lock_release_recursive>
 800402a:	bf00      	nop
 800402c:	20000220 	.word	0x20000220

08004030 <__sinit_lock_acquire>:
 8004030:	4801      	ldr	r0, [pc, #4]	; (8004038 <__sinit_lock_acquire+0x8>)
 8004032:	f000 b8a7 	b.w	8004184 <__retarget_lock_acquire_recursive>
 8004036:	bf00      	nop
 8004038:	2000021b 	.word	0x2000021b

0800403c <__sinit_lock_release>:
 800403c:	4801      	ldr	r0, [pc, #4]	; (8004044 <__sinit_lock_release+0x8>)
 800403e:	f000 b8a2 	b.w	8004186 <__retarget_lock_release_recursive>
 8004042:	bf00      	nop
 8004044:	2000021b 	.word	0x2000021b

08004048 <__sinit>:
 8004048:	b510      	push	{r4, lr}
 800404a:	4604      	mov	r4, r0
 800404c:	f7ff fff0 	bl	8004030 <__sinit_lock_acquire>
 8004050:	69a3      	ldr	r3, [r4, #24]
 8004052:	b11b      	cbz	r3, 800405c <__sinit+0x14>
 8004054:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004058:	f7ff bff0 	b.w	800403c <__sinit_lock_release>
 800405c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004060:	6523      	str	r3, [r4, #80]	; 0x50
 8004062:	4b13      	ldr	r3, [pc, #76]	; (80040b0 <__sinit+0x68>)
 8004064:	4a13      	ldr	r2, [pc, #76]	; (80040b4 <__sinit+0x6c>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	62a2      	str	r2, [r4, #40]	; 0x28
 800406a:	42a3      	cmp	r3, r4
 800406c:	bf04      	itt	eq
 800406e:	2301      	moveq	r3, #1
 8004070:	61a3      	streq	r3, [r4, #24]
 8004072:	4620      	mov	r0, r4
 8004074:	f000 f820 	bl	80040b8 <__sfp>
 8004078:	6060      	str	r0, [r4, #4]
 800407a:	4620      	mov	r0, r4
 800407c:	f000 f81c 	bl	80040b8 <__sfp>
 8004080:	60a0      	str	r0, [r4, #8]
 8004082:	4620      	mov	r0, r4
 8004084:	f000 f818 	bl	80040b8 <__sfp>
 8004088:	2200      	movs	r2, #0
 800408a:	60e0      	str	r0, [r4, #12]
 800408c:	2104      	movs	r1, #4
 800408e:	6860      	ldr	r0, [r4, #4]
 8004090:	f7ff ff82 	bl	8003f98 <std>
 8004094:	68a0      	ldr	r0, [r4, #8]
 8004096:	2201      	movs	r2, #1
 8004098:	2109      	movs	r1, #9
 800409a:	f7ff ff7d 	bl	8003f98 <std>
 800409e:	68e0      	ldr	r0, [r4, #12]
 80040a0:	2202      	movs	r2, #2
 80040a2:	2112      	movs	r1, #18
 80040a4:	f7ff ff78 	bl	8003f98 <std>
 80040a8:	2301      	movs	r3, #1
 80040aa:	61a3      	str	r3, [r4, #24]
 80040ac:	e7d2      	b.n	8004054 <__sinit+0xc>
 80040ae:	bf00      	nop
 80040b0:	08004bdc 	.word	0x08004bdc
 80040b4:	08003fe1 	.word	0x08003fe1

080040b8 <__sfp>:
 80040b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040ba:	4607      	mov	r7, r0
 80040bc:	f7ff ffac 	bl	8004018 <__sfp_lock_acquire>
 80040c0:	4b1e      	ldr	r3, [pc, #120]	; (800413c <__sfp+0x84>)
 80040c2:	681e      	ldr	r6, [r3, #0]
 80040c4:	69b3      	ldr	r3, [r6, #24]
 80040c6:	b913      	cbnz	r3, 80040ce <__sfp+0x16>
 80040c8:	4630      	mov	r0, r6
 80040ca:	f7ff ffbd 	bl	8004048 <__sinit>
 80040ce:	3648      	adds	r6, #72	; 0x48
 80040d0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80040d4:	3b01      	subs	r3, #1
 80040d6:	d503      	bpl.n	80040e0 <__sfp+0x28>
 80040d8:	6833      	ldr	r3, [r6, #0]
 80040da:	b30b      	cbz	r3, 8004120 <__sfp+0x68>
 80040dc:	6836      	ldr	r6, [r6, #0]
 80040de:	e7f7      	b.n	80040d0 <__sfp+0x18>
 80040e0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80040e4:	b9d5      	cbnz	r5, 800411c <__sfp+0x64>
 80040e6:	4b16      	ldr	r3, [pc, #88]	; (8004140 <__sfp+0x88>)
 80040e8:	60e3      	str	r3, [r4, #12]
 80040ea:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80040ee:	6665      	str	r5, [r4, #100]	; 0x64
 80040f0:	f000 f847 	bl	8004182 <__retarget_lock_init_recursive>
 80040f4:	f7ff ff96 	bl	8004024 <__sfp_lock_release>
 80040f8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80040fc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004100:	6025      	str	r5, [r4, #0]
 8004102:	61a5      	str	r5, [r4, #24]
 8004104:	2208      	movs	r2, #8
 8004106:	4629      	mov	r1, r5
 8004108:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800410c:	f7ff fda2 	bl	8003c54 <memset>
 8004110:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004114:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004118:	4620      	mov	r0, r4
 800411a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800411c:	3468      	adds	r4, #104	; 0x68
 800411e:	e7d9      	b.n	80040d4 <__sfp+0x1c>
 8004120:	2104      	movs	r1, #4
 8004122:	4638      	mov	r0, r7
 8004124:	f7ff ff62 	bl	8003fec <__sfmoreglue>
 8004128:	4604      	mov	r4, r0
 800412a:	6030      	str	r0, [r6, #0]
 800412c:	2800      	cmp	r0, #0
 800412e:	d1d5      	bne.n	80040dc <__sfp+0x24>
 8004130:	f7ff ff78 	bl	8004024 <__sfp_lock_release>
 8004134:	230c      	movs	r3, #12
 8004136:	603b      	str	r3, [r7, #0]
 8004138:	e7ee      	b.n	8004118 <__sfp+0x60>
 800413a:	bf00      	nop
 800413c:	08004bdc 	.word	0x08004bdc
 8004140:	ffff0001 	.word	0xffff0001

08004144 <_fwalk_reent>:
 8004144:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004148:	4606      	mov	r6, r0
 800414a:	4688      	mov	r8, r1
 800414c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004150:	2700      	movs	r7, #0
 8004152:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004156:	f1b9 0901 	subs.w	r9, r9, #1
 800415a:	d505      	bpl.n	8004168 <_fwalk_reent+0x24>
 800415c:	6824      	ldr	r4, [r4, #0]
 800415e:	2c00      	cmp	r4, #0
 8004160:	d1f7      	bne.n	8004152 <_fwalk_reent+0xe>
 8004162:	4638      	mov	r0, r7
 8004164:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004168:	89ab      	ldrh	r3, [r5, #12]
 800416a:	2b01      	cmp	r3, #1
 800416c:	d907      	bls.n	800417e <_fwalk_reent+0x3a>
 800416e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004172:	3301      	adds	r3, #1
 8004174:	d003      	beq.n	800417e <_fwalk_reent+0x3a>
 8004176:	4629      	mov	r1, r5
 8004178:	4630      	mov	r0, r6
 800417a:	47c0      	blx	r8
 800417c:	4307      	orrs	r7, r0
 800417e:	3568      	adds	r5, #104	; 0x68
 8004180:	e7e9      	b.n	8004156 <_fwalk_reent+0x12>

08004182 <__retarget_lock_init_recursive>:
 8004182:	4770      	bx	lr

08004184 <__retarget_lock_acquire_recursive>:
 8004184:	4770      	bx	lr

08004186 <__retarget_lock_release_recursive>:
 8004186:	4770      	bx	lr

08004188 <__swhatbuf_r>:
 8004188:	b570      	push	{r4, r5, r6, lr}
 800418a:	460e      	mov	r6, r1
 800418c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004190:	2900      	cmp	r1, #0
 8004192:	b096      	sub	sp, #88	; 0x58
 8004194:	4614      	mov	r4, r2
 8004196:	461d      	mov	r5, r3
 8004198:	da07      	bge.n	80041aa <__swhatbuf_r+0x22>
 800419a:	2300      	movs	r3, #0
 800419c:	602b      	str	r3, [r5, #0]
 800419e:	89b3      	ldrh	r3, [r6, #12]
 80041a0:	061a      	lsls	r2, r3, #24
 80041a2:	d410      	bmi.n	80041c6 <__swhatbuf_r+0x3e>
 80041a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80041a8:	e00e      	b.n	80041c8 <__swhatbuf_r+0x40>
 80041aa:	466a      	mov	r2, sp
 80041ac:	f000 fc5e 	bl	8004a6c <_fstat_r>
 80041b0:	2800      	cmp	r0, #0
 80041b2:	dbf2      	blt.n	800419a <__swhatbuf_r+0x12>
 80041b4:	9a01      	ldr	r2, [sp, #4]
 80041b6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80041ba:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80041be:	425a      	negs	r2, r3
 80041c0:	415a      	adcs	r2, r3
 80041c2:	602a      	str	r2, [r5, #0]
 80041c4:	e7ee      	b.n	80041a4 <__swhatbuf_r+0x1c>
 80041c6:	2340      	movs	r3, #64	; 0x40
 80041c8:	2000      	movs	r0, #0
 80041ca:	6023      	str	r3, [r4, #0]
 80041cc:	b016      	add	sp, #88	; 0x58
 80041ce:	bd70      	pop	{r4, r5, r6, pc}

080041d0 <__smakebuf_r>:
 80041d0:	898b      	ldrh	r3, [r1, #12]
 80041d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80041d4:	079d      	lsls	r5, r3, #30
 80041d6:	4606      	mov	r6, r0
 80041d8:	460c      	mov	r4, r1
 80041da:	d507      	bpl.n	80041ec <__smakebuf_r+0x1c>
 80041dc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80041e0:	6023      	str	r3, [r4, #0]
 80041e2:	6123      	str	r3, [r4, #16]
 80041e4:	2301      	movs	r3, #1
 80041e6:	6163      	str	r3, [r4, #20]
 80041e8:	b002      	add	sp, #8
 80041ea:	bd70      	pop	{r4, r5, r6, pc}
 80041ec:	ab01      	add	r3, sp, #4
 80041ee:	466a      	mov	r2, sp
 80041f0:	f7ff ffca 	bl	8004188 <__swhatbuf_r>
 80041f4:	9900      	ldr	r1, [sp, #0]
 80041f6:	4605      	mov	r5, r0
 80041f8:	4630      	mov	r0, r6
 80041fa:	f000 f879 	bl	80042f0 <_malloc_r>
 80041fe:	b948      	cbnz	r0, 8004214 <__smakebuf_r+0x44>
 8004200:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004204:	059a      	lsls	r2, r3, #22
 8004206:	d4ef      	bmi.n	80041e8 <__smakebuf_r+0x18>
 8004208:	f023 0303 	bic.w	r3, r3, #3
 800420c:	f043 0302 	orr.w	r3, r3, #2
 8004210:	81a3      	strh	r3, [r4, #12]
 8004212:	e7e3      	b.n	80041dc <__smakebuf_r+0xc>
 8004214:	4b0d      	ldr	r3, [pc, #52]	; (800424c <__smakebuf_r+0x7c>)
 8004216:	62b3      	str	r3, [r6, #40]	; 0x28
 8004218:	89a3      	ldrh	r3, [r4, #12]
 800421a:	6020      	str	r0, [r4, #0]
 800421c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004220:	81a3      	strh	r3, [r4, #12]
 8004222:	9b00      	ldr	r3, [sp, #0]
 8004224:	6163      	str	r3, [r4, #20]
 8004226:	9b01      	ldr	r3, [sp, #4]
 8004228:	6120      	str	r0, [r4, #16]
 800422a:	b15b      	cbz	r3, 8004244 <__smakebuf_r+0x74>
 800422c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004230:	4630      	mov	r0, r6
 8004232:	f000 fc2d 	bl	8004a90 <_isatty_r>
 8004236:	b128      	cbz	r0, 8004244 <__smakebuf_r+0x74>
 8004238:	89a3      	ldrh	r3, [r4, #12]
 800423a:	f023 0303 	bic.w	r3, r3, #3
 800423e:	f043 0301 	orr.w	r3, r3, #1
 8004242:	81a3      	strh	r3, [r4, #12]
 8004244:	89a0      	ldrh	r0, [r4, #12]
 8004246:	4305      	orrs	r5, r0
 8004248:	81a5      	strh	r5, [r4, #12]
 800424a:	e7cd      	b.n	80041e8 <__smakebuf_r+0x18>
 800424c:	08003fe1 	.word	0x08003fe1

08004250 <_free_r>:
 8004250:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004252:	2900      	cmp	r1, #0
 8004254:	d048      	beq.n	80042e8 <_free_r+0x98>
 8004256:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800425a:	9001      	str	r0, [sp, #4]
 800425c:	2b00      	cmp	r3, #0
 800425e:	f1a1 0404 	sub.w	r4, r1, #4
 8004262:	bfb8      	it	lt
 8004264:	18e4      	addlt	r4, r4, r3
 8004266:	f000 fc35 	bl	8004ad4 <__malloc_lock>
 800426a:	4a20      	ldr	r2, [pc, #128]	; (80042ec <_free_r+0x9c>)
 800426c:	9801      	ldr	r0, [sp, #4]
 800426e:	6813      	ldr	r3, [r2, #0]
 8004270:	4615      	mov	r5, r2
 8004272:	b933      	cbnz	r3, 8004282 <_free_r+0x32>
 8004274:	6063      	str	r3, [r4, #4]
 8004276:	6014      	str	r4, [r2, #0]
 8004278:	b003      	add	sp, #12
 800427a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800427e:	f000 bc2f 	b.w	8004ae0 <__malloc_unlock>
 8004282:	42a3      	cmp	r3, r4
 8004284:	d90b      	bls.n	800429e <_free_r+0x4e>
 8004286:	6821      	ldr	r1, [r4, #0]
 8004288:	1862      	adds	r2, r4, r1
 800428a:	4293      	cmp	r3, r2
 800428c:	bf04      	itt	eq
 800428e:	681a      	ldreq	r2, [r3, #0]
 8004290:	685b      	ldreq	r3, [r3, #4]
 8004292:	6063      	str	r3, [r4, #4]
 8004294:	bf04      	itt	eq
 8004296:	1852      	addeq	r2, r2, r1
 8004298:	6022      	streq	r2, [r4, #0]
 800429a:	602c      	str	r4, [r5, #0]
 800429c:	e7ec      	b.n	8004278 <_free_r+0x28>
 800429e:	461a      	mov	r2, r3
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	b10b      	cbz	r3, 80042a8 <_free_r+0x58>
 80042a4:	42a3      	cmp	r3, r4
 80042a6:	d9fa      	bls.n	800429e <_free_r+0x4e>
 80042a8:	6811      	ldr	r1, [r2, #0]
 80042aa:	1855      	adds	r5, r2, r1
 80042ac:	42a5      	cmp	r5, r4
 80042ae:	d10b      	bne.n	80042c8 <_free_r+0x78>
 80042b0:	6824      	ldr	r4, [r4, #0]
 80042b2:	4421      	add	r1, r4
 80042b4:	1854      	adds	r4, r2, r1
 80042b6:	42a3      	cmp	r3, r4
 80042b8:	6011      	str	r1, [r2, #0]
 80042ba:	d1dd      	bne.n	8004278 <_free_r+0x28>
 80042bc:	681c      	ldr	r4, [r3, #0]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	6053      	str	r3, [r2, #4]
 80042c2:	4421      	add	r1, r4
 80042c4:	6011      	str	r1, [r2, #0]
 80042c6:	e7d7      	b.n	8004278 <_free_r+0x28>
 80042c8:	d902      	bls.n	80042d0 <_free_r+0x80>
 80042ca:	230c      	movs	r3, #12
 80042cc:	6003      	str	r3, [r0, #0]
 80042ce:	e7d3      	b.n	8004278 <_free_r+0x28>
 80042d0:	6825      	ldr	r5, [r4, #0]
 80042d2:	1961      	adds	r1, r4, r5
 80042d4:	428b      	cmp	r3, r1
 80042d6:	bf04      	itt	eq
 80042d8:	6819      	ldreq	r1, [r3, #0]
 80042da:	685b      	ldreq	r3, [r3, #4]
 80042dc:	6063      	str	r3, [r4, #4]
 80042de:	bf04      	itt	eq
 80042e0:	1949      	addeq	r1, r1, r5
 80042e2:	6021      	streq	r1, [r4, #0]
 80042e4:	6054      	str	r4, [r2, #4]
 80042e6:	e7c7      	b.n	8004278 <_free_r+0x28>
 80042e8:	b003      	add	sp, #12
 80042ea:	bd30      	pop	{r4, r5, pc}
 80042ec:	20000090 	.word	0x20000090

080042f0 <_malloc_r>:
 80042f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042f2:	1ccd      	adds	r5, r1, #3
 80042f4:	f025 0503 	bic.w	r5, r5, #3
 80042f8:	3508      	adds	r5, #8
 80042fa:	2d0c      	cmp	r5, #12
 80042fc:	bf38      	it	cc
 80042fe:	250c      	movcc	r5, #12
 8004300:	2d00      	cmp	r5, #0
 8004302:	4606      	mov	r6, r0
 8004304:	db01      	blt.n	800430a <_malloc_r+0x1a>
 8004306:	42a9      	cmp	r1, r5
 8004308:	d903      	bls.n	8004312 <_malloc_r+0x22>
 800430a:	230c      	movs	r3, #12
 800430c:	6033      	str	r3, [r6, #0]
 800430e:	2000      	movs	r0, #0
 8004310:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004312:	f000 fbdf 	bl	8004ad4 <__malloc_lock>
 8004316:	4921      	ldr	r1, [pc, #132]	; (800439c <_malloc_r+0xac>)
 8004318:	680a      	ldr	r2, [r1, #0]
 800431a:	4614      	mov	r4, r2
 800431c:	b99c      	cbnz	r4, 8004346 <_malloc_r+0x56>
 800431e:	4f20      	ldr	r7, [pc, #128]	; (80043a0 <_malloc_r+0xb0>)
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	b923      	cbnz	r3, 800432e <_malloc_r+0x3e>
 8004324:	4621      	mov	r1, r4
 8004326:	4630      	mov	r0, r6
 8004328:	f000 fb2a 	bl	8004980 <_sbrk_r>
 800432c:	6038      	str	r0, [r7, #0]
 800432e:	4629      	mov	r1, r5
 8004330:	4630      	mov	r0, r6
 8004332:	f000 fb25 	bl	8004980 <_sbrk_r>
 8004336:	1c43      	adds	r3, r0, #1
 8004338:	d123      	bne.n	8004382 <_malloc_r+0x92>
 800433a:	230c      	movs	r3, #12
 800433c:	6033      	str	r3, [r6, #0]
 800433e:	4630      	mov	r0, r6
 8004340:	f000 fbce 	bl	8004ae0 <__malloc_unlock>
 8004344:	e7e3      	b.n	800430e <_malloc_r+0x1e>
 8004346:	6823      	ldr	r3, [r4, #0]
 8004348:	1b5b      	subs	r3, r3, r5
 800434a:	d417      	bmi.n	800437c <_malloc_r+0x8c>
 800434c:	2b0b      	cmp	r3, #11
 800434e:	d903      	bls.n	8004358 <_malloc_r+0x68>
 8004350:	6023      	str	r3, [r4, #0]
 8004352:	441c      	add	r4, r3
 8004354:	6025      	str	r5, [r4, #0]
 8004356:	e004      	b.n	8004362 <_malloc_r+0x72>
 8004358:	6863      	ldr	r3, [r4, #4]
 800435a:	42a2      	cmp	r2, r4
 800435c:	bf0c      	ite	eq
 800435e:	600b      	streq	r3, [r1, #0]
 8004360:	6053      	strne	r3, [r2, #4]
 8004362:	4630      	mov	r0, r6
 8004364:	f000 fbbc 	bl	8004ae0 <__malloc_unlock>
 8004368:	f104 000b 	add.w	r0, r4, #11
 800436c:	1d23      	adds	r3, r4, #4
 800436e:	f020 0007 	bic.w	r0, r0, #7
 8004372:	1ac2      	subs	r2, r0, r3
 8004374:	d0cc      	beq.n	8004310 <_malloc_r+0x20>
 8004376:	1a1b      	subs	r3, r3, r0
 8004378:	50a3      	str	r3, [r4, r2]
 800437a:	e7c9      	b.n	8004310 <_malloc_r+0x20>
 800437c:	4622      	mov	r2, r4
 800437e:	6864      	ldr	r4, [r4, #4]
 8004380:	e7cc      	b.n	800431c <_malloc_r+0x2c>
 8004382:	1cc4      	adds	r4, r0, #3
 8004384:	f024 0403 	bic.w	r4, r4, #3
 8004388:	42a0      	cmp	r0, r4
 800438a:	d0e3      	beq.n	8004354 <_malloc_r+0x64>
 800438c:	1a21      	subs	r1, r4, r0
 800438e:	4630      	mov	r0, r6
 8004390:	f000 faf6 	bl	8004980 <_sbrk_r>
 8004394:	3001      	adds	r0, #1
 8004396:	d1dd      	bne.n	8004354 <_malloc_r+0x64>
 8004398:	e7cf      	b.n	800433a <_malloc_r+0x4a>
 800439a:	bf00      	nop
 800439c:	20000090 	.word	0x20000090
 80043a0:	20000094 	.word	0x20000094

080043a4 <__sfputc_r>:
 80043a4:	6893      	ldr	r3, [r2, #8]
 80043a6:	3b01      	subs	r3, #1
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	b410      	push	{r4}
 80043ac:	6093      	str	r3, [r2, #8]
 80043ae:	da08      	bge.n	80043c2 <__sfputc_r+0x1e>
 80043b0:	6994      	ldr	r4, [r2, #24]
 80043b2:	42a3      	cmp	r3, r4
 80043b4:	db01      	blt.n	80043ba <__sfputc_r+0x16>
 80043b6:	290a      	cmp	r1, #10
 80043b8:	d103      	bne.n	80043c2 <__sfputc_r+0x1e>
 80043ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80043be:	f7ff bc69 	b.w	8003c94 <__swbuf_r>
 80043c2:	6813      	ldr	r3, [r2, #0]
 80043c4:	1c58      	adds	r0, r3, #1
 80043c6:	6010      	str	r0, [r2, #0]
 80043c8:	7019      	strb	r1, [r3, #0]
 80043ca:	4608      	mov	r0, r1
 80043cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80043d0:	4770      	bx	lr

080043d2 <__sfputs_r>:
 80043d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043d4:	4606      	mov	r6, r0
 80043d6:	460f      	mov	r7, r1
 80043d8:	4614      	mov	r4, r2
 80043da:	18d5      	adds	r5, r2, r3
 80043dc:	42ac      	cmp	r4, r5
 80043de:	d101      	bne.n	80043e4 <__sfputs_r+0x12>
 80043e0:	2000      	movs	r0, #0
 80043e2:	e007      	b.n	80043f4 <__sfputs_r+0x22>
 80043e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043e8:	463a      	mov	r2, r7
 80043ea:	4630      	mov	r0, r6
 80043ec:	f7ff ffda 	bl	80043a4 <__sfputc_r>
 80043f0:	1c43      	adds	r3, r0, #1
 80043f2:	d1f3      	bne.n	80043dc <__sfputs_r+0xa>
 80043f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080043f8 <_vfiprintf_r>:
 80043f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043fc:	460d      	mov	r5, r1
 80043fe:	b09d      	sub	sp, #116	; 0x74
 8004400:	4614      	mov	r4, r2
 8004402:	4698      	mov	r8, r3
 8004404:	4606      	mov	r6, r0
 8004406:	b118      	cbz	r0, 8004410 <_vfiprintf_r+0x18>
 8004408:	6983      	ldr	r3, [r0, #24]
 800440a:	b90b      	cbnz	r3, 8004410 <_vfiprintf_r+0x18>
 800440c:	f7ff fe1c 	bl	8004048 <__sinit>
 8004410:	4b89      	ldr	r3, [pc, #548]	; (8004638 <_vfiprintf_r+0x240>)
 8004412:	429d      	cmp	r5, r3
 8004414:	d11b      	bne.n	800444e <_vfiprintf_r+0x56>
 8004416:	6875      	ldr	r5, [r6, #4]
 8004418:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800441a:	07d9      	lsls	r1, r3, #31
 800441c:	d405      	bmi.n	800442a <_vfiprintf_r+0x32>
 800441e:	89ab      	ldrh	r3, [r5, #12]
 8004420:	059a      	lsls	r2, r3, #22
 8004422:	d402      	bmi.n	800442a <_vfiprintf_r+0x32>
 8004424:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004426:	f7ff fead 	bl	8004184 <__retarget_lock_acquire_recursive>
 800442a:	89ab      	ldrh	r3, [r5, #12]
 800442c:	071b      	lsls	r3, r3, #28
 800442e:	d501      	bpl.n	8004434 <_vfiprintf_r+0x3c>
 8004430:	692b      	ldr	r3, [r5, #16]
 8004432:	b9eb      	cbnz	r3, 8004470 <_vfiprintf_r+0x78>
 8004434:	4629      	mov	r1, r5
 8004436:	4630      	mov	r0, r6
 8004438:	f7ff fc7e 	bl	8003d38 <__swsetup_r>
 800443c:	b1c0      	cbz	r0, 8004470 <_vfiprintf_r+0x78>
 800443e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004440:	07dc      	lsls	r4, r3, #31
 8004442:	d50e      	bpl.n	8004462 <_vfiprintf_r+0x6a>
 8004444:	f04f 30ff 	mov.w	r0, #4294967295
 8004448:	b01d      	add	sp, #116	; 0x74
 800444a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800444e:	4b7b      	ldr	r3, [pc, #492]	; (800463c <_vfiprintf_r+0x244>)
 8004450:	429d      	cmp	r5, r3
 8004452:	d101      	bne.n	8004458 <_vfiprintf_r+0x60>
 8004454:	68b5      	ldr	r5, [r6, #8]
 8004456:	e7df      	b.n	8004418 <_vfiprintf_r+0x20>
 8004458:	4b79      	ldr	r3, [pc, #484]	; (8004640 <_vfiprintf_r+0x248>)
 800445a:	429d      	cmp	r5, r3
 800445c:	bf08      	it	eq
 800445e:	68f5      	ldreq	r5, [r6, #12]
 8004460:	e7da      	b.n	8004418 <_vfiprintf_r+0x20>
 8004462:	89ab      	ldrh	r3, [r5, #12]
 8004464:	0598      	lsls	r0, r3, #22
 8004466:	d4ed      	bmi.n	8004444 <_vfiprintf_r+0x4c>
 8004468:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800446a:	f7ff fe8c 	bl	8004186 <__retarget_lock_release_recursive>
 800446e:	e7e9      	b.n	8004444 <_vfiprintf_r+0x4c>
 8004470:	2300      	movs	r3, #0
 8004472:	9309      	str	r3, [sp, #36]	; 0x24
 8004474:	2320      	movs	r3, #32
 8004476:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800447a:	f8cd 800c 	str.w	r8, [sp, #12]
 800447e:	2330      	movs	r3, #48	; 0x30
 8004480:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004644 <_vfiprintf_r+0x24c>
 8004484:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004488:	f04f 0901 	mov.w	r9, #1
 800448c:	4623      	mov	r3, r4
 800448e:	469a      	mov	sl, r3
 8004490:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004494:	b10a      	cbz	r2, 800449a <_vfiprintf_r+0xa2>
 8004496:	2a25      	cmp	r2, #37	; 0x25
 8004498:	d1f9      	bne.n	800448e <_vfiprintf_r+0x96>
 800449a:	ebba 0b04 	subs.w	fp, sl, r4
 800449e:	d00b      	beq.n	80044b8 <_vfiprintf_r+0xc0>
 80044a0:	465b      	mov	r3, fp
 80044a2:	4622      	mov	r2, r4
 80044a4:	4629      	mov	r1, r5
 80044a6:	4630      	mov	r0, r6
 80044a8:	f7ff ff93 	bl	80043d2 <__sfputs_r>
 80044ac:	3001      	adds	r0, #1
 80044ae:	f000 80aa 	beq.w	8004606 <_vfiprintf_r+0x20e>
 80044b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80044b4:	445a      	add	r2, fp
 80044b6:	9209      	str	r2, [sp, #36]	; 0x24
 80044b8:	f89a 3000 	ldrb.w	r3, [sl]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	f000 80a2 	beq.w	8004606 <_vfiprintf_r+0x20e>
 80044c2:	2300      	movs	r3, #0
 80044c4:	f04f 32ff 	mov.w	r2, #4294967295
 80044c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80044cc:	f10a 0a01 	add.w	sl, sl, #1
 80044d0:	9304      	str	r3, [sp, #16]
 80044d2:	9307      	str	r3, [sp, #28]
 80044d4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80044d8:	931a      	str	r3, [sp, #104]	; 0x68
 80044da:	4654      	mov	r4, sl
 80044dc:	2205      	movs	r2, #5
 80044de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80044e2:	4858      	ldr	r0, [pc, #352]	; (8004644 <_vfiprintf_r+0x24c>)
 80044e4:	f7fb fe9c 	bl	8000220 <memchr>
 80044e8:	9a04      	ldr	r2, [sp, #16]
 80044ea:	b9d8      	cbnz	r0, 8004524 <_vfiprintf_r+0x12c>
 80044ec:	06d1      	lsls	r1, r2, #27
 80044ee:	bf44      	itt	mi
 80044f0:	2320      	movmi	r3, #32
 80044f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80044f6:	0713      	lsls	r3, r2, #28
 80044f8:	bf44      	itt	mi
 80044fa:	232b      	movmi	r3, #43	; 0x2b
 80044fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004500:	f89a 3000 	ldrb.w	r3, [sl]
 8004504:	2b2a      	cmp	r3, #42	; 0x2a
 8004506:	d015      	beq.n	8004534 <_vfiprintf_r+0x13c>
 8004508:	9a07      	ldr	r2, [sp, #28]
 800450a:	4654      	mov	r4, sl
 800450c:	2000      	movs	r0, #0
 800450e:	f04f 0c0a 	mov.w	ip, #10
 8004512:	4621      	mov	r1, r4
 8004514:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004518:	3b30      	subs	r3, #48	; 0x30
 800451a:	2b09      	cmp	r3, #9
 800451c:	d94e      	bls.n	80045bc <_vfiprintf_r+0x1c4>
 800451e:	b1b0      	cbz	r0, 800454e <_vfiprintf_r+0x156>
 8004520:	9207      	str	r2, [sp, #28]
 8004522:	e014      	b.n	800454e <_vfiprintf_r+0x156>
 8004524:	eba0 0308 	sub.w	r3, r0, r8
 8004528:	fa09 f303 	lsl.w	r3, r9, r3
 800452c:	4313      	orrs	r3, r2
 800452e:	9304      	str	r3, [sp, #16]
 8004530:	46a2      	mov	sl, r4
 8004532:	e7d2      	b.n	80044da <_vfiprintf_r+0xe2>
 8004534:	9b03      	ldr	r3, [sp, #12]
 8004536:	1d19      	adds	r1, r3, #4
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	9103      	str	r1, [sp, #12]
 800453c:	2b00      	cmp	r3, #0
 800453e:	bfbb      	ittet	lt
 8004540:	425b      	neglt	r3, r3
 8004542:	f042 0202 	orrlt.w	r2, r2, #2
 8004546:	9307      	strge	r3, [sp, #28]
 8004548:	9307      	strlt	r3, [sp, #28]
 800454a:	bfb8      	it	lt
 800454c:	9204      	strlt	r2, [sp, #16]
 800454e:	7823      	ldrb	r3, [r4, #0]
 8004550:	2b2e      	cmp	r3, #46	; 0x2e
 8004552:	d10c      	bne.n	800456e <_vfiprintf_r+0x176>
 8004554:	7863      	ldrb	r3, [r4, #1]
 8004556:	2b2a      	cmp	r3, #42	; 0x2a
 8004558:	d135      	bne.n	80045c6 <_vfiprintf_r+0x1ce>
 800455a:	9b03      	ldr	r3, [sp, #12]
 800455c:	1d1a      	adds	r2, r3, #4
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	9203      	str	r2, [sp, #12]
 8004562:	2b00      	cmp	r3, #0
 8004564:	bfb8      	it	lt
 8004566:	f04f 33ff 	movlt.w	r3, #4294967295
 800456a:	3402      	adds	r4, #2
 800456c:	9305      	str	r3, [sp, #20]
 800456e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004654 <_vfiprintf_r+0x25c>
 8004572:	7821      	ldrb	r1, [r4, #0]
 8004574:	2203      	movs	r2, #3
 8004576:	4650      	mov	r0, sl
 8004578:	f7fb fe52 	bl	8000220 <memchr>
 800457c:	b140      	cbz	r0, 8004590 <_vfiprintf_r+0x198>
 800457e:	2340      	movs	r3, #64	; 0x40
 8004580:	eba0 000a 	sub.w	r0, r0, sl
 8004584:	fa03 f000 	lsl.w	r0, r3, r0
 8004588:	9b04      	ldr	r3, [sp, #16]
 800458a:	4303      	orrs	r3, r0
 800458c:	3401      	adds	r4, #1
 800458e:	9304      	str	r3, [sp, #16]
 8004590:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004594:	482c      	ldr	r0, [pc, #176]	; (8004648 <_vfiprintf_r+0x250>)
 8004596:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800459a:	2206      	movs	r2, #6
 800459c:	f7fb fe40 	bl	8000220 <memchr>
 80045a0:	2800      	cmp	r0, #0
 80045a2:	d03f      	beq.n	8004624 <_vfiprintf_r+0x22c>
 80045a4:	4b29      	ldr	r3, [pc, #164]	; (800464c <_vfiprintf_r+0x254>)
 80045a6:	bb1b      	cbnz	r3, 80045f0 <_vfiprintf_r+0x1f8>
 80045a8:	9b03      	ldr	r3, [sp, #12]
 80045aa:	3307      	adds	r3, #7
 80045ac:	f023 0307 	bic.w	r3, r3, #7
 80045b0:	3308      	adds	r3, #8
 80045b2:	9303      	str	r3, [sp, #12]
 80045b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80045b6:	443b      	add	r3, r7
 80045b8:	9309      	str	r3, [sp, #36]	; 0x24
 80045ba:	e767      	b.n	800448c <_vfiprintf_r+0x94>
 80045bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80045c0:	460c      	mov	r4, r1
 80045c2:	2001      	movs	r0, #1
 80045c4:	e7a5      	b.n	8004512 <_vfiprintf_r+0x11a>
 80045c6:	2300      	movs	r3, #0
 80045c8:	3401      	adds	r4, #1
 80045ca:	9305      	str	r3, [sp, #20]
 80045cc:	4619      	mov	r1, r3
 80045ce:	f04f 0c0a 	mov.w	ip, #10
 80045d2:	4620      	mov	r0, r4
 80045d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80045d8:	3a30      	subs	r2, #48	; 0x30
 80045da:	2a09      	cmp	r2, #9
 80045dc:	d903      	bls.n	80045e6 <_vfiprintf_r+0x1ee>
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d0c5      	beq.n	800456e <_vfiprintf_r+0x176>
 80045e2:	9105      	str	r1, [sp, #20]
 80045e4:	e7c3      	b.n	800456e <_vfiprintf_r+0x176>
 80045e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80045ea:	4604      	mov	r4, r0
 80045ec:	2301      	movs	r3, #1
 80045ee:	e7f0      	b.n	80045d2 <_vfiprintf_r+0x1da>
 80045f0:	ab03      	add	r3, sp, #12
 80045f2:	9300      	str	r3, [sp, #0]
 80045f4:	462a      	mov	r2, r5
 80045f6:	4b16      	ldr	r3, [pc, #88]	; (8004650 <_vfiprintf_r+0x258>)
 80045f8:	a904      	add	r1, sp, #16
 80045fa:	4630      	mov	r0, r6
 80045fc:	f3af 8000 	nop.w
 8004600:	4607      	mov	r7, r0
 8004602:	1c78      	adds	r0, r7, #1
 8004604:	d1d6      	bne.n	80045b4 <_vfiprintf_r+0x1bc>
 8004606:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004608:	07d9      	lsls	r1, r3, #31
 800460a:	d405      	bmi.n	8004618 <_vfiprintf_r+0x220>
 800460c:	89ab      	ldrh	r3, [r5, #12]
 800460e:	059a      	lsls	r2, r3, #22
 8004610:	d402      	bmi.n	8004618 <_vfiprintf_r+0x220>
 8004612:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004614:	f7ff fdb7 	bl	8004186 <__retarget_lock_release_recursive>
 8004618:	89ab      	ldrh	r3, [r5, #12]
 800461a:	065b      	lsls	r3, r3, #25
 800461c:	f53f af12 	bmi.w	8004444 <_vfiprintf_r+0x4c>
 8004620:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004622:	e711      	b.n	8004448 <_vfiprintf_r+0x50>
 8004624:	ab03      	add	r3, sp, #12
 8004626:	9300      	str	r3, [sp, #0]
 8004628:	462a      	mov	r2, r5
 800462a:	4b09      	ldr	r3, [pc, #36]	; (8004650 <_vfiprintf_r+0x258>)
 800462c:	a904      	add	r1, sp, #16
 800462e:	4630      	mov	r0, r6
 8004630:	f000 f880 	bl	8004734 <_printf_i>
 8004634:	e7e4      	b.n	8004600 <_vfiprintf_r+0x208>
 8004636:	bf00      	nop
 8004638:	08004c00 	.word	0x08004c00
 800463c:	08004c20 	.word	0x08004c20
 8004640:	08004be0 	.word	0x08004be0
 8004644:	08004c40 	.word	0x08004c40
 8004648:	08004c4a 	.word	0x08004c4a
 800464c:	00000000 	.word	0x00000000
 8004650:	080043d3 	.word	0x080043d3
 8004654:	08004c46 	.word	0x08004c46

08004658 <_printf_common>:
 8004658:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800465c:	4616      	mov	r6, r2
 800465e:	4699      	mov	r9, r3
 8004660:	688a      	ldr	r2, [r1, #8]
 8004662:	690b      	ldr	r3, [r1, #16]
 8004664:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004668:	4293      	cmp	r3, r2
 800466a:	bfb8      	it	lt
 800466c:	4613      	movlt	r3, r2
 800466e:	6033      	str	r3, [r6, #0]
 8004670:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004674:	4607      	mov	r7, r0
 8004676:	460c      	mov	r4, r1
 8004678:	b10a      	cbz	r2, 800467e <_printf_common+0x26>
 800467a:	3301      	adds	r3, #1
 800467c:	6033      	str	r3, [r6, #0]
 800467e:	6823      	ldr	r3, [r4, #0]
 8004680:	0699      	lsls	r1, r3, #26
 8004682:	bf42      	ittt	mi
 8004684:	6833      	ldrmi	r3, [r6, #0]
 8004686:	3302      	addmi	r3, #2
 8004688:	6033      	strmi	r3, [r6, #0]
 800468a:	6825      	ldr	r5, [r4, #0]
 800468c:	f015 0506 	ands.w	r5, r5, #6
 8004690:	d106      	bne.n	80046a0 <_printf_common+0x48>
 8004692:	f104 0a19 	add.w	sl, r4, #25
 8004696:	68e3      	ldr	r3, [r4, #12]
 8004698:	6832      	ldr	r2, [r6, #0]
 800469a:	1a9b      	subs	r3, r3, r2
 800469c:	42ab      	cmp	r3, r5
 800469e:	dc26      	bgt.n	80046ee <_printf_common+0x96>
 80046a0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80046a4:	1e13      	subs	r3, r2, #0
 80046a6:	6822      	ldr	r2, [r4, #0]
 80046a8:	bf18      	it	ne
 80046aa:	2301      	movne	r3, #1
 80046ac:	0692      	lsls	r2, r2, #26
 80046ae:	d42b      	bmi.n	8004708 <_printf_common+0xb0>
 80046b0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80046b4:	4649      	mov	r1, r9
 80046b6:	4638      	mov	r0, r7
 80046b8:	47c0      	blx	r8
 80046ba:	3001      	adds	r0, #1
 80046bc:	d01e      	beq.n	80046fc <_printf_common+0xa4>
 80046be:	6823      	ldr	r3, [r4, #0]
 80046c0:	68e5      	ldr	r5, [r4, #12]
 80046c2:	6832      	ldr	r2, [r6, #0]
 80046c4:	f003 0306 	and.w	r3, r3, #6
 80046c8:	2b04      	cmp	r3, #4
 80046ca:	bf08      	it	eq
 80046cc:	1aad      	subeq	r5, r5, r2
 80046ce:	68a3      	ldr	r3, [r4, #8]
 80046d0:	6922      	ldr	r2, [r4, #16]
 80046d2:	bf0c      	ite	eq
 80046d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80046d8:	2500      	movne	r5, #0
 80046da:	4293      	cmp	r3, r2
 80046dc:	bfc4      	itt	gt
 80046de:	1a9b      	subgt	r3, r3, r2
 80046e0:	18ed      	addgt	r5, r5, r3
 80046e2:	2600      	movs	r6, #0
 80046e4:	341a      	adds	r4, #26
 80046e6:	42b5      	cmp	r5, r6
 80046e8:	d11a      	bne.n	8004720 <_printf_common+0xc8>
 80046ea:	2000      	movs	r0, #0
 80046ec:	e008      	b.n	8004700 <_printf_common+0xa8>
 80046ee:	2301      	movs	r3, #1
 80046f0:	4652      	mov	r2, sl
 80046f2:	4649      	mov	r1, r9
 80046f4:	4638      	mov	r0, r7
 80046f6:	47c0      	blx	r8
 80046f8:	3001      	adds	r0, #1
 80046fa:	d103      	bne.n	8004704 <_printf_common+0xac>
 80046fc:	f04f 30ff 	mov.w	r0, #4294967295
 8004700:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004704:	3501      	adds	r5, #1
 8004706:	e7c6      	b.n	8004696 <_printf_common+0x3e>
 8004708:	18e1      	adds	r1, r4, r3
 800470a:	1c5a      	adds	r2, r3, #1
 800470c:	2030      	movs	r0, #48	; 0x30
 800470e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004712:	4422      	add	r2, r4
 8004714:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004718:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800471c:	3302      	adds	r3, #2
 800471e:	e7c7      	b.n	80046b0 <_printf_common+0x58>
 8004720:	2301      	movs	r3, #1
 8004722:	4622      	mov	r2, r4
 8004724:	4649      	mov	r1, r9
 8004726:	4638      	mov	r0, r7
 8004728:	47c0      	blx	r8
 800472a:	3001      	adds	r0, #1
 800472c:	d0e6      	beq.n	80046fc <_printf_common+0xa4>
 800472e:	3601      	adds	r6, #1
 8004730:	e7d9      	b.n	80046e6 <_printf_common+0x8e>
	...

08004734 <_printf_i>:
 8004734:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004738:	460c      	mov	r4, r1
 800473a:	4691      	mov	r9, r2
 800473c:	7e27      	ldrb	r7, [r4, #24]
 800473e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004740:	2f78      	cmp	r7, #120	; 0x78
 8004742:	4680      	mov	r8, r0
 8004744:	469a      	mov	sl, r3
 8004746:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800474a:	d807      	bhi.n	800475c <_printf_i+0x28>
 800474c:	2f62      	cmp	r7, #98	; 0x62
 800474e:	d80a      	bhi.n	8004766 <_printf_i+0x32>
 8004750:	2f00      	cmp	r7, #0
 8004752:	f000 80d8 	beq.w	8004906 <_printf_i+0x1d2>
 8004756:	2f58      	cmp	r7, #88	; 0x58
 8004758:	f000 80a3 	beq.w	80048a2 <_printf_i+0x16e>
 800475c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004760:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004764:	e03a      	b.n	80047dc <_printf_i+0xa8>
 8004766:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800476a:	2b15      	cmp	r3, #21
 800476c:	d8f6      	bhi.n	800475c <_printf_i+0x28>
 800476e:	a001      	add	r0, pc, #4	; (adr r0, 8004774 <_printf_i+0x40>)
 8004770:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004774:	080047cd 	.word	0x080047cd
 8004778:	080047e1 	.word	0x080047e1
 800477c:	0800475d 	.word	0x0800475d
 8004780:	0800475d 	.word	0x0800475d
 8004784:	0800475d 	.word	0x0800475d
 8004788:	0800475d 	.word	0x0800475d
 800478c:	080047e1 	.word	0x080047e1
 8004790:	0800475d 	.word	0x0800475d
 8004794:	0800475d 	.word	0x0800475d
 8004798:	0800475d 	.word	0x0800475d
 800479c:	0800475d 	.word	0x0800475d
 80047a0:	080048ed 	.word	0x080048ed
 80047a4:	08004811 	.word	0x08004811
 80047a8:	080048cf 	.word	0x080048cf
 80047ac:	0800475d 	.word	0x0800475d
 80047b0:	0800475d 	.word	0x0800475d
 80047b4:	0800490f 	.word	0x0800490f
 80047b8:	0800475d 	.word	0x0800475d
 80047bc:	08004811 	.word	0x08004811
 80047c0:	0800475d 	.word	0x0800475d
 80047c4:	0800475d 	.word	0x0800475d
 80047c8:	080048d7 	.word	0x080048d7
 80047cc:	680b      	ldr	r3, [r1, #0]
 80047ce:	1d1a      	adds	r2, r3, #4
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	600a      	str	r2, [r1, #0]
 80047d4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80047d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80047dc:	2301      	movs	r3, #1
 80047de:	e0a3      	b.n	8004928 <_printf_i+0x1f4>
 80047e0:	6825      	ldr	r5, [r4, #0]
 80047e2:	6808      	ldr	r0, [r1, #0]
 80047e4:	062e      	lsls	r6, r5, #24
 80047e6:	f100 0304 	add.w	r3, r0, #4
 80047ea:	d50a      	bpl.n	8004802 <_printf_i+0xce>
 80047ec:	6805      	ldr	r5, [r0, #0]
 80047ee:	600b      	str	r3, [r1, #0]
 80047f0:	2d00      	cmp	r5, #0
 80047f2:	da03      	bge.n	80047fc <_printf_i+0xc8>
 80047f4:	232d      	movs	r3, #45	; 0x2d
 80047f6:	426d      	negs	r5, r5
 80047f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80047fc:	485e      	ldr	r0, [pc, #376]	; (8004978 <_printf_i+0x244>)
 80047fe:	230a      	movs	r3, #10
 8004800:	e019      	b.n	8004836 <_printf_i+0x102>
 8004802:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004806:	6805      	ldr	r5, [r0, #0]
 8004808:	600b      	str	r3, [r1, #0]
 800480a:	bf18      	it	ne
 800480c:	b22d      	sxthne	r5, r5
 800480e:	e7ef      	b.n	80047f0 <_printf_i+0xbc>
 8004810:	680b      	ldr	r3, [r1, #0]
 8004812:	6825      	ldr	r5, [r4, #0]
 8004814:	1d18      	adds	r0, r3, #4
 8004816:	6008      	str	r0, [r1, #0]
 8004818:	0628      	lsls	r0, r5, #24
 800481a:	d501      	bpl.n	8004820 <_printf_i+0xec>
 800481c:	681d      	ldr	r5, [r3, #0]
 800481e:	e002      	b.n	8004826 <_printf_i+0xf2>
 8004820:	0669      	lsls	r1, r5, #25
 8004822:	d5fb      	bpl.n	800481c <_printf_i+0xe8>
 8004824:	881d      	ldrh	r5, [r3, #0]
 8004826:	4854      	ldr	r0, [pc, #336]	; (8004978 <_printf_i+0x244>)
 8004828:	2f6f      	cmp	r7, #111	; 0x6f
 800482a:	bf0c      	ite	eq
 800482c:	2308      	moveq	r3, #8
 800482e:	230a      	movne	r3, #10
 8004830:	2100      	movs	r1, #0
 8004832:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004836:	6866      	ldr	r6, [r4, #4]
 8004838:	60a6      	str	r6, [r4, #8]
 800483a:	2e00      	cmp	r6, #0
 800483c:	bfa2      	ittt	ge
 800483e:	6821      	ldrge	r1, [r4, #0]
 8004840:	f021 0104 	bicge.w	r1, r1, #4
 8004844:	6021      	strge	r1, [r4, #0]
 8004846:	b90d      	cbnz	r5, 800484c <_printf_i+0x118>
 8004848:	2e00      	cmp	r6, #0
 800484a:	d04d      	beq.n	80048e8 <_printf_i+0x1b4>
 800484c:	4616      	mov	r6, r2
 800484e:	fbb5 f1f3 	udiv	r1, r5, r3
 8004852:	fb03 5711 	mls	r7, r3, r1, r5
 8004856:	5dc7      	ldrb	r7, [r0, r7]
 8004858:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800485c:	462f      	mov	r7, r5
 800485e:	42bb      	cmp	r3, r7
 8004860:	460d      	mov	r5, r1
 8004862:	d9f4      	bls.n	800484e <_printf_i+0x11a>
 8004864:	2b08      	cmp	r3, #8
 8004866:	d10b      	bne.n	8004880 <_printf_i+0x14c>
 8004868:	6823      	ldr	r3, [r4, #0]
 800486a:	07df      	lsls	r7, r3, #31
 800486c:	d508      	bpl.n	8004880 <_printf_i+0x14c>
 800486e:	6923      	ldr	r3, [r4, #16]
 8004870:	6861      	ldr	r1, [r4, #4]
 8004872:	4299      	cmp	r1, r3
 8004874:	bfde      	ittt	le
 8004876:	2330      	movle	r3, #48	; 0x30
 8004878:	f806 3c01 	strble.w	r3, [r6, #-1]
 800487c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004880:	1b92      	subs	r2, r2, r6
 8004882:	6122      	str	r2, [r4, #16]
 8004884:	f8cd a000 	str.w	sl, [sp]
 8004888:	464b      	mov	r3, r9
 800488a:	aa03      	add	r2, sp, #12
 800488c:	4621      	mov	r1, r4
 800488e:	4640      	mov	r0, r8
 8004890:	f7ff fee2 	bl	8004658 <_printf_common>
 8004894:	3001      	adds	r0, #1
 8004896:	d14c      	bne.n	8004932 <_printf_i+0x1fe>
 8004898:	f04f 30ff 	mov.w	r0, #4294967295
 800489c:	b004      	add	sp, #16
 800489e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048a2:	4835      	ldr	r0, [pc, #212]	; (8004978 <_printf_i+0x244>)
 80048a4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80048a8:	6823      	ldr	r3, [r4, #0]
 80048aa:	680e      	ldr	r6, [r1, #0]
 80048ac:	061f      	lsls	r7, r3, #24
 80048ae:	f856 5b04 	ldr.w	r5, [r6], #4
 80048b2:	600e      	str	r6, [r1, #0]
 80048b4:	d514      	bpl.n	80048e0 <_printf_i+0x1ac>
 80048b6:	07d9      	lsls	r1, r3, #31
 80048b8:	bf44      	itt	mi
 80048ba:	f043 0320 	orrmi.w	r3, r3, #32
 80048be:	6023      	strmi	r3, [r4, #0]
 80048c0:	b91d      	cbnz	r5, 80048ca <_printf_i+0x196>
 80048c2:	6823      	ldr	r3, [r4, #0]
 80048c4:	f023 0320 	bic.w	r3, r3, #32
 80048c8:	6023      	str	r3, [r4, #0]
 80048ca:	2310      	movs	r3, #16
 80048cc:	e7b0      	b.n	8004830 <_printf_i+0xfc>
 80048ce:	6823      	ldr	r3, [r4, #0]
 80048d0:	f043 0320 	orr.w	r3, r3, #32
 80048d4:	6023      	str	r3, [r4, #0]
 80048d6:	2378      	movs	r3, #120	; 0x78
 80048d8:	4828      	ldr	r0, [pc, #160]	; (800497c <_printf_i+0x248>)
 80048da:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80048de:	e7e3      	b.n	80048a8 <_printf_i+0x174>
 80048e0:	065e      	lsls	r6, r3, #25
 80048e2:	bf48      	it	mi
 80048e4:	b2ad      	uxthmi	r5, r5
 80048e6:	e7e6      	b.n	80048b6 <_printf_i+0x182>
 80048e8:	4616      	mov	r6, r2
 80048ea:	e7bb      	b.n	8004864 <_printf_i+0x130>
 80048ec:	680b      	ldr	r3, [r1, #0]
 80048ee:	6826      	ldr	r6, [r4, #0]
 80048f0:	6960      	ldr	r0, [r4, #20]
 80048f2:	1d1d      	adds	r5, r3, #4
 80048f4:	600d      	str	r5, [r1, #0]
 80048f6:	0635      	lsls	r5, r6, #24
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	d501      	bpl.n	8004900 <_printf_i+0x1cc>
 80048fc:	6018      	str	r0, [r3, #0]
 80048fe:	e002      	b.n	8004906 <_printf_i+0x1d2>
 8004900:	0671      	lsls	r1, r6, #25
 8004902:	d5fb      	bpl.n	80048fc <_printf_i+0x1c8>
 8004904:	8018      	strh	r0, [r3, #0]
 8004906:	2300      	movs	r3, #0
 8004908:	6123      	str	r3, [r4, #16]
 800490a:	4616      	mov	r6, r2
 800490c:	e7ba      	b.n	8004884 <_printf_i+0x150>
 800490e:	680b      	ldr	r3, [r1, #0]
 8004910:	1d1a      	adds	r2, r3, #4
 8004912:	600a      	str	r2, [r1, #0]
 8004914:	681e      	ldr	r6, [r3, #0]
 8004916:	6862      	ldr	r2, [r4, #4]
 8004918:	2100      	movs	r1, #0
 800491a:	4630      	mov	r0, r6
 800491c:	f7fb fc80 	bl	8000220 <memchr>
 8004920:	b108      	cbz	r0, 8004926 <_printf_i+0x1f2>
 8004922:	1b80      	subs	r0, r0, r6
 8004924:	6060      	str	r0, [r4, #4]
 8004926:	6863      	ldr	r3, [r4, #4]
 8004928:	6123      	str	r3, [r4, #16]
 800492a:	2300      	movs	r3, #0
 800492c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004930:	e7a8      	b.n	8004884 <_printf_i+0x150>
 8004932:	6923      	ldr	r3, [r4, #16]
 8004934:	4632      	mov	r2, r6
 8004936:	4649      	mov	r1, r9
 8004938:	4640      	mov	r0, r8
 800493a:	47d0      	blx	sl
 800493c:	3001      	adds	r0, #1
 800493e:	d0ab      	beq.n	8004898 <_printf_i+0x164>
 8004940:	6823      	ldr	r3, [r4, #0]
 8004942:	079b      	lsls	r3, r3, #30
 8004944:	d413      	bmi.n	800496e <_printf_i+0x23a>
 8004946:	68e0      	ldr	r0, [r4, #12]
 8004948:	9b03      	ldr	r3, [sp, #12]
 800494a:	4298      	cmp	r0, r3
 800494c:	bfb8      	it	lt
 800494e:	4618      	movlt	r0, r3
 8004950:	e7a4      	b.n	800489c <_printf_i+0x168>
 8004952:	2301      	movs	r3, #1
 8004954:	4632      	mov	r2, r6
 8004956:	4649      	mov	r1, r9
 8004958:	4640      	mov	r0, r8
 800495a:	47d0      	blx	sl
 800495c:	3001      	adds	r0, #1
 800495e:	d09b      	beq.n	8004898 <_printf_i+0x164>
 8004960:	3501      	adds	r5, #1
 8004962:	68e3      	ldr	r3, [r4, #12]
 8004964:	9903      	ldr	r1, [sp, #12]
 8004966:	1a5b      	subs	r3, r3, r1
 8004968:	42ab      	cmp	r3, r5
 800496a:	dcf2      	bgt.n	8004952 <_printf_i+0x21e>
 800496c:	e7eb      	b.n	8004946 <_printf_i+0x212>
 800496e:	2500      	movs	r5, #0
 8004970:	f104 0619 	add.w	r6, r4, #25
 8004974:	e7f5      	b.n	8004962 <_printf_i+0x22e>
 8004976:	bf00      	nop
 8004978:	08004c51 	.word	0x08004c51
 800497c:	08004c62 	.word	0x08004c62

08004980 <_sbrk_r>:
 8004980:	b538      	push	{r3, r4, r5, lr}
 8004982:	4d06      	ldr	r5, [pc, #24]	; (800499c <_sbrk_r+0x1c>)
 8004984:	2300      	movs	r3, #0
 8004986:	4604      	mov	r4, r0
 8004988:	4608      	mov	r0, r1
 800498a:	602b      	str	r3, [r5, #0]
 800498c:	f7fc f976 	bl	8000c7c <_sbrk>
 8004990:	1c43      	adds	r3, r0, #1
 8004992:	d102      	bne.n	800499a <_sbrk_r+0x1a>
 8004994:	682b      	ldr	r3, [r5, #0]
 8004996:	b103      	cbz	r3, 800499a <_sbrk_r+0x1a>
 8004998:	6023      	str	r3, [r4, #0]
 800499a:	bd38      	pop	{r3, r4, r5, pc}
 800499c:	20000224 	.word	0x20000224

080049a0 <__sread>:
 80049a0:	b510      	push	{r4, lr}
 80049a2:	460c      	mov	r4, r1
 80049a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80049a8:	f000 f8a0 	bl	8004aec <_read_r>
 80049ac:	2800      	cmp	r0, #0
 80049ae:	bfab      	itete	ge
 80049b0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80049b2:	89a3      	ldrhlt	r3, [r4, #12]
 80049b4:	181b      	addge	r3, r3, r0
 80049b6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80049ba:	bfac      	ite	ge
 80049bc:	6563      	strge	r3, [r4, #84]	; 0x54
 80049be:	81a3      	strhlt	r3, [r4, #12]
 80049c0:	bd10      	pop	{r4, pc}

080049c2 <__swrite>:
 80049c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049c6:	461f      	mov	r7, r3
 80049c8:	898b      	ldrh	r3, [r1, #12]
 80049ca:	05db      	lsls	r3, r3, #23
 80049cc:	4605      	mov	r5, r0
 80049ce:	460c      	mov	r4, r1
 80049d0:	4616      	mov	r6, r2
 80049d2:	d505      	bpl.n	80049e0 <__swrite+0x1e>
 80049d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80049d8:	2302      	movs	r3, #2
 80049da:	2200      	movs	r2, #0
 80049dc:	f000 f868 	bl	8004ab0 <_lseek_r>
 80049e0:	89a3      	ldrh	r3, [r4, #12]
 80049e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80049e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80049ea:	81a3      	strh	r3, [r4, #12]
 80049ec:	4632      	mov	r2, r6
 80049ee:	463b      	mov	r3, r7
 80049f0:	4628      	mov	r0, r5
 80049f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80049f6:	f000 b817 	b.w	8004a28 <_write_r>

080049fa <__sseek>:
 80049fa:	b510      	push	{r4, lr}
 80049fc:	460c      	mov	r4, r1
 80049fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a02:	f000 f855 	bl	8004ab0 <_lseek_r>
 8004a06:	1c43      	adds	r3, r0, #1
 8004a08:	89a3      	ldrh	r3, [r4, #12]
 8004a0a:	bf15      	itete	ne
 8004a0c:	6560      	strne	r0, [r4, #84]	; 0x54
 8004a0e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004a12:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004a16:	81a3      	strheq	r3, [r4, #12]
 8004a18:	bf18      	it	ne
 8004a1a:	81a3      	strhne	r3, [r4, #12]
 8004a1c:	bd10      	pop	{r4, pc}

08004a1e <__sclose>:
 8004a1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a22:	f000 b813 	b.w	8004a4c <_close_r>
	...

08004a28 <_write_r>:
 8004a28:	b538      	push	{r3, r4, r5, lr}
 8004a2a:	4d07      	ldr	r5, [pc, #28]	; (8004a48 <_write_r+0x20>)
 8004a2c:	4604      	mov	r4, r0
 8004a2e:	4608      	mov	r0, r1
 8004a30:	4611      	mov	r1, r2
 8004a32:	2200      	movs	r2, #0
 8004a34:	602a      	str	r2, [r5, #0]
 8004a36:	461a      	mov	r2, r3
 8004a38:	f7fb ff54 	bl	80008e4 <_write>
 8004a3c:	1c43      	adds	r3, r0, #1
 8004a3e:	d102      	bne.n	8004a46 <_write_r+0x1e>
 8004a40:	682b      	ldr	r3, [r5, #0]
 8004a42:	b103      	cbz	r3, 8004a46 <_write_r+0x1e>
 8004a44:	6023      	str	r3, [r4, #0]
 8004a46:	bd38      	pop	{r3, r4, r5, pc}
 8004a48:	20000224 	.word	0x20000224

08004a4c <_close_r>:
 8004a4c:	b538      	push	{r3, r4, r5, lr}
 8004a4e:	4d06      	ldr	r5, [pc, #24]	; (8004a68 <_close_r+0x1c>)
 8004a50:	2300      	movs	r3, #0
 8004a52:	4604      	mov	r4, r0
 8004a54:	4608      	mov	r0, r1
 8004a56:	602b      	str	r3, [r5, #0]
 8004a58:	f7fc f8db 	bl	8000c12 <_close>
 8004a5c:	1c43      	adds	r3, r0, #1
 8004a5e:	d102      	bne.n	8004a66 <_close_r+0x1a>
 8004a60:	682b      	ldr	r3, [r5, #0]
 8004a62:	b103      	cbz	r3, 8004a66 <_close_r+0x1a>
 8004a64:	6023      	str	r3, [r4, #0]
 8004a66:	bd38      	pop	{r3, r4, r5, pc}
 8004a68:	20000224 	.word	0x20000224

08004a6c <_fstat_r>:
 8004a6c:	b538      	push	{r3, r4, r5, lr}
 8004a6e:	4d07      	ldr	r5, [pc, #28]	; (8004a8c <_fstat_r+0x20>)
 8004a70:	2300      	movs	r3, #0
 8004a72:	4604      	mov	r4, r0
 8004a74:	4608      	mov	r0, r1
 8004a76:	4611      	mov	r1, r2
 8004a78:	602b      	str	r3, [r5, #0]
 8004a7a:	f7fc f8d6 	bl	8000c2a <_fstat>
 8004a7e:	1c43      	adds	r3, r0, #1
 8004a80:	d102      	bne.n	8004a88 <_fstat_r+0x1c>
 8004a82:	682b      	ldr	r3, [r5, #0]
 8004a84:	b103      	cbz	r3, 8004a88 <_fstat_r+0x1c>
 8004a86:	6023      	str	r3, [r4, #0]
 8004a88:	bd38      	pop	{r3, r4, r5, pc}
 8004a8a:	bf00      	nop
 8004a8c:	20000224 	.word	0x20000224

08004a90 <_isatty_r>:
 8004a90:	b538      	push	{r3, r4, r5, lr}
 8004a92:	4d06      	ldr	r5, [pc, #24]	; (8004aac <_isatty_r+0x1c>)
 8004a94:	2300      	movs	r3, #0
 8004a96:	4604      	mov	r4, r0
 8004a98:	4608      	mov	r0, r1
 8004a9a:	602b      	str	r3, [r5, #0]
 8004a9c:	f7fc f8d5 	bl	8000c4a <_isatty>
 8004aa0:	1c43      	adds	r3, r0, #1
 8004aa2:	d102      	bne.n	8004aaa <_isatty_r+0x1a>
 8004aa4:	682b      	ldr	r3, [r5, #0]
 8004aa6:	b103      	cbz	r3, 8004aaa <_isatty_r+0x1a>
 8004aa8:	6023      	str	r3, [r4, #0]
 8004aaa:	bd38      	pop	{r3, r4, r5, pc}
 8004aac:	20000224 	.word	0x20000224

08004ab0 <_lseek_r>:
 8004ab0:	b538      	push	{r3, r4, r5, lr}
 8004ab2:	4d07      	ldr	r5, [pc, #28]	; (8004ad0 <_lseek_r+0x20>)
 8004ab4:	4604      	mov	r4, r0
 8004ab6:	4608      	mov	r0, r1
 8004ab8:	4611      	mov	r1, r2
 8004aba:	2200      	movs	r2, #0
 8004abc:	602a      	str	r2, [r5, #0]
 8004abe:	461a      	mov	r2, r3
 8004ac0:	f7fc f8ce 	bl	8000c60 <_lseek>
 8004ac4:	1c43      	adds	r3, r0, #1
 8004ac6:	d102      	bne.n	8004ace <_lseek_r+0x1e>
 8004ac8:	682b      	ldr	r3, [r5, #0]
 8004aca:	b103      	cbz	r3, 8004ace <_lseek_r+0x1e>
 8004acc:	6023      	str	r3, [r4, #0]
 8004ace:	bd38      	pop	{r3, r4, r5, pc}
 8004ad0:	20000224 	.word	0x20000224

08004ad4 <__malloc_lock>:
 8004ad4:	4801      	ldr	r0, [pc, #4]	; (8004adc <__malloc_lock+0x8>)
 8004ad6:	f7ff bb55 	b.w	8004184 <__retarget_lock_acquire_recursive>
 8004ada:	bf00      	nop
 8004adc:	2000021c 	.word	0x2000021c

08004ae0 <__malloc_unlock>:
 8004ae0:	4801      	ldr	r0, [pc, #4]	; (8004ae8 <__malloc_unlock+0x8>)
 8004ae2:	f7ff bb50 	b.w	8004186 <__retarget_lock_release_recursive>
 8004ae6:	bf00      	nop
 8004ae8:	2000021c 	.word	0x2000021c

08004aec <_read_r>:
 8004aec:	b538      	push	{r3, r4, r5, lr}
 8004aee:	4d07      	ldr	r5, [pc, #28]	; (8004b0c <_read_r+0x20>)
 8004af0:	4604      	mov	r4, r0
 8004af2:	4608      	mov	r0, r1
 8004af4:	4611      	mov	r1, r2
 8004af6:	2200      	movs	r2, #0
 8004af8:	602a      	str	r2, [r5, #0]
 8004afa:	461a      	mov	r2, r3
 8004afc:	f7fc f86c 	bl	8000bd8 <_read>
 8004b00:	1c43      	adds	r3, r0, #1
 8004b02:	d102      	bne.n	8004b0a <_read_r+0x1e>
 8004b04:	682b      	ldr	r3, [r5, #0]
 8004b06:	b103      	cbz	r3, 8004b0a <_read_r+0x1e>
 8004b08:	6023      	str	r3, [r4, #0]
 8004b0a:	bd38      	pop	{r3, r4, r5, pc}
 8004b0c:	20000224 	.word	0x20000224

08004b10 <_init>:
 8004b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b12:	bf00      	nop
 8004b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b16:	bc08      	pop	{r3}
 8004b18:	469e      	mov	lr, r3
 8004b1a:	4770      	bx	lr

08004b1c <_fini>:
 8004b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b1e:	bf00      	nop
 8004b20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b22:	bc08      	pop	{r3}
 8004b24:	469e      	mov	lr, r3
 8004b26:	4770      	bx	lr
