// Seed: 4107042975
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    input wand id_2,
    input wor id_3,
    input wand id_4,
    output supply0 id_5,
    output wor id_6,
    output wor id_7,
    output tri0 id_8,
    input tri0 id_9,
    output wand id_10,
    input wand id_11,
    input supply0 id_12,
    output wor id_13
);
  wor id_15 = -1;
  wire id_16, id_17, id_18;
  integer id_19;
endmodule
module module_1 (
    output wor id_0,
    input  tri id_1
);
  tri1 id_3, id_4 = id_4, id_5, id_6 = 1, id_7;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.type_26 = 0;
  wire id_8;
endmodule
