// Seed: 3775706853
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always_latch @(posedge 1 or negedge id_6) id_6 = 1'b0;
  always @(!id_10 or posedge id_7) $display(1, 1, 1, id_10, id_2, 1, id_8 < 1);
  wire id_11 = 1'b0;
endmodule
module module_1 (
    output tri0 id_0,
    output tri id_1,
    input tri0 id_2,
    output wor id_3,
    input tri id_4,
    output wand id_5,
    input supply1 id_6,
    output uwire id_7,
    input wand id_8,
    input tri1 id_9,
    output supply0 id_10,
    input tri0 id_11
);
  wire id_13;
  module_0(
      id_13, id_13, id_13, id_13, id_13, id_13, id_13, id_13, id_13, id_13
  );
endmodule
