#Start recording tcl command: 9/1/2023 11:59:47
#Project Location: C:/Users/Duncan/git/ForthCPU; Project name: ForthCPU
prj_project open "C:/Users/Duncan/git/ForthCPU/ForthCPU.ldf"
prj_src add "C:/Users/Duncan/git/ForthCPU/xx.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/xx.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/file1.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/file2.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/asasas.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/toto.sch"
prj_src remove "C:/Users/Duncan/git/ForthCPU/file1.v" "C:/Users/Duncan/git/ForthCPU/file2.v" "C:/Users/Duncan/git/ForthCPU/asasas.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/impl1/source/alu.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/forth_cpu.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/forth_cpu_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/instruction_decode.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/instruction_decoder_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/multiplier.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/register.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/register_file.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/register_file_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/register_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/registers.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/regs_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/scratch.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/testbench.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/register_file_testbench.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/instruction_decoder_testbench.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/scratch.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/forth_cpu_testbench.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/forth_cpu.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/instruction_decode.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/register_file.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/register_testbench.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/register.v"
prj_run Synthesis -impl impl1
prj_src remove "C:/Users/Duncan/git/ForthCPU/impl1/source/scratch.v"
prj_run Synthesis -impl impl1
prj_run Map -impl impl1 -task MapVerilogSimFile
prj_src remove "C:/Users/Duncan/git/ForthCPU/forth_cpu_testbench/forth_cpu_testbench.spf" "C:/Users/Duncan/git/ForthCPU/instdec/instdec.spf" "C:/Users/Duncan/git/ForthCPU/instruction_decoder_tests/instruction_decoder_tests.spf" "C:/Users/Duncan/git/ForthCPU/reg/reg.spf" "C:/Users/Duncan/git/ForthCPU/register_test/register_test.spf" "C:/Users/Duncan/git/ForthCPU/register_tests/register_tests.spf" "C:/Users/Duncan/git/ForthCPU/regitser_file/regitser_file.spf"
prj_src add "C:/Users/Duncan/git/ForthCPU/impl1/tests/data_sources_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/forth_cpu_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/instruction_decoder_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/register_file_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/register_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/regs_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/testbench.v"
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_src syn_sim -src "C:/Users/Duncan/git/ForthCPU/impl1/tests/data_sources_testbench.v" SimulateOnly
prj_src syn_sim -src "C:/Users/Duncan/git/ForthCPU/impl1/tests/forth_cpu_testbench.v" SimulateOnly
prj_src syn_sim -src "C:/Users/Duncan/git/ForthCPU/impl1/tests/instruction_decoder_testbench.v" SimulateOnly
prj_src syn_sim -src "C:/Users/Duncan/git/ForthCPU/impl1/tests/register_file_testbench.v" SimulateOnly
prj_src syn_sim -src "C:/Users/Duncan/git/ForthCPU/impl1/tests/register_testbench.v" SimulateOnly
prj_src syn_sim -src "C:/Users/Duncan/git/ForthCPU/impl1/tests/regs_testbench.v" SimulateOnly
prj_src syn_sim -src "C:/Users/Duncan/git/ForthCPU/impl1/tests/testbench.v" SimulateOnly
prj_src remove "C:/Users/Duncan/git/ForthCPU/impl1/source/register_testbench.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/impl1/source/register_file_testbench.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/impl1/source/instruction_decoder_testbench.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/impl1/source/forth_cpu_testbench.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources_testbench.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/impl1/source/testbench.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/impl1/source/regs_testbench.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/tests/alu_tests/alu_tests.spf"
prj_src remove "C:/Users/Duncan/git/ForthCPU/impl1/tests/testbench.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/impl1/tests/alu_tests.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/impl1/source/registers.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/impl1/tests/register_file_tests/register_file_tests.spf"
prj_src add "C:/Users/Duncan/git/ForthCPU/hmm.vhd"
prj_impl new "dataSourcesController" -dir "dataSourcesController" -strategy "Area" -synthesis "synplify"
prj_impl active "dataSourcesController"
prj_impl active "impl1"
prj_src remove "C:/Users/Duncan/git/ForthCPU/hmm.vhd"
prj_src exclude "C:/Users/Duncan/git/ForthCPU/impl1/source/alu.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/multiplier.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/forth_cpu.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/instruction_decode.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/register.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/register_file.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/data_sources_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/register_file_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/forth_cpu_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/instruction_decoder_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/register_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/regs_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/alu_tests.v"
prj_src enable "C:/Users/Duncan/git/ForthCPU/impl1/source/register.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/register_file.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/register_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/register_file_testbench.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/impl1/tests/register_file_tests/register_file_tests.spf"
prj_src add "C:/Users/Duncan/git/ForthCPU/impl1/tests/register_file_tests/register_file_tests.spf"
prj_src exclude "C:/Users/Duncan/git/ForthCPU/impl1/source/register.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/register_file.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/register_file_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/register_testbench.v"
prj_src enable "C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v"
prj_src enable "C:/Users/Duncan/git/ForthCPU/impl1/tests/data_sources_testbench.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/impl1/tests/data_sources_tests/data_sources_tests.spf"
prj_src add "C:/Users/Duncan/git/ForthCPU/data_sources_test/data_sources_test.spf"
prj_src add "C:/Users/Duncan/git/ForthCPU/data_sources_tests/data_sources_tests.spf"
prj_src add "C:/Users/Duncan/git/ForthCPU/constants.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/impl1/tests/data_sources_tests/data_sources_tests.spf"
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_run Translate -impl impl1
prj_src exclude "C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/data_sources_testbench.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/example.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/example_tests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/example_tests/example_tests.spf"
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_run Translate -impl impl1
prj_src exclude "C:/Users/Duncan/git/ForthCPU/example.v" "C:/Users/Duncan/git/ForthCPU/example_tests.v"
prj_src enable "C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v"
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_run Translate -impl impl1
prj_run Map -impl impl1 -task MapTrace
prj_run PAR -impl impl1
prj_src enable "C:/Users/Duncan/git/ForthCPU/impl1/source/register.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/register_file.v"
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_run Translate -impl impl1
prj_run Map -impl impl1 -task MapTrace
prj_run PAR -impl impl1 -task PARTrace
prj_src add "C:/Users/Duncan/git/ForthCPU/impl1/source/crossbar.v"
prj_impl new "impl2" -dir "impl2" -strategy "Area" -synthesis "synplify"
prj_impl active "impl2"
prj_src add "C:/Users/Duncan/git/ForthCPU/register_file.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/register_file.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/dpram.ipx"
prj_src add "C:/Users/Duncan/git/ForthCPU/dpram.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/register_file.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/register_file_tests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/register_file_tests2/register_file_tests2.spf"
cmpl_libs -sim_path {C:/lscc/diamond/3.12/modeltech/win32loem} -device lcmxo3l -lan verilog
cmpl_libs -sim_path {C:/lscc/diamond/3.12/modeltech/win32loem} -device lcmxo3l -lang verilog
cmpl_libs -sim_path {C:/lscc/diamond/3.12/modeltech/win32loem} -device machxo3l -lang verilog
prj_src add "C:/Users/Duncan/git/ForthCPU/register_file_tests2/register_file_tests2.spf"
cmpl_libs -sim_path {C:/lscc/diamond/3.12/modeltech/win32loem} -device machxo3l -lang vhdl
prj_src add "C:/Users/Duncan/git/ForthCPU/rr/rr.spf"
prj_src add "C:/Users/Duncan/git/ForthCPU/rr/rr.spf"
prj_src add "C:/Users/Duncan/git/ForthCPU/rr/rr.spf"
prj_src add "C:/Users/Duncan/git/ForthCPU/rr/rr.spf"
prj_run Synthesis -impl impl2 -task Synplify_Synthesis
prj_run Translate -impl impl2
prj_run Map -impl impl2
prj_run Map -impl impl2
prj_impl active "dataSourcesController"
prj_src add "C:/Users/Duncan/git/ForthCPU/data_sources.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/constants.v"
prj_run Synthesis -impl dataSourcesController -task Synplify_Synthesis
prj_run Synthesis -impl dataSourcesController -task Synplify_Synthesis
prj_run Translate -impl dataSourcesController
prj_run Map -impl dataSourcesController -task MapTrace
prj_run PAR -impl dataSourcesController -task PARTrace
prj_src add "C:/Users/Duncan/git/ForthCPU/data_sources_testbench.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/data_sources_tests/data_sources_tests.spf"
prj_src add "C:/Users/Duncan/git/ForthCPU/data_sources_tests/data_sources_tests.spf"
prj_src syn_sim -src "C:/Users/Duncan/git/ForthCPU/data_sources_testbench.v" SimulateOnly
prj_src add "C:/Users/Duncan/git/ForthCPU/data_sources_tests/data_sources_tests.spf"
prj_src add "C:/Users/Duncan/git/ForthCPU/data_sources_tests/data_sources_tests.spf"
prj_src add "C:/Users/Duncan/git/ForthCPU/data_sources_tests/data_sources_tests.spf"
prj_impl active "impl2"
prj_impl new "registerFile" -dir "registerFile" -strategy "Area" -synthesis "synplify" -lpf "C:/Users/Duncan/git/ForthCPU/registerFile/source/ForthCPU.lpf"
file copy -force -- "C:/Users/Duncan/git/ForthCPU/dpram.ipx" "C:/Users/Duncan/git/ForthCPU/dpram.lpc" "C:/Users/Duncan/git/ForthCPU/dpram.v" "C:/Users/Duncan/git/ForthCPU/dpram_tmpl.v" "C:/Users/Duncan/git/ForthCPU/tb_dpram_tmpl.v" "C:/Users/Duncan/git/ForthCPU/registerFile/source"
file copy -force -- "C:/Users/Duncan/git/ForthCPU/dpram.v" "C:/Users/Duncan/git/ForthCPU/register_file.v" "C:/Users/Duncan/git/ForthCPU/register_file_tests.v" "C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf" "C:/Users/Duncan/git/ForthCPU/register_file_tests2/register_file_tests2.spf" "C:/Users/Duncan/git/ForthCPU/registerFile/source"
file copy -force -- "C:/Users/Duncan/git/ForthCPU/rr/rr.spf" "C:/Users/Duncan/git/ForthCPU/registerFile/source"
prj_src add -impl "registerFile" "C:/Users/Duncan/git/ForthCPU/registerFile/source/dpram.ipx" "C:/Users/Duncan/git/ForthCPU/registerFile/source/dpram.v" "C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v" "C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file_tests.v" "C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file_tests2.spf"
prj_src add -impl "registerFile" "C:/Users/Duncan/git/ForthCPU/registerFile/source/rr.spf"
prj_impl active "registerFile"
prj_impl active "impl1"
prj_impl new "dataSourcesDecoder" -dir "dataSourcesDecoder" -strategy "Area" -synthesis "synplify"
prj_impl active "dataSourcesController"
prj_impl active "dataSourcesDecoder"
prj_src add "C:/Users/Duncan/git/ForthCPU/dataSourcesDecoder.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/constants.v"
prj_impl active "impl1"
prj_impl active "dataSourcesDecoder"
prj_impl active "dataSourcesController"
prj_impl active "dataSourcesDecoder"
prj_impl new "programCounter" -dir "programCounter" -strategy "Area" -synthesis "synplify"
prj_impl active "programCounter"
prj_src add "C:/Users/Duncan/git/ForthCPU/program_counter.vhd"
prj_src add "C:/Users/Duncan/git/ForthCPU/constants.vhd"
prj_src add "C:/Users/Duncan/git/ForthCPU/program_counter.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/program_counter.vhd" "C:/Users/Duncan/git/ForthCPU/constants.vhd"
prj_src add "C:/Users/Duncan/git/ForthCPU/constants.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/program_counter_testbench.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/program_counter_tests/program_counter_tests.spf"
prj_run Synthesis -impl programCounter
prj_run Translate -impl programCounter
prj_project save
prj_project close
#Stop recording: 9/10/2023 14:26:29
