/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [11:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~(in_data[41] | 1'h1);
  assign celloutsig_1_2z = ~(celloutsig_1_1z | celloutsig_1_1z);
  assign celloutsig_1_18z = ~(celloutsig_1_17z | in_data[181]);
  assign celloutsig_0_6z = ~celloutsig_0_5z;
  assign celloutsig_1_9z = ~celloutsig_1_0z[1];
  assign celloutsig_1_10z = ~celloutsig_1_2z;
  assign celloutsig_0_2z = ~celloutsig_0_0z;
  assign celloutsig_0_0z = in_data[91] | in_data[58];
  assign celloutsig_0_3z = celloutsig_0_1z | in_data[38];
  assign celloutsig_1_3z = celloutsig_1_0z[7] | celloutsig_1_1z;
  assign celloutsig_1_8z = in_data[137] | celloutsig_1_6z[5];
  assign celloutsig_1_19z = celloutsig_1_10z | celloutsig_1_3z;
  assign celloutsig_1_1z = ~(celloutsig_1_0z[0] ^ celloutsig_1_0z[5]);
  assign celloutsig_1_17z = ~(celloutsig_1_16z[5] ^ celloutsig_1_3z);
  assign celloutsig_1_0z = in_data[127:119] + in_data[151:143];
  assign celloutsig_1_4z = { in_data[149:147], celloutsig_1_2z } + { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_5z = { celloutsig_1_4z[3:1], celloutsig_1_2z, celloutsig_1_0z } + in_data[133:121];
  assign celloutsig_1_6z = in_data[145:139] + { celloutsig_1_0z[7:5], celloutsig_1_4z };
  assign celloutsig_1_16z = { celloutsig_1_0z[8:3], _00_[5:0] } + celloutsig_1_5z[12:1];
  reg [12:0] _20_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _20_ <= 13'h0000;
    else _20_ <= { in_data[42:35], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, 2'h3 };
  assign out_data[44:32] = _20_;
  reg [5:0] _21_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _21_ <= 6'h00;
    else _21_ <= { celloutsig_1_4z[2:1], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_1z };
  assign _00_[5:0] = _21_;
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_0z & celloutsig_0_0z));
  assign celloutsig_1_7z = ~((celloutsig_1_2z & celloutsig_1_6z[5]) | (in_data[178] & celloutsig_1_6z[4]));
  assign { out_data[2], out_data[3], out_data[0], out_data[7:4] } = ~ { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z, in_data[28:25] };
  assign _00_[11:6] = celloutsig_1_0z[8:3];
  assign { out_data[128], out_data[96], out_data[1] } = { celloutsig_1_18z, celloutsig_1_19z, 1'h0 };
endmodule
