{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1750662226143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750662226143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 23 15:03:46 2025 " "Processing started: Mon Jun 23 15:03:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750662226143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1750662226143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Freq_div -c Freq_div " "Command: quartus_map --read_settings_files=on --write_settings_files=off Freq_div -c Freq_div" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1750662226143 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1750662226454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff/d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff/d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF/D_FF.v" "" { Text "C:/Verilog_training/Freq_div/D_FF/D_FF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750662226524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750662226524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd32bit/fulladd32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladd32bit/fulladd32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladd32bit " "Found entity 1: fulladd32bit" {  } { { "fulladd32bit/fulladd32bit.v" "" { Text "C:/Verilog_training/Freq_div/fulladd32bit/fulladd32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750662226524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750662226524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd16bit/fulladd16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladd16bit/fulladd16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladd16bit " "Found entity 1: fulladd16bit" {  } { { "fulladd16bit/fulladd16bit.v" "" { Text "C:/Verilog_training/Freq_div/fulladd16bit/fulladd16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750662226526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750662226526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd/fulladd.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladd/fulladd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "fulladd/fulladd.v" "" { Text "C:/Verilog_training/Freq_div/fulladd/fulladd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750662226528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750662226528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffulladd8bit/ffulladd8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file ffulladd8bit/ffulladd8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffulladd8bit " "Found entity 1: ffulladd8bit" {  } { { "ffulladd8bit/ffulladd8bit.v" "" { Text "C:/Verilog_training/Freq_div/ffulladd8bit/ffulladd8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750662226528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750662226528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffulladd/ffulladd.v 1 1 " "Found 1 design units, including 1 entities, in source file ffulladd/ffulladd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffulladd " "Found entity 1: ffulladd" {  } { { "ffulladd/ffulladd.v" "" { Text "C:/Verilog_training/Freq_div/ffulladd/ffulladd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750662226528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750662226528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_dec/div_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file div_dec/div_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_dec " "Found entity 1: div_dec" {  } { { "div_dec/div_dec.v" "" { Text "C:/Verilog_training/Freq_div/div_dec/div_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750662226528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750662226528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff32bit/d_ff32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff32bit/d_ff32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF32bit " "Found entity 1: D_FF32bit" {  } { { "D_FF32bit/D_FF32bit.v" "" { Text "C:/Verilog_training/Freq_div/D_FF32bit/D_FF32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750662226528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750662226528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla/cla.v 1 1 " "Found 1 design units, including 1 entities, in source file cla/cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA " "Found entity 1: CLA" {  } { { "CLA/CLA.v" "" { Text "C:/Verilog_training/Freq_div/CLA/CLA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750662226533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750662226533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc32/acc32.v 1 1 " "Found 1 design units, including 1 entities, in source file acc32/acc32.v" { { "Info" "ISGN_ENTITY_NAME" "1 acc32 " "Found entity 1: acc32" {  } { { "acc32/acc32.v" "" { Text "C:/Verilog_training/Freq_div/acc32/acc32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750662226533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750662226533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 Freq_div " "Found entity 1: Freq_div" {  } { { "Freq_div.v" "" { Text "C:/Verilog_training/Freq_div/Freq_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750662226533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750662226533 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ft Freq_div.v(1) " "Verilog HDL error at Freq_div.v(1): object \"ft\" is not declared" {  } { { "Freq_div.v" "" { Text "C:/Verilog_training/Freq_div/Freq_div.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1750662226533 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "F_t Freq_div.v(8) " "Verilog HDL Module Declaration error at Freq_div.v(8): top module port \"F_t\" is not found in the port list" {  } { { "Freq_div.v" "" { Text "C:/Verilog_training/Freq_div/Freq_div.v" 8 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1750662226533 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "13053 " "Peak virtual memory: 13053 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750662226606 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 23 15:03:46 2025 " "Processing ended: Mon Jun 23 15:03:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750662226606 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750662226606 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750662226606 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750662226606 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750662227216 ""}
