/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* I2C */
#define I2C_SCB__BIST_CONTROL CYREG_SCB0_BIST_CONTROL
#define I2C_SCB__BIST_DATA CYREG_SCB0_BIST_DATA
#define I2C_SCB__CTRL CYREG_SCB0_CTRL
#define I2C_SCB__EZ_DATA00 CYREG_SCB0_EZ_DATA00
#define I2C_SCB__EZ_DATA01 CYREG_SCB0_EZ_DATA01
#define I2C_SCB__EZ_DATA02 CYREG_SCB0_EZ_DATA02
#define I2C_SCB__EZ_DATA03 CYREG_SCB0_EZ_DATA03
#define I2C_SCB__EZ_DATA04 CYREG_SCB0_EZ_DATA04
#define I2C_SCB__EZ_DATA05 CYREG_SCB0_EZ_DATA05
#define I2C_SCB__EZ_DATA06 CYREG_SCB0_EZ_DATA06
#define I2C_SCB__EZ_DATA07 CYREG_SCB0_EZ_DATA07
#define I2C_SCB__EZ_DATA08 CYREG_SCB0_EZ_DATA08
#define I2C_SCB__EZ_DATA09 CYREG_SCB0_EZ_DATA09
#define I2C_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define I2C_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define I2C_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define I2C_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define I2C_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define I2C_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define I2C_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define I2C_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define I2C_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define I2C_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define I2C_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define I2C_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define I2C_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define I2C_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define I2C_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define I2C_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define I2C_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define I2C_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define I2C_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define I2C_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define I2C_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define I2C_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define I2C_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define I2C_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define I2C_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define I2C_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define I2C_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define I2C_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define I2C_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define I2C_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define I2C_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define I2C_SCB__INTR_M CYREG_SCB0_INTR_M
#define I2C_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define I2C_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define I2C_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define I2C_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define I2C_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define I2C_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define I2C_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define I2C_SCB__INTR_S CYREG_SCB0_INTR_S
#define I2C_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define I2C_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define I2C_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define I2C_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define I2C_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define I2C_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define I2C_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define I2C_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define I2C_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define I2C_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define I2C_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define I2C_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define I2C_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define I2C_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define I2C_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define I2C_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define I2C_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define I2C_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define I2C_SCB__SS0_POSISTION 0u
#define I2C_SCB__SS1_POSISTION 1u
#define I2C_SCB__SS2_POSISTION 2u
#define I2C_SCB__SS3_POSISTION 3u
#define I2C_SCB__STATUS CYREG_SCB0_STATUS
#define I2C_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define I2C_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define I2C_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define I2C_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define I2C_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define I2C_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define I2C_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define I2C_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL
#define I2C_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define I2C_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define I2C_SCB_IRQ__INTC_MASK 0x400u
#define I2C_SCB_IRQ__INTC_NUMBER 10u
#define I2C_SCB_IRQ__INTC_PRIOR_MASK 0xC00000u
#define I2C_SCB_IRQ__INTC_PRIOR_NUM 3u
#define I2C_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define I2C_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define I2C_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR
#define I2C_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define I2C_SCBCLK__ENABLE CYREG_CLK_DIVIDER_C00
#define I2C_SCBCLK__ENABLE_MASK 0x80000000u
#define I2C_SCBCLK__MASK 0x80000000u
#define I2C_SCBCLK__REGISTER CYREG_CLK_DIVIDER_C00
#define I2C_scl__0__DM__MASK 0x07u
#define I2C_scl__0__DM__SHIFT 0u
#define I2C_scl__0__DR CYREG_PRT4_DR
#define I2C_scl__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define I2C_scl__0__HSIOM_GPIO 0u
#define I2C_scl__0__HSIOM_I2C 14u
#define I2C_scl__0__HSIOM_I2C_SCL 14u
#define I2C_scl__0__HSIOM_MASK 0x0000000Fu
#define I2C_scl__0__HSIOM_SHIFT 0u
#define I2C_scl__0__HSIOM_SPI 15u
#define I2C_scl__0__HSIOM_SPI_MOSI 15u
#define I2C_scl__0__HSIOM_UART 9u
#define I2C_scl__0__HSIOM_UART_RX 9u
#define I2C_scl__0__INTCFG CYREG_PRT4_INTCFG
#define I2C_scl__0__INTSTAT CYREG_PRT4_INTSTAT
#define I2C_scl__0__MASK 0x01u
#define I2C_scl__0__PC CYREG_PRT4_PC
#define I2C_scl__0__PC2 CYREG_PRT4_PC2
#define I2C_scl__0__PORT 4u
#define I2C_scl__0__PS CYREG_PRT4_PS
#define I2C_scl__0__SHIFT 0u
#define I2C_scl__DR CYREG_PRT4_DR
#define I2C_scl__INTCFG CYREG_PRT4_INTCFG
#define I2C_scl__INTSTAT CYREG_PRT4_INTSTAT
#define I2C_scl__MASK 0x01u
#define I2C_scl__PC CYREG_PRT4_PC
#define I2C_scl__PC2 CYREG_PRT4_PC2
#define I2C_scl__PORT 4u
#define I2C_scl__PS CYREG_PRT4_PS
#define I2C_scl__SHIFT 0u
#define I2C_sda__0__DM__MASK 0x38u
#define I2C_sda__0__DM__SHIFT 3u
#define I2C_sda__0__DR CYREG_PRT4_DR
#define I2C_sda__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define I2C_sda__0__HSIOM_GPIO 0u
#define I2C_sda__0__HSIOM_I2C 14u
#define I2C_sda__0__HSIOM_I2C_SDA 14u
#define I2C_sda__0__HSIOM_MASK 0x000000F0u
#define I2C_sda__0__HSIOM_SHIFT 4u
#define I2C_sda__0__HSIOM_SPI 15u
#define I2C_sda__0__HSIOM_SPI_MISO 15u
#define I2C_sda__0__HSIOM_UART 9u
#define I2C_sda__0__HSIOM_UART_TX 9u
#define I2C_sda__0__INTCFG CYREG_PRT4_INTCFG
#define I2C_sda__0__INTSTAT CYREG_PRT4_INTSTAT
#define I2C_sda__0__MASK 0x02u
#define I2C_sda__0__PC CYREG_PRT4_PC
#define I2C_sda__0__PC2 CYREG_PRT4_PC2
#define I2C_sda__0__PORT 4u
#define I2C_sda__0__PS CYREG_PRT4_PS
#define I2C_sda__0__SHIFT 1u
#define I2C_sda__DR CYREG_PRT4_DR
#define I2C_sda__INTCFG CYREG_PRT4_INTCFG
#define I2C_sda__INTSTAT CYREG_PRT4_INTSTAT
#define I2C_sda__MASK 0x02u
#define I2C_sda__PC CYREG_PRT4_PC
#define I2C_sda__PC2 CYREG_PRT4_PC2
#define I2C_sda__PORT 4u
#define I2C_sda__PS CYREG_PRT4_PS
#define I2C_sda__SHIFT 1u

/* LED */
#define LED__0__DM__MASK 0x1C0000u
#define LED__0__DM__SHIFT 18u
#define LED__0__DR CYREG_PRT1_DR
#define LED__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define LED__0__HSIOM_MASK 0x0F000000u
#define LED__0__HSIOM_SHIFT 24u
#define LED__0__INTCFG CYREG_PRT1_INTCFG
#define LED__0__INTSTAT CYREG_PRT1_INTSTAT
#define LED__0__MASK 0x40u
#define LED__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LED__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LED__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LED__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LED__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LED__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LED__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LED__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LED__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LED__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LED__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LED__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LED__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LED__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LED__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LED__0__PC CYREG_PRT1_PC
#define LED__0__PC2 CYREG_PRT1_PC2
#define LED__0__PORT 1u
#define LED__0__PS CYREG_PRT1_PS
#define LED__0__SHIFT 6u
#define LED__DR CYREG_PRT1_DR
#define LED__INTCFG CYREG_PRT1_INTCFG
#define LED__INTSTAT CYREG_PRT1_INTSTAT
#define LED__MASK 0x40u
#define LED__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LED__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LED__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LED__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LED__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LED__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LED__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LED__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LED__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LED__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LED__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LED__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LED__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LED__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LED__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LED__PC CYREG_PRT1_PC
#define LED__PC2 CYREG_PRT1_PC2
#define LED__PORT 1u
#define LED__PS CYREG_PRT1_PS
#define LED__SHIFT 6u

/* phiA */
#define phiA__0__DM__MASK 0x38u
#define phiA__0__DM__SHIFT 3u
#define phiA__0__DR CYREG_PRT0_DR
#define phiA__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define phiA__0__HSIOM_MASK 0x000000F0u
#define phiA__0__HSIOM_SHIFT 4u
#define phiA__0__INTCFG CYREG_PRT0_INTCFG
#define phiA__0__INTSTAT CYREG_PRT0_INTSTAT
#define phiA__0__MASK 0x02u
#define phiA__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define phiA__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define phiA__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define phiA__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define phiA__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define phiA__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define phiA__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define phiA__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define phiA__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define phiA__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define phiA__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define phiA__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define phiA__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define phiA__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define phiA__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define phiA__0__PC CYREG_PRT0_PC
#define phiA__0__PC2 CYREG_PRT0_PC2
#define phiA__0__PORT 0u
#define phiA__0__PS CYREG_PRT0_PS
#define phiA__0__SHIFT 1u
#define phiA__DR CYREG_PRT0_DR
#define phiA__INTCFG CYREG_PRT0_INTCFG
#define phiA__INTSTAT CYREG_PRT0_INTSTAT
#define phiA__MASK 0x02u
#define phiA__PA__CFG0 CYREG_UDB_PA0_CFG0
#define phiA__PA__CFG1 CYREG_UDB_PA0_CFG1
#define phiA__PA__CFG10 CYREG_UDB_PA0_CFG10
#define phiA__PA__CFG11 CYREG_UDB_PA0_CFG11
#define phiA__PA__CFG12 CYREG_UDB_PA0_CFG12
#define phiA__PA__CFG13 CYREG_UDB_PA0_CFG13
#define phiA__PA__CFG14 CYREG_UDB_PA0_CFG14
#define phiA__PA__CFG2 CYREG_UDB_PA0_CFG2
#define phiA__PA__CFG3 CYREG_UDB_PA0_CFG3
#define phiA__PA__CFG4 CYREG_UDB_PA0_CFG4
#define phiA__PA__CFG5 CYREG_UDB_PA0_CFG5
#define phiA__PA__CFG6 CYREG_UDB_PA0_CFG6
#define phiA__PA__CFG7 CYREG_UDB_PA0_CFG7
#define phiA__PA__CFG8 CYREG_UDB_PA0_CFG8
#define phiA__PA__CFG9 CYREG_UDB_PA0_CFG9
#define phiA__PC CYREG_PRT0_PC
#define phiA__PC2 CYREG_PRT0_PC2
#define phiA__PORT 0u
#define phiA__PS CYREG_PRT0_PS
#define phiA__SHIFT 1u

/* phiB */
#define phiB__0__DM__MASK 0x07u
#define phiB__0__DM__SHIFT 0u
#define phiB__0__DR CYREG_PRT0_DR
#define phiB__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define phiB__0__HSIOM_MASK 0x0000000Fu
#define phiB__0__HSIOM_SHIFT 0u
#define phiB__0__INTCFG CYREG_PRT0_INTCFG
#define phiB__0__INTSTAT CYREG_PRT0_INTSTAT
#define phiB__0__MASK 0x01u
#define phiB__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define phiB__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define phiB__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define phiB__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define phiB__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define phiB__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define phiB__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define phiB__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define phiB__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define phiB__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define phiB__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define phiB__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define phiB__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define phiB__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define phiB__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define phiB__0__PC CYREG_PRT0_PC
#define phiB__0__PC2 CYREG_PRT0_PC2
#define phiB__0__PORT 0u
#define phiB__0__PS CYREG_PRT0_PS
#define phiB__0__SHIFT 0u
#define phiB__DR CYREG_PRT0_DR
#define phiB__INTCFG CYREG_PRT0_INTCFG
#define phiB__INTSTAT CYREG_PRT0_INTSTAT
#define phiB__MASK 0x01u
#define phiB__PA__CFG0 CYREG_UDB_PA0_CFG0
#define phiB__PA__CFG1 CYREG_UDB_PA0_CFG1
#define phiB__PA__CFG10 CYREG_UDB_PA0_CFG10
#define phiB__PA__CFG11 CYREG_UDB_PA0_CFG11
#define phiB__PA__CFG12 CYREG_UDB_PA0_CFG12
#define phiB__PA__CFG13 CYREG_UDB_PA0_CFG13
#define phiB__PA__CFG14 CYREG_UDB_PA0_CFG14
#define phiB__PA__CFG2 CYREG_UDB_PA0_CFG2
#define phiB__PA__CFG3 CYREG_UDB_PA0_CFG3
#define phiB__PA__CFG4 CYREG_UDB_PA0_CFG4
#define phiB__PA__CFG5 CYREG_UDB_PA0_CFG5
#define phiB__PA__CFG6 CYREG_UDB_PA0_CFG6
#define phiB__PA__CFG7 CYREG_UDB_PA0_CFG7
#define phiB__PA__CFG8 CYREG_UDB_PA0_CFG8
#define phiB__PA__CFG9 CYREG_UDB_PA0_CFG9
#define phiB__PC CYREG_PRT0_PC
#define phiB__PC2 CYREG_PRT0_PC2
#define phiB__PORT 0u
#define phiB__PS CYREG_PRT0_PS
#define phiB__SHIFT 0u

/* PROBE */
#define PROBE__0__DM__MASK 0xE00000u
#define PROBE__0__DM__SHIFT 21u
#define PROBE__0__DR CYREG_PRT1_DR
#define PROBE__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define PROBE__0__HSIOM_MASK 0xF0000000u
#define PROBE__0__HSIOM_SHIFT 28u
#define PROBE__0__INTCFG CYREG_PRT1_INTCFG
#define PROBE__0__INTSTAT CYREG_PRT1_INTSTAT
#define PROBE__0__MASK 0x80u
#define PROBE__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define PROBE__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define PROBE__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define PROBE__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define PROBE__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define PROBE__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define PROBE__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define PROBE__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define PROBE__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define PROBE__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define PROBE__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define PROBE__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define PROBE__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define PROBE__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define PROBE__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define PROBE__0__PC CYREG_PRT1_PC
#define PROBE__0__PC2 CYREG_PRT1_PC2
#define PROBE__0__PORT 1u
#define PROBE__0__PS CYREG_PRT1_PS
#define PROBE__0__SHIFT 7u
#define PROBE__DR CYREG_PRT1_DR
#define PROBE__INTCFG CYREG_PRT1_INTCFG
#define PROBE__INTSTAT CYREG_PRT1_INTSTAT
#define PROBE__MASK 0x80u
#define PROBE__PA__CFG0 CYREG_UDB_PA1_CFG0
#define PROBE__PA__CFG1 CYREG_UDB_PA1_CFG1
#define PROBE__PA__CFG10 CYREG_UDB_PA1_CFG10
#define PROBE__PA__CFG11 CYREG_UDB_PA1_CFG11
#define PROBE__PA__CFG12 CYREG_UDB_PA1_CFG12
#define PROBE__PA__CFG13 CYREG_UDB_PA1_CFG13
#define PROBE__PA__CFG14 CYREG_UDB_PA1_CFG14
#define PROBE__PA__CFG2 CYREG_UDB_PA1_CFG2
#define PROBE__PA__CFG3 CYREG_UDB_PA1_CFG3
#define PROBE__PA__CFG4 CYREG_UDB_PA1_CFG4
#define PROBE__PA__CFG5 CYREG_UDB_PA1_CFG5
#define PROBE__PA__CFG6 CYREG_UDB_PA1_CFG6
#define PROBE__PA__CFG7 CYREG_UDB_PA1_CFG7
#define PROBE__PA__CFG8 CYREG_UDB_PA1_CFG8
#define PROBE__PA__CFG9 CYREG_UDB_PA1_CFG9
#define PROBE__PC CYREG_PRT1_PC
#define PROBE__PC2 CYREG_PRT1_PC2
#define PROBE__PORT 1u
#define PROBE__PS CYREG_PRT1_PS
#define PROBE__SHIFT 7u

/* PWM_1 */
#define PWM_1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT2_CC
#define PWM_1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT2_CC_BUFF
#define PWM_1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT2_COUNTER
#define PWM_1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT2_CTRL
#define PWM_1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT2_INTR
#define PWM_1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT2_INTR_MASK
#define PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT2_INTR_MASKED
#define PWM_1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT2_INTR_SET
#define PWM_1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT2_PERIOD
#define PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT2_PERIOD_BUFF
#define PWM_1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT2_STATUS
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x04u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 2u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x400u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 10u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x4000000u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 26u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x40000u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 18u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x04u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 2u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x04u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 2u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 2u
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT2_TR_CTRL0
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT2_TR_CTRL1
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT2_TR_CTRL2

/* SPI_1 */
#define SPI_1_SCB__BIST_CONTROL CYREG_SCB1_BIST_CONTROL
#define SPI_1_SCB__BIST_DATA CYREG_SCB1_BIST_DATA
#define SPI_1_SCB__CTRL CYREG_SCB1_CTRL
#define SPI_1_SCB__EZ_DATA00 CYREG_SCB1_EZ_DATA00
#define SPI_1_SCB__EZ_DATA01 CYREG_SCB1_EZ_DATA01
#define SPI_1_SCB__EZ_DATA02 CYREG_SCB1_EZ_DATA02
#define SPI_1_SCB__EZ_DATA03 CYREG_SCB1_EZ_DATA03
#define SPI_1_SCB__EZ_DATA04 CYREG_SCB1_EZ_DATA04
#define SPI_1_SCB__EZ_DATA05 CYREG_SCB1_EZ_DATA05
#define SPI_1_SCB__EZ_DATA06 CYREG_SCB1_EZ_DATA06
#define SPI_1_SCB__EZ_DATA07 CYREG_SCB1_EZ_DATA07
#define SPI_1_SCB__EZ_DATA08 CYREG_SCB1_EZ_DATA08
#define SPI_1_SCB__EZ_DATA09 CYREG_SCB1_EZ_DATA09
#define SPI_1_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define SPI_1_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define SPI_1_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define SPI_1_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define SPI_1_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define SPI_1_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define SPI_1_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define SPI_1_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define SPI_1_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define SPI_1_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define SPI_1_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define SPI_1_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define SPI_1_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define SPI_1_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define SPI_1_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define SPI_1_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define SPI_1_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define SPI_1_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define SPI_1_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define SPI_1_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define SPI_1_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define SPI_1_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define SPI_1_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define SPI_1_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define SPI_1_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define SPI_1_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define SPI_1_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define SPI_1_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define SPI_1_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define SPI_1_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define SPI_1_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define SPI_1_SCB__INTR_M CYREG_SCB1_INTR_M
#define SPI_1_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define SPI_1_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define SPI_1_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define SPI_1_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define SPI_1_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define SPI_1_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define SPI_1_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define SPI_1_SCB__INTR_S CYREG_SCB1_INTR_S
#define SPI_1_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define SPI_1_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define SPI_1_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define SPI_1_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define SPI_1_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define SPI_1_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define SPI_1_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define SPI_1_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define SPI_1_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define SPI_1_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define SPI_1_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define SPI_1_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define SPI_1_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define SPI_1_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define SPI_1_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define SPI_1_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define SPI_1_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define SPI_1_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define SPI_1_SCB__SS0_POSISTION 0u
#define SPI_1_SCB__SS1_POSISTION 1u
#define SPI_1_SCB__SS2_POSISTION 2u
#define SPI_1_SCB__SS3_POSISTION 3u
#define SPI_1_SCB__STATUS CYREG_SCB1_STATUS
#define SPI_1_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define SPI_1_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define SPI_1_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define SPI_1_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define SPI_1_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define SPI_1_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define SPI_1_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define SPI_1_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL
#define SPI_1_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define SPI_1_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define SPI_1_SCB_IRQ__INTC_MASK 0x800u
#define SPI_1_SCB_IRQ__INTC_NUMBER 11u
#define SPI_1_SCB_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define SPI_1_SCB_IRQ__INTC_PRIOR_NUM 3u
#define SPI_1_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define SPI_1_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define SPI_1_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR
#define SPI_1_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define SPI_1_SCBCLK__ENABLE CYREG_CLK_DIVIDER_A00
#define SPI_1_SCBCLK__ENABLE_MASK 0x80000000u
#define SPI_1_SCBCLK__MASK 0x80000000u
#define SPI_1_SCBCLK__REGISTER CYREG_CLK_DIVIDER_A00

/* spi_ss */
#define spi_ss__0__DM__MASK 0xE00000u
#define spi_ss__0__DM__SHIFT 21u
#define spi_ss__0__DR CYREG_PRT0_DR
#define spi_ss__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define spi_ss__0__HSIOM_GPIO 0u
#define spi_ss__0__HSIOM_MASK 0xF0000000u
#define spi_ss__0__HSIOM_SHIFT 28u
#define spi_ss__0__HSIOM_SPI 15u
#define spi_ss__0__HSIOM_SPI_SSEL0 15u
#define spi_ss__0__INTCFG CYREG_PRT0_INTCFG
#define spi_ss__0__INTSTAT CYREG_PRT0_INTSTAT
#define spi_ss__0__MASK 0x80u
#define spi_ss__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define spi_ss__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define spi_ss__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define spi_ss__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define spi_ss__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define spi_ss__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define spi_ss__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define spi_ss__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define spi_ss__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define spi_ss__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define spi_ss__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define spi_ss__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define spi_ss__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define spi_ss__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define spi_ss__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define spi_ss__0__PC CYREG_PRT0_PC
#define spi_ss__0__PC2 CYREG_PRT0_PC2
#define spi_ss__0__PORT 0u
#define spi_ss__0__PS CYREG_PRT0_PS
#define spi_ss__0__SHIFT 7u
#define spi_ss__DR CYREG_PRT0_DR
#define spi_ss__INTCFG CYREG_PRT0_INTCFG
#define spi_ss__INTSTAT CYREG_PRT0_INTSTAT
#define spi_ss__MASK 0x80u
#define spi_ss__PA__CFG0 CYREG_UDB_PA0_CFG0
#define spi_ss__PA__CFG1 CYREG_UDB_PA0_CFG1
#define spi_ss__PA__CFG10 CYREG_UDB_PA0_CFG10
#define spi_ss__PA__CFG11 CYREG_UDB_PA0_CFG11
#define spi_ss__PA__CFG12 CYREG_UDB_PA0_CFG12
#define spi_ss__PA__CFG13 CYREG_UDB_PA0_CFG13
#define spi_ss__PA__CFG14 CYREG_UDB_PA0_CFG14
#define spi_ss__PA__CFG2 CYREG_UDB_PA0_CFG2
#define spi_ss__PA__CFG3 CYREG_UDB_PA0_CFG3
#define spi_ss__PA__CFG4 CYREG_UDB_PA0_CFG4
#define spi_ss__PA__CFG5 CYREG_UDB_PA0_CFG5
#define spi_ss__PA__CFG6 CYREG_UDB_PA0_CFG6
#define spi_ss__PA__CFG7 CYREG_UDB_PA0_CFG7
#define spi_ss__PA__CFG8 CYREG_UDB_PA0_CFG8
#define spi_ss__PA__CFG9 CYREG_UDB_PA0_CFG9
#define spi_ss__PC CYREG_PRT0_PC
#define spi_ss__PC2 CYREG_PRT0_PC2
#define spi_ss__PORT 0u
#define spi_ss__PS CYREG_PRT0_PS
#define spi_ss__SHIFT 7u

/* Clock_1 */
#define Clock_1__DIVIDER_MASK 0x0000FFFFu
#define Clock_1__ENABLE CYREG_CLK_DIVIDER_B00
#define Clock_1__ENABLE_MASK 0x80000000u
#define Clock_1__MASK 0x80000000u
#define Clock_1__REGISTER CYREG_CLK_DIVIDER_B00

/* HOME_IN */
#define HOME_IN__0__DM__MASK 0x1C0u
#define HOME_IN__0__DM__SHIFT 6u
#define HOME_IN__0__DR CYREG_PRT0_DR
#define HOME_IN__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define HOME_IN__0__HSIOM_MASK 0x00000F00u
#define HOME_IN__0__HSIOM_SHIFT 8u
#define HOME_IN__0__INTCFG CYREG_PRT0_INTCFG
#define HOME_IN__0__INTSTAT CYREG_PRT0_INTSTAT
#define HOME_IN__0__MASK 0x04u
#define HOME_IN__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define HOME_IN__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define HOME_IN__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define HOME_IN__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define HOME_IN__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define HOME_IN__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define HOME_IN__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define HOME_IN__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define HOME_IN__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define HOME_IN__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define HOME_IN__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define HOME_IN__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define HOME_IN__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define HOME_IN__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define HOME_IN__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define HOME_IN__0__PC CYREG_PRT0_PC
#define HOME_IN__0__PC2 CYREG_PRT0_PC2
#define HOME_IN__0__PORT 0u
#define HOME_IN__0__PS CYREG_PRT0_PS
#define HOME_IN__0__SHIFT 2u
#define HOME_IN__DR CYREG_PRT0_DR
#define HOME_IN__INTCFG CYREG_PRT0_INTCFG
#define HOME_IN__INTSTAT CYREG_PRT0_INTSTAT
#define HOME_IN__MASK 0x04u
#define HOME_IN__PA__CFG0 CYREG_UDB_PA0_CFG0
#define HOME_IN__PA__CFG1 CYREG_UDB_PA0_CFG1
#define HOME_IN__PA__CFG10 CYREG_UDB_PA0_CFG10
#define HOME_IN__PA__CFG11 CYREG_UDB_PA0_CFG11
#define HOME_IN__PA__CFG12 CYREG_UDB_PA0_CFG12
#define HOME_IN__PA__CFG13 CYREG_UDB_PA0_CFG13
#define HOME_IN__PA__CFG14 CYREG_UDB_PA0_CFG14
#define HOME_IN__PA__CFG2 CYREG_UDB_PA0_CFG2
#define HOME_IN__PA__CFG3 CYREG_UDB_PA0_CFG3
#define HOME_IN__PA__CFG4 CYREG_UDB_PA0_CFG4
#define HOME_IN__PA__CFG5 CYREG_UDB_PA0_CFG5
#define HOME_IN__PA__CFG6 CYREG_UDB_PA0_CFG6
#define HOME_IN__PA__CFG7 CYREG_UDB_PA0_CFG7
#define HOME_IN__PA__CFG8 CYREG_UDB_PA0_CFG8
#define HOME_IN__PA__CFG9 CYREG_UDB_PA0_CFG9
#define HOME_IN__PC CYREG_PRT0_PC
#define HOME_IN__PC2 CYREG_PRT0_PC2
#define HOME_IN__PORT 0u
#define HOME_IN__PS CYREG_PRT0_PS
#define HOME_IN__SHIFT 2u
#define HOME_IN__SNAP CYREG_PRT0_INTSTAT

/* PWM_OUT */
#define PWM_OUT__0__DM__MASK 0x07u
#define PWM_OUT__0__DM__SHIFT 0u
#define PWM_OUT__0__DR CYREG_PRT1_DR
#define PWM_OUT__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define PWM_OUT__0__HSIOM_MASK 0x0000000Fu
#define PWM_OUT__0__HSIOM_SHIFT 0u
#define PWM_OUT__0__INTCFG CYREG_PRT1_INTCFG
#define PWM_OUT__0__INTSTAT CYREG_PRT1_INTSTAT
#define PWM_OUT__0__MASK 0x01u
#define PWM_OUT__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define PWM_OUT__0__OUT_SEL_SHIFT 0u
#define PWM_OUT__0__OUT_SEL_VAL -1u
#define PWM_OUT__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define PWM_OUT__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define PWM_OUT__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define PWM_OUT__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define PWM_OUT__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define PWM_OUT__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define PWM_OUT__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define PWM_OUT__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define PWM_OUT__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define PWM_OUT__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define PWM_OUT__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define PWM_OUT__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define PWM_OUT__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define PWM_OUT__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define PWM_OUT__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define PWM_OUT__0__PC CYREG_PRT1_PC
#define PWM_OUT__0__PC2 CYREG_PRT1_PC2
#define PWM_OUT__0__PORT 1u
#define PWM_OUT__0__PS CYREG_PRT1_PS
#define PWM_OUT__0__SHIFT 0u
#define PWM_OUT__DR CYREG_PRT1_DR
#define PWM_OUT__INTCFG CYREG_PRT1_INTCFG
#define PWM_OUT__INTSTAT CYREG_PRT1_INTSTAT
#define PWM_OUT__MASK 0x01u
#define PWM_OUT__PA__CFG0 CYREG_UDB_PA1_CFG0
#define PWM_OUT__PA__CFG1 CYREG_UDB_PA1_CFG1
#define PWM_OUT__PA__CFG10 CYREG_UDB_PA1_CFG10
#define PWM_OUT__PA__CFG11 CYREG_UDB_PA1_CFG11
#define PWM_OUT__PA__CFG12 CYREG_UDB_PA1_CFG12
#define PWM_OUT__PA__CFG13 CYREG_UDB_PA1_CFG13
#define PWM_OUT__PA__CFG14 CYREG_UDB_PA1_CFG14
#define PWM_OUT__PA__CFG2 CYREG_UDB_PA1_CFG2
#define PWM_OUT__PA__CFG3 CYREG_UDB_PA1_CFG3
#define PWM_OUT__PA__CFG4 CYREG_UDB_PA1_CFG4
#define PWM_OUT__PA__CFG5 CYREG_UDB_PA1_CFG5
#define PWM_OUT__PA__CFG6 CYREG_UDB_PA1_CFG6
#define PWM_OUT__PA__CFG7 CYREG_UDB_PA1_CFG7
#define PWM_OUT__PA__CFG8 CYREG_UDB_PA1_CFG8
#define PWM_OUT__PA__CFG9 CYREG_UDB_PA1_CFG9
#define PWM_OUT__PC CYREG_PRT1_PC
#define PWM_OUT__PC2 CYREG_PRT1_PC2
#define PWM_OUT__PORT 1u
#define PWM_OUT__PS CYREG_PRT1_PS
#define PWM_OUT__SHIFT 0u

/* spi_clk */
#define spi_clk__0__DM__MASK 0x1C0000u
#define spi_clk__0__DM__SHIFT 18u
#define spi_clk__0__DR CYREG_PRT0_DR
#define spi_clk__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define spi_clk__0__HSIOM_GPIO 0u
#define spi_clk__0__HSIOM_MASK 0x0F000000u
#define spi_clk__0__HSIOM_SHIFT 24u
#define spi_clk__0__HSIOM_SPI 15u
#define spi_clk__0__HSIOM_SPI_CLK 15u
#define spi_clk__0__INTCFG CYREG_PRT0_INTCFG
#define spi_clk__0__INTSTAT CYREG_PRT0_INTSTAT
#define spi_clk__0__MASK 0x40u
#define spi_clk__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define spi_clk__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define spi_clk__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define spi_clk__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define spi_clk__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define spi_clk__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define spi_clk__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define spi_clk__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define spi_clk__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define spi_clk__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define spi_clk__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define spi_clk__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define spi_clk__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define spi_clk__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define spi_clk__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define spi_clk__0__PC CYREG_PRT0_PC
#define spi_clk__0__PC2 CYREG_PRT0_PC2
#define spi_clk__0__PORT 0u
#define spi_clk__0__PS CYREG_PRT0_PS
#define spi_clk__0__SHIFT 6u
#define spi_clk__DR CYREG_PRT0_DR
#define spi_clk__INTCFG CYREG_PRT0_INTCFG
#define spi_clk__INTSTAT CYREG_PRT0_INTSTAT
#define spi_clk__MASK 0x40u
#define spi_clk__PA__CFG0 CYREG_UDB_PA0_CFG0
#define spi_clk__PA__CFG1 CYREG_UDB_PA0_CFG1
#define spi_clk__PA__CFG10 CYREG_UDB_PA0_CFG10
#define spi_clk__PA__CFG11 CYREG_UDB_PA0_CFG11
#define spi_clk__PA__CFG12 CYREG_UDB_PA0_CFG12
#define spi_clk__PA__CFG13 CYREG_UDB_PA0_CFG13
#define spi_clk__PA__CFG14 CYREG_UDB_PA0_CFG14
#define spi_clk__PA__CFG2 CYREG_UDB_PA0_CFG2
#define spi_clk__PA__CFG3 CYREG_UDB_PA0_CFG3
#define spi_clk__PA__CFG4 CYREG_UDB_PA0_CFG4
#define spi_clk__PA__CFG5 CYREG_UDB_PA0_CFG5
#define spi_clk__PA__CFG6 CYREG_UDB_PA0_CFG6
#define spi_clk__PA__CFG7 CYREG_UDB_PA0_CFG7
#define spi_clk__PA__CFG8 CYREG_UDB_PA0_CFG8
#define spi_clk__PA__CFG9 CYREG_UDB_PA0_CFG9
#define spi_clk__PC CYREG_PRT0_PC
#define spi_clk__PC2 CYREG_PRT0_PC2
#define spi_clk__PORT 0u
#define spi_clk__PS CYREG_PRT0_PS
#define spi_clk__SHIFT 6u

/* HOME_OUT */
#define HOME_OUT__0__DM__MASK 0x1C0u
#define HOME_OUT__0__DM__SHIFT 6u
#define HOME_OUT__0__DR CYREG_PRT2_DR
#define HOME_OUT__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define HOME_OUT__0__HSIOM_MASK 0x00000F00u
#define HOME_OUT__0__HSIOM_SHIFT 8u
#define HOME_OUT__0__INTCFG CYREG_PRT2_INTCFG
#define HOME_OUT__0__INTSTAT CYREG_PRT2_INTSTAT
#define HOME_OUT__0__MASK 0x04u
#define HOME_OUT__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define HOME_OUT__0__OUT_SEL_SHIFT 4u
#define HOME_OUT__0__OUT_SEL_VAL 3u
#define HOME_OUT__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define HOME_OUT__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define HOME_OUT__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define HOME_OUT__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define HOME_OUT__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define HOME_OUT__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define HOME_OUT__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define HOME_OUT__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define HOME_OUT__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define HOME_OUT__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define HOME_OUT__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define HOME_OUT__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define HOME_OUT__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define HOME_OUT__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define HOME_OUT__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define HOME_OUT__0__PC CYREG_PRT2_PC
#define HOME_OUT__0__PC2 CYREG_PRT2_PC2
#define HOME_OUT__0__PORT 2u
#define HOME_OUT__0__PS CYREG_PRT2_PS
#define HOME_OUT__0__SHIFT 2u
#define HOME_OUT__DR CYREG_PRT2_DR
#define HOME_OUT__INTCFG CYREG_PRT2_INTCFG
#define HOME_OUT__INTSTAT CYREG_PRT2_INTSTAT
#define HOME_OUT__MASK 0x04u
#define HOME_OUT__PA__CFG0 CYREG_UDB_PA2_CFG0
#define HOME_OUT__PA__CFG1 CYREG_UDB_PA2_CFG1
#define HOME_OUT__PA__CFG10 CYREG_UDB_PA2_CFG10
#define HOME_OUT__PA__CFG11 CYREG_UDB_PA2_CFG11
#define HOME_OUT__PA__CFG12 CYREG_UDB_PA2_CFG12
#define HOME_OUT__PA__CFG13 CYREG_UDB_PA2_CFG13
#define HOME_OUT__PA__CFG14 CYREG_UDB_PA2_CFG14
#define HOME_OUT__PA__CFG2 CYREG_UDB_PA2_CFG2
#define HOME_OUT__PA__CFG3 CYREG_UDB_PA2_CFG3
#define HOME_OUT__PA__CFG4 CYREG_UDB_PA2_CFG4
#define HOME_OUT__PA__CFG5 CYREG_UDB_PA2_CFG5
#define HOME_OUT__PA__CFG6 CYREG_UDB_PA2_CFG6
#define HOME_OUT__PA__CFG7 CYREG_UDB_PA2_CFG7
#define HOME_OUT__PA__CFG8 CYREG_UDB_PA2_CFG8
#define HOME_OUT__PA__CFG9 CYREG_UDB_PA2_CFG9
#define HOME_OUT__PC CYREG_PRT2_PC
#define HOME_OUT__PC2 CYREG_PRT2_PC2
#define HOME_OUT__PORT 2u
#define HOME_OUT__PS CYREG_PRT2_PS
#define HOME_OUT__SHIFT 2u

/* INDEX_IN */
#define INDEX_IN__0__DM__MASK 0xE00u
#define INDEX_IN__0__DM__SHIFT 9u
#define INDEX_IN__0__DR CYREG_PRT0_DR
#define INDEX_IN__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define INDEX_IN__0__HSIOM_MASK 0x0000F000u
#define INDEX_IN__0__HSIOM_SHIFT 12u
#define INDEX_IN__0__INTCFG CYREG_PRT0_INTCFG
#define INDEX_IN__0__INTSTAT CYREG_PRT0_INTSTAT
#define INDEX_IN__0__MASK 0x08u
#define INDEX_IN__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define INDEX_IN__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define INDEX_IN__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define INDEX_IN__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define INDEX_IN__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define INDEX_IN__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define INDEX_IN__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define INDEX_IN__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define INDEX_IN__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define INDEX_IN__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define INDEX_IN__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define INDEX_IN__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define INDEX_IN__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define INDEX_IN__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define INDEX_IN__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define INDEX_IN__0__PC CYREG_PRT0_PC
#define INDEX_IN__0__PC2 CYREG_PRT0_PC2
#define INDEX_IN__0__PORT 0u
#define INDEX_IN__0__PS CYREG_PRT0_PS
#define INDEX_IN__0__SHIFT 3u
#define INDEX_IN__DR CYREG_PRT0_DR
#define INDEX_IN__INTCFG CYREG_PRT0_INTCFG
#define INDEX_IN__INTSTAT CYREG_PRT0_INTSTAT
#define INDEX_IN__MASK 0x08u
#define INDEX_IN__PA__CFG0 CYREG_UDB_PA0_CFG0
#define INDEX_IN__PA__CFG1 CYREG_UDB_PA0_CFG1
#define INDEX_IN__PA__CFG10 CYREG_UDB_PA0_CFG10
#define INDEX_IN__PA__CFG11 CYREG_UDB_PA0_CFG11
#define INDEX_IN__PA__CFG12 CYREG_UDB_PA0_CFG12
#define INDEX_IN__PA__CFG13 CYREG_UDB_PA0_CFG13
#define INDEX_IN__PA__CFG14 CYREG_UDB_PA0_CFG14
#define INDEX_IN__PA__CFG2 CYREG_UDB_PA0_CFG2
#define INDEX_IN__PA__CFG3 CYREG_UDB_PA0_CFG3
#define INDEX_IN__PA__CFG4 CYREG_UDB_PA0_CFG4
#define INDEX_IN__PA__CFG5 CYREG_UDB_PA0_CFG5
#define INDEX_IN__PA__CFG6 CYREG_UDB_PA0_CFG6
#define INDEX_IN__PA__CFG7 CYREG_UDB_PA0_CFG7
#define INDEX_IN__PA__CFG8 CYREG_UDB_PA0_CFG8
#define INDEX_IN__PA__CFG9 CYREG_UDB_PA0_CFG9
#define INDEX_IN__PC CYREG_PRT0_PC
#define INDEX_IN__PC2 CYREG_PRT0_PC2
#define INDEX_IN__PORT 0u
#define INDEX_IN__PS CYREG_PRT0_PS
#define INDEX_IN__SHIFT 3u

/* isr_home */
#define isr_home__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_home__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_home__INTC_MASK 0x01u
#define isr_home__INTC_NUMBER 0u
#define isr_home__INTC_PRIOR_MASK 0xC0u
#define isr_home__INTC_PRIOR_NUM 3u
#define isr_home__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_home__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_home__INTC_SET_PD_REG CYREG_CM0_ISPR

/* spi_miso */
#define spi_miso__0__DM__MASK 0x38000u
#define spi_miso__0__DM__SHIFT 15u
#define spi_miso__0__DR CYREG_PRT0_DR
#define spi_miso__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define spi_miso__0__HSIOM_GPIO 0u
#define spi_miso__0__HSIOM_I2C 14u
#define spi_miso__0__HSIOM_I2C_SDA 14u
#define spi_miso__0__HSIOM_MASK 0x00F00000u
#define spi_miso__0__HSIOM_SHIFT 20u
#define spi_miso__0__HSIOM_SPI 15u
#define spi_miso__0__HSIOM_SPI_MISO 15u
#define spi_miso__0__HSIOM_UART 9u
#define spi_miso__0__HSIOM_UART_TX 9u
#define spi_miso__0__INTCFG CYREG_PRT0_INTCFG
#define spi_miso__0__INTSTAT CYREG_PRT0_INTSTAT
#define spi_miso__0__MASK 0x20u
#define spi_miso__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define spi_miso__0__OUT_SEL_SHIFT 10u
#define spi_miso__0__OUT_SEL_VAL -1u
#define spi_miso__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define spi_miso__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define spi_miso__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define spi_miso__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define spi_miso__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define spi_miso__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define spi_miso__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define spi_miso__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define spi_miso__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define spi_miso__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define spi_miso__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define spi_miso__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define spi_miso__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define spi_miso__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define spi_miso__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define spi_miso__0__PC CYREG_PRT0_PC
#define spi_miso__0__PC2 CYREG_PRT0_PC2
#define spi_miso__0__PORT 0u
#define spi_miso__0__PS CYREG_PRT0_PS
#define spi_miso__0__SHIFT 5u
#define spi_miso__DR CYREG_PRT0_DR
#define spi_miso__INTCFG CYREG_PRT0_INTCFG
#define spi_miso__INTSTAT CYREG_PRT0_INTSTAT
#define spi_miso__MASK 0x20u
#define spi_miso__PA__CFG0 CYREG_UDB_PA0_CFG0
#define spi_miso__PA__CFG1 CYREG_UDB_PA0_CFG1
#define spi_miso__PA__CFG10 CYREG_UDB_PA0_CFG10
#define spi_miso__PA__CFG11 CYREG_UDB_PA0_CFG11
#define spi_miso__PA__CFG12 CYREG_UDB_PA0_CFG12
#define spi_miso__PA__CFG13 CYREG_UDB_PA0_CFG13
#define spi_miso__PA__CFG14 CYREG_UDB_PA0_CFG14
#define spi_miso__PA__CFG2 CYREG_UDB_PA0_CFG2
#define spi_miso__PA__CFG3 CYREG_UDB_PA0_CFG3
#define spi_miso__PA__CFG4 CYREG_UDB_PA0_CFG4
#define spi_miso__PA__CFG5 CYREG_UDB_PA0_CFG5
#define spi_miso__PA__CFG6 CYREG_UDB_PA0_CFG6
#define spi_miso__PA__CFG7 CYREG_UDB_PA0_CFG7
#define spi_miso__PA__CFG8 CYREG_UDB_PA0_CFG8
#define spi_miso__PA__CFG9 CYREG_UDB_PA0_CFG9
#define spi_miso__PC CYREG_PRT0_PC
#define spi_miso__PC2 CYREG_PRT0_PC2
#define spi_miso__PORT 0u
#define spi_miso__PS CYREG_PRT0_PS
#define spi_miso__SHIFT 5u

/* spi_mosi */
#define spi_mosi__0__DM__MASK 0x7000u
#define spi_mosi__0__DM__SHIFT 12u
#define spi_mosi__0__DR CYREG_PRT0_DR
#define spi_mosi__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define spi_mosi__0__HSIOM_GPIO 0u
#define spi_mosi__0__HSIOM_I2C 14u
#define spi_mosi__0__HSIOM_I2C_SCL 14u
#define spi_mosi__0__HSIOM_MASK 0x000F0000u
#define spi_mosi__0__HSIOM_SHIFT 16u
#define spi_mosi__0__HSIOM_SPI 15u
#define spi_mosi__0__HSIOM_SPI_MOSI 15u
#define spi_mosi__0__HSIOM_UART 9u
#define spi_mosi__0__HSIOM_UART_RX 9u
#define spi_mosi__0__INTCFG CYREG_PRT0_INTCFG
#define spi_mosi__0__INTSTAT CYREG_PRT0_INTSTAT
#define spi_mosi__0__MASK 0x10u
#define spi_mosi__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define spi_mosi__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define spi_mosi__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define spi_mosi__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define spi_mosi__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define spi_mosi__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define spi_mosi__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define spi_mosi__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define spi_mosi__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define spi_mosi__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define spi_mosi__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define spi_mosi__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define spi_mosi__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define spi_mosi__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define spi_mosi__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define spi_mosi__0__PC CYREG_PRT0_PC
#define spi_mosi__0__PC2 CYREG_PRT0_PC2
#define spi_mosi__0__PORT 0u
#define spi_mosi__0__PS CYREG_PRT0_PS
#define spi_mosi__0__SHIFT 4u
#define spi_mosi__DR CYREG_PRT0_DR
#define spi_mosi__INTCFG CYREG_PRT0_INTCFG
#define spi_mosi__INTSTAT CYREG_PRT0_INTSTAT
#define spi_mosi__MASK 0x10u
#define spi_mosi__PA__CFG0 CYREG_UDB_PA0_CFG0
#define spi_mosi__PA__CFG1 CYREG_UDB_PA0_CFG1
#define spi_mosi__PA__CFG10 CYREG_UDB_PA0_CFG10
#define spi_mosi__PA__CFG11 CYREG_UDB_PA0_CFG11
#define spi_mosi__PA__CFG12 CYREG_UDB_PA0_CFG12
#define spi_mosi__PA__CFG13 CYREG_UDB_PA0_CFG13
#define spi_mosi__PA__CFG14 CYREG_UDB_PA0_CFG14
#define spi_mosi__PA__CFG2 CYREG_UDB_PA0_CFG2
#define spi_mosi__PA__CFG3 CYREG_UDB_PA0_CFG3
#define spi_mosi__PA__CFG4 CYREG_UDB_PA0_CFG4
#define spi_mosi__PA__CFG5 CYREG_UDB_PA0_CFG5
#define spi_mosi__PA__CFG6 CYREG_UDB_PA0_CFG6
#define spi_mosi__PA__CFG7 CYREG_UDB_PA0_CFG7
#define spi_mosi__PA__CFG8 CYREG_UDB_PA0_CFG8
#define spi_mosi__PA__CFG9 CYREG_UDB_PA0_CFG9
#define spi_mosi__PC CYREG_PRT0_PC
#define spi_mosi__PC2 CYREG_PRT0_PC2
#define spi_mosi__PORT 0u
#define spi_mosi__PS CYREG_PRT0_PS
#define spi_mosi__SHIFT 4u

/* Counter_1 */
#define Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_00
#define Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_00
#define Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_00
#define Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_00
#define Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_00
#define Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_00
#define Counter_1_CounterUDB_sC24_counterdp_u0__32BIT_A0_REG CYREG_UDB_W32_A0_00
#define Counter_1_CounterUDB_sC24_counterdp_u0__32BIT_A1_REG CYREG_UDB_W32_A1_00
#define Counter_1_CounterUDB_sC24_counterdp_u0__32BIT_D0_REG CYREG_UDB_W32_D0_00
#define Counter_1_CounterUDB_sC24_counterdp_u0__32BIT_D1_REG CYREG_UDB_W32_D1_00
#define Counter_1_CounterUDB_sC24_counterdp_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define Counter_1_CounterUDB_sC24_counterdp_u0__32BIT_F0_REG CYREG_UDB_W32_F0_00
#define Counter_1_CounterUDB_sC24_counterdp_u0__32BIT_F1_REG CYREG_UDB_W32_F1_00
#define Counter_1_CounterUDB_sC24_counterdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_00
#define Counter_1_CounterUDB_sC24_counterdp_u0__A0_REG CYREG_UDB_W8_A0_00
#define Counter_1_CounterUDB_sC24_counterdp_u0__A1_REG CYREG_UDB_W8_A1_00
#define Counter_1_CounterUDB_sC24_counterdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_00
#define Counter_1_CounterUDB_sC24_counterdp_u0__D0_REG CYREG_UDB_W8_D0_00
#define Counter_1_CounterUDB_sC24_counterdp_u0__D1_REG CYREG_UDB_W8_D1_00
#define Counter_1_CounterUDB_sC24_counterdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define Counter_1_CounterUDB_sC24_counterdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_00
#define Counter_1_CounterUDB_sC24_counterdp_u0__F0_REG CYREG_UDB_W8_F0_00
#define Counter_1_CounterUDB_sC24_counterdp_u0__F1_REG CYREG_UDB_W8_F1_00
#define Counter_1_CounterUDB_sC24_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define Counter_1_CounterUDB_sC24_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_A0_REG CYREG_UDB_W16_A0_01
#define Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_A1_REG CYREG_UDB_W16_A1_01
#define Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_D0_REG CYREG_UDB_W16_D0_01
#define Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_D1_REG CYREG_UDB_W16_D1_01
#define Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_F0_REG CYREG_UDB_W16_F0_01
#define Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_F1_REG CYREG_UDB_W16_F1_01
#define Counter_1_CounterUDB_sC24_counterdp_u1__A0_A1_REG CYREG_UDB_CAT16_A_01
#define Counter_1_CounterUDB_sC24_counterdp_u1__A0_REG CYREG_UDB_W8_A0_01
#define Counter_1_CounterUDB_sC24_counterdp_u1__A1_REG CYREG_UDB_W8_A1_01
#define Counter_1_CounterUDB_sC24_counterdp_u1__D0_D1_REG CYREG_UDB_CAT16_D_01
#define Counter_1_CounterUDB_sC24_counterdp_u1__D0_REG CYREG_UDB_W8_D0_01
#define Counter_1_CounterUDB_sC24_counterdp_u1__D1_REG CYREG_UDB_W8_D1_01
#define Counter_1_CounterUDB_sC24_counterdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define Counter_1_CounterUDB_sC24_counterdp_u1__F0_F1_REG CYREG_UDB_CAT16_F_01
#define Counter_1_CounterUDB_sC24_counterdp_u1__F0_REG CYREG_UDB_W8_F0_01
#define Counter_1_CounterUDB_sC24_counterdp_u1__F1_REG CYREG_UDB_W8_F1_01
#define Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_A0_REG CYREG_UDB_W16_A0_02
#define Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_A1_REG CYREG_UDB_W16_A1_02
#define Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_D0_REG CYREG_UDB_W16_D0_02
#define Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_D1_REG CYREG_UDB_W16_D1_02
#define Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_F0_REG CYREG_UDB_W16_F0_02
#define Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_F1_REG CYREG_UDB_W16_F1_02
#define Counter_1_CounterUDB_sC24_counterdp_u2__A0_A1_REG CYREG_UDB_CAT16_A_02
#define Counter_1_CounterUDB_sC24_counterdp_u2__A0_REG CYREG_UDB_W8_A0_02
#define Counter_1_CounterUDB_sC24_counterdp_u2__A1_REG CYREG_UDB_W8_A1_02
#define Counter_1_CounterUDB_sC24_counterdp_u2__D0_D1_REG CYREG_UDB_CAT16_D_02
#define Counter_1_CounterUDB_sC24_counterdp_u2__D0_REG CYREG_UDB_W8_D0_02
#define Counter_1_CounterUDB_sC24_counterdp_u2__D1_REG CYREG_UDB_W8_D1_02
#define Counter_1_CounterUDB_sC24_counterdp_u2__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define Counter_1_CounterUDB_sC24_counterdp_u2__F0_F1_REG CYREG_UDB_CAT16_F_02
#define Counter_1_CounterUDB_sC24_counterdp_u2__F0_REG CYREG_UDB_W8_F0_02
#define Counter_1_CounterUDB_sC24_counterdp_u2__F1_REG CYREG_UDB_W8_F1_02
#define Counter_1_CounterUDB_sC24_counterdp_u2__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Counter_1_CounterUDB_sC24_counterdp_u2__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__0__MASK 0x01u
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__0__POS 0
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__1__MASK 0x02u
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__1__POS 1
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_00
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_00
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_00
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_00
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_00
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_00
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_00
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_00
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__2__MASK 0x04u
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__2__POS 2
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL_00
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__32BIT_COUNT_REG CYREG_UDB_W32_CTL_00
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK_00
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL_00
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_00
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL_00
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_00
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK 0x87u
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK_00
#define Counter_1_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Counter_1_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Counter_1_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Counter_1_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST_01
#define Counter_1_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Counter_1_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Counter_1_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define Counter_1_CounterUDB_sSTSReg_stsreg__3__POS 3
#define Counter_1_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Counter_1_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Counter_1_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Counter_1_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Counter_1_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define Counter_1_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_UDB_W8_MSK_01
#define Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_UDB_W8_ST_01

/* Direction */
#define Direction__0__DM__MASK 0x7000u
#define Direction__0__DM__SHIFT 12u
#define Direction__0__DR CYREG_PRT2_DR
#define Direction__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Direction__0__HSIOM_MASK 0x000F0000u
#define Direction__0__HSIOM_SHIFT 16u
#define Direction__0__INTCFG CYREG_PRT2_INTCFG
#define Direction__0__INTSTAT CYREG_PRT2_INTSTAT
#define Direction__0__MASK 0x10u
#define Direction__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define Direction__0__OUT_SEL_SHIFT 8u
#define Direction__0__OUT_SEL_VAL 1u
#define Direction__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Direction__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Direction__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Direction__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Direction__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Direction__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Direction__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Direction__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Direction__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Direction__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Direction__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Direction__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Direction__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Direction__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Direction__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Direction__0__PC CYREG_PRT2_PC
#define Direction__0__PC2 CYREG_PRT2_PC2
#define Direction__0__PORT 2u
#define Direction__0__PS CYREG_PRT2_PS
#define Direction__0__SHIFT 4u
#define Direction__DR CYREG_PRT2_DR
#define Direction__INTCFG CYREG_PRT2_INTCFG
#define Direction__INTSTAT CYREG_PRT2_INTSTAT
#define Direction__MASK 0x10u
#define Direction__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Direction__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Direction__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Direction__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Direction__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Direction__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Direction__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Direction__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Direction__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Direction__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Direction__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Direction__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Direction__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Direction__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Direction__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Direction__PC CYREG_PRT2_PC
#define Direction__PC2 CYREG_PRT2_PC2
#define Direction__PORT 2u
#define Direction__PS CYREG_PRT2_PS
#define Direction__SHIFT 4u

/* INDEX_OUT */
#define INDEX_OUT__0__DM__MASK 0xE00u
#define INDEX_OUT__0__DM__SHIFT 9u
#define INDEX_OUT__0__DR CYREG_PRT2_DR
#define INDEX_OUT__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define INDEX_OUT__0__HSIOM_MASK 0x0000F000u
#define INDEX_OUT__0__HSIOM_SHIFT 12u
#define INDEX_OUT__0__INTCFG CYREG_PRT2_INTCFG
#define INDEX_OUT__0__INTSTAT CYREG_PRT2_INTSTAT
#define INDEX_OUT__0__MASK 0x08u
#define INDEX_OUT__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define INDEX_OUT__0__OUT_SEL_SHIFT 6u
#define INDEX_OUT__0__OUT_SEL_VAL 0u
#define INDEX_OUT__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define INDEX_OUT__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define INDEX_OUT__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define INDEX_OUT__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define INDEX_OUT__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define INDEX_OUT__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define INDEX_OUT__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define INDEX_OUT__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define INDEX_OUT__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define INDEX_OUT__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define INDEX_OUT__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define INDEX_OUT__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define INDEX_OUT__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define INDEX_OUT__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define INDEX_OUT__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define INDEX_OUT__0__PC CYREG_PRT2_PC
#define INDEX_OUT__0__PC2 CYREG_PRT2_PC2
#define INDEX_OUT__0__PORT 2u
#define INDEX_OUT__0__PS CYREG_PRT2_PS
#define INDEX_OUT__0__SHIFT 3u
#define INDEX_OUT__DR CYREG_PRT2_DR
#define INDEX_OUT__INTCFG CYREG_PRT2_INTCFG
#define INDEX_OUT__INTSTAT CYREG_PRT2_INTSTAT
#define INDEX_OUT__MASK 0x08u
#define INDEX_OUT__PA__CFG0 CYREG_UDB_PA2_CFG0
#define INDEX_OUT__PA__CFG1 CYREG_UDB_PA2_CFG1
#define INDEX_OUT__PA__CFG10 CYREG_UDB_PA2_CFG10
#define INDEX_OUT__PA__CFG11 CYREG_UDB_PA2_CFG11
#define INDEX_OUT__PA__CFG12 CYREG_UDB_PA2_CFG12
#define INDEX_OUT__PA__CFG13 CYREG_UDB_PA2_CFG13
#define INDEX_OUT__PA__CFG14 CYREG_UDB_PA2_CFG14
#define INDEX_OUT__PA__CFG2 CYREG_UDB_PA2_CFG2
#define INDEX_OUT__PA__CFG3 CYREG_UDB_PA2_CFG3
#define INDEX_OUT__PA__CFG4 CYREG_UDB_PA2_CFG4
#define INDEX_OUT__PA__CFG5 CYREG_UDB_PA2_CFG5
#define INDEX_OUT__PA__CFG6 CYREG_UDB_PA2_CFG6
#define INDEX_OUT__PA__CFG7 CYREG_UDB_PA2_CFG7
#define INDEX_OUT__PA__CFG8 CYREG_UDB_PA2_CFG8
#define INDEX_OUT__PA__CFG9 CYREG_UDB_PA2_CFG9
#define INDEX_OUT__PC CYREG_PRT2_PC
#define INDEX_OUT__PC2 CYREG_PRT2_PC2
#define INDEX_OUT__PORT 2u
#define INDEX_OUT__PS CYREG_PRT2_PS
#define INDEX_OUT__SHIFT 3u

/* isr_spi_ss */
#define isr_spi_ss__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_spi_ss__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_spi_ss__INTC_MASK 0x02u
#define isr_spi_ss__INTC_NUMBER 1u
#define isr_spi_ss__INTC_PRIOR_MASK 0xC000u
#define isr_spi_ss__INTC_PRIOR_NUM 3u
#define isr_spi_ss__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_spi_ss__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_spi_ss__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Reset_Encoder */
#define Reset_Encoder__0__DM__MASK 0x1C0000u
#define Reset_Encoder__0__DM__SHIFT 18u
#define Reset_Encoder__0__DR CYREG_PRT2_DR
#define Reset_Encoder__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Reset_Encoder__0__HSIOM_MASK 0x0F000000u
#define Reset_Encoder__0__HSIOM_SHIFT 24u
#define Reset_Encoder__0__INTCFG CYREG_PRT2_INTCFG
#define Reset_Encoder__0__INTSTAT CYREG_PRT2_INTSTAT
#define Reset_Encoder__0__MASK 0x40u
#define Reset_Encoder__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Reset_Encoder__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Reset_Encoder__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Reset_Encoder__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Reset_Encoder__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Reset_Encoder__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Reset_Encoder__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Reset_Encoder__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Reset_Encoder__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Reset_Encoder__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Reset_Encoder__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Reset_Encoder__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Reset_Encoder__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Reset_Encoder__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Reset_Encoder__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Reset_Encoder__0__PC CYREG_PRT2_PC
#define Reset_Encoder__0__PC2 CYREG_PRT2_PC2
#define Reset_Encoder__0__PORT 2u
#define Reset_Encoder__0__PS CYREG_PRT2_PS
#define Reset_Encoder__0__SHIFT 6u
#define Reset_Encoder__DR CYREG_PRT2_DR
#define Reset_Encoder__INTCFG CYREG_PRT2_INTCFG
#define Reset_Encoder__INTSTAT CYREG_PRT2_INTSTAT
#define Reset_Encoder__MASK 0x40u
#define Reset_Encoder__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Reset_Encoder__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Reset_Encoder__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Reset_Encoder__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Reset_Encoder__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Reset_Encoder__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Reset_Encoder__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Reset_Encoder__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Reset_Encoder__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Reset_Encoder__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Reset_Encoder__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Reset_Encoder__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Reset_Encoder__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Reset_Encoder__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Reset_Encoder__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Reset_Encoder__PC CYREG_PRT2_PC
#define Reset_Encoder__PC2 CYREG_PRT2_PC2
#define Reset_Encoder__PORT 2u
#define Reset_Encoder__PS CYREG_PRT2_PS
#define Reset_Encoder__SHIFT 6u
#define Reset_Encoder__SNAP CYREG_PRT2_INTSTAT

/* Index_Counter_1 */
#define Index_Counter_1_CounterUDB_sC8_counterdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_03
#define Index_Counter_1_CounterUDB_sC8_counterdp_u0__A0_REG CYREG_UDB_W8_A0_03
#define Index_Counter_1_CounterUDB_sC8_counterdp_u0__A1_REG CYREG_UDB_W8_A1_03
#define Index_Counter_1_CounterUDB_sC8_counterdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_03
#define Index_Counter_1_CounterUDB_sC8_counterdp_u0__D0_REG CYREG_UDB_W8_D0_03
#define Index_Counter_1_CounterUDB_sC8_counterdp_u0__D1_REG CYREG_UDB_W8_D1_03
#define Index_Counter_1_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define Index_Counter_1_CounterUDB_sC8_counterdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_03
#define Index_Counter_1_CounterUDB_sC8_counterdp_u0__F0_REG CYREG_UDB_W8_F0_03
#define Index_Counter_1_CounterUDB_sC8_counterdp_u0__F1_REG CYREG_UDB_W8_F1_03
#define Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_02
#define Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_02
#define Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_02
#define Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_02
#define Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_02
#define Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_02
#define Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_02
#define Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_02
#define Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL_02
#define Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL_02
#define Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK_02
#define Index_Counter_1_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Index_Counter_1_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Index_Counter_1_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Index_Counter_1_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Index_Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define Index_Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST_00
#define Index_Counter_1_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Index_Counter_1_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Index_Counter_1_CounterUDB_sSTSReg_stsreg__32BIT_MASK_REG CYREG_UDB_W32_MSK_00
#define Index_Counter_1_CounterUDB_sSTSReg_stsreg__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define Index_Counter_1_CounterUDB_sSTSReg_stsreg__32BIT_STATUS_REG CYREG_UDB_W32_ST_00
#define Index_Counter_1_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Index_Counter_1_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Index_Counter_1_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Index_Counter_1_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Index_Counter_1_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Index_Counter_1_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_UDB_W8_MSK_00
#define Index_Counter_1_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define Index_Counter_1_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define Index_Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define Index_Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_00
#define Index_Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_00
#define Index_Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_UDB_W8_ST_00

/* isr_rst_encoder */
#define isr_rst_encoder__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_rst_encoder__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_rst_encoder__INTC_MASK 0x04u
#define isr_rst_encoder__INTC_NUMBER 2u
#define isr_rst_encoder__INTC_PRIOR_MASK 0xC00000u
#define isr_rst_encoder__INTC_PRIOR_NUM 3u
#define isr_rst_encoder__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_rst_encoder__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_rst_encoder__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Miscellaneous */
#define CY_PROJECT_NAME "QuadEncoderRTOS"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04FB1193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 1u
#define CYDEV_DFT_SELECT_CLK1 2u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0200
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_WDT_GENERATE_ISR 0u
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
