# ignore verilog output files
*.o
*.vcd
*.gtkw
