{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "Z:/workspace/verilog-osx/sdram_cntr.v " "Source file: Z:/workspace/verilog-osx/sdram_cntr.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1521922728725 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1521922728725 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "Z:/workspace/verilog-osx/sdram_cntr.v " "Source file: Z:/workspace/verilog-osx/sdram_cntr.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1521922729568 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1521922729568 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "Z:/workspace/verilog-osx/sdram_cntr.v " "Source file: Z:/workspace/verilog-osx/sdram_cntr.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1521922730909 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1521922730909 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521922732469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521922732485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 24 23:18:52 2018 " "Processing started: Sat Mar 24 23:18:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521922732485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1521922732485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vector06cc -c vector06cc " "Command: quartus_map --read_settings_files=on --write_settings_files=off vector06cc -c vector06cc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1521922732485 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1521922785931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/verilog-osx/fifo_256x12.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/verilog-osx/fifo_256x12.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_256x12 " "Found entity 1: fifo_256x12" {  } { { "../verilog-osx/fifo_256x12.v" "" { Text "Z:/workspace/verilog-osx/fifo_256x12.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922786259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922786259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/verilog-osx/vga_bitstream.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/verilog-osx/vga_bitstream.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_bitstream " "Found entity 1: vga_bitstream" {  } { { "../verilog-osx/vga_bitstream.v" "" { Text "Z:/workspace/verilog-osx/vga_bitstream.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922786337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922786337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/verilog-osx/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/verilog-osx/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "../verilog-osx/vga.v" "" { Text "Z:/workspace/verilog-osx/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922786415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922786415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/verilog-osx/fifo_1024x16.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/verilog-osx/fifo_1024x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_1024x16 " "Found entity 1: fifo_1024x16" {  } { { "../verilog-osx/fifo_1024x16.v" "" { Text "Z:/workspace/verilog-osx/fifo_1024x16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922786493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922786493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/verilog-osx/fifo_512x12_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/verilog-osx/fifo_512x12_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_512x12_ram " "Found entity 1: fifo_512x12_ram" {  } { { "../verilog-osx/fifo_512x12_ram.v" "" { Text "Z:/workspace/verilog-osx/fifo_512x12_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922786571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922786571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/verilog-osx/fifo_512x12_lc.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/verilog-osx/fifo_512x12_lc.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_512x12_lc " "Found entity 1: fifo_512x12_lc" {  } { { "../verilog-osx/fifo_512x12_lc.v" "" { Text "Z:/workspace/verilog-osx/fifo_512x12_lc.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922786633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922786633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/verilog-osx/vga_writer.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/verilog-osx/vga_writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_writer " "Found entity 1: vga_writer" {  } { { "../verilog-osx/vga_writer.v" "" { Text "Z:/workspace/verilog-osx/vga_writer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922786695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922786695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/verilog-osx/vga_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/verilog-osx/vga_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "../verilog-osx/vga_sync.v" "" { Text "Z:/workspace/verilog-osx/vga_sync.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922786758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922786758 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_reader.v(93) " "Verilog HDL warning at vga_reader.v(93): extended using \"x\" or \"z\"" {  } { { "../verilog-osx/vga_reader.v" "" { Text "Z:/workspace/verilog-osx/vga_reader.v" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1521922786836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/verilog-osx/vga_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/verilog-osx/vga_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_reader " "Found entity 1: vga_reader" {  } { { "../verilog-osx/vga_reader.v" "" { Text "Z:/workspace/verilog-osx/vga_reader.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922786836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922786836 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_cntr.v(388) " "Verilog HDL warning at sdram_cntr.v(388): extended using \"x\" or \"z\"" {  } { { "../verilog-osx/sdram_cntr.v" "" { Text "Z:/workspace/verilog-osx/sdram_cntr.v" 388 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1521922786929 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "vd sdram_cntr.v(390) " "Verilog HDL Declaration error at sdram_cntr.v(390): identifier \"vd\" is already declared in the present scope" {  } { { "../verilog-osx/sdram_cntr.v" "" { Text "Z:/workspace/verilog-osx/sdram_cntr.v" 390 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1521922786929 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "sdram_cntr sdram_cntr.v(1) " "Ignored design unit \"sdram_cntr\" at sdram_cntr.v(1) due to previous errors" {  } { { "../verilog-osx/sdram_cntr.v" "" { Text "Z:/workspace/verilog-osx/sdram_cntr.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1521922786929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/verilog-osx/sdram_cntr.v 0 0 " "Found 0 design units, including 0 entities, in source file /workspace/verilog-osx/sdram_cntr.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922786945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/verilog-osx/coordinator.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/verilog-osx/coordinator.v" { { "Info" "ISGN_ENTITY_NAME" "1 coordinator " "Found entity 1: coordinator" {  } { { "../verilog-osx/coordinator.v" "" { Text "Z:/workspace/verilog-osx/coordinator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922786992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922786992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/verilog-osx/converter.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/verilog-osx/converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 converter " "Found entity 1: converter" {  } { { "../verilog-osx/converter.v" "" { Text "Z:/workspace/verilog-osx/converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922787070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922787070 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "vector06cc.v(236) " "Verilog HDL Module Instantiation warning at vector06cc.v(236): ignored dangling comma in List of Port Connections" {  } { { "src/vector06cc.v" "" { Text "Z:/workspace/vector06cc/src/vector06cc.v" 236 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1521922787132 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "vector06cc.v(1043) " "Verilog HDL Module Instantiation warning at vector06cc.v(1043): ignored dangling comma in List of Port Connections" {  } { { "src/vector06cc.v" "" { Text "Z:/workspace/vector06cc/src/vector06cc.v" 1043 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1521922787132 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_VS vga_vs vector06cc.v(148) " "Verilog HDL Declaration information at vector06cc.v(148): object \"VGA_VS\" differs only in case from object \"vga_vs\" in the same scope" {  } { { "src/vector06cc.v" "" { Text "Z:/workspace/vector06cc/src/vector06cc.v" 148 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1521922787132 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_HS vga_hs vector06cc.v(147) " "Verilog HDL Declaration information at vector06cc.v(147): object \"VGA_HS\" differs only in case from object \"vga_hs\" in the same scope" {  } { { "src/vector06cc.v" "" { Text "Z:/workspace/vector06cc/src/vector06cc.v" 147 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1521922787132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vector06cc.v 2 2 " "Found 2 design units, including 2 entities, in source file src/vector06cc.v" { { "Info" "ISGN_ENTITY_NAME" "1 vector06cc " "Found entity 1: vector06cc" {  } { { "src/vector06cc.v" "" { Text "Z:/workspace/vector06cc/src/vector06cc.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922787148 ""} { "Info" "ISGN_ENTITY_NAME" "2 fake8255 " "Found entity 2: fake8255" {  } { { "src/vector06cc.v" "" { Text "Z:/workspace/vector06cc/src/vector06cc.v" 1189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922787148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922787148 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "floppy.v(411) " "Verilog HDL Module Instantiation warning at floppy.v(411): ignored dangling comma in List of Port Connections" {  } { { "src/floppy/floppy.v" "" { Text "Z:/workspace/vector06cc/src/floppy/floppy.v" 411 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1521922787210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/floppy/floppy.v 1 1 " "Found 1 design units, including 1 entities, in source file src/floppy/floppy.v" { { "Info" "ISGN_ENTITY_NAME" "1 floppy " "Found entity 1: floppy" {  } { { "src/floppy/floppy.v" "" { Text "Z:/workspace/vector06cc/src/floppy/floppy.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922787210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922787210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/floppy/floppyram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/floppy/floppyram.v" { { "Info" "ISGN_ENTITY_NAME" "1 floppyram " "Found entity 1: floppyram" {  } { { "src/floppy/floppyram.v" "" { Text "Z:/workspace/vector06cc/src/floppy/floppyram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922787288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922787288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/floppy/uart/txd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/floppy/uart/txd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TXD-TXD " "Found design unit 1: TXD-TXD" {  } { { "src/floppy/uart/txd.vhd" "" { Text "Z:/workspace/vector06cc/src/floppy/uart/txd.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922788209 ""} { "Info" "ISGN_ENTITY_NAME" "1 TXD " "Found entity 1: TXD" {  } { { "src/floppy/uart/txd.vhd" "" { Text "Z:/workspace/vector06cc/src/floppy/uart/txd.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922788209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922788209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/floppy/wd1793.v 2 2 " "Found 2 design units, including 2 entities, in source file src/floppy/wd1793.v" { { "Info" "ISGN_ENTITY_NAME" "1 wd1793 " "Found entity 1: wd1793" {  } { { "src/floppy/wd1793.v" "" { Text "Z:/workspace/vector06cc/src/floppy/wd1793.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922788271 ""} { "Info" "ISGN_ENTITY_NAME" "2 watchdog " "Found entity 2: watchdog" {  } { { "src/floppy/wd1793.v" "" { Text "Z:/workspace/vector06cc/src/floppy/wd1793.v" 605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922788271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922788271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/floppy/floppyrom.v 1 1 " "Found 1 design units, including 1 entities, in source file src/floppy/floppyrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 floppyrom " "Found entity 1: floppyrom" {  } { { "src/floppy/floppyrom.v" "" { Text "Z:/workspace/vector06cc/src/floppy/floppyrom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922788365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922788365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/floppy/ram512x8a.v 1 1 " "Found 1 design units, including 1 entities, in source file src/floppy/ram512x8a.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram512x8a " "Found entity 1: ram512x8a" {  } { { "src/floppy/ram512x8a.v" "" { Text "Z:/workspace/vector06cc/src/floppy/ram512x8a.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922788474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922788474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/floppy/ram1024x8a.v 1 1 " "Found 1 design units, including 1 entities, in source file src/floppy/ram1024x8a.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram1024x8a " "Found entity 1: ram1024x8a" {  } { { "src/floppy/ram1024x8a.v" "" { Text "Z:/workspace/vector06cc/src/floppy/ram1024x8a.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922788567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922788567 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do spi.v(33) " "Verilog HDL Declaration warning at spi.v(33): \"do\" is SystemVerilog-2005 keyword" {  } { { "src/floppy/spi.v" "" { Text "Z:/workspace/vector06cc/src/floppy/spi.v" 33 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1521922788645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/floppy/spi.v 1 1 " "Found 1 design units, including 1 entities, in source file src/floppy/spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "src/floppy/spi.v" "" { Text "Z:/workspace/vector06cc/src/floppy/spi.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922788645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922788645 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BUSY busy dma_rw.v(27) " "Verilog HDL Declaration information at dma_rw.v(27): object \"BUSY\" differs only in case from object \"busy\" in the same scope" {  } { { "src/floppy/dma_rw.v" "" { Text "Z:/workspace/vector06cc/src/floppy/dma_rw.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1521922788755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/floppy/dma_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file src/floppy/dma_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_rw " "Found entity 1: dma_rw" {  } { { "src/floppy/dma_rw.v" "" { Text "Z:/workspace/vector06cc/src/floppy/dma_rw.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922788755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922788755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/floppy/timer100hz.v 1 1 " "Found 1 design units, including 1 entities, in source file src/floppy/timer100hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer100hz " "Found entity 1: timer100hz" {  } { { "src/floppy/timer100hz.v" "" { Text "Z:/workspace/vector06cc/src/floppy/timer100hz.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922788833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922788833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/floppy/65c02/cpu65xx_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/floppy/65c02/cpu65xx_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu65xx_en-Behavioral " "Found design unit 1: cpu65xx_en-Behavioral" {  } { { "src/floppy/65c02/cpu65xx_en.vhd" "" { Text "Z:/workspace/vector06cc/src/floppy/65c02/cpu65xx_en.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922788911 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu65xx_en " "Found entity 1: cpu65xx_en" {  } { { "src/floppy/65c02/cpu65xx_en.vhd" "" { Text "Z:/workspace/vector06cc/src/floppy/65c02/cpu65xx_en.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922788911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922788911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ramdisk/kvaz.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ramdisk/kvaz.v" { { "Info" "ISGN_ENTITY_NAME" "1 kvaz " "Found entity 1: kvaz" {  } { { "src/ramdisk/kvaz.v" "" { Text "Z:/workspace/vector06cc/src/ramdisk/kvaz.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922788973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922788973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lpm_rom0.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lpm_rom0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Found entity 1: lpm_rom0" {  } { { "src/lpm_rom0.v" "" { Text "Z:/workspace/vector06cc/src/lpm_rom0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922789067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922789067 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "PHACC_DELTA src/clockster.v 61 clockster.v(62) " "Verilog HDL macro warning at clockster.v(62): overriding existing definition for macro \"PHACC_DELTA\", which was defined in \"src/clockster.v\", line 61" {  } { { "src/clockster.v" "" { Text "Z:/workspace/vector06cc/src/clockster.v" 62 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1521922789129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clockster.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clockster.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockster " "Found entity 1: clockster" {  } { { "src/clockster.v" "" { Text "Z:/workspace/vector06cc/src/clockster.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922789129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922789129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sram_map.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sram_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_map " "Found entity 1: sram_map" {  } { { "src/sram_map.v" "" { Text "Z:/workspace/vector06cc/src/sram_map.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922789191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922789191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/singleclockster.v 1 1 " "Found 1 design units, including 1 entities, in source file src/singleclockster.v" { { "Info" "ISGN_ENTITY_NAME" "1 singleclockster " "Found entity 1: singleclockster" {  } { { "src/singleclockster.v" "" { Text "Z:/workspace/vector06cc/src/singleclockster.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922789269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922789269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/oneshot.v 2 2 " "Found 2 design units, including 2 entities, in source file src/oneshot.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "src/oneshot.v" "" { Text "Z:/workspace/vector06cc/src/oneshot.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922789363 ""} { "Info" "ISGN_ENTITY_NAME" "2 oneshot_non_retriggerable " "Found entity 2: oneshot_non_retriggerable" {  } { { "src/oneshot.v" "" { Text "Z:/workspace/vector06cc/src/oneshot.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922789363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922789363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/specialkeys.v 1 1 " "Found 1 design units, including 1 entities, in source file src/specialkeys.v" { { "Info" "ISGN_ENTITY_NAME" "1 specialkeys " "Found entity 1: specialkeys" {  } { { "src/specialkeys.v" "" { Text "Z:/workspace/vector06cc/src/specialkeys.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922789457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922789457 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "video.v(137) " "Verilog HDL Module Instantiation warning at video.v(137): ignored dangling comma in List of Port Connections" {  } { { "src/video/video.v" "" { Text "Z:/workspace/vector06cc/src/video/video.v" 137 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1521922789519 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "video.v(218) " "Verilog HDL information at video.v(218): always construct contains both blocking and non-blocking assignments" {  } { { "src/video/video.v" "" { Text "Z:/workspace/vector06cc/src/video/video.v" 218 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1521922789519 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "video video.v(65) " "Verilog Module Declaration warning at video.v(65): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"video\"" {  } { { "src/video/video.v" "" { Text "Z:/workspace/vector06cc/src/video/video.v" 65 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521922789519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/video/video.v 3 3 " "Found 3 design units, including 3 entities, in source file src/video/video.v" { { "Info" "ISGN_ENTITY_NAME" "1 video " "Found entity 1: video" {  } { { "src/video/video.v" "" { Text "Z:/workspace/vector06cc/src/video/video.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922789519 ""} { "Info" "ISGN_ENTITY_NAME" "2 uvsum " "Found entity 2: uvsum" {  } { { "src/video/video.v" "" { Text "Z:/workspace/vector06cc/src/video/video.v" 431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922789519 ""} { "Info" "ISGN_ENTITY_NAME" "3 sinrom " "Found entity 3: sinrom" {  } { { "src/video/video.v" "" { Text "Z:/workspace/vector06cc/src/video/video.v" 443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922789519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922789519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SRAM_ADDR sram_addr framebuffer.v(45) " "Verilog HDL Declaration information at framebuffer.v(45): object \"SRAM_ADDR\" differs only in case from object \"sram_addr\" in the same scope" {  } { { "src/video/framebuffer.v" "" { Text "Z:/workspace/vector06cc/src/video/framebuffer.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1521922789597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/video/framebuffer.v 2 2 " "Found 2 design units, including 2 entities, in source file src/video/framebuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 framebuffer " "Found entity 1: framebuffer" {  } { { "src/video/framebuffer.v" "" { Text "Z:/workspace/vector06cc/src/video/framebuffer.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922789597 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipelinx " "Found entity 2: pipelinx" {  } { { "src/video/framebuffer.v" "" { Text "Z:/workspace/vector06cc/src/video/framebuffer.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922789597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922789597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/video/shiftreg2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/video/shiftreg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg2 " "Found entity 1: shiftreg2" {  } { { "src/video/shiftreg2.v" "" { Text "Z:/workspace/vector06cc/src/video/shiftreg2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922789675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922789675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/video/rambuffer.v 2 2 " "Found 2 design units, including 2 entities, in source file src/video/rambuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 rambuffer " "Found entity 1: rambuffer" {  } { { "src/video/rambuffer.v" "" { Text "Z:/workspace/vector06cc/src/video/rambuffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922789753 ""} { "Info" "ISGN_ENTITY_NAME" "2 rdwrctr " "Found entity 2: rdwrctr" {  } { { "src/video/rambuffer.v" "" { Text "Z:/workspace/vector06cc/src/video/rambuffer.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922789753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922789753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/video/vga_refresh.v 1 1 " "Found 1 design units, including 1 entities, in source file src/video/vga_refresh.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_refresh " "Found entity 1: vga_refresh" {  } { { "src/video/vga_refresh.v" "" { Text "Z:/workspace/vector06cc/src/video/vga_refresh.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922789815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922789815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i82c55/i82c55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/i82c55/i82c55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I82C55-RTL " "Found design unit 1: I82C55-RTL" {  } { { "src/i82c55/i82c55.vhd" "" { Text "Z:/workspace/vector06cc/src/i82c55/i82c55.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922789909 ""} { "Info" "ISGN_ENTITY_NAME" "1 I82C55 " "Found entity 1: I82C55" {  } { { "src/i82c55/i82c55.vhd" "" { Text "Z:/workspace/vector06cc/src/i82c55/i82c55.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922789909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922789909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i8253/8253.v 4 4 " "Found 4 design units, including 4 entities, in source file src/i8253/8253.v" { { "Info" "ISGN_ENTITY_NAME" "1 pit8253 " "Found entity 1: pit8253" {  } { { "src/i8253/8253.v" "" { Text "Z:/workspace/vector06cc/src/i8253/8253.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922789987 ""} { "Info" "ISGN_ENTITY_NAME" "2 pit8253_counterunit " "Found entity 2: pit8253_counterunit" {  } { { "src/i8253/8253.v" "" { Text "Z:/workspace/vector06cc/src/i8253/8253.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922789987 ""} { "Info" "ISGN_ENTITY_NAME" "3 readhelper " "Found entity 3: readhelper" {  } { { "src/i8253/8253.v" "" { Text "Z:/workspace/vector06cc/src/i8253/8253.v" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922789987 ""} { "Info" "ISGN_ENTITY_NAME" "4 pit8253_downcounter " "Found entity 4: pit8253_downcounter" {  } { { "src/i8253/8253.v" "" { Text "Z:/workspace/vector06cc/src/i8253/8253.v" 349 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922789987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922789987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/keyboard/scan2matrix.v 3 3 " "Found 3 design units, including 3 entities, in source file src/keyboard/scan2matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 scan2matrix " "Found entity 1: scan2matrix" {  } { { "src/keyboard/scan2matrix.v" "" { Text "Z:/workspace/vector06cc/src/keyboard/scan2matrix.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922790065 ""} { "Info" "ISGN_ENTITY_NAME" "2 krom1 " "Found entity 2: krom1" {  } { { "src/keyboard/scan2matrix.v" "" { Text "Z:/workspace/vector06cc/src/keyboard/scan2matrix.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922790065 ""} { "Info" "ISGN_ENTITY_NAME" "3 krom2 " "Found entity 3: krom2" {  } { { "src/keyboard/scan2matrix.v" "" { Text "Z:/workspace/vector06cc/src/keyboard/scan2matrix.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922790065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922790065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/keyboard/ps2k.v 2 2 " "Found 2 design units, including 2 entities, in source file src/keyboard/ps2k.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2k " "Found entity 1: ps2k" {  } { { "src/keyboard/ps2k.v" "" { Text "Z:/workspace/vector06cc/src/keyboard/ps2k.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922790127 ""} { "Info" "ISGN_ENTITY_NAME" "2 ps2watchdog " "Found entity 2: ps2watchdog" {  } { { "src/keyboard/ps2k.v" "" { Text "Z:/workspace/vector06cc/src/keyboard/ps2k.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922790127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922790127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/keyboard/vectorkeys.v 2 2 " "Found 2 design units, including 2 entities, in source file src/keyboard/vectorkeys.v" { { "Info" "ISGN_ENTITY_NAME" "1 vectorkeys " "Found entity 1: vectorkeys" {  } { { "src/keyboard/vectorkeys.v" "" { Text "Z:/workspace/vector06cc/src/keyboard/vectorkeys.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922790205 ""} { "Info" "ISGN_ENTITY_NAME" "2 keycolumndecoder " "Found entity 2: keycolumndecoder" {  } { { "src/keyboard/vectorkeys.v" "" { Text "Z:/workspace/vector06cc/src/keyboard/vectorkeys.v" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922790205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922790205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altmodules/mclk24mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altmodules/mclk24mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 mclk24mhz " "Found entity 1: mclk24mhz" {  } { { "src/altmodules/mclk24mhz.v" "" { Text "Z:/workspace/vector06cc/src/altmodules/mclk24mhz.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922790283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922790283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altmodules/mclk14mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altmodules/mclk14mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 mclk14mhz " "Found entity 1: mclk14mhz" {  } { { "src/altmodules/mclk14mhz.v" "" { Text "Z:/workspace/vector06cc/src/altmodules/mclk14mhz.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922790377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922790377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altmodules/palette_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altmodules/palette_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 palette_ram " "Found entity 1: palette_ram" {  } { { "src/altmodules/palette_ram.v" "" { Text "Z:/workspace/vector06cc/src/altmodules/palette_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922790439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922790439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/de1/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file src/de1/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "src/DE1/I2C_AV_Config.v" "" { Text "Z:/workspace/vector06cc/src/DE1/I2C_AV_Config.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922790502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922790502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/de1/usb_jtag.v 3 3 " "Found 3 design units, including 3 entities, in source file src/de1/usb_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 USB_JTAG " "Found entity 1: USB_JTAG" {  } { { "src/DE1/USB_JTAG.v" "" { Text "Z:/workspace/vector06cc/src/DE1/USB_JTAG.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922790595 ""} { "Info" "ISGN_ENTITY_NAME" "2 JTAG_REC " "Found entity 2: JTAG_REC" {  } { { "src/DE1/USB_JTAG.v" "" { Text "Z:/workspace/vector06cc/src/DE1/USB_JTAG.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922790595 ""} { "Info" "ISGN_ENTITY_NAME" "3 JTAG_TRANS " "Found entity 3: JTAG_TRANS" {  } { { "src/DE1/USB_JTAG.v" "" { Text "Z:/workspace/vector06cc/src/DE1/USB_JTAG.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922790595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922790595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/de1/cmd_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file src/de1/cmd_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMD_Decode " "Found entity 1: CMD_Decode" {  } { { "src/DE1/CMD_Decode.v" "" { Text "Z:/workspace/vector06cc/src/DE1/CMD_Decode.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922790673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922790673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/de1/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file src/de1/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "src/DE1/I2C_Controller.v" "" { Text "Z:/workspace/vector06cc/src/DE1/I2C_Controller.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922790767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922790767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/de1/clk_lock.v 2 2 " "Found 2 design units, including 2 entities, in source file src/de1/clk_lock.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_LOCK_altclkctrl_tb8 " "Found entity 1: CLK_LOCK_altclkctrl_tb8" {  } { { "src/DE1/CLK_LOCK.v" "" { Text "Z:/workspace/vector06cc/src/DE1/CLK_LOCK.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922790876 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLK_LOCK " "Found entity 2: CLK_LOCK" {  } { { "src/DE1/CLK_LOCK.v" "" { Text "Z:/workspace/vector06cc/src/DE1/CLK_LOCK.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922790876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922790876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/de1/seg7_lut.v 2 2 " "Found 2 design units, including 2 entities, in source file src/de1/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "src/DE1/SEG7_LUT.v" "" { Text "Z:/workspace/vector06cc/src/DE1/SEG7_LUT.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922790954 ""} { "Info" "ISGN_ENTITY_NAME" "2 SEG7_LUT_4 " "Found entity 2: SEG7_LUT_4" {  } { { "src/DE1/SEG7_LUT.v" "" { Text "Z:/workspace/vector06cc/src/DE1/SEG7_LUT.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922790954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922790954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/de1/audio_io.v 1 1 " "Found 1 design units, including 1 entities, in source file src/de1/audio_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_io " "Found entity 1: audio_io" {  } { { "src/DE1/audio_io.v" "" { Text "Z:/workspace/vector06cc/src/DE1/audio_io.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922791017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922791017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/de1/soundcodec.v 1 1 " "Found 1 design units, including 1 entities, in source file src/de1/soundcodec.v" { { "Info" "ISGN_ENTITY_NAME" "1 soundcodec " "Found entity 1: soundcodec" {  } { { "src/DE1/soundcodec.v" "" { Text "Z:/workspace/vector06cc/src/DE1/soundcodec.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922791110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922791110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/t80/t80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/t80/t80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "src/T80/T80.vhd" "" { Text "Z:/workspace/vector06cc/src/T80/T80.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922791188 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "src/T80/T80.vhd" "" { Text "Z:/workspace/vector06cc/src/T80/T80.vhd" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922791188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922791188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/t80/t80_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/t80/t80_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "src/T80/T80_ALU.vhd" "" { Text "Z:/workspace/vector06cc/src/T80/T80_ALU.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922791282 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "src/T80/T80_ALU.vhd" "" { Text "Z:/workspace/vector06cc/src/T80/T80_ALU.vhd" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922791282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922791282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/t80/t80_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/t80/t80_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "src/T80/T80_MCode.vhd" "" { Text "Z:/workspace/vector06cc/src/T80/T80_MCode.vhd" 150 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922791360 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "src/T80/T80_MCode.vhd" "" { Text "Z:/workspace/vector06cc/src/T80/T80_MCode.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922791360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922791360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/t80/t80_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/t80/t80_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Pack " "Found design unit 1: T80_Pack" {  } { { "src/T80/T80_Pack.vhd" "" { Text "Z:/workspace/vector06cc/src/T80/T80_Pack.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922791438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922791438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/t80/t80_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/t80/t80_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "src/T80/T80_Reg.vhd" "" { Text "Z:/workspace/vector06cc/src/T80/T80_Reg.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922791500 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "src/T80/T80_Reg.vhd" "" { Text "Z:/workspace/vector06cc/src/T80/T80_Reg.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922791500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922791500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/t80/t8080se.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/t80/t8080se.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T8080se-rtl " "Found design unit 1: T8080se-rtl" {  } { { "src/T80/T8080se.vhd" "" { Text "Z:/workspace/vector06cc/src/T80/T8080se.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922791594 ""} { "Info" "ISGN_ENTITY_NAME" "1 T8080se " "Found entity 1: T8080se" {  } { { "src/T80/T8080se.vhd" "" { Text "Z:/workspace/vector06cc/src/T80/T8080se.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922791594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922791594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/t80/t80sef.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/t80/t80sef.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80sef-rtl " "Found design unit 1: T80sef-rtl" {  } { { "src/T80/T80sef.vhd" "" { Text "Z:/workspace/vector06cc/src/T80/T80sef.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922791672 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80sef " "Found entity 1: T80sef" {  } { { "src/T80/T80sef.vhd" "" { Text "Z:/workspace/vector06cc/src/T80/T80sef.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922791672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922791672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/jtag/jtag_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/jtag/jtag_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_top " "Found entity 1: jtag_top" {  } { { "src/jtag/jtag_top.v" "" { Text "Z:/workspace/vector06cc/src/jtag/jtag_top.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922791734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922791734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ay/ayglue.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ay/ayglue.v" { { "Info" "ISGN_ENTITY_NAME" "1 ayglue " "Found entity 1: ayglue" {  } { { "src/ay/ayglue.v" "" { Text "Z:/workspace/vector06cc/src/ay/ayglue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922791797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922791797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ay/ym2149_linmix.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ay/ym2149_linmix.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 YM2149-RTL " "Found design unit 1: YM2149-RTL" {  } { { "src/ay/YM2149_linmix.vhd" "" { Text "Z:/workspace/vector06cc/src/ay/YM2149_linmix.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922791859 ""} { "Info" "ISGN_ENTITY_NAME" "1 YM2149 " "Found entity 1: YM2149" {  } { { "src/ay/YM2149_linmix.vhd" "" { Text "Z:/workspace/vector06cc/src/ay/YM2149_linmix.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922791859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922791859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/osd/textmode.v 2 2 " "Found 2 design units, including 2 entities, in source file src/osd/textmode.v" { { "Info" "ISGN_ENTITY_NAME" "1 textmode " "Found entity 1: textmode" {  } { { "src/osd/textmode.v" "" { Text "Z:/workspace/vector06cc/src/osd/textmode.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922791937 ""} { "Info" "ISGN_ENTITY_NAME" "2 textmode_counter " "Found entity 2: textmode_counter" {  } { { "src/osd/textmode.v" "" { Text "Z:/workspace/vector06cc/src/osd/textmode.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922791937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922791937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/osd/chargen.v 1 1 " "Found 1 design units, including 1 entities, in source file src/osd/chargen.v" { { "Info" "ISGN_ENTITY_NAME" "1 chargen " "Found entity 1: chargen" {  } { { "src/osd/chargen.v" "" { Text "Z:/workspace/vector06cc/src/osd/chargen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922792015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922792015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/osd/screenbuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/osd/screenbuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 screenbuffer " "Found entity 1: screenbuffer" {  } { { "src/osd/screenbuffer.v" "" { Text "Z:/workspace/vector06cc/src/osd/screenbuffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922792109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922792109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altmodules/ayclkdrv.v 2 2 " "Found 2 design units, including 2 entities, in source file src/altmodules/ayclkdrv.v" { { "Info" "ISGN_ENTITY_NAME" "1 ayclkdrv_altclkctrl_6df " "Found entity 1: ayclkdrv_altclkctrl_6df" {  } { { "src/altmodules/ayclkdrv.v" "" { Text "Z:/workspace/vector06cc/src/altmodules/ayclkdrv.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922792218 ""} { "Info" "ISGN_ENTITY_NAME" "2 ayclkdrv " "Found entity 2: ayclkdrv" {  } { { "src/altmodules/ayclkdrv.v" "" { Text "Z:/workspace/vector06cc/src/altmodules/ayclkdrv.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922792218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922792218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_conv " "Found entity 1: pll_conv" {  } { { "pll_conv.v" "" { Text "Z:/workspace/vector06cc/pll_conv.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922792280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922792280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altmodules/mclk24mhz2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altmodules/mclk24mhz2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mclk24mhz2 " "Found entity 1: mclk24mhz2" {  } { { "src/altmodules/mclk24mhz2.v" "" { Text "Z:/workspace/vector06cc/src/altmodules/mclk24mhz2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922792343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922792343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altmodules/mclk50mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altmodules/mclk50mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 mclk50mhz " "Found entity 1: mclk50mhz" {  } { { "src/altmodules/mclk50mhz.v" "" { Text "Z:/workspace/vector06cc/src/altmodules/mclk50mhz.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521922792421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521922792421 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/workspace/vector06cc/reports/vector06cc.map.smsg " "Generated suppressed messages file Z:/workspace/vector06cc/reports/vector06cc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1521922792701 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "374 " "Peak virtual memory: 374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521922793700 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 24 23:19:53 2018 " "Processing ended: Sat Mar 24 23:19:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521922793700 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521922793700 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521922793700 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521922793700 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 7 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 7 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521922794558 ""}
