#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Jun 12 20:24:16 2024
# Process ID: 23756
# Log file: D:/CCDCH/project/project3/Top_test/vivado.log
# Journal file: D:/CCDCH/project/project3/Top_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CCDCH/project/project3/Top_test/Top_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CCDCH/project/project3/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CCDCH/project/project3/ip_repo_2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/CCDCH/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 920.082 ; gain = 246.238
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 12 20:26:46 2024...
1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:user:PM:1.0 - PM
Adding component instance block -- xilinx.com:user:SPI_MOSI:1.0 - OLED
Adding component instance block -- xilinx.com:user:myipUART:1.0 - asrUART
Adding component instance block -- xilinx.com:user:UART_LITE_TX:1.0 - tts
Adding component instance block -- xilinx.com:user:jiaquan:1.0 - CH2O
Adding component instance block -- xilinx.com:user:DHT11_IP:1.0 - DHT11
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:user:myipUART:1.0 - pmUART
Adding component instance block -- xilinx.com:user:myipUART:1.0 - ch2oUART_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - Motor
Adding component instance block -- xilinx.com:user:PM:1.0 - PM_outdoor
Adding component instance block -- xilinx.com:user:myipUART:1.0 - pmoutdoorUART
Adding component instance block -- xilinx.com:user:DHT11_IP:1.0 - DHT11_outdoor
Adding component instance block -- xilinx.com:user:ASR_rcv:1.0 - ASR_rcv_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <D:/CCDCH/project/project3/Top_test/Top_test.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 966.773 ; gain = 49.688
close_bd_design [get_bd_designs design_1]
make_wrapper -files [get_files D:/CCDCH/project/project3/Top_test/Top_test.srcs/sources_1/bd/design_1/design_1.bd] -top
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:user:PM:1.0 - PM
Adding component instance block -- xilinx.com:user:SPI_MOSI:1.0 - OLED
Adding component instance block -- xilinx.com:user:myipUART:1.0 - asrUART
Adding component instance block -- xilinx.com:user:UART_LITE_TX:1.0 - tts
Adding component instance block -- xilinx.com:user:jiaquan:1.0 - CH2O
Adding component instance block -- xilinx.com:user:DHT11_IP:1.0 - DHT11
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:user:myipUART:1.0 - pmUART
Adding component instance block -- xilinx.com:user:myipUART:1.0 - ch2oUART_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - Motor
Adding component instance block -- xilinx.com:user:PM:1.0 - PM_outdoor
Adding component instance block -- xilinx.com:user:myipUART:1.0 - pmoutdoorUART
Adding component instance block -- xilinx.com:user:DHT11_IP:1.0 - DHT11_outdoor
Adding component instance block -- xilinx.com:user:ASR_rcv:1.0 - ASR_rcv_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <D:/CCDCH/project/project3/Top_test/Top_test.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/CCDCH/project/project3/Top_test/Top_test.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : D:/CCDCH/project/project3/Top_test/Top_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <D:/CCDCH/project/project3/Top_test/Top_test.srcs/sources_1/bd/design_1/design_1.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 12 20:27:05 2024...
