library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity tb_registrador_right is
end tb_registrador_right;

architecture test of tb_registrador_right is
    signal reset : STD_LOGIC := '0';
    signal clk : STD_LOGIC := '0';
    signal entrada : STD_LOGIC := '0';
    signal Q0, Q1, Q2 : STD_LOGIC;

    component registrador_right
        Port (
            reset : in STD_LOGIC;
            clk : in STD_LOGIC;
            entrada : in STD_LOGIC;
            Q0 : out STD_LOGIC;
            Q1 : out STD_LOGIC;
            Q2 : out STD_LOGIC
        );
    end component;

begin
    uut: registrador_right port map (
        reset => reset,
        clk => clk,
        entrada => entrada,
        Q0 => Q0,
        Q1 => Q1,
        Q2 => Q2
    );

    -- Clock process
    CLK_process: process
    begin
        for i in 0 to 100 loop  -- Gera 100 ciclos de clock
            clk <= '0';
            wait for 25 ns;
            clk <= '1';
            wait for 25 ns;
        end loop;
        wait;
    end process;

    -- Stimulus process
    stim_proc: process
    begin
        -- Teste com reset ativo
        reset <= '1';
        wait for 50 ns;
        reset <= '0';
        
        entrada <= '1';
        wait for 100 ns;
        entrada <= '0';
        wait for 100 ns;
        entrada <= '1';
        wait for 100 ns;
        entrada <= '0';
        
        report "Simulation complete" severity note;
        wait;
    end process;
end test;
