Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 09:20:30 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_43_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 Delay1No29_instance/Y_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum12_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.956ns (27.961%)  route 2.463ns (72.039%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 6.428 - 4.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 1.156ns, distribution 0.887ns)
  Clock Net Delay (Destination): 1.812ns (routing 1.049ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU19                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    clk_IBUF_inst/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.880    clk_IBUF
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.908 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=15442, routed)       2.043     2.951    Delay1No29_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X121Y235       FDCE                                         r  Delay1No29_instance/Y_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y235       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.029 r  Delay1No29_instance/Y_reg[25]/Q
                         net (fo=6, routed)           0.650     3.679    Delay1No28_instance/Y_reg[33]_0[25]
    SLICE_X127Y212       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     3.827 r  Delay1No28_instance/shiftedFracY_d1[33]_i_6__6/O
                         net (fo=4, routed)           0.300     4.127    Delay1No28_instance/shiftedFracY_d1[33]_i_6__6_n_0
    SLICE_X126Y212       LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     4.252 r  Delay1No28_instance/shiftedFracY_d1[49]_i_5__6/O
                         net (fo=3, routed)           0.332     4.584    Delay1No28_instance/shiftedFracY_d1[49]_i_5__6_n_0
    SLICE_X127Y212       LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     4.682 r  Delay1No28_instance/shiftedFracY_d1[49]_i_9__6/O
                         net (fo=2, routed)           0.290     4.972    Delay1No28_instance/Sum12_2_impl_instance/FPAddSubOp_instance/expDiff__26[4]
    SLICE_X125Y212       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     5.096 r  Delay1No28_instance/shiftedFracY_d1[32]_i_9__6/O
                         net (fo=3, routed)           0.086     5.182    Delay1No28_instance/shiftedFracY_d1[32]_i_9__6_n_0
    SLICE_X125Y212       LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     5.270 r  Delay1No28_instance/shiftedFracY_d1[12]_i_3__6/O
                         net (fo=34, routed)          0.240     5.510    Delay1No29_instance/shiftVal__5[0]
    SLICE_X125Y207       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     5.559 r  Delay1No29_instance/shiftedFracY_d1[41]_i_3__6/O
                         net (fo=4, routed)           0.269     5.828    Delay1No29_instance/shiftedFracY_d1_reg[38][10]
    SLICE_X123Y204       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     5.952 r  Delay1No29_instance/shiftedFracY_d1[29]_i_2__6/O
                         net (fo=2, routed)           0.224     6.176    Delay1No28_instance/Y_reg[26]_0[6]
    SLICE_X126Y204       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     6.298 r  Delay1No28_instance/shiftedFracY_d1[13]_i_1__6/O
                         net (fo=1, routed)           0.072     6.370    Sum12_2_impl_instance/FPAddSubOp_instance/D[2]
    SLICE_X126Y204       FDRE                                         r  Sum12_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU19                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU19                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     4.294 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.294    clk_IBUF_inst/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.294 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.592    clk_IBUF
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.616 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=15442, routed)       1.812     6.428    Sum12_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X126Y204       FDRE                                         r  Sum12_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/C
                         clock pessimism              0.439     6.867    
                         clock uncertainty           -0.035     6.832    
    SLICE_X126Y204       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.857    Sum12_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -6.370    
  -------------------------------------------------------------------
                         slack                                  0.487    




