<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>legup-4.0: ScheduleDAGRRList.cpp File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">legup-4.0
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('dd/d58/ScheduleDAGRRList_8cpp.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Properties</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(12)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(13)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">ScheduleDAGRRList.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="../../d7/dc9/SchedulerRegistry_8h_source.html">llvm/CodeGen/SchedulerRegistry.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../da/d1f/ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../dd/d98/STLExtras_8h_source.html">llvm/ADT/STLExtras.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d8/d64/SmallSet_8h_source.html">llvm/ADT/SmallSet.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../dd/d5f/Statistic_8h_source.html">llvm/ADT/Statistic.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d7/d05/ScheduleHazardRecognizer_8h_source.html">llvm/CodeGen/ScheduleHazardRecognizer.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d7/dab/SelectionDAGISel_8h_source.html">llvm/CodeGen/SelectionDAGISel.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../dd/d19/DataLayout_8h_source.html">llvm/IR/DataLayout.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d5/d64/InlineAsm_8h_source.html">llvm/IR/InlineAsm.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../de/dcb/include_2llvm_2Support_2Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../dd/d3f/ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../df/d82/raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d9/d44/TargetInstrInfo_8h_source.html">llvm/Target/TargetInstrInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d2/d56/TargetLowering_8h_source.html">llvm/Target/TargetLowering.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d7/d21/Target_2TargetMachine_8h_source.html">llvm/Target/TargetMachine.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">llvm/Target/TargetRegisterInfo.h</a>&quot;</code><br/>
<code>#include &lt;climits&gt;</code><br/>
</div>
<p><a href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;pre-RA-sched&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aa87be6582ac4eb720bef4f470b961fa7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#aa87be6582ac4eb720bef4f470b961fa7">STATISTIC</a> (NumBacktracks,&quot;Number of times scheduler backtracked&quot;)</td></tr>
<tr class="separator:aa87be6582ac4eb720bef4f470b961fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94495d11764770cad6f4aee2dc4d5ff2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a94495d11764770cad6f4aee2dc4d5ff2">STATISTIC</a> (NumUnfolds,&quot;Number of nodes unfolded&quot;)</td></tr>
<tr class="separator:a94495d11764770cad6f4aee2dc4d5ff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44f1fe729677cf1e43d92b5be08aabb4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a44f1fe729677cf1e43d92b5be08aabb4">STATISTIC</a> (NumDups,&quot;Number of duplicated nodes&quot;)</td></tr>
<tr class="separator:a44f1fe729677cf1e43d92b5be08aabb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7650464deed5bf68b5f07faac00a780a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a7650464deed5bf68b5f07faac00a780a">STATISTIC</a> (NumPRCopies,&quot;Number of physical register copies&quot;)</td></tr>
<tr class="separator:a7650464deed5bf68b5f07faac00a780a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75eb4d99ebf26777f16034567505166b"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a75eb4d99ebf26777f16034567505166b">GetCostForDef</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d3/d5d/classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html">ScheduleDAGSDNodes::RegDefIter</a> &amp;RegDefPos, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d03/classllvm_1_1TargetLowering.html">TargetLowering</a> *TLI, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="../../d5/d6a/HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI, unsigned &amp;RegClass, unsigned &amp;Cost, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)</td></tr>
<tr class="separator:a75eb4d99ebf26777f16034567505166b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bf4053dbca77629ac65f4039a774fae"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a1bf4053dbca77629ac65f4039a774fae">IsChainDependent</a> (<a class="el" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *Outer, <a class="el" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *Inner, unsigned NestLevel, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="../../d5/d6a/HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="separator:a1bf4053dbca77629ac65f4039a774fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b52e2dd5ab911c1f8d335fbd16e7efc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a8b52e2dd5ab911c1f8d335fbd16e7efc">FindCallSeqStart</a> (<a class="el" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="../../d0/d86/regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, unsigned &amp;NestLevel, unsigned &amp;MaxNest, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="../../d5/d6a/HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="separator:a8b52e2dd5ab911c1f8d335fbd16e7efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a420129a3b8db368bc6768ddb7293255d"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a420129a3b8db368bc6768ddb7293255d">resetVRegCycle</a> (<a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:a420129a3b8db368bc6768ddb7293255d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa405be8f26bc0ffcd089589d15327400"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#aa405be8f26bc0ffcd089589d15327400">isOperandOf</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="../../d0/d86/regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:aa405be8f26bc0ffcd089589d15327400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82b61d7e5d7b593cf7c07af84805448a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../df/db3/structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a82b61d7e5d7b593cf7c07af84805448a">getPhysicalRegisterVT</a> (<a class="el" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="../../d0/d86/regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, unsigned Reg, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="../../d5/d6a/HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="separator:a82b61d7e5d7b593cf7c07af84805448a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4490452879ca657e1d134b6ef149a97"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#af4490452879ca657e1d134b6ef149a97">CheckForLiveRegDef</a> (<a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU, unsigned Reg, std::vector&lt; <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;LiveRegDefs, <a class="el" href="../../d1/d2f/classllvm_1_1SmallSet.html">SmallSet</a>&lt; unsigned, 4 &gt; &amp;RegAdded, <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; unsigned &gt; &amp;LRegs, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI)</td></tr>
<tr class="separator:af4490452879ca657e1d134b6ef149a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bbc0a0f7609d0c5a07581e81bccb400"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a7bbc0a0f7609d0c5a07581e81bccb400">CheckForLiveRegDefMasked</a> (<a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> uint32_t *RegMask, std::vector&lt; <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;LiveRegDefs, <a class="el" href="../../d1/d2f/classllvm_1_1SmallSet.html">SmallSet</a>&lt; unsigned, 4 &gt; &amp;RegAdded, <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; unsigned &gt; &amp;LRegs)</td></tr>
<tr class="separator:a7bbc0a0f7609d0c5a07581e81bccb400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef20d4ef80e5b83336663bd196754e33"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> uint32_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#aef20d4ef80e5b83336663bd196754e33">getNodeRegMask</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="../../d0/d86/regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:aef20d4ef80e5b83336663bd196754e33"><td class="mdescLeft">&#160;</td><td class="mdescRight">getNodeRegMask - Returns the register mask attached to an SDNode, if any.  <a href="#aef20d4ef80e5b83336663bd196754e33">More...</a><br/></td></tr>
<tr class="separator:aef20d4ef80e5b83336663bd196754e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac49ea8879ebf41e521f4f48838e17b6c"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#ac49ea8879ebf41e521f4f48838e17b6c">checkSpecialNodes</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *left, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *right)</td></tr>
<tr class="separator:ac49ea8879ebf41e521f4f48838e17b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1dbaf0e42fc61259e10468caeb7f4b5"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#af1dbaf0e42fc61259e10468caeb7f4b5">CalcNodeSethiUllmanNumber</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU, std::vector&lt; unsigned &gt; &amp;SUNumbers)</td></tr>
<tr class="separator:af1dbaf0e42fc61259e10468caeb7f4b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addc8ecda6f7aec38ce2769862c04eb0f"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#addc8ecda6f7aec38ce2769862c04eb0f">closestSucc</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:addc8ecda6f7aec38ce2769862c04eb0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af07e92d835d198619f6f5c1afd59bd8a"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#af07e92d835d198619f6f5c1afd59bd8a">calcMaxScratches</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:af07e92d835d198619f6f5c1afd59bd8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16fdb3e37daf197199709a37540402d0"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a16fdb3e37daf197199709a37540402d0">hasOnlyLiveInOpers</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:a16fdb3e37daf197199709a37540402d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22c99596004378b139e9ab48fae048dc"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a22c99596004378b139e9ab48fae048dc">hasOnlyLiveOutUses</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:a22c99596004378b139e9ab48fae048dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91d04d52105b5c8ba8626a9a64bffc61"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a91d04d52105b5c8ba8626a9a64bffc61">initVRegCycle</a> (<a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:a91d04d52105b5c8ba8626a9a64bffc61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9a23658447d6c412d2a47f78b465016"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#ae9a23658447d6c412d2a47f78b465016">hasVRegCycleUse</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:ae9a23658447d6c412d2a47f78b465016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8127bf55bc75e880ae5830edbebf065d"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a8127bf55bc75e880ae5830edbebf065d">BUHasStall</a> (<a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU, int Height, RegReductionPQBase *SPQ)</td></tr>
<tr class="separator:a8127bf55bc75e880ae5830edbebf065d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af872650583e3ccb09205d6a9832026b2"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#af872650583e3ccb09205d6a9832026b2">BUCompareLatency</a> (<a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *left, <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *right, bool checkPref, RegReductionPQBase *SPQ)</td></tr>
<tr class="separator:af872650583e3ccb09205d6a9832026b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c9777fccc67ab82fb3d6067611ba1c2"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a7c9777fccc67ab82fb3d6067611ba1c2">BURRSort</a> (<a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *left, <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *right, RegReductionPQBase *SPQ)</td></tr>
<tr class="separator:a7c9777fccc67ab82fb3d6067611ba1c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07e9d7ff453553fd3e5e64c9d93d5d07"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a07e9d7ff453553fd3e5e64c9d93d5d07">canEnableCoalescing</a> (<a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:a07e9d7ff453553fd3e5e64c9d93d5d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a533e8228c87838f5c738d087a8512fa1"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a533e8228c87838f5c738d087a8512fa1">canClobberReachingPhysRegUse</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *DepSU, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU, ScheduleDAGRRList *scheduleDAG, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="../../d5/d6a/HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI)</td></tr>
<tr class="separator:a533e8228c87838f5c738d087a8512fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a91ff524836d3fca6cabe37c8fb7dc5"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a6a91ff524836d3fca6cabe37c8fb7dc5">canClobberPhysRegDefs</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SuccSU, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="../../d5/d6a/HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI)</td></tr>
<tr class="separator:a6a91ff524836d3fca6cabe37c8fb7dc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:aa0d79047118f41e38751305ccce2b928"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d8/dd2/classllvm_1_1RegisterScheduler.html">RegisterScheduler</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#aa0d79047118f41e38751305ccce2b928">burrListDAGScheduler</a> (&quot;list-burr&quot;,&quot;Bottom-up register reduction list scheduling&quot;, createBURRListDAGScheduler)</td></tr>
<tr class="separator:aa0d79047118f41e38751305ccce2b928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab095f9317d3e38ae6d2850d421827bef"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d8/dd2/classllvm_1_1RegisterScheduler.html">RegisterScheduler</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#ab095f9317d3e38ae6d2850d421827bef">sourceListDAGScheduler</a> (&quot;source&quot;,&quot;Similar to list-burr but schedules in source &quot;&quot;order when possible&quot;, createSourceListDAGScheduler)</td></tr>
<tr class="separator:ab095f9317d3e38ae6d2850d421827bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12de4541484874827ac7bbe4c4ef2f31"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d8/dd2/classllvm_1_1RegisterScheduler.html">RegisterScheduler</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a12de4541484874827ac7bbe4c4ef2f31">hybridListDAGScheduler</a> (&quot;list-hybrid&quot;,&quot;Bottom-up register pressure aware list scheduling &quot;&quot;which tries to balance latency and register pressure&quot;, createHybridListDAGScheduler)</td></tr>
<tr class="separator:a12de4541484874827ac7bbe4c4ef2f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7bc435596a05626cb965a74b49ee0b8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d8/dd2/classllvm_1_1RegisterScheduler.html">RegisterScheduler</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#ac7bc435596a05626cb965a74b49ee0b8">ILPListDAGScheduler</a> (&quot;list-ilp&quot;,&quot;Bottom-up register pressure aware list scheduling &quot;&quot;which tries to balance ILP and register pressure&quot;, createILPListDAGScheduler)</td></tr>
<tr class="separator:ac7bc435596a05626cb965a74b49ee0b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba9f86f38dcf5ed3a21d4d0574c468eb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#aba9f86f38dcf5ed3a21d4d0574c468eb">DisableSchedCycles</a> (&quot;disable-sched-cycles&quot;, cl::Hidden, cl::init(<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>), <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable cycle-level precision during preRA scheduling&quot;))</td></tr>
<tr class="separator:aba9f86f38dcf5ed3a21d4d0574c468eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e3abf3dd5834c82a26255b17ff13aa4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a8e3abf3dd5834c82a26255b17ff13aa4">DisableSchedRegPressure</a> (&quot;disable-sched-reg-pressure&quot;, cl::Hidden, cl::init(<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>), <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable regpressure priority in sched=list-ilp&quot;))</td></tr>
<tr class="separator:a8e3abf3dd5834c82a26255b17ff13aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03c324c0df33f17173f929db182c106f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a03c324c0df33f17173f929db182c106f">DisableSchedLiveUses</a> (&quot;disable-sched-live-uses&quot;, cl::Hidden, cl::init(<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>), <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable live use priority in sched=list-ilp&quot;))</td></tr>
<tr class="separator:a03c324c0df33f17173f929db182c106f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad459318e5f05feb310655a5a52ddcf07"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#ad459318e5f05feb310655a5a52ddcf07">DisableSchedVRegCycle</a> (&quot;disable-sched-vrcycle&quot;, cl::Hidden, cl::init(<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>), <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable virtual register cycle interference checks&quot;))</td></tr>
<tr class="separator:ad459318e5f05feb310655a5a52ddcf07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af49b96c6cca1c8f1378366ab5c4e2efb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#af49b96c6cca1c8f1378366ab5c4e2efb">DisableSchedPhysRegJoin</a> (&quot;disable-sched-physreg-join&quot;, cl::Hidden, cl::init(<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>), <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable physreg def-use affinity&quot;))</td></tr>
<tr class="separator:af49b96c6cca1c8f1378366ab5c4e2efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add5a6e8aa23b184657052b6b1747cb22"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#add5a6e8aa23b184657052b6b1747cb22">DisableSchedStalls</a> (&quot;disable-sched-stalls&quot;, cl::Hidden, cl::init(<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>), <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable no-stall priority in sched=list-ilp&quot;))</td></tr>
<tr class="separator:add5a6e8aa23b184657052b6b1747cb22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af309d3baca21a07e883cb8e6daa1fccc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#af309d3baca21a07e883cb8e6daa1fccc">DisableSchedCriticalPath</a> (&quot;disable-sched-critical-path&quot;, cl::Hidden, cl::init(<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>), <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable critical path priority in sched=list-ilp&quot;))</td></tr>
<tr class="separator:af309d3baca21a07e883cb8e6daa1fccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d782823a03fa1138d9f5b427721c868"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a5d782823a03fa1138d9f5b427721c868">DisableSchedHeight</a> (&quot;disable-sched-height&quot;, cl::Hidden, cl::init(<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>), <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable scheduled-height priority in sched=list-ilp&quot;))</td></tr>
<tr class="separator:a5d782823a03fa1138d9f5b427721c868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3710fd8a30c5e1ac35c80af278dd1677"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a3710fd8a30c5e1ac35c80af278dd1677">Disable2AddrHack</a> (&quot;disable-2addr-hack&quot;, cl::Hidden, cl::init(true), cl::desc(&quot;Disable scheduler's two-address hack&quot;))</td></tr>
<tr class="separator:a3710fd8a30c5e1ac35c80af278dd1677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b70fc7083c7c1b618e5ead164f0a579"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a3b70fc7083c7c1b618e5ead164f0a579">MaxReorderWindow</a> (&quot;max-sched-reorder&quot;, cl::Hidden, cl::init(6), <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Number of <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a> to allow ahead of the critical path &quot;&quot;in sched=list-ilp&quot;))</td></tr>
<tr class="separator:a3b70fc7083c7c1b618e5ead164f0a579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b893be58b99aa6a21d18351761159f0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; unsigned &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a6b893be58b99aa6a21d18351761159f0">AvgIPC</a> (&quot;sched-avg-ipc&quot;, cl::Hidden, cl::init(1), <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Average inst/cycle whan no target itinerary exists.&quot;))</td></tr>
<tr class="separator:a6b893be58b99aa6a21d18351761159f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;pre-RA-sched&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l00038">38</a> of file <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="af872650583e3ccb09205d6a9832026b2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int BUCompareLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>left</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>right</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>checkPref</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegReductionPQBase *&#160;</td>
          <td class="paramname"><em>SPQ</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l02337">2337</a> of file <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;                                                     {</div>
<div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;  <span class="comment">// Scheduling an instruction that uses a VReg whose postincrement has not yet</span></div>
<div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;  <span class="comment">// been scheduled will induce a copy. Model this as an extra cycle of latency.</span></div>
<div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;  <span class="keywordtype">int</span> LPenalty = <a class="code" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#ae9a23658447d6c412d2a47f78b465016">hasVRegCycleUse</a>(left) ? 1 : 0;</div>
<div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;  <span class="keywordtype">int</span> RPenalty = <a class="code" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#ae9a23658447d6c412d2a47f78b465016">hasVRegCycleUse</a>(right) ? 1 : 0;</div>
<div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;  <span class="keywordtype">int</span> LHeight = (int)left-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ab760185ba11bc474695d222b92373b76">getHeight</a>() + LPenalty;</div>
<div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;  <span class="keywordtype">int</span> RHeight = (int)right-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ab760185ba11bc474695d222b92373b76">getHeight</a>() + RPenalty;</div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;</div>
<div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;  <span class="keywordtype">bool</span> LStall = (!checkPref || left-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ab5ecf23b4e7641cbd378b0a2e03e77fd">SchedulingPref</a> == <a class="code" href="../../d3/d6d/namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309eac4801b47c85ae3044251c5ca7443b1df">Sched::ILP</a>) &amp;&amp;</div>
<div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;    <a class="code" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a8127bf55bc75e880ae5830edbebf065d">BUHasStall</a>(left, LHeight, SPQ);</div>
<div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;  <span class="keywordtype">bool</span> RStall = (!checkPref || right-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ab5ecf23b4e7641cbd378b0a2e03e77fd">SchedulingPref</a> == <a class="code" href="../../d3/d6d/namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309eac4801b47c85ae3044251c5ca7443b1df">Sched::ILP</a>) &amp;&amp;</div>
<div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;    <a class="code" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a8127bf55bc75e880ae5830edbebf065d">BUHasStall</a>(right, RHeight, SPQ);</div>
<div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;</div>
<div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;  <span class="comment">// If scheduling one of the node will cause a pipeline stall, delay it.</span></div>
<div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;  <span class="comment">// If scheduling either one of the node will cause a pipeline stall, sort</span></div>
<div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;  <span class="comment">// them according to their height.</span></div>
<div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;  <span class="keywordflow">if</span> (LStall) {</div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;    <span class="keywordflow">if</span> (!RStall)</div>
<div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;      <span class="keywordflow">return</span> 1;</div>
<div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;    <span class="keywordflow">if</span> (LHeight != RHeight)</div>
<div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;      <span class="keywordflow">return</span> LHeight &gt; RHeight ? 1 : -1;</div>
<div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RStall)</div>
<div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;</div>
<div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;  <span class="comment">// If either node is scheduling for latency, sort them by height/depth</span></div>
<div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;  <span class="comment">// and latency.</span></div>
<div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;  <span class="keywordflow">if</span> (!checkPref || (left-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ab5ecf23b4e7641cbd378b0a2e03e77fd">SchedulingPref</a> == <a class="code" href="../../d3/d6d/namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309eac4801b47c85ae3044251c5ca7443b1df">Sched::ILP</a> ||</div>
<div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;                     right-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ab5ecf23b4e7641cbd378b0a2e03e77fd">SchedulingPref</a> == <a class="code" href="../../d3/d6d/namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309eac4801b47c85ae3044251c5ca7443b1df">Sched::ILP</a>)) {</div>
<div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;    <span class="comment">// If neither instruction stalls (!LStall &amp;&amp; !RStall) and HazardRecognizer</span></div>
<div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;    <span class="comment">// is enabled, grouping instructions by cycle, then its height is already</span></div>
<div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;    <span class="comment">// covered so only its depth matters. We also reach this point if both stall</span></div>
<div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;    <span class="comment">// but have the same height.</span></div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;    <span class="keywordflow">if</span> (!SPQ-&gt;getHazardRec()-&gt;isEnabled()) {</div>
<div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;      <span class="keywordflow">if</span> (LHeight != RHeight)</div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;        <span class="keywordflow">return</span> LHeight &gt; RHeight ? 1 : -1;</div>
<div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;    }</div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;    <span class="keywordtype">int</span> LDepth = left-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a3047721a8d33c2de8a261d2fecb340a6">getDepth</a>() - LPenalty;</div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;    <span class="keywordtype">int</span> RDepth = right-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a3047721a8d33c2de8a261d2fecb340a6">getDepth</a>() - RPenalty;</div>
<div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;    <span class="keywordflow">if</span> (LDepth != RDepth) {</div>
<div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;      <a class="code" href="../../de/dcb/include_2llvm_2Support_2Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(<a class="code" href="../../d9/d4a/namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Comparing latency of SU (&quot;</span> &lt;&lt; left-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a></div>
<div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;) depth &quot;</span> &lt;&lt; LDepth &lt;&lt; <span class="stringliteral">&quot; vs SU (&quot;</span> &lt;&lt; right-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a></div>
<div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;) depth &quot;</span> &lt;&lt; RDepth &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;      <span class="keywordflow">return</span> LDepth &lt; RDepth ? 1 : -1;</div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;    }</div>
<div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;    <span class="keywordflow">if</span> (left-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">Latency</a> != right-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">Latency</a>)</div>
<div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;      <span class="keywordflow">return</span> left-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">Latency</a> &gt; right-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">Latency</a> ? 1 : -1;</div>
<div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;  }</div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;}</div>
<div class="ttc" id="namespacellvm_1_1Sched_html_ac1547cccaf660851fcd6863d1e60309eac4801b47c85ae3044251c5ca7443b1df"><div class="ttname"><a href="../../d3/d6d/namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309eac4801b47c85ae3044251c5ca7443b1df">llvm::Sched::ILP</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d56/TargetLowering_8h_source.html#l00070">TargetLowering.h:70</a></div></div>
<div class="ttc" id="ScheduleDAGRRList_8cpp_html_ae9a23658447d6c412d2a47f78b465016"><div class="ttname"><a href="../../dd/d58/ScheduleDAGRRList_8cpp.html#ae9a23658447d6c412d2a47f78b465016">hasVRegCycleUse</a></div><div class="ttdeci">static bool hasVRegCycleUse(const SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l02307">ScheduleDAGRRList.cpp:2307</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ab760185ba11bc474695d222b92373b76"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#ab760185ba11bc474695d222b92373b76">llvm::SUnit::getHeight</a></div><div class="ttdeci">unsigned getHeight() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00425">ScheduleDAG.h:425</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a72e0568b7bf0e9a97260c34264a549a0"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">llvm::SUnit::Latency</a></div><div class="ttdeci">unsigned short Latency</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00286">ScheduleDAG.h:286</a></div></div>
<div class="ttc" id="ScheduleDAGRRList_8cpp_html_a8127bf55bc75e880ae5830edbebf065d"><div class="ttname"><a href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a8127bf55bc75e880ae5830edbebf065d">BUHasStall</a></div><div class="ttdeci">static bool BUHasStall(SUnit *SU, int Height, RegReductionPQBase *SPQ)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l02327">ScheduleDAGRRList.cpp:2327</a></div></div>
<div class="ttc" id="include_2llvm_2Support_2Debug_8h_html_aef41e8aaf4c60819b30faf396cdf4978"><div class="ttname"><a href="../../de/dcb/include_2llvm_2Support_2Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a></div><div class="ttdeci">#define DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/dcb/include_2llvm_2Support_2Debug_8h_source.html#l00093">include/llvm/Support/Debug.h:93</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ab5ecf23b4e7641cbd378b0a2e03e77fd"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#ab5ecf23b4e7641cbd378b0a2e03e77fd">llvm::SUnit::SchedulingPref</a></div><div class="ttdeci">Sched::Preference SchedulingPref</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00303">ScheduleDAG.h:303</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs - Return a circular-buffered debug stream. </div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d41/Support_2Debug_8cpp_source.html#l00101">Support/Debug.cpp:101</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a3047721a8d33c2de8a261d2fecb340a6"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a3047721a8d33c2de8a261d2fecb340a6">llvm::SUnit::getDepth</a></div><div class="ttdeci">unsigned getDepth() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00417">ScheduleDAG.h:417</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a3f708b119627541f144d703a1d183202"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">llvm::SUnit::NodeNum</a></div><div class="ttdeci">unsigned NodeNum</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00277">ScheduleDAG.h:277</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a8127bf55bc75e880ae5830edbebf065d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool BUHasStall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Height</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegReductionPQBase *&#160;</td>
          <td class="paramname"><em>SPQ</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l02327">2327</a> of file <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;                                                                       {</div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;  <span class="keywordflow">if</span> ((<span class="keywordtype">int</span>)SPQ-&gt;getCurCycle() &lt; Height) <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;  <span class="keywordflow">if</span> (SPQ-&gt;getHazardRec()-&gt;getHazardType(SU, 0)</div>
<div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;      != ScheduleHazardRecognizer::NoHazard)</div>
<div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a7c9777fccc67ab82fb3d6067611ba1c2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool BURRSort </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>left</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>right</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegReductionPQBase *&#160;</td>
          <td class="paramname"><em>SPQ</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l02388">2388</a> of file <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;                                                                         {</div>
<div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;  <span class="comment">// Schedule physical register definitions close to their use. This is</span></div>
<div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;  <span class="comment">// motivated by microarchitectures that can fuse cmp+jump macro-ops. But as</span></div>
<div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;  <span class="comment">// long as shortening physreg live ranges is generally good, we can defer</span></div>
<div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;  <span class="comment">// creating a subtarget hook.</span></div>
<div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#af49b96c6cca1c8f1378366ab5c4e2efb">DisableSchedPhysRegJoin</a>) {</div>
<div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;    <span class="keywordtype">bool</span> LHasPhysReg = left-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a9d9a8b8d5225f85cecbbada4ce4406b0">hasPhysRegDefs</a>;</div>
<div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;    <span class="keywordtype">bool</span> RHasPhysReg = right-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a9d9a8b8d5225f85cecbbada4ce4406b0">hasPhysRegDefs</a>;</div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;    <span class="keywordflow">if</span> (LHasPhysReg != RHasPhysReg) {</div>
<div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="preprocessor">      #ifndef NDEBUG</span></div>
<div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="preprocessor"></span>      <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *<span class="keyword">const</span> PhysRegMsg[] = { <span class="stringliteral">&quot; has no physreg&quot;</span>,</div>
<div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;                                                <span class="stringliteral">&quot; defines a physreg&quot;</span> };</div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="preprocessor">      #endif</span></div>
<div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="preprocessor"></span>      <a class="code" href="../../de/dcb/include_2llvm_2Support_2Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(<a class="code" href="../../d9/d4a/namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  SU (&quot;</span> &lt;&lt; left-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;) &quot;</span></div>
<div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;            &lt;&lt; PhysRegMsg[LHasPhysReg] &lt;&lt; <span class="stringliteral">&quot; SU(&quot;</span> &lt;&lt; right-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;) &quot;</span></div>
<div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;            &lt;&lt; PhysRegMsg[RHasPhysReg] &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;      <span class="keywordflow">return</span> LHasPhysReg &lt; RHasPhysReg;</div>
<div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;    }</div>
<div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;  }</div>
<div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;</div>
<div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;  <span class="comment">// Prioritize by Sethi-Ulmann number and push CopyToReg nodes down.</span></div>
<div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;  <span class="keywordtype">unsigned</span> LPriority = SPQ-&gt;getNodePriority(left);</div>
<div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;  <span class="keywordtype">unsigned</span> RPriority = SPQ-&gt;getNodePriority(right);</div>
<div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;</div>
<div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;  <span class="comment">// Be really careful about hoisting call operands above previous calls.</span></div>
<div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;  <span class="comment">// Only allows it if it would reduce register pressure.</span></div>
<div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;  <span class="keywordflow">if</span> (left-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">isCall</a> &amp;&amp; right-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a4ed9422117c4ca9e274a032428a6b8ac">isCallOp</a>) {</div>
<div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;    <span class="keywordtype">unsigned</span> RNumVals = right-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ac899d0c77f6c945c60c451a69456ae1b">getNode</a>()-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#ab319fc51db27ec95fd50a910c7ccec94">getNumValues</a>();</div>
<div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;    RPriority = (RPriority &gt; RNumVals) ? (RPriority - RNumVals) : 0;</div>
<div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;  }</div>
<div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;  <span class="keywordflow">if</span> (right-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">isCall</a> &amp;&amp; left-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a4ed9422117c4ca9e274a032428a6b8ac">isCallOp</a>) {</div>
<div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;    <span class="keywordtype">unsigned</span> LNumVals = left-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ac899d0c77f6c945c60c451a69456ae1b">getNode</a>()-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#ab319fc51db27ec95fd50a910c7ccec94">getNumValues</a>();</div>
<div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;    LPriority = (LPriority &gt; LNumVals) ? (LPriority - LNumVals) : 0;</div>
<div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;  }</div>
<div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;</div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;  <span class="keywordflow">if</span> (LPriority != RPriority)</div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;    <span class="keywordflow">return</span> LPriority &gt; RPriority;</div>
<div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;</div>
<div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;  <span class="comment">// One or both of the nodes are calls and their sethi-ullman numbers are the</span></div>
<div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;  <span class="comment">// same, then keep source order.</span></div>
<div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;  <span class="keywordflow">if</span> (left-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">isCall</a> || right-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">isCall</a>) {</div>
<div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;    <span class="keywordtype">unsigned</span> LOrder = SPQ-&gt;getNodeOrdering(left);</div>
<div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;    <span class="keywordtype">unsigned</span> ROrder = SPQ-&gt;getNodeOrdering(right);</div>
<div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;</div>
<div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;    <span class="comment">// Prefer an ordering where the lower the non-zero order number, the higher</span></div>
<div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;    <span class="comment">// the preference.</span></div>
<div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;    <span class="keywordflow">if</span> ((LOrder || ROrder) &amp;&amp; LOrder != ROrder)</div>
<div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;      <span class="keywordflow">return</span> LOrder != 0 &amp;&amp; (LOrder &lt; ROrder || ROrder == 0);</div>
<div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;  }</div>
<div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;</div>
<div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;  <span class="comment">// Try schedule def + use closer when Sethi-Ullman numbers are the same.</span></div>
<div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;  <span class="comment">// e.g.</span></div>
<div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;  <span class="comment">// t1 = op t2, c1</span></div>
<div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;  <span class="comment">// t3 = op t4, c2</span></div>
<div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;  <span class="comment">// and the following instructions are both ready.</span></div>
<div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;  <span class="comment">// t2 = op c3</span></div>
<div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;  <span class="comment">// t4 = op c4</span></div>
<div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;  <span class="comment">// Then schedule t2 = op first.</span></div>
<div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;  <span class="comment">// i.e.</span></div>
<div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;  <span class="comment">// t4 = op c4</span></div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;  <span class="comment">// t2 = op c3</span></div>
<div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;  <span class="comment">// t1 = op t2, c1</span></div>
<div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;  <span class="comment">// t3 = op t4, c2</span></div>
<div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;  <span class="comment">// This creates more short live intervals.</span></div>
<div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;  <span class="keywordtype">unsigned</span> LDist = <a class="code" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#addc8ecda6f7aec38ce2769862c04eb0f">closestSucc</a>(left);</div>
<div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;  <span class="keywordtype">unsigned</span> RDist = <a class="code" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#addc8ecda6f7aec38ce2769862c04eb0f">closestSucc</a>(right);</div>
<div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;  <span class="keywordflow">if</span> (LDist != RDist)</div>
<div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;    <span class="keywordflow">return</span> LDist &lt; RDist;</div>
<div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;</div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;  <span class="comment">// How many registers becomes live when the node is scheduled.</span></div>
<div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;  <span class="keywordtype">unsigned</span> LScratch = <a class="code" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#af07e92d835d198619f6f5c1afd59bd8a">calcMaxScratches</a>(left);</div>
<div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;  <span class="keywordtype">unsigned</span> RScratch = <a class="code" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#af07e92d835d198619f6f5c1afd59bd8a">calcMaxScratches</a>(right);</div>
<div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;  <span class="keywordflow">if</span> (LScratch != RScratch)</div>
<div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;    <span class="keywordflow">return</span> LScratch &gt; RScratch;</div>
<div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;</div>
<div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;  <span class="comment">// Comparing latency against a call makes little sense unless the node</span></div>
<div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;  <span class="comment">// is register pressure-neutral.</span></div>
<div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;  <span class="keywordflow">if</span> ((left-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">isCall</a> &amp;&amp; RPriority &gt; 0) || (right-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">isCall</a> &amp;&amp; LPriority &gt; 0))</div>
<div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;    <span class="keywordflow">return</span> (left-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">NodeQueueId</a> &gt; right-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">NodeQueueId</a>);</div>
<div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;</div>
<div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;  <span class="comment">// Do not compare latencies when one or both of the nodes are calls.</span></div>
<div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#aba9f86f38dcf5ed3a21d4d0574c468eb">DisableSchedCycles</a> &amp;&amp;</div>
<div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;      !(left-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">isCall</a> || right-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">isCall</a>)) {</div>
<div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;    <span class="keywordtype">int</span> result = <a class="code" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#af872650583e3ccb09205d6a9832026b2">BUCompareLatency</a>(left, right, <span class="keyword">false</span> <span class="comment">/*checkPref*/</span>, SPQ);</div>
<div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;    <span class="keywordflow">if</span> (result != 0)</div>
<div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;      <span class="keywordflow">return</span> result &gt; 0;</div>
<div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;  }</div>
<div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;  <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;    <span class="keywordflow">if</span> (left-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ab760185ba11bc474695d222b92373b76">getHeight</a>() != right-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ab760185ba11bc474695d222b92373b76">getHeight</a>())</div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;      <span class="keywordflow">return</span> left-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ab760185ba11bc474695d222b92373b76">getHeight</a>() &gt; right-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ab760185ba11bc474695d222b92373b76">getHeight</a>();</div>
<div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;</div>
<div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;    <span class="keywordflow">if</span> (left-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a3047721a8d33c2de8a261d2fecb340a6">getDepth</a>() != right-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a3047721a8d33c2de8a261d2fecb340a6">getDepth</a>())</div>
<div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;      <span class="keywordflow">return</span> left-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a3047721a8d33c2de8a261d2fecb340a6">getDepth</a>() &lt; right-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a3047721a8d33c2de8a261d2fecb340a6">getDepth</a>();</div>
<div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;  }</div>
<div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;</div>
<div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(left-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">NodeQueueId</a> &amp;&amp; right-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">NodeQueueId</a> &amp;&amp;</div>
<div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;         <span class="stringliteral">&quot;NodeQueueId cannot be zero&quot;</span>);</div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;  <span class="keywordflow">return</span> (left-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">NodeQueueId</a> &gt; right-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">NodeQueueId</a>);</div>
<div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;}</div>
<div class="ttc" id="ScheduleDAGRRList_8cpp_html_af872650583e3ccb09205d6a9832026b2"><div class="ttname"><a href="../../dd/d58/ScheduleDAGRRList_8cpp.html#af872650583e3ccb09205d6a9832026b2">BUCompareLatency</a></div><div class="ttdeci">static int BUCompareLatency(SUnit *left, SUnit *right, bool checkPref, RegReductionPQBase *SPQ)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l02337">ScheduleDAGRRList.cpp:2337</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ab760185ba11bc474695d222b92373b76"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#ab760185ba11bc474695d222b92373b76">llvm::SUnit::getHeight</a></div><div class="ttdeci">unsigned getHeight() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00425">ScheduleDAG.h:425</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a9d9a8b8d5225f85cecbbada4ce4406b0"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a9d9a8b8d5225f85cecbbada4ce4406b0">llvm::SUnit::hasPhysRegDefs</a></div><div class="ttdeci">bool hasPhysRegDefs</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00293">ScheduleDAG.h:293</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_ab319fc51db27ec95fd50a910c7ccec94"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html#ab319fc51db27ec95fd50a910c7ccec94">llvm::SDNode::getNumValues</a></div><div class="ttdeci">unsigned getNumValues() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00644">SelectionDAGNodes.h:644</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a0be1f84d53e90c247d75f2ed63636761"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">llvm::SUnit::isCall</a></div><div class="ttdeci">bool isCall</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00288">ScheduleDAG.h:288</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ac899d0c77f6c945c60c451a69456ae1b"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#ac899d0c77f6c945c60c451a69456ae1b">llvm::SUnit::getNode</a></div><div class="ttdeci">SDNode * getNode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00382">ScheduleDAG.h:382</a></div></div>
<div class="ttc" id="ScheduleDAGRRList_8cpp_html_af07e92d835d198619f6f5c1afd59bd8a"><div class="ttname"><a href="../../dd/d58/ScheduleDAGRRList_8cpp.html#af07e92d835d198619f6f5c1afd59bd8a">calcMaxScratches</a></div><div class="ttdeci">static unsigned calcMaxScratches(const SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l02205">ScheduleDAGRRList.cpp:2205</a></div></div>
<div class="ttc" id="include_2llvm_2Support_2Debug_8h_html_aef41e8aaf4c60819b30faf396cdf4978"><div class="ttname"><a href="../../de/dcb/include_2llvm_2Support_2Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a></div><div class="ttdeci">#define DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/dcb/include_2llvm_2Support_2Debug_8h_source.html#l00093">include/llvm/Support/Debug.h:93</a></div></div>
<div class="ttc" id="ScheduleDAGRRList_8cpp_html_addc8ecda6f7aec38ce2769862c04eb0f"><div class="ttname"><a href="../../dd/d58/ScheduleDAGRRList_8cpp.html#addc8ecda6f7aec38ce2769862c04eb0f">closestSucc</a></div><div class="ttdeci">static unsigned closestSucc(const SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l02186">ScheduleDAGRRList.cpp:2186</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs - Return a circular-buffered debug stream. </div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d41/Support_2Debug_8cpp_source.html#l00101">Support/Debug.cpp:101</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a4ed9422117c4ca9e274a032428a6b8ac"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a4ed9422117c4ca9e274a032428a6b8ac">llvm::SUnit::isCallOp</a></div><div class="ttdeci">bool isCallOp</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00289">ScheduleDAG.h:289</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a3047721a8d33c2de8a261d2fecb340a6"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a3047721a8d33c2de8a261d2fecb340a6">llvm::SUnit::getDepth</a></div><div class="ttdeci">unsigned getDepth() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00417">ScheduleDAG.h:417</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a26a3c0b6567d1e8cf9ac8492e6e5f62f"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">llvm::SUnit::NodeQueueId</a></div><div class="ttdeci">unsigned NodeQueueId</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00278">ScheduleDAG.h:278</a></div></div>
<div class="ttc" id="ScheduleDAGRRList_8cpp_html_af49b96c6cca1c8f1378366ab5c4e2efb"><div class="ttname"><a href="../../dd/d58/ScheduleDAGRRList_8cpp.html#af49b96c6cca1c8f1378366ab5c4e2efb">DisableSchedPhysRegJoin</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; DisableSchedPhysRegJoin(&quot;disable-sched-physreg-join&quot;, cl::Hidden, cl::init(false), cl::desc(&quot;Disable physreg def-use affinity&quot;))</div></div>
<div class="ttc" id="ScheduleDAGRRList_8cpp_html_aba9f86f38dcf5ed3a21d4d0574c468eb"><div class="ttname"><a href="../../dd/d58/ScheduleDAGRRList_8cpp.html#aba9f86f38dcf5ed3a21d4d0574c468eb">DisableSchedCycles</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; DisableSchedCycles(&quot;disable-sched-cycles&quot;, cl::Hidden, cl::init(false), cl::desc(&quot;Disable cycle-level precision during preRA scheduling&quot;))</div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a3f708b119627541f144d703a1d183202"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">llvm::SUnit::NodeNum</a></div><div class="ttdeci">unsigned NodeNum</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00277">ScheduleDAG.h:277</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af07e92d835d198619f6f5c1afd59bd8a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned calcMaxScratches </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>calcMaxScratches - Returns an cost estimate of the worse case requirement for scratch registers, i.e. number of data dependencies. </p>

<p>Definition at line <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l02205">2205</a> of file <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;                                                  {</div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;  <span class="keywordtype">unsigned</span> Scratches = 0;</div>
<div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a52b60ed5d8a25d285a41b00544b4047c">SUnit::const_pred_iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.begin(), E = SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.end();</div>
<div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;       <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isCtrl()) <span class="keywordflow">continue</span>;  <span class="comment">// ignore chain preds</span></div>
<div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;    Scratches++;</div>
<div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;  }</div>
<div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;  <span class="keywordflow">return</span> Scratches;</div>
<div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SUnit_html_ae2b43854b542de66eec6475adc48f56c"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">llvm::SUnit::Preds</a></div><div class="ttdeci">SmallVector&lt; SDep, 4 &gt; Preds</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00269">ScheduleDAG.h:269</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a52b60ed5d8a25d285a41b00544b4047c"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a52b60ed5d8a25d285a41b00544b4047c">llvm::SUnit::const_pred_iterator</a></div><div class="ttdeci">SmallVectorImpl&lt; SDep &gt;::const_iterator const_pred_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00274">ScheduleDAG.h:274</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af1dbaf0e42fc61259e10468caeb7f4b5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned CalcNodeSethiUllmanNumber </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; unsigned &gt; &amp;&#160;</td>
          <td class="paramname"><em>SUNumbers</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>CalcNodeSethiUllmanNumber - Compute Sethi Ullman number. Smaller number is the higher priority. </p>

<p>Definition at line <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l01835">1835</a> of file <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;                                                                           {</div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;  <span class="keywordtype">unsigned</span> &amp;SethiUllmanNumber = SUNumbers[SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>];</div>
<div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;  <span class="keywordflow">if</span> (SethiUllmanNumber != 0)</div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;    <span class="keywordflow">return</span> SethiUllmanNumber;</div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;</div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;  <span class="keywordtype">unsigned</span> Extra = 0;</div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a52b60ed5d8a25d285a41b00544b4047c">SUnit::const_pred_iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.begin(), E = SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.end();</div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;       <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isCtrl()) <span class="keywordflow">continue</span>;  <span class="comment">// ignore chain preds</span></div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;    <a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *PredSU = <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getSUnit();</div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;    <span class="keywordtype">unsigned</span> PredSethiUllman = <a class="code" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#af1dbaf0e42fc61259e10468caeb7f4b5">CalcNodeSethiUllmanNumber</a>(PredSU, SUNumbers);</div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;    <span class="keywordflow">if</span> (PredSethiUllman &gt; SethiUllmanNumber) {</div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;      SethiUllmanNumber = PredSethiUllman;</div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;      Extra = 0;</div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PredSethiUllman == SethiUllmanNumber)</div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;      ++Extra;</div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;  }</div>
<div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;</div>
<div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;  SethiUllmanNumber += Extra;</div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;</div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;  <span class="keywordflow">if</span> (SethiUllmanNumber == 0)</div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;    SethiUllmanNumber = 1;</div>
<div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;</div>
<div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;  <span class="keywordflow">return</span> SethiUllmanNumber;</div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;}</div>
<div class="ttc" id="ScheduleDAGRRList_8cpp_html_af1dbaf0e42fc61259e10468caeb7f4b5"><div class="ttname"><a href="../../dd/d58/ScheduleDAGRRList_8cpp.html#af1dbaf0e42fc61259e10468caeb7f4b5">CalcNodeSethiUllmanNumber</a></div><div class="ttdeci">static unsigned CalcNodeSethiUllmanNumber(const SUnit *SU, std::vector&lt; unsigned &gt; &amp;SUNumbers)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l01835">ScheduleDAGRRList.cpp:1835</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ae2b43854b542de66eec6475adc48f56c"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">llvm::SUnit::Preds</a></div><div class="ttdeci">SmallVector&lt; SDep, 4 &gt; Preds</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00269">ScheduleDAG.h:269</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a52b60ed5d8a25d285a41b00544b4047c"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a52b60ed5d8a25d285a41b00544b4047c">llvm::SUnit::const_pred_iterator</a></div><div class="ttdeci">SmallVectorImpl&lt; SDep &gt;::const_iterator const_pred_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00274">ScheduleDAG.h:274</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a3f708b119627541f144d703a1d183202"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">llvm::SUnit::NodeNum</a></div><div class="ttdeci">unsigned NodeNum</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00277">ScheduleDAG.h:277</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">SUnit - Scheduling unit. This is a node in the scheduling DAG. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00255">ScheduleDAG.h:255</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a6a91ff524836d3fca6cabe37c8fb7dc5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool canClobberPhysRegDefs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SuccSU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>canClobberPhysRegDefs - True if SU would clobber one of SuccSU's physical register defs. </p>

<p>Definition at line <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l02740">2740</a> of file <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;                                                                 {</div>
<div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;  <a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="../../d0/d86/regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = SuccSU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ac899d0c77f6c945c60c451a69456ae1b">getNode</a>();</div>
<div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;  <span class="keywordtype">unsigned</span> NumDefs = TII-&gt;<a class="code" href="../../d3/da4/classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(N-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">getMachineOpcode</a>()).getNumDefs();</div>
<div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;  <span class="keyword">const</span> uint16_t *ImpDefs = TII-&gt;<a class="code" href="../../d3/da4/classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(N-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">getMachineOpcode</a>()).getImplicitDefs();</div>
<div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(ImpDefs &amp;&amp; <span class="stringliteral">&quot;Caller should check hasPhysRegDefs&quot;</span>);</div>
<div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *SUNode = SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ac899d0c77f6c945c60c451a69456ae1b">getNode</a>(); SUNode;</div>
<div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;       SUNode = SUNode-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#ad2b86f3b725cc7b42da4e87e41bcf86f">getGluedNode</a>()) {</div>
<div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;    <span class="keywordflow">if</span> (!SUNode-&gt;isMachineOpcode())</div>
<div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;    <span class="keyword">const</span> uint16_t *SUImpDefs =</div>
<div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;      TII-&gt;<a class="code" href="../../d3/da4/classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(SUNode-&gt;getMachineOpcode()).getImplicitDefs();</div>
<div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;    <span class="keyword">const</span> uint32_t *SURegMask = <a class="code" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#aef20d4ef80e5b83336663bd196754e33">getNodeRegMask</a>(SUNode);</div>
<div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;    <span class="keywordflow">if</span> (!SUImpDefs &amp;&amp; !SURegMask)</div>
<div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = NumDefs, e = N-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#ab319fc51db27ec95fd50a910c7ccec94">getNumValues</a>(); i != e; ++i) {</div>
<div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;      <a class="code" href="../../df/db3/structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(i);</div>
<div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;      <span class="keywordflow">if</span> (VT == MVT::Glue || VT == MVT::Other)</div>
<div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;      <span class="keywordflow">if</span> (!N-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#ae4cb676e77b9f238058c70faa609a5d7">hasAnyUseOfValue</a>(i))</div>
<div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = ImpDefs[i - NumDefs];</div>
<div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;      <span class="keywordflow">if</span> (SURegMask &amp;&amp; MachineOperand::clobbersPhysReg(SURegMask, Reg))</div>
<div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;      <span class="keywordflow">if</span> (!SUImpDefs)</div>
<div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;      <span class="keywordflow">for</span> (;*SUImpDefs; ++SUImpDefs) {</div>
<div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;        <span class="keywordtype">unsigned</span> SUReg = *SUImpDefs;</div>
<div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;        <span class="keywordflow">if</span> (TRI-&gt;<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a4fac7ec2f43b802397b65018bda0040e">regsOverlap</a>(Reg, SUReg))</div>
<div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;      }</div>
<div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;    }</div>
<div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;  }</div>
<div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SDNode_html_ad2b86f3b725cc7b42da4e87e41bcf86f"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html#ad2b86f3b725cc7b42da4e87e41bcf86f">llvm::SDNode::getGluedNode</a></div><div class="ttdeci">SDNode * getGluedNode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00609">SelectionDAGNodes.h:609</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_aed0958deb6d25f9fdccd7518e26b50f8"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">llvm::SDNode::getValueType</a></div><div class="ttdeci">EVT getValueType(unsigned ResNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00648">SelectionDAGNodes.h:648</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="ScheduleDAGRRList_8cpp_html_aef20d4ef80e5b83336663bd196754e33"><div class="ttname"><a href="../../dd/d58/ScheduleDAGRRList_8cpp.html#aef20d4ef80e5b83336663bd196754e33">getNodeRegMask</a></div><div class="ttdeci">static const uint32_t * getNodeRegMask(const SDNode *N)</div><div class="ttdoc">getNodeRegMask - Returns the register mask attached to an SDNode, if any. </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l01244">ScheduleDAGRRList.cpp:1244</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_ab319fc51db27ec95fd50a910c7ccec94"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html#ab319fc51db27ec95fd50a910c7ccec94">llvm::SDNode::getNumValues</a></div><div class="ttdeci">unsigned getNumValues() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00644">SelectionDAGNodes.h:644</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a4fac7ec2f43b802397b65018bda0040e"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a4fac7ec2f43b802397b65018bda0040e">llvm::TargetRegisterInfo::regsOverlap</a></div><div class="ttdeci">bool regsOverlap(unsigned regA, unsigned regB) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00394">TargetRegisterInfo.h:394</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ac899d0c77f6c945c60c451a69456ae1b"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#ac899d0c77f6c945c60c451a69456ae1b">llvm::SUnit::getNode</a></div><div class="ttdeci">SDNode * getNode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00382">ScheduleDAG.h:382</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html"><div class="ttname"><a href="../../df/db3/structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d55/ValueTypes_8h_source.html#l00031">ValueTypes.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_ab16f5a81fccfe4b7f645ba5a74ffad02"><div class="ttname"><a href="../../d3/da4/classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d74/MCInstrInfo_8h_source.html#l00048">MCInstrInfo.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00338">SelectionDAGNodes.h:338</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_ae4cb676e77b9f238058c70faa609a5d7"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html#ae4cb676e77b9f238058c70faa609a5d7">llvm::SDNode::hasAnyUseOfValue</a></div><div class="ttdeci">bool hasAnyUseOfValue(unsigned Value) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/dc1/SelectionDAG_8cpp_source.html#l06336">SelectionDAG.cpp:6336</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="../../d0/d86/regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_afe3745334feafa68985dee7caa1a254f"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">llvm::SDNode::getMachineOpcode</a></div><div class="ttdeci">unsigned getMachineOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00421">SelectionDAGNodes.h:421</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a533e8228c87838f5c738d087a8512fa1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool canClobberReachingPhysRegUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>DepSU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ScheduleDAGRRList *&#160;</td>
          <td class="paramname"><em>scheduleDAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>canClobberReachingPhysRegUse - True if SU would clobber one of it's successor's explicit physregs whose definition can reach DepSU. i.e. DepSU should not be scheduled above SU. </p>

<p>Definition at line <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l02703">2703</a> of file <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;                                                                        {</div>
<div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;  <span class="keyword">const</span> uint16_t *ImpDefs</div>
<div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;    = TII-&gt;<a class="code" href="../../d3/da4/classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ac899d0c77f6c945c60c451a69456ae1b">getNode</a>()-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">getMachineOpcode</a>()).getImplicitDefs();</div>
<div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;  <span class="keyword">const</span> uint32_t *RegMask = <a class="code" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#aef20d4ef80e5b83336663bd196754e33">getNodeRegMask</a>(SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ac899d0c77f6c945c60c451a69456ae1b">getNode</a>());</div>
<div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;  <span class="keywordflow">if</span>(!ImpDefs &amp;&amp; !RegMask)</div>
<div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;</div>
<div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a2ac314ec22050f2240611f9150e5bf25">SUnit::const_succ_iterator</a> SI = SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>.begin(), SE = SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>.end();</div>
<div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;       SI != SE; ++SI) {</div>
<div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;    <a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SuccSU = SI-&gt;getSUnit();</div>
<div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a52b60ed5d8a25d285a41b00544b4047c">SUnit::const_pred_iterator</a> PI = SuccSU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.begin(),</div>
<div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;           PE = SuccSU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.end(); PI != PE; ++PI) {</div>
<div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;      <span class="keywordflow">if</span> (!PI-&gt;isAssignedRegDep())</div>
<div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;</div>
<div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;      <span class="keywordflow">if</span> (RegMask &amp;&amp; MachineOperand::clobbersPhysReg(RegMask, PI-&gt;getReg()) &amp;&amp;</div>
<div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;          scheduleDAG-&gt;IsReachable(DepSU, PI-&gt;getSUnit()))</div>
<div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;</div>
<div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;      <span class="keywordflow">if</span> (ImpDefs)</div>
<div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">const</span> uint16_t *ImpDef = ImpDefs; *ImpDef; ++ImpDef)</div>
<div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;          <span class="comment">// Return true if SU clobbers this physical register use and the</span></div>
<div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;          <span class="comment">// definition of the register reaches from DepSU. IsReachable queries</span></div>
<div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;          <span class="comment">// a topological forward sort of the DAG (following the successors).</span></div>
<div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;          <span class="keywordflow">if</span> (TRI-&gt;<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a4fac7ec2f43b802397b65018bda0040e">regsOverlap</a>(*ImpDef, PI-&gt;getReg()) &amp;&amp;</div>
<div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;              scheduleDAG-&gt;IsReachable(DepSU, PI-&gt;getSUnit()))</div>
<div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;    }</div>
<div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;  }</div>
<div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SUnit_html_ae2b43854b542de66eec6475adc48f56c"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">llvm::SUnit::Preds</a></div><div class="ttdeci">SmallVector&lt; SDep, 4 &gt; Preds</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00269">ScheduleDAG.h:269</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a52b60ed5d8a25d285a41b00544b4047c"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a52b60ed5d8a25d285a41b00544b4047c">llvm::SUnit::const_pred_iterator</a></div><div class="ttdeci">SmallVectorImpl&lt; SDep &gt;::const_iterator const_pred_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00274">ScheduleDAG.h:274</a></div></div>
<div class="ttc" id="ScheduleDAGRRList_8cpp_html_aef20d4ef80e5b83336663bd196754e33"><div class="ttname"><a href="../../dd/d58/ScheduleDAGRRList_8cpp.html#aef20d4ef80e5b83336663bd196754e33">getNodeRegMask</a></div><div class="ttdeci">static const uint32_t * getNodeRegMask(const SDNode *N)</div><div class="ttdoc">getNodeRegMask - Returns the register mask attached to an SDNode, if any. </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l01244">ScheduleDAGRRList.cpp:1244</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a4fac7ec2f43b802397b65018bda0040e"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a4fac7ec2f43b802397b65018bda0040e">llvm::TargetRegisterInfo::regsOverlap</a></div><div class="ttdeci">bool regsOverlap(unsigned regA, unsigned regB) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00394">TargetRegisterInfo.h:394</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ac899d0c77f6c945c60c451a69456ae1b"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#ac899d0c77f6c945c60c451a69456ae1b">llvm::SUnit::getNode</a></div><div class="ttdeci">SDNode * getNode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00382">ScheduleDAG.h:382</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_ab16f5a81fccfe4b7f645ba5a74ffad02"><div class="ttname"><a href="../../d3/da4/classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d74/MCInstrInfo_8h_source.html#l00048">MCInstrInfo.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a2ac314ec22050f2240611f9150e5bf25"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a2ac314ec22050f2240611f9150e5bf25">llvm::SUnit::const_succ_iterator</a></div><div class="ttdeci">SmallVectorImpl&lt; SDep &gt;::const_iterator const_succ_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00275">ScheduleDAG.h:275</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_aab4a86c51e6b126c9c6ef58dbb574431"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">llvm::SUnit::Succs</a></div><div class="ttdeci">SmallVector&lt; SDep, 4 &gt; Succs</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00270">ScheduleDAG.h:270</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">SUnit - Scheduling unit. This is a node in the scheduling DAG. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00255">ScheduleDAG.h:255</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_afe3745334feafa68985dee7caa1a254f"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">llvm::SDNode::getMachineOpcode</a></div><div class="ttdeci">unsigned getMachineOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00421">SelectionDAGNodes.h:421</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a07e9d7ff453553fd3e5e64c9d93d5d07"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool canEnableCoalescing </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l02576">2576</a> of file <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;                                           {</div>
<div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;  <span class="keywordtype">unsigned</span> Opc = SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ac899d0c77f6c945c60c451a69456ae1b">getNode</a>() ? SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ac899d0c77f6c945c60c451a69456ae1b">getNode</a>()-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>() : 0;</div>
<div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;  <span class="keywordflow">if</span> (Opc == <a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8">ISD::TokenFactor</a> || Opc == <a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">ISD::CopyToReg</a>)</div>
<div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;    <span class="comment">// CopyToReg should be close to its uses to facilitate coalescing and</span></div>
<div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;    <span class="comment">// avoid spilling.</span></div>
<div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;</div>
<div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;  <span class="keywordflow">if</span> (Opc == <a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43a84c9fddf3247a349b7f857c1cbb93e2c">TargetOpcode::EXTRACT_SUBREG</a> ||</div>
<div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;      Opc == <a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43a9a1c30a208eb023907075d28e7ab2f19">TargetOpcode::SUBREG_TO_REG</a> ||</div>
<div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;      Opc == <a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43ad3506645ead9c261e97d81544a602848">TargetOpcode::INSERT_SUBREG</a>)</div>
<div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;    <span class="comment">// EXTRACT_SUBREG, INSERT_SUBREG, and SUBREG_TO_REG nodes should be</span></div>
<div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;    <span class="comment">// close to their uses to facilitate coalescing.</span></div>
<div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;</div>
<div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;  <span class="keywordflow">if</span> (SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a25329a072c76c185b8c5ff530c632762">NumPreds</a> == 0 &amp;&amp; SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a1a6c1a29019b8f3fd988359ec5dd3d2f">NumSuccs</a> != 0)</div>
<div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;    <span class="comment">// If SU does not have a register def, schedule it close to its uses</span></div>
<div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;    <span class="comment">// because it does not lengthen any live ranges.</span></div>
<div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;</div>
<div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SUnit_html_a25329a072c76c185b8c5ff530c632762"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a25329a072c76c185b8c5ff530c632762">llvm::SUnit::NumPreds</a></div><div class="ttdeci">unsigned NumPreds</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00279">ScheduleDAG.h:279</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_af0d328f3f61168f4ea7d6e4044af4f97"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">llvm::SDNode::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00401">SelectionDAGNodes.h:401</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_af471f4e1c42e2028cc668e6f61883e43a9a1c30a208eb023907075d28e7ab2f19"><div class="ttname"><a href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43a9a1c30a208eb023907075d28e7ab2f19">llvm::TargetOpcode::SUBREG_TO_REG</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d56/TargetOpcodes_8h_source.html#l00058">TargetOpcodes.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a1a6c1a29019b8f3fd988359ec5dd3d2f"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a1a6c1a29019b8f3fd988359ec5dd3d2f">llvm::SUnit::NumSuccs</a></div><div class="ttdeci">unsigned NumSuccs</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00280">ScheduleDAG.h:280</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080"><div class="ttname"><a href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">llvm::ISD::CopyToReg</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/da2/ISDOpcodes_8h_source.html#l00151">ISDOpcodes.h:151</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ac899d0c77f6c945c60c451a69456ae1b"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#ac899d0c77f6c945c60c451a69456ae1b">llvm::SUnit::getNode</a></div><div class="ttdeci">SDNode * getNode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00382">ScheduleDAG.h:382</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8"><div class="ttname"><a href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8">llvm::ISD::TokenFactor</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/da2/ISDOpcodes_8h_source.html#l00050">ISDOpcodes.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_af471f4e1c42e2028cc668e6f61883e43a84c9fddf3247a349b7f857c1cbb93e2c"><div class="ttname"><a href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43a84c9fddf3247a349b7f857c1cbb93e2c">llvm::TargetOpcode::EXTRACT_SUBREG</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d56/TargetOpcodes_8h_source.html#l00041">TargetOpcodes.h:41</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_af471f4e1c42e2028cc668e6f61883e43ad3506645ead9c261e97d81544a602848"><div class="ttname"><a href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43ad3506645ead9c261e97d81544a602848">llvm::TargetOpcode::INSERT_SUBREG</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d56/TargetOpcodes_8h_source.html#l00049">TargetOpcodes.h:49</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af4490452879ca657e1d134b6ef149a97"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void CheckForLiveRegDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>LiveRegDefs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d2f/classllvm_1_1SmallSet.html">SmallSet</a>&lt; unsigned, 4 &gt; &amp;&#160;</td>
          <td class="paramname"><em>RegAdded</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; unsigned &gt; &amp;&#160;</td>
          <td class="paramname"><em>LRegs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>CheckForLiveRegDef - Return true and update live register vector if the specified register def of the specified SUnit clobbers any "live" registers. </p>

<p>Definition at line <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l01207">1207</a> of file <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;                                                              {</div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d8/dfb/classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AliasI(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, TRI, <span class="keyword">true</span>); AliasI.<a class="code" href="../../d8/dfb/classllvm_1_1MCRegAliasIterator.html#abf2eadac3ea84e2e2739444c40421eac">isValid</a>(); ++AliasI) {</div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;</div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;    <span class="comment">// Check if Ref is live.</span></div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;    <span class="keywordflow">if</span> (!LiveRegDefs[*AliasI]) <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;</div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;    <span class="comment">// Allow multiple uses of the same def.</span></div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;    <span class="keywordflow">if</span> (LiveRegDefs[*AliasI] == SU) <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;</div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;    <span class="comment">// Add Reg to the set of interfering live regs.</span></div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    <span class="keywordflow">if</span> (RegAdded.<a class="code" href="../../d1/d2f/classllvm_1_1SmallSet.html#a8d8348060ccdeeba13fb8bc651dfbf82">insert</a>(*AliasI)) {</div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;      LRegs.<a class="code" href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(*AliasI);</div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;    }</div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;  }</div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_ae1a10b90f22c0478960fb5798ff73916"><div class="ttname"><a href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d33/SmallVector_8h_source.html#l00225">SmallVector.h:225</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html_abf2eadac3ea84e2e2739444c40421eac"><div class="ttname"><a href="../../d8/dfb/classllvm_1_1MCRegAliasIterator.html#abf2eadac3ea84e2e2739444c40421eac">llvm::MCRegAliasIterator::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00580">MCRegisterInfo.h:580</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html_a8d8348060ccdeeba13fb8bc651dfbf82"><div class="ttname"><a href="../../d1/d2f/classllvm_1_1SmallSet.html#a8d8348060ccdeeba13fb8bc651dfbf82">llvm::SmallSet::insert</a></div><div class="ttdeci">bool insert(const T &amp;V)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d64/SmallSet_8h_source.html#l00063">SmallSet.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html"><div class="ttname"><a href="../../d8/dfb/classllvm_1_1MCRegAliasIterator.html">llvm::MCRegAliasIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00555">MCRegisterInfo.h:555</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a7bbc0a0f7609d0c5a07581e81bccb400"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void CheckForLiveRegDefMasked </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> uint32_t *&#160;</td>
          <td class="paramname"><em>RegMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>LiveRegDefs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d2f/classllvm_1_1SmallSet.html">SmallSet</a>&lt; unsigned, 4 &gt; &amp;&#160;</td>
          <td class="paramname"><em>RegAdded</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; unsigned &gt; &amp;&#160;</td>
          <td class="paramname"><em>LRegs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>CheckForLiveRegDefMasked - <a class="el" href="../../d8/d2b/namespaceCheck.html">Check</a> for any live physregs that are clobbered by RegMask, and add them to LRegs. </p>

<p>Definition at line <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l01229">1229</a> of file <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;                                                                       {</div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;  <span class="comment">// Look at all live registers. Skip Reg0 and the special CallResource.</span></div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1, e = LiveRegDefs.size()-1; i != e; ++i) {</div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;    <span class="keywordflow">if</span> (!LiveRegDefs[i]) <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;    <span class="keywordflow">if</span> (LiveRegDefs[i] == SU) <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;    <span class="keywordflow">if</span> (!MachineOperand::clobbersPhysReg(RegMask, i)) <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;    <span class="keywordflow">if</span> (RegAdded.<a class="code" href="../../d1/d2f/classllvm_1_1SmallSet.html#a8d8348060ccdeeba13fb8bc651dfbf82">insert</a>(i))</div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;      LRegs.<a class="code" href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(i);</div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;  }</div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_ae1a10b90f22c0478960fb5798ff73916"><div class="ttname"><a href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d33/SmallVector_8h_source.html#l00225">SmallVector.h:225</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html_a8d8348060ccdeeba13fb8bc651dfbf82"><div class="ttname"><a href="../../d1/d2f/classllvm_1_1SmallSet.html#a8d8348060ccdeeba13fb8bc651dfbf82">llvm::SmallSet::insert</a></div><div class="ttdeci">bool insert(const T &amp;V)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d64/SmallSet_8h_source.html#l00063">SmallSet.h:63</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac49ea8879ebf41e521f4f48838e17b6c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int checkSpecialNodes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>left</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>right</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l01824">1824</a> of file <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;                                                                    {</div>
<div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;  <span class="keywordtype">bool</span> LSchedLow = left-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a95e0c4bc075b7e8974dd9dcc80609487">isScheduleLow</a>;</div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;  <span class="keywordtype">bool</span> RSchedLow = right-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a95e0c4bc075b7e8974dd9dcc80609487">isScheduleLow</a>;</div>
<div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;  <span class="keywordflow">if</span> (LSchedLow != RSchedLow)</div>
<div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;    <span class="keywordflow">return</span> LSchedLow &lt; RSchedLow ? 1 : -1;</div>
<div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SUnit_html_a95e0c4bc075b7e8974dd9dcc80609487"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a95e0c4bc075b7e8974dd9dcc80609487">llvm::SUnit::isScheduleLow</a></div><div class="ttdeci">bool isScheduleLow</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00299">ScheduleDAG.h:299</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="addc8ecda6f7aec38ce2769862c04eb0f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned closestSucc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>closestSucc - Returns the scheduled cycle of the successor which is closest to the current cycle. </p>

<p>Definition at line <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l02186">2186</a> of file <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;                                             {</div>
<div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;  <span class="keywordtype">unsigned</span> MaxHeight = 0;</div>
<div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a2ac314ec22050f2240611f9150e5bf25">SUnit::const_succ_iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>.begin(), E = SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>.end();</div>
<div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;       <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isCtrl()) <span class="keywordflow">continue</span>;  <span class="comment">// ignore chain succs</span></div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;    <span class="keywordtype">unsigned</span> Height = <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getSUnit()-&gt;getHeight();</div>
<div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;    <span class="comment">// If there are bunch of CopyToRegs stacked up, they should be considered</span></div>
<div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;    <span class="comment">// to be at the same position.</span></div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getSUnit()-&gt;getNode() &amp;&amp;</div>
<div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;        <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getSUnit()-&gt;getNode()-&gt;getOpcode() == <a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">ISD::CopyToReg</a>)</div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;      Height = <a class="code" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#addc8ecda6f7aec38ce2769862c04eb0f">closestSucc</a>(<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getSUnit())+1;</div>
<div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;    <span class="keywordflow">if</span> (Height &gt; MaxHeight)</div>
<div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;      MaxHeight = Height;</div>
<div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;  }</div>
<div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;  <span class="keywordflow">return</span> MaxHeight;</div>
<div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;}</div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080"><div class="ttname"><a href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">llvm::ISD::CopyToReg</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/da2/ISDOpcodes_8h_source.html#l00151">ISDOpcodes.h:151</a></div></div>
<div class="ttc" id="ScheduleDAGRRList_8cpp_html_addc8ecda6f7aec38ce2769862c04eb0f"><div class="ttname"><a href="../../dd/d58/ScheduleDAGRRList_8cpp.html#addc8ecda6f7aec38ce2769862c04eb0f">closestSucc</a></div><div class="ttdeci">static unsigned closestSucc(const SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l02186">ScheduleDAGRRList.cpp:2186</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a2ac314ec22050f2240611f9150e5bf25"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a2ac314ec22050f2240611f9150e5bf25">llvm::SUnit::const_succ_iterator</a></div><div class="ttdeci">SmallVectorImpl&lt; SDep &gt;::const_iterator const_succ_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00275">ScheduleDAG.h:275</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_aab4a86c51e6b126c9c6ef58dbb574431"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">llvm::SUnit::Succs</a></div><div class="ttdeci">SmallVector&lt; SDep, 4 &gt; Succs</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00270">ScheduleDAG.h:270</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a8b52e2dd5ab911c1f8d335fbd16e7efc"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a>* FindCallSeqStart </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>NestLevel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>MaxNest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>FindCallSeqStart - Starting from the (lowered) CALLSEQ_END node, locate the corresponding (lowered) CALLSEQ_BEGIN node.</p>
<p>NestLevel and MaxNested are used in recursion to indcate the current level of nesting of CALLSEQ_BEGIN and CALLSEQ_END pairs, as well as the maximum level seen so far.</p>
<p>TODO: It would be better to give CALLSEQ_END an explicit operand to point to the corresponding CALLSEQ_BEGIN to avoid needing to search for it. </p>

<p>Definition at line <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l00459">459</a> of file <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;                                             {</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="keywordflow">for</span> (;;) {</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <span class="comment">// For a TokenFactor, examine each operand. There may be multiple ways</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    <span class="comment">// to get to the CALLSEQ_BEGIN, but we need to find the path with the</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    <span class="comment">// most nesting in order to ensure that we find the corresponding match.</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    <span class="keywordflow">if</span> (N-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>() == <a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8">ISD::TokenFactor</a>) {</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;      <a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *Best = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;      <span class="keywordtype">unsigned</span> BestMaxNest = MaxNest;</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = N-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#abc5c2f1d47a517373030133c6a102106">getNumOperands</a>(); i != e; ++i) {</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;        <span class="keywordtype">unsigned</span> MyNestLevel = NestLevel;</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        <span class="keywordtype">unsigned</span> MyMaxNest = MaxNest;</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *New = <a class="code" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a8b52e2dd5ab911c1f8d335fbd16e7efc">FindCallSeqStart</a>(N-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(i).<a class="code" href="../../dc/d08/classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>(),</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                                           MyNestLevel, MyMaxNest, <a class="code" href="../../d5/d6a/HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>))</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;          <span class="keywordflow">if</span> (!Best || (MyMaxNest &gt; BestMaxNest)) {</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;            Best = New;</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;            BestMaxNest = MyMaxNest;</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;          }</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;      }</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;      <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Best);</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;      MaxNest = BestMaxNest;</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;      <span class="keywordflow">return</span> Best;</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    }</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <span class="comment">// Check for a lowered CALLSEQ_BEGIN or CALLSEQ_END.</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <span class="keywordflow">if</span> (N-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#a7ef138746b04be6d07091b9ba49d74da">isMachineOpcode</a>()) {</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;      <span class="keywordflow">if</span> (N-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">getMachineOpcode</a>() ==</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;          (unsigned)TII-&gt;<a class="code" href="../../de/d06/classllvm_1_1TargetInstrInfo.html#a1057d0ad3ec077901aff0251d1c0811b">getCallFrameDestroyOpcode</a>()) {</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;        ++NestLevel;</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;        MaxNest = std::max(MaxNest, NestLevel);</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (N-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">getMachineOpcode</a>() ==</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;                 (unsigned)TII-&gt;<a class="code" href="../../de/d06/classllvm_1_1TargetInstrInfo.html#a03fe3281573d3aea69ae33de8c3bb4b6">getCallFrameSetupOpcode</a>()) {</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;        <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(NestLevel != 0);</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;        --NestLevel;</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;        <span class="keywordflow">if</span> (NestLevel == 0)</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;          <span class="keywordflow">return</span> <a class="code" href="../../d0/d86/regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;      }</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    }</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <span class="comment">// Otherwise, find the chain and continue climbing.</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = N-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#abc5c2f1d47a517373030133c6a102106">getNumOperands</a>(); i != e; ++i)</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;      <span class="keywordflow">if</span> (N-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(i).<a class="code" href="../../dc/d08/classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>() == MVT::Other) {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;        N = N-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(i).<a class="code" href="../../dc/d08/classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>();</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;        <span class="keywordflow">goto</span> found_chain_operand;</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;      }</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  found_chain_operand:;</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    <span class="keywordflow">if</span> (N-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>() == <a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a926013f6dca240eca95aca66c8d3e74b">ISD::EntryToken</a>)</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  }</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SDNode_html_af0d328f3f61168f4ea7d6e4044af4f97"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">llvm::SDNode::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00401">SelectionDAGNodes.h:401</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_abc5c2f1d47a517373030133c6a102106"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html#abc5c2f1d47a517373030133c6a102106">llvm::SDNode::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00586">SelectionDAGNodes.h:586</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a836c27481205f56e708fe0c15538d5ff"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">llvm::SDNode::getOperand</a></div><div class="ttdeci">const SDValue &amp; getOperand(unsigned Num) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00592">SelectionDAGNodes.h:592</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a03fe3281573d3aea69ae33de8c3bb4b6"><div class="ttname"><a href="../../de/d06/classllvm_1_1TargetInstrInfo.html#a03fe3281573d3aea69ae33de8c3bb4b6">llvm::TargetInstrInfo::getCallFrameSetupOpcode</a></div><div class="ttdeci">int getCallFrameSetupOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetInstrInfo_8h_source.html#l00106">TargetInstrInfo.h:106</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a926013f6dca240eca95aca66c8d3e74b"><div class="ttname"><a href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a926013f6dca240eca95aca66c8d3e74b">llvm::ISD::EntryToken</a></div><div class="ttdoc">EntryToken - This is the marker used to indicate the start of a region. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/da2/ISDOpcodes_8h_source.html#l00045">ISDOpcodes.h:45</a></div></div>
<div class="ttc" id="ScheduleDAGRRList_8cpp_html_a8b52e2dd5ab911c1f8d335fbd16e7efc"><div class="ttname"><a href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a8b52e2dd5ab911c1f8d335fbd16e7efc">FindCallSeqStart</a></div><div class="ttdeci">static SDNode * FindCallSeqStart(SDNode *N, unsigned &amp;NestLevel, unsigned &amp;MaxNest, const TargetInstrInfo *TII)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l00459">ScheduleDAGRRList.cpp:459</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="../../d5/d6a/HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d6a/HexagonCopyToCombine_8cpp_source.html#l00114">HexagonCopyToCombine.cpp:114</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a3fad042e27ba626acf5366c845b352d3"><div class="ttname"><a href="../../dc/d08/classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">llvm::SDValue::getNode</a></div><div class="ttdeci">SDNode * getNode() const </div><div class="ttdoc">get the SDNode which holds the desired result </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00130">SelectionDAGNodes.h:130</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8"><div class="ttname"><a href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8">llvm::ISD::TokenFactor</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/da2/ISDOpcodes_8h_source.html#l00050">ISDOpcodes.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00338">SelectionDAGNodes.h:338</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="../../d0/d86/regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a7d2ad4aa4277eb4e1138ff9791c8fbb7"><div class="ttname"><a href="../../dc/d08/classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">llvm::SDValue::getValueType</a></div><div class="ttdeci">EVT getValueType() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00883">SelectionDAGNodes.h:883</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a1057d0ad3ec077901aff0251d1c0811b"><div class="ttname"><a href="../../de/d06/classllvm_1_1TargetInstrInfo.html#a1057d0ad3ec077901aff0251d1c0811b">llvm::TargetInstrInfo::getCallFrameDestroyOpcode</a></div><div class="ttdeci">int getCallFrameDestroyOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetInstrInfo_8h_source.html#l00107">TargetInstrInfo.h:107</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a7ef138746b04be6d07091b9ba49d74da"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html#a7ef138746b04be6d07091b9ba49d74da">llvm::SDNode::isMachineOpcode</a></div><div class="ttdeci">bool isMachineOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00416">SelectionDAGNodes.h:416</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_afe3745334feafa68985dee7caa1a254f"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">llvm::SDNode::getMachineOpcode</a></div><div class="ttdeci">unsigned getMachineOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00421">SelectionDAGNodes.h:421</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a75eb4d99ebf26777f16034567505166b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void GetCostForDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d3/d5d/classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html">ScheduleDAGSDNodes::RegDefIter</a> &amp;&#160;</td>
          <td class="paramname"><em>RegDefPos</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d03/classllvm_1_1TargetLowering.html">TargetLowering</a> *&#160;</td>
          <td class="paramname"><em>TLI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>RegClass</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>Cost</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>GetCostForDef - Looks up the register class and cost for a given definition. Typically this just means looking up the representative register class, but for untyped values (MVT::Untyped) it means inspecting the node's opcode to determine what register class is being generated. </p>

<p>Definition at line <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l00276">276</a> of file <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                                                     {</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <a class="code" href="../../de/d87/classllvm_1_1MVT.html">MVT</a> VT = RegDefPos.<a class="code" href="../../d3/d5d/classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html#a49b8e2a105534393d7411a4e7cbd655f">GetValue</a>();</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="comment">// Special handling for untyped values.  These values can only come from</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="comment">// the expansion of custom DAG-to-DAG patterns.</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="keywordflow">if</span> (VT == MVT::Untyped) {</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="../../d8/d14/DominanceFrontierImpl_8h.html#adeb436e8060b57a35092e28f77eeb7d3">Node</a> = RegDefPos.<a class="code" href="../../d3/d5d/classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html#a27053622aacfcaa9e2de50d478245ecf">GetNode</a>();</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="comment">// Special handling for CopyFromReg of untyped values.</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="keywordflow">if</span> (!Node-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#a7ef138746b04be6d07091b9ba49d74da">isMachineOpcode</a>() &amp;&amp; Node-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>() == <a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">ISD::CopyFromReg</a>) {</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = cast&lt;RegisterSDNode&gt;(Node-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1))-&gt;<a class="code" href="../../d9/d42/MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>();</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;      <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = MF.<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>().<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(Reg);</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;      RegClass = RC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a25f9ba8e78af92ca34f9c1bba7881601">getID</a>();</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;      Cost = 1;</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    }</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="keywordtype">unsigned</span> Opcode = Node-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">getMachineOpcode</a>();</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="keywordflow">if</span> (Opcode == <a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afeda787b63f1bfa875e4cb8afe2b5ea9">TargetOpcode::REG_SEQUENCE</a>) {</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;      <span class="keywordtype">unsigned</span> DstRCIdx = cast&lt;ConstantSDNode&gt;(Node-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0))-&gt;getZExtValue();</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;      <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = TRI-&gt;<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a6e765860317332f714b0f7b447663632">getRegClass</a>(DstRCIdx);</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;      RegClass = RC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a25f9ba8e78af92ca34f9c1bba7881601">getID</a>();</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;      Cost = 1;</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    }</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="keywordtype">unsigned</span> Idx = RegDefPos.<a class="code" href="../../d3/d5d/classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html#a07c204c34e53e516831ddd4c2c056b56">GetIdx</a>();</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> Desc = TII-&gt;<a class="code" href="../../d3/da4/classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(Opcode);</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = TII-&gt;<a class="code" href="../../de/d06/classllvm_1_1TargetInstrInfo.html#aabf764b704ed905ec6841a8872815bff">getRegClass</a>(Desc, Idx, TRI, MF);</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    RegClass = RC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a25f9ba8e78af92ca34f9c1bba7881601">getID</a>();</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="comment">// FIXME: Cost arbitrarily set to 1 because there doesn&#39;t seem to be a</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="comment">// better way to determine it.</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    Cost = 1;</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    RegClass = TLI-&gt;<a class="code" href="../../d3/d47/classllvm_1_1TargetLoweringBase.html#abfe348b051b61449a611f0194761fccf">getRepRegClassFor</a>(VT)-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a25f9ba8e78af92ca34f9c1bba7881601">getID</a>();</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    Cost = TLI-&gt;<a class="code" href="../../d3/d47/classllvm_1_1TargetLoweringBase.html#a962592f9d8e8db865060de86d1cd9630">getRepRegClassCostFor</a>(VT);</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  }</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter_html_a27053622aacfcaa9e2de50d478245ecf"><div class="ttname"><a href="../../d3/d5d/classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html#a27053622aacfcaa9e2de50d478245ecf">llvm::ScheduleDAGSDNodes::RegDefIter::GetNode</a></div><div class="ttdeci">const SDNode * GetNode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d1f/ScheduleDAGSDNodes_8h_source.html#l00149">ScheduleDAGSDNodes.h:149</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter_html_a07c204c34e53e516831ddd4c2c056b56"><div class="ttname"><a href="../../d3/d5d/classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html#a07c204c34e53e516831ddd4c2c056b56">llvm::ScheduleDAGSDNodes::RegDefIter::GetIdx</a></div><div class="ttdeci">unsigned GetIdx() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d1f/ScheduleDAGSDNodes_8h_source.html#l00153">ScheduleDAGSDNodes.h:153</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00137">MCInstrDesc.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter_html_a49b8e2a105534393d7411a4e7cbd655f"><div class="ttname"><a href="../../d3/d5d/classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html#a49b8e2a105534393d7411a4e7cbd655f">llvm::ScheduleDAGSDNodes::RegDefIter::GetValue</a></div><div class="ttdeci">MVT GetValue() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d1f/ScheduleDAGSDNodes_8h_source.html#l00144">ScheduleDAGSDNodes.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_af0d328f3f61168f4ea7d6e4044af4f97"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">llvm::SDNode::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00401">SelectionDAGNodes.h:401</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a25f9ba8e78af92ca34f9c1bba7881601"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a25f9ba8e78af92ca34f9c1bba7881601">llvm::TargetRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00053">TargetRegisterInfo.h:53</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a836c27481205f56e708fe0c15538d5ff"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">llvm::SDNode::getOperand</a></div><div class="ttdeci">const SDValue &amp; getOperand(unsigned Num) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00592">SelectionDAGNodes.h:592</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_abfe348b051b61449a611f0194761fccf"><div class="ttname"><a href="../../d3/d47/classllvm_1_1TargetLoweringBase.html#abfe348b051b61449a611f0194761fccf">llvm::TargetLoweringBase::getRepRegClassFor</a></div><div class="ttdeci">virtual const TargetRegisterClass * getRepRegClassFor(MVT VT) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d56/TargetLowering_8h_source.html#l00327">TargetLowering.h:327</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a6e765860317332f714b0f7b447663632"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a6e765860317332f714b0f7b447663632">llvm::TargetRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00559">TargetRegisterInfo.h:559</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab3904d3601dbe52865d5f2e33a06d80d"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00556">MachineRegisterInfo.h:556</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="DominanceFrontierImpl_8h_html_adeb436e8060b57a35092e28f77eeb7d3"><div class="ttname"><a href="../../d8/d14/DominanceFrontierImpl_8h.html#adeb436e8060b57a35092e28f77eeb7d3">Node</a></div><div class="ttdeci">const DomTreeNodeT * Node</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d14/DominanceFrontierImpl_8h_source.html#l00037">DominanceFrontierImpl.h:37</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_af471f4e1c42e2028cc668e6f61883e43afeda787b63f1bfa875e4cb8afe2b5ea9"><div class="ttname"><a href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afeda787b63f1bfa875e4cb8afe2b5ea9">llvm::TargetOpcode::REG_SEQUENCE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d56/TargetOpcodes_8h_source.html#l00082">TargetOpcodes.h:82</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html"><div class="ttname"><a href="../../de/d87/classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d88/MachineValueType_8h_source.html#l00028">MachineValueType.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_ab16f5a81fccfe4b7f645ba5a74ffad02"><div class="ttname"><a href="../../d3/da4/classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d74/MCInstrInfo_8h_source.html#l00048">MCInstrInfo.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00338">SelectionDAGNodes.h:338</a></div></div>
<div class="ttc" id="MipsDisassembler_8cpp_html_a30bccd0ebacd9892c243f7bd520e4aa0"><div class="ttname"><a href="../../d9/d42/MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a></div><div class="ttdeci">static unsigned getReg(const void *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d42/MipsDisassembler_8cpp_source.html#l00386">MipsDisassembler.cpp:386</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00167">MachineFunction.h:167</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6"><div class="ttname"><a href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">llvm::ISD::CopyFromReg</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/da2/ISDOpcodes_8h_source.html#l00156">ISDOpcodes.h:156</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a962592f9d8e8db865060de86d1cd9630"><div class="ttname"><a href="../../d3/d47/classllvm_1_1TargetLoweringBase.html#a962592f9d8e8db865060de86d1cd9630">llvm::TargetLoweringBase::getRepRegClassCostFor</a></div><div class="ttdeci">virtual uint8_t getRepRegClassCostFor(MVT VT) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d56/TargetLowering_8h_source.html#l00334">TargetLowering.h:334</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aabf764b704ed905ec6841a8872815bff"><div class="ttname"><a href="../../de/d06/classllvm_1_1TargetInstrInfo.html#aabf764b704ed905ec6841a8872815bff">llvm::TargetInstrInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(const MCInstrDesc &amp;TID, unsigned OpNum, const TargetRegisterInfo *TRI, const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d14/TargetInstrInfo_8cpp_source.html#l00042">TargetInstrInfo.cpp:42</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a7ef138746b04be6d07091b9ba49d74da"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html#a7ef138746b04be6d07091b9ba49d74da">llvm::SDNode::isMachineOpcode</a></div><div class="ttdeci">bool isMachineOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00416">SelectionDAGNodes.h:416</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_afe3745334feafa68985dee7caa1a254f"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">llvm::SDNode::getMachineOpcode</a></div><div class="ttdeci">unsigned getMachineOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00421">SelectionDAGNodes.h:421</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aef20d4ef80e5b83336663bd196754e33"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> uint32_t* getNodeRegMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getNodeRegMask - Returns the register mask attached to an SDNode, if any. </p>

<p>Definition at line <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l01244">1244</a> of file <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;                                                       {</div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = N-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#abc5c2f1d47a517373030133c6a102106">getNumOperands</a>(); i != e; ++i)</div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="../../d3/dae/classllvm_1_1RegisterMaskSDNode.html">RegisterMaskSDNode</a> *Op =</div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;        dyn_cast&lt;RegisterMaskSDNode&gt;(N-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(i).<a class="code" href="../../dc/d08/classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>()))</div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;      <span class="keywordflow">return</span> Op-&gt;getRegMask();</div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SDNode_html_abc5c2f1d47a517373030133c6a102106"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html#abc5c2f1d47a517373030133c6a102106">llvm::SDNode::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00586">SelectionDAGNodes.h:586</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a836c27481205f56e708fe0c15538d5ff"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">llvm::SDNode::getOperand</a></div><div class="ttdeci">const SDValue &amp; getOperand(unsigned Num) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00592">SelectionDAGNodes.h:592</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a3fad042e27ba626acf5366c845b352d3"><div class="ttname"><a href="../../dc/d08/classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">llvm::SDValue::getNode</a></div><div class="ttdeci">SDNode * getNode() const </div><div class="ttdoc">get the SDNode which holds the desired result </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00130">SelectionDAGNodes.h:130</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterMaskSDNode_html"><div class="ttname"><a href="../../d3/dae/classllvm_1_1RegisterMaskSDNode.html">llvm::RegisterMaskSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l01666">SelectionDAGNodes.h:1666</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a82b61d7e5d7b593cf7c07af84805448a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../df/db3/structllvm_1_1EVT.html">EVT</a> getPhysicalRegisterVT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getPhysicalRegisterVT - Returns the ValueType of the physical register definition of the specified node. FIXME: Move to SelectionDAG? </p>

<p>Definition at line <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l01192">1192</a> of file <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;                                                             {</div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = TII-&gt;<a class="code" href="../../d3/da4/classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(N-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">getMachineOpcode</a>());</div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(MCID.<a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a40df3e44b02d891af19cf0738294dfe5">ImplicitDefs</a> &amp;&amp; <span class="stringliteral">&quot;Physical reg def must be in implicit def list!&quot;</span>);</div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;  <span class="keywordtype">unsigned</span> NumRes = MCID.<a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a9d472a8ee447cef18a71beb229d4d252">getNumDefs</a>();</div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> uint16_t *ImpDef = MCID.<a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#ad11fbecb594b25b4763177a2a9cd4dc6">getImplicitDefs</a>(); *ImpDef; ++ImpDef) {</div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> == *ImpDef)</div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;    ++NumRes;</div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;  }</div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;  <span class="keywordflow">return</span> N-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(NumRes);</div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_ad11fbecb594b25b4763177a2a9cd4dc6"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#ad11fbecb594b25b4763177a2a9cd4dc6">llvm::MCInstrDesc::getImplicitDefs</a></div><div class="ttdeci">const uint16_t * getImplicitDefs() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00523">MCInstrDesc.h:523</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a9d472a8ee447cef18a71beb229d4d252"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a9d472a8ee447cef18a71beb229d4d252">llvm::MCInstrDesc::getNumDefs</a></div><div class="ttdeci">unsigned getNumDefs() const </div><div class="ttdoc">Return the number of MachineOperands that are register definitions. Register definitions always occur...</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00198">MCInstrDesc.h:198</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00137">MCInstrDesc.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_aed0958deb6d25f9fdccd7518e26b50f8"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">llvm::SDNode::getValueType</a></div><div class="ttdeci">EVT getValueType(unsigned ResNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00648">SelectionDAGNodes.h:648</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_ab16f5a81fccfe4b7f645ba5a74ffad02"><div class="ttname"><a href="../../d3/da4/classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d74/MCInstrInfo_8h_source.html#l00048">MCInstrInfo.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a40df3e44b02d891af19cf0738294dfe5"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a40df3e44b02d891af19cf0738294dfe5">llvm::MCInstrDesc::ImplicitDefs</a></div><div class="ttdeci">const uint16_t * ImplicitDefs</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00147">MCInstrDesc.h:147</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_afe3745334feafa68985dee7caa1a254f"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">llvm::SDNode::getMachineOpcode</a></div><div class="ttdeci">unsigned getMachineOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00421">SelectionDAGNodes.h:421</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a16fdb3e37daf197199709a37540402d0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool hasOnlyLiveInOpers </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>hasOnlyLiveInOpers - Return true if SU has only value predecessors that are CopyFromReg from a virtual register. </p>

<p>Definition at line <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l02217">2217</a> of file <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;                                                {</div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;  <span class="keywordtype">bool</span> RetVal = <span class="keyword">false</span>;</div>
<div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a52b60ed5d8a25d285a41b00544b4047c">SUnit::const_pred_iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.begin(), E = SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.end();</div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;       <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isCtrl()) <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *PredSU = <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getSUnit();</div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;    <span class="keywordflow">if</span> (PredSU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ac899d0c77f6c945c60c451a69456ae1b">getNode</a>() &amp;&amp;</div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;        PredSU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ac899d0c77f6c945c60c451a69456ae1b">getNode</a>()-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>() == <a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">ISD::CopyFromReg</a>) {</div>
<div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> =</div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;        cast&lt;RegisterSDNode&gt;(PredSU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ac899d0c77f6c945c60c451a69456ae1b">getNode</a>()-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1))-&gt;<a class="code" href="../../d9/d42/MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>();</div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;      <span class="keywordflow">if</span> (TargetRegisterInfo::isVirtualRegister(Reg)) {</div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;        RetVal = <span class="keyword">true</span>;</div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;      }</div>
<div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;    }</div>
<div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;  }</div>
<div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;  <span class="keywordflow">return</span> RetVal;</div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SDNode_html_af0d328f3f61168f4ea7d6e4044af4f97"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">llvm::SDNode::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00401">SelectionDAGNodes.h:401</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a836c27481205f56e708fe0c15538d5ff"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">llvm::SDNode::getOperand</a></div><div class="ttdeci">const SDValue &amp; getOperand(unsigned Num) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00592">SelectionDAGNodes.h:592</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ae2b43854b542de66eec6475adc48f56c"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">llvm::SUnit::Preds</a></div><div class="ttdeci">SmallVector&lt; SDep, 4 &gt; Preds</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00269">ScheduleDAG.h:269</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a52b60ed5d8a25d285a41b00544b4047c"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a52b60ed5d8a25d285a41b00544b4047c">llvm::SUnit::const_pred_iterator</a></div><div class="ttdeci">SmallVectorImpl&lt; SDep &gt;::const_iterator const_pred_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00274">ScheduleDAG.h:274</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ac899d0c77f6c945c60c451a69456ae1b"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#ac899d0c77f6c945c60c451a69456ae1b">llvm::SUnit::getNode</a></div><div class="ttdeci">SDNode * getNode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00382">ScheduleDAG.h:382</a></div></div>
<div class="ttc" id="MipsDisassembler_8cpp_html_a30bccd0ebacd9892c243f7bd520e4aa0"><div class="ttname"><a href="../../d9/d42/MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a></div><div class="ttdeci">static unsigned getReg(const void *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d42/MipsDisassembler_8cpp_source.html#l00386">MipsDisassembler.cpp:386</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6"><div class="ttname"><a href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">llvm::ISD::CopyFromReg</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/da2/ISDOpcodes_8h_source.html#l00156">ISDOpcodes.h:156</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">SUnit - Scheduling unit. This is a node in the scheduling DAG. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00255">ScheduleDAG.h:255</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a22c99596004378b139e9ab48fae048dc"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool hasOnlyLiveOutUses </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>hasOnlyLiveOutUses - Return true if SU has only value successors that are CopyToReg to a virtual register. This SU def is probably a liveout and it has no other use. It should be scheduled closer to the terminator. </p>

<p>Definition at line <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l02240">2240</a> of file <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;                                                {</div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;  <span class="keywordtype">bool</span> RetVal = <span class="keyword">false</span>;</div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a2ac314ec22050f2240611f9150e5bf25">SUnit::const_succ_iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>.begin(), E = SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>.end();</div>
<div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;       <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isCtrl()) <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SuccSU = <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getSUnit();</div>
<div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;    <span class="keywordflow">if</span> (SuccSU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ac899d0c77f6c945c60c451a69456ae1b">getNode</a>() &amp;&amp; SuccSU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ac899d0c77f6c945c60c451a69456ae1b">getNode</a>()-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>() == <a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">ISD::CopyToReg</a>) {</div>
<div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> =</div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;        cast&lt;RegisterSDNode&gt;(SuccSU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ac899d0c77f6c945c60c451a69456ae1b">getNode</a>()-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1))-&gt;<a class="code" href="../../d9/d42/MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>();</div>
<div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;      <span class="keywordflow">if</span> (TargetRegisterInfo::isVirtualRegister(Reg)) {</div>
<div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;        RetVal = <span class="keyword">true</span>;</div>
<div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;      }</div>
<div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;    }</div>
<div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;  }</div>
<div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;  <span class="keywordflow">return</span> RetVal;</div>
<div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SDNode_html_af0d328f3f61168f4ea7d6e4044af4f97"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">llvm::SDNode::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00401">SelectionDAGNodes.h:401</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a836c27481205f56e708fe0c15538d5ff"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">llvm::SDNode::getOperand</a></div><div class="ttdeci">const SDValue &amp; getOperand(unsigned Num) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00592">SelectionDAGNodes.h:592</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080"><div class="ttname"><a href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">llvm::ISD::CopyToReg</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/da2/ISDOpcodes_8h_source.html#l00151">ISDOpcodes.h:151</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ac899d0c77f6c945c60c451a69456ae1b"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#ac899d0c77f6c945c60c451a69456ae1b">llvm::SUnit::getNode</a></div><div class="ttdeci">SDNode * getNode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00382">ScheduleDAG.h:382</a></div></div>
<div class="ttc" id="MipsDisassembler_8cpp_html_a30bccd0ebacd9892c243f7bd520e4aa0"><div class="ttname"><a href="../../d9/d42/MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a></div><div class="ttdeci">static unsigned getReg(const void *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d42/MipsDisassembler_8cpp_source.html#l00386">MipsDisassembler.cpp:386</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a2ac314ec22050f2240611f9150e5bf25"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a2ac314ec22050f2240611f9150e5bf25">llvm::SUnit::const_succ_iterator</a></div><div class="ttdeci">SmallVectorImpl&lt; SDep &gt;::const_iterator const_succ_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00275">ScheduleDAG.h:275</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_aab4a86c51e6b126c9c6ef58dbb574431"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">llvm::SUnit::Succs</a></div><div class="ttdeci">SmallVector&lt; SDep, 4 &gt; Succs</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00270">ScheduleDAG.h:270</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">SUnit - Scheduling unit. This is a node in the scheduling DAG. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00255">ScheduleDAG.h:255</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ae9a23658447d6c412d2a47f78b465016"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool hasVRegCycleUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l02307">2307</a> of file <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;                                             {</div>
<div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;  <span class="comment">// If this SU also defines the VReg, don&#39;t hoist it as a &quot;use&quot;.</span></div>
<div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;  <span class="keywordflow">if</span> (SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ad11870c750d0016478df39175d3088a1">isVRegCycle</a>)</div>
<div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;</div>
<div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a52b60ed5d8a25d285a41b00544b4047c">SUnit::const_pred_iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.begin(),E = SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.end();</div>
<div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;       <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isCtrl()) <span class="keywordflow">continue</span>;  <span class="comment">// ignore chain preds</span></div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getSUnit()-&gt;isVRegCycle &amp;&amp;</div>
<div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;        <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getSUnit()-&gt;getNode()-&gt;getOpcode() == <a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">ISD::CopyFromReg</a>) {</div>
<div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;      <a class="code" href="../../de/dcb/include_2llvm_2Support_2Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(<a class="code" href="../../d9/d4a/namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  VReg cycle use: SU (&quot;</span> &lt;&lt; SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span>);</div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;    }</div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;  }</div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SUnit_html_ae2b43854b542de66eec6475adc48f56c"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">llvm::SUnit::Preds</a></div><div class="ttdeci">SmallVector&lt; SDep, 4 &gt; Preds</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00269">ScheduleDAG.h:269</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a52b60ed5d8a25d285a41b00544b4047c"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a52b60ed5d8a25d285a41b00544b4047c">llvm::SUnit::const_pred_iterator</a></div><div class="ttdeci">SmallVectorImpl&lt; SDep &gt;::const_iterator const_pred_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00274">ScheduleDAG.h:274</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ad11870c750d0016478df39175d3088a1"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#ad11870c750d0016478df39175d3088a1">llvm::SUnit::isVRegCycle</a></div><div class="ttdeci">bool isVRegCycle</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00287">ScheduleDAG.h:287</a></div></div>
<div class="ttc" id="include_2llvm_2Support_2Debug_8h_html_aef41e8aaf4c60819b30faf396cdf4978"><div class="ttname"><a href="../../de/dcb/include_2llvm_2Support_2Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a></div><div class="ttdeci">#define DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/dcb/include_2llvm_2Support_2Debug_8h_source.html#l00093">include/llvm/Support/Debug.h:93</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs - Return a circular-buffered debug stream. </div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d41/Support_2Debug_8cpp_source.html#l00101">Support/Debug.cpp:101</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6"><div class="ttname"><a href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">llvm::ISD::CopyFromReg</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/da2/ISDOpcodes_8h_source.html#l00156">ISDOpcodes.h:156</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a3f708b119627541f144d703a1d183202"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">llvm::SUnit::NodeNum</a></div><div class="ttdeci">unsigned NodeNum</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00277">ScheduleDAG.h:277</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a91d04d52105b5c8ba8626a9a64bffc61"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void initVRegCycle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l02269">2269</a> of file <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;                                     {</div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#ad459318e5f05feb310655a5a52ddcf07">DisableSchedVRegCycle</a>)</div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;</div>
<div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a16fdb3e37daf197199709a37540402d0">hasOnlyLiveInOpers</a>(SU) || !<a class="code" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a22c99596004378b139e9ab48fae048dc">hasOnlyLiveOutUses</a>(SU))</div>
<div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;</div>
<div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;  <a class="code" href="../../de/dcb/include_2llvm_2Support_2Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(<a class="code" href="../../d9/d4a/namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;VRegCycle: SU(&quot;</span> &lt;&lt; SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span>);</div>
<div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;</div>
<div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;  SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ad11870c750d0016478df39175d3088a1">isVRegCycle</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;</div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a52b60ed5d8a25d285a41b00544b4047c">SUnit::const_pred_iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.begin(), E = SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.end();</div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;       <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isCtrl()) <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;    <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getSUnit()-&gt;isVRegCycle = <span class="keyword">true</span>;</div>
<div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;  }</div>
<div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;}</div>
<div class="ttc" id="ScheduleDAGRRList_8cpp_html_ad459318e5f05feb310655a5a52ddcf07"><div class="ttname"><a href="../../dd/d58/ScheduleDAGRRList_8cpp.html#ad459318e5f05feb310655a5a52ddcf07">DisableSchedVRegCycle</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; DisableSchedVRegCycle(&quot;disable-sched-vrcycle&quot;, cl::Hidden, cl::init(false), cl::desc(&quot;Disable virtual register cycle interference checks&quot;))</div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ae2b43854b542de66eec6475adc48f56c"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">llvm::SUnit::Preds</a></div><div class="ttdeci">SmallVector&lt; SDep, 4 &gt; Preds</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00269">ScheduleDAG.h:269</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a52b60ed5d8a25d285a41b00544b4047c"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a52b60ed5d8a25d285a41b00544b4047c">llvm::SUnit::const_pred_iterator</a></div><div class="ttdeci">SmallVectorImpl&lt; SDep &gt;::const_iterator const_pred_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00274">ScheduleDAG.h:274</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ad11870c750d0016478df39175d3088a1"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#ad11870c750d0016478df39175d3088a1">llvm::SUnit::isVRegCycle</a></div><div class="ttdeci">bool isVRegCycle</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00287">ScheduleDAG.h:287</a></div></div>
<div class="ttc" id="include_2llvm_2Support_2Debug_8h_html_aef41e8aaf4c60819b30faf396cdf4978"><div class="ttname"><a href="../../de/dcb/include_2llvm_2Support_2Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a></div><div class="ttdeci">#define DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/dcb/include_2llvm_2Support_2Debug_8h_source.html#l00093">include/llvm/Support/Debug.h:93</a></div></div>
<div class="ttc" id="ScheduleDAGRRList_8cpp_html_a16fdb3e37daf197199709a37540402d0"><div class="ttname"><a href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a16fdb3e37daf197199709a37540402d0">hasOnlyLiveInOpers</a></div><div class="ttdeci">static bool hasOnlyLiveInOpers(const SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l02217">ScheduleDAGRRList.cpp:2217</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs - Return a circular-buffered debug stream. </div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d41/Support_2Debug_8cpp_source.html#l00101">Support/Debug.cpp:101</a></div></div>
<div class="ttc" id="ScheduleDAGRRList_8cpp_html_a22c99596004378b139e9ab48fae048dc"><div class="ttname"><a href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a22c99596004378b139e9ab48fae048dc">hasOnlyLiveOutUses</a></div><div class="ttdeci">static bool hasOnlyLiveOutUses(const SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l02240">ScheduleDAGRRList.cpp:2240</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a3f708b119627541f144d703a1d183202"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">llvm::SUnit::NodeNum</a></div><div class="ttdeci">unsigned NodeNum</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00277">ScheduleDAG.h:277</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a1bf4053dbca77629ac65f4039a774fae"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool IsChainDependent </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Outer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Inner</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>NestLevel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>IsChainDependent - Test if Outer is reachable from Inner through chain dependencies. </p>

<p>Definition at line <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l00408">408</a> of file <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;                                                         {</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="../../d0/d86/regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = Outer;</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <span class="keywordflow">for</span> (;;) {</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    <span class="keywordflow">if</span> (N == Inner)</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <span class="comment">// For a TokenFactor, examine each operand. There may be multiple ways</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <span class="comment">// to get to the CALLSEQ_BEGIN, but we need to find the path with the</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <span class="comment">// most nesting in order to ensure that we find the corresponding match.</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <span class="keywordflow">if</span> (N-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>() == <a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8">ISD::TokenFactor</a>) {</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = N-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#abc5c2f1d47a517373030133c6a102106">getNumOperands</a>(); i != e; ++i)</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a1bf4053dbca77629ac65f4039a774fae">IsChainDependent</a>(N-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(i).<a class="code" href="../../dc/d08/classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>(), Inner, NestLevel, <a class="code" href="../../d5/d6a/HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>))</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    }</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    <span class="comment">// Check for a lowered CALLSEQ_BEGIN or CALLSEQ_END.</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    <span class="keywordflow">if</span> (N-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#a7ef138746b04be6d07091b9ba49d74da">isMachineOpcode</a>()) {</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;      <span class="keywordflow">if</span> (N-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">getMachineOpcode</a>() ==</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;          (unsigned)TII-&gt;<a class="code" href="../../de/d06/classllvm_1_1TargetInstrInfo.html#a1057d0ad3ec077901aff0251d1c0811b">getCallFrameDestroyOpcode</a>()) {</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;        ++NestLevel;</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (N-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">getMachineOpcode</a>() ==</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;                 (unsigned)TII-&gt;<a class="code" href="../../de/d06/classllvm_1_1TargetInstrInfo.html#a03fe3281573d3aea69ae33de8c3bb4b6">getCallFrameSetupOpcode</a>()) {</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;        <span class="keywordflow">if</span> (NestLevel == 0)</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;        --NestLevel;</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;      }</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    }</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    <span class="comment">// Otherwise, find the chain and continue climbing.</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = N-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#abc5c2f1d47a517373030133c6a102106">getNumOperands</a>(); i != e; ++i)</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;      <span class="keywordflow">if</span> (N-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(i).<a class="code" href="../../dc/d08/classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>() == MVT::Other) {</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;        N = N-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(i).<a class="code" href="../../dc/d08/classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>();</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;        <span class="keywordflow">goto</span> found_chain_operand;</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;      }</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  found_chain_operand:;</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    <span class="keywordflow">if</span> (N-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>() == <a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a926013f6dca240eca95aca66c8d3e74b">ISD::EntryToken</a>)</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  }</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SDNode_html_af0d328f3f61168f4ea7d6e4044af4f97"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">llvm::SDNode::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00401">SelectionDAGNodes.h:401</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_abc5c2f1d47a517373030133c6a102106"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html#abc5c2f1d47a517373030133c6a102106">llvm::SDNode::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00586">SelectionDAGNodes.h:586</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a836c27481205f56e708fe0c15538d5ff"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">llvm::SDNode::getOperand</a></div><div class="ttdeci">const SDValue &amp; getOperand(unsigned Num) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00592">SelectionDAGNodes.h:592</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a03fe3281573d3aea69ae33de8c3bb4b6"><div class="ttname"><a href="../../de/d06/classllvm_1_1TargetInstrInfo.html#a03fe3281573d3aea69ae33de8c3bb4b6">llvm::TargetInstrInfo::getCallFrameSetupOpcode</a></div><div class="ttdeci">int getCallFrameSetupOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetInstrInfo_8h_source.html#l00106">TargetInstrInfo.h:106</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a926013f6dca240eca95aca66c8d3e74b"><div class="ttname"><a href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a926013f6dca240eca95aca66c8d3e74b">llvm::ISD::EntryToken</a></div><div class="ttdoc">EntryToken - This is the marker used to indicate the start of a region. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/da2/ISDOpcodes_8h_source.html#l00045">ISDOpcodes.h:45</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="../../d5/d6a/HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d6a/HexagonCopyToCombine_8cpp_source.html#l00114">HexagonCopyToCombine.cpp:114</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a3fad042e27ba626acf5366c845b352d3"><div class="ttname"><a href="../../dc/d08/classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">llvm::SDValue::getNode</a></div><div class="ttdeci">SDNode * getNode() const </div><div class="ttdoc">get the SDNode which holds the desired result </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00130">SelectionDAGNodes.h:130</a></div></div>
<div class="ttc" id="ScheduleDAGRRList_8cpp_html_a1bf4053dbca77629ac65f4039a774fae"><div class="ttname"><a href="../../dd/d58/ScheduleDAGRRList_8cpp.html#a1bf4053dbca77629ac65f4039a774fae">IsChainDependent</a></div><div class="ttdeci">static bool IsChainDependent(SDNode *Outer, SDNode *Inner, unsigned NestLevel, const TargetInstrInfo *TII)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l00408">ScheduleDAGRRList.cpp:408</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8"><div class="ttname"><a href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8">llvm::ISD::TokenFactor</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/da2/ISDOpcodes_8h_source.html#l00050">ISDOpcodes.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00338">SelectionDAGNodes.h:338</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="../../d0/d86/regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a7d2ad4aa4277eb4e1138ff9791c8fbb7"><div class="ttname"><a href="../../dc/d08/classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">llvm::SDValue::getValueType</a></div><div class="ttdeci">EVT getValueType() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00883">SelectionDAGNodes.h:883</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a1057d0ad3ec077901aff0251d1c0811b"><div class="ttname"><a href="../../de/d06/classllvm_1_1TargetInstrInfo.html#a1057d0ad3ec077901aff0251d1c0811b">llvm::TargetInstrInfo::getCallFrameDestroyOpcode</a></div><div class="ttdeci">int getCallFrameDestroyOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetInstrInfo_8h_source.html#l00107">TargetInstrInfo.h:107</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a7ef138746b04be6d07091b9ba49d74da"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html#a7ef138746b04be6d07091b9ba49d74da">llvm::SDNode::isMachineOpcode</a></div><div class="ttdeci">bool isMachineOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00416">SelectionDAGNodes.h:416</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_afe3745334feafa68985dee7caa1a254f"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">llvm::SDNode::getMachineOpcode</a></div><div class="ttdeci">unsigned getMachineOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00421">SelectionDAGNodes.h:421</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa405be8f26bc0ffcd089589d15327400"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isOperandOf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l00927">927</a> of file <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;                                                    {</div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *SUNode = SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ac899d0c77f6c945c60c451a69456ae1b">getNode</a>(); SUNode;</div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;       SUNode = SUNode-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#ad2b86f3b725cc7b42da4e87e41bcf86f">getGluedNode</a>()) {</div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;    <span class="keywordflow">if</span> (SUNode-&gt;isOperandOf(N))</div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  }</div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SDNode_html_ad2b86f3b725cc7b42da4e87e41bcf86f"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html#ad2b86f3b725cc7b42da4e87e41bcf86f">llvm::SDNode::getGluedNode</a></div><div class="ttdeci">SDNode * getGluedNode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00609">SelectionDAGNodes.h:609</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ac899d0c77f6c945c60c451a69456ae1b"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#ac899d0c77f6c945c60c451a69456ae1b">llvm::SUnit::getNode</a></div><div class="ttdeci">SDNode * getNode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00382">ScheduleDAG.h:382</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00338">SelectionDAGNodes.h:338</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a420129a3b8db368bc6768ddb7293255d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void resetVRegCycle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html#l02289">2289</a> of file <a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;                                      {</div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;  <span class="keywordflow">if</span> (!SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ad11870c750d0016478df39175d3088a1">isVRegCycle</a>)</div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;</div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a52b60ed5d8a25d285a41b00544b4047c">SUnit::const_pred_iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.begin(),E = SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.end();</div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;       <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isCtrl()) <span class="keywordflow">continue</span>;  <span class="comment">// ignore chain preds</span></div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;    <a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *PredSU = <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getSUnit();</div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;    <span class="keywordflow">if</span> (PredSU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ad11870c750d0016478df39175d3088a1">isVRegCycle</a>) {</div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;      <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(PredSU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ac899d0c77f6c945c60c451a69456ae1b">getNode</a>()-&gt;<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>() == <a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">ISD::CopyFromReg</a> &amp;&amp;</div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;             <span class="stringliteral">&quot;VRegCycle def must be CopyFromReg&quot;</span>);</div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;      <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getSUnit()-&gt;isVRegCycle = 0;</div>
<div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;    }</div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;  }</div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SDNode_html_af0d328f3f61168f4ea7d6e4044af4f97"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">llvm::SDNode::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00401">SelectionDAGNodes.h:401</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ae2b43854b542de66eec6475adc48f56c"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">llvm::SUnit::Preds</a></div><div class="ttdeci">SmallVector&lt; SDep, 4 &gt; Preds</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00269">ScheduleDAG.h:269</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a52b60ed5d8a25d285a41b00544b4047c"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a52b60ed5d8a25d285a41b00544b4047c">llvm::SUnit::const_pred_iterator</a></div><div class="ttdeci">SmallVectorImpl&lt; SDep &gt;::const_iterator const_pred_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00274">ScheduleDAG.h:274</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ac899d0c77f6c945c60c451a69456ae1b"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#ac899d0c77f6c945c60c451a69456ae1b">llvm::SUnit::getNode</a></div><div class="ttdeci">SDNode * getNode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00382">ScheduleDAG.h:382</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ad11870c750d0016478df39175d3088a1"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#ad11870c750d0016478df39175d3088a1">llvm::SUnit::isVRegCycle</a></div><div class="ttdeci">bool isVRegCycle</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00287">ScheduleDAG.h:287</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6"><div class="ttname"><a href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">llvm::ISD::CopyFromReg</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/da2/ISDOpcodes_8h_source.html#l00156">ISDOpcodes.h:156</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">SUnit - Scheduling unit. This is a node in the scheduling DAG. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00255">ScheduleDAG.h:255</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa87be6582ac4eb720bef4f470b961fa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumBacktracks&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of times scheduler backtracked&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a94495d11764770cad6f4aee2dc4d5ff2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumUnfolds&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of nodes unfolded&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a44f1fe729677cf1e43d92b5be08aabb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumDups&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of duplicated nodes&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7650464deed5bf68b5f07faac00a780a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumPRCopies&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of physical register copies&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="a6b893be58b99aa6a21d18351761159f0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;unsigned&gt; AvgIPC(&quot;sched-avg-ipc&quot;, cl::Hidden, cl::init(1), <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Average inst/cycle whan no target itinerary exists.&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa0d79047118f41e38751305ccce2b928"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/dd2/classllvm_1_1RegisterScheduler.html">RegisterScheduler</a> burrListDAGScheduler(&quot;list-burr&quot;,&quot;Bottom-up register reduction list scheduling&quot;, createBURRListDAGScheduler)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3710fd8a30c5e1ac35c80af278dd1677"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; Disable2AddrHack(&quot;disable-2addr-hack&quot;, cl::Hidden, cl::init(true), cl::desc(&quot;Disable scheduler's two-address hack&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af309d3baca21a07e883cb8e6daa1fccc"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; DisableSchedCriticalPath(&quot;disable-sched-critical-path&quot;, cl::Hidden, cl::init(<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>), <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable critical path priority in sched=list-ilp&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aba9f86f38dcf5ed3a21d4d0574c468eb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; DisableSchedCycles(&quot;disable-sched-cycles&quot;, cl::Hidden, cl::init(<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>), <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable cycle-level precision during preRA scheduling&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5d782823a03fa1138d9f5b427721c868"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; DisableSchedHeight(&quot;disable-sched-height&quot;, cl::Hidden, cl::init(<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>), <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable scheduled-height priority in sched=list-ilp&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a03c324c0df33f17173f929db182c106f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; DisableSchedLiveUses(&quot;disable-sched-live-uses&quot;, cl::Hidden, cl::init(<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>), <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable live use priority in sched=list-ilp&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af49b96c6cca1c8f1378366ab5c4e2efb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; DisableSchedPhysRegJoin(&quot;disable-sched-physreg-join&quot;, cl::Hidden, cl::init(<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>), <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable physreg def-use affinity&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e3abf3dd5834c82a26255b17ff13aa4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; DisableSchedRegPressure(&quot;disable-sched-reg-pressure&quot;, cl::Hidden, cl::init(<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>), <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable regpressure priority in sched=list-ilp&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="add5a6e8aa23b184657052b6b1747cb22"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; DisableSchedStalls(&quot;disable-sched-stalls&quot;, cl::Hidden, cl::init(<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>), <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable no-stall priority in sched=list-ilp&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad459318e5f05feb310655a5a52ddcf07"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; DisableSchedVRegCycle(&quot;disable-sched-vrcycle&quot;, cl::Hidden, cl::init(<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>), <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable virtual register cycle interference checks&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a12de4541484874827ac7bbe4c4ef2f31"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/dd2/classllvm_1_1RegisterScheduler.html">RegisterScheduler</a> hybridListDAGScheduler(&quot;list-hybrid&quot;,&quot;Bottom-up register pressure aware list scheduling &quot;&quot;which tries to balance latency and register pressure&quot;, createHybridListDAGScheduler)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac7bc435596a05626cb965a74b49ee0b8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/dd2/classllvm_1_1RegisterScheduler.html">RegisterScheduler</a> ILPListDAGScheduler(&quot;list-ilp&quot;,&quot;Bottom-up register pressure aware list scheduling &quot;&quot;which tries to balance ILP and register pressure&quot;, createILPListDAGScheduler)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3b70fc7083c7c1b618e5ead164f0a579"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;int&gt; MaxReorderWindow(&quot;max-sched-reorder&quot;, cl::Hidden, cl::init(6), <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Number of <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a> to allow ahead of the critical path &quot;&quot;in sched=list-ilp&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab095f9317d3e38ae6d2850d421827bef"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/dd2/classllvm_1_1RegisterScheduler.html">RegisterScheduler</a> sourceListDAGScheduler(&quot;source&quot;,&quot;Similar to list-burr but schedules in source &quot;&quot;order when possible&quot;, createSourceListDAGScheduler)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_211fb134ce6a4c3329568c5b3817f0ae.html">llvm</a></li><li class="navelem"><a class="el" href="../../dir_68ef2609279916640dd02c22eb347286.html">lib</a></li><li class="navelem"><a class="el" href="../../dir_06f60f07f4cf4ff2ccf75b14642ffc3e.html">CodeGen</a></li><li class="navelem"><a class="el" href="../../dir_ee516441bd2a4dab21c9ab79c813688c.html">SelectionDAG</a></li><li class="navelem"><a class="el" href="../../dd/d58/ScheduleDAGRRList_8cpp.html">ScheduleDAGRRList.cpp</a></li>
    <li class="footer">Generated on Thu Oct 8 2015 11:45:32 for legup-4.0 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
