		pram start
		// << PRAM prolog
		// Load 4-B 0x000000003FF00078
		memread    0x003FF00078    0x000006C0; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0007C
		memread    0x003FF0007C    0x00000200; // UC: DATA, STORE
		// << PRAM data
		// CR2_ADDR (64)
		// Load 4-B 0x000000003FF00080
		memread    0x003FF00080    0x08F07000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00084
		memread    0x003FF00084    0xFFFFF980; // UC: DATA, STORE
		// IA32_LSTAR_ADDR (64)
		// Load 4-B 0x000000003FF00088
		memread    0x003FF00088    0x02E86BC0; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0008C
		memread    0x003FF0008C    0xFFFFF800; // UC: DATA, STORE
		// SYSEXIT_CSDESC_32_ADDR (64)
		// Load 4-B 0x000000003FF00090
		memread    0x003FF00090    0x0000FFFF; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00094
		memread    0x003FF00094    0x00CFFB00; // UC: DATA, STORE
		// SYSEXIT_CSDESC_64_ADDR (64)
		// Load 4-B 0x000000003FF00098
		memread    0x003FF00098    0x0000FFFF; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0009C
		memread    0x003FF0009C    0x00AFFB00; // UC: DATA, STORE
		// SYSENTER_CS_ADDR (64)
		// Load 4-B 0x000000003FF000A0
		memread    0x003FF000A0    0x00000000; // UC: DATA, STORE
		// LA_DESC0_ADDR (64)
		// LA_DESC1_ADDR (64)
		// Load 4-B 0x000000003FF000A4
		memread    0x003FF000A4    0x00007EFF; // UC: DATA, STORE
		// FSR0_ADDR (64)
		// Load 4-B 0x000000003FF000A8
		memread    0x003FF000A8    0x01030000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF000AC
		memread    0x003FF000AC    0x00000000; // UC: DATA, STORE
		// ES_PRAM_ADDR (64)
		// CS_PRAM_ADDR (64)
		// Load 4-B 0x000000003FF000B0
		memread    0x003FF000B0    0x0010002B; // UC: DATA, STORE
		// SS_PRAM_ADDR (64)
		// DS_PRAM_ADDR (64)
		// Load 4-B 0x000000003FF000B4
		memread    0x003FF000B4    0x002B0018; // UC: DATA, STORE
		// FS_PRAM_ADDR (64)
		// GS_PRAM_ADDR (64)
		// Load 4-B 0x000000003FF000B8
		memread    0x003FF000B8    0x002B0053; // UC: DATA, STORE
		// TR_PRAM_ADDR (64)
		// LDT_PRAM_ADDR (64)
		// Load 4-B 0x000000003FF000BC
		memread    0x003FF000BC    0x00000040; // UC: DATA, STORE
		// ALT_BOOT_ADDR_ADDR (64)
		// Load 4-B 0x000000003FF000C0
		memread    0x003FF000C0    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF000C4
		memread    0x003FF000C4    0x00000000; // UC: DATA, STORE
		// CR3_ADDR (64)
		// Load 4-B 0x000000003FF000C8
		memread    0x003FF000C8    0x00187000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF000CC
		memread    0x003FF000CC    0x00000000; // UC: DATA, STORE
		// LOCAL_CONTEXT_ENT0_ADDR (64)
		// Load 4-B 0x000000003FF000D0
		memread    0x003FF000D0    0x00187000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF000D4
		memread    0x003FF000D4    0x40000000; // UC: DATA, STORE
		// LOCAL_CONTEXT_ENT1_ADDR (64)
		// Load 4-B 0x000000003FF000D8
		memread    0x003FF000D8    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF000DC
		memread    0x003FF000DC    0x00010000; // UC: DATA, STORE
		// LOCAL_CONTEXT_ENT2_ADDR (64)
		// Load 4-B 0x000000003FF000E0
		memread    0x003FF000E0    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF000E4
		memread    0x003FF000E4    0x00020000; // UC: DATA, STORE
		// LOCAL_CONTEXT_ENT3_ADDR (64)
		// Load 4-B 0x000000003FF000E8
		memread    0x003FF000E8    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF000EC
		memread    0x003FF000EC    0x00030000; // UC: DATA, STORE
		// DR7_ADDR (64)
		// Load 4-B 0x000000003FF000F0
		memread    0x003FF000F0    0x00000400; // UC: DATA, STORE
		// Load 4-B 0x000000003FF000F4
		memread    0x003FF000F4    0x00000000; // UC: DATA, STORE
		// FCR4_ADDR (64)
		// Load 4-B 0x000000003FF000F8
		memread    0x003FF000F8    0x00000474; // UC: DATA, STORE
		// Load 4-B 0x000000003FF000FC
		memread    0x003FF000FC    0x000006FE; // UC: DATA, STORE
		// FCR5_ADDR (64)
		// Load 4-B 0x000000003FF00100
		memread    0x003FF00100    0x00000001; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00104
		memread    0x003FF00104    0xCFEF8000; // UC: DATA, STORE
		// FCR0_ADDR (64)
		// Load 4-B 0x000000003FF00108
		memread    0x003FF00108    0xBFCBFBFF; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0010C
		memread    0x003FF0010C    0x77FA63EB; // UC: DATA, STORE
		// FCR1_ADDR (64)
		// Load 4-B 0x000000003FF00110
		memread    0x003FF00110    0x2C100800; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00114
		memread    0x003FF00114    0x00000121; // UC: DATA, STORE
		// FCR46_ADDR (64)
		// Load 4-B 0x000000003FF00118
		memread    0x003FF00118    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0011C
		memread    0x003FF0011C    0x00000000; // UC: DATA, STORE
		// FCR2_ADDR (64)
		// Load 4-B 0x000000003FF00120
		memread    0x003FF00120    0x00003DFC; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00124
		memread    0x003FF00124    0x00000000; // UC: DATA, STORE
		// TPM_CTRL_ADDR (64)
		// Load 4-B 0x000000003FF00128
		memread    0x003FF00128    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0012C
		memread    0x003FF0012C    0x01000006; // UC: DATA, STORE
		// PWR_CTRL_LO_ADDR (64)
		// Load 4-B 0x000000003FF00130
		memread    0x003FF00130    0x00090820; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00134
		memread    0x003FF00134    0x169B060A; // UC: DATA, STORE
		// MFG_ID_ADDR (64)
		// Load 4-B 0x000000003FF00138
		memread    0x003FF00138    0x240EC6F2; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0013C
		memread    0x003FF0013C    0xB4180C59; // UC: DATA, STORE
		// PSN_LO_ADDR (64)
		// Load 4-B 0x000000003FF00140
		memread    0x003FF00140    0xA02FE6BA; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00144
		memread    0x003FF00144    0x0E5C1901; // UC: DATA, STORE
		// PSN_HI_ADDR (64)
		// Load 4-B 0x000000003FF00148
		memread    0x003FF00148    0xC4295CCD; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0014C
		memread    0x003FF0014C    0xF22655C2; // UC: DATA, STORE
		// MSR_PASSWD_LO_ADDR (64)
		// Load 4-B 0x000000003FF00150
		memread    0x003FF00150    0x73AC1757; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00154
		memread    0x003FF00154    0x3675828B; // UC: DATA, STORE
		// PATCHX_ID_ADDR (64)
		// Load 4-B 0x000000003FF00158
		memread    0x003FF00158    0x00005005; // UC: DATA, STORE
		// HIGHEST_PATCHRAM_USED_ADDR (64)
		// Load 4-B 0x000000003FF0015C
		memread    0x003FF0015C    0x0000FFFF; // UC: DATA, STORE
		// TR0_ADDR (64)
		// Load 4-B 0x000000003FF00160
		memread    0x003FF00160    0x00000005; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00164
		memread    0x003FF00164    0x00000000; // UC: DATA, STORE
		// GLOBAL_CONTEXT_EPTP_ENT0_ADDR (64)
		// Load 4-B 0x000000003FF00168
		memread    0x003FF00168    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0016C
		memread    0x003FF0016C    0x00000000; // UC: DATA, STORE
		// GLOBAL_CONTEXT_EPTP_ENT1_ADDR (64)
		// Load 4-B 0x000000003FF00170
		memread    0x003FF00170    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00174
		memread    0x003FF00174    0x40000000; // UC: DATA, STORE
		// GLOBAL_CONTEXT_EPTP_ENT2_ADDR (64)
		// Load 4-B 0x000000003FF00178
		memread    0x003FF00178    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0017C
		memread    0x003FF0017C    0x80000000; // UC: DATA, STORE
		// GLOBAL_CONTEXT_EPTP_ENT3_ADDR (64)
		// Load 4-B 0x000000003FF00180
		memread    0x003FF00180    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00184
		memread    0x003FF00184    0xC0000000; // UC: DATA, STORE
		// HARDWARE_CR3_ADDR (64)
		// Load 4-B 0x000000003FF00188
		memread    0x003FF00188    0x00187000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0018C
		memread    0x003FF0018C    0x00000000; // UC: DATA, STORE
		// VPID_ADDR (64)
		// GLOBAL_CONTEXT_VPID_ENT0_ADDR (64)
		// Load 4-B 0x000000003FF00190
		memread    0x003FF00190    0x00000000; // UC: DATA, STORE
		// GLOBAL_CONTEXT_VPID_ENT1_ADDR (64)
		// GLOBAL_CONTEXT_VPID_ENT2_ADDR (64)
		// Load 4-B 0x000000003FF00194
		memread    0x003FF00194    0x00000000; // UC: DATA, STORE
		// GLOBAL_CONTEXT_VPID_ENT3_ADDR (64)
		// Load 4-B 0x000000003FF00198
		memread    0x003FF00198    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0019C
		memread    0x003FF0019C    0x00000000; // UC: DATA, STORE
		// FCR17_ADDR (64)
		// Load 4-B 0x000000003FF001A0
		memread    0x003FF001A0    0x000C25AB; // UC: DATA, STORE
		// Load 4-B 0x000000003FF001A4
		memread    0x003FF001A4    0x00000007; // UC: DATA, STORE
		// KERNEL_GS_BASE_ADDR (64)
		// Load 4-B 0x000000003FF001A8
		memread    0x003FF001A8    0xFFFAC000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF001AC
		memread    0x003FF001AC    0x000007FF; // UC: DATA, STORE
		// SYSENTER_ESP_ADDR (64)
		// Load 4-B 0x000000003FF001B0
		memread    0x003FF001B0    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF001B4
		memread    0x003FF001B4    0x00000000; // UC: DATA, STORE
		// IA32_STAR_ADDR (64)
		// Load 4-B 0x000000003FF001B8
		memread    0x003FF001B8    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF001BC
		memread    0x003FF001BC    0x00230010; // UC: DATA, STORE
		// IA32_CSTAR_ADDR (64)
		// Load 4-B 0x000000003FF001C0
		memread    0x003FF001C0    0x02E86900; // UC: DATA, STORE
		// Load 4-B 0x000000003FF001C4
		memread    0x003FF001C4    0xFFFFF800; // UC: DATA, STORE
		// IA32_BIOS_SIG_ADDR (64)
		// Load 4-B 0x000000003FF001C8
		memread    0x003FF001C8    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF001CC
		memread    0x003FF001CC    0x00005005; // UC: DATA, STORE
		// VMX_BASIC_ADDR (64)
		// Load 4-B 0x000000003FF001D0
		memread    0x003FF001D0    0x00000007; // UC: DATA, STORE
		// Load 4-B 0x000000003FF001D4
		memread    0x003FF001D4    0x00D80400; // UC: DATA, STORE
		// VMX_PINBASED_CTLS_ADDR (64)
		// Load 4-B 0x000000003FF001D8
		memread    0x003FF001D8    0x00000016; // UC: DATA, STORE
		// Load 4-B 0x000000003FF001DC
		memread    0x003FF001DC    0x0000003F; // UC: DATA, STORE
		// VMX_PROCBASED_CTLS_ADDR (64)
		// Load 4-B 0x000000003FF001E0
		memread    0x003FF001E0    0x0401E172; // UC: DATA, STORE
		// Load 4-B 0x000000003FF001E4
		memread    0x003FF001E4    0xFFF9FFFE; // UC: DATA, STORE
		// VMX_PROCBASED_CTLS2_ADDR (64)
		// Load 4-B 0x000000003FF001E8
		memread    0x003FF001E8    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF001EC
		memread    0x003FF001EC    0x00001CFE; // UC: DATA, STORE
		// VMX_EXIT_CTLS_ADDR (64)
		// Load 4-B 0x000000003FF001F0
		memread    0x003FF001F0    0x00036DFF; // UC: DATA, STORE
		// Load 4-B 0x000000003FF001F4
		memread    0x003FF001F4    0x003FFFFF; // UC: DATA, STORE
		// VMX_ENTRY_CTLS_ADDR (64)
		// Load 4-B 0x000000003FF001F8
		memread    0x003FF001F8    0x000011FF; // UC: DATA, STORE
		// Load 4-B 0x000000003FF001FC
		memread    0x003FF001FC    0x0000FFFF; // UC: DATA, STORE
		// VMX_EPT_VPID_CAP_ADDR (64)
		// Load 4-B 0x000000003FF00200
		memread    0x003FF00200    0x06134141; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00204
		memread    0x003FF00204    0x00000F01; // UC: DATA, STORE
		// VMX_TRUE_PINBASED_CTLS_ADDR (64)
		// Load 4-B 0x000000003FF00208
		memread    0x003FF00208    0x00000016; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0020C
		memread    0x003FF0020C    0x0000003F; // UC: DATA, STORE
		// VMX_TRUE_PROCBASED_CTLS_ADDR (64)
		// Load 4-B 0x000000003FF00210
		memread    0x003FF00210    0x04006172; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00214
		memread    0x003FF00214    0xFFF9FFFE; // UC: DATA, STORE
		// VMX_TRUE_EXIT_CTLS_ADDR (64)
		// Load 4-B 0x000000003FF00218
		memread    0x003FF00218    0x00036DFB; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0021C
		memread    0x003FF0021C    0x003FFFFF; // UC: DATA, STORE
		// VMX_TRUE_ENTRY_CTLS_ADDR (64)
		// Load 4-B 0x000000003FF00220
		memread    0x003FF00220    0x000011FB; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00224
		memread    0x003FF00224    0x0000FFFF; // UC: DATA, STORE
		// VMX_MISC_ADDR (64)
		// Load 4-B 0x000000003FF00228
		memread    0x003FF00228    0x000401E0; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0022C
		memread    0x003FF0022C    0x00000000; // UC: DATA, STORE
		// VMX_CR0_FIXED0_ADDR (64)
		// Load 4-B 0x000000003FF00230
		memread    0x003FF00230    0x80000021; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00234
		memread    0x003FF00234    0x00000000; // UC: DATA, STORE
		// VMX_CR0_FIXED1_ADDR (64)
		// Load 4-B 0x000000003FF00238
		memread    0x003FF00238    0xFFFFFFFF; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0023C
		memread    0x003FF0023C    0x00000000; // UC: DATA, STORE
		// VMX_CR4_FIXED0_ADDR (64)
		// Load 4-B 0x000000003FF00240
		memread    0x003FF00240    0x00002000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00244
		memread    0x003FF00244    0x00000000; // UC: DATA, STORE
		// VMX_CR4_FIXED1_ADDR (64)
		// Load 4-B 0x000000003FF00248
		memread    0x003FF00248    0x003727FF; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0024C
		memread    0x003FF0024C    0x00000000; // UC: DATA, STORE
		// VMX_VMCS_ENUM_ADDR (64)
		// Load 4-B 0x000000003FF00250
		memread    0x003FF00250    0x0000002A; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00254
		memread    0x003FF00254    0x00000000; // UC: DATA, STORE
		// FCR6_ADDR (64)
		// Load 4-B 0x000000003FF00258
		memread    0x003FF00258    0x68532020; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0025C
		memread    0x003FF0025C    0x68676E61; // UC: DATA, STORE
		// FCR8_ADDR (64)
		// Load 4-B 0x000000003FF00260
		memread    0x003FF00260    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00264
		memread    0x003FF00264    0x00000000; // UC: DATA, STORE
		// FCR9_ADDR (64)
		// Load 4-B 0x000000003FF00268
		memread    0x003FF00268    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0026C
		memread    0x003FF0026C    0x00000000; // UC: DATA, STORE
		// FCR10_ADDR (64)
		// Load 4-B 0x000000003FF00270
		memread    0x003FF00270    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00274
		memread    0x003FF00274    0x00000000; // UC: DATA, STORE
		// FCR11_ADDR (64)
		// Load 4-B 0x000000003FF00278
		memread    0x003FF00278    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0027C
		memread    0x003FF0027C    0x00000000; // UC: DATA, STORE
		// FCR12_ADDR (64)
		// Load 4-B 0x000000003FF00280
		memread    0x003FF00280    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00284
		memread    0x003FF00284    0x00000000; // UC: DATA, STORE
		// FCR13_ADDR (64)
		// Load 4-B 0x000000003FF00288
		memread    0x003FF00288    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0028C
		memread    0x003FF0028C    0x00000000; // UC: DATA, STORE
		// TURBO_MODE_CONFIG_2_ADDR (64)
		// Load 4-B 0x000000003FF00290
		memread    0x003FF00290    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00294
		memread    0x003FF00294    0x00000000; // UC: DATA, STORE
		// PAD67_ADDR (64)
		// Load 4-B 0x000000003FF00298
		memread    0x003FF00298    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0029C
		memread    0x003FF0029C    0x00000000; // UC: DATA, STORE
		// FCR7_ADDR (64)
		// Load 4-B 0x000000003FF002A0
		memread    0x003FF002A0    0x20206961; // UC: DATA, STORE
		// Load 4-B 0x000000003FF002A4
		memread    0x003FF002A4    0x00000000; // UC: DATA, STORE
		// PERF_GLOBAL_CTRL_ADDR (64)
		// Load 4-B 0x000000003FF002A8
		memread    0x003FF002A8    0xFFFFFFFF; // UC: DATA, STORE
		// Load 4-B 0x000000003FF002AC
		memread    0x003FF002AC    0xFFFFFFFF; // UC: DATA, STORE
		// TR2_ADDR (64)
		// Load 4-B 0x000000003FF002B0
		memread    0x003FF002B0    0x77FBF2AC; // UC: DATA, STORE
		// Load 4-B 0x000000003FF002B4
		memread    0x003FF002B4    0x01000005; // UC: DATA, STORE
		// TR3_ADDR (64)
		// Load 4-B 0x000000003FF002B8
		memread    0x003FF002B8    0x000BB249; // UC: DATA, STORE
		// Load 4-B 0x000000003FF002BC
		memread    0x003FF002BC    0x000B0003; // UC: DATA, STORE
		// TR4_ADDR (64)
		// Load 4-B 0x000000003FF002C0
		memread    0x003FF002C0    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF002C4
		memread    0x003FF002C4    0x00000000; // UC: DATA, STORE
		// TR5_ADDR (64)
		// Load 4-B 0x000000003FF002C8
		memread    0x003FF002C8    0x40000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF002CC
		memread    0x003FF002CC    0x00000000; // UC: DATA, STORE
		// TR6_ADDR (64)
		// Load 4-B 0x000000003FF002D0
		memread    0x003FF002D0    0x00002180; // UC: DATA, STORE
		// Load 4-B 0x000000003FF002D4
		memread    0x003FF002D4    0x00000800; // UC: DATA, STORE
		// TR7_ADDR (64)
		// Load 4-B 0x000000003FF002D8
		memread    0x003FF002D8    0xFFFC0000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF002DC
		memread    0x003FF002DC    0xFFFFFFFF; // UC: DATA, STORE
		// TR1_ADDR (64)
		// Load 4-B 0x000000003FF002E0
		memread    0x003FF002E0    0x9003FFDE; // UC: DATA, STORE
		// Load 4-B 0x000000003FF002E4
		memread    0x003FF002E4    0x00000000; // UC: DATA, STORE
		// DS_AREA_ADDR (64)
		// Load 4-B 0x000000003FF002E8
		memread    0x003FF002E8    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF002EC
		memread    0x003FF002EC    0x00000000; // UC: DATA, STORE
		// FCR0_FUSES_ADDR (64)
		// Load 4-B 0x000000003FF002F0
		memread    0x003FF002F0    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF002F4
		memread    0x003FF002F4    0x00000000; // UC: DATA, STORE
		// FCR1_FUSES_ADDR (64)
		// Load 4-B 0x000000003FF002F8
		memread    0x003FF002F8    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF002FC
		memread    0x003FF002FC    0x00000000; // UC: DATA, STORE
		// FCR3_RESET_ADDR (64)
		// Load 4-B 0x000000003FF00300
		memread    0x003FF00300    0x00000018; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00304
		memread    0x003FF00304    0x00000000; // UC: DATA, STORE
		// SYSEXIT_SSDESC_ADDR (64)
		// Load 4-B 0x000000003FF00308
		memread    0x003FF00308    0x0000FFFF; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0030C
		memread    0x003FF0030C    0x00CFF300; // UC: DATA, STORE
		// VMXON_PTR_ADDR (64)
		// Load 4-B 0x000000003FF00310
		memread    0x003FF00310    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00314
		memread    0x003FF00314    0x00000000; // UC: DATA, STORE
		// CURRENT_VMCS_DESC_ADDR (64)
		// Load 4-B 0x000000003FF00318
		memread    0x003FF00318    0x0000FFFF; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0031C
		memread    0x003FF0031C    0x00008B00; // UC: DATA, STORE
		// VMX_IIR_SAVE_ADDR (64)
		// Load 4-B 0x000000003FF00320
		memread    0x003FF00320    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00324
		memread    0x003FF00324    0x00000000; // UC: DATA, STORE
		// VMX_EXCEPTION_CS_DESC_ADDR (64)
		// Load 4-B 0x000000003FF00328
		memread    0x003FF00328    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0032C
		memread    0x003FF0032C    0x00000000; // UC: DATA, STORE
		// CR4_ALLOWED_MASK_ADDR (64)
		// Load 4-B 0x000000003FF00330
		memread    0x003FF00330    0x003767FF; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00334
		memread    0x003FF00334    0x00000000; // UC: DATA, STORE
		// FCR0_ALLOWED_MASK_ADDR (64)
		// Load 4-B 0x000000003FF00338
		memread    0x003FF00338    0xFFFFFFFF; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0033C
		memread    0x003FF0033C    0xFFFFFFFF; // UC: DATA, STORE
		// FCR1_ALLOWED_MASK_ADDR (64)
		// Load 4-B 0x000000003FF00340
		memread    0x003FF00340    0x2E100800; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00344
		memread    0x003FF00344    0x00000121; // UC: DATA, STORE
		// IO_RSTRT_ECX_ADDR (64)
		// Load 4-B 0x000000003FF00348
		memread    0x003FF00348    0x00000800; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0034C
		memread    0x003FF0034C    0x00000000; // UC: DATA, STORE
		// IO_RSTRT_ESI_ADDR (64)
		// Load 4-B 0x000000003FF00350
		memread    0x003FF00350    0x00000002; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00354
		memread    0x003FF00354    0x00000000; // UC: DATA, STORE
		// IO_RSTRT_EDI_ADDR (64)
		// Load 4-B 0x000000003FF00358
		memread    0x003FF00358    0x00000001; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0035C
		memread    0x003FF0035C    0x00000000; // UC: DATA, STORE
		// IO_RSTRT_EIP_ADDR (64)
		// Load 4-B 0x000000003FF00360
		memread    0x003FF00360    0x03DF4755; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00364
		memread    0x003FF00364    0xFFFFF880; // UC: DATA, STORE
		// IO_RSTRT_MEM_ADDR (64)
		// Load 4-B 0x000000003FF00368
		memread    0x003FF00368    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0036C
		memread    0x003FF0036C    0x00000000; // UC: DATA, STORE
		// FCR82_ADDR (64)
		// Load 4-B 0x000000003FF00370
		memread    0x003FF00370    0x00000040; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00374
		memread    0x003FF00374    0x10004000; // UC: DATA, STORE
		// POWER_CTL_ADDR (64)
		// Load 4-B 0x000000003FF00378
		memread    0x003FF00378    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0037C
		memread    0x003FF0037C    0x00000000; // UC: DATA, STORE
		// SMM_TRANSFER_PTR_ADDR (64)
		// Load 4-B 0x000000003FF00380
		memread    0x003FF00380    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00384
		memread    0x003FF00384    0x00000000; // UC: DATA, STORE
		// VMX_EXCEPTION_SS_DESC_ADDR (64)
		// Load 4-B 0x000000003FF00388
		memread    0x003FF00388    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0038C
		memread    0x003FF0038C    0x00000000; // UC: DATA, STORE
		// TR18_ADDR (64)
		// Load 4-B 0x000000003FF00390
		memread    0x003FF00390    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00394
		memread    0x003FF00394    0x00000000; // UC: DATA, STORE
		// SP_CTRL0_ADDR (64)
		// Load 4-B 0x000000003FF00398
		memread    0x003FF00398    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0039C
		memread    0x003FF0039C    0x00000000; // UC: DATA, STORE
		// SP_CTRL1_ADDR (64)
		// Load 4-B 0x000000003FF003A0
		memread    0x003FF003A0    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF003A4
		memread    0x003FF003A4    0x00000000; // UC: DATA, STORE
		// TR14_ADDR (64)
		// Load 4-B 0x000000003FF003A8
		memread    0x003FF003A8    0xFFFFFFFF; // UC: DATA, STORE
		// Load 4-B 0x000000003FF003AC
		memread    0x003FF003AC    0xFFFFFFFF; // UC: DATA, STORE
		// PROC_NAME_BANK_0_ADDR (64)
		// Load 4-B 0x000000003FF003B0
		memread    0x003FF003B0    0x20202020; // UC: DATA, STORE
		// Load 4-B 0x000000003FF003B4
		memread    0x003FF003B4    0x20202020; // UC: DATA, STORE
		// PROC_NAME_BANK_1_ADDR (64)
		// Load 4-B 0x000000003FF003B8
		memread    0x003FF003B8    0x20202020; // UC: DATA, STORE
		// Load 4-B 0x000000003FF003BC
		memread    0x003FF003BC    0x20202020; // UC: DATA, STORE
		// PROC_NAME_BANK_2_ADDR (64)
		// Load 4-B 0x000000003FF003C0
		memread    0x003FF003C0    0x20202020; // UC: DATA, STORE
		// Load 4-B 0x000000003FF003C4
		memread    0x003FF003C4    0x43202020; // UC: DATA, STORE
		// PROC_NAME_BANK_3_ADDR (64)
		// Load 4-B 0x000000003FF003C8
		memread    0x003FF003C8    0x6175512D; // UC: DATA, STORE
		// Load 4-B 0x000000003FF003CC
		memread    0x003FF003CC    0x726F4364; // UC: DATA, STORE
		// PROC_NAME_BANK_4_ADDR (64)
		// Load 4-B 0x000000003FF003D0
		memread    0x003FF003D0    0x43204D65; // UC: DATA, STORE
		// Load 4-B 0x000000003FF003D4
		memread    0x003FF003D4    0x30303634; // UC: DATA, STORE
		// PROC_NAME_BANK_5_ADDR (64)
		// Load 4-B 0x000000003FF003D8
		memread    0x003FF003D8    0x302E3240; // UC: DATA, STORE
		// Load 4-B 0x000000003FF003DC
		memread    0x003FF003DC    0x007A4847; // UC: DATA, STORE
		// SP_CTRL2_ADDR (64)
		// Load 4-B 0x000000003FF003E0
		memread    0x003FF003E0    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF003E4
		memread    0x003FF003E4    0x00000000; // UC: DATA, STORE
		// FCR35_ADDR (64)
		// Load 4-B 0x000000003FF003E8
		memread    0x003FF003E8    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF003EC
		memread    0x003FF003EC    0x00000000; // UC: DATA, STORE
		// TURBO_MODE_CONFIG_1_ADDR (64)
		// Load 4-B 0x000000003FF003F0
		memread    0x003FF003F0    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF003F4
		memread    0x003FF003F4    0x00000000; // UC: DATA, STORE
		// TR_EVENT_CAUSE_ADDR (64)
		// Load 4-B 0x000000003FF003F8
		memread    0x003FF003F8    0x80000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF003FC
		memread    0x003FF003FC    0x00000000; // UC: DATA, STORE
		// LAST_PAUSE_TIME_ADDR (64)
		// Load 4-B 0x000000003FF00400
		memread    0x003FF00400    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00404
		memread    0x003FF00404    0x00000000; // UC: DATA, STORE
		// FIRST_PAUSE_TIME_ADDR (64)
		// Load 4-B 0x000000003FF00408
		memread    0x003FF00408    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0040C
		memread    0x003FF0040C    0x00000000; // UC: DATA, STORE
		// RESTART_IP_SAVE_ADDR (64)
		// Load 4-B 0x000000003FF00410
		memread    0x003FF00410    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00414
		memread    0x003FF00414    0x00000000; // UC: DATA, STORE
		// PWR_CTRL_HI_ADDR (64)
		// Load 4-B 0x000000003FF00418
		memread    0x003FF00418    0x3E9D2E9C; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0041C
		memread    0x003FF0041C    0x00003E9D; // UC: DATA, STORE
		// DYNAMIC_PWR_CTRL_ADDR (64)
		// Load 4-B 0x000000003FF00420
		memread    0x003FF00420    0x00010042; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00424
		memread    0x003FF00424    0x00020001; // UC: DATA, STORE
		// IDT_EFLAGS_TO_SAVE_SHADOW_ADDR (64)
		// Load 4-B 0x000000003FF00428
		memread    0x003FF00428    0x00000287; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0042C
		memread    0x003FF0042C    0x00000000; // UC: DATA, STORE
		// MSR_IA32_TSC_ADJUST_ADDR (64)
		// Load 4-B 0x000000003FF00430
		memread    0x003FF00430    0xE7ECC16E; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00434
		memread    0x003FF00434    0xFFFFFFE6; // UC: DATA, STORE
		// PRNG_CNTRL_ADDR (64)
		// Load 4-B 0x000000003FF00438
		memread    0x003FF00438    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0043C
		memread    0x003FF0043C    0x00000000; // UC: DATA, STORE
		// PRNG_DATA0_ADDR (64)
		// Load 4-B 0x000000003FF00440
		memread    0x003FF00440    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00444
		memread    0x003FF00444    0x00000000; // UC: DATA, STORE
		// PRNG_DATA1_ADDR (64)
		// Load 4-B 0x000000003FF00448
		memread    0x003FF00448    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0044C
		memread    0x003FF0044C    0x00000000; // UC: DATA, STORE
		// PRNG_SEED_ADDR (64)
		// Load 4-B 0x000000003FF00450
		memread    0x003FF00450    0x240EC6F2; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00454
		memread    0x003FF00454    0xB4180C59; // UC: DATA, STORE
		// PRNG_SEED_DETERMINED_ADDR (64)
		// Load 4-B 0x000000003FF00458
		memread    0x003FF00458    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0045C
		memread    0x003FF0045C    0x00000000; // UC: DATA, STORE
		// PRNG_KEY1_ADDR (64)
		// Load 4-B 0x000000003FF00460
		memread    0x003FF00460    0x240EC6F2; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00464
		memread    0x003FF00464    0xB4180C59; // UC: DATA, STORE
		// PRNG_KEY2_ADDR (64)
		// Load 4-B 0x000000003FF00468
		memread    0x003FF00468    0x240EC6F2; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0046C
		memread    0x003FF0046C    0xB4180C59; // UC: DATA, STORE
		// SAVED_UEXCEPT_ADDR (64)
		// Load 4-B 0x000000003FF00470
		memread    0x003FF00470    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00474
		memread    0x003FF00474    0x00000000; // UC: DATA, STORE
		// PATCH_OVERLAY_START_ADDR (64)
		// Load 4-B 0x000000003FF00478
		memread    0x003FF00478    0xF8400384; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0047C
		memread    0x003FF0047C    0x000000C8; // UC: DATA, STORE
		// MSR_CORE_SCRATCH_BIOS_ADDR (64)
		// Load 4-B 0x000000003FF00480
		memread    0x003FF00480    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00484
		memread    0x003FF00484    0x00000000; // UC: DATA, STORE
		// MSR_CORE_SCRATCH_0_ADDR (64)
		// Load 4-B 0x000000003FF00488
		memread    0x003FF00488    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0048C
		memread    0x003FF0048C    0x00000000; // UC: DATA, STORE
		// OLD_XCR_ADDR (64)
		// Load 4-B 0x000000003FF00490
		memread    0x003FF00490    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00494
		memread    0x003FF00494    0x00000000; // UC: DATA, STORE
		// DR7_SAVE_ADDR (64)
		// Load 4-B 0x000000003FF00498
		memread    0x003FF00498    0x00000000; // UC: DATA, STORE
		// MSR_IO_BASE_P_ADDR (64)
		// Load 4-B 0x000000003FF0049C
		memread    0x003FF0049C    0x00000814; // UC: DATA, STORE
		// MSR_IO_CAPT_P_ADDR (64)
		// Load 4-B 0x000000003FF004A0
		memread    0x003FF004A0    0x00030814; // UC: DATA, STORE
		// FSR1_ADDR (64)
		// Load 4-B 0x000000003FF004A4
		memread    0x003FF004A4    0xF8400380; // UC: DATA, STORE
		// IA32_FMASK_ADDR (64)
		// Load 4-B 0x000000003FF004A8
		memread    0x003FF004A8    0x00004700; // UC: DATA, STORE
		// IA32_SMM_MONITOR_CTL_ADDR (64)
		// Load 4-B 0x000000003FF004AC
		memread    0x003FF004AC    0x00000000; // UC: DATA, STORE
		// VMX_JCR_SAVE_ADDR (64)
		// Load 4-B 0x000000003FF004B0
		memread    0x003FF004B0    0x00615D00; // UC: DATA, STORE
		// VMX_EFLAGS_SAVE_ADDR (64)
		// Load 4-B 0x000000003FF004B4
		memread    0x003FF004B4    0x00000000; // UC: DATA, STORE
		// VMX_INTERRUPTION_INFO_ADDR (64)
		// Load 4-B 0x000000003FF004B8
		memread    0x003FF004B8    0x000000B4; // UC: DATA, STORE
		// IO_RSTRT_STATE_ADDR (64)
		// Load 4-B 0x000000003FF004BC
		memread    0x003FF004BC    0xF0120014; // UC: DATA, STORE
		// SMM_XMR_ADDR (64)
		// Load 4-B 0x000000003FF004C0
		memread    0x003FF004C0    0x00000003; // UC: DATA, STORE
		// CST_CONTROL_ADDR (64)
		// Load 4-B 0x000000003FF004C4
		memread    0x003FF004C4    0x01000401; // UC: DATA, STORE
		// TR8_ADDR (64)
		// Load 4-B 0x000000003FF004C8
		memread    0x003FF004C8    0x00000000; // UC: DATA, STORE
		// CURRENT_VMCS_DESC_EXT_ADDR (64)
		// Load 4-B 0x000000003FF004CC
		memread    0x003FF004CC    0x00000000; // UC: DATA, STORE
		// TURBO_MODE_HCR3_SAVE_ADDR (64)
		// Load 4-B 0x000000003FF004D0
		memread    0x003FF004D0    0x2A750090; // UC: DATA, STORE
		// SMI_CNT_ADDR (64)
		// Load 4-B 0x000000003FF004D4
		memread    0x003FF004D4    0x00000560; // UC: DATA, STORE
		// INTR_CNT_ADDR (64)
		// Load 4-B 0x000000003FF004D8
		memread    0x003FF004D8    0x005E1B8E; // UC: DATA, STORE
		// NMI_CNT_ADDR (64)
		// Load 4-B 0x000000003FF004DC
		memread    0x003FF004DC    0x00000000; // UC: DATA, STORE
		// A20_CNT_ADDR (64)
		// Load 4-B 0x000000003FF004E0
		memread    0x003FF004E0    0x00000000; // UC: DATA, STORE
		// MC_CNT_ADDR (64)
		// Load 4-B 0x000000003FF004E4
		memread    0x003FF004E4    0x00000000; // UC: DATA, STORE
		// SKIP_MSRGP_CNT_ADDR (64)
		// Load 4-B 0x000000003FF004E8
		memread    0x003FF004E8    0x00000004; // UC: DATA, STORE
		// TRACER_DEADLOCK_RESTART_CNT_ADDR (64)
		// Load 4-B 0x000000003FF004EC
		memread    0x003FF004EC    0x00000000; // UC: DATA, STORE
		// WBINVD_DEADLOCK_RESTART_CNT_ADDR (64)
		// Load 4-B 0x000000003FF004F0
		memread    0x003FF004F0    0x00000000; // UC: DATA, STORE
		// MWAIT_DEADLOCK_BLOWOFF_CNT_ADDR (64)
		// Load 4-B 0x000000003FF004F4
		memread    0x003FF004F4    0x00000000; // UC: DATA, STORE
		// PATCH_DEADLOCK_BLOWOFF_CNT_ADDR (64)
		// Load 4-B 0x000000003FF004F8
		memread    0x003FF004F8    0x00000000; // UC: DATA, STORE
		// LAST_SYNC_CODE_ADDR (64)
		// Load 4-B 0x000000003FF004FC
		memread    0x003FF004FC    0x00800411; // UC: DATA, STORE
		// TR9_ADDR (64)
		// Load 4-B 0x000000003FF00500
		memread    0x003FF00500    0x00000000; // UC: DATA, STORE
		// AUX_TSC_ADDR (64)
		// Load 4-B 0x000000003FF00504
		memread    0x003FF00504    0x00000000; // UC: DATA, STORE
		// EFER_ALLOWED_MASK_ADDR (64)
		// Load 4-B 0x000000003FF00508
		memread    0x003FF00508    0x00002D01; // UC: DATA, STORE
		// PWR_ACTION_ADDR (64)
		// Load 4-B 0x000000003FF0050C
		memread    0x003FF0050C    0x00000000; // UC: DATA, STORE
		// LAST_INTR_IPR_ADDR (64)
		// Load 4-B 0x000000003FF00510
		memread    0x003FF00510    0x00009000; // UC: DATA, STORE
		// MWAIT_EF_SAVE_ADDR (64)
		// Load 4-B 0x000000003FF00514
		memread    0x003FF00514    0x00000000; // UC: DATA, STORE
		// HCR2_PRAM_ADDR (64)
		// Load 4-B 0x000000003FF00518
		memread    0x003FF00518    0x0000C800; // UC: DATA, STORE
		// HCR7_PRAM_ADDR (64)
		// Load 4-B 0x000000003FF0051C
		memread    0x003FF0051C    0x00000000; // UC: DATA, STORE
		// LAST_SLEEP_CODE_ADDR (64)
		// Load 4-B 0x000000003FF00520
		memread    0x003FF00520    0x00000000; // UC: DATA, STORE
		// PERF_STATUS_UP_ADDR (64)
		// Load 4-B 0x000000003FF00524
		memread    0x003FF00524    0x00000000; // UC: DATA, STORE
		// IA32_FEATURE_CONTROL_ADDR (64)
		// IA32_MONITOR_FILTER_SIZE_ADDR (64)
		// Load 4-B 0x000000003FF00528
		memread    0x003FF00528    0x00400005; // UC: DATA, STORE
		// SMI_CR4_SAVE_ADDR (64)
		// SMI_MTF_SAVE_ADDR (64)
		// Load 4-B 0x000000003FF0052C
		memread    0x003FF0052C    0x000006F8; // UC: DATA, STORE
		// PERF_CTRL0_ADDR (64)
		// PERF_CTRL1_ADDR (64)
		// Load 4-B 0x000000003FF00530
		memread    0x003FF00530    0x00000000; // UC: DATA, STORE
		// PERF_CTRL2_ADDR (64)
		// ROM_VERSION_INSTALLED_ADDR (64)
		// Load 4-B 0x000000003FF00534
		memread    0x003FF00534    0x00000000; // UC: DATA, STORE
		// REAL_PSRUP_MAX_ADDR (64)
		// AES_VALID_ADDR (64)
		// Load 4-B 0x000000003FF00538
		memread    0x003FF00538    0x00000C63; // UC: DATA, STORE
		// PRAM_OVERLAY_BASE_ADDR (64)
		// XCR0_ADDR (64)
		// MCG_STATUS_ADDR (64)
		// Load 4-B 0x000000003FF0053C
		memread    0x003FF0053C    0x00010000; // UC: DATA, STORE
		// VMX_CPL_SAVE_ADDR (64)
		// MAX_RATIO_ADDR (64)
		// PADDR_SIZE_ADDR (64)
		// FSB_FREQ_ADDR (64)
		// Load 4-B 0x000000003FF00540
		memread    0x003FF00540    0x04240C00; // UC: DATA, STORE
		// FUSE_ECC_RESULT_ADDR (64)
		// TR1_SUB_FIELD_ADDR (64)
		// NAP_VID_OFFSET_ADDR (64)
		// COMPOSITE_CST_ADDR (64)
		// Load 4-B 0x000000003FF00544
		memread    0x003FF00544    0x00000000; // UC: DATA, STORE
		// ORIG_VRM_RCVRY_DEL_ADDR (64)
		// TR_SWINT_VECTOR_ADDR (64)
		// UC_WAKEUP_DELAY_ADDR (64)
		// VDD_DEAD_FLG_ADDR (64)
		// Load 4-B 0x000000003FF00548
		memread    0x003FF00548    0x0014B400; // UC: DATA, STORE
		// PHYS_CORE_ID_ADDR (64)
		// VIRT_CORE_ID_ADDR (64)
		// VIRT_NUM_CORES_ADDR (64)
		// GLOBAL_CONTEXT_ADDR (64)
		// Load 4-B 0x000000003FF0054C
		memread    0x003FF0054C    0x00040000; // UC: DATA, STORE
		// IA32_ENERGY_PERF_BIAS_ADDR (64)
		// NUM_IO_TRANSLATE_DESC_ADDR (64)
		// PATCH_OVERLAY_INSTALLED_ADDR (64)
		// PATCH_STATE_ADDR (64)
		// Load 4-B 0x000000003FF00550
		memread    0x003FF00550    0x02000000; // UC: DATA, STORE
		// FUSE_CTRLS_ADDR (64)
		// REPAIR_REBLOW_CTR_ADDR (64)
		// Load 4-B 0x000000003FF00554
		memread    0x003FF00554    0x003C0000; // UC: DATA, STORE
		// MTRR_PHYSBASE0_ADDR (64)
		// Load 4-B 0x000000003FF00558
		memread    0x003FF00558    0x00000006; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0055C
		memread    0x003FF0055C    0x00000000; // UC: DATA, STORE
		// MTRR_PHYSMASK0_ADDR (64)
		// Load 4-B 0x000000003FF00560
		memread    0x003FF00560    0x80000800; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00564
		memread    0x003FF00564    0x0000000F; // UC: DATA, STORE
		// MTRR_PHYSBASE1_ADDR (64)
		// Load 4-B 0x000000003FF00568
		memread    0x003FF00568    0x80000006; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0056C
		memread    0x003FF0056C    0x00000000; // UC: DATA, STORE
		// MTRR_PHYSMASK1_ADDR (64)
		// Load 4-B 0x000000003FF00570
		memread    0x003FF00570    0xC0000800; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00574
		memread    0x003FF00574    0x0000000F; // UC: DATA, STORE
		// MTRR_PHYSBASE2_ADDR (64)
		// Load 4-B 0x000000003FF00578
		memread    0x003FF00578    0xC0000006; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0057C
		memread    0x003FF0057C    0x00000000; // UC: DATA, STORE
		// MTRR_PHYSMASK2_ADDR (64)
		// Load 4-B 0x000000003FF00580
		memread    0x003FF00580    0xF0000800; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00584
		memread    0x003FF00584    0x0000000F; // UC: DATA, STORE
		// MTRR_PHYSBASE3_ADDR (64)
		// Load 4-B 0x000000003FF00588
		memread    0x003FF00588    0x40000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0058C
		memread    0x003FF0058C    0x00000000; // UC: DATA, STORE
		// MTRR_PHYSMASK3_ADDR (64)
		// Load 4-B 0x000000003FF00590
		memread    0x003FF00590    0xF0000800; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00594
		memread    0x003FF00594    0x0000000F; // UC: DATA, STORE
		// MTRR_PHYSBASE4_ADDR (64)
		// Load 4-B 0x000000003FF00598
		memread    0x003FF00598    0x00000006; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0059C
		memread    0x003FF0059C    0x00000001; // UC: DATA, STORE
		// MTRR_PHYSMASK4_ADDR (64)
		// Load 4-B 0x000000003FF005A0
		memread    0x003FF005A0    0xE0000800; // UC: DATA, STORE
		// Load 4-B 0x000000003FF005A4
		memread    0x003FF005A4    0x0000000F; // UC: DATA, STORE
		// MTRR_PHYSBASE5_ADDR (64)
		// Load 4-B 0x000000003FF005A8
		memread    0x003FF005A8    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF005AC
		memread    0x003FF005AC    0x00000000; // UC: DATA, STORE
		// MTRR_PHYSMASK5_ADDR (64)
		// Load 4-B 0x000000003FF005B0
		memread    0x003FF005B0    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF005B4
		memread    0x003FF005B4    0x00000000; // UC: DATA, STORE
		// MTRR_PHYSBASE6_ADDR (64)
		// Load 4-B 0x000000003FF005B8
		memread    0x003FF005B8    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF005BC
		memread    0x003FF005BC    0x00000000; // UC: DATA, STORE
		// MTRR_PHYSMASK6_ADDR (64)
		// Load 4-B 0x000000003FF005C0
		memread    0x003FF005C0    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF005C4
		memread    0x003FF005C4    0x00000000; // UC: DATA, STORE
		// MTRR_PHYSBASE7_ADDR (64)
		// Load 4-B 0x000000003FF005C8
		memread    0x003FF005C8    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF005CC
		memread    0x003FF005CC    0x00000000; // UC: DATA, STORE
		// MTRR_PHYSMASK7_ADDR (64)
		// Load 4-B 0x000000003FF005D0
		memread    0x003FF005D0    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF005D4
		memread    0x003FF005D4    0x00000000; // UC: DATA, STORE
		// MTRR_FIX64K_00000_ADDR (64)
		// Load 4-B 0x000000003FF005D8
		memread    0x003FF005D8    0x06060606; // UC: DATA, STORE
		// Load 4-B 0x000000003FF005DC
		memread    0x003FF005DC    0x06060606; // UC: DATA, STORE
		// MTRR_FIX16K_80000_ADDR (64)
		// Load 4-B 0x000000003FF005E0
		memread    0x003FF005E0    0x06060606; // UC: DATA, STORE
		// Load 4-B 0x000000003FF005E4
		memread    0x003FF005E4    0x06060606; // UC: DATA, STORE
		// MTRR_FIX16K_A0000_ADDR (64)
		// Load 4-B 0x000000003FF005E8
		memread    0x003FF005E8    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF005EC
		memread    0x003FF005EC    0x00000000; // UC: DATA, STORE
		// MTRR_FIX4K_C0000_ADDR (64)
		// Load 4-B 0x000000003FF005F0
		memread    0x003FF005F0    0x05050505; // UC: DATA, STORE
		// Load 4-B 0x000000003FF005F4
		memread    0x003FF005F4    0x05050505; // UC: DATA, STORE
		// MTRR_FIX4K_C8000_ADDR (64)
		// Load 4-B 0x000000003FF005F8
		memread    0x003FF005F8    0x05050505; // UC: DATA, STORE
		// Load 4-B 0x000000003FF005FC
		memread    0x003FF005FC    0x05050505; // UC: DATA, STORE
		// MTRR_FIX4K_D0000_ADDR (64)
		// Load 4-B 0x000000003FF00600
		memread    0x003FF00600    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00604
		memread    0x003FF00604    0x00000000; // UC: DATA, STORE
		// MTRR_FIX4K_D8000_ADDR (64)
		// Load 4-B 0x000000003FF00608
		memread    0x003FF00608    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0060C
		memread    0x003FF0060C    0x00000000; // UC: DATA, STORE
		// MTRR_FIX4K_E0000_ADDR (64)
		// Load 4-B 0x000000003FF00610
		memread    0x003FF00610    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00614
		memread    0x003FF00614    0x00000000; // UC: DATA, STORE
		// MTRR_FIX4K_E8000_ADDR (64)
		// Load 4-B 0x000000003FF00618
		memread    0x003FF00618    0x05050505; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0061C
		memread    0x003FF0061C    0x05050505; // UC: DATA, STORE
		// MTRR_FIX4K_F0000_ADDR (64)
		// Load 4-B 0x000000003FF00620
		memread    0x003FF00620    0x05050505; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00624
		memread    0x003FF00624    0x05050505; // UC: DATA, STORE
		// MTRR_FIX4K_F8000_ADDR (64)
		// Load 4-B 0x000000003FF00628
		memread    0x003FF00628    0x05050505; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0062C
		memread    0x003FF0062C    0x05050505; // UC: DATA, STORE
		// MTRR_DEF_TYPE_ADDR (64)
		// Load 4-B 0x000000003FF00630
		memread    0x003FF00630    0x00000C00; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00634
		memread    0x003FF00634    0x00000000; // UC: DATA, STORE
		// SMRR_BASE_ADDR (64)
		// Load 4-B 0x000000003FF00638
		memread    0x003FF00638    0xCFF00004; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0063C
		memread    0x003FF0063C    0x00000000; // UC: DATA, STORE
		// SMRR_MASK_ADDR (64)
		// Load 4-B 0x000000003FF00640
		memread    0x003FF00640    0xFFF00800; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00644
		memread    0x003FF00644    0xFFFFFFFF; // UC: DATA, STORE
		// MTRR_DEF_TYPE_SHADOW_ADDR (64)
		// Load 4-B 0x000000003FF00648
		memread    0x003FF00648    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0064C
		memread    0x003FF0064C    0x00000000; // UC: DATA, STORE
		// PDPT0_ADDR (64)
		// Load 4-B 0x000000003FF00650
		memread    0x003FF00650    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00654
		memread    0x003FF00654    0x00000000; // UC: DATA, STORE
		// PDPT1_ADDR (64)
		// Load 4-B 0x000000003FF00658
		memread    0x003FF00658    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0065C
		memread    0x003FF0065C    0x00000000; // UC: DATA, STORE
		// PDPT2_ADDR (64)
		// Load 4-B 0x000000003FF00660
		memread    0x003FF00660    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00664
		memread    0x003FF00664    0x00000000; // UC: DATA, STORE
		// PDPT3_ADDR (64)
		// Load 4-B 0x000000003FF00668
		memread    0x003FF00668    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0066C
		memread    0x003FF0066C    0x00000000; // UC: DATA, STORE
		// DR0_ADDR (64)
		// Load 4-B 0x000000003FF00670
		memread    0x003FF00670    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00674
		memread    0x003FF00674    0x00000000; // UC: DATA, STORE
		// DR1_ADDR (64)
		// Load 4-B 0x000000003FF00678
		memread    0x003FF00678    0x74E2650C; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0067C
		memread    0x003FF0067C    0x00000000; // UC: DATA, STORE
		// DR2_ADDR (64)
		// Load 4-B 0x000000003FF00680
		memread    0x003FF00680    0x77BFFEF0; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00684
		memread    0x003FF00684    0x00000000; // UC: DATA, STORE
		// DR3_ADDR (64)
		// Load 4-B 0x000000003FF00688
		memread    0x003FF00688    0x77702A30; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0068C
		memread    0x003FF0068C    0x00000000; // UC: DATA, STORE
		// PAT_ADDR (64)
		// Load 4-B 0x000000003FF00690
		memread    0x003FF00690    0x00070106; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00694
		memread    0x003FF00694    0x00070106; // UC: DATA, STORE
		// HARDWARE_EPTP_ADDR (64)
		// Load 4-B 0x000000003FF00698
		memread    0x003FF00698    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0069C
		memread    0x003FF0069C    0x00000000; // UC: DATA, STORE
		// ACFLAGS_ADDR (64)
		// Load 4-B 0x000000003FF006A0
		memread    0x003FF006A0    0x00000001; // UC: DATA, STORE
		// Load 4-B 0x000000003FF006A4
		memread    0x003FF006A4    0x00000064; // UC: DATA, STORE
		// GETSEC_PARAM_1_MASK_ADDR (64)
		// Load 4-B 0x000000003FF006A8
		memread    0x003FF006A8    0x00000000; // UC: DATA, STORE
		// GETSEC_PARAM_1_VERSION_ADDR (64)
		// Load 4-B 0x000000003FF006AC
		memread    0x003FF006AC    0x00000000; // UC: DATA, STORE
		// GETSEC_PARAM_2_SIZE_ADDR (64)
		// Load 4-B 0x000000003FF006B0
		memread    0x003FF006B0    0x00000800; // UC: DATA, STORE
		// GETSEC_PARAM_3_ADDR (64)
		// GETSEC_PARAM_4_ADDR (64)
		// GETSEC_PARAM_5_ADDR (64)
		// Load 4-B 0x000000003FF006B4
		memread    0x003FF006B4    0x00010003; // UC: DATA, STORE
		// SPI_PREFIX_OPCODE_MENU_ADDR (64)
		// SPI_OPCODE_TYPE_ADDR (64)
		// Load 4-B 0x000000003FF006B8
		memread    0x003FF006B8    0x0000FEF0; // UC: DATA, STORE
		// SPI_BASE_ADDR (64)
		// Load 4-B 0x000000003FF006BC
		memread    0x003FF006BC    0x00010000; // UC: DATA, STORE
		// SPI_OPCODE_MENU_ADDR (64)
		// Load 4-B 0x000000003FF006C0
		memread    0x003FF006C0    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF006C4
		memread    0x003FF006C4    0x00000000; // UC: DATA, STORE
		// CORE_C2_RESIDENCY_ADDR (64)
		// Load 4-B 0x000000003FF006C8
		memread    0x003FF006C8    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF006CC
		memread    0x003FF006CC    0x00000000; // UC: DATA, STORE
		// CORE_C3_RESIDENCY_ADDR (64)
		// Load 4-B 0x000000003FF006D0
		memread    0x003FF006D0    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF006D4
		memread    0x003FF006D4    0x00000000; // UC: DATA, STORE
		// CORE_C4_RESIDENCY_ADDR (64)
		// Load 4-B 0x000000003FF006D8
		memread    0x003FF006D8    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF006DC
		memread    0x003FF006DC    0x00000000; // UC: DATA, STORE
		// CORE_C5_RESIDENCY_ADDR (64)
		// Load 4-B 0x000000003FF006E0
		memread    0x003FF006E0    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF006E4
		memread    0x003FF006E4    0x00000000; // UC: DATA, STORE
		// CORE_C6_RESIDENCY_ADDR (64)
		// Load 4-B 0x000000003FF006E8
		memread    0x003FF006E8    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF006EC
		memread    0x003FF006EC    0x00000000; // UC: DATA, STORE
		// TEMP_DEBUG_SAVE0_ADDR (64)
		// Load 4-B 0x000000003FF006F0
		memread    0x003FF006F0    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF006F4
		memread    0x003FF006F4    0x00000000; // UC: DATA, STORE
		// IO_TRANSLATE_DESC0_ADDR (64)
		// Load 4-B 0x000000003FF006F8
		memread    0x003FF006F8    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF006FC
		memread    0x003FF006FC    0x00000000; // UC: DATA, STORE
		// IO_TRANSLATE_DESC1_ADDR (64)
		// Load 4-B 0x000000003FF00700
		memread    0x003FF00700    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00704
		memread    0x003FF00704    0x00000000; // UC: DATA, STORE
		// IO_TRANSLATE_DESC2_ADDR (64)
		// Load 4-B 0x000000003FF00708
		memread    0x003FF00708    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0070C
		memread    0x003FF0070C    0x00000000; // UC: DATA, STORE
		// IO_TRANSLATE_DESC3_ADDR (64)
		// Load 4-B 0x000000003FF00710
		memread    0x003FF00710    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00714
		memread    0x003FF00714    0x00000000; // UC: DATA, STORE
		// IO_TRANSLATE_DESC4_ADDR (64)
		// Load 4-B 0x000000003FF00718
		memread    0x003FF00718    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0071C
		memread    0x003FF0071C    0x00000000; // UC: DATA, STORE
		// IO_TRANSLATE_DESC5_ADDR (64)
		// Load 4-B 0x000000003FF00720
		memread    0x003FF00720    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00724
		memread    0x003FF00724    0x00000000; // UC: DATA, STORE
		// IO_TRANSLATE_DESC6_ADDR (64)
		// Load 4-B 0x000000003FF00728
		memread    0x003FF00728    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0072C
		memread    0x003FF0072C    0x00000000; // UC: DATA, STORE
		// IO_TRANSLATE_DESC7_ADDR (64)
		// Load 4-B 0x000000003FF00730
		memread    0x003FF00730    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF00734
		memread    0x003FF00734    0x00000000; // UC: DATA, STORE
		// LA_DESC2_ADDR (64)
		// LA_DESC3_ADDR (64)
		// Load 4-B 0x000000003FF00738
		memread    0x003FF00738    0x00000000; // UC: DATA, STORE
		// Load 4-B 0x000000003FF0073C
		memread    0x003FF0073C    0x00000000; // UC: DATA, STORE
		pram end
		core start
		// << CORE prolog
		// Load 4-B 0x000000003FF00740
		memread    0x003FF00740    0x00000528; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00744
		memread    0x003FF00744    0x00000040; // WB: DATA, STORE
		// << CORE data
		// UCODE_FLGS
		// Load 4-B 0x000000003FF00748
		memread    0x003FF00748    0x00001805; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0074C
		memread    0x003FF0074C    0x00000000; // WB: DATA, STORE
		// g10
		// Load 4-B 0x000000003FF00750
		memread    0x003FF00750    0x00000049; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00754
		memread    0x003FF00754    0x00000000; // WB: DATA, STORE
		// g15
		// Load 4-B 0x000000003FF00758
		memread    0x003FF00758    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0075C
		memread    0x003FF0075C    0x00000000; // WB: DATA, STORE
		// GSTATE
		// Load 4-B 0x000000003FF00760
		memread    0x003FF00760    0x80000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00764
		memread    0x003FF00764    0x00000000; // WB: DATA, STORE
		// LSTATE
		// Load 4-B 0x000000003FF00768
		memread    0x003FF00768    0x00002000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0076C
		memread    0x003FF0076C    0x00000000; // WB: DATA, STORE
		// TSTATE
		// Load 4-B 0x000000003FF00770
		memread    0x003FF00770    0x9003FFDE; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00774
		memread    0x003FF00774    0x00000000; // WB: DATA, STORE
		// UEXCEPT_STATE
		// Load 4-B 0x000000003FF00778
		memread    0x003FF00778    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0077C
		memread    0x003FF0077C    0x00000000; // WB: DATA, STORE
		// SHADOW_RSP
		// Load 4-B 0x000000003FF00780
		memread    0x003FF00780    0x40000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00784
		memread    0x003FF00784    0x00000000; // WB: DATA, STORE
		// RAX
		// Load 4-B 0x000000003FF00788
		memread    0x003FF00788    0x3B8248A1; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0078C
		memread    0x003FF0078C    0x00000000; // WB: DATA, STORE
		// RCX
		// Load 4-B 0x000000003FF00790
		memread    0x003FF00790    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00794
		memread    0x003FF00794    0x00000000; // WB: DATA, STORE
		// RDX
		// Load 4-B 0x000000003FF00798
		memread    0x003FF00798    0x00000046; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0079C
		memread    0x003FF0079C    0x00000000; // WB: DATA, STORE
		// RBX
		// Load 4-B 0x000000003FF007A0
		memread    0x003FF007A0    0x00000014; // WB: DATA, STORE
		// Load 4-B 0x000000003FF007A4
		memread    0x003FF007A4    0x00000000; // WB: DATA, STORE
		// RSP
		// Load 4-B 0x000000003FF007A8
		memread    0x003FF007A8    0x03598600; // WB: DATA, STORE
		// Load 4-B 0x000000003FF007AC
		memread    0x003FF007AC    0xFFFFF880; // WB: DATA, STORE
		// RBP
		// Load 4-B 0x000000003FF007B0
		memread    0x003FF007B0    0x03598CD0; // WB: DATA, STORE
		// Load 4-B 0x000000003FF007B4
		memread    0x003FF007B4    0xFFFFF880; // WB: DATA, STORE
		// RSI
		// Load 4-B 0x000000003FF007B8
		memread    0x003FF007B8    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF007BC
		memread    0x003FF007BC    0x00000000; // WB: DATA, STORE
		// RDI
		// Load 4-B 0x000000003FF007C0
		memread    0x003FF007C0    0x00000014; // WB: DATA, STORE
		// Load 4-B 0x000000003FF007C4
		memread    0x003FF007C4    0x00000000; // WB: DATA, STORE
		// R8
		// Load 4-B 0x000000003FF007C8
		memread    0x003FF007C8    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF007CC
		memread    0x003FF007CC    0x00000000; // WB: DATA, STORE
		// R9
		// Load 4-B 0x000000003FF007D0
		memread    0x003FF007D0    0x3B82478C; // WB: DATA, STORE
		// Load 4-B 0x000000003FF007D4
		memread    0x003FF007D4    0x00000000; // WB: DATA, STORE
		// R10
		// Load 4-B 0x000000003FF007D8
		memread    0x003FF007D8    0x03017588; // WB: DATA, STORE
		// Load 4-B 0x000000003FF007DC
		memread    0x003FF007DC    0xFFFFF800; // WB: DATA, STORE
		// R11
		// Load 4-B 0x000000003FF007E0
		memread    0x003FF007E0    0x03598BC8; // WB: DATA, STORE
		// Load 4-B 0x000000003FF007E4
		memread    0x003FF007E4    0xFFFFF880; // WB: DATA, STORE
		// R12
		// Load 4-B 0x000000003FF007E8
		memread    0x003FF007E8    0x00000001; // WB: DATA, STORE
		// Load 4-B 0x000000003FF007EC
		memread    0x003FF007EC    0x00000000; // WB: DATA, STORE
		// R13
		// Load 4-B 0x000000003FF007F0
		memread    0x003FF007F0    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF007F4
		memread    0x003FF007F4    0x00000000; // WB: DATA, STORE
		// R14
		// Load 4-B 0x000000003FF007F8
		memread    0x003FF007F8    0x00000001; // WB: DATA, STORE
		// Load 4-B 0x000000003FF007FC
		memread    0x003FF007FC    0x00000000; // WB: DATA, STORE
		// R15
		// Load 4-B 0x000000003FF00800
		memread    0x003FF00800    0x00000001; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00804
		memread    0x003FF00804    0x00000000; // WB: DATA, STORE
		// ESdesc
		// Load 4-B 0x000000003FF00808
		memread    0x003FF00808    0x0000FFFF; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0080C
		memread    0x003FF0080C    0x00CFF300; // WB: DATA, STORE
		// CSdesc
		// Load 4-B 0x000000003FF00810
		memread    0x003FF00810    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00814
		memread    0x003FF00814    0x00209B00; // WB: DATA, STORE
		// SSdesc
		// Load 4-B 0x000000003FF00818
		memread    0x003FF00818    0x0000FFFF; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0081C
		memread    0x003FF0081C    0x00CF9300; // WB: DATA, STORE
		// DSdesc
		// Load 4-B 0x000000003FF00820
		memread    0x003FF00820    0x0000FFFF; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00824
		memread    0x003FF00824    0x00CFF300; // WB: DATA, STORE
		// FSdesc
		// Load 4-B 0x000000003FF00828
		memread    0x003FF00828    0xE0003C00; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0082C
		memread    0x003FF0082C    0xFF40F3FA; // WB: DATA, STORE
		// GSdesc
		// Load 4-B 0x000000003FF00830
		memread    0x003FF00830    0x2D00FFFF; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00834
		memread    0x003FF00834    0x03CFF300; // WB: DATA, STORE
		// TSSdesc
		// Load 4-B 0x000000003FF00838
		memread    0x003FF00838    0x90800067; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0083C
		memread    0x003FF0083C    0x04008B3E; // WB: DATA, STORE
		// GDTdesc
		// Load 4-B 0x000000003FF00840
		memread    0x003FF00840    0x8000007F; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00844
		memread    0x003FF00844    0x0400823E; // WB: DATA, STORE
		// IDTdesc
		// Load 4-B 0x000000003FF00848
		memread    0x003FF00848    0x80800FFF; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0084C
		memread    0x003FF0084C    0x0400823E; // WB: DATA, STORE
		// LDTdesc
		// Load 4-B 0x000000003FF00850
		memread    0x003FF00850    0x0000FFFF; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00854
		memread    0x003FF00854    0x00CF0000; // WB: DATA, STORE
		// VMCSdesc
		// Load 4-B 0x000000003FF00858
		memread    0x003FF00858    0x0000FFFF; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0085C
		memread    0x003FF0085C    0x00008B00; // WB: DATA, STORE
		// FSdesc_ext
		// Load 4-B 0x000000003FF00860
		memread    0x003FF00860    0x00000000; // WB: DATA, STORE
		// GSdesc_ext
		// Load 4-B 0x000000003FF00864
		memread    0x003FF00864    0xFFFFF800; // WB: DATA, STORE
		// TSSdesc_ext
		// Load 4-B 0x000000003FF00868
		memread    0x003FF00868    0xFFFFF800; // WB: DATA, STORE
		// GDTdesc_ext
		// Load 4-B 0x000000003FF0086C
		memread    0x003FF0086C    0xFFFFF800; // WB: DATA, STORE
		// LDTdesc_ext
		// Load 4-B 0x000000003FF00870
		memread    0x003FF00870    0x00000000; // WB: DATA, STORE
		// VMCSdesc_ext
		// Load 4-B 0x000000003FF00874
		memread    0x003FF00874    0x00000000; // WB: DATA, STORE
		// IDTdesc_ext
		// Load 4-B 0x000000003FF00878
		memread    0x003FF00878    0xFFFFF800; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0087C
		memread    0x003FF0087C    0x00000000; // WB: DATA, STORE
		// FP_SW
		// Load 2-B 0x000000003FF00880
		memread    0x003FF00880    0x3800; // WB: DATA, STORE
		// FP_CW
		// Load 2-B 0x000000003FF00882
		memread    0x003FF00882    0x027F; // WB: DATA, STORE
		// FPTAG
		// Load 2-B 0x000000003FF00884
		memread    0x003FF00884    0x0080; // WB: DATA, STORE
		// MXCSR
		// Load 2-B 0x000000003FF00886
		memread    0x003FF00886    0x1F80; // WB: DATA, STORE
		// FPDS
		// Load 2-B 0x000000003FF00888
		memread    0x003FF00888    0x0000; // WB: DATA, STORE
		// FPCS
		// Load 2-B 0x000000003FF0088A
		memread    0x003FF0088A    0x0000; // WB: DATA, STORE
		// FPLOP
		// Load 4-B 0x000000003FF0088C
		memread    0x003FF0088C    0x00000301; // WB: DATA, STORE
		// FPLA
		// Load 4-B 0x000000003FF00890
		memread    0x003FF00890    0x0209BE00; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00894
		memread    0x003FF00894    0xFFFFF880; // WB: DATA, STORE
		// FPLIP
		// Load 4-B 0x000000003FF00898
		memread    0x003FF00898    0x02E8ADC3; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0089C
		memread    0x003FF0089C    0x0000F800; // WB: DATA, STORE
		// xmm0
		// Load 4-B 0x000000003FF008A0
		memread    0x003FF008A0    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF008A4
		memread    0x003FF008A4    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF008A8
		memread    0x003FF008A8    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF008AC
		memread    0x003FF008AC    0x00000000; // WB: DATA, STORE
		// xmm1
		// Load 4-B 0x000000003FF008B0
		memread    0x003FF008B0    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF008B4
		memread    0x003FF008B4    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF008B8
		memread    0x003FF008B8    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF008BC
		memread    0x003FF008BC    0x00000000; // WB: DATA, STORE
		// xmm2
		// Load 4-B 0x000000003FF008C0
		memread    0x003FF008C0    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF008C4
		memread    0x003FF008C4    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF008C8
		memread    0x003FF008C8    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF008CC
		memread    0x003FF008CC    0x00000000; // WB: DATA, STORE
		// xmm3
		// Load 4-B 0x000000003FF008D0
		memread    0x003FF008D0    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF008D4
		memread    0x003FF008D4    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF008D8
		memread    0x003FF008D8    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF008DC
		memread    0x003FF008DC    0x00000000; // WB: DATA, STORE
		// xmm4
		// Load 4-B 0x000000003FF008E0
		memread    0x003FF008E0    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF008E4
		memread    0x003FF008E4    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF008E8
		memread    0x003FF008E8    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF008EC
		memread    0x003FF008EC    0x00000000; // WB: DATA, STORE
		// xmm5
		// Load 4-B 0x000000003FF008F0
		memread    0x003FF008F0    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF008F4
		memread    0x003FF008F4    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF008F8
		memread    0x003FF008F8    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF008FC
		memread    0x003FF008FC    0x00000000; // WB: DATA, STORE
		// xmm6
		// Load 4-B 0x000000003FF00900
		memread    0x003FF00900    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00904
		memread    0x003FF00904    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00908
		memread    0x003FF00908    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0090C
		memread    0x003FF0090C    0x00000000; // WB: DATA, STORE
		// xmm7
		// Load 4-B 0x000000003FF00910
		memread    0x003FF00910    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00914
		memread    0x003FF00914    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00918
		memread    0x003FF00918    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0091C
		memread    0x003FF0091C    0x00000000; // WB: DATA, STORE
		// xmm8
		// Load 4-B 0x000000003FF00920
		memread    0x003FF00920    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00924
		memread    0x003FF00924    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00928
		memread    0x003FF00928    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0092C
		memread    0x003FF0092C    0x00000000; // WB: DATA, STORE
		// xmm9
		// Load 4-B 0x000000003FF00930
		memread    0x003FF00930    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00934
		memread    0x003FF00934    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00938
		memread    0x003FF00938    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0093C
		memread    0x003FF0093C    0x00000000; // WB: DATA, STORE
		// xmm10
		// Load 4-B 0x000000003FF00940
		memread    0x003FF00940    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00944
		memread    0x003FF00944    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00948
		memread    0x003FF00948    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0094C
		memread    0x003FF0094C    0x00000000; // WB: DATA, STORE
		// xmm11
		// Load 4-B 0x000000003FF00950
		memread    0x003FF00950    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00954
		memread    0x003FF00954    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00958
		memread    0x003FF00958    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0095C
		memread    0x003FF0095C    0x00000000; // WB: DATA, STORE
		// xmm12
		// Load 4-B 0x000000003FF00960
		memread    0x003FF00960    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00964
		memread    0x003FF00964    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00968
		memread    0x003FF00968    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0096C
		memread    0x003FF0096C    0x00000000; // WB: DATA, STORE
		// xmm13
		// Load 4-B 0x000000003FF00970
		memread    0x003FF00970    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00974
		memread    0x003FF00974    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00978
		memread    0x003FF00978    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0097C
		memread    0x003FF0097C    0x00000000; // WB: DATA, STORE
		// xmm14
		// Load 4-B 0x000000003FF00980
		memread    0x003FF00980    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00984
		memread    0x003FF00984    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00988
		memread    0x003FF00988    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0098C
		memread    0x003FF0098C    0x00000000; // WB: DATA, STORE
		// xmm15
		// Load 4-B 0x000000003FF00990
		memread    0x003FF00990    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00994
		memread    0x003FF00994    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00998
		memread    0x003FF00998    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0099C
		memread    0x003FF0099C    0x00000000; // WB: DATA, STORE
		// st7
		// Load 4-B 0x000000003FF009A0
		memread    0x003FF009A0    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF009A4
		memread    0x003FF009A4    0x9FC00000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF009A8
		memread    0x003FF009A8    0x00004008; // WB: DATA, STORE
		// Load 4-B 0x000000003FF009AC
		memread    0x003FF009AC    0x00000000; // WB: DATA, STORE
		// st0
		// Load 4-B 0x000000003FF009B0
		memread    0x003FF009B0    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF009B4
		memread    0x003FF009B4    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF009B8
		memread    0x003FF009B8    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF009BC
		memread    0x003FF009BC    0x00000000; // WB: DATA, STORE
		// st1
		// Load 4-B 0x000000003FF009C0
		memread    0x003FF009C0    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF009C4
		memread    0x003FF009C4    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF009C8
		memread    0x003FF009C8    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF009CC
		memread    0x003FF009CC    0x00000000; // WB: DATA, STORE
		// st2
		// Load 4-B 0x000000003FF009D0
		memread    0x003FF009D0    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF009D4
		memread    0x003FF009D4    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF009D8
		memread    0x003FF009D8    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF009DC
		memread    0x003FF009DC    0x00000000; // WB: DATA, STORE
		// st3
		// Load 4-B 0x000000003FF009E0
		memread    0x003FF009E0    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF009E4
		memread    0x003FF009E4    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF009E8
		memread    0x003FF009E8    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF009EC
		memread    0x003FF009EC    0x00000000; // WB: DATA, STORE
		// st4
		// Load 4-B 0x000000003FF009F0
		memread    0x003FF009F0    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF009F4
		memread    0x003FF009F4    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF009F8
		memread    0x003FF009F8    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF009FC
		memread    0x003FF009FC    0x00000000; // WB: DATA, STORE
		// st5
		// Load 4-B 0x000000003FF00A00
		memread    0x003FF00A00    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00A04
		memread    0x003FF00A04    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00A08
		memread    0x003FF00A08    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00A0C
		memread    0x003FF00A0C    0x00000000; // WB: DATA, STORE
		// st6
		// Load 4-B 0x000000003FF00A10
		memread    0x003FF00A10    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00A14
		memread    0x003FF00A14    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00A18
		memread    0x003FF00A18    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00A1C
		memread    0x003FF00A1C    0x00000000; // WB: DATA, STORE
		// ymm0
		// Load 4-B 0x000000003FF00A20
		memread    0x003FF00A20    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00A24
		memread    0x003FF00A24    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00A28
		memread    0x003FF00A28    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00A2C
		memread    0x003FF00A2C    0x00000000; // WB: DATA, STORE
		// ymm1
		// Load 4-B 0x000000003FF00A30
		memread    0x003FF00A30    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00A34
		memread    0x003FF00A34    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00A38
		memread    0x003FF00A38    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00A3C
		memread    0x003FF00A3C    0x00000000; // WB: DATA, STORE
		// ymm2
		// Load 4-B 0x000000003FF00A40
		memread    0x003FF00A40    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00A44
		memread    0x003FF00A44    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00A48
		memread    0x003FF00A48    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00A4C
		memread    0x003FF00A4C    0x00000000; // WB: DATA, STORE
		// ymm3
		// Load 4-B 0x000000003FF00A50
		memread    0x003FF00A50    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00A54
		memread    0x003FF00A54    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00A58
		memread    0x003FF00A58    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00A5C
		memread    0x003FF00A5C    0x00000000; // WB: DATA, STORE
		// ymm4
		// Load 4-B 0x000000003FF00A60
		memread    0x003FF00A60    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00A64
		memread    0x003FF00A64    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00A68
		memread    0x003FF00A68    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00A6C
		memread    0x003FF00A6C    0x00000000; // WB: DATA, STORE
		// ymm5
		// Load 4-B 0x000000003FF00A70
		memread    0x003FF00A70    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00A74
		memread    0x003FF00A74    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00A78
		memread    0x003FF00A78    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00A7C
		memread    0x003FF00A7C    0x00000000; // WB: DATA, STORE
		// ymm6
		// Load 4-B 0x000000003FF00A80
		memread    0x003FF00A80    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00A84
		memread    0x003FF00A84    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00A88
		memread    0x003FF00A88    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00A8C
		memread    0x003FF00A8C    0x00000000; // WB: DATA, STORE
		// ymm7
		// Load 4-B 0x000000003FF00A90
		memread    0x003FF00A90    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00A94
		memread    0x003FF00A94    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00A98
		memread    0x003FF00A98    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00A9C
		memread    0x003FF00A9C    0x00000000; // WB: DATA, STORE
		// ymm8
		// Load 4-B 0x000000003FF00AA0
		memread    0x003FF00AA0    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00AA4
		memread    0x003FF00AA4    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00AA8
		memread    0x003FF00AA8    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00AAC
		memread    0x003FF00AAC    0x00000000; // WB: DATA, STORE
		// ymm9
		// Load 4-B 0x000000003FF00AB0
		memread    0x003FF00AB0    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00AB4
		memread    0x003FF00AB4    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00AB8
		memread    0x003FF00AB8    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00ABC
		memread    0x003FF00ABC    0x00000000; // WB: DATA, STORE
		// ymm10
		// Load 4-B 0x000000003FF00AC0
		memread    0x003FF00AC0    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00AC4
		memread    0x003FF00AC4    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00AC8
		memread    0x003FF00AC8    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00ACC
		memread    0x003FF00ACC    0x00000000; // WB: DATA, STORE
		// ymm11
		// Load 4-B 0x000000003FF00AD0
		memread    0x003FF00AD0    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00AD4
		memread    0x003FF00AD4    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00AD8
		memread    0x003FF00AD8    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00ADC
		memread    0x003FF00ADC    0x00000000; // WB: DATA, STORE
		// ymm12
		// Load 4-B 0x000000003FF00AE0
		memread    0x003FF00AE0    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00AE4
		memread    0x003FF00AE4    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00AE8
		memread    0x003FF00AE8    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00AEC
		memread    0x003FF00AEC    0x00000000; // WB: DATA, STORE
		// ymm13
		// Load 4-B 0x000000003FF00AF0
		memread    0x003FF00AF0    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00AF4
		memread    0x003FF00AF4    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00AF8
		memread    0x003FF00AF8    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00AFC
		memread    0x003FF00AFC    0x00000000; // WB: DATA, STORE
		// ymm14
		// Load 4-B 0x000000003FF00B00
		memread    0x003FF00B00    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00B04
		memread    0x003FF00B04    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00B08
		memread    0x003FF00B08    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00B0C
		memread    0x003FF00B0C    0x00000000; // WB: DATA, STORE
		// ymm15
		// Load 4-B 0x000000003FF00B10
		memread    0x003FF00B10    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00B14
		memread    0x003FF00B14    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00B18
		memread    0x003FF00B18    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00B1C
		memread    0x003FF00B1C    0x00000000; // WB: DATA, STORE
		// C0_MOB_CTRL
		// Load 4-B 0x000000003FF00B20
		memread    0x003FF00B20    0x04003100; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00B24
		memread    0x003FF00B24    0x00000080; // WB: DATA, STORE
		// FCR56
		// Load 4-B 0x000000003FF00B28
		memread    0x003FF00B28    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00B2C
		memread    0x003FF00B2C    0x00020000; // WB: DATA, STORE
		// APICBASE
		// Load 4-B 0x000000003FF00B30
		memread    0x003FF00B30    0xFEE00900; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00B34
		memread    0x003FF00B34    0x00000000; // WB: DATA, STORE
		// FCR55
		// Load 4-B 0x000000003FF00B38
		memread    0x003FF00B38    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00B3C
		memread    0x003FF00B3C    0x00000420; // WB: DATA, STORE
		// TCR
		// Load 4-B 0x000000003FF00B40
		memread    0x003FF00B40    0x00000000; // WB: DATA, STORE
		// JCR
		// Load 4-B 0x000000003FF00B44
		memread    0x003FF00B44    0x00617D00; // WB: DATA, STORE
		// CR0
		// Load 4-B 0x000000003FF00B48
		memread    0x003FF00B48    0x80050031; // WB: DATA, STORE
		// FCR16
		// Load 4-B 0x000000003FF00B4C
		memread    0x003FF00B4C    0x00000000; // WB: DATA, STORE
		// EFER
		// Load 4-B 0x000000003FF00B50
		memread    0x003FF00B50    0x00000D01; // WB: DATA, STORE
		// CRC32_POLY
		// Load 4-B 0x000000003FF00B54
		memread    0x003FF00B54    0x05EC76F1; // WB: DATA, STORE
		// MISC_ENABLE
		// Load 4-B 0x000000003FF00B58
		memread    0x003FF00B58    0x00153C89; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00B5C
		memread    0x003FF00B5C    0x00000000; // WB: DATA, STORE
		// FCR14
		// Load 4-B 0x000000003FF00B60
		memread    0x003FF00B60    0x00002100; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00B64
		memread    0x003FF00B64    0x01800700; // WB: DATA, STORE
		// FCR3
		// Load 4-B 0x000000003FF00B68
		memread    0x003FF00B68    0x00040018; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00B6C
		memread    0x003FF00B6C    0x00000000; // WB: DATA, STORE
		// FCR15
		// Load 4-B 0x000000003FF00B70
		memread    0x003FF00B70    0x88100000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00B74
		memread    0x003FF00B74    0x20000800; // WB: DATA, STORE
		// CR4
		// Load 4-B 0x000000003FF00B78
		memread    0x003FF00B78    0x000006F8; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00B7C
		memread    0x003FF00B7C    0x00000000; // WB: DATA, STORE
		// SYSENTER_EIP_64
		// Load 4-B 0x000000003FF00B80
		memread    0x003FF00B80    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00B84
		memread    0x003FF00B84    0x00000000; // WB: DATA, STORE
		// FCR57
		// Load 4-B 0x000000003FF00B88
		memread    0x003FF00B88    0xF8400384; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00B8C
		memread    0x003FF00B8C    0x000000C8; // WB: DATA, STORE
		// IP
		// Load 4-B 0x000000003FF00B90
		memread    0x003FF00B90    0x03406A2C; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00B94
		memread    0x003FF00B94    0xFFFFF800; // WB: DATA, STORE
		// TERRY_CONTROL
		// Load 4-B 0x000000003FF00B98
		memread    0x003FF00B98    0x02007B7F; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00B9C
		memread    0x003FF00B9C    0x00000040; // WB: DATA, STORE
		// TIMEOUT_CTR
		// Load 4-B 0x000000003FF00BA0
		memread    0x003FF00BA0    0xFFF00000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00BA4
		memread    0x003FF00BA4    0x00000000; // WB: DATA, STORE
		// ICR
		// Load 4-B 0x000000003FF00BA8
		memread    0x003FF00BA8    0x00000000; // WB: DATA, STORE
		// IMR
		// Load 4-B 0x000000003FF00BAC
		memread    0x003FF00BAC    0x00000003; // WB: DATA, STORE
		// DR6
		// Load 4-B 0x000000003FF00BB0
		memread    0x003FF00BB0    0xFFFF0FF0; // WB: DATA, STORE
		// DUMMY
		// Load 4-B 0x000000003FF00BB4
		memread    0x003FF00BB4    0x00000000; // WB: DATA, STORE
		// PERF_CNT_0_H
		// Load 4-B 0x000000003FF00BB8
		memread    0x003FF00BB8    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00BBC
		memread    0x003FF00BBC    0x00000000; // WB: DATA, STORE
		// PERF_CNT_1_H
		// Load 4-B 0x000000003FF00BC0
		memread    0x003FF00BC0    0xFFFC0000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00BC4
		memread    0x003FF00BC4    0x000000FF; // WB: DATA, STORE
		// PERF_CNT_2_H
		// Load 4-B 0x000000003FF00BC8
		memread    0x003FF00BC8    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00BCC
		memread    0x003FF00BCC    0x00000000; // WB: DATA, STORE
		// DISPATCH_CTR_H
		// Load 4-B 0x000000003FF00BD0
		memread    0x003FF00BD0    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00BD4
		memread    0x003FF00BD4    0x00000000; // WB: DATA, STORE
		// DUMMY_1
		// Load 4-B 0x000000003FF00BD8
		memread    0x003FF00BD8    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00BDC
		memread    0x003FF00BDC    0x00000000; // WB: DATA, STORE
		// PERF_CNT_5_H
		// Load 4-B 0x000000003FF00BE0
		memread    0x003FF00BE0    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00BE4
		memread    0x003FF00BE4    0x00000000; // WB: DATA, STORE
		// PERF_CNT_6_H
		// Load 4-B 0x000000003FF00BE8
		memread    0x003FF00BE8    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00BEC
		memread    0x003FF00BEC    0x00000000; // WB: DATA, STORE
		// PERF_CNT_7_H
		// Load 4-B 0x000000003FF00BF0
		memread    0x003FF00BF0    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00BF4
		memread    0x003FF00BF4    0x00000000; // WB: DATA, STORE
		// PERF_CCCR_0_H
		// Load 4-B 0x000000003FF00BF8
		memread    0x003FF00BF8    0x00000700; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00BFC
		memread    0x003FF00BFC    0x00000000; // WB: DATA, STORE
		// PERF_CCCR_1_H
		// Load 4-B 0x000000003FF00C00
		memread    0x003FF00C00    0x08431000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00C04
		memread    0x003FF00C04    0x00000000; // WB: DATA, STORE
		// PERF_CCCR_2_H
		// Load 4-B 0x000000003FF00C08
		memread    0x003FF00C08    0x00002700; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00C0C
		memread    0x003FF00C0C    0x00000000; // WB: DATA, STORE
		// DUMMY_2
		// Load 4-B 0x000000003FF00C10
		memread    0x003FF00C10    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00C14
		memread    0x003FF00C14    0x00000000; // WB: DATA, STORE
		// DUMMY_3
		// Load 4-B 0x000000003FF00C18
		memread    0x003FF00C18    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00C1C
		memread    0x003FF00C1C    0x00000000; // WB: DATA, STORE
		// PERF_CCCR_5_H
		// Load 4-B 0x000000003FF00C20
		memread    0x003FF00C20    0x00405000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00C24
		memread    0x003FF00C24    0x00000000; // WB: DATA, STORE
		// PERF_CCCR_6_H
		// Load 4-B 0x000000003FF00C28
		memread    0x003FF00C28    0x00406082; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00C2C
		memread    0x003FF00C2C    0x00000000; // WB: DATA, STORE
		// PERF_CCCR_7_H
		// Load 4-B 0x000000003FF00C30
		memread    0x003FF00C30    0x00407083; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00C34
		memread    0x003FF00C34    0x00000000; // WB: DATA, STORE
		// APERF_CTR_H
		// Load 4-B 0x000000003FF00C38
		memread    0x003FF00C38    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00C3C
		memread    0x003FF00C3C    0x00000000; // WB: DATA, STORE
		// MPERF_CTR_H
		// Load 4-B 0x000000003FF00C40
		memread    0x003FF00C40    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00C44
		memread    0x003FF00C44    0x00000000; // WB: DATA, STORE
		// FIXED_CTRL_H
		// Load 4-B 0x000000003FF00C48
		memread    0x003FF00C48    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00C4C
		memread    0x003FF00C4C    0x00000000; // WB: DATA, STORE
		// GLOBAL_STATUS_H
		// Load 4-B 0x000000003FF00C50
		memread    0x003FF00C50    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00C54
		memread    0x003FF00C54    0x00000000; // WB: DATA, STORE
		// GLOBAL_CTRL_H
		// Load 4-B 0x000000003FF00C58
		memread    0x003FF00C58    0x0000000F; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00C5C
		memread    0x003FF00C5C    0x00000007; // WB: DATA, STORE
		// GLOBAL_OVF_CTRL_H
		// Load 4-B 0x000000003FF00C60
		memread    0x003FF00C60    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00C64
		memread    0x003FF00C64    0x00000000; // WB: DATA, STORE
		// EFLAGS
		// Load 4-B 0x000000003FF00C68
		memread    0x003FF00C68    0x00000297; // WB: DATA, STORE
		// DUMMY_4
		// Load 4-B 0x000000003FF00C6C
		memread    0x003FF00C6C    0x00000000; // WB: DATA, STORE
		// << APIC prolog apic start core end
		// Load 4-B 0x000000003FF00C70
		memread    0x003FF00C70    0x00000100; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00C74
		memread    0x003FF00C74    0x00002000; // WB: DATA, STORE
		// << APIC data
		// APIC ID
		// Load 4-B 0x000000003FF00C80
		memread    0x003FF00C80    0x00000000; // WB: DATA, STORE
		// APIC VER
		// Load 4-B 0x000000003FF00C84
		memread    0x003FF00C84    0x01050015; // WB: DATA, STORE
		// APIC RESVD(ISR Priority)
		// Load 4-B 0x000000003FF00C88
		memread    0x003FF00C88    0x00000000; // WB: DATA, STORE
		// APIC RESVD(ISR PL1-8)
		// Load 4-B 0x000000003FF00C8C
		memread    0x003FF00C8C    0x012000FF; // WB: DATA, STORE
		// APIC RESVD(ISR PL9-15)
		// Load 4-B 0x000000003FF00C90
		memread    0x003FF00C90    0x00011422; // WB: DATA, STORE
		// APIC TPR
		// Load 4-B 0x000000003FF00C98
		memread    0x003FF00C98    0x00000000; // WB: DATA, STORE
		// APIC PPR
		// Load 4-B 0x000000003FF00CA0
		memread    0x003FF00CA0    0x00000000; // WB: DATA, STORE
		// APIC LDR
		// Load 4-B 0x000000003FF00CAC
		memread    0x003FF00CAC    0x01000000; // WB: DATA, STORE
		// APIC DFR
		// Load 4-B 0x000000003FF00CB0
		memread    0x003FF00CB0    0xFFFFFFFF; // WB: DATA, STORE
		// APIC SVR
		// Load 4-B 0x000000003FF00CB4
		memread    0x003FF00CB4    0x0000013F; // WB: DATA, STORE
		// APIC ISR_0
		// Load 4-B 0x000000003FF00CB8
		memread    0x003FF00CB8    0x00000000; // WB: DATA, STORE
		// APIC ISR_1
		// Load 4-B 0x000000003FF00CBC
		memread    0x003FF00CBC    0x00000000; // WB: DATA, STORE
		// APIC ISR_2
		// Load 4-B 0x000000003FF00CC0
		memread    0x003FF00CC0    0x00000000; // WB: DATA, STORE
		// APIC ISR_3
		// Load 4-B 0x000000003FF00CC4
		memread    0x003FF00CC4    0x00000000; // WB: DATA, STORE
		// APIC ISR_4
		// Load 4-B 0x000000003FF00CC8
		memread    0x003FF00CC8    0x00000000; // WB: DATA, STORE
		// APIC ISR_5
		// Load 4-B 0x000000003FF00CCC
		memread    0x003FF00CCC    0x00000000; // WB: DATA, STORE
		// APIC ISR_6
		// Load 4-B 0x000000003FF00CD0
		memread    0x003FF00CD0    0x00000000; // WB: DATA, STORE
		// APIC ISR_7
		// Load 4-B 0x000000003FF00CD4
		memread    0x003FF00CD4    0x00000000; // WB: DATA, STORE
		// APIC TMR_0
		// Load 4-B 0x000000003FF00CD8
		memread    0x003FF00CD8    0x00000000; // WB: DATA, STORE
		// APIC TMR_1
		// Load 4-B 0x000000003FF00CDC
		memread    0x003FF00CDC    0x00000000; // WB: DATA, STORE
		// APIC TMR_2
		// Load 4-B 0x000000003FF00CE0
		memread    0x003FF00CE0    0x00000000; // WB: DATA, STORE
		// APIC TMR_3
		// Load 4-B 0x000000003FF00CE4
		memread    0x003FF00CE4    0x00040004; // WB: DATA, STORE
		// APIC TMR_4
		// Load 4-B 0x000000003FF00CE8
		memread    0x003FF00CE8    0x00060004; // WB: DATA, STORE
		// APIC TMR_5
		// Load 4-B 0x000000003FF00CEC
		memread    0x003FF00CEC    0x000A0006; // WB: DATA, STORE
		// APIC TMR_6
		// Load 4-B 0x000000003FF00CF0
		memread    0x003FF00CF0    0x00000000; // WB: DATA, STORE
		// APIC TMR_7
		// Load 4-B 0x000000003FF00CF4
		memread    0x003FF00CF4    0x00000000; // WB: DATA, STORE
		// APIC IRR_0
		// Load 4-B 0x000000003FF00CF8
		memread    0x003FF00CF8    0x00000000; // WB: DATA, STORE
		// APIC IRR_1
		// Load 4-B 0x000000003FF00CFC
		memread    0x003FF00CFC    0x00000000; // WB: DATA, STORE
		// APIC IRR_2
		// Load 4-B 0x000000003FF00D00
		memread    0x003FF00D00    0x00000000; // WB: DATA, STORE
		// APIC IRR_3
		// Load 4-B 0x000000003FF00D04
		memread    0x003FF00D04    0x00000000; // WB: DATA, STORE
		// APIC IRR_4
		// Load 4-B 0x000000003FF00D08
		memread    0x003FF00D08    0x00000000; // WB: DATA, STORE
		// APIC IRR_5
		// Load 4-B 0x000000003FF00D0C
		memread    0x003FF00D0C    0x00000000; // WB: DATA, STORE
		// APIC IRR_6
		// Load 4-B 0x000000003FF00D10
		memread    0x003FF00D10    0x00000000; // WB: DATA, STORE
		// APIC IRR_7
		// Load 4-B 0x000000003FF00D14
		memread    0x003FF00D14    0x00000000; // WB: DATA, STORE
		// APIC ESR
		// Load 4-B 0x000000003FF00D18
		memread    0x003FF00D18    0x00000000; // WB: DATA, STORE
		// APIC ICR0
		// Load 4-B 0x000000003FF00D38
		memread    0x003FF00D38    0x0004002F; // WB: DATA, STORE
		// APIC ICR1
		// Load 4-B 0x000000003FF00D3C
		memread    0x003FF00D3C    0x01000000; // WB: DATA, STORE
		// APIC LVTT
		// Load 4-B 0x000000003FF00D40
		memread    0x003FF00D40    0x000300FD; // WB: DATA, STORE
		// APIC LVTS
		// Load 4-B 0x000000003FF00D44
		memread    0x003FF00D44    0x00010000; // WB: DATA, STORE
		// APIC LVTP
		// Load 4-B 0x000000003FF00D48
		memread    0x003FF00D48    0x000000FE; // WB: DATA, STORE
		// APIC LVT0
		// Load 4-B 0x000000003FF00D4C
		memread    0x003FF00D4C    0x0001003F; // WB: DATA, STORE
		// APIC LVT1
		// Load 4-B 0x000000003FF00D50
		memread    0x003FF00D50    0x000004FF; // WB: DATA, STORE
		// APIC LVTE
		// Load 4-B 0x000000003FF00D54
		memread    0x003FF00D54    0x000000E3; // WB: DATA, STORE
		// APIC INIT_COUNT
		// Load 4-B 0x000000003FF00D58
		memread    0x003FF00D58    0x00000000; // WB: DATA, STORE
		// APIC TIMER
		// Load 4-B 0x000000003FF00D5C
		memread    0x003FF00D5C    0x00000000; // WB: DATA, STORE
		// APIC TIMER_DIV
		// Load 4-B 0x000000003FF00D70
		memread    0x003FF00D70    0x0000000B; // WB: DATA, STORE
		// APIC RESVD
		// Load 4-B 0x000000003FF00D74
		memread    0x003FF00D74    0x00000001; // WB: DATA, STORE
		// << Uncore control regs prolog apic end control start
		// Load 4-B 0x000000003FF00D78
		memread    0x003FF00D78    0x000003E0; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00D7C
		memread    0x003FF00D7C    0x00008000; // WB: DATA, STORE
		// << Uncore control regs data
		// uncore [1] - HCR8
		// Load 4-B 0x000000003FF00D80
		memread    0x003FF00D80    0x7004001C; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00D84
		memread    0x003FF00D84    0x00000000; // WB: DATA, STORE
		// uncore [4] - BMR
		// Load 4-B 0x000000003FF00D98
		memread    0x003FF00D98    0x03000002; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00D9C
		memread    0x003FF00D9C    0x00000000; // WB: DATA, STORE
		// uncore [7] - HCR4
		// Load 4-B 0x000000003FF00DB0
		memread    0x003FF00DB0    0x08570000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00DB4
		memread    0x003FF00DB4    0x00000000; // WB: DATA, STORE
		// uncore [8] - HCR5
		// Load 4-B 0x000000003FF00DB8
		memread    0x003FF00DB8    0x08000847; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00DBC
		memread    0x003FF00DBC    0x00000000; // WB: DATA, STORE
		// uncore [9] - HCR6
		// Load 4-B 0x000000003FF00DC0
		memread    0x003FF00DC0    0x0000004F; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00DC4
		memread    0x003FF00DC4    0x00000000; // WB: DATA, STORE
		// uncore [10] - RING_OSCILLATOR_MSR
		// Load 4-B 0x000000003FF00DC8
		memread    0x003FF00DC8    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00DCC
		memread    0x003FF00DCC    0x00000000; // WB: DATA, STORE
		// uncore [12] - PERF_CTL_MSR
		// Load 4-B 0x000000003FF00DD8
		memread    0x003FF00DD8    0x00000C63; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00DDC
		memread    0x003FF00DDC    0x00000000; // WB: DATA, STORE
		// uncore [13] - HCR3
		// Load 4-B 0x000000003FF00DE0
		memread    0x003FF00DE0    0x2A750090; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00DE4
		memread    0x003FF00DE4    0x00000000; // WB: DATA, STORE
		// uncore [14] - NCR
		// Load 4-B 0x000000003FF00DE8
		memread    0x003FF00DE8    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00DEC
		memread    0x003FF00DEC    0x00000000; // WB: DATA, STORE
		// uncore [15] - BSR
		// Load 4-B 0x000000003FF00DF0
		memread    0x003FF00DF0    0x00008CC9; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00DF4
		memread    0x003FF00DF4    0x00000000; // WB: DATA, STORE
		// uncore [18] - HARD_POWERONHARD_POWERON_MSR
		// Load 4-B 0x000000003FF00E08
		memread    0x003FF00E08    0x03000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00E0C
		memread    0x003FF00E0C    0x00000000; // WB: DATA, STORE
		// uncore [21] - BUS_IDLE_MSR
		// Load 4-B 0x000000003FF00E20
		memread    0x003FF00E20    0x000800FF; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00E24
		memread    0x003FF00E24    0x00000000; // WB: DATA, STORE
		// uncore [22] - CLOCK_MODULATION_MSR
		// Load 4-B 0x000000003FF00E28
		memread    0x003FF00E28    0x00000002; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00E2C
		memread    0x003FF00E2C    0x00000000; // WB: DATA, STORE
		// uncore [24] - PERF_STATUS_MSR
		// Load 4-B 0x000000003FF00E38
		memread    0x003FF00E38    0x08000C63; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00E3C
		memread    0x003FF00E3C    0x00000000; // WB: DATA, STORE
		// uncore [25] - PERF_STATUS_UP_MSR
		// Load 4-B 0x000000003FF00E40
		memread    0x003FF00E40    0x08570C63; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00E44
		memread    0x003FF00E44    0x00000000; // WB: DATA, STORE
		// uncore [26] - THERM2_CTL_MSR
		// Load 4-B 0x000000003FF00E48
		memread    0x003FF00E48    0x00000857; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00E4C
		memread    0x003FF00E4C    0x00000000; // WB: DATA, STORE
		// uncore [28] - HCR
		// Load 4-B 0x000000003FF00E58
		memread    0x003FF00E58    0x00800000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00E5C
		memread    0x003FF00E5C    0x00000000; // WB: DATA, STORE
		// uncore [30] - MSR_FSB_FREQ
		// Load 4-B 0x000000003FF00E68
		memread    0x003FF00E68    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00E6C
		memread    0x003FF00E6C    0x00000000; // WB: DATA, STORE
		// uncore [32] - VRMCount
		// Load 4-B 0x000000003FF00E78
		memread    0x003FF00E78    0x00001388; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00E7C
		memread    0x003FF00E7C    0x00000000; // WB: DATA, STORE
		// uncore [33] - PLLCount
		// Load 4-B 0x000000003FF00E80
		memread    0x003FF00E80    0x00000CF0; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00E84
		memread    0x003FF00E84    0x00000000; // WB: DATA, STORE
		// uncore [38] - PtA
		// Load 4-B 0x000000003FF00EA8
		memread    0x003FF00EA8    0x80000857; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00EAC
		memread    0x003FF00EAC    0x00000000; // WB: DATA, STORE
		// uncore [39] - PtB
		// Load 4-B 0x000000003FF00EB0
		memread    0x003FF00EB0    0x8000095A; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00EB4
		memread    0x003FF00EB4    0x00000000; // WB: DATA, STORE
		// uncore [40] - PtC
		// Load 4-B 0x000000003FF00EB8
		memread    0x003FF00EB8    0x80000A5D; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00EBC
		memread    0x003FF00EBC    0x00000000; // WB: DATA, STORE
		// uncore [41] - PtD
		// Load 4-B 0x000000003FF00EC0
		memread    0x003FF00EC0    0x80000B60; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00EC4
		memread    0x003FF00EC4    0x00000000; // WB: DATA, STORE
		// uncore [42] - PtE
		// Load 4-B 0x000000003FF00EC8
		memread    0x003FF00EC8    0x88000C63; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00ECC
		memread    0x003FF00ECC    0x00000000; // WB: DATA, STORE
		// uncore [43] - XCORE_CTRL
		// Load 4-B 0x000000003FF00ED0
		memread    0x003FF00ED0    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00ED4
		memread    0x003FF00ED4    0x00000000; // WB: DATA, STORE
		// uncore [54] - PIDCntl
		// Load 4-B 0x000000003FF00F28
		memread    0x003FF00F28    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00F2C
		memread    0x003FF00F2C    0x00000000; // WB: DATA, STORE
		// uncore [56] - ForceOrderCntl
		// Load 4-B 0x000000003FF00F38
		memread    0x003FF00F38    0x80044FFF; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00F3C
		memread    0x003FF00F3C    0x00000000; // WB: DATA, STORE
		// uncore [60] - SpecStatus
		// Load 4-B 0x000000003FF00F58
		memread    0x003FF00F58    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00F5C
		memread    0x003FF00F5C    0x00000000; // WB: DATA, STORE
		// uncore [64] - BUG_FIXES
		// Load 4-B 0x000000003FF00F78
		memread    0x003FF00F78    0x10000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00F7C
		memread    0x003FF00F7C    0x00000000; // WB: DATA, STORE
		// uncore [65] - PCCR
		// Load 4-B 0x000000003FF00F80
		memread    0x003FF00F80    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00F84
		memread    0x003FF00F84    0x00000000; // WB: DATA, STORE
		// uncore [66] - ICCR
		// Load 4-B 0x000000003FF00F88
		memread    0x003FF00F88    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00F8C
		memread    0x003FF00F8C    0x00000000; // WB: DATA, STORE
		// uncore [67] - PGCR
		// Load 4-B 0x000000003FF00F90
		memread    0x003FF00F90    0x10004000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00F94
		memread    0x003FF00F94    0x00000000; // WB: DATA, STORE
		// uncore [68] - CGCR
		// Load 4-B 0x000000003FF00F98
		memread    0x003FF00F98    0x00000040; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00F9C
		memread    0x003FF00F9C    0x00000000; // WB: DATA, STORE
		// uncore [69] - UC_MISC_ENABLE
		// Load 4-B 0x000000003FF00FA0
		memread    0x003FF00FA0    0x00153C89; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00FA4
		memread    0x003FF00FA4    0x00000000; // WB: DATA, STORE
		// uncore [70] - PGCR2
		// Load 4-B 0x000000003FF00FA8
		memread    0x003FF00FA8    0x03F050C6; // WB: DATA, STORE
		// Load 4-B 0x000000003FF00FAC
		memread    0x003FF00FAC    0x00000000; // WB: DATA, STORE
		// uncore [84] - TECR
		// Load 4-B 0x000000003FF01018
		memread    0x003FF01018    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0101C
		memread    0x003FF0101C    0x00000000; // WB: DATA, STORE
		// uncore [85] - MDCR
		// Load 4-B 0x000000003FF01020
		memread    0x003FF01020    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF01024
		memread    0x003FF01024    0x00000000; // WB: DATA, STORE
		// uncore [89] - UC_CTR_BUSCLKS_H
		// Load 4-B 0x000000003FF01040
		memread    0x003FF01040    0xF56833CF; // WB: DATA, STORE
		// Load 4-B 0x000000003FF01044
		memread    0x003FF01044    0x00001479; // WB: DATA, STORE
		// uncore [90] - UC_CTR_CORECLKS_H
		// Load 4-B 0x000000003FF01048
		memread    0x003FF01048    0xC0713747; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0104C
		memread    0x003FF0104C    0x00007ADB; // WB: DATA, STORE
		// uncore [91] - UC_PERF_CTR0_H
		// Load 4-B 0x000000003FF01050
		memread    0x003FF01050    0x256CCC49; // WB: DATA, STORE
		// Load 4-B 0x000000003FF01054
		memread    0x003FF01054    0x00000077; // WB: DATA, STORE
		// uncore [92] - UC_PERF_CTR1_H
		// Load 4-B 0x000000003FF01058
		memread    0x003FF01058    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0105C
		memread    0x003FF0105C    0x00000000; // WB: DATA, STORE
		// L2 [1] - L2_STATUS_REG_IDX_H
		// Load 4-B 0x000000003FF01068
		memread    0x003FF01068    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0106C
		memread    0x003FF0106C    0x00000000; // WB: DATA, STORE
		// L2 [2] - L2_CONFIG_REG_IDX_H
		// Load 4-B 0x000000003FF01070
		memread    0x003FF01070    0x60800002; // WB: DATA, STORE
		// Load 4-B 0x000000003FF01074
		memread    0x003FF01074    0x00000000; // WB: DATA, STORE
		// L2 [3] - L2_SIZE_REG_IDX_H
		// Load 4-B 0x000000003FF01078
		memread    0x003FF01078    0x00000010; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0107C
		memread    0x003FF0107C    0x00000040; // WB: DATA, STORE
		// L2 [8] - L2_CTRL00_REG_IDX_H
		// Load 4-B 0x000000003FF010A0
		memread    0x003FF010A0    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF010A4
		memread    0x003FF010A4    0x28000000; // WB: DATA, STORE
		// L2 [9] - L2_CTRL01_REG_IDX_H
		// Load 4-B 0x000000003FF010A8
		memread    0x003FF010A8    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF010AC
		memread    0x003FF010AC    0x00000010; // WB: DATA, STORE
		// L2 [10] - L2_CTRL02_REG_IDX_H
		// Load 4-B 0x000000003FF010B0
		memread    0x003FF010B0    0x80008100; // WB: DATA, STORE
		// Load 4-B 0x000000003FF010B4
		memread    0x003FF010B4    0x00100613; // WB: DATA, STORE
		// L2 [11] - L2_CTRL03_REG_IDX_H
		// Load 4-B 0x000000003FF010B8
		memread    0x003FF010B8    0x000C4800; // WB: DATA, STORE
		// Load 4-B 0x000000003FF010BC
		memread    0x003FF010BC    0x00000000; // WB: DATA, STORE
		// L2 [12] - L2_CTRL04_REG_IDX_H
		// Load 4-B 0x000000003FF010C0
		memread    0x003FF010C0    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF010C4
		memread    0x003FF010C4    0x00000000; // WB: DATA, STORE
		// L2 [13] - L2_CTRL05_REG_IDX_H
		// Load 4-B 0x000000003FF010C8
		memread    0x003FF010C8    0x00000108; // WB: DATA, STORE
		// Load 4-B 0x000000003FF010CC
		memread    0x003FF010CC    0x20000001; // WB: DATA, STORE
		// L2 [14] - L2_CTRL06_REG_IDX_H
		// Load 4-B 0x000000003FF010D0
		memread    0x003FF010D0    0x10502080; // WB: DATA, STORE
		// Load 4-B 0x000000003FF010D4
		memread    0x003FF010D4    0x28000008; // WB: DATA, STORE
		// L2 [15] - L2_CTRL07_REG_IDX_H
		// Load 4-B 0x000000003FF010D8
		memread    0x003FF010D8    0x1042B204; // WB: DATA, STORE
		// Load 4-B 0x000000003FF010DC
		memread    0x003FF010DC    0x00000002; // WB: DATA, STORE
		// L2 [16] - L2_CTRL08_REG_IDX_H
		// Load 4-B 0x000000003FF010E0
		memread    0x003FF010E0    0x08F00000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF010E4
		memread    0x003FF010E4    0x44000000; // WB: DATA, STORE
		// L2 [17] - L2_CTRL09_REG_IDX_H
		// Load 4-B 0x000000003FF010E8
		memread    0x003FF010E8    0x08000444; // WB: DATA, STORE
		// Load 4-B 0x000000003FF010EC
		memread    0x003FF010EC    0x01000800; // WB: DATA, STORE
		// L2 [18] - L2_CTRL10_REG_IDX_H
		// Load 4-B 0x000000003FF010F0
		memread    0x003FF010F0    0xE0000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF010F4
		memread    0x003FF010F4    0x00001840; // WB: DATA, STORE
		// L2 [19] - L2_CTRL11_REG_IDX_H
		// Load 4-B 0x000000003FF010F8
		memread    0x003FF010F8    0x000E0000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF010FC
		memread    0x003FF010FC    0x80900000; // WB: DATA, STORE
		// L2 [20] - L2_CTRL12_REG_IDX_H
		// Load 4-B 0x000000003FF01100
		memread    0x003FF01100    0x00040000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF01104
		memread    0x003FF01104    0x009FE003; // WB: DATA, STORE
		// L2 [21] - L2_CTRL13_REG_IDX_H
		// Load 4-B 0x000000003FF01108
		memread    0x003FF01108    0x22000002; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0110C
		memread    0x003FF0110C    0x61088401; // WB: DATA, STORE
		// L2 [22] - L2_CTRL14_REG_IDX_H
		// Load 4-B 0x000000003FF01110
		memread    0x003FF01110    0x00010004; // WB: DATA, STORE
		// Load 4-B 0x000000003FF01114
		memread    0x003FF01114    0x80EA0100; // WB: DATA, STORE
		// L2 [23] - L2_CTRL15_REG_IDX_H
		// Load 4-B 0x000000003FF01118
		memread    0x003FF01118    0x03FA0700; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0111C
		memread    0x003FF0111C    0x00000020; // WB: DATA, STORE
		// L2 [24] - L2_CTRL16_REG_IDX_H
		// Load 4-B 0x000000003FF01120
		memread    0x003FF01120    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF01124
		memread    0x003FF01124    0x00000000; // WB: DATA, STORE
		// L2 [25] - L2_CTRL17_REG_IDX_H
		// Load 4-B 0x000000003FF01128
		memread    0x003FF01128    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0112C
		memread    0x003FF0112C    0x00000000; // WB: DATA, STORE
		// L2 [26] - L2_SNOOP_ADDR_REG_IDX_H
		// Load 4-B 0x000000003FF01130
		memread    0x003FF01130    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF01134
		memread    0x003FF01134    0x00000000; // WB: DATA, STORE
		// L2 [27] - L2_ERROR_REG_UC_IDX_H
		// Load 4-B 0x000000003FF01138
		memread    0x003FF01138    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0113C
		memread    0x003FF0113C    0x00000000; // WB: DATA, STORE
		// L2 [28] - L2_ERROR_REG_C0_IDX_H
		// Load 4-B 0x000000003FF01140
		memread    0x003FF01140    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF01144
		memread    0x003FF01144    0x00000040; // WB: DATA, STORE
		// L2 [29] - L2_ERROR_REG_C1_IDX_H
		// Load 4-B 0x000000003FF01148
		memread    0x003FF01148    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0114C
		memread    0x003FF0114C    0x00000000; // WB: DATA, STORE
		// L2 [30] - L2_ERROR_REG_C2_IDX_H
		// Load 4-B 0x000000003FF01150
		memread    0x003FF01150    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF01154
		memread    0x003FF01154    0x00000000; // WB: DATA, STORE
		// L2 [31] - L2_ERROR_REG_C3_IDX_H
		// Load 4-B 0x000000003FF01158
		memread    0x003FF01158    0x00000000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0115C
		memread    0x003FF0115C    0x00000000; // WB: DATA, STORE
		// << Uncore core regs prolog control end uncore start
		// Load 4-B 0x000000003FF01160
		memread    0x003FF01160    0x00000040; // WB: DATA, STORE
		// Load 4-B 0x000000003FF01164
		memread    0x003FF01164    0x00001000; // WB: DATA, STORE
		// << Uncore core regs data
		// uc_core [0] - BMR
		// Load 4-B 0x000000003FF01168
		memread    0x003FF01168    0x03000002; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0116C
		memread    0x003FF0116C    0x00000000; // WB: DATA, STORE
		// uc_core [1] - PERF_CTL_MSR
		// Load 4-B 0x000000003FF01170
		memread    0x003FF01170    0x00000C63; // WB: DATA, STORE
		// Load 4-B 0x000000003FF01174
		memread    0x003FF01174    0x00000000; // WB: DATA, STORE
		// uc_core [2] - HCR
		// Load 4-B 0x000000003FF01178
		memread    0x003FF01178    0x00800000; // WB: DATA, STORE
		// Load 4-B 0x000000003FF0117C
		memread    0x003FF0117C    0x00000000; // WB: DATA, STORE
		// uncore end
