<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: SCB Registers</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__cm__scb__registers.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">SCB Registers<div class="ingroups"><a class="el" href="group__CM3__defines.html">CM3 Defines</a> &raquo; <a class="el" href="group__cm__scb.html">Cortex-M System Control Block</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for SCB Registers:</div>
<div class="dyncontent">
<div class="center"><img src="group__cm__scb__registers.png" border="0" usemap="#agroup____cm____scb____registers" alt=""/></div>
<map name="agroup____cm____scb____registers" id="agroup____cm____scb____registers">
<area shape="rect" href="group__cm__scb.html" title="The System Control Block is a section of the System Control Space." alt="" coords="5,5,192,45"/>
<area shape="rect" title=" " alt="" coords="240,13,353,38"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gad6f841a4188701c78b4fbefc4dcd1cb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#gad6f841a4188701c78b4fbefc4dcd1cb6">SCB_CPUID</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x00)</td></tr>
<tr class="memdesc:gad6f841a4188701c78b4fbefc4dcd1cb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPUID: CPUID base register.  <a href="group__cm__scb__registers.html#gad6f841a4188701c78b4fbefc4dcd1cb6">More...</a><br /></td></tr>
<tr class="separator:gad6f841a4188701c78b4fbefc4dcd1cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f8564488243827944de74c4db24b732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#ga7f8564488243827944de74c4db24b732">SCB_ICSR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x04)</td></tr>
<tr class="memdesc:ga7f8564488243827944de74c4db24b732"><td class="mdescLeft">&#160;</td><td class="mdescRight">ICSR: Interrupt Control State Register.  <a href="group__cm__scb__registers.html#ga7f8564488243827944de74c4db24b732">More...</a><br /></td></tr>
<tr class="separator:ga7f8564488243827944de74c4db24b732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b62b78bccb6fe6afabe8f4969f58908"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#ga4b62b78bccb6fe6afabe8f4969f58908">SCB_VTOR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x08)</td></tr>
<tr class="memdesc:ga4b62b78bccb6fe6afabe8f4969f58908"><td class="mdescLeft">&#160;</td><td class="mdescRight">VTOR: Vector Table Offset Register.  <a href="group__cm__scb__registers.html#ga4b62b78bccb6fe6afabe8f4969f58908">More...</a><br /></td></tr>
<tr class="separator:ga4b62b78bccb6fe6afabe8f4969f58908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb55c4d149b907fe569a1d8bb31cade1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#gafb55c4d149b907fe569a1d8bb31cade1">SCB_AIRCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x0C)</td></tr>
<tr class="memdesc:gafb55c4d149b907fe569a1d8bb31cade1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AIRCR: Application Interrupt and Reset Control Register.  <a href="group__cm__scb__registers.html#gafb55c4d149b907fe569a1d8bb31cade1">More...</a><br /></td></tr>
<tr class="separator:gafb55c4d149b907fe569a1d8bb31cade1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga046351cf4159d1e8953730326c31ec5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#ga046351cf4159d1e8953730326c31ec5c">SCB_SCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x10)</td></tr>
<tr class="memdesc:ga046351cf4159d1e8953730326c31ec5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCR: System Control Register.  <a href="group__cm__scb__registers.html#ga046351cf4159d1e8953730326c31ec5c">More...</a><br /></td></tr>
<tr class="separator:ga046351cf4159d1e8953730326c31ec5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga899566f16668d16cc5f7c7a1e9025bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#ga899566f16668d16cc5f7c7a1e9025bdd">SCB_CCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x14)</td></tr>
<tr class="memdesc:ga899566f16668d16cc5f7c7a1e9025bdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCR: Configuration Control Register.  <a href="group__cm__scb__registers.html#ga899566f16668d16cc5f7c7a1e9025bdd">More...</a><br /></td></tr>
<tr class="separator:ga899566f16668d16cc5f7c7a1e9025bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4370709284064c20259145e952b0d991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#ga4370709284064c20259145e952b0d991">SCB_SHPR32</a>(ipr_id)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#a3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</a> + 0xD18 + ((ipr_id) * 4))</td></tr>
<tr class="memdesc:ga4370709284064c20259145e952b0d991"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Handler Priority 8 bits Registers, SHPR1/2/3.  <a href="group__cm__scb__registers.html#ga4370709284064c20259145e952b0d991">More...</a><br /></td></tr>
<tr class="separator:ga4370709284064c20259145e952b0d991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f70fc0cb709999835d54fb1a8d4112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#ga00f70fc0cb709999835d54fb1a8d4112">SCB_SHCSR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x24)</td></tr>
<tr class="memdesc:ga00f70fc0cb709999835d54fb1a8d4112"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHCSR: System Handler Control and State Register.  <a href="group__cm__scb__registers.html#ga00f70fc0cb709999835d54fb1a8d4112">More...</a><br /></td></tr>
<tr class="separator:ga00f70fc0cb709999835d54fb1a8d4112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a7746f39eaa9eb3cd867d1dc327c8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#gae3a7746f39eaa9eb3cd867d1dc327c8b">SCB_DFSR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x30)</td></tr>
<tr class="memdesc:gae3a7746f39eaa9eb3cd867d1dc327c8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DFSR: Debug Fault Status Register.  <a href="group__cm__scb__registers.html#gae3a7746f39eaa9eb3cd867d1dc327c8b">More...</a><br /></td></tr>
<tr class="separator:gae3a7746f39eaa9eb3cd867d1dc327c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gafb55c4d149b907fe569a1d8bb31cade1" name="gafb55c4d149b907fe569a1d8bb31cade1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb55c4d149b907fe569a1d8bb31cade1">&#9670;&nbsp;</a></span>SCB_AIRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x0C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AIRCR: Application Interrupt and Reset Control Register. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00052">52</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="ga899566f16668d16cc5f7c7a1e9025bdd" name="ga899566f16668d16cc5f7c7a1e9025bdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga899566f16668d16cc5f7c7a1e9025bdd">&#9670;&nbsp;</a></span>SCB_CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CCR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CCR: Configuration Control Register. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00058">58</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="gad6f841a4188701c78b4fbefc4dcd1cb6" name="gad6f841a4188701c78b4fbefc4dcd1cb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6f841a4188701c78b4fbefc4dcd1cb6">&#9670;&nbsp;</a></span>SCB_CPUID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CPUID&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPUID: CPUID base register. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00043">43</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="gae3a7746f39eaa9eb3cd867d1dc327c8b" name="gae3a7746f39eaa9eb3cd867d1dc327c8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3a7746f39eaa9eb3cd867d1dc327c8b">&#9670;&nbsp;</a></span>SCB_DFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_DFSR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DFSR: Debug Fault Status Register. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00075">75</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="ga7f8564488243827944de74c4db24b732" name="ga7f8564488243827944de74c4db24b732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f8564488243827944de74c4db24b732">&#9670;&nbsp;</a></span>SCB_ICSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ICSR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ICSR: Interrupt Control State Register. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00046">46</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="ga046351cf4159d1e8953730326c31ec5c" name="ga046351cf4159d1e8953730326c31ec5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga046351cf4159d1e8953730326c31ec5c">&#9670;&nbsp;</a></span>SCB_SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SCR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCR: System Control Register. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00055">55</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="ga00f70fc0cb709999835d54fb1a8d4112" name="ga00f70fc0cb709999835d54fb1a8d4112"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00f70fc0cb709999835d54fb1a8d4112">&#9670;&nbsp;</a></span>SCB_SHCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHCSR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SHCSR: System Handler Control and State Register. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00072">72</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="ga4370709284064c20259145e952b0d991" name="ga4370709284064c20259145e952b0d991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4370709284064c20259145e952b0d991">&#9670;&nbsp;</a></span>SCB_SHPR32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHPR32</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ipr_id</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#a3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</a> + 0xD18 + ((ipr_id) * 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System Handler Priority 8 bits Registers, SHPR1/2/3. </p>
<dl class="section note"><dt>Note</dt><dd>: 12 8bit Registers </dd>
<dd>
: 2 32bit Registers on CM0, requires word access, (shpr1 doesn't actually exist) </dd></dl>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00066">66</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="ga4b62b78bccb6fe6afabe8f4969f58908" name="ga4b62b78bccb6fe6afabe8f4969f58908"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b62b78bccb6fe6afabe8f4969f58908">&#9670;&nbsp;</a></span>SCB_VTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_VTOR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VTOR: Vector Table Offset Register. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00049">49</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:12:00 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
