{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489592068197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489592068197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 15 12:34:28 2017 " "Processing started: Wed Mar 15 12:34:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489592068197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1489592068197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hierarquiaMemoria -c hierarquiaMemoria " "Command: quartus_map --read_settings_files=on --write_settings_files=off hierarquiaMemoria -c hierarquiaMemoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1489592068197 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1489592068568 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \"end\" hierarquiaMemoria.v(110) " "Verilog HDL syntax error at hierarquiaMemoria.v(110) near text \"endmodule\";  expecting \"end\"" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/Aluno/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 110 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489592068619 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"input\";  expecting \"end\" hierarquiaMemoria.v(113) " "Verilog HDL syntax error at hierarquiaMemoria.v(113) near text \"input\";  expecting \"end\"" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/Aluno/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 113 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489592068619 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"<=\", or \"=\" hierarquiaMemoria.v(122) " "Verilog HDL syntax error at hierarquiaMemoria.v(122) near text \";\";  expecting \"<=\", or \"=\"" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/Aluno/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 122 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489592068619 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"always\";  expecting \"end\" hierarquiaMemoria.v(144) " "Verilog HDL syntax error at hierarquiaMemoria.v(144) near text \"always\";  expecting \"end\"" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/Aluno/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 144 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489592068619 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \"end\" hierarquiaMemoria.v(156) " "Verilog HDL syntax error at hierarquiaMemoria.v(156) near text \"endmodule\";  expecting \"end\"" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/Aluno/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 156 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489592068619 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"input\";  expecting \"end\" hierarquiaMemoria.v(163) " "Verilog HDL syntax error at hierarquiaMemoria.v(163) near text \"input\";  expecting \"end\"" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/Aluno/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 163 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489592068619 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"wire\";  expecting \"end\" hierarquiaMemoria.v(175) " "Verilog HDL syntax error at hierarquiaMemoria.v(175) near text \"wire\";  expecting \"end\"" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/Aluno/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 175 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489592068619 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"wire\";  expecting \"end\" hierarquiaMemoria.v(176) " "Verilog HDL syntax error at hierarquiaMemoria.v(176) near text \"wire\";  expecting \"end\"" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/Aluno/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 176 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489592068619 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"wire\";  expecting \"end\" hierarquiaMemoria.v(177) " "Verilog HDL syntax error at hierarquiaMemoria.v(177) near text \"wire\";  expecting \"end\"" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/Aluno/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 177 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489592068619 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"wire\";  expecting \"end\" hierarquiaMemoria.v(178) " "Verilog HDL syntax error at hierarquiaMemoria.v(178) near text \"wire\";  expecting \"end\"" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/Aluno/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 178 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489592068619 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"MCache1\";  expecting \"<=\", or \"=\" hierarquiaMemoria.v(181) " "Verilog HDL syntax error at hierarquiaMemoria.v(181) near text \"MCache1\";  expecting \"<=\", or \"=\"" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/Aluno/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 181 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489592068619 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"dispAddress1\";  expecting \"<=\", or \"=\" hierarquiaMemoria.v(186) " "Verilog HDL syntax error at hierarquiaMemoria.v(186) near text \"dispAddress1\";  expecting \"<=\", or \"=\"" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/Aluno/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 186 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489592068619 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"dispAddress0\";  expecting \"<=\", or \"=\" hierarquiaMemoria.v(187) " "Verilog HDL syntax error at hierarquiaMemoria.v(187) near text \"dispAddress0\";  expecting \"<=\", or \"=\"" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/Aluno/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 187 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489592068619 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"dispDataIn1\";  expecting \"<=\", or \"=\" hierarquiaMemoria.v(190) " "Verilog HDL syntax error at hierarquiaMemoria.v(190) near text \"dispDataIn1\";  expecting \"<=\", or \"=\"" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/Aluno/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 190 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489592068619 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"dispDataIn0\";  expecting \"<=\", or \"=\" hierarquiaMemoria.v(191) " "Verilog HDL syntax error at hierarquiaMemoria.v(191) near text \"dispDataIn0\";  expecting \"<=\", or \"=\"" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/Aluno/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 191 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489592068619 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"dispDataOut1\";  expecting \"<=\", or \"=\" hierarquiaMemoria.v(194) " "Verilog HDL syntax error at hierarquiaMemoria.v(194) near text \"dispDataOut1\";  expecting \"<=\", or \"=\"" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/Aluno/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 194 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489592068619 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"dispDataOut0\";  expecting \"<=\", or \"=\" hierarquiaMemoria.v(195) " "Verilog HDL syntax error at hierarquiaMemoria.v(195) near text \"dispDataOut0\";  expecting \"<=\", or \"=\"" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/Aluno/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 195 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489592068619 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \"end\" hierarquiaMemoria.v(196) " "Verilog HDL syntax error at hierarquiaMemoria.v(196) near text \"endmodule\";  expecting \"end\"" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/Aluno/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 196 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489592068619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hierarquiamemoria.v 0 0 " "Found 0 design units, including 0 entities, in source file hierarquiamemoria.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489592068635 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 18 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 18 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "465 " "Peak virtual memory: 465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489592068746 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 15 12:34:28 2017 " "Processing ended: Wed Mar 15 12:34:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489592068746 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489592068746 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489592068746 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489592068746 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 20 s 1  " "Quartus II Full Compilation was unsuccessful. 20 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489592069326 ""}
