{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695382795698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695382795698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 22 08:39:55 2023 " "Processing started: Fri Sep 22 08:39:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695382795698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695382795698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_02_01 -c lab_02_01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_02_01 -c lab_02_01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695382795699 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695382795789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695382795790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_HEX_7SEG_v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_HEX_7SEG_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_HEX_7SEG_v-conv_HEX_7SEG_v_arch " "Found design unit 1: conv_HEX_7SEG_v-conv_HEX_7SEG_v_arch" {  } { { "conv_HEX_7SEG_v.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/conv_HEX_7SEG_v.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695382801532 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_HEX_7SEG_v " "Found entity 1: conv_HEX_7SEG_v" {  } { { "conv_HEX_7SEG_v.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/conv_HEX_7SEG_v.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695382801532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695382801532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Timing_Reference.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Timing_Reference.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference-freq_div " "Found design unit 1: Timing_Reference-freq_div" {  } { { "Timing_Reference.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/Timing_Reference.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695382801532 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference " "Found entity 1: Timing_Reference" {  } { { "Timing_Reference.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/Timing_Reference.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695382801532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695382801532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_add_sub_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_add_sub_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_add_sub_b-four_bit_add_sub_b_arch " "Found design unit 1: four_bit_add_sub_b-four_bit_add_sub_b_arch" {  } { { "four_bit_add_sub_b.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/four_bit_add_sub_b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695382801532 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_add_sub_b " "Found entity 1: four_bit_add_sub_b" {  } { { "four_bit_add_sub_b.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/four_bit_add_sub_b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695382801532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695382801532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_sum_seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_sum_seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_sum_seven_seg-four_bit_sum_seven_seg_arch " "Found design unit 1: four_bit_sum_seven_seg-four_bit_sum_seven_seg_arch" {  } { { "four_bit_sum_seven_seg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/four_bit_sum_seven_seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695382801533 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_sum_seven_seg " "Found entity 1: four_bit_sum_seven_seg" {  } { { "four_bit_sum_seven_seg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/four_bit_sum_seven_seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695382801533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695382801533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_add-four_bit_add_arch " "Found design unit 1: four_bit_add-four_bit_add_arch" {  } { { "four_bit_add.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/four_bit_add.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695382801533 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_add " "Found entity 1: four_bit_add" {  } { { "four_bit_add.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/four_bit_add.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695382801533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695382801533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_inv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_inv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_inv-four_bit_inv_arch " "Found design unit 1: four_bit_inv-four_bit_inv_arch" {  } { { "four_bit_inv.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/four_bit_inv.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695382801533 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_inv " "Found entity 1: four_bit_inv" {  } { { "four_bit_inv.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/four_bit_inv.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695382801533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695382801533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_s-arc_add " "Found design unit 1: add_s-arc_add" {  } { { "add_s.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/add_s.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695382801533 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_s " "Found entity 1: add_s" {  } { { "add_s.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/add_s.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695382801533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695382801533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detVerInc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detVerInc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detVerInc-detVerInc_arch " "Found design unit 1: detVerInc-detVerInc_arch" {  } { { "detVerInc.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/detVerInc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695382801533 ""} { "Info" "ISGN_ENTITY_NAME" "1 detVerInc " "Found entity 1: detVerInc" {  } { { "detVerInc.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/detVerInc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695382801533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695382801533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countInc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countInc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countInc-countInc_arch " "Found design unit 1: countInc-countInc_arch" {  } { { "countInc.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/countInc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695382801534 ""} { "Info" "ISGN_ENTITY_NAME" "1 countInc " "Found entity 1: countInc" {  } { { "countInc.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/countInc.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695382801534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695382801534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoDigcountInc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twoDigcountInc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twoDigcountInc-twoDigcountInc_arch " "Found design unit 1: twoDigcountInc-twoDigcountInc_arch" {  } { { "twoDigcountInc.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/twoDigcountInc.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695382801534 ""} { "Info" "ISGN_ENTITY_NAME" "1 twoDigcountInc " "Found entity 1: twoDigcountInc" {  } { { "twoDigcountInc.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/twoDigcountInc.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695382801534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695382801534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detVerDec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detVerDec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detVerDec-detVerDec_arch " "Found design unit 1: detVerDec-detVerDec_arch" {  } { { "detVerDec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/detVerDec.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695382801534 ""} { "Info" "ISGN_ENTITY_NAME" "1 detVerDec " "Found entity 1: detVerDec" {  } { { "detVerDec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/detVerDec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695382801534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695382801534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countDec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countDec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countDec-countDec_arch " "Found design unit 1: countDec-countDec_arch" {  } { { "countDec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/countDec.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695382801534 ""} { "Info" "ISGN_ENTITY_NAME" "1 countDec " "Found entity 1: countDec" {  } { { "countDec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/countDec.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695382801534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695382801534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoDigcountDec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twoDigcountDec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twoDigcountDec-twoDigcountDec_arch " "Found design unit 1: twoDigcountDec-twoDigcountDec_arch" {  } { { "twoDigcountDec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/twoDigcountDec.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695382801534 ""} { "Info" "ISGN_ENTITY_NAME" "1 twoDigcountDec " "Found entity 1: twoDigcountDec" {  } { { "twoDigcountDec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/twoDigcountDec.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695382801534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695382801534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoDigcountDecComp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twoDigcountDecComp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twoDigcountDecComp-twoDigcountDecComp_arch " "Found design unit 1: twoDigcountDecComp-twoDigcountDecComp_arch" {  } { { "twoDigcountDecComp.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/twoDigcountDecComp.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695382801535 ""} { "Info" "ISGN_ENTITY_NAME" "1 twoDigcountDecComp " "Found entity 1: twoDigcountDecComp" {  } { { "twoDigcountDecComp.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/twoDigcountDecComp.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695382801535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695382801535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_02_01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab_02_01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_02_01-lab_02_01_arch " "Found design unit 1: lab_02_01-lab_02_01_arch" {  } { { "lab_02_01.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/lab_02_01.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695382801535 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab_02_01 " "Found entity 1: lab_02_01" {  } { { "lab_02_01.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/lab_02_01.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695382801535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695382801535 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab_02_01 " "Elaborating entity \"lab_02_01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695382801558 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_Co_s lab_02_01.vhd(43) " "Verilog HDL or VHDL warning at lab_02_01.vhd(43): object \"o_Co_s\" assigned a value but never read" {  } { { "lab_02_01.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/lab_02_01.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695382801559 "|lab_02_01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing_Reference Timing_Reference:aa " "Elaborating entity \"Timing_Reference\" for hierarchy \"Timing_Reference:aa\"" {  } { { "lab_02_01.vhd" "aa" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/lab_02_01.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695382801559 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Timing_Reference.vhd(27) " "VHDL Process Statement warning at Timing_Reference.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timing_Reference.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/Timing_Reference.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695382801559 "|lab_02_01|Timing_Reference:aa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoDigcountInc twoDigcountInc:a0 " "Elaborating entity \"twoDigcountInc\" for hierarchy \"twoDigcountInc:a0\"" {  } { { "lab_02_01.vhd" "a0" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/lab_02_01.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695382801560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countInc twoDigcountInc:a0\|countInc:a0 " "Elaborating entity \"countInc\" for hierarchy \"twoDigcountInc:a0\|countInc:a0\"" {  } { { "twoDigcountInc.vhd" "a0" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/twoDigcountInc.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695382801560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detVerInc twoDigcountInc:a0\|countInc:a0\|detVerInc:a2 " "Elaborating entity \"detVerInc\" for hierarchy \"twoDigcountInc:a0\|countInc:a0\|detVerInc:a2\"" {  } { { "countInc.vhd" "a2" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/countInc.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695382801560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoDigcountDecComp twoDigcountDecComp:a1 " "Elaborating entity \"twoDigcountDecComp\" for hierarchy \"twoDigcountDecComp:a1\"" {  } { { "lab_02_01.vhd" "a1" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/lab_02_01.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695382801561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_add_sub_b twoDigcountDecComp:a1\|four_bit_add_sub_b:a1 " "Elaborating entity \"four_bit_add_sub_b\" for hierarchy \"twoDigcountDecComp:a1\|four_bit_add_sub_b:a1\"" {  } { { "twoDigcountDecComp.vhd" "a1" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/twoDigcountDecComp.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695382801562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_inv twoDigcountDecComp:a1\|four_bit_add_sub_b:a1\|four_bit_inv:action_01 " "Elaborating entity \"four_bit_inv\" for hierarchy \"twoDigcountDecComp:a1\|four_bit_add_sub_b:a1\|four_bit_inv:action_01\"" {  } { { "four_bit_add_sub_b.vhd" "action_01" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/four_bit_add_sub_b.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695382801562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_add twoDigcountDecComp:a1\|four_bit_add_sub_b:a1\|four_bit_add:action_02 " "Elaborating entity \"four_bit_add\" for hierarchy \"twoDigcountDecComp:a1\|four_bit_add_sub_b:a1\|four_bit_add:action_02\"" {  } { { "four_bit_add_sub_b.vhd" "action_02" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/four_bit_add_sub_b.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695382801562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_s twoDigcountDecComp:a1\|four_bit_add_sub_b:a1\|four_bit_add:action_02\|add_s:\\gen:0:action " "Elaborating entity \"add_s\" for hierarchy \"twoDigcountDecComp:a1\|four_bit_add_sub_b:a1\|four_bit_add:action_02\|add_s:\\gen:0:action\"" {  } { { "four_bit_add.vhd" "\\gen:0:action" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/four_bit_add.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695382801563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_HEX_7SEG_v conv_HEX_7SEG_v:d0 " "Elaborating entity \"conv_HEX_7SEG_v\" for hierarchy \"conv_HEX_7SEG_v:d0\"" {  } { { "lab_02_01.vhd" "d0" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/lab_02_01.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695382801565 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Dec0\[7\] VCC " "Pin \"Dec0\[7\]\" is stuck at VCC" {  } { { "lab_02_01.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/lab_02_01.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695382801825 "|lab_02_01|Dec0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dec1\[7\] VCC " "Pin \"Dec1\[7\]\" is stuck at VCC" {  } { { "lab_02_01.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/lab_02_01.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695382801825 "|lab_02_01|Dec1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inc0\[7\] VCC " "Pin \"Inc0\[7\]\" is stuck at VCC" {  } { { "lab_02_01.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/lab_02_01.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695382801825 "|lab_02_01|Inc0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inc1\[7\] VCC " "Pin \"Inc1\[7\]\" is stuck at VCC" {  } { { "lab_02_01.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/lab_02_01.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695382801825 "|lab_02_01|Inc1[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1695382801825 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695382801865 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695382802100 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695382802100 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "146 " "Implemented 146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695382802115 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695382802115 ""} { "Info" "ICUT_CUT_TM_LCELLS" "112 " "Implemented 112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695382802115 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695382802115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1030 " "Peak virtual memory: 1030 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695382802119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 22 08:40:02 2023 " "Processing ended: Fri Sep 22 08:40:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695382802119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695382802119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695382802119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695382802119 ""}
