<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='470' ll='472' type='const uint32_t * llvm::TargetRegisterInfo::getNoPreservedMask() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='469'>/// Return a register mask that clobbers everything.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='1550' u='c' c='_ZNK4llvm17MachineBasicBlock19getBeginClobberMaskEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='1558' u='c' c='_ZNK4llvm17MachineBasicBlock17getEndClobberMaskEPKNS_18TargetRegisterInfoE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp' l='279' c='_ZNK4llvm19AArch64RegisterInfo18getNoPreservedMaskEv'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='152' c='_ZNK4llvm14SIRegisterInfo18getNoPreservedMaskEv'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='143' c='_ZNK4llvm19ARMBaseRegisterInfo18getNoPreservedMaskEv'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp' l='258' c='_ZNK4llvm15PPCRegisterInfo18getNoPreservedMaskEv'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp' l='117' c='_ZNK4llvm17RISCVRegisterInfo18getNoPreservedMaskEv'/>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegisterInfo.h' l='48' c='_ZNK4llvm23WebAssemblyRegisterInfo18getNoPreservedMaskEv'/>
<ovr f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='507' c='_ZNK4llvm15X86RegisterInfo18getNoPreservedMaskEv'/>
