/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [25:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_3z;
  wire [14:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_16z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(celloutsig_1_0z[4] | in_data[187]);
  assign celloutsig_1_5z = ~(celloutsig_1_4z | celloutsig_1_2z);
  reg [23:0] _02_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _02_ <= 24'h000000;
    else _02_ <= { in_data[58:40], celloutsig_0_10z, celloutsig_0_2z };
  assign out_data[55:32] = _02_;
  assign celloutsig_1_0z = in_data[120:106] & in_data[178:164];
  assign celloutsig_1_8z = celloutsig_1_3z[6:3] & celloutsig_1_0z[8:5];
  assign celloutsig_0_12z = out_data[44:33] === in_data[58:47];
  assign celloutsig_1_2z = celloutsig_1_1z[7:3] === in_data[144:140];
  assign celloutsig_1_9z = { celloutsig_1_0z[11:9], celloutsig_1_4z, celloutsig_1_2z } === in_data[101:97];
  assign celloutsig_1_10z = { celloutsig_1_0z[11:6], celloutsig_1_6z } === celloutsig_1_0z[14:4];
  assign celloutsig_1_11z = celloutsig_1_7z[8:3] === in_data[185:180];
  assign celloutsig_0_2z = in_data[74:61] > celloutsig_0_0z[25:12];
  assign celloutsig_0_1z = in_data[37:14] !== celloutsig_0_0z[23:0];
  assign celloutsig_0_10z = ~ celloutsig_0_3z[5:2];
  assign celloutsig_1_19z = | { celloutsig_1_4z, celloutsig_1_0z[14:1] };
  assign celloutsig_1_15z = { celloutsig_1_7z[11:8], celloutsig_1_2z } >> celloutsig_1_3z[7:3];
  assign celloutsig_1_16z = { celloutsig_1_1z[9], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z } <<< celloutsig_1_15z[3:0];
  assign celloutsig_1_6z = celloutsig_1_0z[14:10] - { celloutsig_1_0z[3:0], celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_16z[3:1], celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z } - { celloutsig_1_3z[8:3], celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_0_0z = in_data[31:6] ~^ in_data[88:63];
  assign celloutsig_1_1z = celloutsig_1_0z[14:3] ~^ celloutsig_1_0z[13:2];
  assign celloutsig_0_3z = celloutsig_0_0z[16:9] ^ { in_data[60:55], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_3z = celloutsig_1_1z[10:1] ^ in_data[116:107];
  assign celloutsig_1_7z = { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z } ^ { celloutsig_1_3z[9:1], celloutsig_1_6z };
  assign { out_data[139:128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z };
endmodule
