# PE Top Complete Design FileList for Verdi
# Generated for wave viewing and design analysis
# ============================================

# PE Core RTL Files (Complete Design)
+incdir+/root/.openclaw/workspace/project/apache_hw/design/pe_core/rtl
/root/.openclaw/workspace/project/apache_hw/design/pe_core/rtl/pe_top_enhanced.v
/root/.openclaw/workspace/project/apache_hw/design/pe_core/rtl/pe_core_complete.v
/root/.openclaw/workspace/project/apache_hw/design/pe_core/rtl/mac_array.v
/root/.openclaw/workspace/project/apache_hw/design/pe_core/rtl/activation_unit_simple.v
/root/.openclaw/workspace/project/apache_hw/design/pe_core/rtl/normalization_unit_simple.v
/root/.openclaw/workspace/project/apache_hw/design/pe_core/rtl/register_file.v
/root/.openclaw/workspace/project/apache_hw/design/pe_core/rtl/local_cache.v

# Utility RTL Files (Clock and Sync Components)
+incdir+/root/.openclaw/workspace/project/apache_hw/design/utils/rtl
/root/.openclaw/workspace/project/apache_hw/design/utils/rtl/clock_buffer.v
/root/.openclaw/workspace/project/apache_hw/design/utils/rtl/clock_divider.v
/root/.openclaw/workspace/project/apache_hw/design/utils/rtl/clock_gating.v
/root/.openclaw/workspace/project/apache_hw/design/utils/rtl/clock_mux.v
/root/.openclaw/workspace/project/apache_hw/design/utils/rtl/clock_switch.v
/root/.openclaw/workspace/project/apache_hw/design/utils/rtl/edge_detector.v
/root/.openclaw/workspace/project/apache_hw/design/utils/rtl/sync_cell.v

# Testbench Files
+incdir+/root/.openclaw/workspace/project/apache_hw/design/pe_core/rtl
/root/.openclaw/workspace/project/apache_hw/design/pe_core/rtl/tb_pe_enhanced.v
/root/.openclaw/workspace/project/apache_hw/design/pe_core/rtl/tb_pe_complete.v
