###############################################################
#  Generated by:      Cadence Tempus 21.17-s077_1
#  OS:                Linux x86_64(Host ID c2s)
#  Generated on:      Fri Jul 12 16:15:13 2024
#  Design:            single_port_ram
#  Command:           report_timing -early   -max_paths 100                         > ${reportDir}/hold_100.rpt
###############################################################
Path 1: MET Hold Check with Pin ram_1/mem_reg[5][0]/CP 
Endpoint:   ram_1/mem_reg[5][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[5][0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.658
  Arrival Time                  2.724
  Slack Time                    1.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[5][0]   CP ^         -       -      1.250    0.183  
      ram_1/mem_reg[5][0]   CP ^ -> Q v  dfnrq1  0.248  1.498    0.431  
      ram_1/g3654__1617     I1 v -> Z v  mx02d1  0.100  1.598    0.532  
      ram_1/FE_PHC44_n_163  I v -> Z v   dl03d1  1.126  2.724    1.658  
      ram_1/mem_reg[5][0]   D v          dfnrq1  0.000  2.724    1.658  
      -------------------------------------------------------------------
Path 2: MET Hold Check with Pin ram_1/mem_reg[7][5]/CP 
Endpoint:   ram_1/mem_reg[7][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[7][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.658
  Arrival Time                  2.727
  Slack Time                    1.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[7][5]   CP ^         -       -      1.250    0.180  
      ram_1/mem_reg[7][5]   CP ^ -> Q v  dfnrq1  0.250  1.500    0.431  
      ram_1/g3563__5107     I1 v -> Z v  mx02d1  0.102  1.603    0.533  
      ram_1/FE_PHC57_n_254  I v -> Z v   dl03d1  1.125  2.727    1.658  
      ram_1/mem_reg[7][5]   D v          dfnrq1  0.000  2.727    1.658  
      -------------------------------------------------------------------
Path 3: MET Hold Check with Pin ram_1/mem_reg[13][3]/CP 
Endpoint:   ram_1/mem_reg[13][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[13][3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.657
  Arrival Time                  2.728
  Slack Time                    1.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[13][3]  CP ^         -       -      1.250    0.179  
      ram_1/mem_reg[13][3]  CP ^ -> Q v  dfnrq1  0.253  1.503    0.433  
      ram_1/g3585__2346     I1 v -> Z v  mx02d1  0.098  1.601    0.531  
      ram_1/FE_PHC71_n_232  I v -> Z v   dl03d1  1.126  2.728    1.657  
      ram_1/mem_reg[13][3]  D v          dfnrq1  0.000  2.728    1.657  
      -------------------------------------------------------------------
Path 4: MET Hold Check with Pin ram_1/mem_reg[1][7]/CP 
Endpoint:   ram_1/mem_reg[1][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[1][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.727
  Slack Time                    1.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[1][7]   CP ^         -       -      1.250    0.179  
      ram_1/mem_reg[1][7]   CP ^ -> Q v  dfnrq1  0.249  1.499    0.428  
      ram_1/g3640__2883     I1 v -> Z v  mx02d1  0.098  1.596    0.526  
      ram_1/FE_PHC22_n_177  I v -> Z v   dl03d1  1.130  2.727    1.656  
      ram_1/mem_reg[1][7]   D v          dfnrq1  0.000  2.727    1.656  
      -------------------------------------------------------------------
Path 5: MET Hold Check with Pin ram_1/mem_reg[1][6]/CP 
Endpoint:   ram_1/mem_reg[1][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[1][6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.658
  Arrival Time                  2.729
  Slack Time                    1.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[1][6]   CP ^         -       -      1.250    0.179  
      ram_1/mem_reg[1][6]   CP ^ -> Q v  dfnrq1  0.251  1.501    0.430  
      ram_1/g3639__9945     I1 v -> Z v  mx02d1  0.103  1.604    0.533  
      ram_1/FE_PHC21_n_178  I v -> Z v   dl03d1  1.125  2.729    1.658  
      ram_1/mem_reg[1][6]   D v          dfnrq1  0.000  2.729    1.658  
      -------------------------------------------------------------------
Path 6: MET Hold Check with Pin ram_1/mem_reg[12][5]/CP 
Endpoint:   ram_1/mem_reg[12][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[12][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.657
  Arrival Time                  2.729
  Slack Time                    1.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      --------------------------------------------------------------------
      Instance               Arc          Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      ram_1/mem_reg[12][5]   CP ^         -       -      1.250    0.178  
      ram_1/mem_reg[12][5]   CP ^ -> Q v  dfnrq1  0.253  1.503    0.431  
      ram_1/g3670__1666      I0 v -> Z v  mx02d1  0.099  1.601    0.529  
      ram_1/FE_PHC112_n_147  I v -> Z v   dl03d1  1.128  2.729    1.657  
      ram_1/mem_reg[12][5]   D v          dfnrq1  0.000  2.729    1.657  
      --------------------------------------------------------------------
Path 7: MET Hold Check with Pin ram_1/mem_reg[5][5]/CP 
Endpoint:   ram_1/mem_reg[5][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[5][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.728
  Slack Time                    1.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[5][5]   CP ^         -       -      1.250    0.178  
      ram_1/mem_reg[5][5]   CP ^ -> Q v  dfnrq1  0.250  1.500    0.428  
      ram_1/g3627__2802     I1 v -> Z v  mx02d1  0.098  1.598    0.526  
      ram_1/FE_PHC48_n_190  I v -> Z v   dl03d1  1.130  2.728    1.656  
      ram_1/mem_reg[5][5]   D v          dfnrq1  0.000  2.728    1.656  
      -------------------------------------------------------------------
Path 8: MET Hold Check with Pin ram_1/mem_reg[11][5]/CP 
Endpoint:   ram_1/mem_reg[11][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[11][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.657
  Arrival Time                  2.730
  Slack Time                    1.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[11][5]  CP ^         -       -      1.250    0.178  
      ram_1/mem_reg[11][5]  CP ^ -> Q v  dfnrq1  0.250  1.500    0.427  
      ram_1/g3603__7098     I1 v -> Z v  mx02d1  0.103  1.603    0.531  
      ram_1/FE_PHC75_n_214  I v -> Z v   dl03d1  1.127  2.730    1.657  
      ram_1/mem_reg[11][5]  D v          dfnrq1  0.000  2.730    1.657  
      -------------------------------------------------------------------
Path 9: MET Hold Check with Pin ram_1/mem_reg[9][1]/CP 
Endpoint:   ram_1/mem_reg[9][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[9][1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.658
  Arrival Time                  2.731
  Slack Time                    1.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[9][1]   CP ^         -       -      1.250    0.178  
      ram_1/mem_reg[9][1]   CP ^ -> Q v  dfnrq1  0.251  1.501    0.428  
      ram_1/g3658__8246     I1 v -> Z v  mx02d1  0.104  1.605    0.533  
      ram_1/FE_PHC41_n_159  I v -> Z v   dl03d1  1.125  2.731    1.658  
      ram_1/mem_reg[9][1]   D v          dfnrq1  0.000  2.731    1.658  
      -------------------------------------------------------------------
Path 10: MET Hold Check with Pin ram_1/mem_reg[13][7]/CP 
Endpoint:   ram_1/mem_reg[13][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[13][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.657
  Arrival Time                  2.729
  Slack Time                    1.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[13][7]  CP ^         -       -      1.250    0.177  
      ram_1/mem_reg[13][7]  CP ^ -> Q v  dfnrq1  0.250  1.500    0.428  
      ram_1/g3589__5477     I1 v -> Z v  mx02d1  0.101  1.601    0.528  
      ram_1/FE_PHC72_n_228  I v -> Z v   dl03d1  1.128  2.729    1.657  
      ram_1/mem_reg[13][7]  D v          dfnrq1  0.000  2.729    1.657  
      -------------------------------------------------------------------
Path 11: MET Hold Check with Pin ram_1/mem_reg[11][7]/CP 
Endpoint:   ram_1/mem_reg[11][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[11][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.657
  Arrival Time                  2.730
  Slack Time                    1.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[11][7]  CP ^         -       -      1.250    0.177  
      ram_1/mem_reg[11][7]  CP ^ -> Q v  dfnrq1  0.251  1.501    0.428  
      ram_1/g3605__1881     I1 v -> Z v  mx02d1  0.102  1.603    0.531  
      ram_1/FE_PHC79_n_212  I v -> Z v   dl03d1  1.127  2.730    1.657  
      ram_1/mem_reg[11][7]  D v          dfnrq1  0.000  2.730    1.657  
      -------------------------------------------------------------------
Path 12: MET Hold Check with Pin ram_1/mem_reg[15][6]/CP 
Endpoint:   ram_1/mem_reg[15][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[15][6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.729
  Slack Time                    1.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      --------------------------------------------------------------------
      Instance               Arc          Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      ram_1/mem_reg[15][6]   CP ^         -       -      1.250    0.177  
      ram_1/mem_reg[15][6]   CP ^ -> Q v  dfnrq1  0.250  1.500    0.427  
      ram_1/g3620__6260      I0 v -> Z v  mx02d1  0.100  1.599    0.527  
      ram_1/FE_PHC145_n_197  I v -> Z v   dl03d1  1.130  2.729    1.656  
      ram_1/mem_reg[15][6]   D v          dfnrq1  0.000  2.729    1.656  
      --------------------------------------------------------------------
Path 13: MET Hold Check with Pin ram_1/mem_reg[3][6]/CP 
Endpoint:   ram_1/mem_reg[3][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[3][6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.658
  Arrival Time                  2.731
  Slack Time                    1.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[3][6]   CP ^         -       -      1.250    0.177  
      ram_1/mem_reg[3][6]   CP ^ -> Q v  dfnrq1  0.251  1.501    0.428  
      ram_1/g3647__5107     I1 v -> Z v  mx02d1  0.104  1.605    0.532  
      ram_1/FE_PHC64_n_170  I v -> Z v   dl03d1  1.126  2.731    1.658  
      ram_1/mem_reg[3][6]   D v          dfnrq1  0.000  2.731    1.658  
      -------------------------------------------------------------------
Path 14: MET Hold Check with Pin ram_1/mem_reg[11][3]/CP 
Endpoint:   ram_1/mem_reg[11][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[11][3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.729
  Slack Time                    1.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[11][3]  CP ^         -       -      1.250    0.177  
      ram_1/mem_reg[11][3]  CP ^ -> Q v  dfnrq1  0.248  1.498    0.425  
      ram_1/g3601__5122     I1 v -> Z v  mx02d1  0.100  1.599    0.526  
      ram_1/FE_PHC80_n_216  I v -> Z v   dl03d1  1.130  2.729    1.656  
      ram_1/mem_reg[11][3]  D v          dfnrq1  0.000  2.729    1.656  
      -------------------------------------------------------------------
Path 15: MET Hold Check with Pin ram_1/mem_reg[1][5]/CP 
Endpoint:   ram_1/mem_reg[1][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[1][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.730
  Slack Time                    1.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[1][5]   CP ^         -       -      1.250    0.177  
      ram_1/mem_reg[1][5]   CP ^ -> Q v  dfnrq1  0.249  1.499    0.426  
      ram_1/g3638__9315     I1 v -> Z v  mx02d1  0.101  1.600    0.527  
      ram_1/FE_PHC25_n_179  I v -> Z v   dl03d1  1.130  2.730    1.656  
      ram_1/mem_reg[1][5]   D v          dfnrq1  0.000  2.730    1.656  
      -------------------------------------------------------------------
Path 16: MET Hold Check with Pin ram_1/mem_reg[11][0]/CP 
Endpoint:   ram_1/mem_reg[11][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[11][0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.658
  Arrival Time                  2.732
  Slack Time                    1.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[11][0]  CP ^         -       -      1.250    0.176  
      ram_1/mem_reg[11][0]  CP ^ -> Q v  dfnrq1  0.251  1.501    0.427  
      ram_1/g3598__1617     I1 v -> Z v  mx02d1  0.106  1.607    0.533  
      ram_1/FE_PHC82_n_219  I v -> Z v   dl03d1  1.125  2.732    1.658  
      ram_1/mem_reg[11][0]  D v          dfnrq1  0.000  2.732    1.658  
      -------------------------------------------------------------------
Path 17: MET Hold Check with Pin ram_1/mem_reg[9][4]/CP 
Endpoint:   ram_1/mem_reg[9][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[9][4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.731
  Slack Time                    1.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[9][4]   CP ^         -       -      1.250    0.175  
      ram_1/mem_reg[9][4]   CP ^ -> Q v  dfnrq1  0.252  1.502    0.427  
      ram_1/g3661__1881     I1 v -> Z v  mx02d1  0.100  1.602    0.527  
      ram_1/FE_PHC33_n_156  I v -> Z v   dl03d1  1.130  2.731    1.656  
      ram_1/mem_reg[9][4]   D v          dfnrq1  0.000  2.731    1.656  
      -------------------------------------------------------------------
Path 18: MET Hold Check with Pin ram_1/mem_reg[9][5]/CP 
Endpoint:   ram_1/mem_reg[9][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[9][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.731
  Slack Time                    1.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[9][5]   CP ^         -       -      1.250    0.175  
      ram_1/mem_reg[9][5]   CP ^ -> Q v  dfnrq1  0.251  1.501    0.426  
      ram_1/g3662__5115     I1 v -> Z v  mx02d1  0.100  1.602    0.526  
      ram_1/FE_PHC31_n_155  I v -> Z v   dl03d1  1.130  2.731    1.656  
      ram_1/mem_reg[9][5]   D v          dfnrq1  0.000  2.731    1.656  
      -------------------------------------------------------------------
Path 19: MET Hold Check with Pin ram_1/mem_reg[5][3]/CP 
Endpoint:   ram_1/mem_reg[5][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[5][3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.731
  Slack Time                    1.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[5][3]   CP ^         -       -      1.250    0.175  
      ram_1/mem_reg[5][3]   CP ^ -> Q v  dfnrq1  0.249  1.499    0.424  
      ram_1/g3625__3680     I1 v -> Z v  mx02d1  0.102  1.602    0.527  
      ram_1/FE_PHC49_n_192  I v -> Z v   dl03d1  1.130  2.731    1.656  
      ram_1/mem_reg[5][3]   D v          dfnrq1  0.000  2.731    1.656  
      -------------------------------------------------------------------
Path 20: MET Hold Check with Pin ram_1/mem_reg[10][7]/CP 
Endpoint:   ram_1/mem_reg[10][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[10][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.657
  Arrival Time                  2.733
  Slack Time                    1.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      --------------------------------------------------------------------
      Instance               Arc          Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      ram_1/mem_reg[10][7]   CP ^         -       -      1.250    0.175  
      ram_1/mem_reg[10][7]   CP ^ -> Q v  dfnrq1  0.250  1.500    0.424  
      ram_1/g3637__6161      I0 v -> Z v  mx02d1  0.106  1.606    0.530  
      ram_1/FE_PHC133_n_180  I v -> Z v   dl03d1  1.127  2.733    1.657  
      ram_1/mem_reg[10][7]   D v          dfnrq1  0.000  2.733    1.657  
      --------------------------------------------------------------------
Path 21: MET Hold Check with Pin ram_1/mem_reg[5][4]/CP 
Endpoint:   ram_1/mem_reg[5][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[5][4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.657
  Arrival Time                  2.733
  Slack Time                    1.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[5][4]   CP ^         -       -      1.250    0.175  
      ram_1/mem_reg[5][4]   CP ^ -> Q v  dfnrq1  0.251  1.501    0.425  
      ram_1/g3626__1617     I1 v -> Z v  mx02d1  0.105  1.605    0.530  
      ram_1/FE_PHC45_n_191  I v -> Z v   dl03d1  1.127  2.733    1.657  
      ram_1/mem_reg[5][4]   D v          dfnrq1  0.000  2.733    1.657  
      -------------------------------------------------------------------
Path 22: MET Hold Check with Pin ram_1/mem_reg[8][7]/CP 
Endpoint:   ram_1/mem_reg[8][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[8][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.658
  Arrival Time                  2.734
  Slack Time                    1.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      --------------------------------------------------------------------
      Instance               Arc          Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      ram_1/mem_reg[8][7]    CP ^         -       -      1.250    0.174  
      ram_1/mem_reg[8][7]    CP ^ -> Q v  dfnrq1  0.252  1.502    0.427  
      ram_1/g3573__5122      I0 v -> Z v  mx02d1  0.106  1.608    0.532  
      ram_1/FE_PHC130_n_244  I v -> Z v   dl03d1  1.126  2.734    1.658  
      ram_1/mem_reg[8][7]    D v          dfnrq1  0.000  2.734    1.658  
      --------------------------------------------------------------------
Path 23: MET Hold Check with Pin ram_1/mem_reg[1][3]/CP 
Endpoint:   ram_1/mem_reg[1][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[1][3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.655
  Arrival Time                  2.731
  Slack Time                    1.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[1][3]   CP ^         -       -      1.250    0.174  
      ram_1/mem_reg[1][3]   CP ^ -> Q v  dfnrq1  0.251  1.501    0.425  
      ram_1/g3684__1705     I1 v -> Z v  mx02d1  0.098  1.599    0.523  
      ram_1/FE_PHC23_n_133  I v -> Z v   dl03d1  1.132  2.731    1.655  
      ram_1/mem_reg[1][3]   D v          dfnrq1  0.000  2.731    1.655  
      -------------------------------------------------------------------
Path 24: MET Hold Check with Pin ram_1/mem_reg[0][7]/CP 
Endpoint:   ram_1/mem_reg[0][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[0][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.732
  Slack Time                    1.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[0][7]   CP ^         -       -      1.250    0.174  
      ram_1/mem_reg[0][7]   CP ^ -> Q v  dfnrq1  0.251  1.501    0.426  
      ram_1/g3617__5477     I1 v -> Z v  mx02d1  0.101  1.602    0.526  
      ram_1/FE_PHC37_n_200  I v -> Z v   dl03d1  1.130  2.732    1.656  
      ram_1/mem_reg[0][7]   D v          dfnrq1  0.000  2.732    1.656  
      -------------------------------------------------------------------
Path 25: MET Hold Check with Pin ram_1/mem_reg[0][2]/CP 
Endpoint:   ram_1/mem_reg[0][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[0][2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.733
  Slack Time                    1.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[0][2]   CP ^         -       -      1.250    0.173  
      ram_1/mem_reg[0][2]   CP ^ -> Q v  dfnrq1  0.250  1.500    0.423  
      ram_1/g3609__6161     I1 v -> Z v  mx02d1  0.103  1.602    0.526  
      ram_1/FE_PHC35_n_208  I v -> Z v   dl03d1  1.130  2.733    1.656  
      ram_1/mem_reg[0][2]   D v          dfnrq1  0.000  2.733    1.656  
      -------------------------------------------------------------------
Path 26: MET Hold Check with Pin ram_1/mem_reg[9][6]/CP 
Endpoint:   ram_1/mem_reg[9][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[9][6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.733
  Slack Time                    1.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[9][6]   CP ^         -       -      1.250    0.173  
      ram_1/mem_reg[9][6]   CP ^ -> Q v  dfnrq1  0.249  1.499    0.423  
      ram_1/g3663__7482     I1 v -> Z v  mx02d1  0.102  1.602    0.525  
      ram_1/FE_PHC29_n_154  I v -> Z v   dl03d1  1.131  2.733    1.656  
      ram_1/mem_reg[9][6]   D v          dfnrq1  0.000  2.733    1.656  
      -------------------------------------------------------------------
Path 27: MET Hold Check with Pin ram_1/mem_reg[13][0]/CP 
Endpoint:   ram_1/mem_reg[13][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[13][0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.657
  Arrival Time                  2.733
  Slack Time                    1.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[13][0]  CP ^         -       -      1.250    0.173  
      ram_1/mem_reg[13][0]  CP ^ -> Q v  dfnrq1  0.252  1.502    0.425  
      ram_1/g3582__9315     I1 v -> Z v  mx02d1  0.102  1.604    0.527  
      ram_1/FE_PHC69_n_235  I v -> Z v   dl03d1  1.129  2.733    1.657  
      ram_1/mem_reg[13][0]  D v          dfnrq1  0.000  2.733    1.657  
      -------------------------------------------------------------------
Path 28: MET Hold Check with Pin ram_1/mem_reg[4][1]/CP 
Endpoint:   ram_1/mem_reg[4][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[4][1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.733
  Slack Time                    1.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      --------------------------------------------------------------------
      Instance               Arc          Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      ram_1/mem_reg[4][1]    CP ^         -       -      1.250    0.173  
      ram_1/mem_reg[4][1]    CP ^ -> Q v  dfnrq1  0.250  1.500    0.423  
      ram_1/g3591__5107      I0 v -> Z v  mx02d1  0.102  1.602    0.525  
      ram_1/FE_PHC101_n_226  I v -> Z v   dl03d1  1.131  2.733    1.656  
      ram_1/mem_reg[4][1]    D v          dfnrq1  0.000  2.733    1.656  
      --------------------------------------------------------------------
Path 29: MET Hold Check with Pin ram_1/mem_reg[14][0]/CP 
Endpoint:   ram_1/mem_reg[14][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[14][0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.733
  Slack Time                    1.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      --------------------------------------------------------------------
      Instance               Arc          Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      ram_1/mem_reg[14][0]   CP ^         -       -      1.250    0.173  
      ram_1/mem_reg[14][0]   CP ^ -> Q v  dfnrq1  0.250  1.500    0.423  
      ram_1/g3673__5477      I0 v -> Z v  mx02d1  0.103  1.603    0.526  
      ram_1/FE_PHC131_n_144  I v -> Z v   dl03d1  1.130  2.733    1.656  
      ram_1/mem_reg[14][0]   D v          dfnrq1  0.000  2.733    1.656  
      --------------------------------------------------------------------
Path 30: MET Hold Check with Pin ram_1/mem_reg[12][1]/CP 
Endpoint:   ram_1/mem_reg[12][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[12][1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.658
  Arrival Time                  2.735
  Slack Time                    1.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      --------------------------------------------------------------------
      Instance               Arc          Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      ram_1/mem_reg[12][1]   CP ^         -       -      1.250    0.173  
      ram_1/mem_reg[12][1]   CP ^ -> Q v  dfnrq1  0.253  1.503    0.426  
      ram_1/g3666__9315      I0 v -> Z v  mx02d1  0.106  1.610    0.533  
      ram_1/FE_PHC126_n_151  I v -> Z v   dl03d1  1.125  2.735    1.658  
      ram_1/mem_reg[12][1]   D v          dfnrq1  0.000  2.735    1.658  
      --------------------------------------------------------------------
Path 31: MET Hold Check with Pin ram_1/mem_reg[13][5]/CP 
Endpoint:   ram_1/mem_reg[13][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[13][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.734
  Slack Time                    1.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[13][5]  CP ^         -       -      1.250    0.173  
      ram_1/mem_reg[13][5]  CP ^ -> Q v  dfnrq1  0.252  1.502    0.425  
      ram_1/g3587__7410     I1 v -> Z v  mx02d1  0.101  1.603    0.526  
      ram_1/FE_PHC73_n_230  I v -> Z v   dl03d1  1.130  2.734    1.656  
      ram_1/mem_reg[13][5]  D v          dfnrq1  0.000  2.734    1.656  
      -------------------------------------------------------------------
Path 32: MET Hold Check with Pin ram_1/mem_reg[0][3]/CP 
Endpoint:   ram_1/mem_reg[0][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[0][3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.733
  Slack Time                    1.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[0][3]   CP ^         -       -      1.250    0.173  
      ram_1/mem_reg[0][3]   CP ^ -> Q v  dfnrq1  0.250  1.500    0.423  
      ram_1/g3610__9315     I1 v -> Z v  mx02d1  0.102  1.602    0.524  
      ram_1/FE_PHC42_n_207  I v -> Z v   dl03d1  1.131  2.733    1.656  
      ram_1/mem_reg[0][3]   D v          dfnrq1  0.000  2.733    1.656  
      -------------------------------------------------------------------
Path 33: MET Hold Check with Pin ram_1/mem_reg[12][3]/CP 
Endpoint:   ram_1/mem_reg[12][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[12][3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.734
  Slack Time                    1.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      --------------------------------------------------------------------
      Instance               Arc          Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      ram_1/mem_reg[12][3]   CP ^         -       -      1.250    0.173  
      ram_1/mem_reg[12][3]   CP ^ -> Q v  dfnrq1  0.252  1.502    0.424  
      ram_1/g3668__2883      I0 v -> Z v  mx02d1  0.103  1.604    0.527  
      ram_1/FE_PHC108_n_149  I v -> Z v   dl03d1  1.130  2.734    1.656  
      ram_1/mem_reg[12][3]   D v          dfnrq1  0.000  2.734    1.656  
      --------------------------------------------------------------------
Path 34: MET Hold Check with Pin ram_1/mem_reg[5][2]/CP 
Endpoint:   ram_1/mem_reg[5][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[5][2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.734
  Slack Time                    1.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[5][2]   CP ^         -       -      1.250    0.173  
      ram_1/mem_reg[5][2]   CP ^ -> Q v  dfnrq1  0.251  1.501    0.424  
      ram_1/g3624__6783     I1 v -> Z v  mx02d1  0.102  1.603    0.525  
      ram_1/FE_PHC46_n_193  I v -> Z v   dl03d1  1.131  2.734    1.656  
      ram_1/mem_reg[5][2]   D v          dfnrq1  0.000  2.734    1.656  
      -------------------------------------------------------------------
Path 35: MET Hold Check with Pin ram_1/mem_reg[6][6]/CP 
Endpoint:   ram_1/mem_reg[6][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[6][6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.734
  Slack Time                    1.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[6][6]   CP ^         -       -      1.250    0.172  
      ram_1/mem_reg[6][6]   CP ^ -> Q v  dfnrq1  0.251  1.501    0.423  
      ram_1/g3655__2802     I0 v -> Z v  mx02d1  0.103  1.604    0.526  
      ram_1/FE_PHC88_n_162  I v -> Z v   dl03d1  1.130  2.734    1.656  
      ram_1/mem_reg[6][6]   D v          dfnrq1  0.000  2.734    1.656  
      -------------------------------------------------------------------
Path 36: MET Hold Check with Pin ram_1/mem_reg[1][4]/CP 
Endpoint:   ram_1/mem_reg[1][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[1][4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.655
  Arrival Time                  2.733
  Slack Time                    1.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[1][4]   CP ^         -       -      1.250    0.172  
      ram_1/mem_reg[1][4]   CP ^ -> Q v  dfnrq1  0.248  1.498    0.420  
      ram_1/g3685__5122     I1 v -> Z v  mx02d1  0.102  1.600    0.522  
      ram_1/FE_PHC20_n_132  I v -> Z v   dl03d1  1.133  2.733    1.655  
      ram_1/mem_reg[1][4]   D v          dfnrq1  0.000  2.733    1.655  
      -------------------------------------------------------------------
Path 37: MET Hold Check with Pin ram_1/mem_reg[11][6]/CP 
Endpoint:   ram_1/mem_reg[11][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[11][6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.734
  Slack Time                    1.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[11][6]  CP ^         -       -      1.250    0.172  
      ram_1/mem_reg[11][6]  CP ^ -> Q v  dfnrq1  0.250  1.500    0.422  
      ram_1/g3604__6131     I1 v -> Z v  mx02d1  0.102  1.602    0.524  
      ram_1/FE_PHC77_n_213  I v -> Z v   dl03d1  1.132  2.734    1.656  
      ram_1/mem_reg[11][6]  D v          dfnrq1  0.000  2.734    1.656  
      -------------------------------------------------------------------
Path 38: MET Hold Check with Pin ram_1/mem_reg[6][7]/CP 
Endpoint:   ram_1/mem_reg[6][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[6][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.735
  Slack Time                    1.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[6][7]   CP ^         -       -      1.250    0.172  
      ram_1/mem_reg[6][7]   CP ^ -> Q v  dfnrq1  0.254  1.504    0.425  
      ram_1/g3656__1705     I0 v -> Z v  mx02d1  0.101  1.605    0.526  
      ram_1/FE_PHC84_n_161  I v -> Z v   dl03d1  1.130  2.735    1.656  
      ram_1/mem_reg[6][7]   D v          dfnrq1  0.000  2.735    1.656  
      -------------------------------------------------------------------
Path 39: MET Hold Check with Pin ram_1/mem_reg[9][7]/CP 
Endpoint:   ram_1/mem_reg[9][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[9][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.735
  Slack Time                    1.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[9][7]   CP ^         -       -      1.250    0.171  
      ram_1/mem_reg[9][7]   CP ^ -> Q v  dfnrq1  0.250  1.500    0.422  
      ram_1/g3664__4733     I1 v -> Z v  mx02d1  0.103  1.604    0.525  
      ram_1/FE_PHC38_n_153  I v -> Z v   dl03d1  1.131  2.735    1.656  
      ram_1/mem_reg[9][7]   D v          dfnrq1  0.000  2.735    1.656  
      -------------------------------------------------------------------
Path 40: MET Hold Check with Pin ram_1/mem_reg[0][1]/CP 
Endpoint:   ram_1/mem_reg[0][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[0][1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.735
  Slack Time                    1.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[0][1]   CP ^         -       -      1.250    0.171  
      ram_1/mem_reg[0][1]   CP ^ -> Q v  dfnrq1  0.252  1.502    0.423  
      ram_1/g3608__4733     I1 v -> Z v  mx02d1  0.102  1.605    0.526  
      ram_1/FE_PHC36_n_209  I v -> Z v   dl03d1  1.130  2.735    1.656  
      ram_1/mem_reg[0][1]   D v          dfnrq1  0.000  2.735    1.656  
      -------------------------------------------------------------------
Path 41: MET Hold Check with Pin ram_1/mem_reg[0][5]/CP 
Endpoint:   ram_1/mem_reg[0][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[0][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.735
  Slack Time                    1.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[0][5]   CP ^         -       -      1.250    0.171  
      ram_1/mem_reg[0][5]   CP ^ -> Q v  dfnrq1  0.251  1.501    0.423  
      ram_1/g3612__2883     I1 v -> Z v  mx02d1  0.103  1.604    0.525  
      ram_1/FE_PHC32_n_205  I v -> Z v   dl03d1  1.131  2.735    1.656  
      ram_1/mem_reg[0][5]   D v          dfnrq1  0.000  2.735    1.656  
      -------------------------------------------------------------------
Path 42: MET Hold Check with Pin ram_1/mem_reg[9][0]/CP 
Endpoint:   ram_1/mem_reg[9][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[9][0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.735
  Slack Time                    1.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[9][0]   CP ^         -       -      1.250    0.171  
      ram_1/mem_reg[9][0]   CP ^ -> Q v  dfnrq1  0.252  1.502    0.423  
      ram_1/g3657__5122     I1 v -> Z v  mx02d1  0.103  1.605    0.526  
      ram_1/FE_PHC43_n_160  I v -> Z v   dl03d1  1.130  2.735    1.656  
      ram_1/mem_reg[9][0]   D v          dfnrq1  0.000  2.735    1.656  
      -------------------------------------------------------------------
Path 43: MET Hold Check with Pin ram_1/mem_reg[8][4]/CP 
Endpoint:   ram_1/mem_reg[8][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[8][4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.735
  Slack Time                    1.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      --------------------------------------------------------------------
      Instance               Arc          Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      ram_1/mem_reg[8][4]    CP ^         -       -      1.250    0.171  
      ram_1/mem_reg[8][4]    CP ^ -> Q v  dfnrq1  0.252  1.502    0.422  
      ram_1/g3570__1617      I0 v -> Z v  mx02d1  0.103  1.605    0.526  
      ram_1/FE_PHC138_n_247  I v -> Z v   dl03d1  1.131  2.735    1.656  
      ram_1/mem_reg[8][4]    D v          dfnrq1  0.000  2.735    1.656  
      --------------------------------------------------------------------
Path 44: MET Hold Check with Pin ram_1/mem_reg[3][3]/CP 
Endpoint:   ram_1/mem_reg[3][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[3][3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.735
  Slack Time                    1.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[3][3]   CP ^         -       -      1.250    0.171  
      ram_1/mem_reg[3][3]   CP ^ -> Q v  dfnrq1  0.249  1.499    0.419  
      ram_1/g3644__6417     I1 v -> Z v  mx02d1  0.104  1.602    0.523  
      ram_1/FE_PHC60_n_173  I v -> Z v   dl03d1  1.133  2.735    1.656  
      ram_1/mem_reg[3][3]   D v          dfnrq1  0.000  2.735    1.656  
      -------------------------------------------------------------------
Path 45: MET Hold Check with Pin ram_1/mem_reg[11][4]/CP 
Endpoint:   ram_1/mem_reg[11][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[11][4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.736
  Slack Time                    1.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[11][4]  CP ^         -       -      1.250    0.171  
      ram_1/mem_reg[11][4]  CP ^ -> Q v  dfnrq1  0.253  1.503    0.424  
      ram_1/g3602__8246     I1 v -> Z v  mx02d1  0.102  1.606    0.526  
      ram_1/FE_PHC78_n_215  I v -> Z v   dl03d1  1.130  2.736    1.656  
      ram_1/mem_reg[11][4]  D v          dfnrq1  0.000  2.736    1.656  
      -------------------------------------------------------------------
Path 46: MET Hold Check with Pin ram_1/mem_reg[7][6]/CP 
Endpoint:   ram_1/mem_reg[7][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[7][6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.655
  Arrival Time                  2.735
  Slack Time                    1.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[7][6]   CP ^         -       -      1.250    0.170  
      ram_1/mem_reg[7][6]   CP ^ -> Q v  dfnrq1  0.250  1.500    0.420  
      ram_1/g3564__6260     I1 v -> Z v  mx02d1  0.100  1.600    0.520  
      ram_1/FE_PHC55_n_253  I v -> Z v   dl03d1  1.135  2.735    1.655  
      ram_1/mem_reg[7][6]   D v          dfnrq1  0.000  2.735    1.655  
      -------------------------------------------------------------------
Path 47: MET Hold Check with Pin ram_1/mem_reg[7][0]/CP 
Endpoint:   ram_1/mem_reg[7][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[7][0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.736
  Slack Time                    1.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[7][0]   CP ^         -       -      1.250    0.170  
      ram_1/mem_reg[7][0]   CP ^ -> Q v  dfnrq1  0.251  1.501    0.421  
      ram_1/g3590__2398     I1 v -> Z v  mx02d1  0.104  1.605    0.525  
      ram_1/FE_PHC63_n_227  I v -> Z v   dl03d1  1.131  2.736    1.656  
      ram_1/mem_reg[7][0]   D v          dfnrq1  0.000  2.736    1.656  
      -------------------------------------------------------------------
Path 48: MET Hold Check with Pin ram_1/mem_reg[13][1]/CP 
Endpoint:   ram_1/mem_reg[13][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[13][1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.736
  Slack Time                    1.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[13][1]  CP ^         -       -      1.250    0.170  
      ram_1/mem_reg[13][1]  CP ^ -> Q v  dfnrq1  0.251  1.501    0.421  
      ram_1/g3583__9945     I1 v -> Z v  mx02d1  0.104  1.605    0.525  
      ram_1/FE_PHC74_n_234  I v -> Z v   dl03d1  1.131  2.736    1.656  
      ram_1/mem_reg[13][1]  D v          dfnrq1  0.000  2.736    1.656  
      -------------------------------------------------------------------
Path 49: MET Hold Check with Pin ram_1/mem_reg[4][3]/CP 
Endpoint:   ram_1/mem_reg[4][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[4][3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.736
  Slack Time                    1.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      --------------------------------------------------------------------
      Instance               Arc          Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      ram_1/mem_reg[4][3]    CP ^         -       -      1.250    0.170  
      ram_1/mem_reg[4][3]    CP ^ -> Q v  dfnrq1  0.253  1.503    0.423  
      ram_1/g3593__4319      I0 v -> Z v  mx02d1  0.103  1.606    0.526  
      ram_1/FE_PHC104_n_224  I v -> Z v   dl03d1  1.130  2.736    1.656  
      ram_1/mem_reg[4][3]    D v          dfnrq1  0.000  2.736    1.656  
      --------------------------------------------------------------------
Path 50: MET Hold Check with Pin ram_1/mem_reg[5][7]/CP 
Endpoint:   ram_1/mem_reg[5][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[5][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.737
  Slack Time                    1.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[5][7]   CP ^         -       -      1.250    0.170  
      ram_1/mem_reg[5][7]   CP ^ -> Q v  dfnrq1  0.252  1.502    0.421  
      ram_1/g3629__5122     I1 v -> Z v  mx02d1  0.104  1.606    0.526  
      ram_1/FE_PHC50_n_188  I v -> Z v   dl03d1  1.131  2.737    1.656  
      ram_1/mem_reg[5][7]   D v          dfnrq1  0.000  2.737    1.656  
      -------------------------------------------------------------------
Path 51: MET Hold Check with Pin ram_1/mem_reg[13][4]/CP 
Endpoint:   ram_1/mem_reg[13][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[13][4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.736
  Slack Time                    1.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[13][4]  CP ^         -       -      1.250    0.170  
      ram_1/mem_reg[13][4]  CP ^ -> Q v  dfnrq1  0.250  1.500    0.420  
      ram_1/g3586__1666     I1 v -> Z v  mx02d1  0.104  1.604    0.523  
      ram_1/FE_PHC70_n_231  I v -> Z v   dl03d1  1.132  2.736    1.656  
      ram_1/mem_reg[13][4]  D v          dfnrq1  0.000  2.736    1.656  
      -------------------------------------------------------------------
Path 52: MET Hold Check with Pin ram_1/mem_reg[11][1]/CP 
Endpoint:   ram_1/mem_reg[11][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[11][1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.737
  Slack Time                    1.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[11][1]  CP ^         -       -      1.250    0.169  
      ram_1/mem_reg[11][1]  CP ^ -> Q v  dfnrq1  0.254  1.504    0.423  
      ram_1/g3599__2802     I1 v -> Z v  mx02d1  0.103  1.607    0.526  
      ram_1/FE_PHC83_n_218  I v -> Z v   dl03d1  1.130  2.737    1.656  
      ram_1/mem_reg[11][1]  D v          dfnrq1  0.000  2.737    1.656  
      -------------------------------------------------------------------
Path 53: MET Hold Check with Pin ram_1/mem_reg[15][5]/CP 
Endpoint:   ram_1/mem_reg[15][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[15][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.737
  Slack Time                    1.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      --------------------------------------------------------------------
      Instance               Arc          Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      ram_1/mem_reg[15][5]   CP ^         -       -      1.250    0.169  
      ram_1/mem_reg[15][5]   CP ^ -> Q v  dfnrq1  0.252  1.502    0.421  
      ram_1/g3619__5107      I0 v -> Z v  mx02d1  0.104  1.606    0.525  
      ram_1/FE_PHC147_n_198  I v -> Z v   dl03d1  1.131  2.737    1.656  
      ram_1/mem_reg[15][5]   D v          dfnrq1  0.000  2.737    1.656  
      --------------------------------------------------------------------
Path 54: MET Hold Check with Pin ram_1/mem_reg[1][2]/CP 
Endpoint:   ram_1/mem_reg[1][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[1][2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.653
  Arrival Time                  2.734
  Slack Time                    1.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[1][2]   CP ^         -       -      1.250    0.169  
      ram_1/mem_reg[1][2]   CP ^ -> Q v  dfnrq1  0.248  1.498    0.417  
      ram_1/g3683__2802     I1 v -> Z v  mx02d1  0.098  1.595    0.515  
      ram_1/FE_PHC27_n_134  I v -> Z v   dl03d1  1.138  2.734    1.653  
      ram_1/mem_reg[1][2]   D v          dfnrq1  0.000  2.734    1.653  
      -------------------------------------------------------------------
Path 55: MET Hold Check with Pin ram_1/mem_reg[7][4]/CP 
Endpoint:   ram_1/mem_reg[7][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[7][4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.737
  Slack Time                    1.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[7][4]   CP ^         -       -      1.250    0.169  
      ram_1/mem_reg[7][4]   CP ^ -> Q v  dfnrq1  0.252  1.502    0.421  
      ram_1/g3562__2398     I1 v -> Z v  mx02d1  0.105  1.607    0.526  
      ram_1/FE_PHC67_n_255  I v -> Z v   dl03d1  1.130  2.737    1.656  
      ram_1/mem_reg[7][4]   D v          dfnrq1  0.000  2.737    1.656  
      -------------------------------------------------------------------
Path 56: MET Hold Check with Pin ram_1/mem_reg[6][4]/CP 
Endpoint:   ram_1/mem_reg[6][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[6][4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.737
  Slack Time                    1.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[6][4]   CP ^         -       -      1.250    0.169  
      ram_1/mem_reg[6][4]   CP ^ -> Q v  dfnrq1  0.253  1.503    0.422  
      ram_1/g3653__3680     I0 v -> Z v  mx02d1  0.103  1.606    0.525  
      ram_1/FE_PHC85_n_164  I v -> Z v   dl03d1  1.131  2.737    1.656  
      ram_1/mem_reg[6][4]   D v          dfnrq1  0.000  2.737    1.656  
      -------------------------------------------------------------------
Path 57: MET Hold Check with Pin ram_1/mem_reg[7][3]/CP 
Endpoint:   ram_1/mem_reg[7][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[7][3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.736
  Slack Time                    1.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[7][3]   CP ^         -       -      1.250    0.169  
      ram_1/mem_reg[7][3]   CP ^ -> Q v  dfnrq1  0.251  1.501    0.421  
      ram_1/g3561__5477     I1 v -> Z v  mx02d1  0.103  1.604    0.523  
      ram_1/FE_PHC53_n_256  I v -> Z v   dl03d1  1.132  2.736    1.656  
      ram_1/mem_reg[7][3]   D v          dfnrq1  0.000  2.736    1.656  
      -------------------------------------------------------------------
Path 58: MET Hold Check with Pin ram_1/mem_reg[10][6]/CP 
Endpoint:   ram_1/mem_reg[10][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[10][6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.737
  Slack Time                    1.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      --------------------------------------------------------------------
      Instance               Arc          Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      ram_1/mem_reg[10][6]   CP ^         -       -      1.250    0.169  
      ram_1/mem_reg[10][6]   CP ^ -> Q v  dfnrq1  0.252  1.502    0.421  
      ram_1/g3636__4733      I0 v -> Z v  mx02d1  0.103  1.605    0.524  
      ram_1/FE_PHC113_n_181  I v -> Z v   dl03d1  1.131  2.737    1.656  
      ram_1/mem_reg[10][6]   D v          dfnrq1  0.000  2.737    1.656  
      --------------------------------------------------------------------
Path 59: MET Hold Check with Pin ram_1/mem_reg[2][5]/CP 
Endpoint:   ram_1/mem_reg[2][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[2][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.737
  Slack Time                    1.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[2][5]   CP ^         -       -      1.250    0.169  
      ram_1/mem_reg[2][5]   CP ^ -> Q v  dfnrq1  0.252  1.502    0.421  
      ram_1/g3579__7482     I0 v -> Z v  mx02d1  0.103  1.605    0.524  
      ram_1/FE_PHC91_n_238  I v -> Z v   dl03d1  1.132  2.737    1.656  
      ram_1/mem_reg[2][5]   D v          dfnrq1  0.000  2.737    1.656  
      -------------------------------------------------------------------
Path 60: MET Hold Check with Pin ram_1/mem_reg[7][1]/CP 
Endpoint:   ram_1/mem_reg[7][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[7][1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.655
  Arrival Time                  2.737
  Slack Time                    1.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[7][1]   CP ^         -       -      1.250    0.169  
      ram_1/mem_reg[7][1]   CP ^ -> Q v  dfnrq1  0.250  1.500    0.418  
      ram_1/g3559__7410     I1 v -> Z v  mx02d1  0.104  1.604    0.522  
      ram_1/FE_PHC65_n_258  I v -> Z v   dl03d1  1.133  2.737    1.655  
      ram_1/mem_reg[7][1]   D v          dfnrq1  0.000  2.737    1.655  
      -------------------------------------------------------------------
Path 61: MET Hold Check with Pin ram_1/mem_reg[2][6]/CP 
Endpoint:   ram_1/mem_reg[2][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[2][6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.737
  Slack Time                    1.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[2][6]   CP ^         -       -      1.250    0.169  
      ram_1/mem_reg[2][6]   CP ^ -> Q v  dfnrq1  0.252  1.502    0.420  
      ram_1/g3580__4733     I0 v -> Z v  mx02d1  0.104  1.606    0.524  
      ram_1/FE_PHC97_n_237  I v -> Z v   dl03d1  1.131  2.737    1.656  
      ram_1/mem_reg[2][6]   D v          dfnrq1  0.000  2.737    1.656  
      -------------------------------------------------------------------
Path 62: MET Hold Check with Pin ram_1/mem_reg[10][5]/CP 
Endpoint:   ram_1/mem_reg[10][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[10][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.738
  Slack Time                    1.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      --------------------------------------------------------------------
      Instance               Arc          Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      ram_1/mem_reg[10][5]   CP ^         -       -      1.250    0.169  
      ram_1/mem_reg[10][5]   CP ^ -> Q v  dfnrq1  0.255  1.505    0.423  
      ram_1/g3635__7482      I0 v -> Z v  mx02d1  0.103  1.608    0.527  
      ram_1/FE_PHC115_n_182  I v -> Z v   dl03d1  1.130  2.738    1.656  
      ram_1/mem_reg[10][5]   D v          dfnrq1  0.000  2.738    1.656  
      --------------------------------------------------------------------
Path 63: MET Hold Check with Pin ram_1/mem_reg[6][5]/CP 
Endpoint:   ram_1/mem_reg[6][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[6][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.738
  Slack Time                    1.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[6][5]   CP ^         -       -      1.250    0.169  
      ram_1/mem_reg[6][5]   CP ^ -> Q v  dfnrq1  0.254  1.504    0.422  
      ram_1/g3622__8428     I0 v -> Z v  mx02d1  0.104  1.608    0.526  
      ram_1/FE_PHC87_n_195  I v -> Z v   dl03d1  1.130  2.738    1.656  
      ram_1/mem_reg[6][5]   D v          dfnrq1  0.000  2.738    1.656  
      -------------------------------------------------------------------
Path 64: MET Hold Check with Pin ram_1/mem_reg[8][5]/CP 
Endpoint:   ram_1/mem_reg[8][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[8][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.738
  Slack Time                    1.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      --------------------------------------------------------------------
      Instance               Arc          Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      ram_1/mem_reg[8][5]    CP ^         -       -      1.250    0.169  
      ram_1/mem_reg[8][5]    CP ^ -> Q v  dfnrq1  0.254  1.504    0.422  
      ram_1/g3571__2802      I0 v -> Z v  mx02d1  0.103  1.607    0.525  
      ram_1/FE_PHC116_n_246  I v -> Z v   dl03d1  1.131  2.738    1.656  
      ram_1/mem_reg[8][5]    D v          dfnrq1  0.000  2.738    1.656  
      --------------------------------------------------------------------
Path 65: MET Hold Check with Pin ram_1/mem_reg[2][7]/CP 
Endpoint:   ram_1/mem_reg[2][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[2][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.654
  Arrival Time                  2.736
  Slack Time                    1.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[2][7]   CP ^         -       -      1.250    0.169  
      ram_1/mem_reg[2][7]   CP ^ -> Q v  dfnrq1  0.253  1.503    0.421  
      ram_1/g3581__6161     I0 v -> Z v  mx02d1  0.098  1.601    0.519  
      ram_1/FE_PHC93_n_236  I v -> Z v   dl03d1  1.135  2.736    1.654  
      ram_1/mem_reg[2][7]   D v          dfnrq1  0.000  2.736    1.654  
      -------------------------------------------------------------------
Path 66: MET Hold Check with Pin ram_1/mem_reg[14][4]/CP 
Endpoint:   ram_1/mem_reg[14][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[14][4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.657
  Arrival Time                  2.738
  Slack Time                    1.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      --------------------------------------------------------------------
      Instance               Arc          Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      ram_1/mem_reg[14][4]   CP ^         -       -      1.250    0.168  
      ram_1/mem_reg[14][4]   CP ^ -> Q v  dfnrq1  0.253  1.503    0.421  
      ram_1/g3677__4319      I0 v -> Z v  mx02d1  0.106  1.609    0.527  
      ram_1/FE_PHC135_n_140  I v -> Z v   dl03d1  1.129  2.738    1.657  
      ram_1/mem_reg[14][4]   D v          dfnrq1  0.000  2.738    1.657  
      --------------------------------------------------------------------
Path 67: MET Hold Check with Pin ram_1/mem_reg[7][7]/CP 
Endpoint:   ram_1/mem_reg[7][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[7][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.654
  Arrival Time                  2.736
  Slack Time                    1.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[7][7]   CP ^         -       -      1.250    0.168  
      ram_1/mem_reg[7][7]   CP ^ -> Q v  dfnrq1  0.249  1.499    0.417  
      ram_1/g3565__4319     I1 v -> Z v  mx02d1  0.100  1.599    0.517  
      ram_1/FE_PHC54_n_252  I v -> Z v   dl03d1  1.137  2.736    1.654  
      ram_1/mem_reg[7][7]   D v          dfnrq1  0.000  2.736    1.654  
      -------------------------------------------------------------------
Path 68: MET Hold Check with Pin ram_1/mem_reg[4][7]/CP 
Endpoint:   ram_1/mem_reg[4][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[4][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.738
  Slack Time                    1.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      --------------------------------------------------------------------
      Instance               Arc          Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      ram_1/mem_reg[4][7]    CP ^         -       -      1.250    0.168  
      ram_1/mem_reg[4][7]    CP ^ -> Q v  dfnrq1  0.253  1.503    0.421  
      ram_1/g3597__3680      I0 v -> Z v  mx02d1  0.105  1.607    0.525  
      ram_1/FE_PHC107_n_220  I v -> Z v   dl03d1  1.131  2.738    1.656  
      ram_1/mem_reg[4][7]    D v          dfnrq1  0.000  2.738    1.656  
      --------------------------------------------------------------------
Path 69: MET Hold Check with Pin ram_1/mem_reg[8][6]/CP 
Endpoint:   ram_1/mem_reg[8][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[8][6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.738
  Slack Time                    1.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      --------------------------------------------------------------------
      Instance               Arc          Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      ram_1/mem_reg[8][6]    CP ^         -       -      1.250    0.168  
      ram_1/mem_reg[8][6]    CP ^ -> Q v  dfnrq1  0.254  1.504    0.422  
      ram_1/g3572__1705      I0 v -> Z v  mx02d1  0.102  1.606    0.524  
      ram_1/FE_PHC121_n_245  I v -> Z v   dl03d1  1.132  2.738    1.656  
      ram_1/mem_reg[8][6]    D v          dfnrq1  0.000  2.738    1.656  
      --------------------------------------------------------------------
Path 70: MET Hold Check with Pin ram_1/mem_reg[6][3]/CP 
Endpoint:   ram_1/mem_reg[6][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[6][3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.739
  Slack Time                    1.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[6][3]   CP ^         -       -      1.250    0.168  
      ram_1/mem_reg[6][3]   CP ^ -> Q v  dfnrq1  0.253  1.503    0.421  
      ram_1/g3652__6783     I0 v -> Z v  mx02d1  0.105  1.608    0.526  
      ram_1/FE_PHC90_n_165  I v -> Z v   dl03d1  1.131  2.739    1.656  
      ram_1/mem_reg[6][3]   D v          dfnrq1  0.000  2.739    1.656  
      -------------------------------------------------------------------
Path 71: MET Hold Check with Pin ram_1/mem_reg[12][4]/CP 
Endpoint:   ram_1/mem_reg[12][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[12][4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.739
  Slack Time                    1.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      --------------------------------------------------------------------
      Instance               Arc          Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      ram_1/mem_reg[12][4]   CP ^         -       -      1.250    0.168  
      ram_1/mem_reg[12][4]   CP ^ -> Q v  dfnrq1  0.253  1.503    0.420  
      ram_1/g3669__2346      I0 v -> Z v  mx02d1  0.105  1.607    0.525  
      ram_1/FE_PHC117_n_148  I v -> Z v   dl03d1  1.131  2.739    1.656  
      ram_1/mem_reg[12][4]   D v          dfnrq1  0.000  2.739    1.656  
      --------------------------------------------------------------------
Path 72: MET Hold Check with Pin ram_1/mem_reg[14][5]/CP 
Endpoint:   ram_1/mem_reg[14][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[14][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.655
  Arrival Time                  2.738
  Slack Time                    1.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      --------------------------------------------------------------------
      Instance               Arc          Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      ram_1/mem_reg[14][5]   CP ^         -       -      1.250    0.167  
      ram_1/mem_reg[14][5]   CP ^ -> Q v  dfnrq1  0.251  1.501    0.418  
      ram_1/g3678__8428      I0 v -> Z v  mx02d1  0.102  1.603    0.521  
      ram_1/FE_PHC119_n_139  I v -> Z v   dl03d1  1.134  2.738    1.655  
      ram_1/mem_reg[14][5]   D v          dfnrq1  0.000  2.738    1.655  
      --------------------------------------------------------------------
Path 73: MET Hold Check with Pin ram_1/mem_reg[10][4]/CP 
Endpoint:   ram_1/mem_reg[10][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[10][4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.739
  Slack Time                    1.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      --------------------------------------------------------------------
      Instance               Arc          Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      ram_1/mem_reg[10][4]   CP ^         -       -      1.250    0.167  
      ram_1/mem_reg[10][4]   CP ^ -> Q v  dfnrq1  0.252  1.502    0.419  
      ram_1/g3634__5115      I0 v -> Z v  mx02d1  0.106  1.608    0.525  
      ram_1/FE_PHC132_n_183  I v -> Z v   dl03d1  1.131  2.739    1.656  
      ram_1/mem_reg[10][4]   D v          dfnrq1  0.000  2.739    1.656  
      --------------------------------------------------------------------
Path 74: MET Hold Check with Pin ram_1/mem_reg[10][0]/CP 
Endpoint:   ram_1/mem_reg[10][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[10][0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.657
  Arrival Time                  2.740
  Slack Time                    1.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      --------------------------------------------------------------------
      Instance               Arc          Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      ram_1/mem_reg[10][0]   CP ^         -       -      1.250    0.167  
      ram_1/mem_reg[10][0]   CP ^ -> Q v  dfnrq1  0.255  1.505    0.422  
      ram_1/g3630__8246      I0 v -> Z v  mx02d1  0.105  1.610    0.527  
      ram_1/FE_PHC129_n_187  I v -> Z v   dl03d1  1.130  2.740    1.657  
      ram_1/mem_reg[10][0]   D v          dfnrq1  0.000  2.740    1.657  
      --------------------------------------------------------------------
Path 75: MET Hold Check with Pin ram_1/mem_reg[0][0]/CP 
Endpoint:   ram_1/mem_reg[0][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[0][0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.655
  Arrival Time                  2.739
  Slack Time                    1.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[0][0]   CP ^         -       -      1.250    0.167  
      ram_1/mem_reg[0][0]   CP ^ -> Q v  dfnrq1  0.253  1.503    0.420  
      ram_1/g3607__7482     I1 v -> Z v  mx02d1  0.103  1.606    0.523  
      ram_1/FE_PHC34_n_210  I v -> Z v   dl03d1  1.133  2.739    1.655  
      ram_1/mem_reg[0][0]   D v          dfnrq1  0.000  2.739    1.655  
      -------------------------------------------------------------------
Path 76: MET Hold Check with Pin ram_1/mem_reg[14][1]/CP 
Endpoint:   ram_1/mem_reg[14][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[14][1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.740
  Slack Time                    1.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      --------------------------------------------------------------------
      Instance               Arc          Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      ram_1/mem_reg[14][1]   CP ^         -       -      1.250    0.167  
      ram_1/mem_reg[14][1]   CP ^ -> Q v  dfnrq1  0.252  1.502    0.419  
      ram_1/g3674__2398      I0 v -> Z v  mx02d1  0.106  1.608    0.525  
      ram_1/FE_PHC137_n_143  I v -> Z v   dl03d1  1.132  2.740    1.656  
      ram_1/mem_reg[14][1]   D v          dfnrq1  0.000  2.740    1.656  
      --------------------------------------------------------------------
Path 77: MET Hold Check with Pin ram_1/mem_reg[12][0]/CP 
Endpoint:   ram_1/mem_reg[12][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[12][0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.740
  Slack Time                    1.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      --------------------------------------------------------------------
      Instance               Arc          Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      ram_1/mem_reg[12][0]   CP ^         -       -      1.250    0.166  
      ram_1/mem_reg[12][0]   CP ^ -> Q v  dfnrq1  0.257  1.507    0.423  
      ram_1/g3665__6161      I0 v -> Z v  mx02d1  0.102  1.609    0.525  
      ram_1/FE_PHC114_n_152  I v -> Z v   dl03d1  1.131  2.740    1.656  
      ram_1/mem_reg[12][0]   D v          dfnrq1  0.000  2.740    1.656  
      --------------------------------------------------------------------
Path 78: MET Hold Check with Pin ram_1/mem_reg[3][7]/CP 
Endpoint:   ram_1/mem_reg[3][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[3][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.655
  Arrival Time                  2.738
  Slack Time                    1.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[3][7]   CP ^         -       -      1.250    0.166  
      ram_1/mem_reg[3][7]   CP ^ -> Q v  dfnrq1  0.249  1.499    0.415  
      ram_1/g3648__6260     I1 v -> Z v  mx02d1  0.104  1.603    0.519  
      ram_1/FE_PHC62_n_169  I v -> Z v   dl03d1  1.135  2.738    1.655  
      ram_1/mem_reg[3][7]   D v          dfnrq1  0.000  2.738    1.655  
      -------------------------------------------------------------------
Path 79: MET Hold Check with Pin ram_1/mem_reg[5][6]/CP 
Endpoint:   ram_1/mem_reg[5][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[5][6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.740
  Slack Time                    1.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[5][6]   CP ^         -       -      1.250    0.166  
      ram_1/mem_reg[5][6]   CP ^ -> Q v  dfnrq1  0.252  1.502    0.418  
      ram_1/g3628__1705     I1 v -> Z v  mx02d1  0.106  1.608    0.524  
      ram_1/FE_PHC51_n_189  I v -> Z v   dl03d1  1.132  2.740    1.656  
      ram_1/mem_reg[5][6]   D v          dfnrq1  0.000  2.740    1.656  
      -------------------------------------------------------------------
Path 80: MET Hold Check with Pin ram_1/mem_reg[0][6]/CP 
Endpoint:   ram_1/mem_reg[0][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[0][6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.740
  Slack Time                    1.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[0][6]   CP ^         -       -      1.250    0.165  
      ram_1/mem_reg[0][6]   CP ^ -> Q v  dfnrq1  0.254  1.504    0.420  
      ram_1/g3615__7410     I1 v -> Z v  mx02d1  0.104  1.608    0.523  
      ram_1/FE_PHC30_n_202  I v -> Z v   dl03d1  1.132  2.740    1.656  
      ram_1/mem_reg[0][6]   D v          dfnrq1  0.000  2.740    1.656  
      -------------------------------------------------------------------
Path 81: MET Hold Check with Pin ram_1/mem_reg[8][1]/CP 
Endpoint:   ram_1/mem_reg[8][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[8][1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.741
  Slack Time                    1.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      --------------------------------------------------------------------
      Instance               Arc          Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      ram_1/mem_reg[8][1]    CP ^         -       -      1.250    0.165  
      ram_1/mem_reg[8][1]    CP ^ -> Q v  dfnrq1  0.258  1.508    0.423  
      ram_1/g3567__5526      I0 v -> Z v  mx02d1  0.102  1.610    0.525  
      ram_1/FE_PHC128_n_250  I v -> Z v   dl03d1  1.131  2.741    1.656  
      ram_1/mem_reg[8][1]    D v          dfnrq1  0.000  2.741    1.656  
      --------------------------------------------------------------------
Path 82: MET Hold Check with Pin ram_1/mem_reg[7][2]/CP 
Endpoint:   ram_1/mem_reg[7][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[7][2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.655
  Arrival Time                  2.740
  Slack Time                    1.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[7][2]   CP ^         -       -      1.250    0.165  
      ram_1/mem_reg[7][2]   CP ^ -> Q v  dfnrq1  0.250  1.500    0.415  
      ram_1/g3560__6417     I1 v -> Z v  mx02d1  0.105  1.604    0.519  
      ram_1/FE_PHC61_n_257  I v -> Z v   dl03d1  1.135  2.740    1.655  
      ram_1/mem_reg[7][2]   D v          dfnrq1  0.000  2.740    1.655  
      -------------------------------------------------------------------
Path 83: MET Hold Check with Pin ram_1/mem_reg[8][0]/CP 
Endpoint:   ram_1/mem_reg[8][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[8][0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.741
  Slack Time                    1.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      --------------------------------------------------------------------
      Instance               Arc          Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      ram_1/mem_reg[8][0]    CP ^         -       -      1.250    0.165  
      ram_1/mem_reg[8][0]    CP ^ -> Q v  dfnrq1  0.255  1.505    0.419  
      ram_1/g3566__8428      I0 v -> Z v  mx02d1  0.104  1.609    0.523  
      ram_1/FE_PHC123_n_251  I v -> Z v   dl03d1  1.132  2.741    1.656  
      ram_1/mem_reg[8][0]    D v          dfnrq1  0.000  2.741    1.656  
      --------------------------------------------------------------------
Path 84: MET Hold Check with Pin ram_1/mem_reg[1][0]/CP 
Endpoint:   ram_1/mem_reg[1][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[1][0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.653
  Arrival Time                  2.739
  Slack Time                    1.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[1][0]   CP ^         -       -      1.250    0.165  
      ram_1/mem_reg[1][0]   CP ^ -> Q v  dfnrq1  0.249  1.499    0.413  
      ram_1/g3681__3680     I1 v -> Z v  mx02d1  0.100  1.599    0.514  
      ram_1/FE_PHC26_n_136  I v -> Z v   dl03d1  1.139  2.739    1.653  
      ram_1/mem_reg[1][0]   D v          dfnrq1  0.000  2.739    1.653  
      -------------------------------------------------------------------
Path 85: MET Hold Check with Pin ram_1/mem_reg[3][5]/CP 
Endpoint:   ram_1/mem_reg[3][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[3][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.654
  Arrival Time                  2.740
  Slack Time                    1.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[3][5]   CP ^         -       -      1.250    0.164  
      ram_1/mem_reg[3][5]   CP ^ -> Q v  dfnrq1  0.250  1.500    0.414  
      ram_1/g3646__2398     I1 v -> Z v  mx02d1  0.103  1.602    0.517  
      ram_1/FE_PHC52_n_171  I v -> Z v   dl03d1  1.137  2.740    1.654  
      ram_1/mem_reg[3][5]   D v          dfnrq1  0.000  2.740    1.654  
      -------------------------------------------------------------------
Path 86: MET Hold Check with Pin ram_1/mem_reg[3][2]/CP 
Endpoint:   ram_1/mem_reg[3][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[3][2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.654
  Arrival Time                  2.740
  Slack Time                    1.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[3][2]   CP ^         -       -      1.250    0.164  
      ram_1/mem_reg[3][2]   CP ^ -> Q v  dfnrq1  0.251  1.501    0.415  
      ram_1/g3643__7410     I1 v -> Z v  mx02d1  0.103  1.604    0.518  
      ram_1/FE_PHC58_n_174  I v -> Z v   dl03d1  1.136  2.740    1.654  
      ram_1/mem_reg[3][2]   D v          dfnrq1  0.000  2.740    1.654  
      -------------------------------------------------------------------
Path 87: MET Hold Check with Pin ram_1/mem_reg[15][4]/CP 
Endpoint:   ram_1/mem_reg[15][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[15][4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.655
  Arrival Time                  2.741
  Slack Time                    1.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      --------------------------------------------------------------------
      Instance               Arc          Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      ram_1/mem_reg[15][4]   CP ^         -       -      1.250    0.164  
      ram_1/mem_reg[15][4]   CP ^ -> Q v  dfnrq1  0.254  1.504    0.418  
      ram_1/g3618__2398      I0 v -> Z v  mx02d1  0.104  1.608    0.522  
      ram_1/FE_PHC141_n_199  I v -> Z v   dl03d1  1.133  2.741    1.655  
      ram_1/mem_reg[15][4]   D v          dfnrq1  0.000  2.741    1.655  
      --------------------------------------------------------------------
Path 88: MET Hold Check with Pin ram_1/mem_reg[9][3]/CP 
Endpoint:   ram_1/mem_reg[9][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[9][3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.655
  Arrival Time                  2.742
  Slack Time                    1.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[9][3]   CP ^         -       -      1.250    0.163  
      ram_1/mem_reg[9][3]   CP ^ -> Q v  dfnrq1  0.250  1.500    0.413  
      ram_1/g3660__6131     I1 v -> Z v  mx02d1  0.106  1.606    0.519  
      ram_1/FE_PHC39_n_157  I v -> Z v   dl03d1  1.136  2.742    1.655  
      ram_1/mem_reg[9][3]   D v          dfnrq1  0.000  2.742    1.655  
      -------------------------------------------------------------------
Path 89: MET Hold Check with Pin ram_1/mem_reg[3][0]/CP 
Endpoint:   ram_1/mem_reg[3][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[3][0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.654
  Arrival Time                  2.742
  Slack Time                    1.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[3][0]   CP ^         -       -      1.250    0.163  
      ram_1/mem_reg[3][0]   CP ^ -> Q v  dfnrq1  0.249  1.499    0.412  
      ram_1/g3641__2346     I1 v -> Z v  mx02d1  0.106  1.605    0.517  
      ram_1/FE_PHC66_n_176  I v -> Z v   dl03d1  1.137  2.742    1.654  
      ram_1/mem_reg[3][0]   D v          dfnrq1  0.000  2.742    1.654  
      -------------------------------------------------------------------
Path 90: MET Hold Check with Pin ram_1/mem_reg[9][2]/CP 
Endpoint:   ram_1/mem_reg[9][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[9][2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.654
  Arrival Time                  2.741
  Slack Time                    1.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[9][2]   CP ^         -       -      1.250    0.162  
      ram_1/mem_reg[9][2]   CP ^ -> Q v  dfnrq1  0.250  1.500    0.412  
      ram_1/g3659__7098     I1 v -> Z v  mx02d1  0.103  1.603    0.515  
      ram_1/FE_PHC40_n_158  I v -> Z v   dl03d1  1.138  2.741    1.654  
      ram_1/mem_reg[9][2]   D v          dfnrq1  0.000  2.741    1.654  
      -------------------------------------------------------------------
Path 91: MET Hold Check with Pin ram_1/mem_reg[15][3]/CP 
Endpoint:   ram_1/mem_reg[15][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[15][3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.653
  Arrival Time                  2.741
  Slack Time                    1.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      --------------------------------------------------------------------
      Instance               Arc          Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      ram_1/mem_reg[15][3]   CP ^         -       -      1.250    0.162  
      ram_1/mem_reg[15][3]   CP ^ -> Q v  dfnrq1  0.251  1.501    0.413  
      ram_1/g3606__5115      I0 v -> Z v  mx02d1  0.101  1.603    0.515  
      ram_1/FE_PHC144_n_211  I v -> Z v   dl03d1  1.139  2.741    1.653  
      ram_1/mem_reg[15][3]   D v          dfnrq1  0.000  2.741    1.653  
      --------------------------------------------------------------------
Path 92: MET Hold Check with Pin ram_1/mem_reg[0][4]/CP 
Endpoint:   ram_1/mem_reg[0][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[0][4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.654
  Arrival Time                  2.743
  Slack Time                    1.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[0][4]   CP ^         -       -      1.250    0.162  
      ram_1/mem_reg[0][4]   CP ^ -> Q v  dfnrq1  0.253  1.503    0.415  
      ram_1/g3611__9945     I1 v -> Z v  mx02d1  0.103  1.606    0.518  
      ram_1/FE_PHC28_n_206  I v -> Z v   dl03d1  1.136  2.742    1.654  
      ram_1/mem_reg[0][4]   D v          dfnrq1  0.000  2.743    1.654  
      -------------------------------------------------------------------
Path 93: MET Hold Check with Pin ram_1/mem_reg[10][1]/CP 
Endpoint:   ram_1/mem_reg[10][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[10][1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.654
  Arrival Time                  2.743
  Slack Time                    1.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      --------------------------------------------------------------------
      Instance               Arc          Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      ram_1/mem_reg[10][1]   CP ^         -       -      1.250    0.162  
      ram_1/mem_reg[10][1]   CP ^ -> Q v  dfnrq1  0.251  1.501    0.412  
      ram_1/g3631__7098      I0 v -> Z v  mx02d1  0.104  1.605    0.516  
      ram_1/FE_PHC134_n_186  I v -> Z v   dl03d1  1.138  2.743    1.654  
      ram_1/mem_reg[10][1]   D v          dfnrq1  0.000  2.743    1.654  
      --------------------------------------------------------------------
Path 94: MET Hold Check with Pin ram_1/mem_reg[4][2]/CP 
Endpoint:   ram_1/mem_reg[4][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[4][2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.654
  Arrival Time                  2.743
  Slack Time                    1.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      --------------------------------------------------------------------
      Instance               Arc          Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      ram_1/mem_reg[4][2]    CP ^         -       -      1.250    0.161  
      ram_1/mem_reg[4][2]    CP ^ -> Q v  dfnrq1  0.251  1.501    0.412  
      ram_1/g3592__6260      I0 v -> Z v  mx02d1  0.104  1.606    0.516  
      ram_1/FE_PHC106_n_225  I v -> Z v   dl03d1  1.138  2.743    1.654  
      ram_1/mem_reg[4][2]    D v          dfnrq1  0.000  2.743    1.654  
      --------------------------------------------------------------------
Path 95: MET Hold Check with Pin ram_1/mem_reg[14][2]/CP 
Endpoint:   ram_1/mem_reg[14][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[14][2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.655
  Arrival Time                  2.744
  Slack Time                    1.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      --------------------------------------------------------------------
      Instance               Arc          Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      ram_1/mem_reg[14][2]   CP ^         -       -      1.250    0.160  
      ram_1/mem_reg[14][2]   CP ^ -> Q v  dfnrq1  0.254  1.504    0.414  
      ram_1/g3675__5107      I0 v -> Z v  mx02d1  0.105  1.609    0.519  
      ram_1/FE_PHC125_n_142  I v -> Z v   dl03d1  1.135  2.744    1.655  
      ram_1/mem_reg[14][2]   D v          dfnrq1  0.000  2.744    1.655  
      --------------------------------------------------------------------
Path 96: MET Hold Check with Pin ram_1/mem_reg[15][7]/CP 
Endpoint:   ram_1/mem_reg[15][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[15][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.653
  Arrival Time                  2.743
  Slack Time                    1.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      --------------------------------------------------------------------
      Instance               Arc          Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      ram_1/mem_reg[15][7]   CP ^         -       -      1.250    0.160  
      ram_1/mem_reg[15][7]   CP ^ -> Q v  dfnrq1  0.249  1.499    0.409  
      ram_1/g3621__4319      I0 v -> Z v  mx02d1  0.102  1.601    0.511  
      ram_1/FE_PHC143_n_196  I v -> Z v   dl03d1  1.142  2.743    1.653  
      ram_1/mem_reg[15][7]   D v          dfnrq1  0.000  2.743    1.653  
      --------------------------------------------------------------------
Path 97: MET Hold Check with Pin ram_1/mem_reg[13][6]/CP 
Endpoint:   ram_1/mem_reg[13][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[13][6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.654
  Arrival Time                  2.744
  Slack Time                    1.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[13][6]  CP ^         -       -      1.250    0.160  
      ram_1/mem_reg[13][6]  CP ^ -> Q v  dfnrq1  0.255  1.505    0.415  
      ram_1/g3588__6417     I1 v -> Z v  mx02d1  0.102  1.606    0.516  
      ram_1/FE_PHC68_n_229  I v -> Z v   dl03d1  1.138  2.744    1.654  
      ram_1/mem_reg[13][6]  D v          dfnrq1  0.000  2.744    1.654  
      -------------------------------------------------------------------
Path 98: MET Hold Check with Pin ram_1/mem_reg[1][1]/CP 
Endpoint:   ram_1/mem_reg[1][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[1][1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.653
  Arrival Time                  2.744
  Slack Time                    1.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[1][1]   CP ^         -       -      1.250    0.160  
      ram_1/mem_reg[1][1]   CP ^ -> Q v  dfnrq1  0.251  1.501    0.411  
      ram_1/g3682__1617     I1 v -> Z v  mx02d1  0.102  1.604    0.513  
      ram_1/FE_PHC24_n_135  I v -> Z v   dl03d1  1.140  2.744    1.653  
      ram_1/mem_reg[1][1]   D v          dfnrq1  0.000  2.744    1.653  
      -------------------------------------------------------------------
Path 99: MET Hold Check with Pin ram_1/mem_reg[2][4]/CP 
Endpoint:   ram_1/mem_reg[2][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[2][4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.653
  Arrival Time                  2.744
  Slack Time                    1.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[2][4]   CP ^         -       -      1.250    0.159  
      ram_1/mem_reg[2][4]   CP ^ -> Q v  dfnrq1  0.253  1.503    0.412  
      ram_1/g3578__5115     I0 v -> Z v  mx02d1  0.102  1.605    0.514  
      ram_1/FE_PHC99_n_239  I v -> Z v   dl03d1  1.139  2.744    1.653  
      ram_1/mem_reg[2][4]   D v          dfnrq1  0.000  2.744    1.653  
      -------------------------------------------------------------------
Path 100: MET Hold Check with Pin ram_1/mem_reg[12][7]/CP 
Endpoint:   ram_1/mem_reg[12][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[12][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.654
  Arrival Time                  2.746
  Slack Time                    1.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      --------------------------------------------------------------------
      Instance               Arc          Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      ram_1/mem_reg[12][7]   CP ^         -       -      1.250    0.158  
      ram_1/mem_reg[12][7]   CP ^ -> Q v  dfnrq1  0.251  1.501    0.409  
      ram_1/g3672__6417      I0 v -> Z v  mx02d1  0.106  1.607    0.515  
      ram_1/FE_PHC110_n_145  I v -> Z v   dl03d1  1.139  2.746    1.654  
      ram_1/mem_reg[12][7]   D v          dfnrq1  0.000  2.746    1.654  
      --------------------------------------------------------------------

