{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666948064110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666948064110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 17:07:43 2022 " "Processing started: Fri Oct 28 17:07:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666948064110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666948064110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666948064110 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1666948064485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2dec.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bin2Dec " "Found entity 1: Bin2Dec" {  } { { "Bin2Dec.v" "" { Text "C:/Users/Laptop1/Desktop/FPGA/LAB3/Bin2Dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666948064516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666948064516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3 " "Found entity 1: Lab3" {  } { { "Lab3.v" "" { Text "C:/Users/Laptop1/Desktop/FPGA/LAB3/Lab3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666948064532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666948064532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7decode.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seg7Decode " "Found entity 1: Seg7Decode" {  } { { "Seg7Decode.v" "" { Text "C:/Users/Laptop1/Desktop/FPGA/LAB3/Seg7Decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666948064532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666948064532 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3 " "Elaborating entity \"Lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666948064563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin2Dec Bin2Dec:b2d_inst " "Elaborating entity \"Bin2Dec\" for hierarchy \"Bin2Dec:b2d_inst\"" {  } { { "Lab3.v" "b2d_inst" { Text "C:/Users/Laptop1/Desktop/FPGA/LAB3/Lab3.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666948064578 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Bin2Dec.v(6) " "Verilog HDL assignment warning at Bin2Dec.v(6): truncated value with size 32 to match size of target (4)" {  } { { "Bin2Dec.v" "" { Text "C:/Users/Laptop1/Desktop/FPGA/LAB3/Bin2Dec.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666948064578 "|Lab3|Bin2Dec:b2d_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Bin2Dec.v(7) " "Verilog HDL assignment warning at Bin2Dec.v(7): truncated value with size 32 to match size of target (4)" {  } { { "Bin2Dec.v" "" { Text "C:/Users/Laptop1/Desktop/FPGA/LAB3/Bin2Dec.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666948064578 "|Lab3|Bin2Dec:b2d_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Bin2Dec.v(8) " "Verilog HDL assignment warning at Bin2Dec.v(8): truncated value with size 32 to match size of target (4)" {  } { { "Bin2Dec.v" "" { Text "C:/Users/Laptop1/Desktop/FPGA/LAB3/Bin2Dec.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666948064578 "|Lab3|Bin2Dec:b2d_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Bin2Dec.v(9) " "Verilog HDL assignment warning at Bin2Dec.v(9): truncated value with size 32 to match size of target (4)" {  } { { "Bin2Dec.v" "" { Text "C:/Users/Laptop1/Desktop/FPGA/LAB3/Bin2Dec.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666948064578 "|Lab3|Bin2Dec:b2d_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seg7Decode Bin2Dec:b2d_inst\|Seg7Decode:s0 " "Elaborating entity \"Seg7Decode\" for hierarchy \"Bin2Dec:b2d_inst\|Seg7Decode:s0\"" {  } { { "Bin2Dec.v" "s0" { Text "C:/Users/Laptop1/Desktop/FPGA/LAB3/Bin2Dec.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666948064578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4606 " "Peak virtual memory: 4606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666948064657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 17:07:44 2022 " "Processing ended: Fri Oct 28 17:07:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666948064657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666948064657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666948064657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666948064657 ""}
