[INF:CM0023] Creating log file ../../build/tests/TypeParam2/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:PP0122] Preprocessing source file "dut.sv".

[INF:PA0201] Parsing source file "dut.sv".

[WRN:PA0205] dut.sv:1: No timescale set for "rr_arb_tree".

[WRN:PA0205] dut.sv:8: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@rr_arb_tree".

[INF:CP0303] dut.sv:8: Compile module "work@top".

[INF:EL0526] Design Elaboration...

Instance tree:
[TOP] work@top work@top
[MOD] work@rr_arb_tree work@top.i_arbiter

[NTE:EL0503] dut.sv:8: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[NTE:EL0523] dut.sv:8: Instance "work@top".

[NTE:EL0523] dut.sv:15: Instance "work@top.i_arbiter".

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../build/tests/TypeParam2/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/TypeParam2/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/tests/TypeParam2/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiName:work@top
|uhdmallModules:
\_module: work@rr_arb_tree (work@rr_arb_tree) dut.sv:1:1: , endln:5:10, parent:work@top
  |vpiFullName:work@rr_arb_tree
  |vpiParameter:
  \_type_parameter: (work@rr_arb_tree.DataType), line:2:26, endln:2:34, parent:work@rr_arb_tree
    |vpiName:DataType
    |vpiFullName:work@rr_arb_tree.DataType
    |vpiTypespec:
    \_logic_typespec: , line:2:39, endln:2:44, parent:work@rr_arb_tree.DataType
      |vpiRange:
      \_range: , line:2:46, endln:2:59, parent:work@rr_arb_tree.DataType
        |vpiLeftRange:
        \_operation: , line:2:46, endln:2:57
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (work@rr_arb_tree.DataType.DataWidth), line:2:46, endln:2:55, parent:work@rr_arb_tree.DataType
            |vpiName:DataWidth
            |vpiFullName:work@rr_arb_tree.DataType.DataWidth
            |vpiActual:
            \_logic_net: (DataWidth)
              |vpiName:DataWidth
              |vpiNetType:1
          |vpiOperand:
          \_constant: , line:2:56, endln:2:57
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:58, endln:2:59
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiDefName:work@rr_arb_tree
  |vpiNet:
  \_logic_net: (work@rr_arb_tree.data), line:3:12, endln:3:16, parent:work@rr_arb_tree
    |vpiName:data
    |vpiFullName:work@rr_arb_tree.data
|uhdmallModules:
\_module: work@top (work@top) dut.sv:8:1: , endln:20:10, parent:work@top
  |vpiFullName:work@top
  |vpiTypedef:
  \_struct_typespec: (output_t), line:9:10, endln:9:16, parent:work@top
    |vpiName:output_t
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:8:1: , endln:20:10, parent:work@top
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (result), line:10:19, endln:10:25, parent:output_t
      |vpiName:result
      |vpiTypespec:
      \_logic_typespec: , line:10:5, endln:10:10
        |vpiRange:
        \_range: , line:10:12, endln:10:15, parent:output_t
          |vpiLeftRange:
          \_constant: , line:10:12, endln:10:13
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:10:14, endln:10:15
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
    |vpiTypespecMember:
    \_typespec_member: (status), line:11:11, endln:11:17, parent:output_t
      |vpiName:status
      |vpiTypespec:
      \_logic_typespec: , line:11:5, endln:11:10
    |vpiTypespecMember:
    \_typespec_member: (tag), line:12:22, endln:12:25, parent:output_t
      |vpiName:tag
      |vpiTypespec:
      \_logic_typespec: , line:12:5, endln:12:10
  |vpiDefName:work@top
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:8:1: , endln:20:10
  |vpiName:work@top
  |vpiTypedef:
  \_struct_typespec: (output_t), line:9:10, endln:9:16, parent:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module: work@rr_arb_tree (work@top.i_arbiter) dut.sv:15:2: , endln:17:18, parent:work@top
    |vpiName:i_arbiter
    |vpiFullName:work@top.i_arbiter
    |vpiVariables:
    \_struct_var: (work@top.i_arbiter.data), line:3:12, endln:3:16, parent:work@top.i_arbiter
      |vpiTypespec:
      \_struct_typespec: (output_t), line:9:10, endln:9:16, parent:work@top.i_arbiter.DataType
        |vpiName:output_t
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (result), line:10:19, endln:10:25, parent:output_t
          |vpiName:result
          |vpiTypespec:
          \_logic_typespec: , line:10:5, endln:10:10, parent:result
            |vpiRange:
            \_range: , line:10:12, endln:10:15
              |vpiLeftRange:
              \_constant: , line:10:12, endln:10:13
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:10:14, endln:10:15
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
        |vpiTypespecMember:
        \_typespec_member: (status), line:11:11, endln:11:17, parent:output_t
          |vpiName:status
          |vpiTypespec:
          \_logic_typespec: , line:11:5, endln:11:10, parent:status
        |vpiTypespecMember:
        \_typespec_member: (tag), line:12:22, endln:12:25, parent:output_t
          |vpiName:tag
          |vpiTypespec:
          \_logic_typespec: , line:12:5, endln:12:10, parent:tag
      |vpiName:data
      |vpiFullName:work@top.i_arbiter.data
      |vpiVisibility:1
    |vpiParameter:
    \_type_parameter: (work@top.i_arbiter.DataType), parent:work@top.i_arbiter
      |vpiName:DataType
      |vpiFullName:work@top.i_arbiter.DataType
      |vpiTypespec:
      \_struct_typespec: (output_t), line:9:10, endln:9:16, parent:work@top.i_arbiter.DataType
    |vpiDefName:work@rr_arb_tree
    |vpiDefFile:dut.sv
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (DataWidth)
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:8:1: , endln:20:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 7

