{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596130638788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596130638788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 30 11:37:18 2020 " "Processing started: Thu Jul 30 11:37:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596130638788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1596130638788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1596130638788 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1596130639378 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1596130639378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/compuerta_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/compuerta_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_and " "Found entity 1: compuerta_and" {  } { { "OperacionesLogicas/compuerta_and.sv" "" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/OperacionesLogicas/compuerta_and.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596130653730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596130653730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/compuerta_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/compuerta_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_not " "Found entity 1: compuerta_not" {  } { { "OperacionesLogicas/compuerta_not.sv" "" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/OperacionesLogicas/compuerta_not.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596130653733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596130653733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/compuerta_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/compuerta_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_or " "Found entity 1: compuerta_or" {  } { { "OperacionesLogicas/compuerta_or.sv" "" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/OperacionesLogicas/compuerta_or.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596130653736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596130653736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/compuerta_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/compuerta_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_xor " "Found entity 1: compuerta_xor" {  } { { "OperacionesLogicas/compuerta_xor.sv" "" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/OperacionesLogicas/compuerta_xor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596130653739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596130653739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad/unidad_logico_aritmetica.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidad/unidad_logico_aritmetica.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_logico_aritmetica " "Found entity 1: unidad_logico_aritmetica" {  } { { "Unidad/unidad_logico_aritmetica.sv" "" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/Unidad/unidad_logico_aritmetica.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596130653741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596130653741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacionesaritmeticas/restador.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacionesaritmeticas/restador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador " "Found entity 1: restador" {  } { { "OperacionesAritmeticas/restador.sv" "" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/OperacionesAritmeticas/restador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596130653743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596130653743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacionesaritmeticas/sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacionesaritmeticas/sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "OperacionesAritmeticas/sumador.sv" "" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/OperacionesAritmeticas/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596130653746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596130653746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/correr_derecha_logico.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/correr_derecha_logico.sv" { { "Info" "ISGN_ENTITY_NAME" "1 correr_derecha_logico " "Found entity 1: correr_derecha_logico" {  } { { "OperacionesLogicas/correr_derecha_logico.sv" "" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/OperacionesLogicas/correr_derecha_logico.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596130653750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596130653750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/correr_izquierda_logico.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/correr_izquierda_logico.sv" { { "Info" "ISGN_ENTITY_NAME" "1 correr_izquierda_logico " "Found entity 1: correr_izquierda_logico" {  } { { "OperacionesLogicas/correr_izquierda_logico.sv" "" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/OperacionesLogicas/correr_izquierda_logico.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596130653753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596130653753 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 mux3a8.sv(16) " "Verilog HDL Expression warning at mux3a8.sv(16): truncated literal to match 3 bits" {  } { { "Unidad/mux3a8.sv" "" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/Unidad/mux3a8.sv" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1596130653755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad/mux3a8.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidad/mux3a8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3a8 " "Found entity 1: mux3a8" {  } { { "Unidad/mux3a8.sv" "" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/Unidad/mux3a8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596130653756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596130653756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad/mux3a8_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidad/mux3a8_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3a8_test " "Found entity 1: mux3a8_test" {  } { { "Unidad/mux3a8_test.sv" "" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/Unidad/mux3a8_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596130653760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596130653760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad/mux1a2.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidad/mux1a2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux1a2 " "Found entity 1: mux1a2" {  } { { "Unidad/mux1a2.sv" "" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/Unidad/mux1a2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596130653763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596130653763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacionesaritmeticas/correr_derecha_aritmetico.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacionesaritmeticas/correr_derecha_aritmetico.sv" { { "Info" "ISGN_ENTITY_NAME" "1 correr_derecha_aritmetico " "Found entity 1: correr_derecha_aritmetico" {  } { { "OperacionesAritmeticas/correr_derecha_aritmetico.sv" "" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/OperacionesAritmeticas/correr_derecha_aritmetico.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596130653766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596130653766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacionesaritmeticas/correr_derecha_aritmetico_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacionesaritmeticas/correr_derecha_aritmetico_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 correr_derecha_aritmetico_test " "Found entity 1: correr_derecha_aritmetico_test" {  } { { "OperacionesAritmeticas/correr_derecha_aritmetico_test.sv" "" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/OperacionesAritmeticas/correr_derecha_aritmetico_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596130653769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596130653769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacionesaritmeticas/correr_izquierda_aritmetico.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacionesaritmeticas/correr_izquierda_aritmetico.sv" { { "Info" "ISGN_ENTITY_NAME" "1 correr_izquierda_aritmetico " "Found entity 1: correr_izquierda_aritmetico" {  } { { "OperacionesAritmeticas/correr_izquierda_aritmetico.sv" "" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/OperacionesAritmeticas/correr_izquierda_aritmetico.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596130653773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596130653773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadflags/flag_negativo.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidadflags/flag_negativo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_negativo " "Found entity 1: flag_negativo" {  } { { "UnidadFlags/flag_negativo.sv" "" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/UnidadFlags/flag_negativo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596130653778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596130653778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadflags/flag_overflow.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidadflags/flag_overflow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_overflow " "Found entity 1: flag_overflow" {  } { { "UnidadFlags/flag_overflow.sv" "" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/UnidadFlags/flag_overflow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596130653781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596130653781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadflags/overflow_flag_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidadflags/overflow_flag_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 overflow_flag_test " "Found entity 1: overflow_flag_test" {  } { { "UnidadFlags/overflow_flag_test.sv" "" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/UnidadFlags/overflow_flag_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596130653784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596130653784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadflags/flag_carry.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidadflags/flag_carry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_carry " "Found entity 1: flag_carry" {  } { { "UnidadFlags/flag_carry.sv" "" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/UnidadFlags/flag_carry.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596130653788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596130653788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadflags/flag_cero.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidadflags/flag_cero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_cero " "Found entity 1: flag_cero" {  } { { "UnidadFlags/flag_cero.sv" "" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/UnidadFlags/flag_cero.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596130653791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596130653791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file registro/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "Registro/register.sv" "" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/Registro/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596130653795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596130653795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro/frecuencia_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file registro/frecuencia_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frecuencia_tb " "Found entity 1: frecuencia_tb" {  } { { "Registro/frecuencia_tb.sv" "" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/Registro/frecuencia_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596130653799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596130653799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pruebasalu/unidad_logico_aritmetica_test_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file pruebasalu/unidad_logico_aritmetica_test_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_logico_aritmetica_test_1 " "Found entity 1: unidad_logico_aritmetica_test_1" {  } { { "PruebasALU/unidad_logico_aritmetica_test_1.sv" "" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/PruebasALU/unidad_logico_aritmetica_test_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596130653803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596130653803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pruebasalu/unidad_logico_aritmetica_test_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file pruebasalu/unidad_logico_aritmetica_test_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_logico_aritmetica_test_2 " "Found entity 1: unidad_logico_aritmetica_test_2" {  } { { "PruebasALU/unidad_logico_aritmetica_test_2.sv" "" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/PruebasALU/unidad_logico_aritmetica_test_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596130653807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596130653807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pruebasalu/unidad_logico_aritmetica_test_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file pruebasalu/unidad_logico_aritmetica_test_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_logico_aritmetica_test_3 " "Found entity 1: unidad_logico_aritmetica_test_3" {  } { { "PruebasALU/unidad_logico_aritmetica_test_3.sv" "" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/PruebasALU/unidad_logico_aritmetica_test_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596130653811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596130653811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pruebasalu/unidad_logico_aritmetica_test_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file pruebasalu/unidad_logico_aritmetica_test_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_logico_aritmetica_test_4 " "Found entity 1: unidad_logico_aritmetica_test_4" {  } { { "PruebasALU/unidad_logico_aritmetica_test_4.sv" "" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/PruebasALU/unidad_logico_aritmetica_test_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596130653814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596130653814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pruebasalu/unidad_logico_aritmetica_test_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file pruebasalu/unidad_logico_aritmetica_test_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_logico_aritmetica_test_5 " "Found entity 1: unidad_logico_aritmetica_test_5" {  } { { "PruebasALU/unidad_logico_aritmetica_test_5.sv" "" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/PruebasALU/unidad_logico_aritmetica_test_5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596130653816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596130653816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pruebasalu/unidad_logico_aritmetica_test_6.sv 1 1 " "Found 1 design units, including 1 entities, in source file pruebasalu/unidad_logico_aritmetica_test_6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_logico_aritmetica_test_6 " "Found entity 1: unidad_logico_aritmetica_test_6" {  } { { "PruebasALU/unidad_logico_aritmetica_test_6.sv" "" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/PruebasALU/unidad_logico_aritmetica_test_6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596130653820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596130653820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pruebasalu/unidad_logico_aritmetica_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file pruebasalu/unidad_logico_aritmetica_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_logico_aritmetica_test " "Found entity 1: unidad_logico_aritmetica_test" {  } { { "PruebasALU/unidad_logico_aritmetica_test.sv" "" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/PruebasALU/unidad_logico_aritmetica_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596130653824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596130653824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/corrimiento_circular.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/corrimiento_circular.sv" { { "Info" "ISGN_ENTITY_NAME" "1 corrimiento_circular " "Found entity 1: corrimiento_circular" {  } { { "OperacionesLogicas/corrimiento_circular.sv" "" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/OperacionesLogicas/corrimiento_circular.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596130653828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596130653828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/corrimiento_circular_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/corrimiento_circular_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 corrimiento_circular_test " "Found entity 1: corrimiento_circular_test" {  } { { "OperacionesLogicas/corrimiento_circular_test.sv" "" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/OperacionesLogicas/corrimiento_circular_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596130653830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596130653830 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "corrimiento_circular_test " "Elaborating entity \"corrimiento_circular_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1596130653890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "corrimiento_circular corrimiento_circular:rotador " "Elaborating entity \"corrimiento_circular\" for hierarchy \"corrimiento_circular:rotador\"" {  } { { "OperacionesLogicas/corrimiento_circular_test.sv" "rotador" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/OperacionesLogicas/corrimiento_circular_test.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596130653935 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1596130654063 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596130654144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 30 11:37:34 2020 " "Processing ended: Thu Jul 30 11:37:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596130654144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596130654144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596130654144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1596130654144 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 3 s " "Quartus Prime Flow was successful. 0 errors, 3 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1596130654776 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596130655410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596130655422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 30 11:37:35 2020 " "Processing started: Thu Jul 30 11:37:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596130655422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1596130655422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t d:/programdata/intelfpga_lite/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ALU ALU " "Command: quartus_sh -t d:/programdata/intelfpga_lite/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ALU ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1596130655422 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim ALU ALU " "Quartus(args): --rtl_sim ALU ALU" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1596130655422 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1596130655667 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1596130655818 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1596130655819 ""}
{ "Warning" "0" "" "Warning: File ALU_run_msim_rtl_verilog.do already exists - backing up current file as ALU_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File ALU_run_msim_rtl_verilog.do already exists - backing up current file as ALU_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1596130655910 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/simulation/modelsim/ALU_run_msim_rtl_verilog.do" {  } { { "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/simulation/modelsim/ALU_run_msim_rtl_verilog.do" "0" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/simulation/modelsim/ALU_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/simulation/modelsim/ALU_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1596130655942 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1596130655943 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1596130655947 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1596130655947 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/ALU_nativelink_simulation.rpt" {  } { { "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/ALU_nativelink_simulation.rpt" "0" { Text "D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/ALU_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/ALU_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1596130655947 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/programdata/intelfpga_lite/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/programdata/intelfpga_lite/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1596130655948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596130655948 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 30 11:37:35 2020 " "Processing ended: Thu Jul 30 11:37:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596130655948 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596130655948 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596130655948 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1596130655948 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 4 s " "Quartus Prime Flow was successful. 0 errors, 4 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1596131297274 ""}
