# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../AppelloGen19.srcs/sources_1/new/AddSel.vhd" \
"../../../../AppelloGen19.srcs/sim_1/new/SimAdd.vhd" \

# Do not sort compile order
nosort
