// Seed: 3469746104
module module_0;
  assign module_1.id_8 = 0;
  generate
    id_1 :
    assert property (@(posedge 1) -1 & 1) $unsigned(84);
    ;
  endgenerate
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    output tri1 id_2,
    input tri0 id_3,
    inout supply1 id_4,
    input wor id_5,
    input tri id_6,
    output tri id_7,
    input wand id_8,
    input supply1 id_9
    , id_11
);
  assign id_11 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd29,
    parameter id_4 = 32'd71
) (
    id_1[id_2 : id_4],
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire _id_4;
  output wor id_3;
  inout wire _id_2;
  output logic [7:0] id_1;
  logic id_10;
  ;
  assign id_3 = -1'b0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
