.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000000110000000001
000000000001000001
000000000011110000
001100000000000000
000000000000001000
000000000000000000
000100000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000001110000000010
000100001000000000
000000000000000000
000000000000000001
000000000011100001
000000000011110000
001100000000000000
000011010000000000
000000000000000000
000100000000000000
000000110010000010
000000000011010000
000000000000000000
000000000000000001
000000000000000001
000011010000000000

.io_tile 6 0
000000000000000010
000100000000000000
000010000000000000
000001010000000001
000000000001111101
000000000011011100
001100000000000000
000000000000000000
000000000000000000
000101110000000000
000010000000100010
000001010011010000
000001110000000000
000000001000011001
000010000000000001
000000110000000000

.io_tile 7 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000011110101
000000000011111100
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000011010000000000
000001011000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000011010
000100000000000000
000000000000000000
000000000000000001
000000000011110001
000000000011110000
001100000000011000
000011010000000000
000000000000000000
000100000000000000
000000000010000010
000000000011000000
000000000000000000
000000000000000001
000001110000000001
000011010000000000

.io_tile 10 0
000001111001000000
000100000000000000
100010000000000000
000001010000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000011010000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 11 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000001100001
000000000011110000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
010011111000000000
000010010000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 12 0
010000000000000000
000100000000000000
010000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
010000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101000000000000000000000000100100000000
000000000000001101100000000000001101000000000010000000
110000000000000000000000001000011000010101010000000000
100000000000000000000000000001000000101010100000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000000000111100000010110100100000011
000000000000000000000000000000000000010110100010000010
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000010000000
110000000000000001100000000000011000000100000111000100
000000000000000000000000000000000000000000000010000011

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000010000010

.logic_tile 6 1
000000000110000000000000001000000001011001100000000000
000000000000000000000000001111001101100110010000000000
101000000000000000000110101111000000000000000000000000
000000000000000000000000001001100000111111110000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000100
000000000000001000000110000011101100000010010000000100
000001000000000001000000000111011100100110010000000000
000000000000001101000000000000000000000000000000000000
000000000000001011100010110000000000000000000000000000
000000000000000001100010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000110000000000001000000100100000000
000000000000000000000011110000001111000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000001001100000010101001100010101010000000000
000000000000000011000011100000100000010101010000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011111101100110010000000000
000000000000000000000010111111011100011000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000001010101000000010000000
000000000000000000000000001101000000010100000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000110000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011000000001010000000001
000000000000000000000000001001010000000010100000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000001111000000000000
000000000000000000100000000000001001001111000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000110000000
000100000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000110001101001001100010000000000000
000000000000000000000000001011111011000100010010000000
111000000000000000000000010001100000000000000100000000
000000000000001001000010000000000000000001000000000000
000000000000000001100000010011111110010101010000000000
000000000000000000000010000000010000010101010000000000
000000000000000000000110000000001111001100110000000000
000000000000000000000000000000011110001100110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000101100000000001100000000000000100000000
000000000000000000000010100000100000000001000000000001
000000000000000000000110100000000000000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000001000000000010101000000000000000100000000
000000000000000101000010100000000000000001000000000001

.logic_tile 2 2
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000101000010100000011011001100111000000001
000000000000000000000000000000001110110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000010000000000101000000000000001000001100111000000000
000001000000000000000000000000001100110011000000000000
000000000000000101000000000001101000001100111000000000
000000000000000000100000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000001101000010110000100000110011000000000000
000000000000000000000010100000001000001100111000000000
000000000000001101000110110000001110110011000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001010000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000110100001010000000000000000000000000000
000101000110100000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000001011000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000001010000000000000001100000000000000110000000
000000000000100000000000000000000000000001000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000000000000000000011100001100111000000000
000000000000000000000000000000001111110011000000000000
000000000100000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000001000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000001000000
000000000000001101100000000111101000001100111000000000
000000000000000101000000000000100000110011000000000100
000000000000001000000000000011001000001100111000000000
000000000000000101000000000000000000110011000000000100
000000000000000000000110110000001000001100111000000000
000000000000000000000010100000001111110011000000000100
000000000000000101100110110000001000001100111000000000
000000000000000000000010100000001100110011000000000000

.logic_tile 6 2
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000011000101
101000000000001000000110100000000001000000100110000010
000000000000000001000000000000001001000000000001000100
010000000001110101100110110000000000000000100100000010
100000000000010000000010100000001010000000000011000000
000000000000001101100000010000000001000000100100000010
000000000000000101000010100000001011000000000011000001
000000100000100000000000000000000001001111000100000001
000001000001010000000000000000001000001111000001000101
000000000000000000000000000000000000000000000110000001
000000000000000000000000001101000000000010000011000100
000000000000000000000000000101100000000000000100000001
000000000000000000000000000000000000000001000011000100
110000000000000000000000000101000000000000000101000001
000000000000000000000000000000100000000001000011000101

.logic_tile 7 2
000000000000001101100110101011011000100000000000000000
000000000000001111000000000011111010000000000000000001
000000000000000101000010100001011010000011000000000000
000000000000000000100000000001011001000000110000000000
000000000000001001100000000000000000000000000000000000
000000000001000101000010110000000000000000000000000000
000000000000001111100010110111011101001100000000000000
000000000000001111100110101101111000000000000000000000
000000000000000000000110000101111011001001010000000000
000000000000000000000000001111011010101001000000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000011100001001011011010010000000000
000000000000000000000100000000101111011010010000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000000000010000000000000000000000100000000
110000000000000001000100001011000000000010000000000000
000000000000000000000000000001100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000

.logic_tile 9 2
000000000000001000000000000000000000000000000100000000
000000000000000011000000001111000000000010000000000100
001010000000001000000000000000011010000100000100000000
000001001000000001000000000000010000000000000000000100
110000000000001000000000000000011010000100000100000000
010000000000000001000000000000010000000000000000000000
000000000000000000000110010001000000000000000100000000
000000000000000000000010000000000000000001000000000100
000000000000000000000000000101000000000000000100000000
000000000000000000000011110000000000000001000000000100
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000001100110000000000000000000000100000000
000000001110000000000000000111000000000010000000000001
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000001

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001000000000000000000000000000000
000010101000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000001111101110111000110000000000
000000000000000000000010010111111110110001110000000001
001000000000000000000000000111000000000000000100000000
000000000000010101000000000000100000000001000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000011111100000000000000001
000000000000000000000000001111001111010000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000110010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000101100000010000000000000000000000000000
010000000010000000000010100000000000000000000000000000

.logic_tile 12 2
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001110000000000000001000
001000000000000000000000010001100000000000001000000000
000000000000000000000010000000100000000000000000000000
000000000000000000000000000000001000001100110100000000
000000000000000000000000001001000000110011000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000010110100100000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001000000001001100110100000000
000000000000000000000000000111001001110011000000000000
010000000000000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000011000
000000000000100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000001100110010000000001000000100110000000
000000000000000000100110010000001011000000000011000001
111000000000000000000000000000000000000000100110000000
000000000000000000000000000000001001000000000010000001
110000000000000000000000000101100000000000000111000000
100000000000000000000000000000100000000001000010000001
000000000000000001100110010001000000000000000000000000
000000000000000000100110010001100000111111110000100000
000000000000000000000000000001000000000000000110000001
000000000000000000000000000000000000000001000010000001
000000000000000000000000000000000000000000100110000001
000000000000000000000000000000001110000000000010000000
000000000000001000000000001000000000000000000111000010
000000000000000101000000000101000000000010000010000000
110000000000000000000000000000001000000100000111000000
000000000000000000000000000000010000000000000010000000

.logic_tile 2 3
000000000000000000000010100000001001001100111000000001
000000000000000000000010100000001010110011000000010000
111000000000001000000010100000001001001100110000100001
000000000000000001000110100000001101110011000000000001
000000000000000000000000001000001110010101010000000001
000000000000000000000011111101000000101010100000000000
000000000000010101100010101111111000110011000010000000
000000000000100000000000000011101011000000000000000000
000000000000000000000000001000000001011001100000000000
000000000000000000000000001101001001100110010010000000
000000000001010001100110100000000001000000100100000000
000000000000100000100100000000001001000000000000000000
000000000000001000000000001000000000000000000100000100
000000000000000001000000000111000000000010000000000000
000000000000000001100110000000001000010101010000000000
000000000110000000000000001001010000101010100000000010

.ramb_tile 3 3
010001000000000000000111001000000000000000
001010100000001011000011101011001100000000
111000000000000000000000000111100000000000
000001000010000000000000001111001001100000
010001000000000000000000001000000000000000
011000100000000000000000001101000000000000
000000000000010111100011101000000000000000
001000001000100111000000000111000000000000
000000000000001000000000010000000000000000
001000000000000111000011100001000000000000
000000000000000000000000010011100000000000
001001000010001001000011100111000000000010
000000000000000000000000000000000000000000
001000000000001111000011111011000000000000
010010000001011111000000001000000000000000
111001000000000111000000000101000000000000

.logic_tile 4 3
000000000000000000000000000101100000000000000110000000
000000000000000000000000000000000000000001000000000000
111000100001000111100110010000000000000000000000000000
000000001000000000000011100000000000000000000000000000
000000000000000000000000010000011000000100000110000000
000000000000000000000011100000010000000000000000000000
000000000001011000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000001001100000111111110000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000001000000001101000000000010000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000001000010000000000000000000000000000001000000000000

.logic_tile 5 3
000000000000000000000010000000001000001100111000000000
000000100101000001000110100000001000110011000000010001
111000000000000000000000000000001000001100110000000000
000001000000000000000000001001000000110011000000000001
110000000000001101000010100000011010000100000100000000
100000000000000001000000000000000000000000000010000000
000000000000001000000010100001001010010101010000000000
000000000000000101000000000000100000010101010000100000
000000000110000000000000001101000000000000000000000000
000000000001000000000000001101000000111111110001000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000001001010010101010000000000
000000001000100000000000000000110000010101010000100000

.logic_tile 6 3
000000000000000000000000000111111100010101010000000000
000000000000000000000010100000110000010101010000000001
111000000000000000000000011000000000000000000100000000
000000100000000101000011010011000000000010000001000000
000000000001000000000110110000000001000000100100000000
000010000000100000000011010000001101000000000001000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000011001011110011000000000000
000000000000000000000000001101011100000000000000000000
000000000000001001000110010001101110101010100000000100
000000000000001001100111000000000000101010100000000000
000000000000000001100000001111100001010000100000000000
000000000000010000100000001001001110001001000000000000
000000000000001001100000010001011010100000100000000000
000000000000001001100010010000101100100000100000000000

.logic_tile 7 3
000000000000000000000111100001000000000000000110000000
000000000000000000000100000000100000000001000010000100
101000000000000000000000010011100000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000000000000000000000000011011001100110000100000
000000000000000000000000000000011110001100110000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000011110000001110000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000001000000000000111101110000001100000000000
000001000010001001000010000000001111000001100000000000
000000000000000001100000010000001100000100000100000001
000000000001010000000010010000010000000000000000000000
000000000000000001100000000011111000100101100000000000
000000000000001111100000000000011111100101100000000000

.logic_tile 8 3
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000100100
101000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
110000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000100
000000000000000000000000000000001011000000000000000001

.logic_tile 9 3
000000000000001111100110000001000000000000000100000000
000000000000000001100000000000100000000001000010000000
101000000000000111100000010000000000000000000000000000
000000000010100000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000001000000000000000000100000000
000001000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000001
000010100000000000000000000000000000000000000000000000
000001001000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000001001000000000000
000000000000000000000000000000101000001001000000100100

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001010000000000000000000000000000000000000
000010100000000000000000000000000000000000
001001000000000000000000000000000000000000
000000000000000000000000000000000000000000
001100000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000111000001000
000100000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000011010000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000101100000000000001000000000
001000000000000101000010100000000000000000000000001000
000000000000000101000010100000011001001100111000000000
000000000000000101000010100000001001110011000000000001
000000000000000101000000000000001000001100111000000000
001000000000000000000000000000001010110011000000000000
000000000000000000000000000000001000001100111000000000
001000000000000101000000000000001101110011000000000000
000000000000000000000010000000001001001100111000000000
001000000000000000000000000000001001110011000000000000
000000000000000000000000000001001000001100111000000000
001000000000000000000000000000100000110011000000000000
000000000000100000000000000000001000001100111000000000
001000000001000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
001000000000000000000000000000001000110011000000000000

.logic_tile 2 4
010000000000001000000000001101111101000010010000000000
001000000000001111000000000101101110011000000000000000
101000000000001111100111100001000001011001100110000000
000000000000001111100000000000001001011001100000000000
010000000000100111100000000001100001011001100100100000
101000000001011101100010100000101000011001100000000000
000000000000000101100000010000001100000100000100000000
001000000000000000000010100000000000000000000000000000
000000000000000000000111000101001010100010000010000000
001000000000000111000000000111011111001000100000000000
000000000000000111000000000000000001000000100100000000
001000000000000000000000000000001000000000000000100000
000000000000000011100110000000000000000000000100000000
001000000000000000000100000101000000000010000000000000
110000000000000101000000000001000000011001100100000000
001000000000000000100000000000001101011001100000000000

.ramt_tile 3 4
000001010000100000000111101000000001000000
000000100001010000000100001101001111000000
101000010000001111100011100001100001000000
000000000000001011000000001001001000010000
010000001100000111100011100000000000000000
110000000000000000100100000101000000000000
000010100000001111100111111000000000000000
000001000000000111100011100101000000000000
000001000000100000000000000000000000000000
000000100101010000000000000111000000000000
000010100000000000000000001111000000000000
000000000000000001000000001101100000000001
000010000000000011100010001000000000000000
000000000000000000100000000011000000000000
010000000000000000000111001000000000000000
110000001100000000000000001001000000000000

.logic_tile 4 4
010000000000000111100111101101011010100010000000000000
001000000000000000100110100101001001001000100000000000
111000000001000111100111100000011110000100000100000000
000000000000100000100000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
101000000000000101000000000000001101000000000000000000
000000000001000111100000000000011010000100000100000000
001000000000000101000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000000000000000000010000000000011001100000000000
001000000000000000000011111001001000100110010000000000
000000000000000000000000000000011000000100000100000000
001000000000000000000000000000010000000000000000000000
110000000000000001100000000000000001000000100100000000
001000000000000000000000000000001000000000000000000000

.logic_tile 5 4
010000000000000000000110110001000000000000000100000000
001000001110000000000010100000100000000001000000000010
101000000000100000000010100000001010000100000100000000
000000000000000101000100000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000010000000000010101001111011100010000000000000
001000000000010000000010110011011011000100010000000000
000000000000000000000000000101100000000000000000000000
001000000000000000000010001011100000111111110000000000
000000000000000001100000000000000001000000100100000000
001000000000010000000000000000001001000000000000000001
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
001010000000000000000000000000100000000001000010000000

.logic_tile 6 4
010000000000100001000000001000001010010000000100000000
001000000001001101000000001101001100100000000010000000
101001100010101011100010110111000000000000000000000000
000000000000000101000011100111000000111111110000000000
110000000000001000000110100000000000000000000000000000
011000000000001001000010110000000000000000000000000000
000000000101000111100010100111011001001100000000000000
001010000000100101100110100001011011000000000000000000
000000000000100000000000011101011000000000010000000000
001000000000010101000011100001111000000001000000000000
000011100000100000000000010101111100000011010100000000
001000000000010000000010100000011010000011010000000000
000000001100001001100000000000000001000000100100000000
001000000000001001100000000000001101000000000000000000
110000000000000000000000001000001011100000000000000000
001000000000000000000000000001011010010000000000000000

.logic_tile 7 4
010000001110000000000110100001100001001001000000000000
001000000000001101000000000001101111000000000001000000
101000100000000101100110011111101100100000000000000000
000001000000000000000110101011001001000000100000000000
000001000000100101100011101101101100101000010100000000
001010100001000101000000001101001110111000101010000000
000001000000001111100110101000000000000000000100000000
001010000000000101000010111101000000000010000010000000
000000001110001001000000000000000000000000000000000000
001000000000001001000000000000000000000000000000000000
000000000000000001100110000001111011101000010000000000
001000000000000000100000000101101000000100100000000000
000000000000100001100000001101011001010110100000000001
001000000001010001000000000101001001010100100000000000
110001000011010111100010100101001011100010000000000000
001000000000000000100100000111011100001000100000000000

.logic_tile 8 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
010010000000000000000010000000000000000000000000000000
111001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001100000000000000000000
000000001110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 4
010000000000001000000000000000000000000000000000000000
001000000000000011000000000000000000000000000000000000
001000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
010000000000000000000011110000000000000000000000000000
111000000000000000000011010000000000000000000000000000
000001000000000000000000010111100000000000000100000000
001010000000000000000011010000000000000001000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001111000000000000000000
000000000000000001000010000000000000000000100100000000
001000000000000000000000000000001011000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000101000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000010100000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000010
100000000100000000
010000000100000000
000001110100000001
000000000100000010
000000000100110000
001100000100001000
000000000101000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100001000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010000000000000000000000000000001000001100110000000000
001000000000000000000010100000001100110011000000010000
000000000000000000000010101001001011010010000000000000
000000000000000101000000001011101011001000010000000000
000000000000000101000010111111000000000000000000000000
001000000000000000000010001101000000101001010000000000
000000000000000000000010100101001001010010000000000000
001000000000000000000110001101111110001000010000000000
000000000000000000000000000000000000000000000000000000
001000000000000101000010000000000000000000000000000000
000000000000000000000110000001101100010101010000000000
001000000000000000000000000000010000010101010000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000010000111111011110100100000000000
001000000000000001000000000111111001101101000000000000

.logic_tile 2 5
010000000000000101100110100101000000000000000100000000
001000000000000000000000000000100000000001000000000000
111000000000000000000000000101111011001100000000000000
000000000100001111000010101111101011000011000000000000
000001000000100101000010110000000000000000000100000000
001010100001010101100010001101000000000010000000000000
000010000001010001000011110000011000000100000100000000
001000000000000000100110000000010000000000000000000000
000000001110000001000110001011001100111100000000000000
001000000000000000100100000011100000000011110000000000
000000000000001000000110010111000000101001010000000000
001000000000001001000110010001000000000000000010000000
000001000000001001100000010011101111100101100000000000
001010100000000001000010110000101101100101100000000000
000000000000010000000000000101011000100000000000000000
001000000000000000000000000101001001000000000010000000

.ramb_tile 3 5
010000000000000000000000001000000000000000
001000000110000000000010011011001100000000
111000000000011000000000000111000000000001
000000000000001111000000000101101011000000
110000000000001000000000011000000000000000
011000000000001111000011001101000000000000
000000000000000011100011111000000000000000
001000000000000000100011100111000000000000
000000000000001000000000000000000000000000
001000000000000011000011101001000000000000
000000000001010000000000011111100000000010
001000000000100000000011001101100000000000
000000000000100000000010001000000000000000
001000000011001101000000000001000000000000
010010000001011000000010000000000000000000
111001001100100011000000000111000000000000

.logic_tile 4 5
010000000000000000000010010011011000100001000000000000
001000000010000101000110001001101010000000000000000000
111010000000000101000000010000000000000000000000000000
000001000000000000000011110000000000000000000000000000
000000000000001101000000001001011011001000000000000000
001000000000000001100000001001101011000001000000000000
000000000000000000000011110000000000000000000000000000
001000000000000111000110000000000000000000000000000000
000010000000000000000010010000000000000000000000000000
001000000000000111000111100000000000000000000000000000
000000000000010000000000010011011101101000010100000000
001000000110100000000011100101111011111000100000000001
000000000000000000000000000000001110100000000000000000
001000000000000001000000000011001000010000000000000000
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 5
010000000000000101000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000110000000
001000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000101000000000010000000000000
000000000000000000000110010111100000000000000100000000
001000000000000000000110010000100000000001000000000000

.logic_tile 6 5
010000000000000011100000000001000000000000000100100000
001000000000001101100000000000000000000001000011100001
101000000000000000000000000000001010000100000100000001
000000000000000000000010100000000000000000000000000000
010000000000000101000111001111111010000010010000000000
101000100001000101000111100011001000100100000000000000
000000001000001101000000000000000000000000000100100000
001000000000000101000000001101000000000010000000000000
000000000100000001000000000000000000000000100110000001
001000000000000000000000000000001011000000000011100100
000000000000001000000000000000000000000000000000000000
001000000000001001000000000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
001000100000000000000000000000000000000001000000000010
110000000000001000000000000101111000000001010000000000
001000000000000001000000000101010000000000000000000000

.logic_tile 7 5
110100000000101000000000010000000001101111010000000000
001000000001001101000011110101001101011111100000000100
011010100000100101000111000000001101111100110000000000
100000001110000000000110100000001100111100110000000000
010100000000001001100000010011100001000000000000000000
001000000000001011000010000011001101001001000010000000
000000000000000000000000000101011100000000000000000100
001000000000000000000000000111011010000000100000000100
000010100000101000000000001001101010011111100000000000
001001000001011001000011101001011000011111000000000001
000000000000000001100000011101011100010110100000000000
001000000000000000100010011111010000010100000000000000
000000001111001000000110000001100000000110000100000000
001000000000101101000000001011101001000000000000000000
000000000101010000000000000111011000111001010001000000
001010000000100000000010000000111110111001010000000000

.logic_tile 8 5
010000000000000000000110000000001000000100000110000000
001000000000000000000100000000010000000000000010000100
101010000000010000000110001000000000000000000110000000
000001000000100000000110101001000000000010000010000000
010000000000000001100010000000000000000000000000000000
111000000000000000100100000000000000000000000000000000
000000000000001000000000010001100000000000000100000000
001000000000001001000010010000100000000001000000000100
000000000000000000000000000101100000000000000100000100
001000000000000000000000000000100000000001000000000001
000000000110000000000000001000000000000000000100000100
001000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000100
001000000000000000000000000101000000000010000000000000
000000000001000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000

.logic_tile 9 5
010000000000000000000000000111100000000000000100000000
001000000000000000000011000000000000000001000000000000
101000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000010001100000010110100010000000
011000000000000000000010000011000000000000000010100001
000000000000000001000000000000000000010110100000000100
001000001100000000100000001101000000101001010000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
111000000000001111000000000000000000000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000111000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000010000001000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001001000010000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100001000
000000000101000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000010
111000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000010000000

.logic_tile 2 6
000000000000000000000000000001100000000000000101000100
000000000000000000000000000000100000000001000010000001
111000000000000000000011101001101010000100100000000000
000000000000000101000000000101011010010010000000000000
110000001100001000000111000000000000000000000000000000
100000000000000101000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 6
000010110000101000000111000000000001000000
000001000000001111000110010011001011000000
101000010000000011100000011001000000000000
000000000110000000000011100001101001000000
110000000000000011100111000000000000000000
110000000000000000100010001101000000000000
000000000001010000000111000000000000000000
000000001010000001000000001101000000000000
000000000001010000000000000000000000000000
000000000000000001000000000101000000000000
000000100000000000010000001001100000000000
000001100110000000000000000101100000000000
000000000000000000000011100000000000000000
000000000000000000000000000001000000000000
110000000000000111000000001000000000000000
110000001010000000100011101111000000000000

.logic_tile 4 6
000000100000001000000111101101101100101001010000000000
000000000100001111000000000001110000101010100000000000
111000000000011101100000011000000000000000000100000000
000000000000000001000011111011000000000010000001000000
000000000000000101100000001111101100101011100000000000
000000000000000000000000000111111110010110000000000000
000000000000000000000111110000000000000000000000000000
000000001110001101000010000000000000000000000000000000
000100100000000000000010001101101000100000010000000000
000101000000000000000100000011011111111110100000000000
000000001001010000000110000101101010101000000000000000
000000000000000101000000001011100000111101010000000000
000010100000100101000111001001111010100011110000000000
000001000100000000100100000011001000111011110000000000
000000000000000101000000010000011000000100000100000000
000000000000000000000011010000010000000000000000000000

.logic_tile 5 6
100000000000000001000000010000011100110110000100000100
000000000000000000100011100011011001111001000000000000
011000000000000000000010100101001000101001010100000000
100000000000000000000100000101110000101010100000000010
110001000000001101000011110111011110101000010100100000
010000000000000101100110101111001001011000100000000000
000000000000100000000000000001011111111000100100000001
000000000000010000000011110000101001111000100000000000
000000000000000000000000010101100000111001110100000000
000010000000001101000011101001101010100000010000000010
000000000000000111000111000111101000101010100101000000
000000000000000000000110110001110000101001010000000000
000000000000000111000011101000011100111001000100000000
000000000000000101000000001011001001110110000000100000
000000000000000011100011101111001000101011100100000000
000000000000001101100000000111011011101011010000000010

.logic_tile 6 6
000000000000001000000000000000000001000000100100000000
000010100001010111000000000000001001000000000000000010
101000000000000000000000010000000000000000000000000000
000000001110000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000110000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000011110000000000000000000100000011
000000000000100000000010000101000000000010000000000100
101000000000000101000000001101011011000000110000000001
000000000000000101000000000001101101000000100000000000
010000000000000101000011100011101001100001000000000000
010000000000000000000000000000111000100001000000000000
000000000000010001000000000111100001100000010000000000
000000000001110000000000001001101101000000000000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000001000010011000000000000000000000000000000
000010100000000001000100000000000000000000000000000000
000000000000000000000000000011100000000000000000000000
000000000000000000000000000000100000000001000000000000
110000001110010000000110000000000000000000000000000000
010000000000110000000100000000000000000000000000000000

.logic_tile 8 6
000000000000000000000010100000000000000000000110000010
000000000000000000000000001011000000000010000000100000
101000000000000000000000000000011011100000000010000000
000000000000000000000010101111001011010000000000000010
010000000000000000000110100000000000000000100000000000
110000000000000000000000000000001111000000000000000000
000000000000000011100000010000000000000000100110000010
000000000000000000000010100000001001000000000010000001
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110010000000001000000100110000100
000000000000000000000110010000001001000000000000000010
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000001100000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
101000100000000000000000010101100000000010101010000001
000001000001000000000010000000001000000001010011000111
110000000000000000000011100111001000001100110100000000
110000000000000000000010100000101110110011001000000100
000000000001010001100000000000001011011110100000000000
000000001010000001000000001101011010101101010000100000
000000000000000000000000000111011011000000000000000000
000000000000000000000000001101101001000010000000000000
000000100000000000000000000101111000001100110100000000
000001000100000000000000000000011000110011001000000000
000000000000000001100110011000000000010110100100000001
000000000000000000000010001001000000101001010000000000
110000001001000101100000000000000000000000000000000000
110000000000100000100000000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001100001000000000000000000000000000000
000101000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001001000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000010000000000000000000000000000
000000000100000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000100110000000
000000000001000000000000000000001101000000000111000110
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000001011000
000100000000000000
000000000001100000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000000001000000000001111111000111111100000000000
000000000000000001000000000101001001111001010000000000
010000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000001000000110000000000000000000100100000000
000000000000000111000000000000001111000000000000000100
000000000000000111000000000011000000000000000100000000
000000000000000000000010000000000000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000001000000000011111011010101011110000000000
000000000000000011000010001101101101011011110000000000
000010000000000001100000000000011000000100000100000000
000001000000000000000000000000000000000000000000000000

.ramb_tile 3 7
000000000000001011100111001000000000000000
000000000000000011000111101001001000000000
111000000000001000000000010011000000000000
000000000000001111000011000101101001000000
010000000000000000000011100000000000000000
010000000000000001000000001101000000000000
000000000000001001000111001000000000000000
000000000000000011000000000101000000000000
000000000000000000000000001000000000000000
000000000000000000000010110101000000000000
000010000001010000000000000011100000000000
000001000100000000000010110001100000000000
000000000000001000000000001000000000000000
000000000000001001000000001101000000000000
010000100000010000000000000000000000000000
010001000000000000000000000111000000000000

.logic_tile 4 7
000000000000000000000000010111000001111001110000000000
000000000000000000000010000111101110100000010000000000
101010000000001101100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010001000000100000000010000011011100101000000000000000
110000100001010000000000000111000000111101010000000000
000000000001010101000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000001110000101000000000000000001000000100100000001
000000000000010000100000000000001101000000000000000000
000010100000000001000000001001101111000111000000000000
000000000000000001000010000001011011100111010000000000
000000000000000001000111011111111010110101010000000000
000000000000000000000110100101011001110100000000000000
110010100000001001100000000000000000000000000000000000
010000000110000001000000000000000000000000000000000000

.logic_tile 5 7
000001000000000101100010100000000000000000000000000000
000000100000000000100100000000000000000000000000000000
101000001110001111000000000111001010111000100000000000
000000000000000101100000000000111101111000100000000000
110000001110001000000110001101101101011100100000000000
010001000000001111000000001101101000101100100000000000
000000000000001000000111111111101111110111110000000000
000000000000000101000111100101001110111001010000000000
000000000000000101000010100011000000000000000000000000
000000000000100000000111110000000000000001000000000000
000000000000000000000000000111001110011101010000000000
000000000000000101000000000101011000001001010000000000
000000001100000101000010100000011000000100000100000000
000000000000000000000000000000000000000000000100100000
110000000000000001000000000011111000101000110000000000
000000000000000001000000001001001100100100110000000000

.logic_tile 6 7
000000000000000000000010100001001111111101010000000000
000000000000000000000110001001101011010000100000000000
101011100000001000000000000000000000000000000000000000
000001000000001001000000000000000000000000000000000000
110000000000000000000000000000000000000000100100000000
110000000000000000000000000000001100000000000010000011
000000000000000000000010000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000001000011100010000110000000000
000000000000000001000010001111011101100000110000000001
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000111100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010001000000000000000010000000000000000000000000000000
010010000000000000000000000000000000000000000000000000

.logic_tile 7 7
000000000010000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
101000000000100000000000010000000000000000000100000000
000000000000010000000010000111000000000010000000000000
110001000000001000000000000111101011000100000000000001
010010100000000001000000000111101100000000000000000101
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000011100000010000001100000010100000000000
000000000000000001000010110011000000000001010000000000
000000000000001000000000000001101110000010100000000110
000010000000000101000010000101100000000000000000000011
000000000000000001100000000111000000000000000100000000
000000000000000001000010000000100000000001000000000000
000000000000001000000000010000000001000000100100000001
000000000000000001000010000000001110000000000000000100

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
101000000000001000000110101011000001001001000000000000
000000000110001011000000001001001110000000000000000000
010000000000000000000000010000000000000000100000000000
010010100000000000000010100000001111000000000000000000
000000000000000000000000000111000001100000010010000000
000000001110000111000000001101001100000000000010000001
000000000000001000000000000101100000000000000100000110
000000000000001001000000000000000000000001000010000000
000000000000010001100000000001100000000000000100000111
000000001010100000000000000000000000000001000010000000
000000000000000001100110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001010010000000000000000000000000000000000000000
000000000000011111000000000000000000000000000000000000

.logic_tile 9 7
000000001110100000000010110000000000000000000000000000
000000000001001001000111100000000000000000000000000000
101000000000010101000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
010001000000000101000110000101001000001011100000000000
010010000000000000100010100000111011001011100000000000
000001100000010101000010110001000000000000000100000000
000011000000011101000110000000000000000001000000000000
001000001110000000000000001101111010010100100000000000
000010100000000000000000000101101010010110100010000000
000010100000111001000000001000011001011110100000000001
000000000000010011000000000011001000101101010010100000
000000000000100000000000011001101111101000000000000000
000000000001000000000010001001011011100000010000000000
110000100001010000000000000000000000000000000000000000
010000001010100000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000010000000000000000
000000000000000000000011110111001001000000
111000000000001000000111101011100001010000
000000000000000111000000001001001010000000
110000000000000000000111101000000000000000
110000000000000000000100000101000000000000
000000000000000111000000010000000000000000
000000000010000001000011101011000000000000
000000000000001000000011101000000000000000
000000000000000011000100000001000000000000
000001000000001000000000001011000000000000
000000000000000111000000001101000000010000
000000000000000011000011100000000000000000
000000000000000000100000001101000000000000
110000100000001111000000001000000000000000
110001000000011011000000000111000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000111101110111001000100000000
000000000000000000000000000000101001111001000000100000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000001000000111100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000010
000100000000001000
100000000000000000
100000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000001010000000000
000000001000000000

.io_tile 0 8
000000111000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000100110000001
000000000000000000000000000000001010000000000000000000
111000000000000000000010100000000001000000100100000000
000000001100000000000000000000001010000000000000000000
010000000000000001100000001011101101111111100000000000
000000000000000000000000001101101101111001010000000000
000000000000001001100111100000000001000000100100000000
000000000000000101000100000000001001000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010000000000001000010101000000000000000000100000000
000001001110000000000110001011000000000010000000000000
000000000100000000000000001011111011111110100000000000
000000000000000000000000001101001010111001110000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000

.ramt_tile 3 8
000000010000001000000111010000000000000000
000000000000001111000011010001001101000000
101000110000000000000011101111000001000000
000001001110001001000000001001001010000000
010000000000000000000011100000000000000000
110000000000000000000000001001000000000000
000000000000010111000000010000000000000000
000000001100100111000011111001000000000000
000000000000000000000000011000000000000000
000000000010000000000011010101000000000000
000000000000000001000000011011100000000000
000000000000000000000010011101100000000001
000100000000000001100000001000000000000000
000100000000000000100000000111000000000000
010000100000000001000000001000000000000000
010001000100000000000000000011000000000000

.logic_tile 4 8
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000111100000000000000110000000
000000000000000101000000000000000000000001000100000001
110001100010000000000000010000000000000000000000000000
010000000000000000000011000000000000000000000000000000
000000000000000000000110000001011001111001010000000000
000000000000001111000000001101101010010001010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000011100000000101111110111110100110000001
000000000000000000000000000000100000111110100100000100

.logic_tile 5 8
000000100000000101000000001001111110110110110100000000
000000000000001101100010110111111111111110110000000000
101000000000001101000111110000000000000000000000000000
000000000000001101100011100000000000000000000000000000
110000100000000000000010100001011011000010000000000000
010000000010000000000100001001001011000000000000000000
000000000000000101100010101001100000101001010000000000
000000000000101101100110110011101101011001100000000000
000001000000000000000110111011111110010111000000000000
000000100000000000000010100101101110100111000000000000
000000000000000101100111010000000000000000000000000000
000010100000000000100110000000000000000000000000000000
000000000000000101100010110001111010000010000000000000
000000000000100000000010001101011000000000000000000000
010000001100001111000000000011100000100000010000000000
010000000000001001000010010000101111100000010000000000

.logic_tile 6 8
100000000000001000000000000000000000000000000000000000
000000000000000101000010110000000000000000000000000000
011000001000000011100000000000000000010110100100000000
100000000000001101100000000011000000101001011001100000
010000000000001000000110000000001111100001010000000000
010000000000000011000000001111001111010010100000000000
000000000000101000000000000101000000100110010110000000
000000000000000101000000000000101100100110011000000010
000000000000000001100000000101011000111001000000000000
000000000000100000000010000000001011111001000000000000
000010100001010000000000001001101010101001010000000000
000001000000100000000000000101010000101010100000100000
000000100000001000000010101000000000011111100000000000
000000000000000101000000000111001101101111010000000000
110000000000000001000110100001000000000000000000000000
000000000000010000000000000000000000000001000000000000

.logic_tile 7 8
000000000000000000000000001101011000010110100001000000
000000000000010000000000000101100000000010100000000000
101000000000100001100000000000000000000000000000000000
000000000000010101100011100000000000000000000000000000
010000000000100000000111000011100001100000010100000000
110000000000000000000010100000101001100000010000000000
000010100010001101000110000000011001000000110100000000
000001001100011001000000000000011101000000110010000001
000000000000000000010110110011101101100000000000000000
000000000000000000000110011011011011000000000001000000
000010000000010001100010001001100000000000000100000000
000001000000000000000000001011100000101001010000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
010000000000000000000000000101100001001001000000000000
010000000000000000000000000000001010001001000000000000

.logic_tile 8 8
000000000000000000000110100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
101000000000100011100111001000000000000000000100000001
000000001011010000100000000001000000000010000000000110
010000000000000000000000010000011000000100000110000001
010000000000000000000010100000010000000000000000000001
000000000000000101100111000000011010000100000100000001
000000000110000001000111100000010000000000000000000100
000000000000000000000000000101100000000000000110000001
000000000000000000000000000000000000000001000000000011
000000000000000000000000001000000000000000000110000011
000000000000000000000000001101000000000010000000100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000110000111111010111001010000000000
000000000010100000000100001001101011111100110000000000

.logic_tile 9 8
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
101000100000001101000000001001111011100000000000000000
000001000000001011100000000101001000110100000000000000
110000000000000000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000000000000000001000000000000000000000000000100000000
000000000000001101000010110101000000000010000000000000
000000000000000000000000001111011011001101000000000000
000000100000001101000000000001011010001000000000000000
000000001000000001100000000000011100000100000100000000
000000000000001101000000000000000000000000000000000000
000000000000001000000011100000000000000000000100000000
000000000000000001000010000011000000000010000000000000
110000000101010011100000011001100001000110000000000000
110000000000000000000010001111001100101111010000000000

.ramt_tile 10 8
000000010000000000000111010000000000000000
000000000000000111000011001001001110000000
101000011000000000000000001011000000000000
000000000000000000000000001101001010010000
110000000000000000000000001000000000000000
110000000000000001000000000101000000000000
000010101110001001000000000000000000000000
000000000000001011000010001011000000000000
000000000000001000000111001000000000000000
000000000000001111000000000111000000000000
000000100000100000000000000111100000000010
000001000001010111000000001001100000000000
000000000000000011100010000000000000000000
000000000000000000100100000001000000000000
110000000000010001000111101000000000000000
010000000000000000000000000101000000000000

.logic_tile 11 8
000000000000000000000000000111000000110110110000000000
000000000000000000000000000000101111110110110010000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010101011101000001000000000000
000000001010000000000010000000111011000001000000000001
000000000000000000000010010000000000000000100100000000
000000000000000000000011010000001011000000000000000000
110010100101100000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000100000
000000000000000000
000000000000000000
000000111000000100
000000001000000100
000000000000000000
000000000000001000
000000000000000000
110100000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000010001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000001000
000000000000000000
000100000000000000
000010000000000000
000010110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000001000000000000000000100000000
000000000000000111000000000101000000000010000000000000
010100000000000000000000000000011100000100000100000000
000100000000000000000000000000000000000000000010000000
000000000000000101000010100000000000000000000000000000
000000000000001101100100000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010001011000000000010000000000000
000000000000000001100000000101100000000000000100000000
000000000000000000000000000000000000000001000010000000
000000000000000000000000001000000000010110100110000000
000000000000000000000000000001000000101001010000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 2 9
000000000000000101000010101000000000000000000100100000
000000000000000000000000000001000000000010000000000000
111000000000001000000000010000011000000100000100000000
000000000000000101000010100000010000000000000010000000
010000000000100000000010000001011011111111010000000000
000000000001000000000000001101111101101111000000000010
000000000000000000000010110011000000000000000100000000
000000000000000000000011010000000000000001000010000000
000000001110000000000000000000000001000000100100000000
000000000000001101000000000000001011000000000010000000
000000000000000000000000000000000000000000000110000000
000000000000000000000010001001000000000010000010000000
000001000000100000000000001001011111100000010000000000
000010100001000000000000001101011101100000100000000010
000000000000000000000000001000000000000000000110000000
000000000000000000000010001101000000000010000010000000

.ramb_tile 3 9
000011000000000000000000010000000000000000
000000000000000000000011110111001001000000
111000000000001000000000001011100000000000
000000000000001111000000001101001011000001
110011001100001000000000011000000000000000
010000000000001111000011001101000000000000
000000000000011001000010011000000000000000
000000000000101101100011110101000000000000
000000000110001000000000001000000000000000
000001000000000101000010000101000000000000
000000000000001011100000000011000000000000
000000000110000101100000000101000000000001
000000000000000011100000001000000000000000
000000000000000000100000000001000000000000
110000000000000001000000001000000000000000
110000000000000000000000000011000000000000

.logic_tile 4 9
000000000000000000000000010111101101101000000000000000
000000000000000000000010001101101010011000000000000000
111000000000000111100000010111001101101001000000000000
000000000000001111000011100011011000010000000000000000
010000000100000111100010110000001110000100000100000000
000000000000000000100111110000000000000000000000000100
000000000000000111100000010101111100111111010000100000
000000000000000000000011101111011100011111000000000000
000000000000000101000000000011011001110111110000000000
000000000000000000000011111111001000110110100000000000
000000000000011000000000010001111110110000010000000000
000000000010000011000011101101111100010000000000000000
000000000000001111100010010111001101101011110000000000
000000000010000111100011100101001001011011110000100000
000000001001000000000111100001011101111111100000000000
000000000000000000000111110011101011111001010000100000

.logic_tile 5 9
100000001100000000000110000000011100000100000100100000
000000000000000000000000000000000000000000000000000000
011000000000000000000010111111100000101001010100100000
100000000000000000000010001001100000111111111000000000
110000000000001001100000000111100000000000000100100000
010000000000000001000000000000000000000001000000000000
000000000000000000000000001000000000111001110100100000
000000000000000000000000001001001010110110111000000000
000000000000000000000000000000011000111101010100000000
000000000000000000000010000101010000111110101000100000
000000000000000001100000001001100000101001010100000000
000000000000000000000000001001100000111111111000100000
000000000000000000000000001000000000011001100100000000
000000000000000000000000001111001010100110010000100000
110000000000001000000110000000000000000000000100000000
000000000000000001000000001001000000000010000000100000

.logic_tile 6 9
000000100000001101000011111011011101100000010000000000
000000000000000111000011111011011110101000000010000000
101000000000001000000000001000011110111110100000000000
101010100000001011010000000111010000111101010001000000
010001000000000000000011100000011010000100000000000000
110010000000000000000111000000010000000000000000000000
000000000000001000000010000011001100010100000000000000
000000000000000111000010100000010000010100000000000000
000000000000000101000000010001011011000101010000000000
000000000000000101100011010001001011101101010000000000
000000000000000000000011111000011000111110100000000000
000000000000000000000011100111000000111101010000100000
000000000000000001000010100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000011100111000001001110101011110100000000
000000000000000001000000001101111001110111110010000000

.logic_tile 7 9
000100000000000000000010100011011101111001010100000000
000000000000000000000010100000111111111001010000000000
101000000000000011100111101111001100111000110000100000
101000000000000000100110111001111100011000100000000000
010100000000000000000110101111111101101000010100000000
110000000000000000000111101111101001111000100000000000
000000000000000101000010010000001101100000000000000000
000000000000010000000011001001001000010000000000000001
000000000000000001100110100000000000000000000000000000
000000001000001011100010000000000000000000000000000000
000001000000000001100110000101101001000000000000000000
000010000000000000000110011001011011000001000000000000
000000000000000111000110001000000001100000010100000000
000000000000000000000100001111001101010000100010000000
110000000000000101100110100101100001100000010000000000
110000000000000000000010001101101000000000000000100000

.logic_tile 8 9
000000000000001000000110110000011110000100000100000000
000000000000000101000110100000000000000000000000000000
101000100000000000000010100000001000000100000100000000
000001000000000000000000000000010000000000000000000000
110000000000000000000000000000000001000000100100000000
110000000000000000000000000000001101000000000000000000
000000000000000000000111000111111010000000000001000000
000000000001010000000000001111011101000010000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000100000001000000000010000000000000
000000000000000000000000010111111010111101010000000000
000000000000000000000011101111011101111100110001000000
000000000000000000000010010001011000000001010011000000
000000001000000000000010010000110000000001010000100000
000000000000000001100000000101111110000000000000000000
000000000000000101100000001011101111000010000000000000

.logic_tile 9 9
000000001110000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
101000000000010000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000001000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000110000000100000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000100000010000000000000001100000000000000100000000
000001000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
010000100000000000000000000000000000000000000000000000
110001000100000000000000000000000000000000000000000000

.ramb_tile 10 9
000010000000000000000011001000000000000000
000001000000000111000111100111001000000000
111000000000001000000000000111000001100000
000000000110000111000000001101001011000000
010000000110001011100011111000000000000000
110000000000001011100011010001000000000000
000000000000001111000000010000000000000000
000000001010001011000011001001000000000000
000000000000000000000000000000000000000000
000000001000000000000000001001000000000000
000000001100100000000000000011100000100000
000000000001010001000000000101000000000000
000000000000000001000000000000000000000000
000000000000100000000000000101000000000000
010000001100000011000000001000000000000000
110000000000000000000000000101000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000000000000000000011100000100000110000000
000000000000000000000000000000010000000000000000000000
010000000000000111100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000001000000000000000000000000000000000000100110000000
000010000000000000000000000000001111000000000000100000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001010000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000000000000000000000001110000100000110000000
000000000000000001000010000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000001110000011110100000000
000000000000000000000000000000000000000011110000000000
101000000000000000000000000000000000000000000000000000
101000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000001001100000111111110000000000
000010100000000000000000000101100000101001010000000000

.io_tile 13 9
000000000000001010
000000000000001000
000000000000000000
000000000000000001
000000000000110110
000000000000011000
001100000000001000
000000000000000000
000010000000000000
000110010000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000001000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
000000000000000000000110000000000000000000100100000000
000000000000000000000100000000001110000000000010000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
010000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000001111001011000000000010000000
000000000000001111000000000101011110001000000000000000
000000000000000001100000000000000000000000000100000000
000000000000001101000000001111000000000010000000000000
000000000000000000000000000011000000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000101000110100101111110000100000000000000
000000000000000000100000000111001011000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000001101000000000011000000000010000000000000

.logic_tile 2 10
000000000000000101100110001001001000100000000000000000
000000000000000000000000001011011011110000010000000000
111000000000000000000000010011011001111000110000000000
000000000000001101000011101101001011110000110000000100
010000000000000101000010010000011110000100000100100000
000000000000000101000011110000010000000000000000000000
000000000000001000000110110000011000000100000100000000
000000000000000101000010100000010000000000000000000000
000000000000001000000000010011101010110000010000000000
000000000000000011000010001011001011010000000000000001
000000000000001001000000001101011011101000010000000000
000000000000001001100010010101111100001000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000011011101011100000000000000001
000000000000000000000010000011011111111000000000000000

.ramt_tile 3 10
000000010010000011100011111000000000000000
000000000000000000000011010001001001000000
101000010000001111100111010101100001000000
000000000000000011100011000001001001001000
110000100000000001100111101000000000000000
110000000000000000100010001001000000000000
000000000000000001100111100000000000000000
000000000000000000100100001101000000000000
000000000000000000000000000000000000000000
000010000000000000000000001101000000000000
000000000000001000000000001101000000000000
000000000000001111000000000001000000000001
000000000001100000000010101000000000000000
000000000001110000000000001101000000000000
110000000000000000000000000000000000000000
010000000000000000000000001001000000000000

.logic_tile 4 10
000000000000000001100111100001000000000000000100000000
000000000000000000000100000000000000000001000000000000
111000000000001000000000000000001100000100000100000000
000000000000000111000000000000010000000000000000000000
010000000001010101000000000000011010000100000100000000
000000000000100000100000000000000000000000000000000001
000000000000001000000010100000000000000000000100000000
000000000000000001000110110011000000000010000001000000
000000000000000111000000000111100000000000000100000000
000000000000000000000011100000100000000001000000000000
000001000000000000000000001101101110101011110000000000
000000000000000000000000001101101001011011110000100000
000000000000000101100000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000001111011000100001010000000000
000010000000000000000011100101001000100000000000000100

.logic_tile 5 10
000000000000000000000000000111001100100000010000000000
000000000000000000000011110111001010010000010001000000
101000000000000000000000000111100001010000100000000000
000000000000000000000010110000101110010000100001100100
010000000000001001100000010000000000000000000000000000
010000000000000101000010100000000000000000000000000000
000000000010000000000111110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000110100000000111000000001101001010101111000000000000
000101000000010000100000001011101010111111010000000010
000000000100000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000101000000000011011011111110100010000000
000000000000001101100000000101011001111001110000000000
110000000000000000000110000000011010000100000100000000
000000000000000001000000000000010000000000000100000000

.logic_tile 6 10
000000000000000101100000000111111101110110110000000000
000000000000000000000000000101001110111101010000000001
101000000000000001100000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
110000000000000101100000011011011110101111010000000001
010000000000000000000011010011001010011111010000000000
000000000000000111100010110000000000000000100100000000
000000000000000000100111100000001101000000000000100000
000000100000000011100010001111011000110011110000000000
000000000000000101100010011101001100100001010000000000
000000000000000011100000000000000000000000000100000000
000000000000011101000000001101000000000010000000000000
000000000000001101000011111001011110111110110000000001
000000000000000101100011000101001111010110110000000000
000000000010001001000000000101001111111110110000000001
000000000000000111100000001111001110011110100000000000

.logic_tile 7 10
000000000000100000000010101000011011110111110000000000
000000000001011101000111111101011010111011110010000000
101000000000001101000110001001000000000000000000000001
000000000000001011000100001111000000010110100000000100
010001001010000101100010100001001100010111110100000000
010000100000000001000000000001111010110111111000000000
000000000000001001000010001011011111010111100000000000
000000001010000101000010000001111001001011100000000000
000001000110000000000011110101011010101001010000000000
000010100000000000000010001101010000010100000000100000
000000000001000000000000010000000000000000000000000000
000000000000100000000011010000000000000000000000000000
000010100010000111000000000111011011110111110100000000
000000000000000000000010100111101101101011110000000000
010000000000010000000110110000000000000000000000000000
010000000000000000000010100000000000000000000000000000

.logic_tile 8 10
000000000000000000000111100000000000000000000000000000
000000000000000000000111100000000000000000000000000000
101000000000111000000111100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
110000000000000000000000000000000001000000100000000000
010000000000000000000000000000001000000000000000000000
000000100000000111100111000000000001000000100100000000
000001000000001111000100000000001111000000000010000000
000000001110000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000001001011000000000000000000100
000010000000000000000000001101111001010000000000000000
010000000000000000000000001000000000000000000100000000
110000001010000000000010000101000000000010001000000000

.logic_tile 9 10
000000000000000000000000010000000000000000000000000000
000000000000001111000011110000000000000000000000000000
001000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000001000000001000000000000000001111111100010110000000
000000001010001111000000001011011101111100100000000000
000000001100000000000111000011100000101001010100000000
000000000000000000000000000111100000000000000000000000
000000000000000101000110000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000001110000011100110000101111100111000110100000000
000000000000000000100100000000011111111000110010000000
110000000000000001100000001000000001100000010100000000
110000000000000000100000001011001100010000100010000000

.ramt_tile 10 10
000000010000001000000111010000000000000000
000000000000000011000011011001001000000000
101000011010000000000000000111100001010000
000000000000000111000000000101001011000000
110000000000001000000111011000000000000000
110000000000001111000111111101000000000000
000000000000000000000111100000000000000000
000000000000000000000110001001000000000000
000000100000000000000000000000000000000000
000000000000000000000000001101000000000000
000000000000000000000000000111100000001000
000000001110000000000010001101100000000000
000000000000000000000010001000000000000000
000000000000000000000010001011000000000000
010000000000000001000010000000000000000000
010000000000000000000000001111000000000000

.logic_tile 11 10
000000000000000000000000000000000001000000100110000000
000000001110000000000000000000001010000000000100000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000010111100000000000000000000000000000
110000001100000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001101010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010101000000000000000000000000000
000000000000000000000000001001000000000010000000000000
000010000001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000011000
000100000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000100000000000000
000000000000000000
000011110000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
001000000000101000
000100000000000100
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000001100011100000000001000000001000000000
000000000000001001000010110000001101000000000000001000
111000000000000000000000000101111100001000011100000000
000000000000000000000000001011111001010010000100000100
010000000000000000000011110101101000001000011100000000
010000000000000000000010000001001011010010000100000001
000000000000001001100110000111001000100001000100000000
000000000000000001000000001011101100000100100100000000
000000000000000001000010000101000000010110100000000000
000000000000000000000100000000100000010110100000000000
000000000000000000000000010001011010000001010100000000
000000000000000000000010000000000000000001010100000000
000000000000000000000110000000000001001111000000000000
000000000000000000000000000000001010001111000000000000
110000000000000000000000000000000000010110100000000000
000000000000000000000000000001000000101001010000000000

.logic_tile 2 11
000000000000000000000011110000000001000000001000000000
000000000000000000000011100000001011000000000000001000
111000000000000101000000010101011011001000011100000000
000000000000010000100010001001011000010010000100000000
010000000000000011100011100101101000001000011100000000
010000000000000000100000001101101010010010000100000000
000000000000000000000110000101001000110000000100000000
000000000000000000000010111011001001000000110100000000
000000000000000000000110001011000001011001100000000000
000000000000000000000000000011101001000000000000000000
000000000000000000000000000101011100101011110000000000
000000000000000001000000000000100000101011110010000000
000000000000000000000000001000001000010100000100000000
000000000000000000000000001001010000101000000100000000
110000000000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110000000000

.ramb_tile 3 11
010001000000001000000111000000000000000000
001000000000001011000100000101001000000000
111000000000000011100000000011000000000000
000000000000000111100000000101001001000001
010000000000000011100011101000000000000000
111000000000010001100000000001000000000000
000000000000000111100111000000000000000000
001000000000000000000010000011000000000000
000000000000001001000000000000000000000000
001000000000001001000010001011000000000000
000000000000000000000000001111100000000000
001000000000000000000000001101000000010000
000000000000000000000000001000000000000000
001000000000000000000000001101000000000000
010000000000000001100000001000000000000000
111000000000000000100000000001000000000000

.logic_tile 4 11
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
111000000000001000000000010001100000000000000100000000
000000000000001101000010000000100000000001000000000000
010000000000000000000000000000001110000100000100100000
000000000000000101000000000000000000000000000000000000
000000000000001001100110000000011000000100000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000010000001110000100000100000000
000000000000000001000010000000010000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000

.logic_tile 5 11
000000000000010101000000000001011101110111110000000000
000000000000101101000000000001001000110110100001000000
111000000000001000000000000000000000000000000100000000
000000000000000101000010111101000000000010000000000000
010000000000001000000000001000000000000000000100000000
000000000000000101000010110011000000000010000000000010
000000000000000101100000000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000001100000010000011110000100000100000000
000000000000100000000010000000010000000000000000000000
000000000000001111000000000001111010101001000010000000
000000000000000001100000000001101110010000000000000000
000000000000000000000000000000001010000100000100000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010010011000000000010000000000000

.logic_tile 6 11
000000000000000000000010101101011010000000000000000000
000000000000000000010110010111001111000000100000000101
101001000000000000000110110001101100101000010000000000
000000000000001101010011100011001001000000100010000000
010000000000001000000110101000000000000000000100000000
010000000000001001000000001011000000000010000110000001
000000000000001111000010100101100000000000000100000000
000000000000000011000110110000000000000001000100000000
000000000000001001100000000111011010100000010000000000
000000001000001111100000000111011011010100000010000000
000000000000000000000000000000000001000000100100000000
000000000000000000000010000000001111000000000100100001
000000000000001001100010000001101101100011110000000000
000001000000001111100000000011101011111011110000000010
110000000000000001000000000000011000000100000100000000
000000000000000000000010010000010000000000000100000000

.logic_tile 7 11
000000000000000000000110100101101110010111110000000000
000000001001000101000000000011010000111111110011000000
101000000000001101000000000000001010000100000100000000
000000000000001011100000000000000000000000000000000000
110000001010000001000010000101111011010111100000000001
110000000000000000000010000111101000111111010000000000
000000000000000011100000010001001101001111110000000000
000000000000000001000011001001011000001001010000000000
000000100000000000000000010000000000000000100100000000
000001000000000001000010100000001011000000000000000000
000010100000000000000110100101101101000000000000000000
000000000000000000000100001101011101010000000000100000
000000000000000001000111110000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000111000000011011000000110000000000
000000000000000001000110100000001011000000110000100000
101000000000001000000010100001001100010010100000000000
000000000000000111000111101101011010110011110000000000
010000000000001001100010010111001000010000000000000000
010000000000000101000110000000111100010000000000000000
000000000000001000000111000011011000000010100000000100
000000000000000001000100001001010000000011110000000000
000001000000001000000110010111001001000011000000000000
000000100000001101000010100011111001001011000000000000
000001000000000101000000001101001110011110100100000000
000000000000001111000000000011001110111111110000000000
000000000000001101000000010011001110101000000000000000
000000000000001001100010110000100000101000000010000000
010000000000000000000000001101011100011110100100000000
010000000000000000000000001001101110111111110000100000

.logic_tile 9 11
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
101000000000001000000000000000000000000000100100000000
000000000000000011000011100000001010000000000000000000
010001000000001000000111101000000000000000000100000000
110010100000000011000100000001000000000010000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000001000000100100000000
000000000001010000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000001000000000010000000001000000
001000000000000111000011100111001010000000
111000000000001000000111111001000000001000
000000000000000011000011101001001101000000
110000000000000000000000001000000000000000
011000000000000000000000001011000000000000
000000000000000111100111111000000000000000
001000001000000001100111110101000000000000
000000000000000000000010001000000000000000
001000000001000000000011101101000000000000
000000000110000000000011001001000000001000
001000000000000000000010001101100000000000
000000001010000011000000001000000000000000
001000000000000000000000001001000000000000
010000000000000000000000001000000000000000
011010100000000000000000001011000000000000

.logic_tile 11 11
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000100000001000000
000000000000000000
010000000000000001
000000000000100010
000000000000010000
001100000000000000
000000000000000000
010001010000000010
010000000000000000
110000000000110010
010000000000110000
000000000000000000
000000000000000001
000010000000000010
000000110000000000

.io_tile 0 12
000000000100000000
000100000100000000
000000000100000000
010000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000001100
000000000000001100
000001111000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000101000000000000000000000000000000000000
001000000000000000100010100000000000000000000000000000
111001000000000101000000000101101011011110100000000000
000000000000000000000000000001011000000000010000000000
000000000000000101000010101001000000111111110000000000
001000000000000000000000000101000000010110100000000000
000000000000000101000010000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001100000000001001010101000000000000000
001000000000000000000000000000110000101000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000001101101011000000000100000000
001000000000000000000000000001101100010000000100000000

.logic_tile 2 12
010000000000000011100000000101000000101001010000100000
001000000000000000000000000101100000000000000000000000
111000000000000000000110101011001010001000000100000000
000000000000000000000000001101011000000000000100000000
000000000000000101000010100000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000000000001010000011110000000000
001000000000000000000010000000000000000011110000000000
000000000000000001100000000101000000010110100000000000
001000000000000000000000000000100000010110100000000000
110000000000000000000000001011101110111101010000000000
001000000000000000000000001001100000010100000010000000

.ramt_tile 3 12
000000010000000000000111111000000000000000
000000000000000000000111010001001011000000
101000010000001011100000011101100000000000
000000000000000011000011100011101010000001
110000000000000111000011000000000000000000
110000000000000111000111101001000000000000
000000000000000111100111001000000000000000
000000000000000000000000000001000000000000
000000100000000000000000001000000000000000
000000000000000000000000001001000000000000
000000000000000101100000000101000000000000
000000000000000000100000001001000000000001
000000000000000000000111101000000000000000
000000000000000000000000000111000000000000
010000000000000001000000000000000000000000
110000000000000000000000001101000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000001
001000000000000000000000000000000000000001000010000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000000001100000000000000001000000100100000000
001000000000000000000000000000001101000000000000000000
111000000000000011100000000000000000000000000100000001
000000000000000000100000000111000000000010000000000000
010000000000000000000000000001000000000000000100000000
001000000000000000000000000000000000000001000000000010
000000000000000000000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000000000000011010000100000100000000
001000000000000000000000000000010000000000000000000010
000000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000001000000000000001100000000000000100000000
001000000001010001000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000

.logic_tile 6 12
010000000000000001100000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
111000000000001000000000000000001000000100000100100000
000110100000000101000000000000010000000000000000000000
010100000000000000000000000000000000000000000100000001
001100000000000000000000001011000000000010000000000000
000001000000000000000000010000000001000000100100000000
001000000000000000000010000000001011000000000000000000
000000000000000000000110010011000000000000000100000000
001000000000000000000111100000100000000001000000000000
000000000000000001100000000001100000000000000100000000
001010000000000000000000000000000000000001000000100000
000000000000000000000000000011100000000000000100000000
001000000000000000000000000000000000000001000000000000
000000100000000000000000000000000000000000100100000000
001001000000000000000000000000001000000000000000000000

.logic_tile 7 12
010001001110000000000000000000000000000000000000000000
001000100010000000000000000000000000000000000000000000
101000001010000000000000000111100000000000000000000000
000000000000000000000000000000100000000001000000000000
110000000000000001000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000011100000010000000001000110000010000000
001000000000000000100010001011001101001001000000000001
000000000000000000000110000101111100000001010000000001
001000000000000000000100000000110000000001010000000000
000000000000000001000110000101000000000000000100000000
001000000000000000000100000000000000000001000110000000
000000000000000000000011111011001111101001010000000000
001000000000000000000010010101111111000110100000000000
110000000000000000000010101000000000000000000100000000
001000000000000000000100000011000000000010000110100000

.logic_tile 8 12
010000000000000001100110000101100000001001000001000000
001000000000000000100010101111001110000000000000100000
101000000000000111000000000111100000011111100100000000
000000000000001101000000000000101001011111100000000010
010000001100100000000111110101101100111100000000000000
111000000001010000000010000011110000010100000000000000
000000000000000001100000010001001101010110000000000000
001000000000000111000010011111101110111111000000000000
000000000000001001100110100001101010101011110100000000
001000000000001001100000001001010000000011110000000010
000000000000000000000011000001101001001001010000000000
001000000000000000000000000000011101001001010000000000
000000000000101101100111000000001101011111000100000000
001000000001010011100010000011001010101111000000000100
110000000000001101100110100011001000000111010000000000
111000000000001001100000000111011000101011010000000000

.logic_tile 9 12
010000000000001111100011100000011000000100000100000000
001000000000001111100000000000010000000000000001000000
101000000000000000000111010000000000000000100100000000
000000000000000111000110000000001010000000000000000000
010000000000001001100011000000000000000000000000000000
111000000000000011000000000000000000000000000000000000
000001000000000000000011100011111100011111110000000000
001010000000000000000000001001011000001111100000000000
000000001010000000000000011000000000000000000100000000
001000000000000000000011010001000000000010000000000000
000000000000001000000000000001001011011111100000000000
001000000000000001000010111001001111010111110000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000000001101000000000010000000000000
000000000000000000000000010011011000010111100000000000
001000000000000000000011010001111001111011110000000000

.ramt_tile 10 12
000000010000000111000000000000000000000000
000000000000000011000000001101001000000000
101000010000001000000000000011100001000000
000000000000001011000000000011001111000100
110000000000100000000111001000000000000000
110000000001010000000000001101000000000000
000000000010000111000010010000000000000000
000000000010000000100011001011000000000000
000000000000000001000010001000000000000000
000000000000000000000000001111000000000000
000000000001001000000000001111100000000000
000000000000000111000000001101000000000100
000000000000000000000010001000000000000000
000000000000000000000000000001000000000000
010000000000000111100010000000000000000000
110000000000000000000010000001000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
100000000100000010
000000000100000000
110010000100000000
001011110100000001
000000000100000010
000000000100110000
000000000100000000
000000000100100000
000000000000000000
000000000000000000
000010000000100010
000010010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000100000100000000
000000000100000000
010000000100000000
100000000100000000
000000000100000000
001100000100000000
000000000100001000
001000000000101000
000100000000000100
000000000000001100
000000000000001100
000001010000000000
000000001000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000011001101101000001000000000000
001000000000000000000011010001001010000000000000000000
111000000000001001100000000000000000000000100100000000
000000000000000101000000000000001110000000000100000000
010000000000000101000010001000000001010000100000000000
111000000000000000000000000001001010100000010000000000
000000000000001101100000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000001100000010001111100111000100000000000
001000000000000000000010001001001101010000100000000000
000000000000000001000000001000000000110110110100000000
001000000000000000000000000001001110111001110100000010
000000000000001000000000000101100000100000010000000000
001000000000000001000000000000001010100000010001000000
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010010000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
001011100000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000000000000000000001001111000100100000
001000000000000000000000000000001001001111000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000100000000000000000000000000000000000000000
001000000001010000000011110000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000000000000
001000000000001001000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
001000000000000111000000000111000000000010000100000010

.logic_tile 7 13
010010000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000011100000000000000000000000100100000000
000000000000000000100000000000001010000000000000000000
110000000000000111000011100101101111010111100000100000
111000000000000001000010110101011111111011110000000000
000000000000000111000110100111101011000111110000100000
001000000000001101000000001101101100101111110000000000
000000000000000000000000000001011001101001000000000000
001000000000000000000000001101101011100001010000000000
000000000000000101100010000000011010000100000100000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110110000001110000100000100000000
001000000000000001000010100000000000000000000000000000
000000000000000000000010000000000001000000100100000000
001000000000000000000000000000001101000000000000000000

.logic_tile 8 13
010000000000001000000000000101100000000000000100000000
001000000000000011000000000000000000000001000000000000
101000000000000000000011101011011101011111110000000000
000000000000000000000000001001001011001111100000000010
010000000000000011100111100000000000000000100100000000
111000000000000000110000000000001000000000000000000000
000000000000000000000110011000001011100000000000000000
001000000000000001000011011001001011010000000000000000
000000000001011101100010101101111001010111100000000000
001000000000000001100100000111111011111111100000000000
000000000000000000000000000000000000000000100100000000
001000000000000101000000000000001100000000000000000000
000000000000100000000110100011000000000000000000000000
001000000001010000000100000000100000000001000000000000
000000000000000101000000000111000000000000000100000000
001000000000000000100000000000100000000001000000000000

.logic_tile 9 13
010010000000001000000000000000000000000000000000000000
001000000000001011000000000000000000000000000000000000
101000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
010000000000000111000110110000000000000000100100000000
111000000000000000000011010000001000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001011000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000101010100000000
000000001100000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 7 14
000001000000000000000000000000000000000000000000000000
000010100110000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000011101000000001011101011001000010100000000
110000000000000011000000001101101111011110110000000000
000000000000000101000010101000001101101101010100000001
000000000000000101000000000101011101011110100000000000
000000000000100000000000010101011100010101010100000000
000000000001010000000010100101010000010110100001000000
000000000000000000000010001101100001001001000100000000
000000000000000000000000001011001010001111000010000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000110001111111000110100010100000000
000000000000000000000100001011111010111110100010100000

.logic_tile 8 14
000010000000000000000000001001100000010110100000000000
000000000000000000000000000101000000000000000000000000
101000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000010100101100000000000000100000000
110000000000000000000000000000100000000001000000000000
000000000000000111100000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000101000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000000000000010100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111001010011101000100000000
000000000000000000000000000001011110111000100010000000
000000000000000000000000000111011001010100110100000000
000000000000000000000000000101001001000000110010100000
000000000000001001000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000001101110111001110100000000
000000000000000000000000000101001000111000100000100000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000001111000110010
000000001000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000011001
000001111000000010
000000001000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000010000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010111000000010
000001110000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000111100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000010
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000101110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
110000000000000000
100000000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000001110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000110010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
100000000000000000
100000000000000001
000000000000000001
000000000000000001
000000000000000100
000000000000001000
001100000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000001111000000000
000000001000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000010000000010010
000001110000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 10 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 i_sck$SB_IO_IN_$glb_clk
.sym 2 i_rst_b$SB_IO_IN_$glb_ce
.sym 3 r_counter_$glb_clk
.sym 4 rx_fifo.rd_addr_SB_DFFESR_Q_E_$glb_ce
.sym 5 io_pmod_SB_DFFSS_Q_S_$glb_sr
.sym 6 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 7 lvds_clock_$glb_clk
.sym 8 rx_fifo.wr_addr_SB_DFFESR_Q_E_$glb_ce
.sym 47 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 48 rx_fifo.rd_addr_gray_wr[5]
.sym 49 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 50 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 52 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]
.sym 53 rx_fifo.rd_addr_gray_wr[2]
.sym 54 rx_fifo.rd_addr_gray_wr_r[5]
.sym 67 rx_fifo.wr_addr[4]
.sym 123 rx_fifo.wr_addr[4]
.sym 135 i_smi_a2$SB_IO_IN
.sym 145 i_smi_a2$SB_IO_IN
.sym 177 rx_fifo.wr_addr[7]
.sym 178 rx_fifo.wr_addr[3]
.sym 179 rx_fifo.wr_addr[6]
.sym 180 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 181 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 182 rx_fifo.wr_addr[8]
.sym 183 rx_fifo.wr_addr[5]
.sym 184 rx_fifo.wr_addr[2]
.sym 292 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[2]
.sym 293 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[3]
.sym 294 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 295 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 296 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 297 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 298 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 302 rx_fifo.wr_addr[6]
.sym 316 rx_fifo.wr_addr[5]
.sym 318 rx_fifo.wr_addr[2]
.sym 324 rx_fifo.wr_addr[5]
.sym 328 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 330 rx_fifo.wr_addr[8]
.sym 332 rx_fifo.wr_addr[5]
.sym 334 rx_fifo.wr_addr[2]
.sym 337 rx_fifo.wr_addr[7]
.sym 346 rx_fifo.wr_addr[2]
.sym 366 rx_fifo.wr_addr[7]
.sym 368 rx_fifo.wr_addr[3]
.sym 370 rx_fifo.wr_addr[6]
.sym 405 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 406 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 407 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 408 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 410 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 412 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]
.sym 437 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 519 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 520 rx_fifo.rd_addr_gray_wr[9]
.sym 526 rx_fifo.rd_addr_gray_wr_r[9]
.sym 601 i_smi_a2$SB_IO_IN
.sym 659 rx_fifo.wr_addr[9]
.sym 676 $PACKER_VCC_NET
.sym 688 rx_fifo.rd_addr_gray_wr_r[9]
.sym 710 $PACKER_VCC_NET
.sym 714 $PACKER_VCC_NET
.sym 750 w_rx_24_fifo_data[10]
.sym 830 lvds_clock
.sym 845 lvds_clock
.sym 861 w_rx_24_fifo_data[8]
.sym 862 w_rx_09_fifo_data[3]
.sym 864 w_rx_09_fifo_data[5]
.sym 865 w_rx_09_fifo_data[1]
.sym 866 w_rx_24_fifo_data[1]
.sym 867 w_rx_09_fifo_data[8]
.sym 893 lvds_clock
.sym 940 lvds_clock
.sym 944 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 968 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 974 w_rx_09_fifo_data[0]
.sym 975 w_rx_09_fifo_data[4]
.sym 977 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 978 w_rx_24_fifo_data[6]
.sym 979 w_lvds_rx_09_d1
.sym 980 w_lvds_rx_09_d0_SB_LUT4_I2_O[3]
.sym 981 w_rx_09_fifo_data[6]
.sym 1007 w_lvds_rx_24_d1
.sym 1008 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 1015 w_rx_24_fifo_data[1]
.sym 1018 w_rx_24_fifo_data[15]
.sym 1050 lvds_rx_09_inst.o_fifo_data[15]
.sym 1054 w_lvds_rx_24_d1
.sym 1056 i_smi_a2$SB_IO_IN
.sym 1089 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 1090 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 1091 lvds_rx_24_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 1092 lvds_rx_24_inst.r_phase_count[2]
.sym 1093 lvds_rx_24_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I3[1]
.sym 1094 lvds_rx_24_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 1095 lvds_rx_24_inst.r_phase_count[1]
.sym 1123 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 1164 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 1167 $PACKER_VCC_NET
.sym 1169 $PACKER_VCC_NET
.sym 1173 w_lvds_rx_09_d1
.sym 1174 w_lvds_rx_09_d0
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_$glb_clk
.sym 1188 $PACKER_VCC_NET
.sym 1203 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E_SB_LUT4_O_I2[0]
.sym 1204 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_DFFER_Q_E
.sym 1207 lvds_rx_24_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 1209 w_rx_24_fifo_push
.sym 1253 $PACKER_VCC_NET
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1313 $PACKER_VCC_NET
.sym 1316 w_lvds_rx_24_d0_SB_LUT4_I1_O[1]
.sym 1317 lvds_rx_24_inst.o_debug_state[1]
.sym 1318 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 1320 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E_SB_LUT4_O_I2[1]
.sym 1321 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 1322 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 1328 rx_fifo.rd_addr[1]
.sym 1379 $PACKER_VCC_NET
.sym 1401 w_lvds_rx_24_d1
.sym 1402 w_lvds_rx_24_d0
.sym 1411 $PACKER_VCC_NET
.sym 1412 lvds_clock_$glb_clk
.sym 1427 $PACKER_VCC_NET
.sym 1472 w_lvds_rx_24_d0
.sym 1489 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 1512 i_smi_a2$SB_IO_IN
.sym 1880 rx_fifo.wr_addr_gray[3]
.sym 1881 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 1884 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 1885 rx_fifo.wr_addr_gray[5]
.sym 1886 rx_fifo.wr_addr[4]
.sym 1895 rx_fifo.wr_addr[5]
.sym 1956 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 2064 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 2065 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 2066 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 2067 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 2068 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 2069 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 2070 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 2076 rx_fifo.wr_addr_gray[5]
.sym 2080 rx_fifo.wr_addr[4]
.sym 2106 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 2123 rx_fifo.rd_addr_gray[5]
.sym 2128 rx_fifo.wr_addr[4]
.sym 2129 rx_fifo.rd_addr_gray[2]
.sym 2155 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 2156 rx_fifo.rd_addr_gray[5]
.sym 2158 rx_fifo.rd_addr_gray_wr[2]
.sym 2161 rx_fifo.rd_addr_gray_wr[5]
.sym 2162 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 2167 rx_fifo.rd_addr_gray_wr_r[5]
.sym 2170 rx_fifo.rd_addr_gray[2]
.sym 2173 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 2174 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 2179 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 2180 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 2182 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 2185 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 2186 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 2187 rx_fifo.rd_addr_gray_wr_r[5]
.sym 2188 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 2192 rx_fifo.rd_addr_gray[5]
.sym 2198 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 2200 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 2205 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 2206 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 2216 rx_fifo.rd_addr_gray_wr[2]
.sym 2223 rx_fifo.rd_addr_gray[2]
.sym 2228 rx_fifo.rd_addr_gray_wr[5]
.sym 2232 lvds_clock_$glb_clk
.sym 2234 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 2235 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 2236 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 2237 rx_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 2238 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 2239 rx_fifo.rd_addr_gray_wr[3]
.sym 2240 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 2241 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 2246 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 2258 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 2260 rx_fifo.wr_addr[8]
.sym 2265 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]
.sym 2266 rx_fifo.wr_addr[7]
.sym 2268 rx_fifo.wr_addr[3]
.sym 2269 rx_fifo.rd_addr_gray_wr_r[5]
.sym 2288 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 2289 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 2290 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 2300 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 2301 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 2302 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 2311 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 2322 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 2328 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 2333 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 2338 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 2339 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 2345 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 2352 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 2356 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 2365 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 2366 rx_fifo.wr_addr_SB_DFFESR_Q_E_$glb_ce
.sym 2367 lvds_clock_$glb_clk
.sym 2368 io_pmod_SB_DFFSS_Q_S_$glb_sr
.sym 2369 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 2370 rx_fifo.rd_addr_gray[4]
.sym 2371 rx_fifo.rd_addr_gray[5]
.sym 2372 rx_fifo.rd_addr_gray[7]
.sym 2373 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 2374 rx_fifo.rd_addr_gray[2]
.sym 2375 rx_fifo.rd_addr_gray[1]
.sym 2376 rx_fifo.rd_addr_gray[3]
.sym 2381 rx_fifo.wr_addr[7]
.sym 2383 rx_fifo.wr_addr[8]
.sym 2384 rx_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 2385 rx_fifo.wr_addr[3]
.sym 2387 rx_fifo.wr_addr[6]
.sym 2391 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 2393 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 2394 rx_fifo.wr_addr[6]
.sym 2395 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 2398 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 2401 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 2403 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[2]
.sym 2404 rx_fifo.rd_addr_gray_wr_r[8]
.sym 2422 rx_fifo.wr_addr[7]
.sym 2424 rx_fifo.wr_addr[6]
.sym 2426 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 2427 rx_fifo.wr_addr[8]
.sym 2428 rx_fifo.wr_addr[5]
.sym 2429 rx_fifo.wr_addr[2]
.sym 2431 rx_fifo.wr_addr[3]
.sym 2434 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 2441 rx_fifo.wr_addr[4]
.sym 2454 $nextpnr_ICESTORM_LC_4$O
.sym 2456 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 2460 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 2463 rx_fifo.wr_addr[2]
.sym 2464 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 2466 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 2469 rx_fifo.wr_addr[3]
.sym 2470 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 2472 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 2475 rx_fifo.wr_addr[4]
.sym 2476 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 2478 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 2481 rx_fifo.wr_addr[5]
.sym 2482 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 2484 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 2486 rx_fifo.wr_addr[6]
.sym 2488 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 2490 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 2493 rx_fifo.wr_addr[7]
.sym 2494 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 2496 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 2499 rx_fifo.wr_addr[8]
.sym 2500 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 2504 rx_fifo.rd_addr_gray_wr_r[7]
.sym 2505 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 2506 rx_fifo.rd_addr_gray_wr[7]
.sym 2507 rx_fifo.rd_addr_gray_wr[1]
.sym 2508 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 2509 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 2510 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]
.sym 2511 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 2519 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 2520 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_I3[3]
.sym 2522 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 2523 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 2525 rx_fifo.rd_addr_gray[4]
.sym 2526 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 2527 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 2529 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 2532 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 2537 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 2539 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 2552 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 2559 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[3]
.sym 2561 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 2564 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 2566 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[2]
.sym 2567 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 2568 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 2571 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]
.sym 2572 rx_fifo.rd_addr_gray_wr_r[9]
.sym 2573 rx_fifo.wr_addr[9]
.sym 2575 rx_fifo.rd_addr_gray_wr_r[5]
.sym 2580 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]
.sym 2581 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 2585 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 2588 rx_fifo.rd_addr_gray_wr_r[8]
.sym 2592 rx_fifo.wr_addr[9]
.sym 2593 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 2596 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]
.sym 2597 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[3]
.sym 2598 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]
.sym 2599 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[2]
.sym 2602 rx_fifo.rd_addr_gray_wr_r[9]
.sym 2603 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 2608 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 2609 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 2610 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 2611 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[3]
.sym 2621 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 2623 rx_fifo.rd_addr_gray_wr_r[5]
.sym 2632 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 2633 rx_fifo.rd_addr_gray_wr_r[8]
.sym 2634 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 2635 rx_fifo.rd_addr_gray_wr_r[9]
.sym 2639 rx_fifo.wr_addr[9]
.sym 2640 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 2656 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 2703 rx_fifo.rd_addr_gray_wr[1]
.sym 2709 rx_fifo.rd_addr_gray_wr[9]
.sym 2713 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 2725 rx_fifo.rd_addr_gray_wr[1]
.sym 2731 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 2769 rx_fifo.rd_addr_gray_wr[9]
.sym 2772 lvds_clock_$glb_clk
.sym 2775 rx_fifo.mem_q.0.2_WDATA_1
.sym 2776 w_rx_09_fifo_data[11]
.sym 2777 w_rx_09_fifo_data[13]
.sym 2778 w_rx_24_fifo_data[9]
.sym 2779 w_rx_09_fifo_data[9]
.sym 2780 rx_fifo.mem_q.0.2_WDATA
.sym 2781 w_rx_24_fifo_data[11]
.sym 2793 $PACKER_VCC_NET
.sym 2798 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 2799 w_rx_09_fifo_data[7]
.sym 2800 rx_fifo.wr_addr[8]
.sym 2802 rx_fifo.wr_addr[7]
.sym 2808 rx_fifo.wr_addr[3]
.sym 2909 w_rx_24_fifo_data[14]
.sym 2910 w_rx_24_fifo_data[12]
.sym 2911 rx_fifo.mem_q.0.2_WDATA_3
.sym 2912 w_rx_24_fifo_data[13]
.sym 2914 w_rx_09_fifo_data[10]
.sym 2915 rx_fifo.mem_q.0.2_WDATA_2
.sym 2916 w_rx_09_fifo_data[12]
.sym 2917 i_smi_a2$SB_IO_IN
.sym 2920 i_smi_a2$SB_IO_IN
.sym 2922 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 2935 w_rx_09_fifo_data[13]
.sym 2938 w_rx_24_fifo_data[7]
.sym 2971 w_rx_24_fifo_data[8]
.sym 3019 w_rx_24_fifo_data[8]
.sym 3041 i_rst_b$SB_IO_IN_$glb_ce
.sym 3042 lvds_clock_$glb_clk
.sym 3044 w_rx_09_fifo_data[7]
.sym 3045 w_rx_24_fifo_data[3]
.sym 3046 rx_fifo.mem_q.0.3_WDATA_1
.sym 3047 w_rx_09_fifo_data[2]
.sym 3048 w_rx_09_fifo_data[14]
.sym 3049 w_rx_24_fifo_data[15]
.sym 3050 rx_fifo.mem_q.0.3_WDATA_3
.sym 3051 lvds_rx_09_inst.o_fifo_data[15]
.sym 3058 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 3063 w_rx_24_fifo_data[14]
.sym 3064 $PACKER_VCC_NET
.sym 3076 $PACKER_VCC_NET
.sym 3081 $PACKER_VCC_NET
.sym 3087 $PACKER_VCC_NET
.sym 3101 w_lvds_rx_24_d1
.sym 3109 w_rx_24_fifo_data[6]
.sym 3110 w_lvds_rx_09_d1
.sym 3112 w_rx_09_fifo_data[6]
.sym 3115 w_rx_09_fifo_data[3]
.sym 3118 w_rx_09_fifo_data[1]
.sym 3136 w_rx_24_fifo_data[6]
.sym 3145 w_rx_09_fifo_data[1]
.sym 3154 w_rx_09_fifo_data[3]
.sym 3161 w_lvds_rx_09_d1
.sym 3166 w_lvds_rx_24_d1
.sym 3173 w_rx_09_fifo_data[6]
.sym 3176 i_rst_b$SB_IO_IN_$glb_ce
.sym 3177 lvds_clock_$glb_clk
.sym 3179 rx_fifo.mem_q.0.1_WDATA_3
.sym 3180 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 3181 w_rx_24_fifo_data[7]
.sym 3182 w_rx_24_fifo_data[4]
.sym 3183 rx_fifo.mem_q.0.1_WDATA
.sym 3184 rx_fifo.mem_q.0.1_WDATA_2
.sym 3185 w_rx_24_fifo_data[5]
.sym 3186 rx_fifo.mem_q.0.1_WDATA_1
.sym 3187 rx_fifo.wr_addr[5]
.sym 3188 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 3193 w_rx_09_fifo_data[1]
.sym 3196 lvds_rx_09_inst.o_fifo_data[15]
.sym 3197 w_rx_09_fifo_data[3]
.sym 3203 io_pmod[3]$SB_IO_IN
.sym 3204 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 3209 io_pmod[3]$SB_IO_IN
.sym 3210 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3214 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 3226 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 3235 w_rx_09_fifo_data[2]
.sym 3243 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3244 lvds_rx_09_inst.o_debug_state[1]
.sym 3248 w_lvds_rx_09_d1
.sym 3249 w_rx_09_fifo_data[4]
.sym 3257 w_lvds_rx_09_d0
.sym 3259 w_rx_24_fifo_data[4]
.sym 3260 w_lvds_rx_09_d1
.sym 3267 w_lvds_rx_09_d0
.sym 3271 w_rx_09_fifo_data[2]
.sym 3283 lvds_rx_09_inst.o_debug_state[1]
.sym 3284 w_lvds_rx_09_d0
.sym 3285 w_lvds_rx_09_d1
.sym 3286 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3289 w_rx_24_fifo_data[4]
.sym 3296 w_lvds_rx_09_d1
.sym 3301 w_lvds_rx_09_d0
.sym 3302 lvds_rx_09_inst.o_debug_state[1]
.sym 3303 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3304 w_lvds_rx_09_d1
.sym 3307 w_rx_09_fifo_data[4]
.sym 3311 i_rst_b$SB_IO_IN_$glb_ce
.sym 3312 lvds_clock_$glb_clk
.sym 3315 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_2_I3[0]
.sym 3316 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_2_I3[1]
.sym 3317 lvds_rx_09_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I1[3]
.sym 3318 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3319 lvds_rx_09_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_E
.sym 3320 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 3321 lvds_rx_09_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I1[0]
.sym 3326 w_rx_09_fifo_data[0]
.sym 3331 w_rx_24_fifo_data[2]
.sym 3332 lvds_rx_09_inst.o_debug_state[1]
.sym 3335 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3340 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 3348 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3367 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3368 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 3369 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_DFFER_Q_E
.sym 3370 $PACKER_VCC_NET
.sym 3377 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 3378 $PACKER_VCC_NET
.sym 3379 lvds_rx_24_inst.r_phase_count[2]
.sym 3380 lvds_rx_24_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I3[1]
.sym 3382 lvds_rx_24_inst.r_phase_count[1]
.sym 3384 $PACKER_VCC_NET
.sym 3386 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3389 lvds_rx_24_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 3394 lvds_rx_24_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 3399 $nextpnr_ICESTORM_LC_0$O
.sym 3402 lvds_rx_24_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 3405 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 3406 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3407 lvds_rx_24_inst.r_phase_count[1]
.sym 3408 $PACKER_VCC_NET
.sym 3409 lvds_rx_24_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 3411 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 3412 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3413 lvds_rx_24_inst.r_phase_count[2]
.sym 3414 $PACKER_VCC_NET
.sym 3415 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 3418 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3419 lvds_rx_24_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 3420 $PACKER_VCC_NET
.sym 3421 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 3425 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 3431 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3433 lvds_rx_24_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I3[1]
.sym 3438 lvds_rx_24_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I3[1]
.sym 3442 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 3446 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_DFFER_Q_E
.sym 3447 lvds_clock_$glb_clk
.sym 3448 io_pmod_SB_DFFSS_Q_S_$glb_sr
.sym 3449 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 3450 w_rx_09_fifo_push
.sym 3454 lvds_rx_09_inst.r_phase_count[1]
.sym 3455 lvds_rx_09_inst.r_phase_count[2]
.sym 3456 $io_pmod[0]$iobuf_i
.sym 3465 rx_fifo.mem_q.0.1_RDATA_1[1]
.sym 3474 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 3503 lvds_rx_24_inst.o_debug_state[1]
.sym 3504 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 3507 lvds_rx_24_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I3[1]
.sym 3511 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 3513 lvds_rx_24_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 3515 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3517 io_pmod[3]$SB_IO_IN
.sym 3523 lvds_rx_24_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 3541 lvds_rx_24_inst.o_debug_state[1]
.sym 3542 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3543 lvds_rx_24_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I3[1]
.sym 3544 lvds_rx_24_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 3547 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3548 lvds_rx_24_inst.o_debug_state[1]
.sym 3566 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 3568 lvds_rx_24_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 3577 lvds_rx_24_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I3[1]
.sym 3578 io_pmod[3]$SB_IO_IN
.sym 3579 lvds_rx_24_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 3580 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 3582 lvds_clock_$glb_clk
.sym 3583 io_pmod_SB_DFFSS_Q_S_$glb_sr
.sym 3599 io_pmod[1]$SB_IO_IN
.sym 3601 $io_pmod[0]$iobuf_i
.sym 3639 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 3641 w_lvds_rx_24_d1
.sym 3642 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3646 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E_SB_LUT4_O_I2[0]
.sym 3648 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 3649 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E_SB_LUT4_O_I2[1]
.sym 3650 w_lvds_rx_24_d0
.sym 3654 lvds_rx_24_inst.o_debug_state[1]
.sym 3655 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 3658 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 3661 w_lvds_rx_24_d0_SB_LUT4_I1_O[1]
.sym 3670 w_lvds_rx_24_d1
.sym 3671 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3672 w_lvds_rx_24_d0
.sym 3673 lvds_rx_24_inst.o_debug_state[1]
.sym 3678 w_lvds_rx_24_d0_SB_LUT4_I1_O[1]
.sym 3682 w_lvds_rx_24_d1
.sym 3684 w_lvds_rx_24_d0
.sym 3694 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 3695 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3696 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 3697 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 3700 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3702 w_lvds_rx_24_d0_SB_LUT4_I1_O[1]
.sym 3707 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E_SB_LUT4_O_I2[1]
.sym 3708 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E_SB_LUT4_O_I2[0]
.sym 3716 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 3717 lvds_clock_$glb_clk
.sym 3718 io_pmod_SB_DFFSS_Q_S_$glb_sr
.sym 4017 o_shdn_tx_lna$SB_IO_OUT
.sym 4138 i_smi_a2$SB_IO_IN
.sym 4247 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 4248 rx_fifo.wr_addr[9]
.sym 4283 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 4284 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 4297 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 4298 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 4308 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 4320 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 4324 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 4327 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 4343 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 4348 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 4357 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 4358 rx_fifo.wr_addr_SB_DFFESR_Q_E_$glb_ce
.sym 4359 lvds_clock_$glb_clk
.sym 4360 io_pmod_SB_DFFSS_Q_S_$glb_sr
.sym 4379 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 4381 rx_fifo.wr_addr_gray[3]
.sym 4392 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 4396 rx_fifo.wr_addr[4]
.sym 4409 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 4413 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 4420 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 4422 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 4425 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 4426 io_pmod[0]$SB_IO_IN
.sym 4427 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 4428 rx_fifo.wr_addr[9]
.sym 4429 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 4431 rx_fifo.wr_addr[4]
.sym 4447 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 4449 rx_fifo.wr_addr[4]
.sym 4455 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 4459 rx_fifo.wr_addr[3]
.sym 4466 rx_fifo.wr_addr[7]
.sym 4468 rx_fifo.wr_addr[6]
.sym 4470 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 4472 rx_fifo.wr_addr[5]
.sym 4473 rx_fifo.wr_addr[2]
.sym 4474 $nextpnr_ICESTORM_LC_2$O
.sym 4476 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 4480 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 4483 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 4484 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 4486 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 4489 rx_fifo.wr_addr[2]
.sym 4490 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 4492 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 4495 rx_fifo.wr_addr[3]
.sym 4496 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 4498 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 4500 rx_fifo.wr_addr[4]
.sym 4502 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 4504 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 4507 rx_fifo.wr_addr[5]
.sym 4508 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 4510 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 4512 rx_fifo.wr_addr[6]
.sym 4514 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 4516 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 4519 rx_fifo.wr_addr[7]
.sym 4520 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 4525 rx_fifo.mem_q.0.1_RDATA_2[1]
.sym 4529 rx_fifo.mem_q.0.1_RDATA_1[0]
.sym 4540 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 4541 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 4548 rx_fifo.mem_q.0.3_WDATA_1
.sym 4551 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 4558 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 4559 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 4560 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 4567 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 4568 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 4569 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 4571 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 4572 rx_fifo.rd_addr_gray[3]
.sym 4575 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 4578 rx_fifo.wr_addr[8]
.sym 4580 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 4586 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]
.sym 4588 rx_fifo.wr_addr[9]
.sym 4589 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 4594 rx_fifo.rd_addr_gray_wr[3]
.sym 4596 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 4597 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[9]
.sym 4600 rx_fifo.wr_addr[8]
.sym 4601 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 4606 rx_fifo.wr_addr[9]
.sym 4607 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[9]
.sym 4610 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 4613 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 4616 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]
.sym 4617 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 4618 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 4619 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 4622 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 4624 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 4630 rx_fifo.rd_addr_gray[3]
.sym 4634 rx_fifo.rd_addr_gray_wr[3]
.sym 4640 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 4643 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 4645 lvds_clock_$glb_clk
.sym 4648 rx_fifo.mem_i.0.3_RDATA[0]
.sym 4652 rx_fifo.mem_q.0.1_RDATA[1]
.sym 4659 $PACKER_VCC_NET
.sym 4663 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 4666 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 4669 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 4671 rx_fifo.rd_addr[2]
.sym 4672 $PACKER_VCC_NET
.sym 4673 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 4675 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 4677 rx_fifo.rd_addr[1]
.sym 4679 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 4680 rx_fifo.mem_q.0.3_WDATA_3
.sym 4681 rx_fifo.rd_addr[0]
.sym 4682 rx_fifo.wr_addr[4]
.sym 4688 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 4692 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 4693 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 4695 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_I3[3]
.sym 4696 rx_fifo.rd_addr_gray_wr_r[7]
.sym 4697 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 4698 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 4701 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 4702 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 4704 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 4707 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 4709 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 4713 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 4715 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 4717 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 4721 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 4722 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 4723 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 4724 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 4728 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 4729 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_I3[3]
.sym 4734 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_I3[3]
.sym 4735 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 4742 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 4745 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 4746 rx_fifo.rd_addr_gray_wr_r[7]
.sym 4747 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 4748 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 4753 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 4757 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 4764 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 4765 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 4767 rx_fifo.rd_addr_SB_DFFESR_Q_E_$glb_ce
.sym 4768 r_counter_$glb_clk
.sym 4769 io_pmod_SB_DFFSS_Q_S_$glb_sr
.sym 4771 rx_fifo.mem_i.0.0_RDATA_3[0]
.sym 4775 rx_fifo.mem_i.0.0_RDATA_2[0]
.sym 4782 rx_fifo.rd_addr[0]
.sym 4783 rx_fifo.rd_addr[5]
.sym 4786 rx_fifo.rd_addr[2]
.sym 4787 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 4788 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 4789 rx_fifo.wr_addr[4]
.sym 4790 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 4791 rx_fifo.mem_i.0.3_RDATA[0]
.sym 4792 $PACKER_VCC_NET
.sym 4794 rx_fifo.wr_addr[7]
.sym 4795 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 4798 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3]
.sym 4799 rx_fifo.wr_addr[5]
.sym 4800 rx_fifo.wr_addr[8]
.sym 4801 rx_fifo.wr_addr[2]
.sym 4802 rx_fifo.rd_addr_gray_wr_r[4]
.sym 4804 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 4805 i_smi_a3$SB_IO_IN
.sym 4812 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 4814 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 4815 io_pmod[0]$SB_IO_IN
.sym 4817 rx_fifo.rd_addr_gray[1]
.sym 4819 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 4820 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 4821 rx_fifo.rd_addr_gray_wr[7]
.sym 4822 rx_fifo.rd_addr_gray[7]
.sym 4824 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3]
.sym 4825 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]
.sym 4826 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 4828 rx_fifo.rd_addr_gray_wr_r[4]
.sym 4830 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 4831 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 4833 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 4834 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 4835 rx_fifo.rd_addr_gray_wr_r[7]
.sym 4836 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 4837 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 4845 rx_fifo.rd_addr_gray_wr[7]
.sym 4850 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 4851 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 4852 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]
.sym 4853 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3]
.sym 4856 rx_fifo.rd_addr_gray[7]
.sym 4865 rx_fifo.rd_addr_gray[1]
.sym 4868 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 4869 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 4871 rx_fifo.rd_addr_gray_wr_r[4]
.sym 4874 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 4875 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 4881 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 4882 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 4883 rx_fifo.rd_addr_gray_wr_r[7]
.sym 4886 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 4887 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 4888 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 4889 io_pmod[0]$SB_IO_IN
.sym 4891 lvds_clock_$glb_clk
.sym 4894 rx_fifo.mem_i.0.0_RDATA_1[1]
.sym 4898 rx_fifo.mem_i.0.0_RDATA[0]
.sym 4907 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 4910 rx_fifo.wr_addr[7]
.sym 4911 io_pmod[0]$SB_IO_IN
.sym 4912 rx_fifo.wr_addr[3]
.sym 4914 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 4916 rx_fifo.wr_addr[8]
.sym 4919 rx_fifo.rd_addr[5]
.sym 4923 io_pmod[0]$SB_IO_IN
.sym 4924 rx_fifo.wr_addr[4]
.sym 4925 rx_fifo.wr_addr[9]
.sym 4928 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 4938 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 4941 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 4942 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 4945 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[2]
.sym 4946 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 4968 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 4973 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 4974 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 4975 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 4976 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[2]
.sym 5013 rx_fifo.wr_addr_SB_DFFESR_Q_E_$glb_ce
.sym 5014 lvds_clock_$glb_clk
.sym 5015 io_pmod_SB_DFFSS_Q_S_$glb_sr
.sym 5017 rx_fifo.mem_q.0.0_RDATA_2[1]
.sym 5021 rx_fifo.mem_q.0.0_RDATA_1[0]
.sym 5028 rx_fifo.wr_addr[9]
.sym 5030 rx_fifo.rd_addr_gray_wr_r[8]
.sym 5033 rx_fifo.mem_i.0.0_WDATA
.sym 5034 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 5035 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 5036 rx_fifo.wr_addr[6]
.sym 5041 i_smi_a3$SB_IO_IN
.sym 5042 i_smi_a3$SB_IO_IN
.sym 5043 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 5044 rx_fifo.mem_q.0.3_WDATA_1
.sym 5045 w_rx_24_fifo_data[14]
.sym 5047 io_pmod[1]$SB_IO_IN
.sym 5048 rx_fifo.rd_addr[0]
.sym 5049 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 5050 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 5051 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 5060 i_smi_a3$SB_IO_IN
.sym 5061 w_rx_24_fifo_data[9]
.sym 5069 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 5072 w_rx_24_fifo_data[11]
.sym 5074 w_rx_24_fifo_data[7]
.sym 5075 i_smi_a3$SB_IO_IN
.sym 5081 w_rx_09_fifo_data[7]
.sym 5083 w_rx_09_fifo_data[11]
.sym 5086 w_rx_09_fifo_data[9]
.sym 5096 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 5097 w_rx_09_fifo_data[9]
.sym 5098 i_smi_a3$SB_IO_IN
.sym 5099 w_rx_24_fifo_data[9]
.sym 5102 w_rx_09_fifo_data[9]
.sym 5110 w_rx_09_fifo_data[11]
.sym 5115 w_rx_24_fifo_data[7]
.sym 5120 w_rx_09_fifo_data[7]
.sym 5126 w_rx_24_fifo_data[11]
.sym 5127 w_rx_09_fifo_data[11]
.sym 5128 i_smi_a3$SB_IO_IN
.sym 5129 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 5135 w_rx_24_fifo_data[9]
.sym 5136 i_rst_b$SB_IO_IN_$glb_ce
.sym 5137 lvds_clock_$glb_clk
.sym 5140 rx_fifo.mem_i.0.2_RDATA[0]
.sym 5144 rx_fifo.mem_q.0.0_RDATA[1]
.sym 5151 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 5162 $PACKER_VCC_NET
.sym 5163 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 5164 rx_fifo.mem_q.0.3_WDATA_3
.sym 5165 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 5166 rx_fifo.mem_i.0.0_RDATA_1[0]
.sym 5167 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 5168 rx_fifo.rd_addr[2]
.sym 5169 rx_fifo.rd_addr[0]
.sym 5170 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 5173 i_smi_a3$SB_IO_IN
.sym 5174 rx_fifo.rd_addr[1]
.sym 5187 w_rx_24_fifo_data[11]
.sym 5189 w_rx_24_fifo_data[12]
.sym 5192 w_rx_24_fifo_data[10]
.sym 5193 w_rx_09_fifo_data[10]
.sym 5195 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 5197 w_rx_24_fifo_data[8]
.sym 5201 i_smi_a3$SB_IO_IN
.sym 5202 i_smi_a3$SB_IO_IN
.sym 5203 w_rx_09_fifo_data[8]
.sym 5215 w_rx_24_fifo_data[12]
.sym 5221 w_rx_24_fifo_data[10]
.sym 5225 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 5226 w_rx_09_fifo_data[8]
.sym 5227 i_smi_a3$SB_IO_IN
.sym 5228 w_rx_24_fifo_data[8]
.sym 5233 w_rx_24_fifo_data[11]
.sym 5243 w_rx_09_fifo_data[8]
.sym 5249 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 5250 i_smi_a3$SB_IO_IN
.sym 5251 w_rx_09_fifo_data[10]
.sym 5252 w_rx_24_fifo_data[10]
.sym 5256 w_rx_09_fifo_data[10]
.sym 5259 i_rst_b$SB_IO_IN_$glb_ce
.sym 5260 lvds_clock_$glb_clk
.sym 5263 rx_fifo.mem_q.0.0_RDATA_2[0]
.sym 5267 rx_fifo.mem_q.0.0_RDATA_1[1]
.sym 5275 io_pmod[3]$SB_IO_IN
.sym 5276 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 5277 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 5281 rx_fifo.rd_addr[2]
.sym 5282 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5292 rx_fifo.wr_addr[8]
.sym 5293 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 5294 rx_fifo.wr_addr[2]
.sym 5295 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 5296 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 5304 w_rx_24_fifo_data[12]
.sym 5306 w_rx_24_fifo_data[13]
.sym 5307 w_rx_09_fifo_data[5]
.sym 5309 w_rx_24_fifo_data[1]
.sym 5314 i_smi_a3$SB_IO_IN
.sym 5317 w_rx_09_fifo_data[13]
.sym 5318 w_rx_09_fifo_data[12]
.sym 5319 w_rx_09_fifo_data[0]
.sym 5325 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 5333 i_smi_a3$SB_IO_IN
.sym 5336 w_rx_09_fifo_data[5]
.sym 5345 w_rx_24_fifo_data[1]
.sym 5348 i_smi_a3$SB_IO_IN
.sym 5349 w_rx_24_fifo_data[13]
.sym 5350 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 5351 w_rx_09_fifo_data[13]
.sym 5355 w_rx_09_fifo_data[0]
.sym 5362 w_rx_09_fifo_data[12]
.sym 5366 w_rx_24_fifo_data[13]
.sym 5372 w_rx_09_fifo_data[12]
.sym 5373 w_rx_24_fifo_data[12]
.sym 5374 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 5375 i_smi_a3$SB_IO_IN
.sym 5378 w_rx_09_fifo_data[13]
.sym 5382 i_rst_b$SB_IO_IN_$glb_ce
.sym 5383 lvds_clock_$glb_clk
.sym 5386 rx_fifo.mem_i.0.0_RDATA_1[0]
.sym 5390 rx_fifo.mem_q.0.0_RDATA[0]
.sym 5397 r_tx_data_SB_DFFE_Q_E
.sym 5399 w_rx_24_fifo_data[15]
.sym 5400 rx_fifo.wr_addr[3]
.sym 5401 w_rx_24_fifo_data[3]
.sym 5404 rx_fifo.wr_addr[7]
.sym 5405 w_rx_09_fifo_data[2]
.sym 5406 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 5407 w_rx_09_fifo_data[14]
.sym 5408 rx_fifo.wr_addr[8]
.sym 5409 lvds_rx_09_inst.o_debug_state[1]
.sym 5410 rx_fifo.wr_addr[9]
.sym 5413 rx_fifo.rd_addr[5]
.sym 5414 rx_fifo.rd_addr[2]
.sym 5415 rx_fifo.mem_q.0.1_WDATA_1
.sym 5416 io_pmod[0]$SB_IO_IN
.sym 5417 rx_fifo.wr_addr[4]
.sym 5420 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 5427 w_rx_09_fifo_data[4]
.sym 5429 w_rx_24_fifo_data[4]
.sym 5430 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5432 w_rx_24_fifo_data[2]
.sym 5434 w_rx_09_fifo_data[7]
.sym 5435 w_rx_24_fifo_data[3]
.sym 5436 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5437 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 5438 w_rx_24_fifo_data[6]
.sym 5440 w_lvds_rx_09_d0_SB_LUT4_I2_O[3]
.sym 5441 w_rx_09_fifo_data[6]
.sym 5442 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 5444 w_rx_24_fifo_data[7]
.sym 5446 w_rx_09_fifo_data[5]
.sym 5447 i_smi_a3$SB_IO_IN
.sym 5448 i_smi_a3$SB_IO_IN
.sym 5456 w_rx_24_fifo_data[5]
.sym 5459 i_smi_a3$SB_IO_IN
.sym 5460 w_rx_09_fifo_data[4]
.sym 5461 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 5462 w_rx_24_fifo_data[4]
.sym 5465 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5466 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 5467 w_lvds_rx_09_d0_SB_LUT4_I2_O[3]
.sym 5468 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5474 w_rx_24_fifo_data[5]
.sym 5480 w_rx_24_fifo_data[2]
.sym 5483 w_rx_24_fifo_data[7]
.sym 5484 i_smi_a3$SB_IO_IN
.sym 5485 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 5486 w_rx_09_fifo_data[7]
.sym 5489 w_rx_24_fifo_data[6]
.sym 5490 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 5491 i_smi_a3$SB_IO_IN
.sym 5492 w_rx_09_fifo_data[6]
.sym 5497 w_rx_24_fifo_data[3]
.sym 5501 i_smi_a3$SB_IO_IN
.sym 5502 w_rx_09_fifo_data[5]
.sym 5503 w_rx_24_fifo_data[5]
.sym 5504 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 5505 i_rst_b$SB_IO_IN_$glb_ce
.sym 5506 lvds_clock_$glb_clk
.sym 5509 rx_fifo.mem_q.0.1_RDATA_2[0]
.sym 5513 rx_fifo.mem_q.0.1_RDATA_1[1]
.sym 5522 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 5530 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 5533 i_smi_a3$SB_IO_IN
.sym 5534 i_smi_a3$SB_IO_IN
.sym 5536 rx_fifo.rd_addr[0]
.sym 5537 rx_fifo.mem_q.0.1_WDATA
.sym 5538 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 5551 lvds_rx_09_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_E
.sym 5552 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5554 lvds_rx_09_inst.r_phase_count[1]
.sym 5555 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 5558 $PACKER_VCC_NET
.sym 5560 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5563 lvds_rx_09_inst.r_phase_count[2]
.sym 5564 lvds_rx_09_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I1[0]
.sym 5568 lvds_rx_09_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I1[3]
.sym 5569 lvds_rx_09_inst.o_debug_state[1]
.sym 5581 $nextpnr_ICESTORM_LC_3$O
.sym 5584 lvds_rx_09_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I1[0]
.sym 5587 lvds_rx_09_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I3[2]
.sym 5588 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5589 $PACKER_VCC_NET
.sym 5590 lvds_rx_09_inst.r_phase_count[1]
.sym 5591 lvds_rx_09_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I1[0]
.sym 5593 lvds_rx_09_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 5594 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5595 lvds_rx_09_inst.r_phase_count[2]
.sym 5596 $PACKER_VCC_NET
.sym 5597 lvds_rx_09_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I3[2]
.sym 5600 lvds_rx_09_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I1[3]
.sym 5601 $PACKER_VCC_NET
.sym 5602 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5603 lvds_rx_09_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 5606 lvds_rx_09_inst.o_debug_state[1]
.sym 5607 lvds_rx_09_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I1[3]
.sym 5608 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 5613 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5615 lvds_rx_09_inst.o_debug_state[1]
.sym 5618 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 5621 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5627 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 5628 lvds_rx_09_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_E
.sym 5629 lvds_clock_$glb_clk
.sym 5630 io_pmod_SB_DFFSS_Q_S_$glb_sr
.sym 5632 rx_fifo.mem_i.0.1_RDATA_1[0]
.sym 5636 rx_fifo.mem_q.0.1_RDATA[0]
.sym 5639 io_pmod[1]$SB_IO_IN
.sym 5643 $PACKER_VCC_NET
.sym 5645 lvds_rx_09_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_E
.sym 5655 i_smi_a3$SB_IO_IN
.sym 5664 i_smi_a3$SB_IO_IN
.sym 5673 io_pmod[3]$SB_IO_IN
.sym 5679 w_rx_24_fifo_push
.sym 5681 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_2_I3[0]
.sym 5682 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_2_I3[1]
.sym 5683 lvds_rx_09_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I1[3]
.sym 5686 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 5688 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 5694 i_smi_a3$SB_IO_IN
.sym 5697 w_rx_09_fifo_push
.sym 5705 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_2_I3[0]
.sym 5706 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_2_I3[1]
.sym 5711 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 5712 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 5713 io_pmod[3]$SB_IO_IN
.sym 5714 lvds_rx_09_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I1[3]
.sym 5738 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_2_I3[0]
.sym 5742 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_2_I3[1]
.sym 5747 w_rx_24_fifo_push
.sym 5748 i_smi_a3$SB_IO_IN
.sym 5750 w_rx_09_fifo_push
.sym 5752 lvds_clock_$glb_clk
.sym 5753 io_pmod_SB_DFFSS_Q_S_$glb_sr
.sym 5766 $PACKER_VCC_NET
.sym 5771 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 5774 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 5779 i_smi_a3$SB_IO_IN
.sym 6015 o_shdn_tx_lna$SB_IO_OUT
.sym 6025 i_smi_a3$SB_IO_IN
.sym 6151 i_smi_a3$SB_IO_IN
.sym 6246 i_smi_a3$SB_IO_IN
.sym 6267 i_smi_a3$SB_IO_IN
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6308 o_shdn_tx_lna$SB_IO_OUT
.sym 6349 rx_fifo.wr_addr_gray_rd[5]
.sym 6352 rx_fifo.wr_addr_gray_rd[3]
.sym 6360 rx_fifo.mem_q.0.1_RDATA_1[0]
.sym 6426 rx_fifo.wr_addr_gray_rd[6]
.sym 6427 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 6503 rx_fifo.wr_addr[6]
.sym 6509 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 6517 rx_fifo.mem_q.0.1_RDATA[1]
.sym 6560 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3]
.sym 6562 rx_fifo.rd_addr_gray_wr_r[4]
.sym 6564 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 6565 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 6567 rx_fifo.rd_addr_gray_wr[4]
.sym 6599 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 6600 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 6603 rx_fifo.rd_addr[1]
.sym 6605 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 6607 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 6609 rx_fifo.rd_addr[0]
.sym 6611 rx_fifo.rd_addr[2]
.sym 6613 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 6614 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 6621 rx_fifo.mem_q.0.3_WDATA
.sym 6624 rx_fifo.wr_addr[4]
.sym 6630 rx_fifo.wr_addr[6]
.sym 6632 io_pmod[0]$SB_IO_IN
.sym 6633 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 6642 rx_fifo.wr_addr[9]
.sym 6643 $PACKER_VCC_NET
.sym 6645 rx_fifo.wr_addr[4]
.sym 6646 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 6648 rx_fifo.wr_addr[8]
.sym 6650 rx_fifo.mem_q.0.3_WDATA_2
.sym 6652 rx_fifo.wr_addr[2]
.sym 6654 rx_fifo.wr_addr[7]
.sym 6656 rx_fifo.wr_addr[3]
.sym 6658 rx_fifo.wr_addr[5]
.sym 6659 rx_fifo.mem_q.0.3_WDATA_3
.sym 6662 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 6663 rx_fifo.wr_addr_gray[8]
.sym 6664 rx_fifo.wr_addr_gray[1]
.sym 6665 rx_fifo.wr_addr_gray[4]
.sym 6667 rx_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[0]
.sym 6668 rx_fifo.wr_addr_gray[7]
.sym 6669 rx_fifo.wr_addr_gray[2]
.sym 6678 rx_fifo.wr_addr[2]
.sym 6679 rx_fifo.wr_addr[3]
.sym 6681 rx_fifo.wr_addr[4]
.sym 6682 rx_fifo.wr_addr[5]
.sym 6683 rx_fifo.wr_addr[6]
.sym 6684 rx_fifo.wr_addr[7]
.sym 6685 rx_fifo.wr_addr[8]
.sym 6686 rx_fifo.wr_addr[9]
.sym 6687 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 6688 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 6689 lvds_clock_$glb_clk
.sym 6690 io_pmod[0]$SB_IO_IN
.sym 6692 rx_fifo.mem_q.0.3_WDATA_3
.sym 6696 rx_fifo.mem_q.0.3_WDATA_2
.sym 6699 $PACKER_VCC_NET
.sym 6704 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 6705 rx_fifo.rd_addr_gray_wr[0]
.sym 6708 rx_fifo.mem_q.0.1_RDATA_2[1]
.sym 6709 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 6711 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3]
.sym 6715 rx_fifo.rd_addr_gray_wr_r[4]
.sym 6716 rx_fifo.mem_q.0.3_WDATA_2
.sym 6717 $PACKER_VCC_NET
.sym 6719 rx_fifo.rd_addr[5]
.sym 6721 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 6723 rx_fifo.mem_i.0.0_WDATA_3
.sym 6724 rx_fifo.rd_addr_gray_wr_r[9]
.sym 6725 rx_fifo.rd_addr[2]
.sym 6727 rx_fifo.mem_i.0.0_WDATA_2
.sym 6735 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 6736 rx_fifo.mem_q.0.3_WDATA_1
.sym 6737 rx_fifo.rd_addr[0]
.sym 6739 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 6741 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 6743 io_pmod[1]$SB_IO_IN
.sym 6744 rx_fifo.rd_addr[5]
.sym 6745 $PACKER_VCC_NET
.sym 6746 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 6747 rx_fifo.rd_addr[2]
.sym 6752 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 6757 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 6759 rx_fifo.mem_q.0.3_WDATA
.sym 6763 rx_fifo.rd_addr[1]
.sym 6764 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 6766 rx_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[3]
.sym 6769 $io_pmod[3]$iobuf_i
.sym 6770 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 6780 rx_fifo.rd_addr[2]
.sym 6781 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 6783 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 6784 rx_fifo.rd_addr[5]
.sym 6785 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 6786 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 6787 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 6788 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 6789 rx_fifo.rd_addr[1]
.sym 6790 rx_fifo.rd_addr[0]
.sym 6791 r_counter_$glb_clk
.sym 6792 io_pmod[1]$SB_IO_IN
.sym 6793 $PACKER_VCC_NET
.sym 6797 rx_fifo.mem_q.0.3_WDATA
.sym 6801 rx_fifo.mem_q.0.3_WDATA_1
.sym 6806 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 6808 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 6810 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 6811 io_pmod[1]$SB_IO_IN
.sym 6812 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 6814 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 6816 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 6817 rx_fifo.rd_addr[5]
.sym 6818 rx_fifo.wr_addr[5]
.sym 6819 rx_fifo.wr_addr[3]
.sym 6820 rx_fifo.mem_i.0.0_RDATA_2[0]
.sym 6821 rx_fifo.wr_addr[6]
.sym 6822 rx_fifo.wr_addr[6]
.sym 6826 rx_fifo.wr_addr[6]
.sym 6828 rx_fifo.mem_i.0.0_RDATA_3[0]
.sym 6829 rx_fifo.wr_addr[7]
.sym 6836 rx_fifo.wr_addr[6]
.sym 6838 rx_fifo.wr_addr[8]
.sym 6842 rx_fifo.wr_addr[3]
.sym 6844 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 6847 $PACKER_VCC_NET
.sym 6848 rx_fifo.wr_addr[7]
.sym 6849 rx_fifo.wr_addr[4]
.sym 6850 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 6852 io_pmod[0]$SB_IO_IN
.sym 6856 rx_fifo.wr_addr[2]
.sym 6858 rx_fifo.wr_addr[9]
.sym 6861 rx_fifo.mem_i.0.0_WDATA_3
.sym 6862 rx_fifo.wr_addr[5]
.sym 6865 rx_fifo.mem_i.0.0_WDATA_2
.sym 6866 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[1]
.sym 6867 rx_fifo.rd_addr_gray_wr_r[8]
.sym 6868 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 6870 rx_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[0]
.sym 6871 rx_fifo.mem_i.0.2_RDATA_SB_LUT4_I1_O[0]
.sym 6872 rx_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 6873 rx_fifo.rd_addr_gray_wr[8]
.sym 6882 rx_fifo.wr_addr[2]
.sym 6883 rx_fifo.wr_addr[3]
.sym 6885 rx_fifo.wr_addr[4]
.sym 6886 rx_fifo.wr_addr[5]
.sym 6887 rx_fifo.wr_addr[6]
.sym 6888 rx_fifo.wr_addr[7]
.sym 6889 rx_fifo.wr_addr[8]
.sym 6890 rx_fifo.wr_addr[9]
.sym 6891 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 6892 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 6893 lvds_clock_$glb_clk
.sym 6894 io_pmod[0]$SB_IO_IN
.sym 6896 rx_fifo.mem_i.0.0_WDATA_3
.sym 6900 rx_fifo.mem_i.0.0_WDATA_2
.sym 6903 $PACKER_VCC_NET
.sym 6907 i_smi_a3$SB_IO_IN
.sym 6908 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 6910 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 6911 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 6912 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 6915 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 6919 rx_fifo.rd_addr[0]
.sym 6922 smi_ctrl_ins.int_cnt[3]
.sym 6923 rx_fifo.mem_q.0.1_RDATA[1]
.sym 6924 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 6928 rx_fifo.mem_i.0.0_WDATA_1
.sym 6930 rx_fifo.mem_q.0.0_RDATA[1]
.sym 6936 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 6938 rx_fifo.mem_i.0.0_WDATA_1
.sym 6939 rx_fifo.rd_addr[0]
.sym 6941 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 6942 rx_fifo.mem_i.0.0_WDATA
.sym 6945 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 6946 rx_fifo.rd_addr[5]
.sym 6947 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 6948 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 6951 rx_fifo.rd_addr[1]
.sym 6952 rx_fifo.rd_addr[2]
.sym 6963 io_pmod[1]$SB_IO_IN
.sym 6965 $PACKER_VCC_NET
.sym 6966 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 6968 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[1]
.sym 6970 rx_fifo.mem_i.0.2_RDATA_SB_LUT4_I1_O[1]
.sym 6972 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 6973 rx_fifo.mem_q.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 6974 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[0]
.sym 6984 rx_fifo.rd_addr[2]
.sym 6985 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 6987 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 6988 rx_fifo.rd_addr[5]
.sym 6989 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 6990 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 6991 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 6992 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 6993 rx_fifo.rd_addr[1]
.sym 6994 rx_fifo.rd_addr[0]
.sym 6995 r_counter_$glb_clk
.sym 6996 io_pmod[1]$SB_IO_IN
.sym 6997 $PACKER_VCC_NET
.sym 7001 rx_fifo.mem_i.0.0_WDATA
.sym 7005 rx_fifo.mem_i.0.0_WDATA_1
.sym 7012 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 7013 rx_fifo.rd_addr_gray[8]
.sym 7014 rx_fifo.mem_i.0.0_RDATA_1[0]
.sym 7017 rx_fifo.mem_i.0.0_RDATA[1]
.sym 7018 $PACKER_VCC_NET
.sym 7023 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 7024 rx_fifo.mem_q.0.0_RDATA_2[0]
.sym 7028 rx_fifo.wr_addr[4]
.sym 7029 rx_fifo.mem_q.0.3_WDATA
.sym 7031 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 7032 rx_fifo.mem_q.0.0_RDATA_1[1]
.sym 7033 io_pmod[0]$SB_IO_IN
.sym 7038 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 7039 rx_fifo.wr_addr[7]
.sym 7040 io_pmod[0]$SB_IO_IN
.sym 7041 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 7042 $PACKER_VCC_NET
.sym 7044 rx_fifo.wr_addr[2]
.sym 7046 rx_fifo.wr_addr[3]
.sym 7049 rx_fifo.wr_addr[4]
.sym 7050 rx_fifo.wr_addr[5]
.sym 7051 rx_fifo.wr_addr[6]
.sym 7053 rx_fifo.wr_addr[8]
.sym 7056 rx_fifo.mem_q.0.2_WDATA_3
.sym 7060 rx_fifo.mem_q.0.2_WDATA_2
.sym 7062 rx_fifo.wr_addr[9]
.sym 7071 lvds_rx_09_inst.o_debug_state[1]
.sym 7073 rx_fifo.mem_q.0.1_RDATA_SB_LUT4_I0_O[0]
.sym 7077 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 7086 rx_fifo.wr_addr[2]
.sym 7087 rx_fifo.wr_addr[3]
.sym 7089 rx_fifo.wr_addr[4]
.sym 7090 rx_fifo.wr_addr[5]
.sym 7091 rx_fifo.wr_addr[6]
.sym 7092 rx_fifo.wr_addr[7]
.sym 7093 rx_fifo.wr_addr[8]
.sym 7094 rx_fifo.wr_addr[9]
.sym 7095 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 7096 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 7097 lvds_clock_$glb_clk
.sym 7098 io_pmod[0]$SB_IO_IN
.sym 7100 rx_fifo.mem_q.0.2_WDATA_3
.sym 7104 rx_fifo.mem_q.0.2_WDATA_2
.sym 7107 $PACKER_VCC_NET
.sym 7116 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E
.sym 7120 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 7124 rx_fifo.mem_q.0.3_WDATA_2
.sym 7126 rx_fifo.mem_i.0.0_WDATA_3
.sym 7127 rx_fifo.rd_addr[5]
.sym 7128 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 7129 $PACKER_VCC_NET
.sym 7131 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 7133 $PACKER_VCC_NET
.sym 7134 rx_fifo.mem_q.0.0_RDATA[0]
.sym 7135 rx_fifo.mem_i.0.0_WDATA_2
.sym 7140 rx_fifo.rd_addr[2]
.sym 7142 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 7143 rx_fifo.rd_addr[5]
.sym 7144 $PACKER_VCC_NET
.sym 7147 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 7151 io_pmod[1]$SB_IO_IN
.sym 7152 rx_fifo.rd_addr[0]
.sym 7153 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 7154 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7158 rx_fifo.rd_addr[1]
.sym 7161 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 7162 rx_fifo.mem_q.0.2_WDATA
.sym 7165 rx_fifo.mem_q.0.2_WDATA_1
.sym 7169 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 7172 rx_fifo.mem_q.0.0_WDATA_2
.sym 7173 rx_fifo.mem_q.0.0_WDATA
.sym 7174 lvds_rx_09_inst.o_fifo_data[16]
.sym 7175 rx_fifo.mem_q.0.3_WDATA
.sym 7176 rx_fifo.mem_q.0.0_WDATA_3
.sym 7177 rx_fifo.mem_q.0.0_WDATA_1
.sym 7178 rx_fifo.mem_q.0.3_WDATA_2
.sym 7179 rx_fifo.mem_i.0.0_WDATA_3
.sym 7188 rx_fifo.rd_addr[2]
.sym 7189 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 7191 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 7192 rx_fifo.rd_addr[5]
.sym 7193 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 7194 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7195 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 7196 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 7197 rx_fifo.rd_addr[1]
.sym 7198 rx_fifo.rd_addr[0]
.sym 7199 r_counter_$glb_clk
.sym 7200 io_pmod[1]$SB_IO_IN
.sym 7201 $PACKER_VCC_NET
.sym 7205 rx_fifo.mem_q.0.2_WDATA
.sym 7209 rx_fifo.mem_q.0.2_WDATA_1
.sym 7210 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[0]
.sym 7211 rx_fifo.mem_q.0.1_RDATA_1[0]
.sym 7218 io_pmod[0]$SB_IO_IN
.sym 7220 rx_fifo.rd_addr[2]
.sym 7221 rx_fifo.rd_addr[5]
.sym 7223 lvds_rx_09_inst.o_debug_state[1]
.sym 7227 rx_fifo.wr_addr[3]
.sym 7228 rx_fifo.mem_q.0.1_RDATA_2[0]
.sym 7230 rx_fifo.wr_addr[6]
.sym 7231 w_rx_24_fifo_data[16]
.sym 7233 rx_fifo.wr_addr[7]
.sym 7234 rx_fifo.wr_addr[5]
.sym 7237 rx_fifo.wr_addr[6]
.sym 7244 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 7246 rx_fifo.wr_addr[8]
.sym 7250 rx_fifo.wr_addr[7]
.sym 7252 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 7254 rx_fifo.wr_addr[5]
.sym 7255 rx_fifo.wr_addr[6]
.sym 7256 rx_fifo.wr_addr[3]
.sym 7257 rx_fifo.wr_addr[4]
.sym 7258 rx_fifo.mem_q.0.0_WDATA_2
.sym 7260 io_pmod[0]$SB_IO_IN
.sym 7262 rx_fifo.mem_q.0.0_WDATA_3
.sym 7263 rx_fifo.wr_addr[9]
.sym 7267 rx_fifo.wr_addr[2]
.sym 7271 $PACKER_VCC_NET
.sym 7274 w_rx_24_fifo_data[19]
.sym 7275 w_rx_24_fifo_data[17]
.sym 7276 lvds_rx_09_inst.o_fifo_data[19]
.sym 7277 w_rx_24_fifo_data[2]
.sym 7278 lvds_rx_09_inst.o_fifo_data[17]
.sym 7279 rx_fifo.mem_i.0.0_WDATA_2
.sym 7280 w_rx_24_fifo_data[22]
.sym 7281 rx_fifo.mem_i.0.0_WDATA_1
.sym 7290 rx_fifo.wr_addr[2]
.sym 7291 rx_fifo.wr_addr[3]
.sym 7293 rx_fifo.wr_addr[4]
.sym 7294 rx_fifo.wr_addr[5]
.sym 7295 rx_fifo.wr_addr[6]
.sym 7296 rx_fifo.wr_addr[7]
.sym 7297 rx_fifo.wr_addr[8]
.sym 7298 rx_fifo.wr_addr[9]
.sym 7299 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 7300 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 7301 lvds_clock_$glb_clk
.sym 7302 io_pmod[0]$SB_IO_IN
.sym 7304 rx_fifo.mem_q.0.0_WDATA_3
.sym 7308 rx_fifo.mem_q.0.0_WDATA_2
.sym 7311 $PACKER_VCC_NET
.sym 7316 i_smi_a3$SB_IO_IN
.sym 7321 i_smi_a3$SB_IO_IN
.sym 7322 w_rx_24_fifo_data[14]
.sym 7323 rx_fifo.rd_addr[0]
.sym 7324 io_pmod[1]$SB_IO_IN
.sym 7325 w_rx_24_fifo_data[1]
.sym 7328 lvds_rx_09_inst.o_fifo_data[16]
.sym 7330 rx_fifo.mem_i.0.1_RDATA_1[0]
.sym 7335 rx_fifo.mem_i.0.0_WDATA_1
.sym 7338 rx_fifo.mem_q.0.1_RDATA[0]
.sym 7345 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 7346 rx_fifo.rd_addr[1]
.sym 7347 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 7348 rx_fifo.rd_addr[2]
.sym 7349 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7350 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 7351 rx_fifo.rd_addr[0]
.sym 7353 rx_fifo.mem_q.0.0_WDATA
.sym 7354 rx_fifo.rd_addr[5]
.sym 7355 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 7357 rx_fifo.mem_q.0.0_WDATA_1
.sym 7359 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 7364 $PACKER_VCC_NET
.sym 7371 io_pmod[1]$SB_IO_IN
.sym 7376 lvds_rx_09_inst.o_fifo_data[20]
.sym 7377 w_rx_24_fifo_data[20]
.sym 7378 w_rx_24_fifo_data[16]
.sym 7379 io_pmod[1]$SB_IO_IN
.sym 7380 w_rx_24_fifo_data[23]
.sym 7381 w_rx_24_fifo_data[21]
.sym 7382 w_rx_24_fifo_data[18]
.sym 7383 lvds_rx_09_inst.o_fifo_data[18]
.sym 7392 rx_fifo.rd_addr[2]
.sym 7393 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 7395 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 7396 rx_fifo.rd_addr[5]
.sym 7397 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 7398 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7399 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 7400 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 7401 rx_fifo.rd_addr[1]
.sym 7402 rx_fifo.rd_addr[0]
.sym 7403 r_counter_$glb_clk
.sym 7404 io_pmod[1]$SB_IO_IN
.sym 7405 $PACKER_VCC_NET
.sym 7409 rx_fifo.mem_q.0.0_WDATA
.sym 7413 rx_fifo.mem_q.0.0_WDATA_1
.sym 7419 i_smi_a3$SB_IO_IN
.sym 7420 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 7421 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 7424 rx_fifo.mem_i.0.1_WDATA_2
.sym 7426 i_smi_a3$SB_IO_IN
.sym 7428 rx_fifo.mem_i.0.1_WDATA_3
.sym 7435 w_rx_24_fifo_data[0]
.sym 7436 w_rx_24_fifo_data[15]
.sym 7439 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 7440 lvds_rx_09_inst.o_fifo_data[15]
.sym 7446 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 7449 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 7450 rx_fifo.wr_addr[4]
.sym 7451 rx_fifo.wr_addr[9]
.sym 7454 rx_fifo.wr_addr[3]
.sym 7455 rx_fifo.wr_addr[2]
.sym 7457 io_pmod[0]$SB_IO_IN
.sym 7459 $PACKER_VCC_NET
.sym 7460 rx_fifo.wr_addr[7]
.sym 7461 rx_fifo.wr_addr[8]
.sym 7462 rx_fifo.mem_q.0.1_WDATA_3
.sym 7463 rx_fifo.wr_addr[5]
.sym 7464 rx_fifo.wr_addr[6]
.sym 7475 rx_fifo.mem_q.0.1_WDATA_2
.sym 7483 w_rx_24_fifo_data[25]
.sym 7494 rx_fifo.wr_addr[2]
.sym 7495 rx_fifo.wr_addr[3]
.sym 7497 rx_fifo.wr_addr[4]
.sym 7498 rx_fifo.wr_addr[5]
.sym 7499 rx_fifo.wr_addr[6]
.sym 7500 rx_fifo.wr_addr[7]
.sym 7501 rx_fifo.wr_addr[8]
.sym 7502 rx_fifo.wr_addr[9]
.sym 7503 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 7504 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 7505 lvds_clock_$glb_clk
.sym 7506 io_pmod[0]$SB_IO_IN
.sym 7508 rx_fifo.mem_q.0.1_WDATA_3
.sym 7512 rx_fifo.mem_q.0.1_WDATA_2
.sym 7515 $PACKER_VCC_NET
.sym 7520 i_smi_a3$SB_IO_IN
.sym 7524 rx_fifo.mem_i.0.1_WDATA_1
.sym 7527 i_smi_a3$SB_IO_IN
.sym 7530 rx_fifo.mem_i.0.1_WDATA
.sym 7550 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 7551 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7552 rx_fifo.rd_addr[2]
.sym 7553 rx_fifo.rd_addr[5]
.sym 7554 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 7556 rx_fifo.rd_addr[0]
.sym 7557 rx_fifo.mem_q.0.1_WDATA
.sym 7558 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 7559 rx_fifo.rd_addr[1]
.sym 7561 $PACKER_VCC_NET
.sym 7563 rx_fifo.mem_q.0.1_WDATA_1
.sym 7569 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 7575 io_pmod[1]$SB_IO_IN
.sym 7577 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 7582 w_rx_24_fifo_data[0]
.sym 7596 rx_fifo.rd_addr[2]
.sym 7597 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 7599 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 7600 rx_fifo.rd_addr[5]
.sym 7601 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 7602 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7603 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 7604 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 7605 rx_fifo.rd_addr[1]
.sym 7606 rx_fifo.rd_addr[0]
.sym 7607 r_counter_$glb_clk
.sym 7608 io_pmod[1]$SB_IO_IN
.sym 7609 $PACKER_VCC_NET
.sym 7613 rx_fifo.mem_q.0.1_WDATA
.sym 7617 rx_fifo.mem_q.0.1_WDATA_1
.sym 7623 io_pmod[0]$SB_IO_IN
.sym 7729 w_lvds_rx_24_d0
.sym 7944 o_shdn_rx_lna$SB_IO_OUT
.sym 8093 w_smi_data_output[6]
.sym 8095 i_smi_a2$SB_IO_IN
.sym 8104 w_smi_data_output[6]
.sym 8112 i_smi_a2$SB_IO_IN
.sym 8125 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 8128 w_smi_data_output[6]
.sym 8152 i_smi_a2$SB_IO_IN
.sym 8178 rx_fifo.wr_addr_gray[3]
.sym 8180 rx_fifo.wr_addr_gray[5]
.sym 8214 rx_fifo.wr_addr_gray[5]
.sym 8231 rx_fifo.wr_addr_gray[3]
.sym 8240 r_counter_$glb_clk
.sym 8247 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 8248 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 8249 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 8250 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 8251 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_I3[3]
.sym 8252 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8253 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8263 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 8266 rx_fifo.wr_addr_gray_rd[5]
.sym 8288 w_smi_data_output[1]
.sym 8300 rx_fifo.rd_addr_gray[4]
.sym 8301 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 8302 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 8303 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_I3[3]
.sym 8306 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8311 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 8327 rx_fifo.wr_addr_gray_rd[6]
.sym 8353 rx_fifo.wr_addr_gray[6]
.sym 8381 rx_fifo.wr_addr_gray[6]
.sym 8387 rx_fifo.wr_addr_gray_rd[6]
.sym 8403 r_counter_$glb_clk
.sym 8405 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 8406 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[2]
.sym 8407 rx_fifo.wr_addr_gray[0]
.sym 8408 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 8409 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 8411 rx_fifo.wr_addr_gray[6]
.sym 8412 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 8419 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 8421 rx_fifo.rd_addr[2]
.sym 8427 rx_fifo.rd_addr[5]
.sym 8451 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 8452 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 8453 rx_fifo.rd_addr_gray_wr[4]
.sym 8456 rx_fifo.rd_addr_gray_wr[6]
.sym 8458 rx_fifo.rd_addr_gray_wr[0]
.sym 8466 rx_fifo.rd_addr_gray[4]
.sym 8480 rx_fifo.rd_addr_gray_wr[0]
.sym 8494 rx_fifo.rd_addr_gray_wr[4]
.sym 8503 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 8504 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 8509 rx_fifo.rd_addr_gray_wr[6]
.sym 8522 rx_fifo.rd_addr_gray[4]
.sym 8526 lvds_clock_$glb_clk
.sym 8528 rx_fifo.wr_addr_gray_rd[4]
.sym 8529 rx_fifo.wr_addr_gray_rd[8]
.sym 8531 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[1]
.sym 8532 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 8533 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 8535 rx_fifo.wr_addr_gray_rd[1]
.sym 8542 rx_fifo.rd_addr_gray_wr[6]
.sym 8556 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 8557 w_smi_data_output[4]
.sym 8570 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 8571 rx_fifo.rd_addr_gray_wr_r[4]
.sym 8572 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 8574 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 8576 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 8577 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3]
.sym 8581 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 8582 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 8591 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 8598 rx_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[0]
.sym 8602 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 8603 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3]
.sym 8604 rx_fifo.rd_addr_gray_wr_r[4]
.sym 8605 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 8611 rx_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[0]
.sym 8616 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 8623 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 8632 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 8634 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 8641 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 8646 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 8648 rx_fifo.wr_addr_SB_DFFESR_Q_E_$glb_ce
.sym 8649 lvds_clock_$glb_clk
.sym 8650 io_pmod_SB_DFFSS_Q_S_$glb_sr
.sym 8652 rx_fifo.wr_addr_gray_rd[7]
.sym 8655 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 8657 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 8658 rx_fifo.wr_addr_gray_rd[2]
.sym 8665 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I0_O[1]
.sym 8668 rx_fifo.wr_addr_gray_rd[1]
.sym 8673 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 8675 w_smi_data_output[1]
.sym 8676 rx_fifo.wr_addr[7]
.sym 8677 io_pmod[1]$SB_IO_IN
.sym 8684 io_pmod[3]$SB_IO_IN
.sym 8685 rx_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 8686 rx_fifo.wr_addr[8]
.sym 8692 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 8694 rx_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[3]
.sym 8695 io_pmod[3]$SB_IO_IN
.sym 8697 rx_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[0]
.sym 8698 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 8700 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 8701 rx_fifo.rd_addr_gray_wr_r[8]
.sym 8704 rx_fifo.rd_addr_gray_wr_r[9]
.sym 8706 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 8707 io_pmod[0]$SB_IO_IN
.sym 8708 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 8710 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 8711 rx_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 8714 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 8716 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 8725 rx_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[3]
.sym 8726 rx_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 8727 rx_fifo.rd_addr_gray_wr_r[8]
.sym 8728 rx_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[0]
.sym 8737 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 8738 io_pmod[3]$SB_IO_IN
.sym 8739 io_pmod[0]$SB_IO_IN
.sym 8740 rx_fifo.rd_addr_gray_wr_r[9]
.sym 8755 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 8756 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 8757 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 8758 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 8761 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 8763 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 8764 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 8772 lvds_clock_$glb_clk
.sym 8773 io_pmod_SB_DFFSS_Q_S_$glb_sr
.sym 8774 w_smi_data_output[2]
.sym 8775 w_smi_data_output[3]
.sym 8776 w_smi_data_output[4]
.sym 8777 w_smi_data_output[5]
.sym 8778 w_smi_data_output[7]
.sym 8779 w_smi_data_output[6]
.sym 8780 w_smi_data_output[1]
.sym 8781 w_smi_data_output[0]
.sym 8783 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 8786 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 8795 io_pmod[0]$SB_IO_IN
.sym 8796 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 8798 w_debug_fifo_pull
.sym 8799 rx_fifo.mem_i.0.2_RDATA[1]
.sym 8800 $PACKER_VCC_NET
.sym 8803 smi_ctrl_ins.int_cnt[4]
.sym 8805 $io_pmod[3]$iobuf_i
.sym 8808 smi_ctrl_ins.int_cnt[4]
.sym 8815 rx_fifo.mem_i.0.0_RDATA[1]
.sym 8818 rx_fifo.mem_q.0.0_RDATA[0]
.sym 8819 rx_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[0]
.sym 8820 rx_fifo.mem_i.0.0_RDATA[0]
.sym 8821 rx_fifo.rd_addr_gray[8]
.sym 8824 rx_fifo.mem_i.0.0_RDATA_1[1]
.sym 8827 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 8829 rx_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 8830 rx_fifo.mem_i.0.0_RDATA_1[0]
.sym 8834 smi_ctrl_ins.int_cnt[4]
.sym 8835 smi_ctrl_ins.int_cnt[3]
.sym 8838 rx_fifo.rd_addr_gray_wr[8]
.sym 8840 rx_fifo.mem_q.0.0_RDATA_2[1]
.sym 8842 rx_fifo.mem_q.0.0_RDATA[1]
.sym 8844 rx_fifo.mem_q.0.0_RDATA_2[3]
.sym 8845 rx_fifo.mem_q.0.0_RDATA_2[0]
.sym 8848 rx_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[0]
.sym 8849 rx_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 8851 smi_ctrl_ins.int_cnt[4]
.sym 8854 rx_fifo.rd_addr_gray_wr[8]
.sym 8860 rx_fifo.mem_q.0.0_RDATA_2[3]
.sym 8861 rx_fifo.mem_q.0.0_RDATA_2[0]
.sym 8862 rx_fifo.mem_q.0.0_RDATA_2[1]
.sym 8863 smi_ctrl_ins.int_cnt[4]
.sym 8872 smi_ctrl_ins.int_cnt[3]
.sym 8873 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 8874 rx_fifo.mem_q.0.0_RDATA[1]
.sym 8875 rx_fifo.mem_q.0.0_RDATA[0]
.sym 8878 smi_ctrl_ins.int_cnt[4]
.sym 8879 rx_fifo.mem_i.0.0_RDATA_1[0]
.sym 8881 rx_fifo.mem_i.0.0_RDATA_1[1]
.sym 8884 smi_ctrl_ins.int_cnt[3]
.sym 8885 rx_fifo.mem_i.0.0_RDATA[0]
.sym 8886 rx_fifo.mem_i.0.0_RDATA[1]
.sym 8887 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 8893 rx_fifo.rd_addr_gray[8]
.sym 8895 lvds_clock_$glb_clk
.sym 8898 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[1]
.sym 8899 rx_fifo.mem_q.0.0_RDATA_1_SB_LUT4_I0_O[0]
.sym 8900 rx_fifo.mem_q.0.1_RDATA_SB_LUT4_I0_O[1]
.sym 8901 smi_ctrl_ins.int_cnt[3]
.sym 8902 rx_fifo.mem_q.0.0_RDATA_2[3]
.sym 8903 w_debug_fifo_pull
.sym 8904 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[0]
.sym 8906 w_smi_data_output[6]
.sym 8911 $PACKER_VCC_NET
.sym 8912 rx_fifo.mem_q.0.0_RDATA[0]
.sym 8918 $PACKER_VCC_NET
.sym 8921 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 8922 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[1]
.sym 8924 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 8926 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 8928 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 8930 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[1]
.sym 8932 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 8940 rx_fifo.mem_i.0.2_RDATA_SB_LUT4_I1_O[1]
.sym 8942 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 8943 rx_fifo.mem_q.0.0_RDATA_1[0]
.sym 8949 io_pmod[1]$SB_IO_IN
.sym 8951 rx_fifo.mem_i.0.2_RDATA_SB_LUT4_I1_O[0]
.sym 8952 smi_ctrl_ins.int_cnt[3]
.sym 8955 rx_fifo.mem_i.0.2_RDATA[0]
.sym 8958 w_debug_fifo_pull
.sym 8959 rx_fifo.mem_i.0.2_RDATA[1]
.sym 8960 $PACKER_VCC_NET
.sym 8963 smi_ctrl_ins.int_cnt[4]
.sym 8964 rx_fifo.mem_q.0.0_RDATA_1_SB_LUT4_I0_O[0]
.sym 8965 rx_fifo.mem_q.0.0_RDATA_1[1]
.sym 8966 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 8967 rx_fifo.mem_q.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 8971 smi_ctrl_ins.int_cnt[4]
.sym 8972 rx_fifo.mem_q.0.0_RDATA_1_SB_LUT4_I0_O[0]
.sym 8973 rx_fifo.mem_q.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 8983 smi_ctrl_ins.int_cnt[4]
.sym 8984 rx_fifo.mem_i.0.2_RDATA[0]
.sym 8986 rx_fifo.mem_i.0.2_RDATA[1]
.sym 8997 $PACKER_VCC_NET
.sym 9001 rx_fifo.mem_q.0.0_RDATA_1[0]
.sym 9002 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 9003 smi_ctrl_ins.int_cnt[3]
.sym 9004 rx_fifo.mem_q.0.0_RDATA_1[1]
.sym 9007 rx_fifo.mem_i.0.2_RDATA_SB_LUT4_I1_O[0]
.sym 9008 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 9009 rx_fifo.mem_i.0.2_RDATA_SB_LUT4_I1_O[1]
.sym 9010 smi_ctrl_ins.int_cnt[3]
.sym 9017 io_pmod[1]$SB_IO_IN
.sym 9018 r_counter_$glb_clk
.sym 9019 w_debug_fifo_pull
.sym 9020 w_tx_data_io[2]
.sym 9022 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 9023 rx_fifo.mem_i.0.3_RDATA_SB_LUT4_I1_O[0]
.sym 9024 rx_fifo.mem_q.0.1_RDATA_1_SB_LUT4_I0_O[1]
.sym 9026 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 9027 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[0]
.sym 9034 rx_fifo.mem_i.0.0_RDATA_2[1]
.sym 9035 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 9037 rx_fifo.mem_i.0.0_RDATA_2[0]
.sym 9039 rx_fifo.mem_i.0.0_RDATA_3[0]
.sym 9041 rx_fifo.wr_addr[5]
.sym 9042 rx_fifo.mem_q.0.1_RDATA_2[0]
.sym 9044 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 9046 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 9050 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 9051 w_rx_09_fifo_data[0]
.sym 9054 lvds_rx_09_inst.o_debug_state[1]
.sym 9063 smi_ctrl_ins.int_cnt[3]
.sym 9065 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 9071 rx_fifo.mem_q.0.1_RDATA[1]
.sym 9073 rx_fifo.mem_q.0.1_RDATA[0]
.sym 9076 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 9079 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 9090 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 9101 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 9112 rx_fifo.mem_q.0.1_RDATA[1]
.sym 9113 smi_ctrl_ins.int_cnt[3]
.sym 9114 rx_fifo.mem_q.0.1_RDATA[0]
.sym 9115 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 9137 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 9139 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 9140 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 9141 lvds_clock_$glb_clk
.sym 9142 io_pmod_SB_DFFSS_Q_S_$glb_sr
.sym 9143 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[1]
.sym 9144 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 9145 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 9146 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 9147 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[1]
.sym 9148 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 9149 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 9150 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 9157 smi_ctrl_ins.int_cnt[3]
.sym 9159 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[3]
.sym 9160 rx_fifo.mem_i.0.1_RDATA_1[0]
.sym 9161 rx_fifo.mem_q.0.1_RDATA[0]
.sym 9162 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 9170 rx_fifo.mem_q.0.1_RDATA_1[1]
.sym 9173 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9176 i_button_SB_LUT4_I1_O[0]
.sym 9186 lvds_rx_09_inst.o_fifo_data[16]
.sym 9188 w_rx_24_fifo_data[0]
.sym 9189 i_smi_a3$SB_IO_IN
.sym 9190 i_smi_a3$SB_IO_IN
.sym 9193 w_rx_24_fifo_data[14]
.sym 9194 w_rx_24_fifo_data[1]
.sym 9195 w_rx_24_fifo_data[2]
.sym 9197 i_smi_a3$SB_IO_IN
.sym 9198 i_smi_a3$SB_IO_IN
.sym 9201 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9202 w_rx_24_fifo_data[3]
.sym 9204 w_rx_24_fifo_data[16]
.sym 9206 lvds_rx_09_inst.o_fifo_data[15]
.sym 9208 w_rx_09_fifo_data[14]
.sym 9209 w_rx_09_fifo_data[3]
.sym 9210 w_rx_24_fifo_data[15]
.sym 9211 w_rx_09_fifo_data[0]
.sym 9214 w_rx_09_fifo_data[2]
.sym 9215 w_rx_09_fifo_data[1]
.sym 9217 w_rx_24_fifo_data[2]
.sym 9218 w_rx_09_fifo_data[2]
.sym 9219 i_smi_a3$SB_IO_IN
.sym 9220 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9223 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9224 w_rx_09_fifo_data[3]
.sym 9225 i_smi_a3$SB_IO_IN
.sym 9226 w_rx_24_fifo_data[3]
.sym 9232 w_rx_09_fifo_data[14]
.sym 9235 w_rx_24_fifo_data[15]
.sym 9236 i_smi_a3$SB_IO_IN
.sym 9237 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9238 lvds_rx_09_inst.o_fifo_data[15]
.sym 9241 w_rx_09_fifo_data[0]
.sym 9242 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9243 w_rx_24_fifo_data[0]
.sym 9244 i_smi_a3$SB_IO_IN
.sym 9247 w_rx_24_fifo_data[1]
.sym 9248 i_smi_a3$SB_IO_IN
.sym 9249 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9250 w_rx_09_fifo_data[1]
.sym 9253 w_rx_24_fifo_data[14]
.sym 9254 w_rx_09_fifo_data[14]
.sym 9255 i_smi_a3$SB_IO_IN
.sym 9256 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9259 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9260 lvds_rx_09_inst.o_fifo_data[16]
.sym 9261 i_smi_a3$SB_IO_IN
.sym 9262 w_rx_24_fifo_data[16]
.sym 9263 i_rst_b$SB_IO_IN_$glb_ce
.sym 9264 lvds_clock_$glb_clk
.sym 9266 rx_fifo.mem_i.0.1_WDATA_3
.sym 9267 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9270 rx_fifo.mem_i.0.0_WDATA
.sym 9272 rx_fifo.mem_i.0.1_WDATA_2
.sym 9273 w_debug_fifo_push
.sym 9280 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 9284 w_rx_24_fifo_data[0]
.sym 9285 io_pmod[0]$SB_IO_IN
.sym 9294 w_rx_24_fifo_data[14]
.sym 9301 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9308 w_rx_24_fifo_data[17]
.sym 9310 i_smi_a3$SB_IO_IN
.sym 9311 i_smi_a3$SB_IO_IN
.sym 9316 w_rx_24_fifo_data[20]
.sym 9319 lvds_rx_09_inst.o_fifo_data[17]
.sym 9321 w_rx_24_fifo_data[18]
.sym 9322 lvds_rx_09_inst.o_fifo_data[18]
.sym 9324 w_rx_24_fifo_data[0]
.sym 9325 w_rx_24_fifo_data[15]
.sym 9332 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9337 lvds_rx_09_inst.o_fifo_data[15]
.sym 9341 w_rx_24_fifo_data[17]
.sym 9349 w_rx_24_fifo_data[15]
.sym 9355 lvds_rx_09_inst.o_fifo_data[17]
.sym 9358 w_rx_24_fifo_data[0]
.sym 9365 lvds_rx_09_inst.o_fifo_data[15]
.sym 9370 w_rx_24_fifo_data[18]
.sym 9371 lvds_rx_09_inst.o_fifo_data[18]
.sym 9372 i_smi_a3$SB_IO_IN
.sym 9373 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9376 w_rx_24_fifo_data[20]
.sym 9382 lvds_rx_09_inst.o_fifo_data[17]
.sym 9383 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9384 w_rx_24_fifo_data[17]
.sym 9385 i_smi_a3$SB_IO_IN
.sym 9386 i_rst_b$SB_IO_IN_$glb_ce
.sym 9387 lvds_clock_$glb_clk
.sym 9389 rx_fifo.mem_i.0.1_WDATA
.sym 9390 lvds_rx_09_inst.o_fifo_data[29]
.sym 9391 w_rx_24_fifo_data[26]
.sym 9392 w_rx_24_fifo_data[28]
.sym 9393 w_rx_24_fifo_data[24]
.sym 9394 rx_fifo.mem_i.0.1_WDATA_1
.sym 9395 lvds_rx_09_inst.o_fifo_data[22]
.sym 9396 lvds_rx_09_inst.o_fifo_data[31]
.sym 9405 w_rx_data[0]
.sym 9414 lvds_rx_09_inst.o_fifo_data[19]
.sym 9434 io_pmod[1]$SB_IO_IN
.sym 9436 w_rx_24_fifo_data[18]
.sym 9438 w_rx_24_fifo_data[19]
.sym 9442 lvds_rx_09_inst.o_fifo_data[16]
.sym 9443 w_rx_24_fifo_data[21]
.sym 9445 lvds_rx_09_inst.o_fifo_data[18]
.sym 9454 w_rx_24_fifo_data[14]
.sym 9456 w_rx_24_fifo_data[16]
.sym 9465 lvds_rx_09_inst.o_fifo_data[18]
.sym 9470 w_rx_24_fifo_data[18]
.sym 9478 w_rx_24_fifo_data[14]
.sym 9484 io_pmod[1]$SB_IO_IN
.sym 9489 w_rx_24_fifo_data[21]
.sym 9493 w_rx_24_fifo_data[19]
.sym 9502 w_rx_24_fifo_data[16]
.sym 9507 lvds_rx_09_inst.o_fifo_data[16]
.sym 9509 i_rst_b$SB_IO_IN_$glb_ce
.sym 9510 lvds_clock_$glb_clk
.sym 9512 lvds_rx_09_inst.o_fifo_data[23]
.sym 9513 lvds_rx_09_inst.o_fifo_data[25]
.sym 9514 lvds_rx_09_inst.o_fifo_data[27]
.sym 9516 lvds_rx_09_inst.o_fifo_data[24]
.sym 9518 lvds_rx_09_inst.o_fifo_data[21]
.sym 9532 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 9538 w_rx_24_fifo_data[25]
.sym 9557 w_rx_24_fifo_data[23]
.sym 9617 w_rx_24_fifo_data[23]
.sym 9632 i_rst_b$SB_IO_IN_$glb_ce
.sym 9633 lvds_clock_$glb_clk
.sym 9643 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 9649 w_rx_24_fifo_data[25]
.sym 9682 w_lvds_rx_24_d0
.sym 9723 w_lvds_rx_24_d0
.sym 9755 i_rst_b$SB_IO_IN_$glb_ce
.sym 9756 lvds_clock_$glb_clk
.sym 9900 o_shdn_rx_lna$SB_IO_OUT
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10181 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 w_smi_data_output[2]
.sym 10203 i_smi_a2$SB_IO_IN
.sym 10204 w_smi_data_output[1]
.sym 10206 i_smi_a2$SB_IO_IN
.sym 10211 w_smi_data_output[1]
.sym 10216 i_smi_a2$SB_IO_IN
.sym 10221 w_smi_data_output[2]
.sym 10224 i_smi_a2$SB_IO_IN
.sym 10226 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_I3[2]
.sym 10227 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 10229 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_I3[1]
.sym 10230 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[2]
.sym 10233 rx_fifo.wr_addr_gray_rd_r[5]
.sym 10237 w_smi_data_output[2]
.sym 10244 rx_fifo.mem_i.0.1_RDATA_1[1]
.sym 10274 rx_fifo.wr_addr_gray_rd[3]
.sym 10346 rx_fifo.wr_addr_gray_rd[3]
.sym 10348 r_counter_$glb_clk
.sym 10354 rx_fifo.rd_addr[5]
.sym 10355 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 10356 rx_fifo.rd_addr[1]
.sym 10357 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 10358 rx_fifo.rd_addr[0]
.sym 10359 rx_fifo.rd_addr[2]
.sym 10360 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 10361 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10374 rx_fifo.wr_addr[4]
.sym 10385 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 10386 w_smi_data_output[7]
.sym 10389 w_smi_data_output[3]
.sym 10400 w_smi_data_output[0]
.sym 10406 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 10408 rx_fifo.wr_addr_gray_rd[4]
.sym 10409 rx_fifo.rd_addr[0]
.sym 10410 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_I3[1]
.sym 10411 rx_fifo.rd_addr[2]
.sym 10413 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[2]
.sym 10414 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 10416 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10418 rx_fifo.rd_addr[5]
.sym 10420 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 10422 smi_ctrl_ins.soe_and_reset
.sym 10447 rx_fifo.rd_addr[5]
.sym 10448 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 10451 rx_fifo.rd_addr[0]
.sym 10457 rx_fifo.rd_addr[1]
.sym 10458 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 10460 rx_fifo.rd_addr[2]
.sym 10461 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 10462 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10463 $nextpnr_ICESTORM_LC_1$O
.sym 10466 rx_fifo.rd_addr[0]
.sym 10469 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 10472 rx_fifo.rd_addr[1]
.sym 10473 rx_fifo.rd_addr[0]
.sym 10475 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 10478 rx_fifo.rd_addr[2]
.sym 10479 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 10481 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 10483 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10485 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 10487 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 10489 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 10491 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 10493 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 10495 rx_fifo.rd_addr[5]
.sym 10497 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 10499 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 10502 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 10503 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 10505 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 10508 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 10509 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 10513 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 10514 rx_fifo.rd_addr_gray_wr[6]
.sym 10515 rx_fifo.rd_addr_gray_wr[0]
.sym 10517 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[0]
.sym 10518 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 10519 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[0]
.sym 10520 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 10526 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 10530 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10531 w_smi_data_output[4]
.sym 10534 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 10538 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 10544 rx_fifo.rd_addr_gray[0]
.sym 10545 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 10546 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 10547 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[2]
.sym 10549 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 10554 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 10556 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10557 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 10562 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 10563 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10565 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10566 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 10569 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10575 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 10586 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 10589 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 10590 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 10593 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 10596 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 10602 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 10606 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10608 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10611 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10612 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 10626 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 10630 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10632 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10633 rx_fifo.wr_addr_SB_DFFESR_Q_E_$glb_ce
.sym 10634 lvds_clock_$glb_clk
.sym 10635 io_pmod_SB_DFFSS_Q_S_$glb_sr
.sym 10636 spi_if_ins.state_if[0]
.sym 10637 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 10639 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 10640 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 10641 spi_if_ins.state_if[1]
.sym 10642 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 10643 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 10648 rx_fifo.wr_addr[7]
.sym 10652 rx_fifo.wr_addr[3]
.sym 10654 rx_fifo.wr_addr_gray[0]
.sym 10657 rx_fifo.wr_addr[6]
.sym 10658 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 10662 w_smi_data_output[3]
.sym 10664 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 10666 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 10668 w_smi_data_output[7]
.sym 10679 rx_fifo.wr_addr_gray[1]
.sym 10680 rx_fifo.wr_addr_gray[4]
.sym 10681 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 10684 rx_fifo.wr_addr_gray_rd[2]
.sym 10686 rx_fifo.wr_addr_gray[8]
.sym 10691 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 10692 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 10695 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 10698 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 10711 rx_fifo.wr_addr_gray[4]
.sym 10719 rx_fifo.wr_addr_gray[8]
.sym 10728 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 10729 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 10730 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 10731 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 10734 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 10735 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 10742 rx_fifo.wr_addr_gray_rd[2]
.sym 10753 rx_fifo.wr_addr_gray[1]
.sym 10757 r_counter_$glb_clk
.sym 10759 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 10760 rx_fifo.rd_addr_gray[8]
.sym 10761 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 10762 rx_fifo.rd_addr_gray[0]
.sym 10763 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 10765 rx_fifo.rd_addr_gray[6]
.sym 10766 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 10776 io_pmod[1]$SB_IO_IN
.sym 10781 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 10784 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 10786 w_smi_data_output[0]
.sym 10790 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 10794 w_smi_data_output[5]
.sym 10801 rx_fifo.wr_addr_gray_rd[8]
.sym 10809 rx_fifo.wr_addr_gray_rd[7]
.sym 10830 rx_fifo.wr_addr_gray[7]
.sym 10831 rx_fifo.wr_addr_gray[2]
.sym 10839 rx_fifo.wr_addr_gray[7]
.sym 10858 rx_fifo.wr_addr_gray_rd[8]
.sym 10869 rx_fifo.wr_addr_gray_rd[7]
.sym 10876 rx_fifo.wr_addr_gray[2]
.sym 10880 r_counter_$glb_clk
.sym 10882 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 10888 rx_fifo.wr_addr_gray_rd[9]
.sym 10907 rx_fifo.mem_i.0.3_RDATA[0]
.sym 10910 rx_fifo.rd_addr[2]
.sym 10913 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 10914 rx_fifo.mem_i.0.1_RDATA[1]
.sym 10915 rx_fifo.mem_i.0.1_RDATA[0]
.sym 10917 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[1]
.sym 10924 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[1]
.sym 10925 w_debug_smi_test
.sym 10930 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[0]
.sym 10931 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[1]
.sym 10932 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[1]
.sym 10933 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 10934 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 10937 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 10939 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[1]
.sym 10941 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 10944 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[1]
.sym 10945 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[0]
.sym 10946 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 10947 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 10948 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 10950 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 10951 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 10952 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[1]
.sym 10954 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 10956 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[1]
.sym 10958 w_debug_smi_test
.sym 10959 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 10962 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[1]
.sym 10963 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 10965 w_debug_smi_test
.sym 10968 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 10969 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 10970 w_debug_smi_test
.sym 10971 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 10975 w_debug_smi_test
.sym 10976 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[0]
.sym 10977 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[1]
.sym 10980 w_debug_smi_test
.sym 10981 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 10982 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[1]
.sym 10986 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[1]
.sym 10987 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 10989 w_debug_smi_test
.sym 10992 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[0]
.sym 10994 w_debug_smi_test
.sym 10995 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[1]
.sym 10998 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 10999 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 11000 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 11001 w_debug_smi_test
.sym 11002 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 11003 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 11005 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 11007 w_fetch
.sym 11009 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 11019 w_debug_smi_test
.sym 11021 $PACKER_VCC_NET
.sym 11022 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 11025 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 11030 rx_fifo.mem_i.0.3_RDATA[1]
.sym 11035 smi_ctrl_ins.int_cnt[3]
.sym 11040 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_E
.sym 11047 rx_fifo.mem_i.0.0_RDATA_3[1]
.sym 11049 rx_fifo.mem_i.0.3_RDATA_SB_LUT4_I1_O[0]
.sym 11050 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 11051 w_rx_data[1]
.sym 11054 rx_fifo.mem_i.0.0_RDATA_3[0]
.sym 11057 rx_fifo.mem_q.0.1_RDATA_SB_LUT4_I0_O[1]
.sym 11058 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 11060 rx_fifo.mem_i.0.0_RDATA_2[0]
.sym 11061 rx_fifo.mem_i.0.0_RDATA_2[1]
.sym 11063 smi_ctrl_ins.int_cnt[3]
.sym 11064 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E
.sym 11065 rx_fifo.mem_q.0.1_RDATA_SB_LUT4_I0_O[0]
.sym 11066 rx_fifo.mem_i.0.3_RDATA_SB_LUT4_I1_O[1]
.sym 11071 smi_ctrl_ins.int_cnt[3]
.sym 11073 smi_ctrl_ins.int_cnt[4]
.sym 11074 rx_fifo.mem_i.0.1_RDATA[1]
.sym 11075 rx_fifo.mem_i.0.1_RDATA[0]
.sym 11086 smi_ctrl_ins.int_cnt[4]
.sym 11087 rx_fifo.mem_q.0.1_RDATA_SB_LUT4_I0_O[0]
.sym 11088 rx_fifo.mem_q.0.1_RDATA_SB_LUT4_I0_O[1]
.sym 11091 rx_fifo.mem_i.0.0_RDATA_2[1]
.sym 11092 rx_fifo.mem_i.0.0_RDATA_2[0]
.sym 11093 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 11094 smi_ctrl_ins.int_cnt[3]
.sym 11097 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 11098 rx_fifo.mem_i.0.1_RDATA[0]
.sym 11099 rx_fifo.mem_i.0.1_RDATA[1]
.sym 11100 smi_ctrl_ins.int_cnt[3]
.sym 11104 smi_ctrl_ins.int_cnt[3]
.sym 11109 rx_fifo.mem_i.0.0_RDATA_3[0]
.sym 11110 smi_ctrl_ins.int_cnt[3]
.sym 11111 rx_fifo.mem_i.0.0_RDATA_3[1]
.sym 11112 smi_ctrl_ins.int_cnt[4]
.sym 11118 w_rx_data[1]
.sym 11121 rx_fifo.mem_i.0.3_RDATA_SB_LUT4_I1_O[0]
.sym 11122 rx_fifo.mem_i.0.3_RDATA_SB_LUT4_I1_O[1]
.sym 11123 smi_ctrl_ins.int_cnt[3]
.sym 11124 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 11125 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E
.sym 11126 r_counter_$glb_clk
.sym 11127 io_pmod_SB_DFFSS_Q_S_$glb_sr
.sym 11129 smi_ctrl_ins.int_cnt[3]
.sym 11130 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 11131 smi_ctrl_ins.int_cnt[4]
.sym 11132 rx_fifo.mem_i.0.3_RDATA_SB_LUT4_I1_O[1]
.sym 11133 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[1]
.sym 11134 smi_ctrl_ins.int_cnt_SB_DFFNESS_Q_E
.sym 11135 w_tx_data_io[2]
.sym 11137 rx_fifo.mem_i.0.0_RDATA_3[1]
.sym 11140 rx_fifo.wr_addr[7]
.sym 11142 rx_fifo.wr_addr[8]
.sym 11145 io_pmod[1]$SB_IO_IN
.sym 11146 rx_fifo.wr_addr[8]
.sym 11147 w_rx_data[1]
.sym 11150 io_pmod[3]$SB_IO_IN
.sym 11152 w_debug_smi_test
.sym 11154 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 11156 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 11159 w_tx_data_sys[0]
.sym 11160 rx_fifo.mem_i.0.0_WDATA
.sym 11163 w_rx_data[1]
.sym 11169 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[1]
.sym 11170 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 11171 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 11173 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[0]
.sym 11174 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 11175 rx_fifo.mem_i.0.1_RDATA_1[0]
.sym 11176 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[3]
.sym 11180 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 11181 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[1]
.sym 11182 rx_fifo.mem_q.0.1_RDATA_1[0]
.sym 11183 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 11184 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 11187 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 11188 smi_ctrl_ins.int_cnt[4]
.sym 11190 rx_fifo.mem_i.0.1_RDATA_1[1]
.sym 11191 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 11192 rx_fifo.mem_q.0.1_RDATA_1[1]
.sym 11194 smi_ctrl_ins.int_cnt[3]
.sym 11195 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 11196 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 11197 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 11198 i_button_SB_LUT4_I1_O[0]
.sym 11199 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 11202 i_button_SB_LUT4_I1_O[0]
.sym 11203 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[3]
.sym 11204 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 11205 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 11214 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 11215 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 11216 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 11217 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[1]
.sym 11220 rx_fifo.mem_i.0.1_RDATA_1[1]
.sym 11221 rx_fifo.mem_i.0.1_RDATA_1[0]
.sym 11222 smi_ctrl_ins.int_cnt[4]
.sym 11226 rx_fifo.mem_q.0.1_RDATA_1[0]
.sym 11227 rx_fifo.mem_q.0.1_RDATA_1[1]
.sym 11228 smi_ctrl_ins.int_cnt[3]
.sym 11229 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 11238 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 11239 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 11240 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[1]
.sym 11241 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 11245 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 11246 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 11248 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 11249 r_counter_$glb_clk
.sym 11250 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[0]
.sym 11251 rx_fifo.mem_i.0.2_WDATA_2
.sym 11252 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 11253 smi_ctrl_ins.int_cnt_SB_DFFNESS_Q_E
.sym 11254 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 11255 rx_fifo.mem_q.0.1_RDATA_1_SB_LUT4_I0_O[0]
.sym 11256 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_E
.sym 11258 r_tx_data[0]
.sym 11265 $PACKER_VCC_NET
.sym 11266 smi_ctrl_ins.int_cnt[4]
.sym 11271 $io_pmod[3]$iobuf_i
.sym 11272 rx_fifo.mem_i.0.2_RDATA[1]
.sym 11276 $PACKER_VCC_NET
.sym 11279 w_rx_24_fifo_data[26]
.sym 11280 w_fetch
.sym 11281 io_pmod[1]$SB_IO_IN
.sym 11283 io_pmod[0]$SB_IO_IN
.sym 11285 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 11286 io_ctrl_ins.rf_mode[0]
.sym 11295 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 11298 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 11299 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[0]
.sym 11300 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[1]
.sym 11301 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 11310 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_E
.sym 11313 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 11320 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[1]
.sym 11323 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 11328 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 11331 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[0]
.sym 11332 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 11338 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[1]
.sym 11343 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[0]
.sym 11345 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[1]
.sym 11349 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 11352 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[0]
.sym 11355 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[0]
.sym 11356 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 11361 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 11363 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 11367 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 11371 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_E
.sym 11372 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 11373 io_pmod_SB_DFFSS_Q_S_$glb_sr
.sym 11374 rx_fifo.mem_i.0.2_WDATA
.sym 11375 io_ctrl_ins.led0_state_SB_LUT4_I1_O[0]
.sym 11376 rx_fifo.mem_i.0.2_WDATA_3
.sym 11377 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 11378 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 11379 io_ctrl_ins.pmod_dir_state[1]
.sym 11380 rx_fifo.mem_i.0.2_WDATA_1
.sym 11381 rx_fifo.mem_i.0.3_WDATA_1
.sym 11387 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 11391 r_tx_data[0]
.sym 11395 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 11398 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 11400 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 11401 w_rx_24_fifo_data[29]
.sym 11402 lvds_rx_09_inst.o_fifo_data[27]
.sym 11405 w_rx_data[4]
.sym 11406 lvds_rx_09_inst.o_fifo_data[24]
.sym 11407 w_rx_data[0]
.sym 11409 lvds_rx_09_inst.o_fifo_data[26]
.sym 11417 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E
.sym 11421 lvds_rx_09_inst.o_fifo_data[22]
.sym 11423 w_rx_24_fifo_data[19]
.sym 11424 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 11425 lvds_rx_09_inst.o_fifo_data[19]
.sym 11429 w_rx_24_fifo_data[22]
.sym 11430 w_rx_data[0]
.sym 11432 i_smi_a3$SB_IO_IN
.sym 11437 i_smi_a3$SB_IO_IN
.sym 11439 lvds_rx_09_inst.o_fifo_data[20]
.sym 11440 w_rx_24_fifo_data[20]
.sym 11443 io_pmod[0]$SB_IO_IN
.sym 11446 w_debug_fifo_push
.sym 11448 w_rx_24_fifo_data[20]
.sym 11449 lvds_rx_09_inst.o_fifo_data[20]
.sym 11450 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 11451 i_smi_a3$SB_IO_IN
.sym 11455 w_debug_fifo_push
.sym 11456 io_pmod[0]$SB_IO_IN
.sym 11472 i_smi_a3$SB_IO_IN
.sym 11473 lvds_rx_09_inst.o_fifo_data[19]
.sym 11474 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 11475 w_rx_24_fifo_data[19]
.sym 11484 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 11485 i_smi_a3$SB_IO_IN
.sym 11486 lvds_rx_09_inst.o_fifo_data[22]
.sym 11487 w_rx_24_fifo_data[22]
.sym 11493 w_rx_data[0]
.sym 11494 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E
.sym 11495 r_counter_$glb_clk
.sym 11496 io_pmod_SB_DFFSS_Q_S_$glb_sr
.sym 11497 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 11498 rx_fifo.mem_i.0.3_WDATA_2
.sym 11499 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 11500 io_ctrl_ins.debug_mode[0]
.sym 11501 rx_fifo.mem_i.0.3_WDATA_3
.sym 11502 io_ctrl_ins.rf_mode[0]
.sym 11503 rx_fifo.mem_i.0.3_WDATA
.sym 11504 io_ctrl_ins.debug_mode[1]
.sym 11506 rx_fifo.mem_i.0.1_RDATA_1[1]
.sym 11513 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E
.sym 11514 w_rx_data[0]
.sym 11519 w_rx_24_fifo_data[25]
.sym 11528 lvds_rx_09_inst.o_fifo_data[25]
.sym 11530 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 11538 lvds_rx_09_inst.o_fifo_data[23]
.sym 11539 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 11542 w_rx_24_fifo_data[23]
.sym 11544 lvds_rx_09_inst.o_fifo_data[21]
.sym 11546 lvds_rx_09_inst.o_fifo_data[20]
.sym 11548 lvds_rx_09_inst.o_fifo_data[27]
.sym 11551 w_rx_24_fifo_data[21]
.sym 11555 lvds_rx_09_inst.o_fifo_data[29]
.sym 11556 w_rx_24_fifo_data[26]
.sym 11558 w_rx_24_fifo_data[24]
.sym 11559 i_smi_a3$SB_IO_IN
.sym 11562 i_smi_a3$SB_IO_IN
.sym 11568 w_rx_24_fifo_data[22]
.sym 11571 lvds_rx_09_inst.o_fifo_data[23]
.sym 11572 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 11573 w_rx_24_fifo_data[23]
.sym 11574 i_smi_a3$SB_IO_IN
.sym 11577 lvds_rx_09_inst.o_fifo_data[27]
.sym 11583 w_rx_24_fifo_data[24]
.sym 11592 w_rx_24_fifo_data[26]
.sym 11598 w_rx_24_fifo_data[22]
.sym 11601 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 11602 lvds_rx_09_inst.o_fifo_data[21]
.sym 11603 i_smi_a3$SB_IO_IN
.sym 11604 w_rx_24_fifo_data[21]
.sym 11610 lvds_rx_09_inst.o_fifo_data[20]
.sym 11613 lvds_rx_09_inst.o_fifo_data[29]
.sym 11617 i_rst_b$SB_IO_IN_$glb_ce
.sym 11618 lvds_clock_$glb_clk
.sym 11621 w_rx_24_fifo_data[29]
.sym 11622 w_rx_24_fifo_data[27]
.sym 11623 lvds_rx_09_inst.o_fifo_data[30]
.sym 11624 w_rx_24_fifo_data[30]
.sym 11625 lvds_rx_09_inst.o_fifo_data[26]
.sym 11626 lvds_rx_09_inst.o_fifo_data[28]
.sym 11627 w_rx_24_fifo_data[31]
.sym 11637 w_rx_data[1]
.sym 11642 i_button_SB_LUT4_I1_O[0]
.sym 11662 lvds_rx_09_inst.o_fifo_data[25]
.sym 11666 lvds_rx_09_inst.o_fifo_data[19]
.sym 11675 lvds_rx_09_inst.o_fifo_data[22]
.sym 11683 lvds_rx_09_inst.o_fifo_data[21]
.sym 11685 lvds_rx_09_inst.o_fifo_data[23]
.sym 11696 lvds_rx_09_inst.o_fifo_data[21]
.sym 11700 lvds_rx_09_inst.o_fifo_data[23]
.sym 11707 lvds_rx_09_inst.o_fifo_data[25]
.sym 11721 lvds_rx_09_inst.o_fifo_data[22]
.sym 11731 lvds_rx_09_inst.o_fifo_data[19]
.sym 11740 i_rst_b$SB_IO_IN_$glb_ce
.sym 11741 lvds_clock_$glb_clk
.sym 11746 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 11750 io_ctrl_ins.rf_mode[2]
.sym 11758 $io_pmod[0]$iobuf_i
.sym 11760 io_pmod[1]$SB_IO_IN
.sym 11898 w_rx_data[4]
.sym 12112 io_pmod_SB_DFFSS_Q_S
.sym 12309 smi_ctrl_ins.soe_and_reset
.sym 12310 w_smi_data_output[0]
.sym 12312 i_smi_a2$SB_IO_IN
.sym 12313 w_smi_data_output[7]
.sym 12315 i_smi_a2$SB_IO_IN
.sym 12321 i_smi_a2$SB_IO_IN
.sym 12327 w_smi_data_output[7]
.sym 12329 i_smi_a2$SB_IO_IN
.sym 12332 w_smi_data_output[0]
.sym 12333 smi_ctrl_ins.soe_and_reset
.sym 12340 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 12342 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 12357 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 12359 rx_fifo.rd_addr[1]
.sym 12367 i_sck$SB_IO_IN
.sym 12370 w_smi_data_output[3]
.sym 12384 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 12393 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_I3[2]
.sym 12396 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_I3[1]
.sym 12397 rx_fifo.wr_addr_gray_rd[4]
.sym 12398 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_I3[3]
.sym 12399 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12402 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 12404 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 12407 rx_fifo.wr_addr_gray_rd[5]
.sym 12408 rx_fifo.wr_addr_gray_rd_r[5]
.sym 12410 rx_fifo.wr_addr_gray_rd_r[5]
.sym 12412 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12416 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 12417 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 12429 rx_fifo.wr_addr_gray_rd[4]
.sym 12434 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 12435 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_I3[3]
.sym 12436 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_I3[2]
.sym 12437 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_I3[1]
.sym 12454 rx_fifo.wr_addr_gray_rd[5]
.sym 12457 r_counter_$glb_clk
.sym 12463 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 12464 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 12466 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12467 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12469 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12473 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 12476 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 12483 smi_ctrl_ins.soe_and_reset
.sym 12508 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 12517 rx_fifo.rd_addr[0]
.sym 12519 rx_fifo.rd_addr[2]
.sym 12522 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 12524 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12526 rx_fifo.rd_addr[5]
.sym 12544 rx_fifo.rd_addr[0]
.sym 12547 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12549 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 12550 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 12551 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 12552 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 12553 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_I3[3]
.sym 12554 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12573 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_I3[3]
.sym 12581 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12587 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 12593 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12599 rx_fifo.rd_addr[0]
.sym 12603 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 12610 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 12616 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 12619 rx_fifo.rd_addr_SB_DFFESR_Q_E_$glb_ce
.sym 12620 r_counter_$glb_clk
.sym 12621 io_pmod_SB_DFFSS_Q_S_$glb_sr
.sym 12622 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 12623 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 12624 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 12625 rx_fifo.wr_addr_gray_rd[0]
.sym 12627 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 12628 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 12629 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 12634 rx_fifo.rd_addr[5]
.sym 12636 rx_fifo.rd_addr[2]
.sym 12640 rx_fifo.rd_addr[1]
.sym 12641 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 12642 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 12644 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 12645 io_pmod[4]$SB_IO_IN
.sym 12649 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 12651 rx_fifo.rd_addr[0]
.sym 12653 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 12654 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 12655 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 12656 i_rst_b$SB_IO_IN
.sym 12657 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12665 rx_fifo.rd_addr[1]
.sym 12667 rx_fifo.rd_addr[0]
.sym 12669 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_I3[1]
.sym 12673 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 12674 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 12676 rx_fifo.rd_addr[2]
.sym 12680 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 12683 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 12684 rx_fifo.rd_addr_gray[6]
.sym 12685 rx_fifo.rd_addr_gray[0]
.sym 12686 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12688 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 12691 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 12692 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_I3[3]
.sym 12693 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12697 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12699 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12702 rx_fifo.rd_addr_gray[6]
.sym 12710 rx_fifo.rd_addr_gray[0]
.sym 12720 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 12721 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 12722 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 12723 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 12727 rx_fifo.rd_addr[0]
.sym 12729 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 12732 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_I3[1]
.sym 12733 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 12734 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_I3[3]
.sym 12739 rx_fifo.rd_addr[1]
.sym 12740 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 12741 rx_fifo.rd_addr[2]
.sym 12743 lvds_clock_$glb_clk
.sym 12745 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 12746 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 12747 $io_pmod[4]$iobuf_i
.sym 12748 smi_ctrl_ins.r_fifo_pull
.sym 12750 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I0_I2[2]
.sym 12751 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 12752 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 12757 $PACKER_VCC_NET
.sym 12760 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 12762 w_smi_data_output[5]
.sym 12764 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 12765 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 12769 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 12770 rx_fifo.rd_addr_gray[6]
.sym 12772 w_debug_smi_test
.sym 12776 rx_fifo.rd_addr_gray[8]
.sym 12786 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 12787 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 12790 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 12791 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[2]
.sym 12792 io_pmod[1]$SB_IO_IN
.sym 12793 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 12794 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 12796 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 12797 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[1]
.sym 12798 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[0]
.sym 12799 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 12800 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[0]
.sym 12801 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 12802 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 12804 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I0_O[1]
.sym 12808 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 12810 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 12811 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[2]
.sym 12819 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 12821 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 12822 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 12825 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 12826 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[2]
.sym 12837 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 12838 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[2]
.sym 12839 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[0]
.sym 12840 io_pmod[1]$SB_IO_IN
.sym 12843 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 12844 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 12845 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 12846 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 12850 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 12851 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 12852 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 12857 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 12861 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[2]
.sym 12863 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[0]
.sym 12864 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[1]
.sym 12865 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I0_O[1]
.sym 12866 r_counter_$glb_clk
.sym 12867 io_pmod_SB_DFFSS_Q_S_$glb_sr
.sym 12868 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 12869 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 12870 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 12871 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 12872 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I0_O[1]
.sym 12873 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 12874 smi_ctrl_ins.w_fifo_pull_trigger
.sym 12875 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 12880 spi_if_ins.state_if[0]
.sym 12882 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 12884 rx_fifo.rd_addr[2]
.sym 12887 $PACKER_VCC_NET
.sym 12890 rx_fifo.wr_addr[4]
.sym 12892 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 12896 w_fetch
.sym 12898 rx_fifo.mem_q.0.1_RDATA_2[1]
.sym 12899 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 12900 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 12901 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 12903 i_rst_b$SB_IO_IN
.sym 12909 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 12910 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 12915 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 12917 spi_if_ins.state_if[0]
.sym 12918 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 12919 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 12920 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[2]
.sym 12921 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 12922 spi_if_ins.state_if[1]
.sym 12926 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 12929 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 12937 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 12943 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 12951 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 12954 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 12955 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 12956 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 12957 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 12960 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 12968 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[2]
.sym 12979 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 12984 spi_if_ins.state_if[0]
.sym 12985 spi_if_ins.state_if[1]
.sym 12987 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 12988 rx_fifo.rd_addr_SB_DFFESR_Q_E_$glb_ce
.sym 12989 r_counter_$glb_clk
.sym 12990 io_pmod_SB_DFFSS_Q_S_$glb_sr
.sym 12991 w_load
.sym 12992 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 12993 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 12994 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 12995 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 12997 i_rst_b$SB_IO_IN
.sym 13003 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 13008 rx_fifo.wr_addr[7]
.sym 13009 io_pmod[0]$SB_IO_IN
.sym 13010 rx_fifo.wr_addr[3]
.sym 13012 smi_ctrl_ins.int_cnt[3]
.sym 13013 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 13014 rx_fifo.wr_addr[8]
.sym 13016 rx_fifo.rd_addr[5]
.sym 13017 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 13021 smi_ctrl_ins.int_cnt[4]
.sym 13024 w_load
.sym 13025 rx_fifo.rd_addr[2]
.sym 13026 w_debug_smi_test
.sym 13032 rx_fifo.wr_addr[9]
.sym 13038 rx_fifo.wr_addr_gray_rd[9]
.sym 13067 rx_fifo.wr_addr_gray_rd[9]
.sym 13103 rx_fifo.wr_addr[9]
.sym 13112 r_counter_$glb_clk
.sym 13114 w_ioc[2]
.sym 13115 w_ioc[4]
.sym 13116 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 13118 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 13119 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E_SB_LUT4_O_I1[2]
.sym 13120 w_ioc[3]
.sym 13121 w_cs[0]
.sym 13126 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 13130 rx_fifo.wr_addr[6]
.sym 13131 $PACKER_VCC_NET
.sym 13132 w_rx_data[1]
.sym 13135 w_debug_smi_test
.sym 13136 rx_fifo.wr_addr[9]
.sym 13138 spi_if_ins.w_rx_data[5]
.sym 13139 rx_fifo.rd_addr[0]
.sym 13141 rx_fifo.mem_q.0.1_RDATA_2[3]
.sym 13144 rx_fifo.mem_i.0.1_RDATA_2[0]
.sym 13145 w_cs[0]
.sym 13147 i_rst_b$SB_IO_IN
.sym 13148 spi_if_ins.w_rx_data[6]
.sym 13157 rx_fifo.mem_q.0.1_RDATA_2[3]
.sym 13158 smi_ctrl_ins.int_cnt[4]
.sym 13159 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 13170 rx_fifo.mem_q.0.1_RDATA_2[1]
.sym 13171 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 13173 i_rst_b$SB_IO_IN
.sym 13178 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[0]
.sym 13179 rx_fifo.mem_q.0.1_RDATA_2[0]
.sym 13182 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13186 w_debug_smi_test
.sym 13188 rx_fifo.mem_q.0.1_RDATA_2[3]
.sym 13189 smi_ctrl_ins.int_cnt[4]
.sym 13190 rx_fifo.mem_q.0.1_RDATA_2[1]
.sym 13191 rx_fifo.mem_q.0.1_RDATA_2[0]
.sym 13202 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 13212 w_debug_smi_test
.sym 13214 i_rst_b$SB_IO_IN
.sym 13215 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[0]
.sym 13234 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13235 r_counter_$glb_clk
.sym 13236 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 13237 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[0]
.sym 13239 w_cs[3]
.sym 13240 w_cs[1]
.sym 13241 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13242 w_cs[2]
.sym 13244 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 13252 $PACKER_VCC_NET
.sym 13255 w_fetch
.sym 13257 $PACKER_VCC_NET
.sym 13261 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 13262 w_fetch
.sym 13263 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 13265 w_rx_data[7]
.sym 13266 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 13267 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E_SB_LUT4_O_I1[2]
.sym 13269 i_rst_b$SB_IO_IN
.sym 13270 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13271 w_rx_data[2]
.sym 13278 w_tx_data_io[2]
.sym 13280 smi_ctrl_ins.int_cnt_SB_DFFNESS_Q_E
.sym 13282 rx_fifo.mem_q.0.1_RDATA_1_SB_LUT4_I0_O[0]
.sym 13283 rx_fifo.mem_i.0.3_RDATA[1]
.sym 13286 rx_fifo.mem_i.0.3_RDATA[0]
.sym 13289 smi_ctrl_ins.int_cnt[4]
.sym 13290 rx_fifo.mem_q.0.1_RDATA_1_SB_LUT4_I0_O[1]
.sym 13295 smi_ctrl_ins.int_cnt[3]
.sym 13296 w_debug_smi_test
.sym 13302 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[0]
.sym 13305 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[1]
.sym 13307 i_rst_b$SB_IO_IN
.sym 13309 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 13317 smi_ctrl_ins.int_cnt[3]
.sym 13323 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[1]
.sym 13325 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 13326 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[0]
.sym 13330 smi_ctrl_ins.int_cnt[4]
.sym 13331 smi_ctrl_ins.int_cnt[3]
.sym 13336 rx_fifo.mem_i.0.3_RDATA[0]
.sym 13337 smi_ctrl_ins.int_cnt[4]
.sym 13338 rx_fifo.mem_i.0.3_RDATA[1]
.sym 13341 rx_fifo.mem_q.0.1_RDATA_1_SB_LUT4_I0_O[1]
.sym 13342 rx_fifo.mem_q.0.1_RDATA_1_SB_LUT4_I0_O[0]
.sym 13344 smi_ctrl_ins.int_cnt[4]
.sym 13347 i_rst_b$SB_IO_IN
.sym 13349 w_debug_smi_test
.sym 13354 w_tx_data_io[2]
.sym 13357 smi_ctrl_ins.int_cnt_SB_DFFNESS_Q_E
.sym 13358 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 13359 io_pmod_SB_DFFSS_Q_S_$glb_sr
.sym 13360 r_tx_data[2]
.sym 13361 rx_fifo.mem_q.0.1_RDATA_2[3]
.sym 13362 r_tx_data[1]
.sym 13363 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[1]
.sym 13365 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 13366 r_tx_data[3]
.sym 13367 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 13372 w_rx_data[4]
.sym 13373 io_pmod[3]$SB_IO_IN
.sym 13376 w_rx_data[0]
.sym 13378 rx_fifo.mem_i.0.1_RDATA[1]
.sym 13382 rx_fifo.mem_i.0.1_RDATA[0]
.sym 13384 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 13388 w_fetch
.sym 13391 o_shdn_tx_lna$SB_IO_OUT
.sym 13393 rx_fifo.mem_i.0.2_WDATA_3
.sym 13395 io_ctrl_ins.led1_state_SB_DFFER_Q_E
.sym 13401 rx_fifo.mem_i.0.1_RDATA_2[1]
.sym 13402 smi_ctrl_ins.int_cnt[3]
.sym 13403 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 13404 w_tx_data_sys[0]
.sym 13405 w_debug_smi_test
.sym 13411 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 13412 r_tx_data_SB_DFFE_Q_E
.sym 13413 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 13415 smi_ctrl_ins.int_cnt_SB_DFFNESS_Q_E
.sym 13416 rx_fifo.mem_i.0.1_RDATA_2[0]
.sym 13417 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 13418 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 13419 io_ctrl_ins.rf_mode[0]
.sym 13423 i_smi_a3$SB_IO_IN
.sym 13424 lvds_rx_09_inst.o_fifo_data[26]
.sym 13426 i_glob_clock$SB_IO_IN
.sym 13428 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[3]
.sym 13429 i_rst_b$SB_IO_IN
.sym 13430 w_rx_24_fifo_data[26]
.sym 13432 io_pmod[1]$SB_IO_IN
.sym 13434 i_smi_a3$SB_IO_IN
.sym 13435 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 13436 w_rx_24_fifo_data[26]
.sym 13437 lvds_rx_09_inst.o_fifo_data[26]
.sym 13440 i_rst_b$SB_IO_IN
.sym 13443 io_pmod[1]$SB_IO_IN
.sym 13449 smi_ctrl_ins.int_cnt_SB_DFFNESS_Q_E
.sym 13453 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 13455 io_ctrl_ins.rf_mode[0]
.sym 13458 rx_fifo.mem_i.0.1_RDATA_2[1]
.sym 13459 smi_ctrl_ins.int_cnt[3]
.sym 13460 rx_fifo.mem_i.0.1_RDATA_2[0]
.sym 13461 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 13464 i_rst_b$SB_IO_IN
.sym 13467 w_debug_smi_test
.sym 13476 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 13477 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 13478 w_tx_data_sys[0]
.sym 13479 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[3]
.sym 13480 r_tx_data_SB_DFFE_Q_E
.sym 13481 i_glob_clock$SB_IO_IN
.sym 13483 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 13484 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 13485 w_tx_data_io[0]
.sym 13486 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[3]
.sym 13487 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13489 w_tx_data_io[1]
.sym 13491 r_tx_data_SB_DFFE_Q_E
.sym 13495 rx_fifo.mem_i.0.2_WDATA_2
.sym 13496 r_tx_data[3]
.sym 13497 rx_fifo.mem_i.0.1_RDATA_3[1]
.sym 13500 r_tx_data_SB_DFFE_Q_E
.sym 13501 r_tx_data_SB_DFFE_Q_E
.sym 13504 rx_fifo.mem_i.0.3_RDATA[1]
.sym 13505 rx_fifo.mem_i.0.1_RDATA_2[1]
.sym 13507 io_ctrl_ins.o_pmod[2]
.sym 13508 rx_fifo.mem_i.0.3_WDATA
.sym 13509 w_rx_data[3]
.sym 13511 rx_fifo.mem_i.0.2_WDATA_1
.sym 13512 i_glob_clock$SB_IO_IN
.sym 13513 rx_fifo.mem_i.0.3_WDATA_1
.sym 13514 w_cs[1]
.sym 13515 rx_fifo.mem_i.0.2_WDATA
.sym 13516 w_load
.sym 13518 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 13525 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 13529 io_ctrl_ins.pmod_dir_state[1]
.sym 13533 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 13534 w_rx_data[1]
.sym 13537 w_rx_24_fifo_data[25]
.sym 13538 w_rx_data[0]
.sym 13539 io_ctrl_ins.debug_mode[1]
.sym 13540 i_button_SB_LUT4_I1_O[0]
.sym 13541 lvds_rx_09_inst.o_fifo_data[24]
.sym 13542 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 13543 w_rx_data[2]
.sym 13544 w_rx_24_fifo_data[24]
.sym 13545 lvds_rx_09_inst.o_fifo_data[27]
.sym 13548 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 13549 lvds_rx_09_inst.o_fifo_data[29]
.sym 13550 w_rx_24_fifo_data[29]
.sym 13551 lvds_rx_09_inst.o_fifo_data[25]
.sym 13552 i_smi_a3$SB_IO_IN
.sym 13553 w_rx_24_fifo_data[27]
.sym 13557 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 13558 i_smi_a3$SB_IO_IN
.sym 13559 w_rx_24_fifo_data[27]
.sym 13560 lvds_rx_09_inst.o_fifo_data[27]
.sym 13565 w_rx_data[0]
.sym 13569 w_rx_24_fifo_data[24]
.sym 13570 lvds_rx_09_inst.o_fifo_data[24]
.sym 13571 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 13572 i_smi_a3$SB_IO_IN
.sym 13577 w_rx_data[2]
.sym 13581 io_ctrl_ins.debug_mode[1]
.sym 13582 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 13583 i_button_SB_LUT4_I1_O[0]
.sym 13584 io_ctrl_ins.pmod_dir_state[1]
.sym 13587 w_rx_data[1]
.sym 13593 w_rx_24_fifo_data[25]
.sym 13594 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 13595 lvds_rx_09_inst.o_fifo_data[25]
.sym 13596 i_smi_a3$SB_IO_IN
.sym 13599 w_rx_24_fifo_data[29]
.sym 13600 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 13601 i_smi_a3$SB_IO_IN
.sym 13602 lvds_rx_09_inst.o_fifo_data[29]
.sym 13603 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 13604 r_counter_$glb_clk
.sym 13606 i_button_SB_LUT4_I1_O[0]
.sym 13607 i_button_SB_LUT4_I1_O[1]
.sym 13608 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[3]
.sym 13609 io_ctrl_ins.led0_state_SB_LUT4_I1_O[3]
.sym 13610 io_ctrl_ins.pmod_dir_state[5]
.sym 13611 io_ctrl_ins.led1_state_SB_DFFER_Q_E
.sym 13619 w_tx_data_sys[0]
.sym 13631 i_rst_b$SB_IO_IN
.sym 13632 o_led1$SB_IO_OUT
.sym 13635 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 13637 io_ctrl_ins.led0_state_SB_LUT4_I1_O[2]
.sym 13638 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 13639 w_rx_24_fifo_data[27]
.sym 13649 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 13650 lvds_rx_09_inst.o_fifo_data[30]
.sym 13651 w_rx_24_fifo_data[30]
.sym 13653 w_rx_data[1]
.sym 13654 lvds_rx_09_inst.o_fifo_data[31]
.sym 13655 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 13658 w_rx_24_fifo_data[28]
.sym 13659 w_fetch
.sym 13660 w_rx_data[0]
.sym 13661 lvds_rx_09_inst.o_fifo_data[28]
.sym 13662 w_rx_24_fifo_data[31]
.sym 13663 i_smi_a3$SB_IO_IN
.sym 13664 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 13669 w_rx_data[3]
.sym 13671 i_smi_a3$SB_IO_IN
.sym 13672 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 13674 w_cs[1]
.sym 13676 w_load
.sym 13677 w_rx_data[2]
.sym 13680 w_load
.sym 13681 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 13682 w_cs[1]
.sym 13683 w_fetch
.sym 13686 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 13687 w_rx_24_fifo_data[30]
.sym 13688 lvds_rx_09_inst.o_fifo_data[30]
.sym 13689 i_smi_a3$SB_IO_IN
.sym 13692 w_rx_data[3]
.sym 13699 w_rx_data[0]
.sym 13704 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 13705 i_smi_a3$SB_IO_IN
.sym 13706 w_rx_24_fifo_data[28]
.sym 13707 lvds_rx_09_inst.o_fifo_data[28]
.sym 13712 w_rx_data[2]
.sym 13716 i_smi_a3$SB_IO_IN
.sym 13717 lvds_rx_09_inst.o_fifo_data[31]
.sym 13718 w_rx_24_fifo_data[31]
.sym 13719 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 13725 w_rx_data[1]
.sym 13726 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 13727 r_counter_$glb_clk
.sym 13728 io_pmod_SB_DFFSS_Q_S_$glb_sr
.sym 13730 io_ctrl_ins.rf_mode[2]
.sym 13732 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 13733 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 13734 o_led0$SB_IO_OUT
.sym 13735 io_ctrl_ins.debug_mode_SB_LUT4_I0_O[1]
.sym 13736 o_led1$SB_IO_OUT
.sym 13745 rx_fifo.mem_i.0.3_WDATA_2
.sym 13747 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13750 io_pmod[1]$SB_IO_IN
.sym 13751 rx_fifo.mem_i.0.3_WDATA_3
.sym 13752 io_pmod[0]$SB_IO_IN
.sym 13753 i_rst_b$SB_IO_IN
.sym 13754 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13756 io_ctrl_ins.rf_mode[2]
.sym 13757 i_rst_b$SB_IO_IN
.sym 13758 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 13760 io_ctrl_ins.rf_mode[0]
.sym 13762 w_rx_data[7]
.sym 13763 w_rx_data[2]
.sym 13771 w_rx_24_fifo_data[29]
.sym 13772 w_rx_24_fifo_data[27]
.sym 13774 lvds_rx_09_inst.o_fifo_data[24]
.sym 13784 lvds_rx_09_inst.o_fifo_data[28]
.sym 13788 w_rx_24_fifo_data[25]
.sym 13789 w_rx_24_fifo_data[28]
.sym 13791 lvds_rx_09_inst.o_fifo_data[26]
.sym 13812 w_rx_24_fifo_data[27]
.sym 13815 w_rx_24_fifo_data[25]
.sym 13823 lvds_rx_09_inst.o_fifo_data[28]
.sym 13828 w_rx_24_fifo_data[28]
.sym 13834 lvds_rx_09_inst.o_fifo_data[24]
.sym 13840 lvds_rx_09_inst.o_fifo_data[26]
.sym 13847 w_rx_24_fifo_data[29]
.sym 13849 i_rst_b$SB_IO_IN_$glb_ce
.sym 13850 lvds_clock_$glb_clk
.sym 13853 io_ctrl_ins.rf_pin_state[1]
.sym 13854 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 13855 io_ctrl_ins.led0_state_SB_LUT4_I1_O[2]
.sym 13856 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 13857 io_ctrl_ins.rf_pin_state[7]
.sym 13858 io_ctrl_ins.rf_pin_state[2]
.sym 13859 io_ctrl_ins.rf_pin_state[0]
.sym 13860 rx_fifo.rd_addr[1]
.sym 13867 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 13869 o_led1$SB_IO_OUT
.sym 13870 $PACKER_VCC_NET
.sym 13878 o_shdn_tx_lna$SB_IO_OUT
.sym 13883 io_ctrl_ins.led1_state_SB_DFFER_Q_E
.sym 13895 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 13905 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 13921 w_rx_data[4]
.sym 13944 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 13968 w_rx_data[4]
.sym 13972 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 13973 r_counter_$glb_clk
.sym 13974 io_pmod_SB_DFFSS_Q_S_$glb_sr
.sym 13977 io_ctrl_ins.mixer_en_state
.sym 13978 o_rx_h_tx_l_b$SB_IO_OUT
.sym 13979 o_shdn_rx_lna$SB_IO_OUT
.sym 13980 o_rx_h_tx_l$SB_IO_OUT
.sym 13982 o_shdn_tx_lna$SB_IO_OUT
.sym 13991 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 14115 o_shdn_tx_lna$SB_IO_OUT
.sym 14123 i_rst_b$SB_IO_IN
.sym 14249 i_rst_b$SB_IO_IN
.sym 14290 i_rst_b$SB_IO_IN
.sym 14296 i_rst_b$SB_IO_IN
.sym 14344 i_rst_b$SB_IO_IN
.sym 14388 io_pmod_SB_DFFSS_Q_S
.sym 14406 io_pmod_SB_DFFSS_Q_S
.sym 14418 i_sck$SB_IO_IN
.sym 14419 w_smi_data_output[3]
.sym 14421 i_smi_a2$SB_IO_IN
.sym 14440 i_sck$SB_IO_IN
.sym 14442 i_smi_a2$SB_IO_IN
.sym 14443 w_smi_data_output[3]
.sym 14451 smi_ctrl_ins.soe_and_reset
.sym 14458 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 14460 i_rst_b$SB_IO_IN
.sym 14467 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E_SB_LUT4_O_I1[2]
.sym 14474 i_rst_b$SB_IO_IN
.sym 14497 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_I3[1]
.sym 14502 rx_fifo.rd_addr[5]
.sym 14506 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 14507 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 14508 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 14516 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 14550 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_I3[1]
.sym 14552 rx_fifo.rd_addr[5]
.sym 14561 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 14562 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 14563 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 14564 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 14574 spi_if_ins.spi.r_rx_byte[7]
.sym 14575 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 14579 spi_if_ins.spi.r_rx_byte[0]
.sym 14587 i_rst_b$SB_IO_IN
.sym 14628 rx_fifo.wr_addr_gray_rd[1]
.sym 14631 spi_if_ins.w_rx_data[0]
.sym 14635 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 14649 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 14650 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 14652 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 14654 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 14656 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 14657 rx_fifo.rd_addr[5]
.sym 14658 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 14659 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 14661 io_pmod[4]$SB_IO_IN
.sym 14662 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 14663 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 14664 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 14668 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 14669 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14671 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 14676 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14680 rx_fifo.wr_addr_gray_rd_r[5]
.sym 14682 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14683 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 14684 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 14685 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 14688 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 14689 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 14690 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 14691 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 14700 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 14701 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14702 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 14703 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 14706 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14707 io_pmod[4]$SB_IO_IN
.sym 14708 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 14709 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 14719 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 14720 rx_fifo.wr_addr_gray_rd_r[5]
.sym 14721 rx_fifo.rd_addr[5]
.sym 14731 spi_if_ins.w_rx_data[0]
.sym 14738 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 14742 w_load
.sym 14747 o_miso_$_TBUF__Y_E
.sym 14750 rx_fifo.rd_addr[0]
.sym 14759 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 14764 spi_if_ins.w_rx_data[0]
.sym 14775 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 14778 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 14786 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 14791 rx_fifo.wr_addr_gray_rd[0]
.sym 14792 rx_fifo.rd_addr[0]
.sym 14794 rx_fifo.wr_addr_gray_rd[1]
.sym 14797 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 14798 rx_fifo.rd_addr[1]
.sym 14800 rx_fifo.wr_addr_gray[0]
.sym 14801 rx_fifo.rd_addr[2]
.sym 14806 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 14812 rx_fifo.wr_addr_gray_rd[1]
.sym 14819 rx_fifo.rd_addr[2]
.sym 14820 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 14825 rx_fifo.wr_addr_gray[0]
.sym 14836 rx_fifo.rd_addr[2]
.sym 14837 rx_fifo.rd_addr[1]
.sym 14838 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 14844 rx_fifo.wr_addr_gray_rd[0]
.sym 14848 rx_fifo.rd_addr[0]
.sym 14849 rx_fifo.rd_addr[1]
.sym 14850 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 14852 r_counter_$glb_clk
.sym 14860 spi_if_ins.spi.r_rx_byte[2]
.sym 14866 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 14869 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 14882 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 14888 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 14895 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 14898 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 14900 spi_if_ins.state_if[1]
.sym 14901 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 14902 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 14903 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 14904 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 14906 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 14907 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 14908 spi_if_ins.state_if[0]
.sym 14909 smi_ctrl_ins.w_fifo_pull_trigger
.sym 14910 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 14911 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 14912 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 14916 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 14918 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 14919 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 14920 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 14924 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 14926 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 14928 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 14929 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 14930 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 14934 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 14935 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 14936 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 14937 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 14940 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 14941 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 14942 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 14943 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 14946 smi_ctrl_ins.w_fifo_pull_trigger
.sym 14958 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 14959 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 14960 spi_if_ins.state_if[1]
.sym 14961 spi_if_ins.state_if[0]
.sym 14964 spi_if_ins.state_if[0]
.sym 14965 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 14966 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 14967 spi_if_ins.state_if[1]
.sym 14970 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 14971 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 14972 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 14973 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 14975 r_counter_$glb_clk
.sym 14976 io_pmod_SB_DFFSS_Q_S_$glb_sr
.sym 14977 spi_if_ins.w_rx_data[6]
.sym 14978 spi_if_ins.w_rx_data[5]
.sym 14980 spi_if_ins.w_rx_data[2]
.sym 14981 spi_if_ins.w_rx_data[4]
.sym 14982 spi_if_ins.w_rx_data[3]
.sym 14983 spi_if_ins.w_rx_data[1]
.sym 14989 io_pmod[1]$SB_IO_IN
.sym 14990 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14992 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 14994 rx_fifo.rd_addr[5]
.sym 14995 $io_pmod[4]$iobuf_i
.sym 14996 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 14997 smi_ctrl_ins.r_fifo_pull
.sym 14998 rx_fifo.rd_addr[0]
.sym 15005 w_rx_data[7]
.sym 15006 w_load
.sym 15008 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15010 spi_if_ins.w_rx_data[6]
.sym 15011 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E_SB_LUT4_O_I1[2]
.sym 15018 i_rst_b$SB_IO_IN
.sym 15020 smi_ctrl_ins.int_cnt[3]
.sym 15023 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I0_I2[2]
.sym 15024 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 15025 w_debug_smi_test
.sym 15026 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 15027 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15028 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15034 spi_if_ins.state_if[0]
.sym 15036 smi_ctrl_ins.int_cnt[4]
.sym 15039 spi_if_ins.state_if[1]
.sym 15040 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15042 i_rst_b$SB_IO_IN
.sym 15045 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 15048 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15051 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15053 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15059 spi_if_ins.state_if[1]
.sym 15060 spi_if_ins.state_if[0]
.sym 15063 spi_if_ins.state_if[0]
.sym 15064 spi_if_ins.state_if[1]
.sym 15065 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15069 i_rst_b$SB_IO_IN
.sym 15070 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15071 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 15072 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15075 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 15076 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I0_I2[2]
.sym 15077 i_rst_b$SB_IO_IN
.sym 15078 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15081 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15082 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15084 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15087 smi_ctrl_ins.int_cnt[4]
.sym 15088 w_debug_smi_test
.sym 15089 smi_ctrl_ins.int_cnt[3]
.sym 15094 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 15095 i_rst_b$SB_IO_IN
.sym 15096 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 15097 i_rst_b$SB_IO_IN_$glb_ce
.sym 15098 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 15100 w_rx_data[7]
.sym 15101 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I2_O
.sym 15102 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 15103 w_rx_data[2]
.sym 15106 w_rx_data[1]
.sym 15108 i_rst_b$SB_IO_IN
.sym 15111 i_rst_b$SB_IO_IN
.sym 15114 rx_fifo.rd_addr[0]
.sym 15116 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 15118 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15119 spi_if_ins.w_rx_data[6]
.sym 15121 spi_if_ins.w_rx_data[5]
.sym 15122 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 15124 spi_if_ins.w_rx_data[0]
.sym 15126 spi_if_ins.w_rx_data[2]
.sym 15128 spi_if_ins.w_rx_data[4]
.sym 15129 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I0_O[1]
.sym 15130 spi_if_ins.w_rx_data[3]
.sym 15132 spi_if_ins.w_rx_data[1]
.sym 15133 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 15135 w_rx_data[0]
.sym 15143 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 15144 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 15145 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I0_O[1]
.sym 15146 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 15150 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15152 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 15154 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 15161 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 15164 i_rst_b$SB_IO_IN
.sym 15172 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 15174 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15180 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 15181 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 15182 i_rst_b$SB_IO_IN
.sym 15183 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 15187 i_rst_b$SB_IO_IN
.sym 15188 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I0_O[1]
.sym 15189 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 15192 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 15193 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 15194 i_rst_b$SB_IO_IN
.sym 15199 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 15211 i_rst_b$SB_IO_IN
.sym 15220 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 15221 r_counter_$glb_clk
.sym 15222 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 15224 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I2[1]
.sym 15225 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15226 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E
.sym 15227 w_ioc[1]
.sym 15228 w_ioc[0]
.sym 15237 $PACKER_VCC_NET
.sym 15238 w_rx_data[2]
.sym 15239 w_debug_smi_test
.sym 15242 w_rx_data[7]
.sym 15244 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I2_O
.sym 15246 rx_fifo.mem_i.0.0_RDATA[1]
.sym 15248 spi_if_ins.w_rx_data[6]
.sym 15250 spi_if_ins.w_rx_data[5]
.sym 15253 w_cs[0]
.sym 15255 w_rx_data[1]
.sym 15257 spi_if_ins.w_rx_data[0]
.sym 15258 rx_fifo.mem_i.0.1_RDATA_3[0]
.sym 15270 w_ioc[3]
.sym 15272 w_ioc[2]
.sym 15280 spi_if_ins.w_rx_data[6]
.sym 15281 spi_if_ins.w_rx_data[5]
.sym 15282 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 15284 w_ioc[1]
.sym 15286 spi_if_ins.w_rx_data[2]
.sym 15288 spi_if_ins.w_rx_data[4]
.sym 15289 w_ioc[4]
.sym 15290 spi_if_ins.w_rx_data[3]
.sym 15292 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 15294 w_ioc[3]
.sym 15299 spi_if_ins.w_rx_data[2]
.sym 15303 spi_if_ins.w_rx_data[4]
.sym 15309 w_ioc[4]
.sym 15310 w_ioc[3]
.sym 15311 w_ioc[1]
.sym 15312 w_ioc[2]
.sym 15321 spi_if_ins.w_rx_data[6]
.sym 15324 spi_if_ins.w_rx_data[5]
.sym 15327 w_ioc[2]
.sym 15328 w_ioc[3]
.sym 15330 w_ioc[4]
.sym 15334 spi_if_ins.w_rx_data[3]
.sym 15341 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 15343 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 15344 r_counter_$glb_clk
.sym 15347 w_rx_data[6]
.sym 15348 w_rx_data[3]
.sym 15349 w_rx_data[5]
.sym 15350 w_rx_data[4]
.sym 15351 w_rx_data[0]
.sym 15353 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 15359 rx_fifo.mem_i.0.2_WDATA_3
.sym 15361 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E
.sym 15363 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 15367 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 15370 r_tx_data_SB_DFFE_Q_E
.sym 15371 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 15373 w_rx_data[0]
.sym 15374 w_ioc[1]
.sym 15376 w_ioc[0]
.sym 15377 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E_SB_LUT4_O_I1[2]
.sym 15380 w_tx_data_smi[1]
.sym 15381 w_rx_data[6]
.sym 15391 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 15392 w_ioc[0]
.sym 15393 spi_if_ins.w_rx_data[6]
.sym 15397 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 15398 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 15399 w_ioc[1]
.sym 15400 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E_SB_LUT4_O_I1[2]
.sym 15402 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 15405 w_fetch
.sym 15406 i_rst_b$SB_IO_IN
.sym 15408 w_cs[2]
.sym 15410 spi_if_ins.w_rx_data[5]
.sym 15420 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E_SB_LUT4_O_I1[2]
.sym 15421 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 15423 w_ioc[0]
.sym 15433 spi_if_ins.w_rx_data[5]
.sym 15434 spi_if_ins.w_rx_data[6]
.sym 15440 spi_if_ins.w_rx_data[5]
.sym 15441 spi_if_ins.w_rx_data[6]
.sym 15444 w_fetch
.sym 15445 w_cs[2]
.sym 15446 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 15447 i_rst_b$SB_IO_IN
.sym 15450 spi_if_ins.w_rx_data[5]
.sym 15451 spi_if_ins.w_rx_data[6]
.sym 15463 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E_SB_LUT4_O_I1[2]
.sym 15464 w_ioc[1]
.sym 15466 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 15467 r_counter_$glb_clk
.sym 15468 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 15469 spi_if_ins.r_tx_byte[6]
.sym 15470 spi_if_ins.r_tx_byte[1]
.sym 15471 spi_if_ins.r_tx_byte[0]
.sym 15472 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 15473 spi_if_ins.r_tx_byte[2]
.sym 15474 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 15475 r_tx_data_SB_DFFE_Q_E
.sym 15476 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 15483 w_debug_smi_test
.sym 15484 io_pmod[0]$SB_IO_IN
.sym 15485 rx_fifo.mem_i.0.2_WDATA
.sym 15487 i_glob_clock$SB_IO_IN
.sym 15488 rx_fifo.mem_i.0.2_WDATA_1
.sym 15489 w_cs[1]
.sym 15492 w_rx_data[3]
.sym 15493 w_rx_data[7]
.sym 15495 w_rx_data[5]
.sym 15496 w_cs[1]
.sym 15498 w_ioc[0]
.sym 15499 w_load
.sym 15500 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 15502 w_ioc[1]
.sym 15503 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E_SB_LUT4_O_I1[2]
.sym 15512 w_cs[3]
.sym 15513 w_cs[1]
.sym 15515 w_fetch
.sym 15516 w_tx_data_io[1]
.sym 15517 rx_fifo.mem_i.0.1_RDATA_3[1]
.sym 15520 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E_SB_LUT4_O_I1[2]
.sym 15521 r_tx_data_SB_DFFE_Q_E
.sym 15523 w_cs[2]
.sym 15524 w_cs[0]
.sym 15525 w_cs[0]
.sym 15526 i_rst_b$SB_IO_IN
.sym 15527 smi_ctrl_ins.int_cnt[3]
.sym 15528 rx_fifo.mem_i.0.1_RDATA_3[0]
.sym 15529 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 15531 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 15532 w_tx_data_io[3]
.sym 15533 w_tx_data_io[2]
.sym 15535 i_glob_clock$SB_IO_IN
.sym 15537 smi_ctrl_ins.int_cnt[4]
.sym 15539 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 15540 w_tx_data_smi[1]
.sym 15541 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 15544 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 15545 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 15546 w_tx_data_io[2]
.sym 15549 rx_fifo.mem_i.0.1_RDATA_3[1]
.sym 15550 smi_ctrl_ins.int_cnt[4]
.sym 15551 smi_ctrl_ins.int_cnt[3]
.sym 15552 rx_fifo.mem_i.0.1_RDATA_3[0]
.sym 15555 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 15556 w_tx_data_smi[1]
.sym 15557 w_tx_data_io[1]
.sym 15558 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 15561 w_cs[1]
.sym 15563 w_fetch
.sym 15564 i_rst_b$SB_IO_IN
.sym 15573 w_cs[1]
.sym 15574 w_cs[2]
.sym 15575 w_cs[0]
.sym 15576 w_cs[3]
.sym 15579 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 15581 w_tx_data_io[3]
.sym 15585 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E_SB_LUT4_O_I1[2]
.sym 15586 w_cs[0]
.sym 15587 w_fetch
.sym 15589 r_tx_data_SB_DFFE_Q_E
.sym 15590 i_glob_clock$SB_IO_IN
.sym 15591 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 15594 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 15595 w_tx_data_smi[1]
.sym 15598 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 15599 w_tx_data_smi[0]
.sym 15600 i_rst_b$SB_IO_IN
.sym 15603 i_rst_b$SB_IO_IN
.sym 15609 io_pmod[1]$SB_IO_IN
.sym 15613 rx_fifo.mem_i.0.1_RDATA_2[0]
.sym 15616 w_rx_data[0]
.sym 15618 w_tx_data_io[3]
.sym 15619 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[1]
.sym 15620 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 15621 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 15625 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[3]
.sym 15626 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 15627 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 15633 i_button_SB_LUT4_I1_O[0]
.sym 15635 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 15636 io_ctrl_ins.led0_state_SB_LUT4_I1_O[3]
.sym 15637 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 15638 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 15640 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 15641 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 15642 io_ctrl_ins.led0_state_SB_LUT4_I1_O[0]
.sym 15644 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[1]
.sym 15645 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 15646 w_ioc[1]
.sym 15647 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E_SB_LUT4_O_I1[2]
.sym 15648 w_ioc[0]
.sym 15651 w_tx_data_io[0]
.sym 15652 io_ctrl_ins.led0_state_SB_LUT4_I1_O[2]
.sym 15655 o_led1$SB_IO_OUT
.sym 15658 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 15659 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 15663 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 15664 w_tx_data_smi[0]
.sym 15666 w_ioc[0]
.sym 15668 w_ioc[1]
.sym 15669 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E_SB_LUT4_O_I1[2]
.sym 15672 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 15673 i_button_SB_LUT4_I1_O[0]
.sym 15678 i_button_SB_LUT4_I1_O[0]
.sym 15679 io_ctrl_ins.led0_state_SB_LUT4_I1_O[3]
.sym 15680 io_ctrl_ins.led0_state_SB_LUT4_I1_O[0]
.sym 15681 io_ctrl_ins.led0_state_SB_LUT4_I1_O[2]
.sym 15684 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 15685 w_tx_data_io[0]
.sym 15686 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 15687 w_tx_data_smi[0]
.sym 15690 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[1]
.sym 15691 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 15693 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E_SB_LUT4_O_I1[2]
.sym 15702 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 15703 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 15704 o_led1$SB_IO_OUT
.sym 15705 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 15712 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 15713 r_counter_$glb_clk
.sym 15714 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 15715 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 15716 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 15717 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 15718 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 15719 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[0]
.sym 15720 w_tx_data_io[4]
.sym 15721 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 15722 w_tx_data_io[3]
.sym 15727 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 15729 i_rst_b$SB_IO_IN
.sym 15731 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 15732 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 15733 rx_fifo.mem_i.0.1_WDATA_3
.sym 15735 w_fetch
.sym 15736 rx_fifo.mem_i.0.1_WDATA_2
.sym 15740 w_rx_data[1]
.sym 15743 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 15747 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 15748 i_config[3]$SB_IO_IN
.sym 15756 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 15759 io_ctrl_ins.debug_mode[0]
.sym 15760 io_ctrl_ins.o_pmod[2]
.sym 15761 o_led0$SB_IO_OUT
.sym 15765 w_rx_data[7]
.sym 15766 w_cs[1]
.sym 15767 w_rx_data[5]
.sym 15768 w_ioc[0]
.sym 15769 w_fetch
.sym 15770 o_shdn_tx_lna$SB_IO_OUT
.sym 15772 w_ioc[1]
.sym 15774 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 15779 w_load
.sym 15781 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 15782 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E_SB_LUT4_O_I1[2]
.sym 15783 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 15789 w_ioc[1]
.sym 15790 w_ioc[0]
.sym 15792 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E_SB_LUT4_O_I1[2]
.sym 15798 w_rx_data[7]
.sym 15801 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 15802 o_shdn_tx_lna$SB_IO_OUT
.sym 15803 io_ctrl_ins.o_pmod[2]
.sym 15804 w_ioc[0]
.sym 15807 io_ctrl_ins.debug_mode[0]
.sym 15808 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 15809 o_led0$SB_IO_OUT
.sym 15810 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 15815 w_rx_data[5]
.sym 15819 w_cs[1]
.sym 15820 w_fetch
.sym 15821 w_load
.sym 15822 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 15835 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 15836 r_counter_$glb_clk
.sym 15838 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 15839 w_tx_data_io[5]
.sym 15840 io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 15841 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 15842 w_tx_data_io[6]
.sym 15843 i_button_SB_LUT4_I1_O[2]
.sym 15844 w_tx_data_io[7]
.sym 15845 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 15850 i_button_SB_LUT4_I1_O[0]
.sym 15851 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 15854 rx_fifo.mem_i.0.1_WDATA_1
.sym 15856 rx_fifo.mem_i.0.1_WDATA
.sym 15862 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 15863 i_config[0]$SB_IO_IN
.sym 15864 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 15865 w_rx_data[0]
.sym 15866 w_rx_data[2]
.sym 15867 w_tx_data_io[7]
.sym 15869 w_rx_data[6]
.sym 15873 w_ioc[0]
.sym 15888 w_rx_data[0]
.sym 15892 i_rst_b$SB_IO_IN
.sym 15893 io_ctrl_ins.debug_mode_SB_LUT4_I0_O[1]
.sym 15898 io_ctrl_ins.debug_mode[0]
.sym 15900 w_rx_data[1]
.sym 15902 io_ctrl_ins.debug_mode[1]
.sym 15905 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 15906 io_ctrl_ins.led1_state_SB_DFFER_Q_E
.sym 15910 io_ctrl_ins.rf_mode[2]
.sym 15919 io_ctrl_ins.rf_mode[2]
.sym 15930 io_ctrl_ins.debug_mode[0]
.sym 15932 io_ctrl_ins.debug_mode[1]
.sym 15937 io_ctrl_ins.debug_mode_SB_LUT4_I0_O[1]
.sym 15939 io_ctrl_ins.debug_mode[1]
.sym 15943 w_rx_data[0]
.sym 15948 i_rst_b$SB_IO_IN
.sym 15949 io_ctrl_ins.debug_mode[0]
.sym 15950 io_ctrl_ins.rf_mode[2]
.sym 15951 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 15954 w_rx_data[1]
.sym 15958 io_ctrl_ins.led1_state_SB_DFFER_Q_E
.sym 15959 r_counter_$glb_clk
.sym 15960 io_pmod_SB_DFFSS_Q_S_$glb_sr
.sym 15961 io_ctrl_ins.o_pmod[3]
.sym 15962 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 15963 io_ctrl_ins.o_pmod[1]
.sym 15964 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 15965 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.sym 15966 io_ctrl_ins.o_pmod[0]
.sym 15967 o_rx_h_tx_l_b$SB_IO_OUT
.sym 15968 io_ctrl_ins.o_pmod[7]
.sym 15973 rx_fifo.mem_i.0.3_WDATA
.sym 15974 rx_fifo.mem_i.0.3_WDATA_1
.sym 15975 o_led0$SB_IO_OUT
.sym 15980 io_pmod[0]$SB_IO_IN
.sym 15983 io_ctrl_ins.o_pmod[2]
.sym 15988 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 15996 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16005 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16007 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16010 w_rx_data[1]
.sym 16011 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 16012 io_ctrl_ins.mixer_en_state
.sym 16013 io_ctrl_ins.rf_mode[0]
.sym 16014 o_shdn_rx_lna$SB_IO_OUT
.sym 16015 w_rx_data[7]
.sym 16017 io_ctrl_ins.rf_mode[2]
.sym 16023 io_ctrl_ins.o_pmod[0]
.sym 16025 w_rx_data[0]
.sym 16026 w_rx_data[2]
.sym 16028 io_ctrl_ins.o_pmod[1]
.sym 16029 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16033 w_ioc[0]
.sym 16043 w_rx_data[1]
.sym 16047 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 16048 o_shdn_rx_lna$SB_IO_OUT
.sym 16049 w_ioc[0]
.sym 16050 io_ctrl_ins.o_pmod[1]
.sym 16053 io_ctrl_ins.mixer_en_state
.sym 16054 w_ioc[0]
.sym 16055 io_ctrl_ins.o_pmod[0]
.sym 16056 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 16059 io_ctrl_ins.rf_mode[0]
.sym 16060 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16061 io_ctrl_ins.rf_mode[2]
.sym 16062 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16068 w_rx_data[7]
.sym 16074 w_rx_data[2]
.sym 16079 w_rx_data[0]
.sym 16081 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16082 r_counter_$glb_clk
.sym 16084 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16086 io_ctrl_ins.rf_pin_state[6]
.sym 16131 io_ctrl_ins.rf_pin_state[2]
.sym 16133 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16134 io_ctrl_ins.rf_pin_state[1]
.sym 16137 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 16138 io_ctrl_ins.rf_pin_state[7]
.sym 16140 io_ctrl_ins.rf_pin_state[0]
.sym 16143 io_ctrl_ins.rf_pin_state[6]
.sym 16148 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16152 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16156 io_ctrl_ins.rf_mode[2]
.sym 16170 io_ctrl_ins.rf_pin_state[0]
.sym 16171 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16172 io_ctrl_ins.rf_mode[2]
.sym 16173 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16176 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 16178 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16179 io_ctrl_ins.rf_pin_state[6]
.sym 16182 io_ctrl_ins.rf_pin_state[1]
.sym 16183 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16185 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16188 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16189 io_ctrl_ins.rf_pin_state[7]
.sym 16190 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 16200 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16201 io_ctrl_ins.rf_mode[2]
.sym 16202 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16203 io_ctrl_ins.rf_pin_state[2]
.sym 16204 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16205 r_counter_$glb_clk
.sym 16219 io_ctrl_ins.rf_mode[0]
.sym 16221 o_rx_h_tx_l$SB_IO_OUT
.sym 16229 io_ctrl_ins.rf_mode[2]
.sym 16232 i_config[3]$SB_IO_IN
.sym 16355 i_config[0]$SB_IO_IN
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16497 i_rst_b$SB_IO_IN
.sym 16515 i_rst_b$SB_IO_IN
.sym 16557 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 16560 spi_if_ins.spi.r3_rx_done
.sym 16574 w_ioc[1]
.sym 16576 w_ioc[0]
.sym 16587 i_smi_a2$SB_IO_IN
.sym 16604 i_smi_soe_se$SB_IO_IN
.sym 16609 i_rst_b$SB_IO_IN
.sym 16670 i_rst_b$SB_IO_IN
.sym 16673 i_smi_soe_se$SB_IO_IN
.sym 16681 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 16682 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 16683 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 16684 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 16685 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 16687 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 16688 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 16691 w_rx_data[0]
.sym 16706 i_smi_soe_se$SB_IO_IN
.sym 16710 i_mosi$SB_IO_IN
.sym 16721 w_smi_data_output[4]
.sym 16722 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 16736 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 16737 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 16745 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 16747 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 16762 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 16766 i_mosi$SB_IO_IN
.sym 16769 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 16776 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 16803 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 16810 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 16835 i_mosi$SB_IO_IN
.sym 16837 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 16838 i_sck$SB_IO_IN_$glb_clk
.sym 16840 spi_if_ins.spi.SCKr[1]
.sym 16843 spi_if_ins.spi.SCKr[0]
.sym 16844 spi_if_ins.spi.SCKr[2]
.sym 16847 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 16850 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 16851 w_rx_data[7]
.sym 16866 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 16871 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 16874 rx_fifo.wr_addr[4]
.sym 16888 spi_if_ins.spi.r_rx_byte[0]
.sym 16891 spi_if_ins.spi.r_rx_byte[7]
.sym 16892 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 16917 spi_if_ins.spi.r_rx_byte[0]
.sym 16958 spi_if_ins.spi.r_rx_byte[7]
.sym 16960 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 16961 r_counter_$glb_clk
.sym 16964 spi_if_ins.spi.r_rx_byte[1]
.sym 16966 spi_if_ins.spi.r_rx_byte[6]
.sym 16967 spi_if_ins.spi.r_rx_byte[3]
.sym 16969 spi_if_ins.spi.r_rx_byte[4]
.sym 16970 spi_if_ins.spi.r_rx_byte[5]
.sym 16975 i_sck$SB_IO_IN
.sym 16980 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 16981 i_ss$SB_IO_IN
.sym 16987 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 16988 i_ss$SB_IO_IN
.sym 16989 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I2_O
.sym 16993 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 16995 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 16996 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 16998 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 17015 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17020 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17075 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17083 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17084 i_sck$SB_IO_IN_$glb_clk
.sym 17086 spi_if_ins.r_tx_data_valid
.sym 17088 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17089 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17110 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 17111 w_rx_data[1]
.sym 17112 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17113 rx_fifo.wr_addr[3]
.sym 17114 rx_fifo.wr_addr[7]
.sym 17116 rx_fifo.wr_addr[6]
.sym 17117 spi_if_ins.spi.SCKr[1]
.sym 17119 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 17120 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17121 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17130 spi_if_ins.spi.r_rx_byte[6]
.sym 17133 spi_if_ins.spi.r_rx_byte[2]
.sym 17134 spi_if_ins.spi.r_rx_byte[5]
.sym 17136 spi_if_ins.spi.r_rx_byte[1]
.sym 17138 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17139 spi_if_ins.spi.r_rx_byte[3]
.sym 17141 spi_if_ins.spi.r_rx_byte[4]
.sym 17163 spi_if_ins.spi.r_rx_byte[6]
.sym 17166 spi_if_ins.spi.r_rx_byte[5]
.sym 17179 spi_if_ins.spi.r_rx_byte[2]
.sym 17185 spi_if_ins.spi.r_rx_byte[4]
.sym 17190 spi_if_ins.spi.r_rx_byte[3]
.sym 17196 spi_if_ins.spi.r_rx_byte[1]
.sym 17206 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17207 r_counter_$glb_clk
.sym 17210 $PACKER_VCC_NET
.sym 17211 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17212 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17213 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 17214 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 17215 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 17219 w_rx_data[2]
.sym 17221 spi_if_ins.w_rx_data[6]
.sym 17225 spi_if_ins.w_rx_data[5]
.sym 17227 io_pmod[0]$SB_IO_IN
.sym 17232 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17235 w_rx_data[6]
.sym 17238 spi_if_ins.w_rx_data[4]
.sym 17241 w_rx_data[4]
.sym 17244 $PACKER_VCC_NET
.sym 17253 spi_if_ins.w_rx_data[2]
.sym 17256 spi_if_ins.w_rx_data[1]
.sym 17261 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17263 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 17264 i_rst_b$SB_IO_IN
.sym 17268 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 17276 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17277 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 17283 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 17289 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17291 i_rst_b$SB_IO_IN
.sym 17292 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 17297 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 17303 spi_if_ins.w_rx_data[2]
.sym 17321 spi_if_ins.w_rx_data[1]
.sym 17329 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17330 r_counter_$glb_clk
.sym 17334 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 17335 spi_if_ins.spi.r_tx_byte[7]
.sym 17336 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17337 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17338 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 17352 w_rx_data[2]
.sym 17353 $PACKER_VCC_NET
.sym 17356 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17358 w_ioc[0]
.sym 17359 w_rx_data[2]
.sym 17360 spi_if_ins.r_tx_byte[3]
.sym 17361 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17362 rx_fifo.wr_addr[4]
.sym 17363 w_rx_data[6]
.sym 17365 w_rx_data[3]
.sym 17367 w_rx_data[5]
.sym 17375 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 17377 spi_if_ins.w_rx_data[0]
.sym 17380 w_cs[0]
.sym 17383 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 17385 spi_if_ins.w_rx_data[1]
.sym 17389 w_load
.sym 17394 w_ioc[0]
.sym 17398 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I2[1]
.sym 17400 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17401 w_fetch
.sym 17412 w_cs[0]
.sym 17413 w_load
.sym 17414 w_fetch
.sym 17420 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17424 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 17425 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I2[1]
.sym 17426 w_ioc[0]
.sym 17431 spi_if_ins.w_rx_data[1]
.sym 17437 spi_if_ins.w_rx_data[0]
.sym 17452 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 17453 r_counter_$glb_clk
.sym 17455 spi_if_ins.spi.r_tx_byte[4]
.sym 17456 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 17458 spi_if_ins.spi.r_tx_byte[3]
.sym 17459 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17460 spi_if_ins.spi.r_tx_byte[2]
.sym 17461 spi_if_ins.spi.r_tx_byte[6]
.sym 17462 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 17466 i_button$SB_IO_IN
.sym 17469 w_ioc[0]
.sym 17471 rx_fifo.mem_i.0.0_RDATA_2[1]
.sym 17472 rx_fifo.wr_addr[5]
.sym 17475 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E
.sym 17477 w_ioc[1]
.sym 17478 i_smi_a2$SB_IO_IN
.sym 17479 w_rx_data[4]
.sym 17480 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17481 w_rx_data[0]
.sym 17482 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E
.sym 17483 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17484 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 17485 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 17486 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I2_O
.sym 17489 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 17498 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17499 w_cs[1]
.sym 17501 spi_if_ins.w_rx_data[6]
.sym 17503 spi_if_ins.w_rx_data[3]
.sym 17506 w_cs[3]
.sym 17508 spi_if_ins.w_rx_data[4]
.sym 17509 w_cs[2]
.sym 17510 spi_if_ins.w_rx_data[0]
.sym 17511 spi_if_ins.w_rx_data[5]
.sym 17527 w_cs[0]
.sym 17535 spi_if_ins.w_rx_data[6]
.sym 17544 spi_if_ins.w_rx_data[3]
.sym 17550 spi_if_ins.w_rx_data[5]
.sym 17554 spi_if_ins.w_rx_data[4]
.sym 17559 spi_if_ins.w_rx_data[0]
.sym 17571 w_cs[1]
.sym 17572 w_cs[0]
.sym 17573 w_cs[3]
.sym 17574 w_cs[2]
.sym 17575 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17576 r_counter_$glb_clk
.sym 17582 spi_if_ins.spi.r_tx_byte[1]
.sym 17583 spi_if_ins.spi.r_tx_byte[5]
.sym 17584 spi_if_ins.spi.r_tx_byte[0]
.sym 17603 w_rx_data[3]
.sym 17604 w_rx_data[1]
.sym 17605 rx_fifo.wr_addr[3]
.sym 17606 rx_fifo.wr_addr[7]
.sym 17607 w_rx_data[4]
.sym 17609 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17610 rx_fifo.wr_addr[8]
.sym 17611 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 17612 io_pmod[3]$SB_IO_IN
.sym 17613 rx_fifo.wr_addr[6]
.sym 17619 r_tx_data[2]
.sym 17621 r_tx_data[1]
.sym 17622 i_rst_b$SB_IO_IN
.sym 17626 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 17634 w_cs[0]
.sym 17638 w_cs[1]
.sym 17641 r_tx_data[0]
.sym 17645 w_cs[3]
.sym 17646 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I2_O
.sym 17647 r_tx_data[6]
.sym 17648 w_cs[2]
.sym 17655 r_tx_data[6]
.sym 17661 r_tx_data[1]
.sym 17666 r_tx_data[0]
.sym 17670 w_cs[3]
.sym 17671 w_cs[2]
.sym 17672 w_cs[1]
.sym 17673 w_cs[0]
.sym 17676 r_tx_data[2]
.sym 17682 w_cs[3]
.sym 17683 w_cs[2]
.sym 17684 w_cs[1]
.sym 17685 w_cs[0]
.sym 17689 i_rst_b$SB_IO_IN
.sym 17691 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 17694 w_cs[1]
.sym 17695 w_cs[0]
.sym 17696 w_cs[3]
.sym 17697 w_cs[2]
.sym 17698 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I2_O
.sym 17699 r_counter_$glb_clk
.sym 17704 r_tx_data[5]
.sym 17705 r_tx_data[6]
.sym 17707 r_tx_data[7]
.sym 17708 r_tx_data[4]
.sym 17715 rx_fifo.mem_i.0.1_RDATA_3[0]
.sym 17724 io_pmod[0]$SB_IO_IN
.sym 17726 w_rx_data[4]
.sym 17727 w_tx_data_io[5]
.sym 17733 w_tx_data_io[6]
.sym 17735 w_rx_data[6]
.sym 17744 w_load
.sym 17745 w_fetch
.sym 17746 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 17749 i_rst_b$SB_IO_IN
.sym 17754 io_pmod[4]$SB_IO_IN
.sym 17755 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 17757 w_cs[1]
.sym 17760 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 17772 io_pmod[3]$SB_IO_IN
.sym 17789 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 17795 io_pmod[3]$SB_IO_IN
.sym 17811 w_cs[1]
.sym 17812 w_fetch
.sym 17813 w_load
.sym 17814 i_rst_b$SB_IO_IN
.sym 17817 io_pmod[4]$SB_IO_IN
.sym 17821 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 17822 r_counter_$glb_clk
.sym 17823 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 17825 io_ctrl_ins.pmod_dir_state[3]
.sym 17826 io_ctrl_ins.pmod_dir_state[4]
.sym 17830 io_ctrl_ins.pmod_dir_state[6]
.sym 17837 r_tx_data[7]
.sym 17839 r_tx_data[5]
.sym 17841 r_tx_data[4]
.sym 17842 io_pmod[4]$SB_IO_IN
.sym 17844 w_tx_data_smi[1]
.sym 17845 r_tx_data_SB_DFFE_Q_E
.sym 17847 w_tx_data_io[7]
.sym 17849 i_config[1]$SB_IO_IN
.sym 17850 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 17851 w_rx_data[2]
.sym 17853 w_rx_data[3]
.sym 17854 i_config[2]$SB_IO_IN
.sym 17855 w_ioc[0]
.sym 17856 w_rx_data[6]
.sym 17857 w_rx_data[3]
.sym 17859 w_rx_data[5]
.sym 17865 i_config[1]$SB_IO_IN
.sym 17867 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 17868 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E_SB_LUT4_O_I1[2]
.sym 17869 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 17871 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 17872 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 17873 i_button_SB_LUT4_I1_O[0]
.sym 17874 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 17875 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 17876 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 17877 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[0]
.sym 17880 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[1]
.sym 17881 w_ioc[1]
.sym 17883 io_ctrl_ins.pmod_dir_state[4]
.sym 17884 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 17885 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 17886 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 17889 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 17890 io_ctrl_ins.rf_mode[2]
.sym 17891 w_ioc[0]
.sym 17900 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[1]
.sym 17901 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[0]
.sym 17904 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 17905 i_config[1]$SB_IO_IN
.sym 17906 i_button_SB_LUT4_I1_O[0]
.sym 17907 io_ctrl_ins.pmod_dir_state[4]
.sym 17911 w_ioc[0]
.sym 17912 w_ioc[1]
.sym 17913 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E_SB_LUT4_O_I1[2]
.sym 17916 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E_SB_LUT4_O_I1[2]
.sym 17917 w_ioc[1]
.sym 17919 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 17922 w_ioc[1]
.sym 17923 w_ioc[0]
.sym 17924 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 17925 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E_SB_LUT4_O_I1[2]
.sym 17928 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 17929 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 17930 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 17931 io_ctrl_ins.rf_mode[2]
.sym 17935 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 17937 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 17940 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 17941 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 17942 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 17943 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 17944 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 17945 r_counter_$glb_clk
.sym 17946 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 17947 io_ctrl_ins.o_pmod[2]
.sym 17948 io_ctrl_ins.o_pmod[4]
.sym 17950 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 17951 io_ctrl_ins.o_pmod[6]
.sym 17952 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 17953 io_ctrl_ins.o_pmod[5]
.sym 17954 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 17967 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 17976 w_rx_data[4]
.sym 17982 o_tr_vc1$SB_IO_OUT
.sym 17989 io_ctrl_ins.pmod_dir_state[3]
.sym 17990 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 17991 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 17992 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.sym 17993 i_config[3]$SB_IO_IN
.sym 17998 io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 17999 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 18000 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 18001 i_button_SB_LUT4_I1_O[2]
.sym 18002 io_ctrl_ins.pmod_dir_state[6]
.sym 18004 i_button_SB_LUT4_I1_O[0]
.sym 18005 i_button_SB_LUT4_I1_O[1]
.sym 18007 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 18011 i_button$SB_IO_IN
.sym 18012 i_config[0]$SB_IO_IN
.sym 18013 w_ioc[0]
.sym 18014 i_config[2]$SB_IO_IN
.sym 18015 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 18016 io_ctrl_ins.pmod_dir_state[5]
.sym 18017 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 18019 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 18021 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 18022 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 18023 w_ioc[0]
.sym 18028 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 18029 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 18033 i_button_SB_LUT4_I1_O[0]
.sym 18034 io_ctrl_ins.pmod_dir_state[6]
.sym 18036 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 18039 i_config[2]$SB_IO_IN
.sym 18040 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 18041 io_ctrl_ins.pmod_dir_state[5]
.sym 18042 i_button_SB_LUT4_I1_O[0]
.sym 18045 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 18046 i_config[3]$SB_IO_IN
.sym 18048 io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 18052 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.sym 18053 i_button$SB_IO_IN
.sym 18054 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 18057 i_button_SB_LUT4_I1_O[0]
.sym 18059 i_button_SB_LUT4_I1_O[2]
.sym 18060 i_button_SB_LUT4_I1_O[1]
.sym 18063 i_config[0]$SB_IO_IN
.sym 18064 i_button_SB_LUT4_I1_O[0]
.sym 18065 io_ctrl_ins.pmod_dir_state[3]
.sym 18066 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 18067 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 18068 r_counter_$glb_clk
.sym 18069 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 18071 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18072 io_ctrl_ins.rf_pin_state[3]
.sym 18077 io_ctrl_ins.rf_pin_state[5]
.sym 18085 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 18088 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 18089 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 18096 o_tr_vc1_b$SB_IO_OUT
.sym 18111 w_rx_data[1]
.sym 18118 w_ioc[0]
.sym 18120 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 18122 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18123 w_rx_data[3]
.sym 18125 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 18126 io_ctrl_ins.o_pmod[7]
.sym 18127 io_ctrl_ins.o_pmod[3]
.sym 18128 w_rx_data[0]
.sym 18130 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18131 o_tr_vc2$SB_IO_OUT
.sym 18138 w_rx_data[7]
.sym 18140 o_rx_h_tx_l$SB_IO_OUT
.sym 18145 w_rx_data[3]
.sym 18150 w_ioc[0]
.sym 18151 io_ctrl_ins.o_pmod[3]
.sym 18152 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 18153 o_tr_vc2$SB_IO_OUT
.sym 18158 w_rx_data[1]
.sym 18162 w_ioc[0]
.sym 18164 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 18165 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 18168 o_rx_h_tx_l$SB_IO_OUT
.sym 18169 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 18170 io_ctrl_ins.o_pmod[7]
.sym 18171 w_ioc[0]
.sym 18176 w_rx_data[0]
.sym 18181 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18187 w_rx_data[7]
.sym 18190 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18191 r_counter_$glb_clk
.sym 18197 o_tr_vc2$SB_IO_OUT
.sym 18198 o_tr_vc1$SB_IO_OUT
.sym 18200 o_tr_vc1_b$SB_IO_OUT
.sym 18208 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18239 io_ctrl_ins.rf_mode[2]
.sym 18245 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 18247 io_ctrl_ins.rf_mode[0]
.sym 18248 w_rx_data[6]
.sym 18267 io_ctrl_ins.rf_mode[0]
.sym 18268 io_ctrl_ins.rf_mode[2]
.sym 18280 w_rx_data[6]
.sym 18313 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 18314 r_counter_$glb_clk
.sym 18337 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18341 i_config[1]$SB_IO_IN
.sym 18345 i_config[2]$SB_IO_IN
.sym 18457 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18633 i_config[0]$SB_IO_IN
.sym 18636 w_smi_data_output[4]
.sym 18638 i_smi_a2$SB_IO_IN
.sym 18641 i_smi_a2$SB_IO_IN
.sym 18651 i_smi_a2$SB_IO_IN
.sym 18659 i_smi_a2$SB_IO_IN
.sym 18660 w_smi_data_output[4]
.sym 18675 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 18693 i_smi_soe_se$SB_IO_IN
.sym 18695 i_mosi$SB_IO_IN
.sym 18709 spi_if_ins.spi.r2_rx_done
.sym 18710 spi_if_ins.spi.r3_rx_done
.sym 18760 spi_if_ins.spi.r2_rx_done
.sym 18763 spi_if_ins.spi.r3_rx_done
.sym 18781 spi_if_ins.spi.r2_rx_done
.sym 18783 r_counter_$glb_clk
.sym 18785 i_smi_soe_se$SB_IO_IN
.sym 18809 spi_if_ins.spi.r2_rx_done
.sym 18831 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 18840 w_smi_data_output[5]
.sym 18866 i_mosi$SB_IO_IN
.sym 18870 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 18874 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 18880 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 18881 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 18884 o_miso_$_TBUF__Y_E
.sym 18891 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 18893 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 18899 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 18908 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 18914 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 18918 i_mosi$SB_IO_IN
.sym 18924 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 18935 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 18942 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 18945 o_miso_$_TBUF__Y_E
.sym 18946 i_sck$SB_IO_IN_$glb_clk
.sym 18960 i_ss$SB_IO_IN
.sym 18979 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 18981 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 18983 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 18989 spi_if_ins.spi.SCKr[1]
.sym 18990 i_ss$SB_IO_IN
.sym 18992 spi_if_ins.spi.SCKr[0]
.sym 18994 i_sck$SB_IO_IN
.sym 18995 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 19023 spi_if_ins.spi.SCKr[0]
.sym 19040 i_sck$SB_IO_IN
.sym 19046 spi_if_ins.spi.SCKr[1]
.sym 19065 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 19066 i_ss$SB_IO_IN
.sym 19069 r_counter_$glb_clk
.sym 19083 spi_if_ins.spi.SCKr[1]
.sym 19096 rx_fifo.rd_addr[5]
.sym 19097 $PACKER_VCC_NET
.sym 19100 spi_if_ins.spi.SCKr[2]
.sym 19103 rx_fifo.rd_addr[1]
.sym 19105 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 19106 rx_fifo.rd_addr[2]
.sym 19112 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19122 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19123 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 19126 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19141 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19143 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19153 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19164 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19171 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19183 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19189 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19191 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 19192 i_sck$SB_IO_IN_$glb_clk
.sym 19206 io_pmod[1]$SB_IO_IN
.sym 19222 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 19225 $PACKER_VCC_NET
.sym 19237 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 19240 i_ss$SB_IO_IN
.sym 19245 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19248 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 19251 spi_if_ins.r_tx_data_valid
.sym 19263 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 19269 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 19280 spi_if_ins.r_tx_data_valid
.sym 19281 i_ss$SB_IO_IN
.sym 19286 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19314 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 19315 r_counter_$glb_clk
.sym 19316 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 19335 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19342 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19343 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 19344 rx_fifo.rd_addr[2]
.sym 19345 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19347 rx_fifo.rd_addr[2]
.sym 19350 rx_fifo.wr_addr[4]
.sym 19351 $PACKER_VCC_NET
.sym 19359 $PACKER_VCC_NET
.sym 19364 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19368 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19369 spi_if_ins.spi.SCKr[1]
.sym 19370 spi_if_ins.spi.SCKr[2]
.sym 19371 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19383 $PACKER_VCC_NET
.sym 19384 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19385 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19387 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19390 $nextpnr_ICESTORM_LC_5$O
.sym 19393 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19396 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19398 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19399 $PACKER_VCC_NET
.sym 19404 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19405 $PACKER_VCC_NET
.sym 19406 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19409 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19411 spi_if_ins.spi.SCKr[2]
.sym 19412 spi_if_ins.spi.SCKr[1]
.sym 19415 spi_if_ins.spi.SCKr[1]
.sym 19416 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19417 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19418 spi_if_ins.spi.SCKr[2]
.sym 19422 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19423 $PACKER_VCC_NET
.sym 19424 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19427 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19437 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19438 r_counter_$glb_clk
.sym 19439 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19441 rx_fifo.mem_i.0.0_RDATA_3[1]
.sym 19445 rx_fifo.mem_i.0.0_RDATA_2[1]
.sym 19454 w_debug_smi_test
.sym 19456 $PACKER_VCC_NET
.sym 19464 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 19465 rx_fifo.mem_i.0.2_WDATA_2
.sym 19466 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19468 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 19470 spi_if_ins.r_tx_byte[4]
.sym 19471 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 19472 rx_fifo.wr_addr[8]
.sym 19473 rx_fifo.wr_addr[7]
.sym 19474 spi_if_ins.r_tx_byte[7]
.sym 19475 rx_fifo.wr_addr[3]
.sym 19481 spi_if_ins.r_tx_byte[7]
.sym 19483 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19484 spi_if_ins.spi.r_tx_byte[3]
.sym 19485 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19486 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19487 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19490 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 19491 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19492 spi_if_ins.spi.r_tx_byte[7]
.sym 19493 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 19494 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19495 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 19496 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 19501 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19502 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19507 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 19527 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19528 spi_if_ins.spi.r_tx_byte[7]
.sym 19529 spi_if_ins.spi.r_tx_byte[3]
.sym 19533 spi_if_ins.r_tx_byte[7]
.sym 19538 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19539 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 19540 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 19541 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 19544 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19546 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19547 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19550 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19551 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19552 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 19553 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 19560 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19561 r_counter_$glb_clk
.sym 19562 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19564 rx_fifo.mem_i.0.2_RDATA[1]
.sym 19568 rx_fifo.mem_i.0.0_RDATA[1]
.sym 19575 io_pmod[1]$SB_IO_IN
.sym 19576 rx_fifo.wr_addr[6]
.sym 19577 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19578 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19579 rx_fifo.wr_addr[3]
.sym 19580 rx_fifo.wr_addr[7]
.sym 19582 io_pmod[3]$SB_IO_IN
.sym 19583 rx_fifo.wr_addr[8]
.sym 19584 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 19585 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 19587 rx_fifo.wr_addr[9]
.sym 19588 rx_fifo.rd_addr[1]
.sym 19589 rx_fifo.rd_addr[5]
.sym 19591 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 19593 rx_fifo.wr_addr[6]
.sym 19594 io_pmod[0]$SB_IO_IN
.sym 19595 rx_fifo.rd_addr[1]
.sym 19596 $PACKER_VCC_NET
.sym 19597 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 19598 rx_fifo.rd_addr[2]
.sym 19608 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19609 spi_if_ins.spi.r_tx_byte[5]
.sym 19612 spi_if_ins.r_tx_byte[3]
.sym 19616 spi_if_ins.spi.r_tx_byte[1]
.sym 19617 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19618 spi_if_ins.spi.r_tx_byte[0]
.sym 19620 spi_if_ins.r_tx_byte[6]
.sym 19624 spi_if_ins.r_tx_byte[2]
.sym 19625 spi_if_ins.spi.r_tx_byte[2]
.sym 19628 spi_if_ins.spi.r_tx_byte[4]
.sym 19630 spi_if_ins.r_tx_byte[4]
.sym 19631 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19633 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19634 spi_if_ins.spi.r_tx_byte[6]
.sym 19638 spi_if_ins.r_tx_byte[4]
.sym 19643 spi_if_ins.spi.r_tx_byte[1]
.sym 19644 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19645 spi_if_ins.spi.r_tx_byte[5]
.sym 19646 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19655 spi_if_ins.r_tx_byte[3]
.sym 19661 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19662 spi_if_ins.spi.r_tx_byte[4]
.sym 19663 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19664 spi_if_ins.spi.r_tx_byte[0]
.sym 19670 spi_if_ins.r_tx_byte[2]
.sym 19673 spi_if_ins.r_tx_byte[6]
.sym 19679 spi_if_ins.spi.r_tx_byte[6]
.sym 19680 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19681 spi_if_ins.spi.r_tx_byte[2]
.sym 19683 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19684 r_counter_$glb_clk
.sym 19685 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19687 rx_fifo.mem_i.0.1_RDATA_3[0]
.sym 19691 rx_fifo.mem_i.0.1_RDATA_2[0]
.sym 19706 $io_pmod[3]$iobuf_i
.sym 19707 rx_fifo.mem_i.0.2_RDATA[1]
.sym 19715 $PACKER_VCC_NET
.sym 19718 $PACKER_VCC_NET
.sym 19728 spi_if_ins.r_tx_byte[1]
.sym 19729 spi_if_ins.r_tx_byte[0]
.sym 19731 spi_if_ins.r_tx_byte[5]
.sym 19738 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19740 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19785 spi_if_ins.r_tx_byte[1]
.sym 19791 spi_if_ins.r_tx_byte[5]
.sym 19796 spi_if_ins.r_tx_byte[0]
.sym 19806 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19807 r_counter_$glb_clk
.sym 19808 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19810 rx_fifo.mem_i.0.1_RDATA_1[1]
.sym 19814 rx_fifo.mem_i.0.1_RDATA[0]
.sym 19821 spi_if_ins.r_tx_byte[3]
.sym 19822 rx_fifo.wr_addr[4]
.sym 19827 spi_if_ins.r_tx_byte[5]
.sym 19835 rx_fifo.rd_addr[2]
.sym 19836 rx_fifo.mem_i.0.1_RDATA[0]
.sym 19840 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 19843 $PACKER_VCC_NET
.sym 19844 rx_fifo.mem_i.0.1_RDATA[1]
.sym 19850 i_glob_clock$SB_IO_IN
.sym 19852 r_tx_data_SB_DFFE_Q_E
.sym 19862 w_tx_data_io[7]
.sym 19869 w_tx_data_io[5]
.sym 19871 w_tx_data_io[4]
.sym 19873 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 19875 w_tx_data_io[6]
.sym 19877 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 19879 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 19901 w_tx_data_io[5]
.sym 19903 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 19904 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 19907 w_tx_data_io[6]
.sym 19908 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 19920 w_tx_data_io[7]
.sym 19921 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 19922 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 19925 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 19927 w_tx_data_io[4]
.sym 19929 r_tx_data_SB_DFFE_Q_E
.sym 19930 i_glob_clock$SB_IO_IN
.sym 19931 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 19933 rx_fifo.mem_i.0.1_RDATA_3[1]
.sym 19937 rx_fifo.mem_i.0.1_RDATA_2[1]
.sym 19944 i_glob_clock$SB_IO_IN
.sym 19946 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 19951 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 19953 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 19956 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 19959 rx_fifo.mem_i.0.1_RDATA_2[1]
.sym 19961 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 19962 rx_fifo.mem_i.0.3_RDATA[1]
.sym 19967 rx_fifo.mem_i.0.1_RDATA_3[1]
.sym 19977 w_rx_data[4]
.sym 19979 w_rx_data[6]
.sym 19981 w_rx_data[3]
.sym 19984 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 20014 w_rx_data[3]
.sym 20018 w_rx_data[4]
.sym 20044 w_rx_data[6]
.sym 20052 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 20053 r_counter_$glb_clk
.sym 20056 rx_fifo.mem_i.0.3_RDATA[1]
.sym 20060 rx_fifo.mem_i.0.1_RDATA[1]
.sym 20069 rx_fifo.wr_addr[6]
.sym 20070 rx_fifo.wr_addr[7]
.sym 20071 rx_fifo.wr_addr[3]
.sym 20072 rx_fifo.wr_addr[8]
.sym 20077 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 20085 io_pmod[0]$SB_IO_IN
.sym 20096 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 20097 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 20099 w_ioc[0]
.sym 20100 w_rx_data[6]
.sym 20102 io_ctrl_ins.o_pmod[5]
.sym 20103 w_rx_data[2]
.sym 20104 w_rx_data[4]
.sym 20105 io_ctrl_ins.o_pmod[4]
.sym 20107 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 20111 w_rx_data[5]
.sym 20114 o_tr_vc1$SB_IO_OUT
.sym 20116 io_ctrl_ins.o_pmod[6]
.sym 20118 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20126 o_tr_vc1_b$SB_IO_OUT
.sym 20132 w_rx_data[2]
.sym 20137 w_rx_data[4]
.sym 20147 w_ioc[0]
.sym 20148 io_ctrl_ins.o_pmod[6]
.sym 20149 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 20150 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20153 w_rx_data[6]
.sym 20159 w_ioc[0]
.sym 20160 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 20161 o_tr_vc1_b$SB_IO_OUT
.sym 20162 io_ctrl_ins.o_pmod[4]
.sym 20165 w_rx_data[5]
.sym 20171 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 20172 o_tr_vc1$SB_IO_OUT
.sym 20173 w_ioc[0]
.sym 20174 io_ctrl_ins.o_pmod[5]
.sym 20175 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 20176 r_counter_$glb_clk
.sym 20190 io_pmod[1]$SB_IO_IN
.sym 20199 $io_pmod[0]$iobuf_i
.sym 20207 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20219 w_rx_data[3]
.sym 20228 w_rx_data[4]
.sym 20229 w_rx_data[5]
.sym 20230 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20261 w_rx_data[4]
.sym 20266 w_rx_data[3]
.sym 20296 w_rx_data[5]
.sym 20298 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20299 r_counter_$glb_clk
.sym 20330 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20334 o_led1$SB_IO_OUT
.sym 20343 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20344 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20346 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20349 io_ctrl_ins.rf_pin_state[5]
.sym 20350 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20352 io_ctrl_ins.rf_pin_state[3]
.sym 20366 io_ctrl_ins.rf_mode[2]
.sym 20367 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20399 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20400 io_ctrl_ins.rf_mode[2]
.sym 20401 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20402 io_ctrl_ins.rf_pin_state[3]
.sym 20405 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20406 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20407 io_ctrl_ins.rf_pin_state[5]
.sym 20408 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20417 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20418 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20419 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20420 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20421 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20422 r_counter_$glb_clk
.sym 20438 o_tr_vc1$SB_IO_OUT
.sym 20446 o_tr_vc2$SB_IO_OUT
.sym 20564 o_tr_vc1_b$SB_IO_OUT
.sym 20672 i_config[0]$SB_IO_IN
.sym 20748 w_smi_data_output[5]
.sym 20750 i_smi_a2$SB_IO_IN
.sym 20755 w_smi_data_output[5]
.sym 20756 i_smi_a2$SB_IO_IN
.sym 20772 o_miso_$_TBUF__Y_E
.sym 20774 i_ss$SB_IO_IN
.sym 20777 spi_if_ins.spi.r2_rx_done
.sym 20802 i_sck$SB_IO_IN
.sym 20844 i_mosi$SB_IO_IN
.sym 20846 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 20847 spi_if_ins.spi.r_rx_done
.sym 20849 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 20913 o_miso_$_TBUF__Y_E
.sym 20929 int_miso
.sym 21027 io_pmod[4]$SB_IO_IN
.sym 21126 rx_fifo.wr_addr[2]
.sym 21151 rx_fifo.rd_addr[0]
.sym 21247 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 21251 int_miso
.sym 21252 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 21291 w_debug_smi_test
.sym 21333 io_pmod[0]$SB_IO_IN
.sym 21344 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 21345 rx_fifo.rd_addr[0]
.sym 21348 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 21349 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 21351 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 21353 rx_fifo.rd_addr[5]
.sym 21354 smi_ctrl_ins.r_fifo_pull
.sym 21355 w_debug_smi_test
.sym 21396 int_miso
.sym 21433 rx_fifo.wr_addr[9]
.sym 21443 w_debug_smi_test
.sym 21448 rx_fifo.rd_addr[0]
.sym 21449 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 21455 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 21464 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 21466 rx_fifo.wr_addr[6]
.sym 21469 rx_fifo.wr_addr[3]
.sym 21473 rx_fifo.wr_addr[8]
.sym 21474 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 21475 rx_fifo.wr_addr[4]
.sym 21476 rx_fifo.wr_addr[7]
.sym 21478 rx_fifo.mem_i.0.2_WDATA_2
.sym 21481 rx_fifo.wr_addr[5]
.sym 21482 rx_fifo.mem_i.0.2_WDATA_3
.sym 21487 rx_fifo.wr_addr[2]
.sym 21489 io_pmod[0]$SB_IO_IN
.sym 21490 rx_fifo.wr_addr[9]
.sym 21491 $PACKER_VCC_NET
.sym 21494 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 21499 $io_pmod[1]$iobuf_i
.sym 21500 smi_ctrl_ins.r_fifo_pull_1
.sym 21510 rx_fifo.wr_addr[2]
.sym 21511 rx_fifo.wr_addr[3]
.sym 21513 rx_fifo.wr_addr[4]
.sym 21514 rx_fifo.wr_addr[5]
.sym 21515 rx_fifo.wr_addr[6]
.sym 21516 rx_fifo.wr_addr[7]
.sym 21517 rx_fifo.wr_addr[8]
.sym 21518 rx_fifo.wr_addr[9]
.sym 21519 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 21520 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 21521 lvds_clock_$glb_clk
.sym 21522 io_pmod[0]$SB_IO_IN
.sym 21524 rx_fifo.mem_i.0.2_WDATA_3
.sym 21528 rx_fifo.mem_i.0.2_WDATA_2
.sym 21531 $PACKER_VCC_NET
.sym 21548 rx_fifo.mem_i.0.1_WDATA_2
.sym 21550 rx_fifo.mem_i.0.0_RDATA[1]
.sym 21553 rx_fifo.mem_i.0.1_WDATA_3
.sym 21554 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I2_O
.sym 21555 rx_fifo.rd_addr[0]
.sym 21558 spi_if_ins.r_tx_byte[7]
.sym 21559 i_rst_b$SB_IO_IN
.sym 21564 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 21566 rx_fifo.rd_addr[2]
.sym 21567 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 21572 rx_fifo.rd_addr[0]
.sym 21576 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 21577 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 21578 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 21580 rx_fifo.mem_i.0.2_WDATA_1
.sym 21583 rx_fifo.rd_addr[5]
.sym 21584 $PACKER_VCC_NET
.sym 21589 rx_fifo.rd_addr[1]
.sym 21591 io_pmod[1]$SB_IO_IN
.sym 21593 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 21595 rx_fifo.mem_i.0.2_WDATA
.sym 21597 spi_if_ins.r_tx_byte[4]
.sym 21599 spi_if_ins.r_tx_byte[7]
.sym 21600 spi_if_ins.r_tx_byte[3]
.sym 21602 spi_if_ins.r_tx_byte[5]
.sym 21612 rx_fifo.rd_addr[2]
.sym 21613 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 21615 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 21616 rx_fifo.rd_addr[5]
.sym 21617 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 21618 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 21619 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 21620 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 21621 rx_fifo.rd_addr[1]
.sym 21622 rx_fifo.rd_addr[0]
.sym 21623 r_counter_$glb_clk
.sym 21624 io_pmod[1]$SB_IO_IN
.sym 21625 $PACKER_VCC_NET
.sym 21629 rx_fifo.mem_i.0.2_WDATA
.sym 21633 rx_fifo.mem_i.0.2_WDATA_1
.sym 21639 io_pmod[3]$SB_IO_IN
.sym 21651 i_button_SB_LUT4_I1_O[0]
.sym 21652 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 21655 rx_fifo.wr_addr[5]
.sym 21656 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 21657 io_pmod[1]$SB_IO_IN
.sym 21659 rx_fifo.mem_i.0.1_WDATA_1
.sym 21660 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 21661 rx_fifo.mem_i.0.1_WDATA
.sym 21666 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 21668 rx_fifo.wr_addr[6]
.sym 21669 rx_fifo.wr_addr[5]
.sym 21670 rx_fifo.wr_addr[4]
.sym 21674 rx_fifo.wr_addr[7]
.sym 21675 rx_fifo.wr_addr[8]
.sym 21676 rx_fifo.wr_addr[3]
.sym 21677 io_pmod[0]$SB_IO_IN
.sym 21678 rx_fifo.wr_addr[9]
.sym 21679 $PACKER_VCC_NET
.sym 21680 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 21686 rx_fifo.mem_i.0.1_WDATA_2
.sym 21691 rx_fifo.mem_i.0.1_WDATA_3
.sym 21695 rx_fifo.wr_addr[2]
.sym 21698 w_tx_data_sys[0]
.sym 21714 rx_fifo.wr_addr[2]
.sym 21715 rx_fifo.wr_addr[3]
.sym 21717 rx_fifo.wr_addr[4]
.sym 21718 rx_fifo.wr_addr[5]
.sym 21719 rx_fifo.wr_addr[6]
.sym 21720 rx_fifo.wr_addr[7]
.sym 21721 rx_fifo.wr_addr[8]
.sym 21722 rx_fifo.wr_addr[9]
.sym 21723 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 21724 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 21725 lvds_clock_$glb_clk
.sym 21726 io_pmod[0]$SB_IO_IN
.sym 21728 rx_fifo.mem_i.0.1_WDATA_3
.sym 21732 rx_fifo.mem_i.0.1_WDATA_2
.sym 21735 $PACKER_VCC_NET
.sym 21743 spi_if_ins.r_tx_byte[7]
.sym 21746 r_tx_data[3]
.sym 21749 spi_if_ins.r_tx_byte[4]
.sym 21754 rx_fifo.wr_addr[4]
.sym 21756 io_pmod[0]$SB_IO_IN
.sym 21758 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 21760 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 21762 rx_fifo.rd_addr[5]
.sym 21768 rx_fifo.rd_addr[1]
.sym 21770 rx_fifo.rd_addr[2]
.sym 21771 rx_fifo.rd_addr[5]
.sym 21772 $PACKER_VCC_NET
.sym 21776 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 21778 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 21779 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 21782 rx_fifo.rd_addr[0]
.sym 21783 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 21790 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 21794 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 21795 io_pmod[1]$SB_IO_IN
.sym 21797 rx_fifo.mem_i.0.1_WDATA_1
.sym 21799 rx_fifo.mem_i.0.1_WDATA
.sym 21816 rx_fifo.rd_addr[2]
.sym 21817 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 21819 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 21820 rx_fifo.rd_addr[5]
.sym 21821 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 21822 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 21823 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 21824 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 21825 rx_fifo.rd_addr[1]
.sym 21826 rx_fifo.rd_addr[0]
.sym 21827 r_counter_$glb_clk
.sym 21828 io_pmod[1]$SB_IO_IN
.sym 21829 $PACKER_VCC_NET
.sym 21833 rx_fifo.mem_i.0.1_WDATA
.sym 21837 rx_fifo.mem_i.0.1_WDATA_1
.sym 21843 io_pmod[0]$SB_IO_IN
.sym 21849 w_tx_data_sys[0]
.sym 21861 io_pmod[1]$SB_IO_IN
.sym 21864 rx_fifo.rd_addr[0]
.sym 21865 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 21870 rx_fifo.mem_i.0.3_WDATA_3
.sym 21872 rx_fifo.mem_i.0.3_WDATA_2
.sym 21874 $PACKER_VCC_NET
.sym 21876 rx_fifo.wr_addr[8]
.sym 21877 rx_fifo.wr_addr[3]
.sym 21882 rx_fifo.wr_addr[5]
.sym 21883 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 21884 rx_fifo.wr_addr[7]
.sym 21885 rx_fifo.wr_addr[6]
.sym 21888 io_pmod[0]$SB_IO_IN
.sym 21889 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 21892 rx_fifo.wr_addr[4]
.sym 21893 rx_fifo.wr_addr[9]
.sym 21895 rx_fifo.wr_addr[2]
.sym 21918 rx_fifo.wr_addr[2]
.sym 21919 rx_fifo.wr_addr[3]
.sym 21921 rx_fifo.wr_addr[4]
.sym 21922 rx_fifo.wr_addr[5]
.sym 21923 rx_fifo.wr_addr[6]
.sym 21924 rx_fifo.wr_addr[7]
.sym 21925 rx_fifo.wr_addr[8]
.sym 21926 rx_fifo.wr_addr[9]
.sym 21927 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 21928 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 21929 lvds_clock_$glb_clk
.sym 21930 io_pmod[0]$SB_IO_IN
.sym 21932 rx_fifo.mem_i.0.3_WDATA_3
.sym 21936 rx_fifo.mem_i.0.3_WDATA_2
.sym 21939 $PACKER_VCC_NET
.sym 21945 io_pmod[0]$SB_IO_IN
.sym 21946 rx_fifo.mem_i.0.3_WDATA_2
.sym 21950 io_pmod[1]$SB_IO_IN
.sym 21954 rx_fifo.mem_i.0.3_WDATA_3
.sym 21972 rx_fifo.rd_addr[1]
.sym 21973 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 21976 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 21983 rx_fifo.rd_addr[2]
.sym 21985 $PACKER_VCC_NET
.sym 21986 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 21987 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 21989 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 21991 rx_fifo.rd_addr[5]
.sym 21992 rx_fifo.mem_i.0.3_WDATA_1
.sym 21999 io_pmod[1]$SB_IO_IN
.sym 22001 rx_fifo.mem_i.0.3_WDATA
.sym 22002 rx_fifo.rd_addr[0]
.sym 22003 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 22020 rx_fifo.rd_addr[2]
.sym 22021 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 22023 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 22024 rx_fifo.rd_addr[5]
.sym 22025 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 22026 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 22027 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 22028 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 22029 rx_fifo.rd_addr[1]
.sym 22030 rx_fifo.rd_addr[0]
.sym 22031 r_counter_$glb_clk
.sym 22032 io_pmod[1]$SB_IO_IN
.sym 22033 $PACKER_VCC_NET
.sym 22037 rx_fifo.mem_i.0.3_WDATA
.sym 22041 rx_fifo.mem_i.0.3_WDATA_1
.sym 22053 $PACKER_VCC_NET
.sym 22171 o_led0$SB_IO_OUT
.sym 22483 o_led1$SB_IO_OUT
.sym 22487 o_led1$SB_IO_OUT
.sym 22509 o_led1$SB_IO_OUT
.sym 22517 int_miso
.sym 22519 o_miso_$_TBUF__Y_E
.sym 22536 o_miso_$_TBUF__Y_E
.sym 22537 int_miso
.sym 22576 i_ss$SB_IO_IN
.sym 22586 i_ss$SB_IO_IN
.sym 22593 spi_if_ins.spi.r_rx_done
.sym 22631 i_ss$SB_IO_IN
.sym 22641 i_ss$SB_IO_IN
.sym 22662 spi_if_ins.spi.r_rx_done
.sym 22664 r_counter_$glb_clk
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22672 spi_if_ins.spi.r_rx_bit_count[2]
.sym 22675 spi_if_ins.spi.r_rx_bit_count[0]
.sym 22676 spi_if_ins.spi.r_rx_bit_count[1]
.sym 22680 rx_fifo.wr_addr[4]
.sym 22711 i_sck$SB_IO_IN
.sym 22715 i_ss$SB_IO_IN
.sym 22722 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 22733 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 22749 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 22751 i_ss$SB_IO_IN
.sym 22772 i_ss$SB_IO_IN
.sym 22773 spi_if_ins.spi.r_rx_bit_count[2]
.sym 22774 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 22776 spi_if_ins.spi.r_rx_bit_count[0]
.sym 22777 spi_if_ins.spi.r_rx_bit_count[1]
.sym 22780 spi_if_ins.spi.r_rx_bit_count[0]
.sym 22781 spi_if_ins.spi.r_rx_bit_count[1]
.sym 22782 i_ss$SB_IO_IN
.sym 22783 spi_if_ins.spi.r_rx_bit_count[2]
.sym 22787 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 22798 spi_if_ins.spi.r_rx_bit_count[2]
.sym 22800 spi_if_ins.spi.r_rx_bit_count[1]
.sym 22801 spi_if_ins.spi.r_rx_bit_count[0]
.sym 22826 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 22827 i_sck$SB_IO_IN_$glb_clk
.sym 22828 i_ss$SB_IO_IN
.sym 22841 i_ss$SB_IO_IN
.sym 22963 rx_fifo.wr_addr[5]
.sym 22978 w_debug_smi_test
.sym 23087 io_pmod[1]$SB_IO_IN
.sym 23096 $io_pmod[4]$iobuf_i
.sym 23106 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E
.sym 23107 i_smi_a2$SB_IO_IN
.sym 23229 io_pmod[4]$SB_IO_IN
.sym 23258 w_rx_data[2]
.sym 23266 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E
.sym 23280 w_rx_data[2]
.sym 23318 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E
.sym 23319 r_counter_$glb_clk
.sym 23320 io_pmod_SB_DFFSS_Q_S_$glb_sr
.sym 23337 w_debug_smi_test
.sym 23348 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23352 io_pmod[0]$SB_IO_IN
.sym 23364 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23386 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 23389 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23392 spi_if_ins.r_tx_byte[7]
.sym 23420 spi_if_ins.r_tx_byte[7]
.sym 23421 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23422 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 23441 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23442 r_counter_$glb_clk
.sym 23468 io_pmod[4]$SB_IO_IN
.sym 23470 r_tx_data[4]
.sym 23472 r_tx_data[5]
.sym 23474 r_tx_data[7]
.sym 23478 w_debug_smi_test
.sym 23496 smi_ctrl_ins.r_fifo_pull
.sym 23499 io_pmod[4]$SB_IO_IN
.sym 23507 smi_ctrl_ins.r_fifo_pull_1
.sym 23511 i_rst_b$SB_IO_IN
.sym 23512 io_pmod[0]$SB_IO_IN
.sym 23519 i_rst_b$SB_IO_IN
.sym 23520 io_pmod[0]$SB_IO_IN
.sym 23549 smi_ctrl_ins.r_fifo_pull
.sym 23550 io_pmod[4]$SB_IO_IN
.sym 23551 smi_ctrl_ins.r_fifo_pull_1
.sym 23556 smi_ctrl_ins.r_fifo_pull
.sym 23565 r_counter_$glb_clk
.sym 23566 io_pmod_SB_DFFSS_Q_S_$glb_sr
.sym 23567 r_counter
.sym 23574 $io_pmod[2]$iobuf_i
.sym 23579 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 23580 i_glob_clock$SB_IO_IN
.sym 23598 $io_pmod[1]$iobuf_i
.sym 23610 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I2_O
.sym 23617 r_tx_data[3]
.sym 23630 r_tx_data[4]
.sym 23632 r_tx_data[5]
.sym 23634 r_tx_data[7]
.sym 23650 r_tx_data[4]
.sym 23661 r_tx_data[7]
.sym 23667 r_tx_data[3]
.sym 23680 r_tx_data[5]
.sym 23687 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I2_O
.sym 23688 r_counter_$glb_clk
.sym 23691 $io_pmod[2]$iobuf_i
.sym 23702 io_pmod[1]$SB_IO_IN
.sym 23719 i_glob_clock$SB_IO_IN
.sym 23742 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 23744 i_button_SB_LUT4_I1_O[0]
.sym 23766 i_button_SB_LUT4_I1_O[0]
.sym 23810 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 23811 r_counter_$glb_clk
.sym 23812 io_pmod_SB_DFFSS_Q_S_$glb_sr
.sym 23828 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 23938 $PACKER_GND_NET
.sym 23949 io_pmod[1]$SB_IO_IN
.sym 24078 io_pmod[0]$SB_IO_IN
.sym 24325 o_rx_h_tx_l$SB_IO_OUT
.sym 24583 o_led0$SB_IO_OUT
.sym 24596 o_led0$SB_IO_OUT
.sym 24609 o_led0$SB_IO_OUT
.sym 24854 spi_if_ins.spi.r_rx_bit_count[2]
.sym 24858 spi_if_ins.spi.r_rx_bit_count[1]
.sym 24865 i_ss$SB_IO_IN
.sym 24881 spi_if_ins.spi.r_rx_bit_count[0]
.sym 24884 $nextpnr_ICESTORM_LC_6$O
.sym 24887 spi_if_ins.spi.r_rx_bit_count[0]
.sym 24890 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 24892 spi_if_ins.spi.r_rx_bit_count[1]
.sym 24897 spi_if_ins.spi.r_rx_bit_count[2]
.sym 24900 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 24916 spi_if_ins.spi.r_rx_bit_count[0]
.sym 24921 spi_if_ins.spi.r_rx_bit_count[0]
.sym 24923 spi_if_ins.spi.r_rx_bit_count[1]
.sym 24932 i_sck$SB_IO_IN_$glb_clk
.sym 24933 i_ss$SB_IO_IN
.sym 25089 io_pmod[4]$SB_IO_IN
.sym 25098 io_pmod[2]$SB_IO_IN
.sym 25101 i_smi_a2$SB_IO_IN
.sym 25252 io_pmod[4]$SB_IO_IN
.sym 25408 io_pmod[0]$SB_IO_IN
.sym 25554 io_pmod[3]$SB_IO_IN
.sym 25563 io_pmod[4]$SB_IO_IN
.sym 25571 $PACKER_VCC_NET
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25878 i_glob_clock$SB_IO_IN
.sym 25943 w_debug_smi_test
.sym 25949 io_pmod[4]$SB_IO_IN
.sym 25961 r_counter
.sym 25962 i_glob_clock$SB_IO_IN
.sym 25973 r_counter
.sym 26012 io_pmod[4]$SB_IO_IN
.sym 26013 w_debug_smi_test
.sym 26017 i_glob_clock$SB_IO_IN
.sym 26018 io_pmod_SB_DFFSS_Q_S_$glb_sr
.sym 26028 io_pmod[0]$SB_IO_IN
.sym 26099 $io_pmod[2]$iobuf_i
.sym 26131 $io_pmod[2]$iobuf_i
.sym 26174 io_pmod[2]$SB_IO_IN
.sym 26176 io_pmod[1]$SB_IO_IN
.sym 26183 io_pmod[4]$SB_IO_IN
.sym 26329 io_pmod[0]$SB_IO_IN
.sym 26345 $io_pmod[1]$iobuf_i
.sym 26966 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27275 io_pmod[4]$SB_IO_IN
.sym 27283 io_pmod[2]$SB_IO_IN
.sym 27285 i_smi_a2$SB_IO_IN
.sym 27290 io_pmod[2]$SB_IO_IN
.sym 27291 i_smi_a2$SB_IO_IN
.sym 27305 io_pmod[2]$SB_IO_IN
.sym 27310 $io_pmod[4]$iobuf_i
.sym 27321 $io_pmod[4]$iobuf_i
.sym 27335 io_pmod[3]$SB_IO_IN
.sym 27337 io_pmod[1]$SB_IO_IN
.sym 27338 $io_pmod[3]$iobuf_i
.sym 27365 io_pmod[0]$SB_IO_IN
.sym 27395 io_pmod[4]$SB_IO_IN
.sym 27396 $PACKER_VCC_NET
.sym 27397 i_glob_clock$SB_IO_IN
.sym 27400 $io_pmod[3]$iobuf_i
.sym 27424 $io_pmod[3]$iobuf_i
.sym 27425 io_pmod[2]$SB_IO_IN
.sym 27427 io_pmod[1]$SB_IO_IN
.sym 27429 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 27444 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 27457 io_pmod[1]$SB_IO_IN
.sym 27459 r_counter
.sym 27460 $PACKER_VCC_NET
.sym 27477 r_counter
.sym 27482 $PACKER_VCC_NET
.sym 27485 io_pmod[0]$SB_IO_IN
.sym 27487 io_pmod[1]$SB_IO_IN
.sym 27514 io_pmod[0]$SB_IO_IN
.sym 27517 o_rx_h_tx_l$SB_IO_OUT
.sym 27519 $io_pmod[2]$iobuf_i
.sym 27522 $io_pmod[1]$iobuf_i
.sym 27537 $io_pmod[2]$iobuf_i
.sym 27542 $io_pmod[1]$iobuf_i
.sym 27544 io_pmod[0]$SB_IO_IN
.sym 27549 $io_pmod[0]$iobuf_i
.sym 27552 $PACKER_GND_NET
.sym 27560 $io_pmod[0]$iobuf_i
.sym 27568 $PACKER_GND_NET
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27595 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27619 o_tr_vc2$SB_IO_OUT
.sym 27629 o_tr_vc1$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27654 o_tr_vc1_b$SB_IO_OUT
.sym 27655 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27714 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 27715 rx_fifo.rd_addr_gray_wr_r[5]
.sym 27716 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 27717 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 27718 rx_fifo.rd_addr_gray[5]
.sym 27724 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 27725 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 27728 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 27729 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 27734 rx_fifo.rd_addr_gray_wr[2]
.sym 27738 rx_fifo.rd_addr_gray[2]
.sym 27742 rx_fifo.rd_addr_gray_wr[5]
.sym 27746 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 27750 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 27754 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 27760 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 27761 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 27762 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 27766 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 27770 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 27774 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 27779 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 27784 rx_fifo.wr_addr[2]
.sym 27785 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 27788 rx_fifo.wr_addr[3]
.sym 27789 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 27792 rx_fifo.wr_addr[4]
.sym 27793 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 27796 rx_fifo.wr_addr[5]
.sym 27797 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 27800 rx_fifo.wr_addr[6]
.sym 27801 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 27804 rx_fifo.wr_addr[7]
.sym 27805 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 27808 rx_fifo.wr_addr[8]
.sym 27809 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 27812 rx_fifo.wr_addr[9]
.sym 27813 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 27814 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]
.sym 27815 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]
.sym 27816 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[2]
.sym 27817 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[3]
.sym 27820 rx_fifo.rd_addr_gray_wr_r[9]
.sym 27821 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 27822 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 27823 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 27824 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[3]
.sym 27825 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 27832 rx_fifo.rd_addr_gray_wr_r[5]
.sym 27833 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 27838 rx_fifo.rd_addr_gray_wr_r[9]
.sym 27839 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 27840 rx_fifo.rd_addr_gray_wr_r[8]
.sym 27841 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 27842 rx_fifo.rd_addr_gray_wr[1]
.sym 27846 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 27870 rx_fifo.rd_addr_gray_wr[9]
.sym 27922 w_rx_24_fifo_data[8]
.sym 27942 w_rx_24_fifo_data[6]
.sym 27946 w_rx_09_fifo_data[1]
.sym 27954 w_rx_09_fifo_data[3]
.sym 27958 w_lvds_rx_09_d1
.sym 27965 w_lvds_rx_24_d1
.sym 27966 w_rx_09_fifo_data[6]
.sym 27970 w_lvds_rx_09_d0
.sym 27974 w_rx_09_fifo_data[2]
.sym 27982 lvds_rx_09_inst.o_debug_state[1]
.sym 27983 w_lvds_rx_09_d1
.sym 27984 w_lvds_rx_09_d0
.sym 27985 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27986 w_rx_24_fifo_data[4]
.sym 27993 w_lvds_rx_09_d1
.sym 27994 lvds_rx_09_inst.o_debug_state[1]
.sym 27995 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27996 w_lvds_rx_09_d0
.sym 27997 w_lvds_rx_09_d1
.sym 27998 w_rx_09_fifo_data[4]
.sym 28003 lvds_rx_24_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 28006 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 28007 lvds_rx_24_inst.r_phase_count[1]
.sym 28008 $PACKER_VCC_NET
.sym 28009 lvds_rx_24_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 28010 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 28011 lvds_rx_24_inst.r_phase_count[2]
.sym 28012 $PACKER_VCC_NET
.sym 28013 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 28014 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 28015 lvds_rx_24_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 28016 $PACKER_VCC_NET
.sym 28017 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 28021 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 28024 lvds_rx_24_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I3[1]
.sym 28025 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 28029 lvds_rx_24_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I3[1]
.sym 28033 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 28038 lvds_rx_24_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I3[1]
.sym 28039 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 28040 lvds_rx_24_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 28041 lvds_rx_24_inst.o_debug_state[1]
.sym 28044 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 28045 lvds_rx_24_inst.o_debug_state[1]
.sym 28056 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 28057 lvds_rx_24_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 28062 io_pmod[3]$SB_IO_IN
.sym 28063 lvds_rx_24_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I3[1]
.sym 28064 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 28065 lvds_rx_24_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 28066 lvds_rx_24_inst.o_debug_state[1]
.sym 28067 w_lvds_rx_24_d0
.sym 28068 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 28069 w_lvds_rx_24_d1
.sym 28070 w_lvds_rx_24_d0_SB_LUT4_I1_O[1]
.sym 28076 w_lvds_rx_24_d1
.sym 28077 w_lvds_rx_24_d0
.sym 28082 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 28083 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 28084 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28085 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 28088 w_lvds_rx_24_d0_SB_LUT4_I1_O[1]
.sym 28089 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 28092 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E_SB_LUT4_O_I2[0]
.sym 28093 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E_SB_LUT4_O_I2[1]
.sym 28198 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 28204 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 28205 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 28217 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 28218 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 28222 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 28227 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 28232 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 28233 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 28236 rx_fifo.wr_addr[2]
.sym 28237 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 28240 rx_fifo.wr_addr[3]
.sym 28241 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 28244 rx_fifo.wr_addr[4]
.sym 28245 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 28248 rx_fifo.wr_addr[5]
.sym 28249 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 28252 rx_fifo.wr_addr[6]
.sym 28253 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 28256 rx_fifo.wr_addr[7]
.sym 28257 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 28260 rx_fifo.wr_addr[8]
.sym 28261 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 28264 rx_fifo.wr_addr[9]
.sym 28265 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[9]
.sym 28268 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 28269 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 28270 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 28271 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 28272 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]
.sym 28273 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 28276 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 28277 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 28278 rx_fifo.rd_addr_gray[3]
.sym 28282 rx_fifo.rd_addr_gray_wr[3]
.sym 28288 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 28289 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 28290 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 28291 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 28292 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 28293 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 28296 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 28297 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_I3[3]
.sym 28300 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_I3[3]
.sym 28301 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28302 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 28306 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 28307 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 28308 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 28309 rx_fifo.rd_addr_gray_wr_r[7]
.sym 28310 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 28314 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 28320 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 28321 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 28322 rx_fifo.rd_addr_gray_wr[7]
.sym 28326 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]
.sym 28327 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 28328 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 28329 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3]
.sym 28330 rx_fifo.rd_addr_gray[7]
.sym 28334 rx_fifo.rd_addr_gray[1]
.sym 28339 rx_fifo.rd_addr_gray_wr_r[4]
.sym 28340 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 28341 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 28344 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 28345 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 28347 rx_fifo.rd_addr_gray_wr_r[7]
.sym 28348 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 28349 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 28350 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 28351 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 28352 io_pmod[0]$SB_IO_IN
.sym 28353 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 28354 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 28358 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 28359 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 28360 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 28361 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[2]
.sym 28390 w_rx_09_fifo_data[9]
.sym 28391 w_rx_24_fifo_data[9]
.sym 28392 i_smi_a3$SB_IO_IN
.sym 28393 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28394 w_rx_09_fifo_data[9]
.sym 28398 w_rx_09_fifo_data[11]
.sym 28402 w_rx_24_fifo_data[7]
.sym 28406 w_rx_09_fifo_data[7]
.sym 28410 w_rx_09_fifo_data[11]
.sym 28411 w_rx_24_fifo_data[11]
.sym 28412 i_smi_a3$SB_IO_IN
.sym 28413 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28414 w_rx_24_fifo_data[9]
.sym 28418 w_rx_24_fifo_data[12]
.sym 28422 w_rx_24_fifo_data[10]
.sym 28426 w_rx_09_fifo_data[8]
.sym 28427 w_rx_24_fifo_data[8]
.sym 28428 i_smi_a3$SB_IO_IN
.sym 28429 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28430 w_rx_24_fifo_data[11]
.sym 28438 w_rx_09_fifo_data[8]
.sym 28442 w_rx_09_fifo_data[10]
.sym 28443 w_rx_24_fifo_data[10]
.sym 28444 i_smi_a3$SB_IO_IN
.sym 28445 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28446 w_rx_09_fifo_data[10]
.sym 28450 w_rx_09_fifo_data[5]
.sym 28454 w_rx_24_fifo_data[1]
.sym 28458 w_rx_09_fifo_data[13]
.sym 28459 w_rx_24_fifo_data[13]
.sym 28460 i_smi_a3$SB_IO_IN
.sym 28461 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28462 w_rx_09_fifo_data[0]
.sym 28466 w_rx_09_fifo_data[12]
.sym 28470 w_rx_24_fifo_data[13]
.sym 28474 w_rx_09_fifo_data[12]
.sym 28475 w_rx_24_fifo_data[12]
.sym 28476 i_smi_a3$SB_IO_IN
.sym 28477 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28478 w_rx_09_fifo_data[13]
.sym 28482 w_rx_09_fifo_data[4]
.sym 28483 w_rx_24_fifo_data[4]
.sym 28484 i_smi_a3$SB_IO_IN
.sym 28485 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28486 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28487 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 28488 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28489 w_lvds_rx_09_d0_SB_LUT4_I2_O[3]
.sym 28490 w_rx_24_fifo_data[5]
.sym 28494 w_rx_24_fifo_data[2]
.sym 28498 w_rx_09_fifo_data[7]
.sym 28499 w_rx_24_fifo_data[7]
.sym 28500 i_smi_a3$SB_IO_IN
.sym 28501 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28502 w_rx_09_fifo_data[6]
.sym 28503 w_rx_24_fifo_data[6]
.sym 28504 i_smi_a3$SB_IO_IN
.sym 28505 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28506 w_rx_24_fifo_data[3]
.sym 28510 w_rx_09_fifo_data[5]
.sym 28511 w_rx_24_fifo_data[5]
.sym 28512 i_smi_a3$SB_IO_IN
.sym 28513 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28515 lvds_rx_09_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I1[0]
.sym 28518 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28519 lvds_rx_09_inst.r_phase_count[1]
.sym 28520 $PACKER_VCC_NET
.sym 28521 lvds_rx_09_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I1[0]
.sym 28522 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28523 lvds_rx_09_inst.r_phase_count[2]
.sym 28524 $PACKER_VCC_NET
.sym 28525 lvds_rx_09_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I3[2]
.sym 28526 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28527 lvds_rx_09_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I1[3]
.sym 28528 $PACKER_VCC_NET
.sym 28529 lvds_rx_09_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 28531 lvds_rx_09_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I1[3]
.sym 28532 lvds_rx_09_inst.o_debug_state[1]
.sym 28533 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 28536 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28537 lvds_rx_09_inst.o_debug_state[1]
.sym 28540 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 28541 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28545 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 28548 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_2_I3[0]
.sym 28549 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_2_I3[1]
.sym 28550 io_pmod[3]$SB_IO_IN
.sym 28551 lvds_rx_09_inst.o_fifo_push_SB_DFFR_Q_D_SB_LUT4_O_I1[3]
.sym 28552 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 28553 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 28569 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_2_I3[0]
.sym 28573 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_2_I3[1]
.sym 28575 w_rx_24_fifo_push
.sym 28576 w_rx_09_fifo_push
.sym 28577 i_smi_a3$SB_IO_IN
.sym 28718 rx_fifo.wr_addr_gray[5]
.sym 28730 rx_fifo.wr_addr_gray[3]
.sym 28754 rx_fifo.wr_addr_gray[6]
.sym 28758 rx_fifo.wr_addr_gray_rd[6]
.sym 28770 rx_fifo.rd_addr_gray_wr[0]
.sym 28778 rx_fifo.rd_addr_gray_wr[4]
.sym 28788 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 28789 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 28790 rx_fifo.rd_addr_gray_wr[6]
.sym 28798 rx_fifo.rd_addr_gray[4]
.sym 28802 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 28803 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3]
.sym 28804 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 28805 rx_fifo.rd_addr_gray_wr_r[4]
.sym 28806 rx_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[0]
.sym 28810 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 28814 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 28824 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 28825 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 28826 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 28830 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 28834 rx_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[0]
.sym 28835 rx_fifo.rd_addr_gray_wr_r[8]
.sym 28836 rx_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 28837 rx_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[3]
.sym 28842 io_pmod[0]$SB_IO_IN
.sym 28843 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 28844 rx_fifo.rd_addr_gray_wr_r[9]
.sym 28845 io_pmod[3]$SB_IO_IN
.sym 28854 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 28855 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 28856 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 28857 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 28859 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 28860 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 28861 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 28867 rx_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[0]
.sym 28868 rx_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 28869 smi_ctrl_ins.int_cnt[4]
.sym 28870 rx_fifo.rd_addr_gray_wr[8]
.sym 28874 rx_fifo.mem_q.0.0_RDATA_2[0]
.sym 28875 rx_fifo.mem_q.0.0_RDATA_2[1]
.sym 28876 smi_ctrl_ins.int_cnt[4]
.sym 28877 rx_fifo.mem_q.0.0_RDATA_2[3]
.sym 28882 rx_fifo.mem_q.0.0_RDATA[0]
.sym 28883 rx_fifo.mem_q.0.0_RDATA[1]
.sym 28884 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 28885 smi_ctrl_ins.int_cnt[3]
.sym 28887 rx_fifo.mem_i.0.0_RDATA_1[0]
.sym 28888 rx_fifo.mem_i.0.0_RDATA_1[1]
.sym 28889 smi_ctrl_ins.int_cnt[4]
.sym 28890 rx_fifo.mem_i.0.0_RDATA[0]
.sym 28891 rx_fifo.mem_i.0.0_RDATA[1]
.sym 28892 smi_ctrl_ins.int_cnt[3]
.sym 28893 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 28894 rx_fifo.rd_addr_gray[8]
.sym 28899 rx_fifo.mem_q.0.0_RDATA_1_SB_LUT4_I0_O[0]
.sym 28900 rx_fifo.mem_q.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 28901 smi_ctrl_ins.int_cnt[4]
.sym 28907 rx_fifo.mem_i.0.2_RDATA[0]
.sym 28908 rx_fifo.mem_i.0.2_RDATA[1]
.sym 28909 smi_ctrl_ins.int_cnt[4]
.sym 28914 $PACKER_VCC_NET
.sym 28918 rx_fifo.mem_q.0.0_RDATA_1[0]
.sym 28919 rx_fifo.mem_q.0.0_RDATA_1[1]
.sym 28920 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 28921 smi_ctrl_ins.int_cnt[3]
.sym 28922 rx_fifo.mem_i.0.2_RDATA_SB_LUT4_I1_O[0]
.sym 28923 rx_fifo.mem_i.0.2_RDATA_SB_LUT4_I1_O[1]
.sym 28924 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 28925 smi_ctrl_ins.int_cnt[3]
.sym 28934 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 28942 rx_fifo.mem_q.0.1_RDATA[0]
.sym 28943 rx_fifo.mem_q.0.1_RDATA[1]
.sym 28944 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 28945 smi_ctrl_ins.int_cnt[3]
.sym 28960 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 28961 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28962 w_rx_09_fifo_data[2]
.sym 28963 w_rx_24_fifo_data[2]
.sym 28964 i_smi_a3$SB_IO_IN
.sym 28965 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28966 w_rx_09_fifo_data[3]
.sym 28967 w_rx_24_fifo_data[3]
.sym 28968 i_smi_a3$SB_IO_IN
.sym 28969 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28970 w_rx_09_fifo_data[14]
.sym 28974 lvds_rx_09_inst.o_fifo_data[15]
.sym 28975 w_rx_24_fifo_data[15]
.sym 28976 i_smi_a3$SB_IO_IN
.sym 28977 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28978 w_rx_09_fifo_data[0]
.sym 28979 w_rx_24_fifo_data[0]
.sym 28980 i_smi_a3$SB_IO_IN
.sym 28981 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28982 w_rx_09_fifo_data[1]
.sym 28983 w_rx_24_fifo_data[1]
.sym 28984 i_smi_a3$SB_IO_IN
.sym 28985 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28986 w_rx_09_fifo_data[14]
.sym 28987 w_rx_24_fifo_data[14]
.sym 28988 i_smi_a3$SB_IO_IN
.sym 28989 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28990 lvds_rx_09_inst.o_fifo_data[16]
.sym 28991 w_rx_24_fifo_data[16]
.sym 28992 i_smi_a3$SB_IO_IN
.sym 28993 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28994 w_rx_24_fifo_data[17]
.sym 28998 w_rx_24_fifo_data[15]
.sym 29002 lvds_rx_09_inst.o_fifo_data[17]
.sym 29006 w_rx_24_fifo_data[0]
.sym 29010 lvds_rx_09_inst.o_fifo_data[15]
.sym 29014 lvds_rx_09_inst.o_fifo_data[18]
.sym 29015 w_rx_24_fifo_data[18]
.sym 29016 i_smi_a3$SB_IO_IN
.sym 29017 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29018 w_rx_24_fifo_data[20]
.sym 29022 lvds_rx_09_inst.o_fifo_data[17]
.sym 29023 w_rx_24_fifo_data[17]
.sym 29024 i_smi_a3$SB_IO_IN
.sym 29025 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29026 lvds_rx_09_inst.o_fifo_data[18]
.sym 29030 w_rx_24_fifo_data[18]
.sym 29034 w_rx_24_fifo_data[14]
.sym 29041 io_pmod[1]$SB_IO_IN
.sym 29042 w_rx_24_fifo_data[21]
.sym 29046 w_rx_24_fifo_data[19]
.sym 29050 w_rx_24_fifo_data[16]
.sym 29054 lvds_rx_09_inst.o_fifo_data[16]
.sym 29078 w_rx_24_fifo_data[23]
.sym 29101 w_lvds_rx_24_d0
.sym 29246 rx_fifo.wr_addr_gray_rd[3]
.sym 29251 rx_fifo.rd_addr[0]
.sym 29256 rx_fifo.rd_addr[1]
.sym 29257 rx_fifo.rd_addr[0]
.sym 29260 rx_fifo.rd_addr[2]
.sym 29261 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 29264 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29265 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 29268 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 29269 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 29272 rx_fifo.rd_addr[5]
.sym 29273 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 29276 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 29277 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 29280 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 29281 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 29284 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 29285 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 29288 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 29289 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 29290 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 29296 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29297 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29300 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29301 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 29306 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 29312 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29313 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29314 rx_fifo.wr_addr_gray[4]
.sym 29318 rx_fifo.wr_addr_gray[8]
.sym 29326 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 29327 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29328 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 29329 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 29332 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 29333 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 29334 rx_fifo.wr_addr_gray_rd[2]
.sym 29342 rx_fifo.wr_addr_gray[1]
.sym 29350 rx_fifo.wr_addr_gray[7]
.sym 29362 rx_fifo.wr_addr_gray_rd[8]
.sym 29370 rx_fifo.wr_addr_gray_rd[7]
.sym 29374 rx_fifo.wr_addr_gray[2]
.sym 29379 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 29380 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[1]
.sym 29381 w_debug_smi_test
.sym 29383 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 29384 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[1]
.sym 29385 w_debug_smi_test
.sym 29386 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 29387 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 29388 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 29389 w_debug_smi_test
.sym 29391 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[0]
.sym 29392 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[1]
.sym 29393 w_debug_smi_test
.sym 29395 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 29396 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[1]
.sym 29397 w_debug_smi_test
.sym 29399 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 29400 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[1]
.sym 29401 w_debug_smi_test
.sym 29403 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[0]
.sym 29404 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[1]
.sym 29405 w_debug_smi_test
.sym 29406 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 29407 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 29408 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 29409 w_debug_smi_test
.sym 29415 rx_fifo.mem_q.0.1_RDATA_SB_LUT4_I0_O[0]
.sym 29416 rx_fifo.mem_q.0.1_RDATA_SB_LUT4_I0_O[1]
.sym 29417 smi_ctrl_ins.int_cnt[4]
.sym 29418 rx_fifo.mem_i.0.0_RDATA_2[0]
.sym 29419 rx_fifo.mem_i.0.0_RDATA_2[1]
.sym 29420 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 29421 smi_ctrl_ins.int_cnt[3]
.sym 29422 rx_fifo.mem_i.0.1_RDATA[0]
.sym 29423 rx_fifo.mem_i.0.1_RDATA[1]
.sym 29424 smi_ctrl_ins.int_cnt[3]
.sym 29425 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 29429 smi_ctrl_ins.int_cnt[3]
.sym 29430 rx_fifo.mem_i.0.0_RDATA_3[0]
.sym 29431 rx_fifo.mem_i.0.0_RDATA_3[1]
.sym 29432 smi_ctrl_ins.int_cnt[4]
.sym 29433 smi_ctrl_ins.int_cnt[3]
.sym 29434 w_rx_data[1]
.sym 29438 rx_fifo.mem_i.0.3_RDATA_SB_LUT4_I1_O[0]
.sym 29439 rx_fifo.mem_i.0.3_RDATA_SB_LUT4_I1_O[1]
.sym 29440 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 29441 smi_ctrl_ins.int_cnt[3]
.sym 29442 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 29443 i_button_SB_LUT4_I1_O[0]
.sym 29444 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 29445 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[3]
.sym 29450 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 29451 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[1]
.sym 29452 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 29453 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 29455 rx_fifo.mem_i.0.1_RDATA_1[0]
.sym 29456 rx_fifo.mem_i.0.1_RDATA_1[1]
.sym 29457 smi_ctrl_ins.int_cnt[4]
.sym 29458 rx_fifo.mem_q.0.1_RDATA_1[0]
.sym 29459 rx_fifo.mem_q.0.1_RDATA_1[1]
.sym 29460 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 29461 smi_ctrl_ins.int_cnt[3]
.sym 29466 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 29467 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[1]
.sym 29468 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 29469 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 29472 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 29473 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 29474 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 29480 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[0]
.sym 29481 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 29482 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[1]
.sym 29488 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[0]
.sym 29489 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[1]
.sym 29492 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[0]
.sym 29493 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 29496 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[0]
.sym 29497 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 29500 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 29501 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 29502 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 29506 lvds_rx_09_inst.o_fifo_data[20]
.sym 29507 w_rx_24_fifo_data[20]
.sym 29508 i_smi_a3$SB_IO_IN
.sym 29509 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29512 w_debug_fifo_push
.sym 29513 io_pmod[0]$SB_IO_IN
.sym 29522 lvds_rx_09_inst.o_fifo_data[19]
.sym 29523 w_rx_24_fifo_data[19]
.sym 29524 i_smi_a3$SB_IO_IN
.sym 29525 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29530 lvds_rx_09_inst.o_fifo_data[22]
.sym 29531 w_rx_24_fifo_data[22]
.sym 29532 i_smi_a3$SB_IO_IN
.sym 29533 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29534 w_rx_data[0]
.sym 29538 lvds_rx_09_inst.o_fifo_data[23]
.sym 29539 w_rx_24_fifo_data[23]
.sym 29540 i_smi_a3$SB_IO_IN
.sym 29541 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29542 lvds_rx_09_inst.o_fifo_data[27]
.sym 29546 w_rx_24_fifo_data[24]
.sym 29550 w_rx_24_fifo_data[26]
.sym 29554 w_rx_24_fifo_data[22]
.sym 29558 lvds_rx_09_inst.o_fifo_data[21]
.sym 29559 w_rx_24_fifo_data[21]
.sym 29560 i_smi_a3$SB_IO_IN
.sym 29561 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29562 lvds_rx_09_inst.o_fifo_data[20]
.sym 29566 lvds_rx_09_inst.o_fifo_data[29]
.sym 29570 lvds_rx_09_inst.o_fifo_data[21]
.sym 29574 lvds_rx_09_inst.o_fifo_data[23]
.sym 29578 lvds_rx_09_inst.o_fifo_data[25]
.sym 29586 lvds_rx_09_inst.o_fifo_data[22]
.sym 29594 lvds_rx_09_inst.o_fifo_data[19]
.sym 29732 rx_fifo.wr_addr_gray_rd_r[5]
.sym 29733 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29736 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 29737 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29742 rx_fifo.wr_addr_gray_rd[4]
.sym 29746 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 29747 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_I3[1]
.sym 29748 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_I3[2]
.sym 29749 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_I3[3]
.sym 29758 rx_fifo.wr_addr_gray_rd[5]
.sym 29762 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_I3[3]
.sym 29766 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29770 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29774 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29781 rx_fifo.rd_addr[0]
.sym 29782 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29786 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 29790 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29796 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29797 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29798 rx_fifo.rd_addr_gray[6]
.sym 29802 rx_fifo.rd_addr_gray[0]
.sym 29810 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 29811 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 29812 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 29813 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 29816 rx_fifo.rd_addr[0]
.sym 29817 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29819 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_I3[1]
.sym 29820 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 29821 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_I3[3]
.sym 29823 rx_fifo.rd_addr[1]
.sym 29824 rx_fifo.rd_addr[2]
.sym 29825 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 29827 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 29828 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 29829 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 29832 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[2]
.sym 29833 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 29838 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[0]
.sym 29839 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 29840 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[2]
.sym 29841 io_pmod[1]$SB_IO_IN
.sym 29842 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 29843 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 29844 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 29845 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 29847 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 29848 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 29849 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 29850 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 29855 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[0]
.sym 29856 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[1]
.sym 29857 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[2]
.sym 29858 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 29862 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 29866 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 29867 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 29868 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 29869 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 29870 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 29874 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[2]
.sym 29882 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 29887 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29888 spi_if_ins.state_if[0]
.sym 29889 spi_if_ins.state_if[1]
.sym 29890 rx_fifo.wr_addr_gray_rd[9]
.sym 29914 rx_fifo.wr_addr[9]
.sym 29922 rx_fifo.mem_q.0.1_RDATA_2[0]
.sym 29923 rx_fifo.mem_q.0.1_RDATA_2[1]
.sym 29924 smi_ctrl_ins.int_cnt[4]
.sym 29925 rx_fifo.mem_q.0.1_RDATA_2[3]
.sym 29930 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 29939 w_debug_smi_test
.sym 29940 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[0]
.sym 29941 i_rst_b$SB_IO_IN
.sym 29961 smi_ctrl_ins.int_cnt[3]
.sym 29963 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[0]
.sym 29964 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 29965 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[1]
.sym 29968 smi_ctrl_ins.int_cnt[4]
.sym 29969 smi_ctrl_ins.int_cnt[3]
.sym 29971 rx_fifo.mem_i.0.3_RDATA[0]
.sym 29972 rx_fifo.mem_i.0.3_RDATA[1]
.sym 29973 smi_ctrl_ins.int_cnt[4]
.sym 29975 rx_fifo.mem_q.0.1_RDATA_1_SB_LUT4_I0_O[0]
.sym 29976 rx_fifo.mem_q.0.1_RDATA_1_SB_LUT4_I0_O[1]
.sym 29977 smi_ctrl_ins.int_cnt[4]
.sym 29980 i_rst_b$SB_IO_IN
.sym 29981 w_debug_smi_test
.sym 29985 w_tx_data_io[2]
.sym 29986 lvds_rx_09_inst.o_fifo_data[26]
.sym 29987 w_rx_24_fifo_data[26]
.sym 29988 i_smi_a3$SB_IO_IN
.sym 29989 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29992 io_pmod[1]$SB_IO_IN
.sym 29993 i_rst_b$SB_IO_IN
.sym 29997 smi_ctrl_ins.int_cnt_SB_DFFNESS_Q_E
.sym 30000 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 30001 io_ctrl_ins.rf_mode[0]
.sym 30002 rx_fifo.mem_i.0.1_RDATA_2[0]
.sym 30003 rx_fifo.mem_i.0.1_RDATA_2[1]
.sym 30004 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 30005 smi_ctrl_ins.int_cnt[3]
.sym 30008 w_debug_smi_test
.sym 30009 i_rst_b$SB_IO_IN
.sym 30014 w_tx_data_sys[0]
.sym 30015 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 30016 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 30017 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[3]
.sym 30018 lvds_rx_09_inst.o_fifo_data[27]
.sym 30019 w_rx_24_fifo_data[27]
.sym 30020 i_smi_a3$SB_IO_IN
.sym 30021 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 30022 w_rx_data[0]
.sym 30026 lvds_rx_09_inst.o_fifo_data[24]
.sym 30027 w_rx_24_fifo_data[24]
.sym 30028 i_smi_a3$SB_IO_IN
.sym 30029 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 30030 w_rx_data[2]
.sym 30034 i_button_SB_LUT4_I1_O[0]
.sym 30035 io_ctrl_ins.pmod_dir_state[1]
.sym 30036 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 30037 io_ctrl_ins.debug_mode[1]
.sym 30038 w_rx_data[1]
.sym 30042 lvds_rx_09_inst.o_fifo_data[25]
.sym 30043 w_rx_24_fifo_data[25]
.sym 30044 i_smi_a3$SB_IO_IN
.sym 30045 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 30046 lvds_rx_09_inst.o_fifo_data[29]
.sym 30047 w_rx_24_fifo_data[29]
.sym 30048 i_smi_a3$SB_IO_IN
.sym 30049 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 30050 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 30051 w_fetch
.sym 30052 w_cs[1]
.sym 30053 w_load
.sym 30054 lvds_rx_09_inst.o_fifo_data[30]
.sym 30055 w_rx_24_fifo_data[30]
.sym 30056 i_smi_a3$SB_IO_IN
.sym 30057 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 30058 w_rx_data[3]
.sym 30062 w_rx_data[0]
.sym 30066 lvds_rx_09_inst.o_fifo_data[28]
.sym 30067 w_rx_24_fifo_data[28]
.sym 30068 i_smi_a3$SB_IO_IN
.sym 30069 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 30070 w_rx_data[2]
.sym 30074 lvds_rx_09_inst.o_fifo_data[31]
.sym 30075 w_rx_24_fifo_data[31]
.sym 30076 i_smi_a3$SB_IO_IN
.sym 30077 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 30078 w_rx_data[1]
.sym 30086 w_rx_24_fifo_data[27]
.sym 30090 w_rx_24_fifo_data[25]
.sym 30094 lvds_rx_09_inst.o_fifo_data[28]
.sym 30098 w_rx_24_fifo_data[28]
.sym 30102 lvds_rx_09_inst.o_fifo_data[24]
.sym 30106 lvds_rx_09_inst.o_fifo_data[26]
.sym 30110 w_rx_24_fifo_data[29]
.sym 30129 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 30142 w_rx_data[4]
.sym 30213 i_rst_b$SB_IO_IN
.sym 30264 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_I3[1]
.sym 30265 rx_fifo.rd_addr[5]
.sym 30270 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 30271 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 30272 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 30273 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 30274 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 30275 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 30276 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 30277 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 30278 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 30279 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 30280 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 30281 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 30286 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 30287 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 30288 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 30289 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 30290 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 30291 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 30292 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 30293 io_pmod[4]$SB_IO_IN
.sym 30299 rx_fifo.wr_addr_gray_rd_r[5]
.sym 30300 rx_fifo.rd_addr[5]
.sym 30301 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 30306 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 30310 rx_fifo.wr_addr_gray_rd[1]
.sym 30316 rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 30317 rx_fifo.rd_addr[2]
.sym 30318 rx_fifo.wr_addr_gray[0]
.sym 30327 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 30328 rx_fifo.rd_addr[1]
.sym 30329 rx_fifo.rd_addr[2]
.sym 30330 rx_fifo.wr_addr_gray_rd[0]
.sym 30335 rx_fifo.rd_addr[0]
.sym 30336 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 30337 rx_fifo.rd_addr[1]
.sym 30339 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 30340 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 30341 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 30342 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 30343 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 30344 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 30345 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 30346 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 30347 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 30348 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 30349 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 30350 smi_ctrl_ins.w_fifo_pull_trigger
.sym 30358 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30359 spi_if_ins.state_if[0]
.sym 30360 spi_if_ins.state_if[1]
.sym 30361 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 30362 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30363 spi_if_ins.state_if[1]
.sym 30364 spi_if_ins.state_if[0]
.sym 30365 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 30366 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 30367 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 30368 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 30369 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 30372 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30373 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30376 spi_if_ins.state_if[0]
.sym 30377 spi_if_ins.state_if[1]
.sym 30379 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30380 spi_if_ins.state_if[0]
.sym 30381 spi_if_ins.state_if[1]
.sym 30382 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30383 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30384 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 30385 i_rst_b$SB_IO_IN
.sym 30386 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30387 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 30388 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I0_I2[2]
.sym 30389 i_rst_b$SB_IO_IN
.sym 30391 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 30392 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30393 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30395 w_debug_smi_test
.sym 30396 smi_ctrl_ins.int_cnt[4]
.sym 30397 smi_ctrl_ins.int_cnt[3]
.sym 30399 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 30400 i_rst_b$SB_IO_IN
.sym 30401 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 30402 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30406 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 30407 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 30408 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 30409 i_rst_b$SB_IO_IN
.sym 30411 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 30412 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I0_O[1]
.sym 30413 i_rst_b$SB_IO_IN
.sym 30415 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 30416 i_rst_b$SB_IO_IN
.sym 30417 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 30421 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 30429 i_rst_b$SB_IO_IN
.sym 30434 spi_if_ins.w_rx_data[2]
.sym 30438 spi_if_ins.w_rx_data[4]
.sym 30442 w_ioc[1]
.sym 30443 w_ioc[4]
.sym 30444 w_ioc[3]
.sym 30445 w_ioc[2]
.sym 30452 spi_if_ins.w_rx_data[5]
.sym 30453 spi_if_ins.w_rx_data[6]
.sym 30455 w_ioc[2]
.sym 30456 w_ioc[4]
.sym 30457 w_ioc[3]
.sym 30458 spi_if_ins.w_rx_data[3]
.sym 30462 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 30467 w_ioc[0]
.sym 30468 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E_SB_LUT4_O_I1[2]
.sym 30469 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 30476 spi_if_ins.w_rx_data[5]
.sym 30477 spi_if_ins.w_rx_data[6]
.sym 30480 spi_if_ins.w_rx_data[6]
.sym 30481 spi_if_ins.w_rx_data[5]
.sym 30482 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 30483 i_rst_b$SB_IO_IN
.sym 30484 w_cs[2]
.sym 30485 w_fetch
.sym 30488 spi_if_ins.w_rx_data[5]
.sym 30489 spi_if_ins.w_rx_data[6]
.sym 30496 w_ioc[1]
.sym 30497 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E_SB_LUT4_O_I1[2]
.sym 30499 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 30500 w_tx_data_io[2]
.sym 30501 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 30502 rx_fifo.mem_i.0.1_RDATA_3[0]
.sym 30503 rx_fifo.mem_i.0.1_RDATA_3[1]
.sym 30504 smi_ctrl_ins.int_cnt[4]
.sym 30505 smi_ctrl_ins.int_cnt[3]
.sym 30506 w_tx_data_smi[1]
.sym 30507 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 30508 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 30509 w_tx_data_io[1]
.sym 30511 i_rst_b$SB_IO_IN
.sym 30512 w_cs[1]
.sym 30513 w_fetch
.sym 30518 w_cs[1]
.sym 30519 w_cs[3]
.sym 30520 w_cs[0]
.sym 30521 w_cs[2]
.sym 30524 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 30525 w_tx_data_io[3]
.sym 30527 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E_SB_LUT4_O_I1[2]
.sym 30528 w_cs[0]
.sym 30529 w_fetch
.sym 30531 w_ioc[1]
.sym 30532 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E_SB_LUT4_O_I1[2]
.sym 30533 w_ioc[0]
.sym 30536 i_button_SB_LUT4_I1_O[0]
.sym 30537 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 30538 io_ctrl_ins.led0_state_SB_LUT4_I1_O[0]
.sym 30539 i_button_SB_LUT4_I1_O[0]
.sym 30540 io_ctrl_ins.led0_state_SB_LUT4_I1_O[2]
.sym 30541 io_ctrl_ins.led0_state_SB_LUT4_I1_O[3]
.sym 30542 w_tx_data_smi[0]
.sym 30543 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 30544 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 30545 w_tx_data_io[0]
.sym 30547 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E_SB_LUT4_O_I1[2]
.sym 30548 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 30549 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[1]
.sym 30554 o_led1$SB_IO_OUT
.sym 30555 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 30556 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 30557 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 30563 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E_SB_LUT4_O_I1[2]
.sym 30564 w_ioc[1]
.sym 30565 w_ioc[0]
.sym 30566 w_rx_data[7]
.sym 30570 io_ctrl_ins.o_pmod[2]
.sym 30571 o_shdn_tx_lna$SB_IO_OUT
.sym 30572 w_ioc[0]
.sym 30573 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 30574 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 30575 o_led0$SB_IO_OUT
.sym 30576 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 30577 io_ctrl_ins.debug_mode[0]
.sym 30578 w_rx_data[5]
.sym 30582 w_fetch
.sym 30583 w_cs[1]
.sym 30584 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 30585 w_load
.sym 30601 io_ctrl_ins.rf_mode[2]
.sym 30608 io_ctrl_ins.debug_mode[0]
.sym 30609 io_ctrl_ins.debug_mode[1]
.sym 30612 io_ctrl_ins.debug_mode[1]
.sym 30613 io_ctrl_ins.debug_mode_SB_LUT4_I0_O[1]
.sym 30614 w_rx_data[0]
.sym 30618 io_ctrl_ins.debug_mode[0]
.sym 30619 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30620 io_ctrl_ins.rf_mode[2]
.sym 30621 i_rst_b$SB_IO_IN
.sym 30622 w_rx_data[1]
.sym 30630 w_rx_data[1]
.sym 30634 io_ctrl_ins.o_pmod[1]
.sym 30635 o_shdn_rx_lna$SB_IO_OUT
.sym 30636 w_ioc[0]
.sym 30637 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 30638 io_ctrl_ins.o_pmod[0]
.sym 30639 io_ctrl_ins.mixer_en_state
.sym 30640 w_ioc[0]
.sym 30641 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 30642 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30643 io_ctrl_ins.rf_mode[0]
.sym 30644 io_ctrl_ins.rf_mode[2]
.sym 30645 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30646 w_rx_data[7]
.sym 30650 w_rx_data[2]
.sym 30654 w_rx_data[0]
.sym 30666 io_ctrl_ins.rf_pin_state[0]
.sym 30667 io_ctrl_ins.rf_mode[2]
.sym 30668 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30669 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30671 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30672 io_ctrl_ins.rf_pin_state[6]
.sym 30673 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 30675 io_ctrl_ins.rf_pin_state[1]
.sym 30676 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30677 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30679 io_ctrl_ins.rf_pin_state[7]
.sym 30680 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30681 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 30686 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30687 io_ctrl_ins.rf_mode[2]
.sym 30688 io_ctrl_ins.rf_pin_state[2]
.sym 30689 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30784 i_rst_b$SB_IO_IN
.sym 30785 i_smi_soe_se$SB_IO_IN
.sym 30794 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 30801 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 30814 i_mosi$SB_IO_IN
.sym 30818 spi_if_ins.spi.r_rx_byte[0]
.sym 30846 spi_if_ins.spi.r_rx_byte[7]
.sym 30874 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 30882 spi_if_ins.spi.r_rx_byte[6]
.sym 30886 spi_if_ins.spi.r_rx_byte[5]
.sym 30894 spi_if_ins.spi.r_rx_byte[2]
.sym 30898 spi_if_ins.spi.r_rx_byte[4]
.sym 30902 spi_if_ins.spi.r_rx_byte[3]
.sym 30906 spi_if_ins.spi.r_rx_byte[1]
.sym 30914 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 30919 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 30920 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30921 i_rst_b$SB_IO_IN
.sym 30925 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 30926 spi_if_ins.w_rx_data[2]
.sym 30938 spi_if_ins.w_rx_data[1]
.sym 30951 w_fetch
.sym 30952 w_cs[0]
.sym 30953 w_load
.sym 30957 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 30959 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 30960 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I2[1]
.sym 30961 w_ioc[0]
.sym 30962 spi_if_ins.w_rx_data[1]
.sym 30966 spi_if_ins.w_rx_data[0]
.sym 30982 spi_if_ins.w_rx_data[6]
.sym 30986 spi_if_ins.w_rx_data[3]
.sym 30990 spi_if_ins.w_rx_data[5]
.sym 30994 spi_if_ins.w_rx_data[4]
.sym 30998 spi_if_ins.w_rx_data[0]
.sym 31006 w_cs[1]
.sym 31007 w_cs[2]
.sym 31008 w_cs[3]
.sym 31009 w_cs[0]
.sym 31010 r_tx_data[6]
.sym 31014 r_tx_data[1]
.sym 31018 r_tx_data[0]
.sym 31022 w_cs[1]
.sym 31023 w_cs[2]
.sym 31024 w_cs[0]
.sym 31025 w_cs[3]
.sym 31026 r_tx_data[2]
.sym 31030 w_cs[1]
.sym 31031 w_cs[2]
.sym 31032 w_cs[3]
.sym 31033 w_cs[0]
.sym 31036 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 31037 i_rst_b$SB_IO_IN
.sym 31038 w_cs[2]
.sym 31039 w_cs[3]
.sym 31040 w_cs[0]
.sym 31041 w_cs[1]
.sym 31053 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 31054 io_pmod[3]$SB_IO_IN
.sym 31066 w_fetch
.sym 31067 w_cs[1]
.sym 31068 i_rst_b$SB_IO_IN
.sym 31069 w_load
.sym 31070 io_pmod[4]$SB_IO_IN
.sym 31076 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[0]
.sym 31077 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[1]
.sym 31078 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 31079 i_config[1]$SB_IO_IN
.sym 31080 i_button_SB_LUT4_I1_O[0]
.sym 31081 io_ctrl_ins.pmod_dir_state[4]
.sym 31083 w_ioc[0]
.sym 31084 w_ioc[1]
.sym 31085 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E_SB_LUT4_O_I1[2]
.sym 31087 w_ioc[1]
.sym 31088 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E_SB_LUT4_O_I1[2]
.sym 31089 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 31090 w_ioc[1]
.sym 31091 w_ioc[0]
.sym 31092 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E_SB_LUT4_O_I1[2]
.sym 31093 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 31094 io_ctrl_ins.rf_mode[2]
.sym 31095 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 31096 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 31097 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 31100 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 31101 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 31102 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31103 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 31104 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 31105 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 31107 w_ioc[0]
.sym 31108 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 31109 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 31112 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 31113 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 31115 io_ctrl_ins.pmod_dir_state[6]
.sym 31116 i_button_SB_LUT4_I1_O[0]
.sym 31117 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 31118 i_config[2]$SB_IO_IN
.sym 31119 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 31120 i_button_SB_LUT4_I1_O[0]
.sym 31121 io_ctrl_ins.pmod_dir_state[5]
.sym 31123 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 31124 i_config[3]$SB_IO_IN
.sym 31125 io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 31127 i_button$SB_IO_IN
.sym 31128 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 31129 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.sym 31131 i_button_SB_LUT4_I1_O[0]
.sym 31132 i_button_SB_LUT4_I1_O[1]
.sym 31133 i_button_SB_LUT4_I1_O[2]
.sym 31134 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 31135 i_config[0]$SB_IO_IN
.sym 31136 i_button_SB_LUT4_I1_O[0]
.sym 31137 io_ctrl_ins.pmod_dir_state[3]
.sym 31138 w_rx_data[3]
.sym 31142 io_ctrl_ins.o_pmod[3]
.sym 31143 o_tr_vc2$SB_IO_OUT
.sym 31144 w_ioc[0]
.sym 31145 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 31146 w_rx_data[1]
.sym 31151 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 31152 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 31153 w_ioc[0]
.sym 31154 io_ctrl_ins.o_pmod[7]
.sym 31155 o_rx_h_tx_l$SB_IO_OUT
.sym 31156 w_ioc[0]
.sym 31157 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 31158 w_rx_data[0]
.sym 31165 o_rx_h_tx_l_b$SB_IO_OUT
.sym 31166 w_rx_data[7]
.sym 31172 io_ctrl_ins.rf_mode[0]
.sym 31173 io_ctrl_ins.rf_mode[2]
.sym 31178 w_rx_data[6]
.sym 31284 spi_if_ins.spi.r3_rx_done
.sym 31285 spi_if_ins.spi.r2_rx_done
.sym 31294 spi_if_ins.spi.r2_rx_done
.sym 31298 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31302 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31306 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31310 i_mosi$SB_IO_IN
.sym 31314 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31322 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31326 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31330 spi_if_ins.spi.SCKr[0]
.sym 31342 i_sck$SB_IO_IN
.sym 31346 spi_if_ins.spi.SCKr[1]
.sym 31360 i_ss$SB_IO_IN
.sym 31361 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 31366 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31374 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31378 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31386 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31390 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31394 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 31404 i_ss$SB_IO_IN
.sym 31405 spi_if_ins.r_tx_data_valid
.sym 31409 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31427 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 31431 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 31432 $PACKER_VCC_NET
.sym 31435 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31436 $PACKER_VCC_NET
.sym 31437 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31439 spi_if_ins.spi.SCKr[2]
.sym 31440 spi_if_ins.spi.SCKr[1]
.sym 31441 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31442 spi_if_ins.spi.SCKr[2]
.sym 31443 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 31444 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31445 spi_if_ins.spi.SCKr[1]
.sym 31447 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 31448 $PACKER_VCC_NET
.sym 31449 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 31453 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 31467 spi_if_ins.spi.r_tx_byte[3]
.sym 31468 spi_if_ins.spi.r_tx_byte[7]
.sym 31469 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31470 spi_if_ins.r_tx_byte[7]
.sym 31474 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 31475 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 31476 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 31477 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 31479 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 31480 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 31481 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31482 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 31483 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 31484 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 31485 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 31490 spi_if_ins.r_tx_byte[4]
.sym 31494 spi_if_ins.spi.r_tx_byte[1]
.sym 31495 spi_if_ins.spi.r_tx_byte[5]
.sym 31496 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31497 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 31502 spi_if_ins.r_tx_byte[3]
.sym 31506 spi_if_ins.spi.r_tx_byte[0]
.sym 31507 spi_if_ins.spi.r_tx_byte[4]
.sym 31508 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 31509 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31510 spi_if_ins.r_tx_byte[2]
.sym 31514 spi_if_ins.r_tx_byte[6]
.sym 31519 spi_if_ins.spi.r_tx_byte[2]
.sym 31520 spi_if_ins.spi.r_tx_byte[6]
.sym 31521 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31538 spi_if_ins.r_tx_byte[1]
.sym 31542 spi_if_ins.r_tx_byte[5]
.sym 31546 spi_if_ins.r_tx_byte[0]
.sym 31567 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 31568 w_tx_data_io[5]
.sym 31569 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 31572 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 31573 w_tx_data_io[6]
.sym 31579 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 31580 w_tx_data_io[7]
.sym 31581 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 31584 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 31585 w_tx_data_io[4]
.sym 31590 w_rx_data[3]
.sym 31594 w_rx_data[4]
.sym 31610 w_rx_data[6]
.sym 31618 w_rx_data[2]
.sym 31622 w_rx_data[4]
.sym 31630 io_ctrl_ins.o_pmod[6]
.sym 31631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 31632 w_ioc[0]
.sym 31633 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 31634 w_rx_data[6]
.sym 31638 io_ctrl_ins.o_pmod[4]
.sym 31639 o_tr_vc1_b$SB_IO_OUT
.sym 31640 w_ioc[0]
.sym 31641 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 31642 w_rx_data[5]
.sym 31646 io_ctrl_ins.o_pmod[5]
.sym 31647 o_tr_vc1$SB_IO_OUT
.sym 31648 w_ioc[0]
.sym 31649 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 31654 w_rx_data[4]
.sym 31658 w_rx_data[3]
.sym 31678 w_rx_data[5]
.sym 31698 io_ctrl_ins.rf_pin_state[3]
.sym 31699 io_ctrl_ins.rf_mode[2]
.sym 31700 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31701 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31702 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31703 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31704 io_ctrl_ins.rf_pin_state[5]
.sym 31705 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31710 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31711 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31712 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31713 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31789 i_ss$SB_IO_IN
.sym 31797 i_ss$SB_IO_IN
.sym 31806 spi_if_ins.spi.r_rx_done
.sym 31810 i_ss$SB_IO_IN
.sym 31811 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31812 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31813 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31814 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 31823 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31824 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31825 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31942 w_rx_data[2]
.sym 31987 spi_if_ins.r_tx_byte[7]
.sym 31988 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 31989 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 32004 io_pmod[0]$SB_IO_IN
.sym 32005 i_rst_b$SB_IO_IN
.sym 32023 io_pmod[4]$SB_IO_IN
.sym 32024 smi_ctrl_ins.r_fifo_pull_1
.sym 32025 smi_ctrl_ins.r_fifo_pull
.sym 32026 smi_ctrl_ins.r_fifo_pull
.sym 32038 r_tx_data[4]
.sym 32046 r_tx_data[7]
.sym 32050 r_tx_data[3]
.sym 32058 r_tx_data[5]
.sym 32066 i_button_SB_LUT4_I1_O[0]
.sym 32323 spi_if_ins.spi.r_rx_bit_count[0]
.sym 32328 spi_if_ins.spi.r_rx_bit_count[1]
.sym 32332 spi_if_ins.spi.r_rx_bit_count[2]
.sym 32333 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 32345 spi_if_ins.spi.r_rx_bit_count[0]
.sym 32348 spi_if_ins.spi.r_rx_bit_count[1]
.sym 32349 spi_if_ins.spi.r_rx_bit_count[0]
.sym 32549 r_counter
.sym 32576 w_debug_smi_test
.sym 32577 io_pmod[4]$SB_IO_IN
.sym 32585 $io_pmod[2]$iobuf_i
