component Gate(out y: u8, out b: u7) {
    wire a: u8 = 25
    y := a
}


sim TestOr {
    // 2. Output wire
    wire a1: u8
    wire b1: u7

    Gate(a1, b1)

    cycle()
    
    assert(a1 == 25, "check1")
}

