
package veetpu.fp

import spinal.core._

case class FPConfig(
                exp_size    : Int,
                mant_size   : Int
                ) {

    def full_size = 1 + exp_size + mant_size

    def bias = (1<<(exp_size-1))-1
}

object FP {
    def apply(exp_size: Int, mant_size: Int) : FP = FP(FPConfig(exp_size, mant_size))
}

case class FP(c: FPConfig) extends Bundle {
    val sign    = Bool
    val exp     = UInt(c.exp_size bits)
    val mant    = UInt(c.mant_size bits)

    def is_zero() : Bool = {
        exp === 0
    }

    def is_nan(): Bool = {
        exp.andR && mant.orR
    }

    def is_infinite(): Bool = {
        exp.andR && !mant.orR
    }

    def set_zero() = {
        sign    := False
        exp     := 0
        mant    := 0
    }

    def abs() : FP = {
        val abs = FP(c)

        abs.sign := False
        abs.exp  := exp
        abs.mant := mant

        abs
    }

    def full_mant() : UInt = {
        mant.resize(c.mant_size+1) | (1<<c.mant_size)
    }

    def toVec() : Bits = {
        sign ## exp.asBits ## mant.asBits
    }

    def fromVec(vec: Bits) = {
        sign    := vec(c.exp_size + c.mant_size)
        exp     := vec(c.mant_size, c.exp_size bits).asUInt
        mant    := vec(0, c.mant_size bits).asUInt
    }

    def fromDouble(d: Double) = {
        if (Fp64.exp(d) == 0){
            sign    := False
            exp     := U(0, c.exp_size bits)
            mant    := U(0, c.mant_size bits)
        }
        else{
            sign    := Bool((Fp64.sign(d) & 1) == 1)
            exp     := U(Fp64.exp(d)- Fp64.bias + c.bias, c.exp_size bits)
            mant    := U(Fp64.mant(d) >> (Fp64.mant_bits - c.mant_size), c.mant_size bits)
        }
    }

    def init() : FP = {
        sign init(False)
        exp  init(0)
        mant init(0)
        this
    }
}

