// Seed: 202866887
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2,
    output logic id_3
);
  assign id_3 = 1;
  always @(negedge 1 or negedge id_2) begin
    if (1'b0) id_4(id_0);
    else if (1) begin
      id_1 = (1);
    end
  end
endmodule
