PPA Report for sync_enable_clock_gate.v (Module: sync_enable_clock_gate)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 1
FF Count: 1
IO Count: 3
Cell Count: 14

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 194.46 MHz
End-to-End Path Delay: 4.819 ns
Reg-to-Reg Critical Path Delay: 1.639 ns

POWER METRICS:
-------------
Total Power Consumption: 0.454 W
