verilog xil_defaultlib --include "../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ipshared/ec67/hdl" --include "../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ipshared/02c8/hdl/verilog" --include "../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ipshared/1313/hdl" --include "../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ipshared/0ab1/hdl" --include "../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ipshared/e2dd/hdl/verilog" --include "../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ipshared/6180/hdl/verilog" --include "../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ipshared/a08d/hdl/verilog" --include "../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ipshared/6851/hdl/verilog" --include "../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ipshared/82bb/hdl/verilog" \
"../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ip/AXI_DMA_LWIP_processing_system7_0_0/sim/AXI_DMA_LWIP_processing_system7_0_0.v" \
"../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ip/AXI_DMA_LWIP_axis_data_fifo_0_0/sim/AXI_DMA_LWIP_axis_data_fifo_0_0.v" \

sv xil_defaultlib --include "../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ipshared/ec67/hdl" --include "../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ipshared/02c8/hdl/verilog" --include "../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ipshared/1313/hdl" --include "../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ipshared/0ab1/hdl" --include "../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ipshared/e2dd/hdl/verilog" --include "../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ipshared/6180/hdl/verilog" --include "../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ipshared/a08d/hdl/verilog" --include "../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ipshared/6851/hdl/verilog" --include "../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ipshared/82bb/hdl/verilog" \
"../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ip/AXI_DMA_LWIP_axi_smc_0/bd_0/ip/ip_5/sim/bd_bd24_s00a2s_0.sv" \
"../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ip/AXI_DMA_LWIP_axi_smc_0/bd_0/ip/ip_9/sim/bd_bd24_m00s2a_0.sv" \
"../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ip/AXI_DMA_LWIP_axi_smc_0/bd_0/ip/ip_10/sim/bd_bd24_m00e_0.sv" \
"../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ip/AXI_DMA_LWIP_axi_smc_0/bd_0/ip/ip_6/sim/bd_bd24_sawn_0.sv" \
"../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ip/AXI_DMA_LWIP_axi_smc_0/bd_0/ip/ip_7/sim/bd_bd24_swn_0.sv" \
"../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ip/AXI_DMA_LWIP_axi_smc_0/bd_0/ip/ip_8/sim/bd_bd24_sbn_0.sv" \
"../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ip/AXI_DMA_LWIP_axi_smc_0/bd_0/ip/ip_2/sim/bd_bd24_s00mmu_0.sv" \
"../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ip/AXI_DMA_LWIP_axi_smc_0/bd_0/ip/ip_3/sim/bd_bd24_s00tr_0.sv" \
"../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ip/AXI_DMA_LWIP_axi_smc_0/bd_0/ip/ip_4/sim/bd_bd24_s00sic_0.sv" \

verilog xil_defaultlib --include "../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ipshared/ec67/hdl" --include "../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ipshared/02c8/hdl/verilog" --include "../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ipshared/1313/hdl" --include "../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ipshared/0ab1/hdl" --include "../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ipshared/e2dd/hdl/verilog" --include "../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ipshared/6180/hdl/verilog" --include "../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ipshared/a08d/hdl/verilog" --include "../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ipshared/6851/hdl/verilog" --include "../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ipshared/82bb/hdl/verilog" \
"../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ip/AXI_DMA_LWIP_axi_smc_0/bd_0/ip/ip_0/sim/bd_bd24_one_0.v" \
"../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ip/AXI_DMA_LWIP_axi_smc_0/bd_0/sim/bd_bd24.v" \
"../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ip/AXI_DMA_LWIP_axi_smc_0/sim/AXI_DMA_LWIP_axi_smc_0.v" \
"../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ip/AXI_DMA_LWIP_system_ila_0_0/bd_0/ip/ip_0/sim/bd_983d_ila_lib_0.v" \
"../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ip/AXI_DMA_LWIP_system_ila_0_0/bd_0/ip/ip_1/bd_983d_g_inst_0_gigantic_mux.v" \
"../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ip/AXI_DMA_LWIP_system_ila_0_0/bd_0/ip/ip_1/sim/bd_983d_g_inst_0.v" \
"../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ip/AXI_DMA_LWIP_system_ila_0_0/bd_0/sim/bd_983d.v" \
"../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ip/AXI_DMA_LWIP_system_ila_0_0/sim/AXI_DMA_LWIP_system_ila_0_0.v" \
"../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/ip/AXI_DMA_LWIP_auto_pc_0/sim/AXI_DMA_LWIP_auto_pc_0.v" \
"../../../../AXI_DMA_LWIP.srcs/sources_1/bd/AXI_DMA_LWIP/sim/AXI_DMA_LWIP.v" \

verilog xil_defaultlib "glbl.v"

nosort
