
---------- Begin Simulation Statistics ----------
final_tick                               136997131000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 119215                       # Simulator instruction rate (inst/s)
host_mem_usage                                 659964                       # Number of bytes of host memory used
host_op_rate                                   130449                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   838.82                       # Real time elapsed on the host
host_tick_rate                              163321430                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109423148                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.136997                       # Number of seconds simulated
sim_ticks                                136997131000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109423148                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.369971                       # CPI: cycles per instruction
system.cpu.discardedOps                        459951                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        19058504                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.729942                       # IPC: instructions per cycle
system.cpu.numCycles                        136997131                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72978377     66.69%     66.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                 567877      0.52%     67.21% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241132      0.22%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154494      0.14%     67.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120566      0.11%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44506      0.04%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166276      0.15%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::MemRead               20628136     18.85%     86.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14521784     13.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109423148                       # Class of committed instruction
system.cpu.tickCycles                       117938627                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        38058                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         84622                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        45171                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1255002                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          843                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2511359                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            849                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20308496                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16251953                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80944                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8730245                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8728914                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.984754                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1049250                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                325                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433613                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             299766                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133847                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1034                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35522576                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35522576                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35525852                       # number of overall hits
system.cpu.dcache.overall_hits::total        35525852                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       131901                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         131901                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       131968                       # number of overall misses
system.cpu.dcache.overall_misses::total        131968                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8108632000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8108632000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8108632000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8108632000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35654477                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35654477                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35657820                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35657820                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003699                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003699                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003701                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003701                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61475.136656                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61475.136656                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61443.925800                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61443.925800                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        77889                       # number of writebacks
system.cpu.dcache.writebacks::total             77889                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        25437                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        25437                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        25437                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        25437                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       106464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       106464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       106527                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       106527                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6444409000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6444409000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6447404000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6447404000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002986                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002986                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002987                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002987                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60531.343928                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60531.343928                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60523.660668                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60523.660668                       # average overall mshr miss latency
system.cpu.dcache.replacements                 105505                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21343357                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21343357                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        69151                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         69151                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2503238000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2503238000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21412508                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21412508                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003229                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003229                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36199.592197                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36199.592197                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5722                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5722                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        63429                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        63429                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2194489000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2194489000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34597.565782                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34597.565782                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14179219                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14179219                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        62750                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        62750                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5605394000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5605394000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14241969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14241969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004406                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004406                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 89328.988048                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89328.988048                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        19715                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19715                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        43035                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        43035                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4249920000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4249920000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003022                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003022                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 98754.966887                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 98754.966887                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3276                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3276                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           67                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           67                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.020042                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.020042                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           63                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           63                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2995000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2995000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.018845                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.018845                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 47539.682540                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 47539.682540                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89005                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89005                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       120000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       120000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89007                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89007                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000022                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000022                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        60000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        60000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       116000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       116000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        58000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        58000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 136997131000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.772573                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35810392                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            106529                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            336.156277                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.772573                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996848                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996848                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          772                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35942362                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35942362                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 136997131000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 136997131000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 136997131000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49137666                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17054185                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9716263                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     26344900                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26344900                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26344900                       # number of overall hits
system.cpu.icache.overall_hits::total        26344900                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1149833                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1149833                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1149833                       # number of overall misses
system.cpu.icache.overall_misses::total       1149833                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  30026649000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  30026649000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  30026649000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  30026649000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27494733                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27494733                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27494733                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27494733                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.041820                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.041820                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.041820                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.041820                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26113.921761                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26113.921761                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26113.921761                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26113.921761                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1149492                       # number of writebacks
system.cpu.icache.writebacks::total           1149492                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1149833                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1149833                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1149833                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1149833                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  27726983000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  27726983000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  27726983000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  27726983000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.041820                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.041820                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.041820                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.041820                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24113.921761                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24113.921761                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24113.921761                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24113.921761                       # average overall mshr miss latency
system.cpu.icache.replacements                1149492                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26344900                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26344900                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1149833                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1149833                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  30026649000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  30026649000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27494733                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27494733                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.041820                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.041820                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26113.921761                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26113.921761                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1149833                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1149833                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  27726983000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  27726983000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.041820                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.041820                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24113.921761                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24113.921761                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 136997131000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           340.755906                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27494733                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1149833                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             23.911936                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   340.755906                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.665539                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.665539                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          341                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          322                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.666016                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28644566                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28644566                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 136997131000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 136997131000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 136997131000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 136997131000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109423148                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              1149299                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                60488                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1209787                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1149299                       # number of overall hits
system.l2.overall_hits::.cpu.data               60488                       # number of overall hits
system.l2.overall_hits::total                 1209787                       # number of overall hits
system.l2.demand_misses::.cpu.inst                534                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              46041                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46575                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               534                       # number of overall misses
system.l2.overall_misses::.cpu.data             46041                       # number of overall misses
system.l2.overall_misses::total                 46575                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52286000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4814677000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4866963000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52286000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4814677000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4866963000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1149833                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           106529                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1256362                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1149833                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          106529                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1256362                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000464                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.432192                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.037071                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000464                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.432192                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.037071                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97913.857678                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104573.684325                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104497.326892                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97913.857678                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104573.684325                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104497.326892                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37681                       # number of writebacks
system.l2.writebacks::total                     37681                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           534                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         46036                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46570                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          534                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        46036                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46570                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     41606000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3893545000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3935151000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     41606000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3893545000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3935151000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000464                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.432145                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.037067                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000464                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.432145                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.037067                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77913.857678                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84576.092623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84499.699377                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77913.857678                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84576.092623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84499.699377                       # average overall mshr miss latency
system.l2.replacements                          38803                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        77889                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            77889                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        77889                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        77889                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1105142                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1105142                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1105142                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1105142                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           98                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            98                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              4243                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4243                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38792                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38792                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4015227000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4015227000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         43035                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             43035                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.901406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.901406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 103506.573520                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103506.573520                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3239387000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3239387000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.901406                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.901406                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83506.573520                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83506.573520                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1149299                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1149299                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          534                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              534                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52286000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52286000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1149833                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1149833                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000464                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000464                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97913.857678                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97913.857678                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          534                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          534                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     41606000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41606000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000464                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000464                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77913.857678                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77913.857678                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         56245                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             56245                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7249                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7249                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    799450000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    799450000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        63494                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         63494                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.114168                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.114168                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 110284.177128                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110284.177128                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7244                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7244                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    654158000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    654158000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.114090                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.114090                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90303.423523                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90303.423523                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 136997131000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8006.552791                       # Cycle average of tags in use
system.l2.tags.total_refs                     2466085                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46995                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     52.475476                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      53.920148                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        54.683039                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7897.949604                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006582                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006675                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.964105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977362                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5825                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4979371                       # Number of tag accesses
system.l2.tags.data_accesses                  4979371                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 136997131000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     37681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       534.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     46021.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004043248750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2108                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2108                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              165385                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35620                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46570                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37681                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46570                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37681                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     15                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.70                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46570                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37681                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.083017                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.181236                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    148.664953                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2105     99.86%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2108                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.866224                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.850935                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.722634                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              236     11.20%     11.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.05%     11.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1681     79.74%     90.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              189      8.97%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2108                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2980480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2411584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     21.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     17.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  136995753000                       # Total gap between requests
system.mem_ctrls.avgGap                    1626043.05                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        34176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2945344                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2410368                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 249465.078213937202                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 21499311.543976787478                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 17594295.460099820048                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          534                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        46036                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        37681                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     14197250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1527128750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3112717933000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26586.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33172.49                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  82607094.64                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        34176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2946304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2980480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        34176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        34176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2411584                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2411584                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          534                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        46036                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          46570                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        37681                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         37681                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       249465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     21506319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         21755784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       249465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       249465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     17603172                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        17603172                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     17603172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       249465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     21506319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        39358956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                46555                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               37662                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2918                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2849                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2927                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2930                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2950                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2798                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2925                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2997                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2911                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2978                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2934                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2950                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2364                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2302                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2339                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2337                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2382                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2390                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2455                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2321                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2361                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2301                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2401                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2306                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2391                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               668419750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             232775000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1541326000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14357.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33107.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               18062                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              27344                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            38.80                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.60                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        38810                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   138.877197                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    97.423064                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   175.315613                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        25718     66.27%     66.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7734     19.93%     86.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2267      5.84%     92.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1199      3.09%     95.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          452      1.16%     96.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          308      0.79%     97.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          281      0.72%     97.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          291      0.75%     98.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          560      1.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        38810                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2979520                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2410368                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               21.748777                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               17.594295                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.31                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               53.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 136997131000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       139401360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        74089785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      165355260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      97754940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10813976160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  26095072530                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  30632100480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   68017750515                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   496.490328                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  79368288500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4574440000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  53054402500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       137709180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        73194165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      167047440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      98840700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10813976160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26414643030                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  30362988480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   68068399155                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   496.860034                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  78662069750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4574440000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  53760621250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 136997131000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7778                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37681                       # Transaction distribution
system.membus.trans_dist::CleanEvict              371                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38792                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38792                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7778                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       131192                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 131192                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5392064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5392064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46570                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46570    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46570                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 136997131000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           235346000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          251722750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1213327                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       115570                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1149492                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           28738                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            43035                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           43035                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1149833                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        63494                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      3449158                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       318563                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3767721                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    147156800                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     11802752                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              158959552                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           38803                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2411584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1295165                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.035541                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.185167                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1249140     96.45%     96.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  46019      3.55%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1295165                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 136997131000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         4966121000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3449530968                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         319600986                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
