
---------- Begin Simulation Statistics ----------
final_tick                                 8135905000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  20834                       # Simulator instruction rate (inst/s)
host_mem_usage                                5127624                       # Number of bytes of host memory used
host_op_rate                                    20845                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    37.42                       # Real time elapsed on the host
host_tick_rate                              217383394                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      779640                       # Number of instructions simulated
sim_ops                                        780037                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008135                       # Number of seconds simulated
sim_ticks                                  8134795000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.528677                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   41739                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                43240                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                139                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               936                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             59138                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  4                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              30                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               26                       # Number of indirect misses.
system.cpu.branchPred.lookups                  108677                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15130                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4780025                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   406534                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               865                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     103125                       # Number of branches committed
system.cpu.commit.bw_lim_events                 26753                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               2                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           19019                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               779604                       # Number of instructions committed
system.cpu.commit.committedOps                 779993                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      7729248                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.100914                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.615533                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      7357850     95.19%     95.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       209338      2.71%     97.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        88098      1.14%     99.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        19682      0.25%     99.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        21654      0.28%     99.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2133      0.03%     99.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2072      0.03%     99.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1668      0.02%     99.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        26753      0.35%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7729248                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                14616                       # Number of function calls committed.
system.cpu.commit.int_insts                    720686                       # Number of committed integer instructions.
system.cpu.commit.loads                         79918                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           629306     80.68%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1850      0.24%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           79918     10.25%     91.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          68919      8.84%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            779993                       # Class of committed instruction
system.cpu.commit.refs                         148837                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      779604                       # Number of Instructions Simulated
system.cpu.committedOps                        779993                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              20.869044                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        20.869044                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               5682881                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    71                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                41240                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 801762                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1921352                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     74693                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    867                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   220                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 52352                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      108677                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    102471                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2462719                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   886                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         806382                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 3823                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    1876                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.006680                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            5264665                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              56873                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.049564                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            7732145                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.104419                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.792239                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7572989     97.94%     97.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    10477      0.14%     98.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    12331      0.16%     98.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     6254      0.08%     98.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    63832      0.83%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     4429      0.06%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     5889      0.08%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     6881      0.09%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    49063      0.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7732145                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         8537445                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  872                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   106211                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.093022                       # Inst execution rate
system.cpu.iew.exec_refs                       876925                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      69191                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5213568                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 82919                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  8                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               271                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                71266                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              799029                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                807734                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               363                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1513429                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   8100                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 28803                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    867                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 59441                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            26                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       727816                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3003                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2347                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          577                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            295                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1014035                       # num instructions consuming a value
system.cpu.iew.wb_count                        785613                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.549649                       # average fanout of values written-back
system.cpu.iew.wb_producers                    557363                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.048287                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1513429                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1710753                       # number of integer regfile reads
system.cpu.int_regfile_writes                  525726                       # number of integer regfile writes
system.cpu.ipc                               0.047918                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.047918                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                634916     41.94%     41.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1851      0.12%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               807820     53.36%     95.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               69205      4.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1513792                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      138324                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.091376                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3134      2.27%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 135136     97.70%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    54      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1652116                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10898083                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       785613                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            818065                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     799021                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1513792                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   8                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           19036                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                30                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              5                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        63377                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7732145                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.195779                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.760447                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7090760     91.70%     91.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              255440      3.30%     95.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              128789      1.67%     96.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               57432      0.74%     97.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              178475      2.31%     99.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               13660      0.18%     99.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                6969      0.09%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 496      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 124      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7732145                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.093044                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                82919                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               71266                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9040535                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      6                       # number of misc regfile writes
system.cpu.numCycles                         16269590                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 5449737                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                928550                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 220202                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1941351                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  24321                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    38                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               3647099                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 800242                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              948012                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    100380                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                      5                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    867                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                237079                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    19463                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1091896                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2731                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  4                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    348062                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              4                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      8501492                       # The number of ROB reads
system.cpu.rob.rob_writes                     1600921                       # The number of ROB writes
system.cpu.timesIdled                          132494                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq             182382                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            182383                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             68705                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            68705                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       204943                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       297232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                502175                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      6558208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       593364                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                7151572                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           251118                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 251118    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             251118                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          159925799                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         114263500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         153708000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.9                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              183405                       # Transaction distribution
system.membus.trans_dist::ReadResp             183406                       # Transaction distribution
system.membus.trans_dist::WriteReq              69729                       # Transaction distribution
system.membus.trans_dist::WriteResp             69729                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port       209293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       292134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave          576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       502173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         4096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         4096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 506269                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          332                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port      6566320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       584560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave          288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7151508                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       131072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7282580                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            254841                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  254841    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              254841                       # Request fanout histogram
system.membus.reqLayer6.occupancy           266621177                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               3.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy              480500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              166000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           129210232                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6906000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy          741725495                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              9.1                       # Layer utilization (%)
system.acctest.dma.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         1024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.dma.dma::system.membus.slave[4]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.dma.dma::system.membus.slave[4]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         3969                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         3969    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         3969                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      9078500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy      6144000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.bytes_read::.acctest.convolution.system.acctest.convolution        65536                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::.acctest.dma        65536                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::total           131072                       # Number of bytes read from this memory
system.acctest.spm.bytes_written::.acctest.convolution.system.acctest.convolution        65536                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::.acctest.dma        65536                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::total        131072                       # Number of bytes written to this memory
system.acctest.spm.num_reads::.acctest.convolution.system.acctest.convolution        16384                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::.acctest.dma         2048                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::total             18432                       # Number of read requests responded to by this memory
system.acctest.spm.num_writes::.acctest.convolution.system.acctest.convolution        16384                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::.acctest.dma         2048                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::total            18432                       # Number of write requests responded to by this memory
system.acctest.spm.bw_read::.acctest.convolution.system.acctest.convolution      8056257                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::.acctest.dma      8056257                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::total            16112514                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.convolution.system.acctest.convolution      8056257                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.dma      8056257                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::total           16112514                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.convolution.system.acctest.convolution     16112514                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.dma     16112514                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::total           32225028                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq         2284                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp         2284                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         2100                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         2100                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.dma.pio          540                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::system.acctest.spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::total         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         8768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution.pio           18                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.dma.pio          270                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total          288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::system.acctest.spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::total       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total       131360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy        36000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer1.occupancy     10253052                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.reqLayer2.occupancy       444500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy       524000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer2.occupancy      8192000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer2.utilization          0.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      6558080                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         8176                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      6566256                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      6558080                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      6558080                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst       102470                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data         2176                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total       104646                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    806176431                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data      1005065                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      807181496                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    806176431                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    806176431                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    806176431                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data      1005065                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     807181496                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu.inst       102471                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data       148616                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total       251087                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu.inst   5201828498                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data   4935227000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total  10137055498                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50763.908794                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data 33207.911665                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 40372.681573                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu.inst       102471                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data        79911                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total       182382                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst   5201828498                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data   4935227000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total  10137055498                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50763.908794                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 61759.044437                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 55581.447171                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu.data        68705                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        68705                       # number of WriteReq MSHR uncacheable
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                            0                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         310308                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             375844                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.acctest.dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data       274252                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          339788                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           77498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               78522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data          68569                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              69593                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.dma        8056257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          38145768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              46202025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.dma       8056257                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         33713449                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             41769707                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.dma      16112514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         71859217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             87971731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.dma::samples      4096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     77244.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000468865000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          498                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          498                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              209785                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9875                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       78522                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      69593                       # Number of write requests accepted
system.mem_ctrls.readBursts                     79552                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    70617                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   8601                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 60228                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             69059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1118                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    440893505                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  354755000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1859913505                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6214.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26214.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       956                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    64863                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9403                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                    36                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 77377                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                    91                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  2048                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   12                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                68557                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 2048                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   68899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    957                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    369.395058                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   278.139613                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   194.204123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63           395      5.61%      5.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127         1299     18.45%     24.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191          416      5.91%     29.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           84      1.19%     31.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           97      1.38%     32.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383          120      1.70%     34.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447          117      1.66%     35.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511          356      5.06%     40.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575         4158     59.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7042                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          498                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     142.463855                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    134.609376                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    100.330719                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           276     55.42%     55.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          221     44.38%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.20%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           498                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          498                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.803213                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.863321                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     91.028051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-63            497     99.80%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::2048-2111            1      0.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           498                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2270432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  275232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  331520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  375844                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               339788                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       279.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        40.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     46.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     41.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8134689500                       # Total gap between requests
system.mem_ctrls.avgGap                      54921.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.dma        65536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       275952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.acctest.dma        64576                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data        33364                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.dma 8056257.102975551039                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 33922428.284916825593                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.dma 7938245.524318682961                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 4101394.073237248231                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.dma         2048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        77504                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data        68569                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.dma    159567000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1700346505                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.dma    853297000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data 211703141037                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.dma     77913.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     21938.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.dma    416648.93                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data   3087446.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy             12575325                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         6625113.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            83438376                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            9696960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy         50657100                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     334977631.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     19265882.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       517236388.500000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         63.583211                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    448279499                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    272350000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7415275501                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  83                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 83                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               166000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               83000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      8135905000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst       102471                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total       102471                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst   6793750000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total   6793750000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66299.245640                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66299.245640                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst       102471                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total       102471                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst   6793750000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total   6793750000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66299.245640                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66299.245640                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data       148616                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total       148616                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data   5934116000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   5934116000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 39929.186629                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 39929.186629                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data        79911                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total        79911                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data   5934116000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   5934116000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 74259.063208                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 74259.063208                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        68705                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        68705                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8135905000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 8135908000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  20797                       # Simulator instruction rate (inst/s)
host_mem_usage                                5128160                       # Number of bytes of host memory used
host_op_rate                                    20808                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    37.49                       # Real time elapsed on the host
host_tick_rate                              216998482                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      779642                       # Number of instructions simulated
sim_ops                                        780039                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008135                       # Number of seconds simulated
sim_ticks                                  8134798000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.528677                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   41739                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                43240                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                139                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               936                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             59138                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  4                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              30                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               26                       # Number of indirect misses.
system.cpu.branchPred.lookups                  108677                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15130                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4780028                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   406534                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               865                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     103125                       # Number of branches committed
system.cpu.commit.bw_lim_events                 26753                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               3                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           19019                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               779606                       # Number of instructions committed
system.cpu.commit.committedOps                 779995                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      7729254                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.100915                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.615533                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      7357855     95.19%     95.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       209338      2.71%     97.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        88099      1.14%     99.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        19682      0.25%     99.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        21654      0.28%     99.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2133      0.03%     99.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2072      0.03%     99.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1668      0.02%     99.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        26753      0.35%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7729254                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                14616                       # Number of function calls committed.
system.cpu.commit.int_insts                    720688                       # Number of committed integer instructions.
system.cpu.commit.loads                         79918                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           629308     80.68%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1850      0.24%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           79918     10.25%     91.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          68919      8.84%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            779995                       # Class of committed instruction
system.cpu.commit.refs                         148837                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      779606                       # Number of Instructions Simulated
system.cpu.committedOps                        779995                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              20.868998                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        20.868998                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               5682881                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    71                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                41240                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 801762                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1921358                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     74693                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    867                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   220                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 52352                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      108677                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    102471                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2462719                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   886                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         806382                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 3823                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    1876                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.006680                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            5264671                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              56873                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.049564                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            7732151                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.104418                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.792239                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7572995     97.94%     97.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    10477      0.14%     98.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    12331      0.16%     98.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     6254      0.08%     98.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    63832      0.83%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     4429      0.06%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     5889      0.08%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     6881      0.09%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    49063      0.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7732151                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         8537445                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  872                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   106211                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.093022                       # Inst execution rate
system.cpu.iew.exec_refs                       876925                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      69191                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5213568                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 82919                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  8                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               271                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                71266                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              799029                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                807734                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               363                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1513430                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   8100                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 28803                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    867                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 59441                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            26                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       727816                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3003                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2347                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          577                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            295                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1014035                       # num instructions consuming a value
system.cpu.iew.wb_count                        785614                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.549649                       # average fanout of values written-back
system.cpu.iew.wb_producers                    557363                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.048287                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1513430                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1710755                       # number of integer regfile reads
system.cpu.int_regfile_writes                  525726                       # number of integer regfile writes
system.cpu.ipc                               0.047918                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.047918                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 1      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                634916     41.94%     41.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1851      0.12%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               807820     53.36%     95.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               69205      4.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1513793                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      138324                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.091376                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3134      2.27%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 135136     97.70%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    54      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1652116                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10898091                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       785614                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            818065                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     799021                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1513793                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   8                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           19036                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                30                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              5                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        63377                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7732151                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.195779                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.760447                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7090765     91.70%     91.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              255441      3.30%     95.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              128789      1.67%     96.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               57432      0.74%     97.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              178475      2.31%     99.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               13660      0.18%     99.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                6969      0.09%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 496      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 124      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7732151                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.093044                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                82919                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               71266                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9040541                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      6                       # number of misc regfile writes
system.cpu.numCycles                         16269596                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 5449737                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                928551                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 220202                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1941357                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  24321                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    38                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               3647099                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 800242                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              948012                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    100380                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                      5                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    867                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                237079                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    19463                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1091896                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2731                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  4                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    348062                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              4                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      8501500                       # The number of ROB reads
system.cpu.rob.rob_writes                     1600923                       # The number of ROB writes
system.cpu.timesIdled                          132494                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq             182382                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            182383                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             68705                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            68705                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       204943                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       297232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                502175                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      6558208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       593364                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                7151572                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           251118                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 251118    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             251118                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          159925799                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         114263500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         153708000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.9                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              183405                       # Transaction distribution
system.membus.trans_dist::ReadResp             183406                       # Transaction distribution
system.membus.trans_dist::WriteReq              69729                       # Transaction distribution
system.membus.trans_dist::WriteResp             69729                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port       209293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       292134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave          576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       502173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         4096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         4096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 506269                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          332                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port      6566320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       584560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave          288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7151508                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       131072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7282580                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            254841                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  254841    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              254841                       # Request fanout histogram
system.membus.reqLayer6.occupancy           266621177                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               3.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy              480500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              166000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           129210232                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6906000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy          741725495                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              9.1                       # Layer utilization (%)
system.acctest.dma.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         1024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.dma.dma::system.membus.slave[4]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.dma.dma::system.membus.slave[4]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         3969                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         3969    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         3969                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      9078500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy      6144000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.bytes_read::.acctest.convolution.system.acctest.convolution        65536                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::.acctest.dma        65536                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::total           131072                       # Number of bytes read from this memory
system.acctest.spm.bytes_written::.acctest.convolution.system.acctest.convolution        65536                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::.acctest.dma        65536                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::total        131072                       # Number of bytes written to this memory
system.acctest.spm.num_reads::.acctest.convolution.system.acctest.convolution        16384                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::.acctest.dma         2048                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::total             18432                       # Number of read requests responded to by this memory
system.acctest.spm.num_writes::.acctest.convolution.system.acctest.convolution        16384                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::.acctest.dma         2048                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::total            18432                       # Number of write requests responded to by this memory
system.acctest.spm.bw_read::.acctest.convolution.system.acctest.convolution      8056254                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::.acctest.dma      8056254                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::total            16112508                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.convolution.system.acctest.convolution      8056254                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.dma      8056254                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::total           16112508                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.convolution.system.acctest.convolution     16112508                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.dma     16112508                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::total           32225017                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq         2284                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp         2284                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         2100                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         2100                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.dma.pio          540                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::system.acctest.spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::total         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         8768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution.pio           18                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.dma.pio          270                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total          288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::system.acctest.spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::total       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total       131360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy        36000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer1.occupancy     10253052                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.reqLayer2.occupancy       444500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy       524000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer2.occupancy      8192000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer2.utilization          0.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      6558080                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         8176                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      6566256                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      6558080                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      6558080                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst       102470                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data         2176                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total       104646                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    806176134                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data      1005065                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      807181199                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    806176134                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    806176134                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    806176134                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data      1005065                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     807181199                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu.inst       102471                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data       148616                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total       251087                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu.inst   5201828498                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data   4935227000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total  10137055498                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50763.908794                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data 33207.911665                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 40372.681573                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu.inst       102471                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data        79911                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total       182382                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst   5201828498                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data   4935227000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total  10137055498                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50763.908794                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 61759.044437                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 55581.447171                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu.data        68705                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        68705                       # number of WriteReq MSHR uncacheable
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                            0                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         310308                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             375844                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.acctest.dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data       274252                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          339788                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           77498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               78522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data          68569                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              69593                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.dma        8056254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          38145754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              46202008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.dma       8056254                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         33713437                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             41769691                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.dma      16112508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         71859191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             87971699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.dma::samples      4096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     77244.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000468865000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          498                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          498                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              209785                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9875                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       78522                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      69593                       # Number of write requests accepted
system.mem_ctrls.readBursts                     79552                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    70617                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   8601                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 60228                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             69059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1118                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    440893505                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  354755000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1859913505                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6214.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26214.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       956                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    64863                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9403                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                    36                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 77377                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                    91                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  2048                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   12                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                68557                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 2048                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   68899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    957                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    369.395058                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   278.139613                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   194.204123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63           395      5.61%      5.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127         1299     18.45%     24.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191          416      5.91%     29.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           84      1.19%     31.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           97      1.38%     32.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383          120      1.70%     34.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447          117      1.66%     35.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511          356      5.06%     40.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575         4158     59.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7042                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          498                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     142.463855                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    134.609376                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    100.330719                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           276     55.42%     55.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          221     44.38%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.20%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           498                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          498                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.803213                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.863321                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     91.028051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-63            497     99.80%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::2048-2111            1      0.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           498                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2270432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  275232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  331520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  375844                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               339788                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       279.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        40.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     46.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     41.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8134689500                       # Total gap between requests
system.mem_ctrls.avgGap                      54921.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.dma        65536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       275952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.acctest.dma        64576                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data        33364                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.dma 8056254.131940337829                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 33922415.774798586965                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.dma 7938242.596804493107                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 4101392.560700339265                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.dma         2048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        77504                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data        68569                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.dma    159567000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1700346505                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.dma    853297000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data 211703141037                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.dma     77913.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     21938.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.dma    416648.93                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data   3087446.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy             12575325                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         6625113.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            83438376                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            9696960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy         50657100                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        334977798                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     19265882.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       517236555.000000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         63.583208                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    448279499                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    272350000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7415278501                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  83                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 83                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               166000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               83000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      8135908000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst       102471                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total       102471                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst   6793750000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total   6793750000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66299.245640                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66299.245640                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst       102471                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total       102471                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst   6793750000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total   6793750000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66299.245640                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66299.245640                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data       148616                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total       148616                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data   5934116000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   5934116000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 39929.186629                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 39929.186629                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data        79911                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total        79911                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data   5934116000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   5934116000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 74259.063208                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 74259.063208                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        68705                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        68705                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8135908000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses

---------- End Simulation Statistics   ----------
