#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001bbdf39e3f0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 23;
 .timescale 0 0;
v000001bbdf41d0c0_0 .net "PC", 31 0, v000001bbdf40b350_0;  1 drivers
v000001bbdf41d520_0 .var "clk", 0 0;
v000001bbdf41e060_0 .net "clkout", 0 0, L_000001bbdf3ac0f0;  1 drivers
v000001bbdf41d980_0 .net "cycles_consumed", 31 0, v000001bbdf41af00_0;  1 drivers
v000001bbdf41d480_0 .net "regs0", 31 0, L_000001bbdf47da80;  1 drivers
v000001bbdf41dd40_0 .net "regs1", 31 0, L_000001bbdf47d070;  1 drivers
v000001bbdf41cd00_0 .net "regs2", 31 0, L_000001bbdf47d310;  1 drivers
v000001bbdf41d840_0 .net "regs3", 31 0, L_000001bbdf47d380;  1 drivers
v000001bbdf41ce40_0 .net "regs4", 31 0, L_000001bbdf47cdd0;  1 drivers
v000001bbdf41dde0_0 .net "regs5", 31 0, L_000001bbdf47ce40;  1 drivers
v000001bbdf41d700_0 .var "rst", 0 0;
S_000001bbdf3b3720 .scope module, "cpu" "processor" 2 36, 3 4 0, S_000001bbdf39e3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001bbdf39e710 .param/l "RType" 0 4 2, C4<000000>;
P_000001bbdf39e748 .param/l "add" 0 4 5, C4<100000>;
P_000001bbdf39e780 .param/l "addi" 0 4 8, C4<001000>;
P_000001bbdf39e7b8 .param/l "addu" 0 4 5, C4<100001>;
P_000001bbdf39e7f0 .param/l "and_" 0 4 5, C4<100100>;
P_000001bbdf39e828 .param/l "andi" 0 4 8, C4<001100>;
P_000001bbdf39e860 .param/l "beq" 0 4 10, C4<000100>;
P_000001bbdf39e898 .param/l "bge" 0 4 10, C4<001010>;
P_000001bbdf39e8d0 .param/l "bgt" 0 4 10, C4<001001>;
P_000001bbdf39e908 .param/l "ble" 0 4 10, C4<000111>;
P_000001bbdf39e940 .param/l "blt" 0 4 10, C4<000110>;
P_000001bbdf39e978 .param/l "bne" 0 4 10, C4<000101>;
P_000001bbdf39e9b0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001bbdf39e9e8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001bbdf39ea20 .param/l "j" 0 4 12, C4<000010>;
P_000001bbdf39ea58 .param/l "jal" 0 4 12, C4<000011>;
P_000001bbdf39ea90 .param/l "jr" 0 4 6, C4<001000>;
P_000001bbdf39eac8 .param/l "lw" 0 4 8, C4<100011>;
P_000001bbdf39eb00 .param/l "nor_" 0 4 5, C4<100111>;
P_000001bbdf39eb38 .param/l "or_" 0 4 5, C4<100101>;
P_000001bbdf39eb70 .param/l "ori" 0 4 8, C4<001101>;
P_000001bbdf39eba8 .param/l "sgt" 0 4 6, C4<101011>;
P_000001bbdf39ebe0 .param/l "sll" 0 4 6, C4<000000>;
P_000001bbdf39ec18 .param/l "slt" 0 4 5, C4<101010>;
P_000001bbdf39ec50 .param/l "slti" 0 4 8, C4<101010>;
P_000001bbdf39ec88 .param/l "srl" 0 4 6, C4<000010>;
P_000001bbdf39ecc0 .param/l "sub" 0 4 5, C4<100010>;
P_000001bbdf39ecf8 .param/l "subu" 0 4 5, C4<100011>;
P_000001bbdf39ed30 .param/l "sw" 0 4 8, C4<101011>;
P_000001bbdf39ed68 .param/l "xor_" 0 4 5, C4<100110>;
P_000001bbdf39eda0 .param/l "xori" 0 4 8, C4<001110>;
L_000001bbdf3ac1d0 .functor NOT 1, v000001bbdf41d700_0, C4<0>, C4<0>, C4<0>;
L_000001bbdf3ac400 .functor NOT 1, v000001bbdf41d700_0, C4<0>, C4<0>, C4<0>;
L_000001bbdf3ac470 .functor NOT 1, v000001bbdf41d700_0, C4<0>, C4<0>, C4<0>;
L_000001bbdf3ac240 .functor NOT 1, v000001bbdf41d700_0, C4<0>, C4<0>, C4<0>;
L_000001bbdf3acfd0 .functor NOT 1, v000001bbdf41d700_0, C4<0>, C4<0>, C4<0>;
L_000001bbdf3aca20 .functor NOT 1, v000001bbdf41d700_0, C4<0>, C4<0>, C4<0>;
L_000001bbdf3ac4e0 .functor NOT 1, v000001bbdf41d700_0, C4<0>, C4<0>, C4<0>;
L_000001bbdf3acda0 .functor NOT 1, v000001bbdf41d700_0, C4<0>, C4<0>, C4<0>;
L_000001bbdf3ac0f0 .functor OR 1, v000001bbdf41d520_0, v000001bbdf404030_0, C4<0>, C4<0>;
L_000001bbdf47d5b0 .functor OR 1, L_000001bbdf479250, L_000001bbdf47ae70, C4<0>, C4<0>;
L_000001bbdf47d1c0 .functor AND 1, L_000001bbdf47afb0, L_000001bbdf479610, C4<1>, C4<1>;
L_000001bbdf47d9a0 .functor NOT 1, v000001bbdf41d700_0, C4<0>, C4<0>, C4<0>;
L_000001bbdf47d3f0 .functor OR 1, L_000001bbdf47c130, L_000001bbdf47b410, C4<0>, C4<0>;
L_000001bbdf47cf90 .functor OR 1, L_000001bbdf47d3f0, L_000001bbdf47c8b0, C4<0>, C4<0>;
L_000001bbdf47ceb0 .functor OR 1, L_000001bbdf47c090, L_000001bbdf47bd70, C4<0>, C4<0>;
L_000001bbdf47daf0 .functor AND 1, L_000001bbdf47bff0, L_000001bbdf47ceb0, C4<1>, C4<1>;
L_000001bbdf47d540 .functor OR 1, L_000001bbdf47c270, L_000001bbdf47c950, C4<0>, C4<0>;
L_000001bbdf47d0e0 .functor AND 1, L_000001bbdf47b7d0, L_000001bbdf47d540, C4<1>, C4<1>;
v000001bbdf40b2b0_0 .net "ALUOp", 3 0, v000001bbdf38d6a0_0;  1 drivers
v000001bbdf409f50_0 .net "ALUResult", 31 0, v000001bbdf40a3b0_0;  1 drivers
v000001bbdf40b530_0 .net "ALUSrc", 0 0, v000001bbdf38d740_0;  1 drivers
v000001bbdf40b5d0_0 .net "ALUin2", 31 0, L_000001bbdf47c9f0;  1 drivers
v000001bbdf40a1d0_0 .net "MemReadEn", 0 0, v000001bbdf38dba0_0;  1 drivers
v000001bbdf40a810_0 .net "MemWriteEn", 0 0, v000001bbdf374800_0;  1 drivers
v000001bbdf40a770_0 .net "MemtoReg", 0 0, v000001bbdf375340_0;  1 drivers
v000001bbdf40b670_0 .net "PC", 31 0, v000001bbdf40b350_0;  alias, 1 drivers
v000001bbdf40a450_0 .net "PCPlus1", 31 0, L_000001bbdf479b10;  1 drivers
v000001bbdf40a8b0_0 .net "PCsrc", 1 0, v000001bbdf40a590_0;  1 drivers
v000001bbdf40a090_0 .net "RegDst", 0 0, v000001bbdf402690_0;  1 drivers
v000001bbdf40a9f0_0 .net "RegWriteEn", 0 0, v000001bbdf402b90_0;  1 drivers
v000001bbdf40abd0_0 .net "WriteRegister", 4 0, L_000001bbdf47baf0;  1 drivers
v000001bbdf40a950_0 .net *"_ivl_0", 0 0, L_000001bbdf3ac1d0;  1 drivers
L_000001bbdf41ebd0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001bbdf40b990_0 .net/2u *"_ivl_10", 4 0, L_000001bbdf41ebd0;  1 drivers
L_000001bbdf41f9e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bbdf40ad10_0 .net *"_ivl_101", 25 0, L_000001bbdf41f9e0;  1 drivers
L_000001bbdf41fa28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bbdf40a130_0 .net/2u *"_ivl_102", 31 0, L_000001bbdf41fa28;  1 drivers
v000001bbdf40b7b0_0 .net *"_ivl_104", 0 0, L_000001bbdf47afb0;  1 drivers
L_000001bbdf41fa70 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001bbdf409d70_0 .net/2u *"_ivl_106", 5 0, L_000001bbdf41fa70;  1 drivers
v000001bbdf40a4f0_0 .net *"_ivl_108", 0 0, L_000001bbdf479610;  1 drivers
v000001bbdf40ac70_0 .net *"_ivl_111", 0 0, L_000001bbdf47d1c0;  1 drivers
v000001bbdf40a630_0 .net *"_ivl_113", 9 0, L_000001bbdf47a0b0;  1 drivers
v000001bbdf40ae50_0 .net *"_ivl_114", 31 0, L_000001bbdf479930;  1 drivers
L_000001bbdf41fab8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bbdf419520_0 .net *"_ivl_117", 21 0, L_000001bbdf41fab8;  1 drivers
v000001bbdf419ca0_0 .net *"_ivl_118", 31 0, L_000001bbdf479bb0;  1 drivers
L_000001bbdf41ec18 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001bbdf418ee0_0 .net/2u *"_ivl_12", 5 0, L_000001bbdf41ec18;  1 drivers
v000001bbdf419980_0 .net *"_ivl_120", 31 0, L_000001bbdf47b2d0;  1 drivers
L_000001bbdf41fb00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bbdf418940_0 .net/2u *"_ivl_124", 1 0, L_000001bbdf41fb00;  1 drivers
v000001bbdf418d00_0 .net *"_ivl_126", 0 0, L_000001bbdf47abf0;  1 drivers
L_000001bbdf41fb48 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001bbdf418bc0_0 .net/2u *"_ivl_128", 1 0, L_000001bbdf41fb48;  1 drivers
v000001bbdf419020_0 .net *"_ivl_130", 0 0, L_000001bbdf479f70;  1 drivers
L_000001bbdf41fb90 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001bbdf4192a0_0 .net/2u *"_ivl_132", 1 0, L_000001bbdf41fb90;  1 drivers
v000001bbdf418f80_0 .net *"_ivl_134", 0 0, L_000001bbdf47a150;  1 drivers
L_000001bbdf41fbd8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001bbdf4188a0_0 .net/2u *"_ivl_136", 31 0, L_000001bbdf41fbd8;  1 drivers
L_000001bbdf41fc20 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001bbdf418620_0 .net/2u *"_ivl_138", 31 0, L_000001bbdf41fc20;  1 drivers
v000001bbdf419480_0 .net *"_ivl_14", 0 0, L_000001bbdf41dac0;  1 drivers
v000001bbdf41a060_0 .net *"_ivl_140", 31 0, L_000001bbdf47a6f0;  1 drivers
v000001bbdf4186c0_0 .net *"_ivl_142", 31 0, L_000001bbdf47a1f0;  1 drivers
v000001bbdf419200_0 .net *"_ivl_146", 0 0, L_000001bbdf47d9a0;  1 drivers
L_000001bbdf41fcb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bbdf419ac0_0 .net/2u *"_ivl_148", 31 0, L_000001bbdf41fcb0;  1 drivers
L_000001bbdf41fd88 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001bbdf41a1a0_0 .net/2u *"_ivl_152", 5 0, L_000001bbdf41fd88;  1 drivers
v000001bbdf419e80_0 .net *"_ivl_154", 0 0, L_000001bbdf47c130;  1 drivers
L_000001bbdf41fdd0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001bbdf4189e0_0 .net/2u *"_ivl_156", 5 0, L_000001bbdf41fdd0;  1 drivers
v000001bbdf41a240_0 .net *"_ivl_158", 0 0, L_000001bbdf47b410;  1 drivers
L_000001bbdf41ec60 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001bbdf418e40_0 .net/2u *"_ivl_16", 4 0, L_000001bbdf41ec60;  1 drivers
v000001bbdf419de0_0 .net *"_ivl_161", 0 0, L_000001bbdf47d3f0;  1 drivers
L_000001bbdf41fe18 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001bbdf4183a0_0 .net/2u *"_ivl_162", 5 0, L_000001bbdf41fe18;  1 drivers
v000001bbdf419b60_0 .net *"_ivl_164", 0 0, L_000001bbdf47c8b0;  1 drivers
v000001bbdf419340_0 .net *"_ivl_167", 0 0, L_000001bbdf47cf90;  1 drivers
L_000001bbdf41fe60 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bbdf4195c0_0 .net/2u *"_ivl_168", 15 0, L_000001bbdf41fe60;  1 drivers
v000001bbdf418da0_0 .net *"_ivl_170", 31 0, L_000001bbdf47bb90;  1 drivers
v000001bbdf418760_0 .net *"_ivl_173", 0 0, L_000001bbdf47b690;  1 drivers
v000001bbdf418b20_0 .net *"_ivl_174", 15 0, L_000001bbdf47bf50;  1 drivers
v000001bbdf419fc0_0 .net *"_ivl_176", 31 0, L_000001bbdf47b4b0;  1 drivers
v000001bbdf418800_0 .net *"_ivl_180", 31 0, L_000001bbdf47be10;  1 drivers
L_000001bbdf41fea8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bbdf418a80_0 .net *"_ivl_183", 25 0, L_000001bbdf41fea8;  1 drivers
L_000001bbdf41fef0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bbdf419c00_0 .net/2u *"_ivl_184", 31 0, L_000001bbdf41fef0;  1 drivers
v000001bbdf418c60_0 .net *"_ivl_186", 0 0, L_000001bbdf47bff0;  1 drivers
L_000001bbdf41ff38 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001bbdf4193e0_0 .net/2u *"_ivl_188", 5 0, L_000001bbdf41ff38;  1 drivers
v000001bbdf419660_0 .net *"_ivl_19", 4 0, L_000001bbdf41db60;  1 drivers
v000001bbdf4190c0_0 .net *"_ivl_190", 0 0, L_000001bbdf47c090;  1 drivers
L_000001bbdf41ff80 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001bbdf419160_0 .net/2u *"_ivl_192", 5 0, L_000001bbdf41ff80;  1 drivers
v000001bbdf419700_0 .net *"_ivl_194", 0 0, L_000001bbdf47bd70;  1 drivers
v000001bbdf419f20_0 .net *"_ivl_197", 0 0, L_000001bbdf47ceb0;  1 drivers
v000001bbdf419a20_0 .net *"_ivl_199", 0 0, L_000001bbdf47daf0;  1 drivers
L_000001bbdf41eb88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001bbdf418440_0 .net/2u *"_ivl_2", 5 0, L_000001bbdf41eb88;  1 drivers
v000001bbdf4197a0_0 .net *"_ivl_20", 4 0, L_000001bbdf41cee0;  1 drivers
L_000001bbdf41ffc8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001bbdf419840_0 .net/2u *"_ivl_200", 5 0, L_000001bbdf41ffc8;  1 drivers
v000001bbdf4198e0_0 .net *"_ivl_202", 0 0, L_000001bbdf47ba50;  1 drivers
L_000001bbdf420010 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001bbdf419d40_0 .net/2u *"_ivl_204", 31 0, L_000001bbdf420010;  1 drivers
v000001bbdf41a100_0 .net *"_ivl_206", 31 0, L_000001bbdf47b9b0;  1 drivers
v000001bbdf4184e0_0 .net *"_ivl_210", 31 0, L_000001bbdf47c1d0;  1 drivers
L_000001bbdf420058 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bbdf418580_0 .net *"_ivl_213", 25 0, L_000001bbdf420058;  1 drivers
L_000001bbdf4200a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bbdf41ac80_0 .net/2u *"_ivl_214", 31 0, L_000001bbdf4200a0;  1 drivers
v000001bbdf41bae0_0 .net *"_ivl_216", 0 0, L_000001bbdf47b7d0;  1 drivers
L_000001bbdf4200e8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001bbdf41be00_0 .net/2u *"_ivl_218", 5 0, L_000001bbdf4200e8;  1 drivers
v000001bbdf41c080_0 .net *"_ivl_220", 0 0, L_000001bbdf47c270;  1 drivers
L_000001bbdf420130 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001bbdf41c9e0_0 .net/2u *"_ivl_222", 5 0, L_000001bbdf420130;  1 drivers
v000001bbdf41a8c0_0 .net *"_ivl_224", 0 0, L_000001bbdf47c950;  1 drivers
v000001bbdf41a640_0 .net *"_ivl_227", 0 0, L_000001bbdf47d540;  1 drivers
v000001bbdf41b180_0 .net *"_ivl_229", 0 0, L_000001bbdf47d0e0;  1 drivers
L_000001bbdf420178 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001bbdf41ca80_0 .net/2u *"_ivl_230", 5 0, L_000001bbdf420178;  1 drivers
v000001bbdf41bd60_0 .net *"_ivl_232", 0 0, L_000001bbdf47b870;  1 drivers
v000001bbdf41ad20_0 .net *"_ivl_234", 31 0, L_000001bbdf47b910;  1 drivers
v000001bbdf41a960_0 .net *"_ivl_24", 0 0, L_000001bbdf3ac470;  1 drivers
L_000001bbdf41eca8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001bbdf41b220_0 .net/2u *"_ivl_26", 4 0, L_000001bbdf41eca8;  1 drivers
v000001bbdf41b9a0_0 .net *"_ivl_29", 4 0, L_000001bbdf41e100;  1 drivers
v000001bbdf41abe0_0 .net *"_ivl_32", 0 0, L_000001bbdf3ac240;  1 drivers
L_000001bbdf41ecf0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001bbdf41ba40_0 .net/2u *"_ivl_34", 4 0, L_000001bbdf41ecf0;  1 drivers
v000001bbdf41c800_0 .net *"_ivl_37", 4 0, L_000001bbdf41d160;  1 drivers
v000001bbdf41b400_0 .net *"_ivl_40", 0 0, L_000001bbdf3acfd0;  1 drivers
L_000001bbdf41ed38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bbdf41bf40_0 .net/2u *"_ivl_42", 15 0, L_000001bbdf41ed38;  1 drivers
v000001bbdf41bea0_0 .net *"_ivl_45", 15 0, L_000001bbdf41d200;  1 drivers
v000001bbdf41c8a0_0 .net *"_ivl_48", 0 0, L_000001bbdf3aca20;  1 drivers
v000001bbdf41cb20_0 .net *"_ivl_5", 5 0, L_000001bbdf41d5c0;  1 drivers
L_000001bbdf41ed80 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bbdf41bfe0_0 .net/2u *"_ivl_50", 36 0, L_000001bbdf41ed80;  1 drivers
L_000001bbdf41edc8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bbdf41a6e0_0 .net/2u *"_ivl_52", 31 0, L_000001bbdf41edc8;  1 drivers
v000001bbdf41a780_0 .net *"_ivl_55", 4 0, L_000001bbdf41e1a0;  1 drivers
v000001bbdf41afa0_0 .net *"_ivl_56", 36 0, L_000001bbdf41e240;  1 drivers
v000001bbdf41bb80_0 .net *"_ivl_58", 36 0, L_000001bbdf478c10;  1 drivers
v000001bbdf41b540_0 .net *"_ivl_62", 0 0, L_000001bbdf3ac4e0;  1 drivers
L_000001bbdf41ee10 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001bbdf41b5e0_0 .net/2u *"_ivl_64", 5 0, L_000001bbdf41ee10;  1 drivers
v000001bbdf41bc20_0 .net *"_ivl_67", 5 0, L_000001bbdf4796b0;  1 drivers
v000001bbdf41a820_0 .net *"_ivl_70", 0 0, L_000001bbdf3acda0;  1 drivers
L_000001bbdf41ee58 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bbdf41c580_0 .net/2u *"_ivl_72", 57 0, L_000001bbdf41ee58;  1 drivers
L_000001bbdf41eea0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bbdf41aa00_0 .net/2u *"_ivl_74", 31 0, L_000001bbdf41eea0;  1 drivers
v000001bbdf41aaa0_0 .net *"_ivl_77", 25 0, L_000001bbdf47a510;  1 drivers
v000001bbdf41c940_0 .net *"_ivl_78", 57 0, L_000001bbdf47a330;  1 drivers
v000001bbdf41a3c0_0 .net *"_ivl_8", 0 0, L_000001bbdf3ac400;  1 drivers
v000001bbdf41c120_0 .net *"_ivl_80", 57 0, L_000001bbdf479d90;  1 drivers
L_000001bbdf41f908 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001bbdf41a460_0 .net/2u *"_ivl_84", 31 0, L_000001bbdf41f908;  1 drivers
L_000001bbdf41f950 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001bbdf41ab40_0 .net/2u *"_ivl_88", 5 0, L_000001bbdf41f950;  1 drivers
v000001bbdf41a500_0 .net *"_ivl_90", 0 0, L_000001bbdf479250;  1 drivers
L_000001bbdf41f998 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001bbdf41adc0_0 .net/2u *"_ivl_92", 5 0, L_000001bbdf41f998;  1 drivers
v000001bbdf41c1c0_0 .net *"_ivl_94", 0 0, L_000001bbdf47ae70;  1 drivers
v000001bbdf41b040_0 .net *"_ivl_97", 0 0, L_000001bbdf47d5b0;  1 drivers
v000001bbdf41b4a0_0 .net *"_ivl_98", 31 0, L_000001bbdf4794d0;  1 drivers
v000001bbdf41c3a0_0 .net "adderResult", 31 0, L_000001bbdf479ed0;  1 drivers
v000001bbdf41c260_0 .net "address", 31 0, L_000001bbdf479750;  1 drivers
v000001bbdf41c300_0 .net "clk", 0 0, L_000001bbdf3ac0f0;  alias, 1 drivers
v000001bbdf41af00_0 .var "cycles_consumed", 31 0;
v000001bbdf41b0e0_0 .net "excep_flag", 0 0, L_000001bbdf479570;  1 drivers
v000001bbdf41b2c0_0 .net "extImm", 31 0, L_000001bbdf47bcd0;  1 drivers
v000001bbdf41bcc0_0 .net "funct", 5 0, L_000001bbdf479110;  1 drivers
v000001bbdf41b680_0 .net "hlt", 0 0, v000001bbdf404030_0;  1 drivers
v000001bbdf41b360_0 .net "imm", 15 0, L_000001bbdf41d2a0;  1 drivers
v000001bbdf41b720_0 .net "immediate", 31 0, L_000001bbdf47beb0;  1 drivers
v000001bbdf41b7c0_0 .net "input_clk", 0 0, v000001bbdf41d520_0;  1 drivers
v000001bbdf41ae60_0 .net "instruction", 31 0, L_000001bbdf47add0;  1 drivers
v000001bbdf41a5a0_0 .net "memoryReadData", 31 0, v000001bbdf40bb70_0;  1 drivers
v000001bbdf41b860_0 .net "nextPC", 31 0, L_000001bbdf47a830;  1 drivers
v000001bbdf41c620_0 .net "opcode", 5 0, L_000001bbdf41da20;  1 drivers
v000001bbdf41b900_0 .net "rd", 4 0, L_000001bbdf41d340;  1 drivers
v000001bbdf41c440_0 .net "readData1", 31 0, L_000001bbdf47cd60;  1 drivers
v000001bbdf41c4e0_0 .net "readData1_w", 31 0, L_000001bbdf47c310;  1 drivers
v000001bbdf41c6c0_0 .net "readData2", 31 0, L_000001bbdf47d700;  1 drivers
v000001bbdf41c760_0 .net "regs0", 31 0, L_000001bbdf47da80;  alias, 1 drivers
v000001bbdf41de80_0 .net "regs1", 31 0, L_000001bbdf47d070;  alias, 1 drivers
v000001bbdf41dfc0_0 .net "regs2", 31 0, L_000001bbdf47d310;  alias, 1 drivers
v000001bbdf41cc60_0 .net "regs3", 31 0, L_000001bbdf47d380;  alias, 1 drivers
v000001bbdf41cf80_0 .net "regs4", 31 0, L_000001bbdf47cdd0;  alias, 1 drivers
v000001bbdf41d020_0 .net "regs5", 31 0, L_000001bbdf47ce40;  alias, 1 drivers
v000001bbdf41df20_0 .net "rs", 4 0, L_000001bbdf41dc00;  1 drivers
v000001bbdf41d8e0_0 .net "rst", 0 0, v000001bbdf41d700_0;  1 drivers
v000001bbdf41d7a0_0 .net "rt", 4 0, L_000001bbdf41dca0;  1 drivers
v000001bbdf41d660_0 .net "shamt", 31 0, L_000001bbdf479390;  1 drivers
v000001bbdf41d3e0_0 .net "wire_instruction", 31 0, L_000001bbdf47d620;  1 drivers
v000001bbdf41cda0_0 .net "writeData", 31 0, L_000001bbdf47c4f0;  1 drivers
v000001bbdf41cbc0_0 .net "zero", 0 0, L_000001bbdf47c3b0;  1 drivers
L_000001bbdf41d5c0 .part L_000001bbdf47add0, 26, 6;
L_000001bbdf41da20 .functor MUXZ 6, L_000001bbdf41d5c0, L_000001bbdf41eb88, L_000001bbdf3ac1d0, C4<>;
L_000001bbdf41dac0 .cmp/eq 6, L_000001bbdf41da20, L_000001bbdf41ec18;
L_000001bbdf41db60 .part L_000001bbdf47add0, 11, 5;
L_000001bbdf41cee0 .functor MUXZ 5, L_000001bbdf41db60, L_000001bbdf41ec60, L_000001bbdf41dac0, C4<>;
L_000001bbdf41d340 .functor MUXZ 5, L_000001bbdf41cee0, L_000001bbdf41ebd0, L_000001bbdf3ac400, C4<>;
L_000001bbdf41e100 .part L_000001bbdf47add0, 21, 5;
L_000001bbdf41dc00 .functor MUXZ 5, L_000001bbdf41e100, L_000001bbdf41eca8, L_000001bbdf3ac470, C4<>;
L_000001bbdf41d160 .part L_000001bbdf47add0, 16, 5;
L_000001bbdf41dca0 .functor MUXZ 5, L_000001bbdf41d160, L_000001bbdf41ecf0, L_000001bbdf3ac240, C4<>;
L_000001bbdf41d200 .part L_000001bbdf47add0, 0, 16;
L_000001bbdf41d2a0 .functor MUXZ 16, L_000001bbdf41d200, L_000001bbdf41ed38, L_000001bbdf3acfd0, C4<>;
L_000001bbdf41e1a0 .part L_000001bbdf47add0, 6, 5;
L_000001bbdf41e240 .concat [ 5 32 0 0], L_000001bbdf41e1a0, L_000001bbdf41edc8;
L_000001bbdf478c10 .functor MUXZ 37, L_000001bbdf41e240, L_000001bbdf41ed80, L_000001bbdf3aca20, C4<>;
L_000001bbdf479390 .part L_000001bbdf478c10, 0, 32;
L_000001bbdf4796b0 .part L_000001bbdf47add0, 0, 6;
L_000001bbdf479110 .functor MUXZ 6, L_000001bbdf4796b0, L_000001bbdf41ee10, L_000001bbdf3ac4e0, C4<>;
L_000001bbdf47a510 .part L_000001bbdf47add0, 0, 26;
L_000001bbdf47a330 .concat [ 26 32 0 0], L_000001bbdf47a510, L_000001bbdf41eea0;
L_000001bbdf479d90 .functor MUXZ 58, L_000001bbdf47a330, L_000001bbdf41ee58, L_000001bbdf3acda0, C4<>;
L_000001bbdf479750 .part L_000001bbdf479d90, 0, 32;
L_000001bbdf479b10 .arith/sum 32, v000001bbdf40b350_0, L_000001bbdf41f908;
L_000001bbdf479250 .cmp/eq 6, L_000001bbdf41da20, L_000001bbdf41f950;
L_000001bbdf47ae70 .cmp/eq 6, L_000001bbdf41da20, L_000001bbdf41f998;
L_000001bbdf4794d0 .concat [ 6 26 0 0], L_000001bbdf41da20, L_000001bbdf41f9e0;
L_000001bbdf47afb0 .cmp/eq 32, L_000001bbdf4794d0, L_000001bbdf41fa28;
L_000001bbdf479610 .cmp/eq 6, L_000001bbdf479110, L_000001bbdf41fa70;
L_000001bbdf47a0b0 .part L_000001bbdf41d2a0, 0, 10;
L_000001bbdf479930 .concat [ 10 22 0 0], L_000001bbdf47a0b0, L_000001bbdf41fab8;
L_000001bbdf479bb0 .arith/sum 32, v000001bbdf40b350_0, L_000001bbdf479930;
L_000001bbdf47b2d0 .functor MUXZ 32, L_000001bbdf479bb0, L_000001bbdf47cd60, L_000001bbdf47d1c0, C4<>;
L_000001bbdf479ed0 .functor MUXZ 32, L_000001bbdf47b2d0, L_000001bbdf479750, L_000001bbdf47d5b0, C4<>;
L_000001bbdf47abf0 .cmp/eq 2, v000001bbdf40a590_0, L_000001bbdf41fb00;
L_000001bbdf479f70 .cmp/eq 2, v000001bbdf40a590_0, L_000001bbdf41fb48;
L_000001bbdf47a150 .cmp/eq 2, v000001bbdf40a590_0, L_000001bbdf41fb90;
L_000001bbdf47a6f0 .functor MUXZ 32, L_000001bbdf41fc20, L_000001bbdf41fbd8, L_000001bbdf47a150, C4<>;
L_000001bbdf47a1f0 .functor MUXZ 32, L_000001bbdf47a6f0, L_000001bbdf479ed0, L_000001bbdf479f70, C4<>;
L_000001bbdf47a830 .functor MUXZ 32, L_000001bbdf47a1f0, L_000001bbdf479b10, L_000001bbdf47abf0, C4<>;
L_000001bbdf47add0 .functor MUXZ 32, L_000001bbdf47d620, L_000001bbdf41fcb0, L_000001bbdf47d9a0, C4<>;
L_000001bbdf47c130 .cmp/eq 6, L_000001bbdf41da20, L_000001bbdf41fd88;
L_000001bbdf47b410 .cmp/eq 6, L_000001bbdf41da20, L_000001bbdf41fdd0;
L_000001bbdf47c8b0 .cmp/eq 6, L_000001bbdf41da20, L_000001bbdf41fe18;
L_000001bbdf47bb90 .concat [ 16 16 0 0], L_000001bbdf41d2a0, L_000001bbdf41fe60;
L_000001bbdf47b690 .part L_000001bbdf41d2a0, 15, 1;
LS_000001bbdf47bf50_0_0 .concat [ 1 1 1 1], L_000001bbdf47b690, L_000001bbdf47b690, L_000001bbdf47b690, L_000001bbdf47b690;
LS_000001bbdf47bf50_0_4 .concat [ 1 1 1 1], L_000001bbdf47b690, L_000001bbdf47b690, L_000001bbdf47b690, L_000001bbdf47b690;
LS_000001bbdf47bf50_0_8 .concat [ 1 1 1 1], L_000001bbdf47b690, L_000001bbdf47b690, L_000001bbdf47b690, L_000001bbdf47b690;
LS_000001bbdf47bf50_0_12 .concat [ 1 1 1 1], L_000001bbdf47b690, L_000001bbdf47b690, L_000001bbdf47b690, L_000001bbdf47b690;
L_000001bbdf47bf50 .concat [ 4 4 4 4], LS_000001bbdf47bf50_0_0, LS_000001bbdf47bf50_0_4, LS_000001bbdf47bf50_0_8, LS_000001bbdf47bf50_0_12;
L_000001bbdf47b4b0 .concat [ 16 16 0 0], L_000001bbdf41d2a0, L_000001bbdf47bf50;
L_000001bbdf47bcd0 .functor MUXZ 32, L_000001bbdf47b4b0, L_000001bbdf47bb90, L_000001bbdf47cf90, C4<>;
L_000001bbdf47be10 .concat [ 6 26 0 0], L_000001bbdf41da20, L_000001bbdf41fea8;
L_000001bbdf47bff0 .cmp/eq 32, L_000001bbdf47be10, L_000001bbdf41fef0;
L_000001bbdf47c090 .cmp/eq 6, L_000001bbdf479110, L_000001bbdf41ff38;
L_000001bbdf47bd70 .cmp/eq 6, L_000001bbdf479110, L_000001bbdf41ff80;
L_000001bbdf47ba50 .cmp/eq 6, L_000001bbdf41da20, L_000001bbdf41ffc8;
L_000001bbdf47b9b0 .functor MUXZ 32, L_000001bbdf47bcd0, L_000001bbdf420010, L_000001bbdf47ba50, C4<>;
L_000001bbdf47beb0 .functor MUXZ 32, L_000001bbdf47b9b0, L_000001bbdf479390, L_000001bbdf47daf0, C4<>;
L_000001bbdf47c1d0 .concat [ 6 26 0 0], L_000001bbdf41da20, L_000001bbdf420058;
L_000001bbdf47b7d0 .cmp/eq 32, L_000001bbdf47c1d0, L_000001bbdf4200a0;
L_000001bbdf47c270 .cmp/eq 6, L_000001bbdf479110, L_000001bbdf4200e8;
L_000001bbdf47c950 .cmp/eq 6, L_000001bbdf479110, L_000001bbdf420130;
L_000001bbdf47b870 .cmp/eq 6, L_000001bbdf41da20, L_000001bbdf420178;
L_000001bbdf47b910 .functor MUXZ 32, L_000001bbdf47cd60, v000001bbdf40b350_0, L_000001bbdf47b870, C4<>;
L_000001bbdf47c310 .functor MUXZ 32, L_000001bbdf47b910, L_000001bbdf47d700, L_000001bbdf47d0e0, C4<>;
L_000001bbdf47c450 .part v000001bbdf40a3b0_0, 0, 8;
S_000001bbdf39ede0 .scope module, "ALUMux" "mux2x1" 3 95, 5 1 0, S_000001bbdf3b3720;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001bbdf3a2610 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001bbdf47ccf0 .functor NOT 1, v000001bbdf38d740_0, C4<0>, C4<0>, C4<0>;
v000001bbdf38c0c0_0 .net *"_ivl_0", 0 0, L_000001bbdf47ccf0;  1 drivers
v000001bbdf38d600_0 .net "in1", 31 0, L_000001bbdf47d700;  alias, 1 drivers
v000001bbdf38d9c0_0 .net "in2", 31 0, L_000001bbdf47beb0;  alias, 1 drivers
v000001bbdf38c980_0 .net "out", 31 0, L_000001bbdf47c9f0;  alias, 1 drivers
v000001bbdf38c200_0 .net "s", 0 0, v000001bbdf38d740_0;  alias, 1 drivers
L_000001bbdf47c9f0 .functor MUXZ 32, L_000001bbdf47beb0, L_000001bbdf47d700, L_000001bbdf47ccf0, C4<>;
S_000001bbdf3b38b0 .scope module, "CU" "controlUnit" 3 79, 6 1 0, S_000001bbdf3b3720;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001bbdf401f00 .param/l "RType" 0 4 2, C4<000000>;
P_000001bbdf401f38 .param/l "add" 0 4 5, C4<100000>;
P_000001bbdf401f70 .param/l "addi" 0 4 8, C4<001000>;
P_000001bbdf401fa8 .param/l "addu" 0 4 5, C4<100001>;
P_000001bbdf401fe0 .param/l "and_" 0 4 5, C4<100100>;
P_000001bbdf402018 .param/l "andi" 0 4 8, C4<001100>;
P_000001bbdf402050 .param/l "beq" 0 4 10, C4<000100>;
P_000001bbdf402088 .param/l "bge" 0 4 10, C4<001010>;
P_000001bbdf4020c0 .param/l "bgt" 0 4 10, C4<001001>;
P_000001bbdf4020f8 .param/l "ble" 0 4 10, C4<000111>;
P_000001bbdf402130 .param/l "blt" 0 4 10, C4<000110>;
P_000001bbdf402168 .param/l "bne" 0 4 10, C4<000101>;
P_000001bbdf4021a0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001bbdf4021d8 .param/l "j" 0 4 12, C4<000010>;
P_000001bbdf402210 .param/l "jal" 0 4 12, C4<000011>;
P_000001bbdf402248 .param/l "jr" 0 4 6, C4<001000>;
P_000001bbdf402280 .param/l "lw" 0 4 8, C4<100011>;
P_000001bbdf4022b8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001bbdf4022f0 .param/l "or_" 0 4 5, C4<100101>;
P_000001bbdf402328 .param/l "ori" 0 4 8, C4<001101>;
P_000001bbdf402360 .param/l "sgt" 0 4 6, C4<101011>;
P_000001bbdf402398 .param/l "sll" 0 4 6, C4<000000>;
P_000001bbdf4023d0 .param/l "slt" 0 4 5, C4<101010>;
P_000001bbdf402408 .param/l "slti" 0 4 8, C4<101010>;
P_000001bbdf402440 .param/l "srl" 0 4 6, C4<000010>;
P_000001bbdf402478 .param/l "sub" 0 4 5, C4<100010>;
P_000001bbdf4024b0 .param/l "subu" 0 4 5, C4<100011>;
P_000001bbdf4024e8 .param/l "sw" 0 4 8, C4<101011>;
P_000001bbdf402520 .param/l "xor_" 0 4 5, C4<100110>;
P_000001bbdf402558 .param/l "xori" 0 4 8, C4<001110>;
v000001bbdf38d6a0_0 .var "ALUOp", 3 0;
v000001bbdf38d740_0 .var "ALUSrc", 0 0;
v000001bbdf38dba0_0 .var "MemReadEn", 0 0;
v000001bbdf374800_0 .var "MemWriteEn", 0 0;
v000001bbdf375340_0 .var "MemtoReg", 0 0;
v000001bbdf402690_0 .var "RegDst", 0 0;
v000001bbdf402b90_0 .var "RegWriteEn", 0 0;
v000001bbdf402c30_0 .net "funct", 5 0, L_000001bbdf479110;  alias, 1 drivers
v000001bbdf404030_0 .var "hlt", 0 0;
v000001bbdf402730_0 .net "opcode", 5 0, L_000001bbdf41da20;  alias, 1 drivers
v000001bbdf403450_0 .net "rst", 0 0, v000001bbdf41d700_0;  alias, 1 drivers
E_000001bbdf3a2950 .event anyedge, v000001bbdf403450_0, v000001bbdf402730_0, v000001bbdf402c30_0;
S_000001bbdf3063f0 .scope module, "EDU" "exception_detect_unit" 3 56, 7 3 0, S_000001bbdf3b3720;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 6 "funct";
    .port_info 3 /OUTPUT 1 "excep_flag";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
P_000001bbdf4045b0 .param/l "RType" 0 4 2, C4<000000>;
P_000001bbdf4045e8 .param/l "add" 0 4 5, C4<100000>;
P_000001bbdf404620 .param/l "addi" 0 4 8, C4<001000>;
P_000001bbdf404658 .param/l "addu" 0 4 5, C4<100001>;
P_000001bbdf404690 .param/l "and_" 0 4 5, C4<100100>;
P_000001bbdf4046c8 .param/l "andi" 0 4 8, C4<001100>;
P_000001bbdf404700 .param/l "beq" 0 4 10, C4<000100>;
P_000001bbdf404738 .param/l "bge" 0 4 10, C4<001010>;
P_000001bbdf404770 .param/l "bgt" 0 4 10, C4<001001>;
P_000001bbdf4047a8 .param/l "ble" 0 4 10, C4<000111>;
P_000001bbdf4047e0 .param/l "blt" 0 4 10, C4<000110>;
P_000001bbdf404818 .param/l "bne" 0 4 10, C4<000101>;
P_000001bbdf404850 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001bbdf404888 .param/l "j" 0 4 12, C4<000010>;
P_000001bbdf4048c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001bbdf4048f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001bbdf404930 .param/l "lw" 0 4 8, C4<100011>;
P_000001bbdf404968 .param/l "nor_" 0 4 5, C4<100111>;
P_000001bbdf4049a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001bbdf4049d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001bbdf404a10 .param/l "sgt" 0 4 6, C4<101011>;
P_000001bbdf404a48 .param/l "sll" 0 4 6, C4<000000>;
P_000001bbdf404a80 .param/l "slt" 0 4 5, C4<101010>;
P_000001bbdf404ab8 .param/l "slti" 0 4 8, C4<101010>;
P_000001bbdf404af0 .param/l "srl" 0 4 6, C4<000010>;
P_000001bbdf404b28 .param/l "sub" 0 4 5, C4<100010>;
P_000001bbdf404b60 .param/l "subu" 0 4 5, C4<100011>;
P_000001bbdf404b98 .param/l "sw" 0 4 8, C4<101011>;
P_000001bbdf404bd0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001bbdf404c08 .param/l "xori" 0 4 8, C4<001110>;
L_000001bbdf3ac550 .functor NOT 1, v000001bbdf41d700_0, C4<0>, C4<0>, C4<0>;
L_000001bbdf3ac630 .functor OR 1, L_000001bbdf47b050, L_000001bbdf47a790, C4<0>, C4<0>;
L_000001bbdf3ac2b0 .functor OR 1, L_000001bbdf3ac630, L_000001bbdf478cb0, C4<0>, C4<0>;
L_000001bbdf3ac7f0 .functor OR 1, L_000001bbdf3ac2b0, L_000001bbdf479c50, C4<0>, C4<0>;
L_000001bbdf3ac860 .functor OR 1, L_000001bbdf3ac7f0, L_000001bbdf47aa10, C4<0>, C4<0>;
L_000001bbdf3ac5c0 .functor OR 1, L_000001bbdf3ac860, L_000001bbdf4791b0, C4<0>, C4<0>;
L_000001bbdf3ace80 .functor OR 1, L_000001bbdf3ac5c0, L_000001bbdf47aab0, C4<0>, C4<0>;
L_000001bbdf3ac6a0 .functor OR 1, L_000001bbdf3ace80, L_000001bbdf47a5b0, C4<0>, C4<0>;
L_000001bbdf3aca90 .functor OR 1, L_000001bbdf3ac6a0, L_000001bbdf479a70, C4<0>, C4<0>;
L_000001bbdf3ac8d0 .functor OR 1, L_000001bbdf3aca90, L_000001bbdf4797f0, C4<0>, C4<0>;
L_000001bbdf3ac780 .functor OR 1, L_000001bbdf3ac8d0, L_000001bbdf4792f0, C4<0>, C4<0>;
L_000001bbdf3ac940 .functor OR 1, L_000001bbdf3ac780, L_000001bbdf47a3d0, C4<0>, C4<0>;
L_000001bbdf3ac160 .functor OR 1, L_000001bbdf3ac940, L_000001bbdf47af10, C4<0>, C4<0>;
L_000001bbdf3ac390 .functor OR 1, L_000001bbdf47a290, L_000001bbdf478e90, C4<0>, C4<0>;
L_000001bbdf3ac320 .functor OR 1, L_000001bbdf3ac390, L_000001bbdf478f30, C4<0>, C4<0>;
L_000001bbdf3ac9b0 .functor OR 1, L_000001bbdf3ac320, L_000001bbdf47b0f0, C4<0>, C4<0>;
L_000001bbdf3acb00 .functor OR 1, L_000001bbdf3ac9b0, L_000001bbdf47b190, C4<0>, C4<0>;
L_000001bbdf3acb70 .functor OR 1, L_000001bbdf3acb00, L_000001bbdf47a8d0, C4<0>, C4<0>;
L_000001bbdf3accc0 .functor OR 1, L_000001bbdf3acb70, L_000001bbdf478df0, C4<0>, C4<0>;
L_000001bbdf3acef0 .functor OR 1, L_000001bbdf3accc0, L_000001bbdf47a470, C4<0>, C4<0>;
L_000001bbdf3acc50 .functor OR 1, L_000001bbdf3acef0, L_000001bbdf478fd0, C4<0>, C4<0>;
L_000001bbdf376ec0 .functor OR 1, L_000001bbdf3acc50, L_000001bbdf47b370, C4<0>, C4<0>;
L_000001bbdf47d150 .functor OR 1, L_000001bbdf376ec0, L_000001bbdf479070, C4<0>, C4<0>;
L_000001bbdf47d930 .functor OR 1, L_000001bbdf47d150, L_000001bbdf4799d0, C4<0>, C4<0>;
L_000001bbdf47cc10 .functor OR 1, L_000001bbdf47d930, L_000001bbdf479890, C4<0>, C4<0>;
L_000001bbdf47cc80 .functor OR 1, L_000001bbdf47cc10, L_000001bbdf47b230, C4<0>, C4<0>;
L_000001bbdf47d8c0 .functor OR 1, L_000001bbdf47cc80, L_000001bbdf479cf0, C4<0>, C4<0>;
L_000001bbdf47d2a0 .functor OR 1, L_000001bbdf47d8c0, L_000001bbdf47ab50, C4<0>, C4<0>;
v000001bbdf402870_0 .net "PC", 31 0, v000001bbdf40b350_0;  alias, 1 drivers
v000001bbdf404170_0 .net *"_ivl_0", 0 0, L_000001bbdf3ac550;  1 drivers
v000001bbdf402cd0_0 .net *"_ivl_10", 0 0, L_000001bbdf479430;  1 drivers
v000001bbdf403d10_0 .net *"_ivl_100", 0 0, L_000001bbdf478e90;  1 drivers
v000001bbdf402910_0 .net *"_ivl_103", 0 0, L_000001bbdf3ac390;  1 drivers
L_000001bbdf41f488 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001bbdf4040d0_0 .net/2u *"_ivl_104", 5 0, L_000001bbdf41f488;  1 drivers
v000001bbdf4027d0_0 .net *"_ivl_106", 0 0, L_000001bbdf478f30;  1 drivers
v000001bbdf403f90_0 .net *"_ivl_109", 0 0, L_000001bbdf3ac320;  1 drivers
L_000001bbdf41f4d0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001bbdf404490_0 .net/2u *"_ivl_110", 5 0, L_000001bbdf41f4d0;  1 drivers
v000001bbdf403310_0 .net *"_ivl_112", 0 0, L_000001bbdf47b0f0;  1 drivers
v000001bbdf403810_0 .net *"_ivl_115", 0 0, L_000001bbdf3ac9b0;  1 drivers
L_000001bbdf41f518 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v000001bbdf403db0_0 .net/2u *"_ivl_116", 5 0, L_000001bbdf41f518;  1 drivers
v000001bbdf402eb0_0 .net *"_ivl_118", 0 0, L_000001bbdf47b190;  1 drivers
L_000001bbdf41efc0 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v000001bbdf402f50_0 .net/2u *"_ivl_12", 5 0, L_000001bbdf41efc0;  1 drivers
v000001bbdf402d70_0 .net *"_ivl_121", 0 0, L_000001bbdf3acb00;  1 drivers
L_000001bbdf41f560 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v000001bbdf403090_0 .net/2u *"_ivl_122", 5 0, L_000001bbdf41f560;  1 drivers
v000001bbdf402ff0_0 .net *"_ivl_124", 0 0, L_000001bbdf47a8d0;  1 drivers
v000001bbdf4043f0_0 .net *"_ivl_127", 0 0, L_000001bbdf3acb70;  1 drivers
L_000001bbdf41f5a8 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v000001bbdf4033b0_0 .net/2u *"_ivl_128", 5 0, L_000001bbdf41f5a8;  1 drivers
v000001bbdf403bd0_0 .net *"_ivl_130", 0 0, L_000001bbdf478df0;  1 drivers
v000001bbdf404210_0 .net *"_ivl_133", 0 0, L_000001bbdf3accc0;  1 drivers
L_000001bbdf41f5f0 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v000001bbdf403270_0 .net/2u *"_ivl_134", 5 0, L_000001bbdf41f5f0;  1 drivers
v000001bbdf403e50_0 .net *"_ivl_136", 0 0, L_000001bbdf47a470;  1 drivers
v000001bbdf403ef0_0 .net *"_ivl_139", 0 0, L_000001bbdf3acef0;  1 drivers
v000001bbdf4029b0_0 .net *"_ivl_14", 0 0, L_000001bbdf47b050;  1 drivers
L_000001bbdf41f638 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v000001bbdf402e10_0 .net/2u *"_ivl_140", 5 0, L_000001bbdf41f638;  1 drivers
v000001bbdf4025f0_0 .net *"_ivl_142", 0 0, L_000001bbdf478fd0;  1 drivers
v000001bbdf402af0_0 .net *"_ivl_145", 0 0, L_000001bbdf3acc50;  1 drivers
L_000001bbdf41f680 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v000001bbdf403130_0 .net/2u *"_ivl_146", 5 0, L_000001bbdf41f680;  1 drivers
v000001bbdf4031d0_0 .net *"_ivl_148", 0 0, L_000001bbdf47b370;  1 drivers
v000001bbdf4042b0_0 .net *"_ivl_151", 0 0, L_000001bbdf376ec0;  1 drivers
L_000001bbdf41f6c8 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v000001bbdf402a50_0 .net/2u *"_ivl_152", 5 0, L_000001bbdf41f6c8;  1 drivers
v000001bbdf4034f0_0 .net *"_ivl_154", 0 0, L_000001bbdf479070;  1 drivers
v000001bbdf4036d0_0 .net *"_ivl_157", 0 0, L_000001bbdf47d150;  1 drivers
L_000001bbdf41f710 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v000001bbdf403590_0 .net/2u *"_ivl_158", 5 0, L_000001bbdf41f710;  1 drivers
L_000001bbdf41f008 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v000001bbdf403630_0 .net/2u *"_ivl_16", 5 0, L_000001bbdf41f008;  1 drivers
v000001bbdf403770_0 .net *"_ivl_160", 0 0, L_000001bbdf4799d0;  1 drivers
v000001bbdf404350_0 .net *"_ivl_163", 0 0, L_000001bbdf47d930;  1 drivers
L_000001bbdf41f758 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001bbdf4038b0_0 .net/2u *"_ivl_164", 5 0, L_000001bbdf41f758;  1 drivers
v000001bbdf403950_0 .net *"_ivl_166", 0 0, L_000001bbdf479890;  1 drivers
v000001bbdf4039f0_0 .net *"_ivl_169", 0 0, L_000001bbdf47cc10;  1 drivers
L_000001bbdf41f7a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001bbdf403a90_0 .net/2u *"_ivl_170", 5 0, L_000001bbdf41f7a0;  1 drivers
v000001bbdf403b30_0 .net *"_ivl_172", 0 0, L_000001bbdf47b230;  1 drivers
v000001bbdf403c70_0 .net *"_ivl_175", 0 0, L_000001bbdf47cc80;  1 drivers
L_000001bbdf41f7e8 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v000001bbdf405b00_0 .net/2u *"_ivl_176", 5 0, L_000001bbdf41f7e8;  1 drivers
v000001bbdf405c40_0 .net *"_ivl_178", 0 0, L_000001bbdf479cf0;  1 drivers
v000001bbdf406640_0 .net *"_ivl_18", 0 0, L_000001bbdf47a790;  1 drivers
v000001bbdf405380_0 .net *"_ivl_181", 0 0, L_000001bbdf47d8c0;  1 drivers
L_000001bbdf41f830 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v000001bbdf405420_0 .net/2u *"_ivl_182", 5 0, L_000001bbdf41f830;  1 drivers
v000001bbdf404f20_0 .net *"_ivl_184", 0 0, L_000001bbdf47ab50;  1 drivers
v000001bbdf406280_0 .net *"_ivl_187", 0 0, L_000001bbdf47d2a0;  1 drivers
L_000001bbdf41f878 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001bbdf405e20_0 .net/2u *"_ivl_188", 0 0, L_000001bbdf41f878;  1 drivers
L_000001bbdf41f8c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001bbdf405740_0 .net/2u *"_ivl_190", 0 0, L_000001bbdf41f8c0;  1 drivers
v000001bbdf4059c0_0 .net *"_ivl_192", 0 0, L_000001bbdf47a650;  1 drivers
v000001bbdf406000_0 .net *"_ivl_194", 0 0, L_000001bbdf47a010;  1 drivers
L_000001bbdf41eee8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001bbdf404e80_0 .net/2u *"_ivl_2", 0 0, L_000001bbdf41eee8;  1 drivers
v000001bbdf404fc0_0 .net *"_ivl_21", 0 0, L_000001bbdf3ac630;  1 drivers
L_000001bbdf41f050 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v000001bbdf405f60_0 .net/2u *"_ivl_22", 5 0, L_000001bbdf41f050;  1 drivers
v000001bbdf4056a0_0 .net *"_ivl_24", 0 0, L_000001bbdf478cb0;  1 drivers
v000001bbdf4061e0_0 .net *"_ivl_27", 0 0, L_000001bbdf3ac2b0;  1 drivers
L_000001bbdf41f098 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v000001bbdf405100_0 .net/2u *"_ivl_28", 5 0, L_000001bbdf41f098;  1 drivers
v000001bbdf4057e0_0 .net *"_ivl_30", 0 0, L_000001bbdf479c50;  1 drivers
v000001bbdf405880_0 .net *"_ivl_33", 0 0, L_000001bbdf3ac7f0;  1 drivers
L_000001bbdf41f0e0 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v000001bbdf406140_0 .net/2u *"_ivl_34", 5 0, L_000001bbdf41f0e0;  1 drivers
v000001bbdf405ec0_0 .net *"_ivl_36", 0 0, L_000001bbdf47aa10;  1 drivers
v000001bbdf405d80_0 .net *"_ivl_39", 0 0, L_000001bbdf3ac860;  1 drivers
v000001bbdf4068c0_0 .net *"_ivl_4", 31 0, L_000001bbdf479e30;  1 drivers
L_000001bbdf41f128 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v000001bbdf4052e0_0 .net/2u *"_ivl_40", 5 0, L_000001bbdf41f128;  1 drivers
v000001bbdf405a60_0 .net *"_ivl_42", 0 0, L_000001bbdf4791b0;  1 drivers
v000001bbdf4054c0_0 .net *"_ivl_45", 0 0, L_000001bbdf3ac5c0;  1 drivers
L_000001bbdf41f170 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v000001bbdf406320_0 .net/2u *"_ivl_46", 5 0, L_000001bbdf41f170;  1 drivers
v000001bbdf406960_0 .net *"_ivl_48", 0 0, L_000001bbdf47aab0;  1 drivers
v000001bbdf405ce0_0 .net *"_ivl_51", 0 0, L_000001bbdf3ace80;  1 drivers
L_000001bbdf41f1b8 .functor BUFT 1, C4<100111>, C4<0>, C4<0>, C4<0>;
v000001bbdf4060a0_0 .net/2u *"_ivl_52", 5 0, L_000001bbdf41f1b8;  1 drivers
v000001bbdf405060_0 .net *"_ivl_54", 0 0, L_000001bbdf47a5b0;  1 drivers
v000001bbdf4051a0_0 .net *"_ivl_57", 0 0, L_000001bbdf3ac6a0;  1 drivers
L_000001bbdf41f200 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001bbdf4063c0_0 .net/2u *"_ivl_58", 5 0, L_000001bbdf41f200;  1 drivers
v000001bbdf405560_0 .net *"_ivl_60", 0 0, L_000001bbdf479a70;  1 drivers
v000001bbdf405920_0 .net *"_ivl_63", 0 0, L_000001bbdf3aca90;  1 drivers
L_000001bbdf41f248 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001bbdf406460_0 .net/2u *"_ivl_64", 5 0, L_000001bbdf41f248;  1 drivers
v000001bbdf406820_0 .net *"_ivl_66", 0 0, L_000001bbdf4797f0;  1 drivers
v000001bbdf406500_0 .net *"_ivl_69", 0 0, L_000001bbdf3ac8d0;  1 drivers
L_000001bbdf41ef30 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bbdf405600_0 .net *"_ivl_7", 25 0, L_000001bbdf41ef30;  1 drivers
L_000001bbdf41f290 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001bbdf4065a0_0 .net/2u *"_ivl_70", 5 0, L_000001bbdf41f290;  1 drivers
v000001bbdf406a00_0 .net *"_ivl_72", 0 0, L_000001bbdf4792f0;  1 drivers
v000001bbdf4066e0_0 .net *"_ivl_75", 0 0, L_000001bbdf3ac780;  1 drivers
L_000001bbdf41f2d8 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v000001bbdf406780_0 .net/2u *"_ivl_76", 5 0, L_000001bbdf41f2d8;  1 drivers
v000001bbdf406aa0_0 .net *"_ivl_78", 0 0, L_000001bbdf47a3d0;  1 drivers
L_000001bbdf41ef78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bbdf406b40_0 .net/2u *"_ivl_8", 31 0, L_000001bbdf41ef78;  1 drivers
v000001bbdf405ba0_0 .net *"_ivl_81", 0 0, L_000001bbdf3ac940;  1 drivers
L_000001bbdf41f320 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v000001bbdf404ca0_0 .net/2u *"_ivl_82", 5 0, L_000001bbdf41f320;  1 drivers
v000001bbdf404d40_0 .net *"_ivl_84", 0 0, L_000001bbdf47af10;  1 drivers
v000001bbdf404de0_0 .net *"_ivl_87", 0 0, L_000001bbdf3ac160;  1 drivers
L_000001bbdf41f368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001bbdf405240_0 .net/2u *"_ivl_88", 0 0, L_000001bbdf41f368;  1 drivers
L_000001bbdf41f3b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001bbdf406d50_0 .net/2u *"_ivl_90", 0 0, L_000001bbdf41f3b0;  1 drivers
v000001bbdf4076b0_0 .net *"_ivl_92", 0 0, L_000001bbdf478d50;  1 drivers
L_000001bbdf41f3f8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001bbdf4072f0_0 .net/2u *"_ivl_94", 5 0, L_000001bbdf41f3f8;  1 drivers
v000001bbdf4080b0_0 .net *"_ivl_96", 0 0, L_000001bbdf47a290;  1 drivers
L_000001bbdf41f440 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001bbdf408150_0 .net/2u *"_ivl_98", 5 0, L_000001bbdf41f440;  1 drivers
v000001bbdf407890_0 .net "clk", 0 0, L_000001bbdf3ac0f0;  alias, 1 drivers
v000001bbdf407930_0 .net "excep_flag", 0 0, L_000001bbdf479570;  alias, 1 drivers
v000001bbdf4086f0_0 .net "funct", 5 0, L_000001bbdf479110;  alias, 1 drivers
v000001bbdf4088d0_0 .net "opcode", 5 0, L_000001bbdf41da20;  alias, 1 drivers
v000001bbdf408b50_0 .net "rst", 0 0, v000001bbdf41d700_0;  alias, 1 drivers
L_000001bbdf479e30 .concat [ 6 26 0 0], L_000001bbdf41da20, L_000001bbdf41ef30;
L_000001bbdf479430 .cmp/eq 32, L_000001bbdf479e30, L_000001bbdf41ef78;
L_000001bbdf47b050 .cmp/eq 6, L_000001bbdf479110, L_000001bbdf41efc0;
L_000001bbdf47a790 .cmp/eq 6, L_000001bbdf479110, L_000001bbdf41f008;
L_000001bbdf478cb0 .cmp/eq 6, L_000001bbdf479110, L_000001bbdf41f050;
L_000001bbdf479c50 .cmp/eq 6, L_000001bbdf479110, L_000001bbdf41f098;
L_000001bbdf47aa10 .cmp/eq 6, L_000001bbdf479110, L_000001bbdf41f0e0;
L_000001bbdf4791b0 .cmp/eq 6, L_000001bbdf479110, L_000001bbdf41f128;
L_000001bbdf47aab0 .cmp/eq 6, L_000001bbdf479110, L_000001bbdf41f170;
L_000001bbdf47a5b0 .cmp/eq 6, L_000001bbdf479110, L_000001bbdf41f1b8;
L_000001bbdf479a70 .cmp/eq 6, L_000001bbdf479110, L_000001bbdf41f200;
L_000001bbdf4797f0 .cmp/eq 6, L_000001bbdf479110, L_000001bbdf41f248;
L_000001bbdf4792f0 .cmp/eq 6, L_000001bbdf479110, L_000001bbdf41f290;
L_000001bbdf47a3d0 .cmp/eq 6, L_000001bbdf479110, L_000001bbdf41f2d8;
L_000001bbdf47af10 .cmp/eq 6, L_000001bbdf479110, L_000001bbdf41f320;
L_000001bbdf478d50 .functor MUXZ 1, L_000001bbdf41f3b0, L_000001bbdf41f368, L_000001bbdf3ac160, C4<>;
L_000001bbdf47a290 .cmp/eq 6, L_000001bbdf41da20, L_000001bbdf41f3f8;
L_000001bbdf478e90 .cmp/eq 6, L_000001bbdf41da20, L_000001bbdf41f440;
L_000001bbdf478f30 .cmp/eq 6, L_000001bbdf41da20, L_000001bbdf41f488;
L_000001bbdf47b0f0 .cmp/eq 6, L_000001bbdf41da20, L_000001bbdf41f4d0;
L_000001bbdf47b190 .cmp/eq 6, L_000001bbdf41da20, L_000001bbdf41f518;
L_000001bbdf47a8d0 .cmp/eq 6, L_000001bbdf41da20, L_000001bbdf41f560;
L_000001bbdf478df0 .cmp/eq 6, L_000001bbdf41da20, L_000001bbdf41f5a8;
L_000001bbdf47a470 .cmp/eq 6, L_000001bbdf41da20, L_000001bbdf41f5f0;
L_000001bbdf478fd0 .cmp/eq 6, L_000001bbdf41da20, L_000001bbdf41f638;
L_000001bbdf47b370 .cmp/eq 6, L_000001bbdf41da20, L_000001bbdf41f680;
L_000001bbdf479070 .cmp/eq 6, L_000001bbdf41da20, L_000001bbdf41f6c8;
L_000001bbdf4799d0 .cmp/eq 6, L_000001bbdf41da20, L_000001bbdf41f710;
L_000001bbdf479890 .cmp/eq 6, L_000001bbdf41da20, L_000001bbdf41f758;
L_000001bbdf47b230 .cmp/eq 6, L_000001bbdf41da20, L_000001bbdf41f7a0;
L_000001bbdf479cf0 .cmp/eq 6, L_000001bbdf41da20, L_000001bbdf41f7e8;
L_000001bbdf47ab50 .cmp/eq 6, L_000001bbdf41da20, L_000001bbdf41f830;
L_000001bbdf47a650 .functor MUXZ 1, L_000001bbdf41f8c0, L_000001bbdf41f878, L_000001bbdf47d2a0, C4<>;
L_000001bbdf47a010 .functor MUXZ 1, L_000001bbdf47a650, L_000001bbdf478d50, L_000001bbdf479430, C4<>;
L_000001bbdf479570 .functor MUXZ 1, L_000001bbdf47a010, L_000001bbdf41eee8, L_000001bbdf3ac550, C4<>;
S_000001bbdf306580 .scope module, "InstMem" "IM" 3 75, 8 2 0, S_000001bbdf3b3720;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000001bbdf47d620 .functor BUFZ 32, L_000001bbdf47a970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bbdf4081f0 .array "InstMem", 0 1023, 31 0;
v000001bbdf4083d0_0 .net *"_ivl_0", 31 0, L_000001bbdf47a970;  1 drivers
v000001bbdf407d90_0 .net *"_ivl_3", 9 0, L_000001bbdf47ac90;  1 drivers
v000001bbdf406fd0_0 .net *"_ivl_4", 11 0, L_000001bbdf47ad30;  1 drivers
L_000001bbdf41fc68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bbdf407b10_0 .net *"_ivl_7", 1 0, L_000001bbdf41fc68;  1 drivers
v000001bbdf408470_0 .net "address", 31 0, v000001bbdf40b350_0;  alias, 1 drivers
v000001bbdf407570_0 .var/i "i", 31 0;
v000001bbdf407390_0 .net "q", 31 0, L_000001bbdf47d620;  alias, 1 drivers
L_000001bbdf47a970 .array/port v000001bbdf4081f0, L_000001bbdf47ad30;
L_000001bbdf47ac90 .part v000001bbdf40b350_0, 0, 10;
L_000001bbdf47ad30 .concat [ 10 2 0 0], L_000001bbdf47ac90, L_000001bbdf41fc68;
S_000001bbdf3049e0 .scope module, "RF" "registerFile" 3 85, 9 1 0, S_000001bbdf3b3720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001bbdf47cd60 .functor BUFZ 32, L_000001bbdf47b730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bbdf47d700 .functor BUFZ 32, L_000001bbdf47b550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bbdf408010_1 .array/port v000001bbdf408010, 1;
L_000001bbdf47da80 .functor BUFZ 32, v000001bbdf408010_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bbdf408010_2 .array/port v000001bbdf408010, 2;
L_000001bbdf47d070 .functor BUFZ 32, v000001bbdf408010_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bbdf408010_3 .array/port v000001bbdf408010, 3;
L_000001bbdf47d310 .functor BUFZ 32, v000001bbdf408010_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bbdf408010_4 .array/port v000001bbdf408010, 4;
L_000001bbdf47d380 .functor BUFZ 32, v000001bbdf408010_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bbdf408010_5 .array/port v000001bbdf408010, 5;
L_000001bbdf47cdd0 .functor BUFZ 32, v000001bbdf408010_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bbdf408010_6 .array/port v000001bbdf408010, 6;
L_000001bbdf47ce40 .functor BUFZ 32, v000001bbdf408010_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bbdf408970_0 .net *"_ivl_0", 31 0, L_000001bbdf47b730;  1 drivers
v000001bbdf407750_0 .net *"_ivl_10", 6 0, L_000001bbdf47ca90;  1 drivers
L_000001bbdf41fd40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bbdf4077f0_0 .net *"_ivl_13", 1 0, L_000001bbdf41fd40;  1 drivers
v000001bbdf408a10_0 .net *"_ivl_2", 6 0, L_000001bbdf47bc30;  1 drivers
L_000001bbdf41fcf8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bbdf408ab0_0 .net *"_ivl_5", 1 0, L_000001bbdf41fcf8;  1 drivers
v000001bbdf406f30_0 .net *"_ivl_8", 31 0, L_000001bbdf47b550;  1 drivers
v000001bbdf406df0_0 .net "clk", 0 0, L_000001bbdf3ac0f0;  alias, 1 drivers
v000001bbdf407070_0 .var/i "i", 31 0;
v000001bbdf407610_0 .net "readData1", 31 0, L_000001bbdf47cd60;  alias, 1 drivers
v000001bbdf406cb0_0 .net "readData2", 31 0, L_000001bbdf47d700;  alias, 1 drivers
v000001bbdf4071b0_0 .net "readRegister1", 4 0, L_000001bbdf41dc00;  alias, 1 drivers
v000001bbdf4079d0_0 .net "readRegister2", 4 0, L_000001bbdf41dca0;  alias, 1 drivers
v000001bbdf408010 .array "registers", 31 0, 31 0;
v000001bbdf406e90_0 .net "regs0", 31 0, L_000001bbdf47da80;  alias, 1 drivers
v000001bbdf4085b0_0 .net "regs1", 31 0, L_000001bbdf47d070;  alias, 1 drivers
v000001bbdf407cf0_0 .net "regs2", 31 0, L_000001bbdf47d310;  alias, 1 drivers
v000001bbdf407110_0 .net "regs3", 31 0, L_000001bbdf47d380;  alias, 1 drivers
v000001bbdf407250_0 .net "regs4", 31 0, L_000001bbdf47cdd0;  alias, 1 drivers
v000001bbdf407430_0 .net "regs5", 31 0, L_000001bbdf47ce40;  alias, 1 drivers
v000001bbdf407e30_0 .net "rst", 0 0, v000001bbdf41d700_0;  alias, 1 drivers
v000001bbdf407a70_0 .net "we", 0 0, v000001bbdf402b90_0;  alias, 1 drivers
v000001bbdf408330_0 .net "writeData", 31 0, L_000001bbdf47c4f0;  alias, 1 drivers
v000001bbdf4074d0_0 .net "writeRegister", 4 0, L_000001bbdf47baf0;  alias, 1 drivers
E_000001bbdf3a29d0/0 .event negedge, v000001bbdf403450_0;
E_000001bbdf3a29d0/1 .event posedge, v000001bbdf407890_0;
E_000001bbdf3a29d0 .event/or E_000001bbdf3a29d0/0, E_000001bbdf3a29d0/1;
L_000001bbdf47b730 .array/port v000001bbdf408010, L_000001bbdf47bc30;
L_000001bbdf47bc30 .concat [ 5 2 0 0], L_000001bbdf41dc00, L_000001bbdf41fcf8;
L_000001bbdf47b550 .array/port v000001bbdf408010, L_000001bbdf47ca90;
L_000001bbdf47ca90 .concat [ 5 2 0 0], L_000001bbdf41dca0, L_000001bbdf41fd40;
S_000001bbdf304c70 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 9 29, 9 29 0, S_000001bbdf3049e0;
 .timescale 0 0;
v000001bbdf408790_0 .var/i "i", 31 0;
S_000001bbdf2ed7e0 .scope module, "RFMux" "mux2x1" 3 83, 5 1 0, S_000001bbdf3b3720;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001bbdf3a2d50 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001bbdf47d690 .functor NOT 1, v000001bbdf402690_0, C4<0>, C4<0>, C4<0>;
v000001bbdf407bb0_0 .net *"_ivl_0", 0 0, L_000001bbdf47d690;  1 drivers
v000001bbdf407c50_0 .net "in1", 4 0, L_000001bbdf41dca0;  alias, 1 drivers
v000001bbdf408830_0 .net "in2", 4 0, L_000001bbdf41d340;  alias, 1 drivers
v000001bbdf407ed0_0 .net "out", 4 0, L_000001bbdf47baf0;  alias, 1 drivers
v000001bbdf407f70_0 .net "s", 0 0, v000001bbdf402690_0;  alias, 1 drivers
L_000001bbdf47baf0 .functor MUXZ 5, L_000001bbdf41d340, L_000001bbdf41dca0, L_000001bbdf47d690, C4<>;
S_000001bbdf2ed970 .scope module, "WBMux" "mux2x1" 3 106, 5 1 0, S_000001bbdf3b3720;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001bbdf3a2ad0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001bbdf47d770 .functor NOT 1, v000001bbdf375340_0, C4<0>, C4<0>, C4<0>;
v000001bbdf408290_0 .net *"_ivl_0", 0 0, L_000001bbdf47d770;  1 drivers
v000001bbdf408510_0 .net "in1", 31 0, v000001bbdf40a3b0_0;  alias, 1 drivers
v000001bbdf408650_0 .net "in2", 31 0, v000001bbdf40bb70_0;  alias, 1 drivers
v000001bbdf40a310_0 .net "out", 31 0, L_000001bbdf47c4f0;  alias, 1 drivers
v000001bbdf40ba30_0 .net "s", 0 0, v000001bbdf375340_0;  alias, 1 drivers
L_000001bbdf47c4f0 .functor MUXZ 32, v000001bbdf40bb70_0, v000001bbdf40a3b0_0, L_000001bbdf47d770, C4<>;
S_000001bbdf3412f0 .scope module, "alu" "ALU" 3 100, 10 1 0, S_000001bbdf3b3720;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001bbdf341480 .param/l "ADD" 0 10 12, C4<0000>;
P_000001bbdf3414b8 .param/l "AND" 0 10 12, C4<0010>;
P_000001bbdf3414f0 .param/l "NOR" 0 10 12, C4<0101>;
P_000001bbdf341528 .param/l "OR" 0 10 12, C4<0011>;
P_000001bbdf341560 .param/l "SGT" 0 10 12, C4<0111>;
P_000001bbdf341598 .param/l "SLL" 0 10 12, C4<1000>;
P_000001bbdf3415d0 .param/l "SLT" 0 10 12, C4<0110>;
P_000001bbdf341608 .param/l "SRL" 0 10 12, C4<1001>;
P_000001bbdf341640 .param/l "SUB" 0 10 12, C4<0001>;
P_000001bbdf341678 .param/l "XOR" 0 10 12, C4<0100>;
P_000001bbdf3416b0 .param/l "data_width" 0 10 3, +C4<00000000000000000000000000100000>;
P_000001bbdf3416e8 .param/l "sel_width" 0 10 4, +C4<00000000000000000000000000000100>;
L_000001bbdf4201c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bbdf40bad0_0 .net/2u *"_ivl_0", 31 0, L_000001bbdf4201c0;  1 drivers
v000001bbdf40b030_0 .net "opSel", 3 0, v000001bbdf38d6a0_0;  alias, 1 drivers
v000001bbdf409eb0_0 .net "operand1", 31 0, L_000001bbdf47c310;  alias, 1 drivers
v000001bbdf40af90_0 .net "operand2", 31 0, L_000001bbdf47c9f0;  alias, 1 drivers
v000001bbdf40a3b0_0 .var "result", 31 0;
v000001bbdf40adb0_0 .net "zero", 0 0, L_000001bbdf47c3b0;  alias, 1 drivers
E_000001bbdf3a2990 .event anyedge, v000001bbdf38d6a0_0, v000001bbdf409eb0_0, v000001bbdf38c980_0;
L_000001bbdf47c3b0 .cmp/eq 32, v000001bbdf40a3b0_0, L_000001bbdf4201c0;
S_000001bbdf2e6af0 .scope module, "branchcontroller" "BranchController" 3 54, 11 1 0, S_000001bbdf3b3720;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001bbdf40bc90 .param/l "RType" 0 4 2, C4<000000>;
P_000001bbdf40bcc8 .param/l "add" 0 4 5, C4<100000>;
P_000001bbdf40bd00 .param/l "addi" 0 4 8, C4<001000>;
P_000001bbdf40bd38 .param/l "addu" 0 4 5, C4<100001>;
P_000001bbdf40bd70 .param/l "and_" 0 4 5, C4<100100>;
P_000001bbdf40bda8 .param/l "andi" 0 4 8, C4<001100>;
P_000001bbdf40bde0 .param/l "beq" 0 4 10, C4<000100>;
P_000001bbdf40be18 .param/l "bge" 0 4 10, C4<001010>;
P_000001bbdf40be50 .param/l "bgt" 0 4 10, C4<001001>;
P_000001bbdf40be88 .param/l "ble" 0 4 10, C4<000111>;
P_000001bbdf40bec0 .param/l "blt" 0 4 10, C4<000110>;
P_000001bbdf40bef8 .param/l "bne" 0 4 10, C4<000101>;
P_000001bbdf40bf30 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001bbdf40bf68 .param/l "j" 0 4 12, C4<000010>;
P_000001bbdf40bfa0 .param/l "jal" 0 4 12, C4<000011>;
P_000001bbdf40bfd8 .param/l "jr" 0 4 6, C4<001000>;
P_000001bbdf40c010 .param/l "lw" 0 4 8, C4<100011>;
P_000001bbdf40c048 .param/l "nor_" 0 4 5, C4<100111>;
P_000001bbdf40c080 .param/l "or_" 0 4 5, C4<100101>;
P_000001bbdf40c0b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001bbdf40c0f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001bbdf40c128 .param/l "sll" 0 4 6, C4<000000>;
P_000001bbdf40c160 .param/l "slt" 0 4 5, C4<101010>;
P_000001bbdf40c198 .param/l "slti" 0 4 8, C4<101010>;
P_000001bbdf40c1d0 .param/l "srl" 0 4 6, C4<000010>;
P_000001bbdf40c208 .param/l "sub" 0 4 5, C4<100010>;
P_000001bbdf40c240 .param/l "subu" 0 4 5, C4<100011>;
P_000001bbdf40c278 .param/l "sw" 0 4 8, C4<101011>;
P_000001bbdf40c2b0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001bbdf40c2e8 .param/l "xori" 0 4 8, C4<001110>;
v000001bbdf40a590_0 .var "PCsrc", 1 0;
v000001bbdf409cd0_0 .net "excep_flag", 0 0, L_000001bbdf479570;  alias, 1 drivers
v000001bbdf40b3f0_0 .net "funct", 5 0, L_000001bbdf479110;  alias, 1 drivers
v000001bbdf40aef0_0 .net "opcode", 5 0, L_000001bbdf41da20;  alias, 1 drivers
v000001bbdf40a6d0_0 .net "operand1", 31 0, L_000001bbdf47cd60;  alias, 1 drivers
v000001bbdf40b710_0 .net "operand2", 31 0, L_000001bbdf47c9f0;  alias, 1 drivers
v000001bbdf40b850_0 .net "rst", 0 0, v000001bbdf41d700_0;  alias, 1 drivers
E_000001bbdf3a2110/0 .event anyedge, v000001bbdf403450_0, v000001bbdf407930_0, v000001bbdf402730_0, v000001bbdf407610_0;
E_000001bbdf3a2110/1 .event anyedge, v000001bbdf38c980_0, v000001bbdf402c30_0;
E_000001bbdf3a2110 .event/or E_000001bbdf3a2110/0, E_000001bbdf3a2110/1;
S_000001bbdf2e6c80 .scope module, "dataMem" "DM" 3 104, 12 2 0, S_000001bbdf3b3720;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001bbdf40b0d0 .array "DataMem", 0 1023, 31 0;
v000001bbdf40b490_0 .net "address", 7 0, L_000001bbdf47c450;  1 drivers
v000001bbdf40b170_0 .net "clock", 0 0, L_000001bbdf3ac0f0;  alias, 1 drivers
v000001bbdf40a270_0 .net "data", 31 0, L_000001bbdf47d700;  alias, 1 drivers
v000001bbdf40b8f0_0 .var/i "i", 31 0;
v000001bbdf40bb70_0 .var "q", 31 0;
v000001bbdf40aa90_0 .net "rden", 0 0, v000001bbdf38dba0_0;  alias, 1 drivers
v000001bbdf409e10_0 .net "wren", 0 0, v000001bbdf374800_0;  alias, 1 drivers
E_000001bbdf3a2ed0 .event negedge, v000001bbdf407890_0;
S_000001bbdf31cd50 .scope module, "pc" "programCounter" 3 72, 13 1 0, S_000001bbdf3b3720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001bbdf3a2cd0 .param/l "initialaddr" 0 13 10, +C4<11111111111111111111111111111111>;
v000001bbdf409ff0_0 .net "PCin", 31 0, L_000001bbdf47a830;  alias, 1 drivers
v000001bbdf40b350_0 .var "PCout", 31 0;
v000001bbdf40b210_0 .net "clk", 0 0, L_000001bbdf3ac0f0;  alias, 1 drivers
v000001bbdf40ab30_0 .net "rst", 0 0, v000001bbdf41d700_0;  alias, 1 drivers
    .scope S_000001bbdf2e6af0;
T_0 ;
    %wait E_000001bbdf3a2110;
    %load/vec4 v000001bbdf40b850_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bbdf40a590_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001bbdf409cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001bbdf40a590_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001bbdf40aef0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.14, 4;
    %load/vec4 v000001bbdf40a6d0_0;
    %load/vec4 v000001bbdf40b710_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.14;
    %flag_set/vec4 8;
    %jmp/1 T_0.13, 8;
    %load/vec4 v000001bbdf40aef0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.15, 4;
    %load/vec4 v000001bbdf40a6d0_0;
    %load/vec4 v000001bbdf40b710_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.15;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.13;
    %jmp/1 T_0.12, 8;
    %load/vec4 v000001bbdf40aef0_0;
    %cmpi/e 6, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.16, 4;
    %load/vec4 v000001bbdf40a6d0_0;
    %load/vec4 v000001bbdf40b710_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_0.16;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.12;
    %jmp/1 T_0.11, 8;
    %load/vec4 v000001bbdf40aef0_0;
    %cmpi/e 7, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.17, 4;
    %load/vec4 v000001bbdf40a6d0_0;
    %load/vec4 v000001bbdf40b710_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.17;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.11;
    %jmp/1 T_0.10, 8;
    %load/vec4 v000001bbdf40aef0_0;
    %cmpi/e 9, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.18, 4;
    %load/vec4 v000001bbdf40b710_0;
    %load/vec4 v000001bbdf40a6d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_0.18;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.10;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001bbdf40aef0_0;
    %cmpi/e 10, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.19, 4;
    %load/vec4 v000001bbdf40b710_0;
    %load/vec4 v000001bbdf40a6d0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.19;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001bbdf40aef0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001bbdf40aef0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001bbdf40aef0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.20, 4;
    %load/vec4 v000001bbdf40b3f0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.20;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001bbdf40a590_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bbdf40a590_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001bbdf31cd50;
T_1 ;
    %wait E_000001bbdf3a29d0;
    %load/vec4 v000001bbdf40ab30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001bbdf40b350_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001bbdf409ff0_0;
    %assign/vec4 v000001bbdf40b350_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001bbdf306580;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bbdf407570_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001bbdf407570_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bbdf407570_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bbdf4081f0, 0, 4;
    %load/vec4 v000001bbdf407570_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bbdf407570_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bbdf4081f0, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bbdf4081f0, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bbdf4081f0, 0, 4;
    %pushi/vec4 537133140, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bbdf4081f0, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bbdf4081f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bbdf4081f0, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bbdf4081f0, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bbdf4081f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bbdf4081f0, 0, 4;
    %pushi/vec4 404750339, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bbdf4081f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bbdf4081f0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bbdf4081f0, 0, 4;
    %pushi/vec4 608174083, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bbdf4081f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bbdf4081f0, 0, 4;
    %pushi/vec4 201326604, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bbdf4081f0, 0, 4;
    %pushi/vec4 201326610, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bbdf4081f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bbdf4081f0, 0, 4;
    %pushi/vec4 201326607, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bbdf4081f0, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bbdf4081f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bbdf4081f0, 0, 4;
    %pushi/vec4 201326610, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bbdf4081f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bbdf4081f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bbdf4081f0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bbdf4081f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bbdf4081f0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001bbdf3b38b0;
T_3 ;
    %wait E_000001bbdf3a2950;
    %load/vec4 v000001bbdf403450_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001bbdf404030_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001bbdf38d6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bbdf38d740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bbdf402b90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bbdf374800_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bbdf375340_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bbdf38dba0_0, 0;
    %assign/vec4 v000001bbdf402690_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001bbdf404030_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001bbdf38d6a0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001bbdf38d740_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001bbdf402b90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001bbdf374800_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001bbdf375340_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001bbdf38dba0_0, 0, 1;
    %store/vec4 v000001bbdf402690_0, 0, 1;
    %load/vec4 v000001bbdf402730_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.20;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbdf404030_0, 0;
    %jmp T_3.20;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbdf402690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbdf402b90_0, 0;
    %load/vec4 v000001bbdf402c30_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %jmp T_3.35;
T_3.21 ;
    %jmp T_3.35;
T_3.22 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bbdf38d6a0_0, 0;
    %jmp T_3.35;
T_3.23 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bbdf38d6a0_0, 0;
    %jmp T_3.35;
T_3.24 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bbdf38d6a0_0, 0;
    %jmp T_3.35;
T_3.25 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bbdf38d6a0_0, 0;
    %jmp T_3.35;
T_3.26 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001bbdf38d6a0_0, 0;
    %jmp T_3.35;
T_3.27 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001bbdf38d6a0_0, 0;
    %jmp T_3.35;
T_3.28 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001bbdf38d6a0_0, 0;
    %jmp T_3.35;
T_3.29 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001bbdf38d6a0_0, 0;
    %jmp T_3.35;
T_3.30 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001bbdf38d6a0_0, 0;
    %jmp T_3.35;
T_3.31 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001bbdf38d6a0_0, 0;
    %jmp T_3.35;
T_3.32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbdf38d740_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001bbdf38d6a0_0, 0;
    %jmp T_3.35;
T_3.33 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbdf38d740_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001bbdf38d6a0_0, 0;
    %jmp T_3.35;
T_3.34 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bbdf38d6a0_0, 0;
    %jmp T_3.35;
T_3.35 ;
    %pop/vec4 1;
    %jmp T_3.20;
T_3.4 ;
    %jmp T_3.20;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbdf402b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbdf402690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbdf38d740_0, 0;
    %jmp T_3.20;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbdf402b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bbdf402690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbdf38d740_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001bbdf38d6a0_0, 0;
    %jmp T_3.20;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbdf402b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbdf38d740_0, 0;
    %jmp T_3.20;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001bbdf38d6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbdf402b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbdf38d740_0, 0;
    %jmp T_3.20;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001bbdf38d6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbdf402b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbdf38d740_0, 0;
    %jmp T_3.20;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001bbdf38d6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbdf402b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbdf38d740_0, 0;
    %jmp T_3.20;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbdf38dba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbdf402b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbdf38d740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbdf375340_0, 0;
    %jmp T_3.20;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbdf374800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bbdf38d740_0, 0;
    %jmp T_3.20;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bbdf38d6a0_0, 0;
    %jmp T_3.20;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bbdf38d6a0_0, 0;
    %jmp T_3.20;
T_3.15 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bbdf38d6a0_0, 0;
    %jmp T_3.20;
T_3.16 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bbdf38d6a0_0, 0;
    %jmp T_3.20;
T_3.17 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bbdf38d6a0_0, 0;
    %jmp T_3.20;
T_3.18 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bbdf38d6a0_0, 0;
    %jmp T_3.20;
T_3.20 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001bbdf3049e0;
T_4 ;
    %wait E_000001bbdf3a29d0;
    %fork t_1, S_000001bbdf304c70;
    %jmp t_0;
    .scope S_000001bbdf304c70;
t_1 ;
    %load/vec4 v000001bbdf407e30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bbdf408790_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001bbdf408790_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bbdf408790_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bbdf408010, 0, 4;
    %load/vec4 v000001bbdf408790_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bbdf408790_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001bbdf407a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001bbdf408330_0;
    %load/vec4 v000001bbdf4074d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bbdf408010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bbdf408010, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001bbdf3049e0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001bbdf3049e0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 9 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bbdf407070_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001bbdf407070_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001bbdf407070_0;
    %ix/getv/s 4, v000001bbdf407070_0;
    %load/vec4a v000001bbdf408010, 4;
    %ix/getv/s 4, v000001bbdf407070_0;
    %load/vec4a v000001bbdf408010, 4;
    %vpi_call 9 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001bbdf407070_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bbdf407070_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001bbdf3412f0;
T_6 ;
    %wait E_000001bbdf3a2990;
    %load/vec4 v000001bbdf40b030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001bbdf40a3b0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001bbdf409eb0_0;
    %load/vec4 v000001bbdf40af90_0;
    %add;
    %assign/vec4 v000001bbdf40a3b0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001bbdf409eb0_0;
    %load/vec4 v000001bbdf40af90_0;
    %sub;
    %assign/vec4 v000001bbdf40a3b0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001bbdf409eb0_0;
    %load/vec4 v000001bbdf40af90_0;
    %and;
    %assign/vec4 v000001bbdf40a3b0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001bbdf409eb0_0;
    %load/vec4 v000001bbdf40af90_0;
    %or;
    %assign/vec4 v000001bbdf40a3b0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001bbdf409eb0_0;
    %load/vec4 v000001bbdf40af90_0;
    %xor;
    %assign/vec4 v000001bbdf40a3b0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001bbdf409eb0_0;
    %load/vec4 v000001bbdf40af90_0;
    %or;
    %inv;
    %assign/vec4 v000001bbdf40a3b0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001bbdf409eb0_0;
    %load/vec4 v000001bbdf40af90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001bbdf40a3b0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001bbdf40af90_0;
    %load/vec4 v000001bbdf409eb0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001bbdf40a3b0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001bbdf409eb0_0;
    %ix/getv 4, v000001bbdf40af90_0;
    %shiftl 4;
    %assign/vec4 v000001bbdf40a3b0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001bbdf409eb0_0;
    %ix/getv 4, v000001bbdf40af90_0;
    %shiftr 4;
    %assign/vec4 v000001bbdf40a3b0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001bbdf2e6c80;
T_7 ;
    %wait E_000001bbdf3a2ed0;
    %load/vec4 v000001bbdf40aa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001bbdf40b490_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001bbdf40b0d0, 4;
    %assign/vec4 v000001bbdf40bb70_0, 0;
T_7.0 ;
    %load/vec4 v000001bbdf409e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001bbdf40a270_0;
    %load/vec4 v000001bbdf40b490_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bbdf40b0d0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001bbdf2e6c80;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000001bbdf2e6c80;
T_9 ;
    %delay 200004, 0;
    %vpi_call 12 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bbdf40b8f0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001bbdf40b8f0_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001bbdf40b8f0_0;
    %load/vec4a v000001bbdf40b0d0, 4;
    %vpi_call 12 33 "$display", "Mem[%d] = %d", &PV<v000001bbdf40b8f0_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001bbdf40b8f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bbdf40b8f0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001bbdf3b3720;
T_10 ;
    %wait E_000001bbdf3a29d0;
    %load/vec4 v000001bbdf41d8e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bbdf41af00_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001bbdf41af00_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001bbdf41af00_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001bbdf39e3f0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bbdf41d520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bbdf41d700_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001bbdf39e3f0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001bbdf41d520_0;
    %inv;
    %assign/vec4 v000001bbdf41d520_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001bbdf39e3f0;
T_13 ;
    %vpi_call 2 42 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bbdf41d700_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bbdf41d700_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 49 "$display", "Number of cycles consumed: %d", v000001bbdf41d980_0 {0 0 0};
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//exception_detection_unit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
