
*** Running vivado
    with args -log design_LSDNN_DNN_up_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_LSDNN_DNN_up_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_LSDNN_DNN_up_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 352.609 ; gain = 59.602
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/IIIT-D/Independent_Project/HLS/least_squares'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/IIIT-D/Independent_Project/HLS/dnn'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Softwares/Xilinx/Vivado/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 515.828 ; gain = 24.879
Command: synth_design -top design_LSDNN_DNN_up_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17588 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:01:10 . Memory (MB): peak = 964.289 ; gain = 179.895
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_LSDNN_DNN_up_0_0' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ip/design_LSDNN_DNN_up_0_0/synth/design_LSDNN_DNN_up_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'DNN_up' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up.v:12]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state20 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state21 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state22 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up.v:113]
INFO: [Synth 8-6157] synthesizing module 'DNN_up_std_o' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_std_o.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DNN_up_std_o_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_std_o.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
INFO: [Synth 8-3876] $readmem data file './DNN_up_std_o_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_std_o.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DNN_up_std_o_rom' (1#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_std_o.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_up_std_o' (2#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_std_o.v:39]
INFO: [Synth 8-6157] synthesizing module 'DNN_up_mean_o' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_mean_o.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DNN_up_mean_o_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_mean_o.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
INFO: [Synth 8-3876] $readmem data file './DNN_up_mean_o_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_mean_o.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DNN_up_mean_o_rom' (3#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_mean_o.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_up_mean_o' (4#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_mean_o.v:39]
INFO: [Synth 8-6157] synthesizing module 'DNN_up_LS_data' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_LS_data.v:56]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DNN_up_LS_data_ram' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_LS_data.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_LS_data.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DNN_up_LS_data_ram' (5#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_LS_data.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_up_LS_data' (6#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_LS_data.v:56]
INFO: [Synth 8-6157] synthesizing module 'DNN_up_y_L3' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_y_L3.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DNN_up_y_L3_ram' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_y_L3.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_y_L3.v:19]
INFO: [Synth 8-6155] done synthesizing module 'DNN_up_y_L3_ram' (7#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_y_L3.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_up_y_L3' (8#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_y_L3.v:40]
INFO: [Synth 8-6157] synthesizing module 'DNN_up_denorm_DNN' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_denorm_DNN.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DNN_up_denorm_DNN_ram' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_denorm_DNN.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_denorm_DNN.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_up_denorm_DNN_ram' (9#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_denorm_DNN.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_up_denorm_DNN' (10#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_denorm_DNN.v:52]
INFO: [Synth 8-6157] synthesizing module 'L2_up' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 7'b0001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state534 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:350]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_BIAS' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_BIAS.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_BIAS_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_BIAS.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_BIAS_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_BIAS.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_BIAS_rom' (11#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_BIAS.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_BIAS' (12#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_BIAS.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_0' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_0.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_0_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_0.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_0_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_0.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_0_rom' (13#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_0' (14#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_0.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_1' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_1.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_1_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_1.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_1_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_1_rom' (15#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_1' (16#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_2' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_2.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_2_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_2.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_2_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_2_rom' (17#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_2' (18#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_2.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_3' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_3.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_3_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_3.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_3_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_3.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_3_rom' (19#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_3.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_3' (20#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_3.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_4' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_4.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_4_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_4.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_4_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_4_rom' (21#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_4' (22#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_4.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_5' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_5.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_5_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_5.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_5_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_5.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_5_rom' (23#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_5.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_5' (24#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_5.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_6' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_6.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_6_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_6.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_6_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_6.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_6_rom' (25#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_6.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_6' (26#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_6.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_7' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_7.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_7_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_7.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_7_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_7.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_7_rom' (27#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_7.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_7' (28#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_7.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_8' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_8.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_8_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_8.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_8_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_8_rom' (29#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_8.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_8' (30#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_8.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_9' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_9.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_9_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_9.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_9_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_9.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_9_rom' (31#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_9.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_9' (32#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_9.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_10' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_10.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_10_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_10.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_10_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_10.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_10_rom' (33#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_10.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_10' (34#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_10.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_11' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_11.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_11_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_11.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_11_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_11.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_11_rom' (35#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_11.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_11' (36#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_11.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_12' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_12.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_12_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_12.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_12_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_12.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_12_rom' (37#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_12.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_12' (38#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_12.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_13' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_13.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_13_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_13.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_13_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_13.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_13_rom' (39#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_13.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_13' (40#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_13.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_14' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_14.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_14_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_14.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_14_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_14.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_14_rom' (41#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_14.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_14' (42#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_14.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_15' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_15.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_15_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_15.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_15_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_15.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_15_rom' (43#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_15.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_15' (44#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_15.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_16' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_16.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_16_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_16.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_16_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_16.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_16_rom' (45#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_16.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_16' (46#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_16.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_17' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_17.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_17_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_17.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_17_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_17.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_17_rom' (47#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_17.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_17' (48#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_17.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_18' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_18.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_18_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_18.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_18_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_18.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_18_rom' (49#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_18.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_18' (50#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_18.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_19' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_19.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_19_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_19.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_19_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_19.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_19_rom' (51#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_19.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_19' (52#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_19.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_20' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_20.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_20_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_20.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_20_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_20.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_20_rom' (53#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_20.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_20' (54#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_20.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_21' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_21.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_21_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_21.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_21_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_21.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_21_rom' (55#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_21.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_21' (56#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_21.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_22' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_22.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_22_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_22.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_22_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_22.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_22_rom' (57#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_22.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_22' (58#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_22.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_23' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_23.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_23_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_23.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_23_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_23.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_23_rom' (59#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_23.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_23' (60#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_23.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_24' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_24.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_24_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_24.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_24_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_24.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_24_rom' (61#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_24.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_24' (62#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_24.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_25' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_25.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_25_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_25.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_25_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_25.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_25_rom' (63#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_25.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_25' (64#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_25.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_26' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_26.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_26_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_26.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_26_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_26.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_26_rom' (65#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_26.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_26' (66#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_26.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_27' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_27.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_27_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_27.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_27_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_27.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_27_rom' (67#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_27.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_27' (68#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_27.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_28' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_28.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_28_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_28.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_28_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_28.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_28_rom' (69#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_28.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_28' (70#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_28.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_29' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_29.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_29_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_29.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_29_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_29.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_29_rom' (71#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_29.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_29' (72#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_29.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_30' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_30.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_30_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_30.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_30_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_30.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_30_rom' (73#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_30.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_30' (74#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_30.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_31' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_31.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_31_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_31.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_31_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_31.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_31_rom' (75#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_31.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_31' (76#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_31.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_32' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_32.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_32_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_32.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_32_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_32.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_32_rom' (77#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_32.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_32' (78#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_32.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_33' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_33.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_33_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_33.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_33_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_33.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_33_rom' (79#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_33.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_33' (80#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_33.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_34' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_34.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_34_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_34.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_34_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_34.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_34_rom' (81#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_34.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_34' (82#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_34.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_35' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_35.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_35_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_35.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_35_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_35.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_35_rom' (83#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_35.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_35' (84#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_35.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_36' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_36.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_36_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_36.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_36_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_36.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_36_rom' (85#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_36.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_36' (86#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_36.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_37' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_37.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_37_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_37.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_37_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_37.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_37_rom' (87#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_37.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_37' (88#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_37.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_38' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_38.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_38_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_38.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_38_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_38.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_38_rom' (89#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_38.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_38' (90#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_38.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_39' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_39.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_39_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_39.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_39_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_39.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_39_rom' (91#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_39.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_39' (92#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_39.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_40' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_40.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_40_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_40.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_40_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_40.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_40_rom' (93#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_40.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_40' (94#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_40.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_41' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_41.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_41_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_41.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_41_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_41.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_41_rom' (95#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_41.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_41' (96#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_41.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_42' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_42.v:39]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_42_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_42.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_42_rom' (97#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_42.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_42' (98#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_42.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_43_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_43.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_43_rom' (99#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_43.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_43' (100#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_43.v:39]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_44_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_44.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_45_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_45.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_46_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_46.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_47_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_47.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_48_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_48.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_49_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_49.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_50_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_50.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_51_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_51.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_52_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_52.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_53_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_53.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_54_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_54.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_55_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_55.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_56_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_56.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_57_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_57.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_58_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_58.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_59_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_59.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_60_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_60.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_61_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_61.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_62_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_62.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_63_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_63.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_64_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_64.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_65_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_65.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_66_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_66.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_67_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_67.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_68_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_68.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_69_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_69.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_70_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_70.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_71_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_71.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_72_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_72.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_73_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_73.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_74_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_74.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_75_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_75.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_76_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_76.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_77_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_77.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_78_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_78.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_79_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_79.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_80_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_80.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_81_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_81.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_82_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_82.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_83_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_83.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_84_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_84.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_85_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_85.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_86_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_86.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_87_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_87.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_88_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_88.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_89_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_89.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_90_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_90.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_91_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_91.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_92_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_92.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_93_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_93.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_94_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_94.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_95_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_95.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_96_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_96.v:21]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DNN_up_ap_fadd_3_full_dsp_32' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/ip/DNN_up_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'd:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/ip/DNN_up_ap_fadd_3_full_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'DNN_up_ap_fadd_3_full_dsp_32' (238#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/ip/DNN_up_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DNN_up_ap_fmul_2_max_dsp_32' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/ip/DNN_up_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'd:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/ip/DNN_up_ap_fmul_2_max_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'DNN_up_ap_fmul_2_max_dsp_32' (247#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/ip/DNN_up_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'DNN_up_ap_fcmp_0_no_dsp_32' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/ip/DNN_up_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'd:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/ip/DNN_up_ap_fcmp_0_no_dsp_32.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'DNN_up_ap_fcmp_0_no_dsp_32' (252#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/ip/DNN_up_ap_fcmp_0_no_dsp_32.vhd:72]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20944]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20946]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20948]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20950]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20952]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20954]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20956]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20958]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20960]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20962]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20964]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20966]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20968]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20970]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20972]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20974]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20976]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20978]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20980]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20982]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20984]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20986]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20988]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20990]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20992]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20994]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20996]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20998]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21000]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21002]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21004]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21006]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21008]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21010]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21012]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21014]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21016]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21018]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21020]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21022]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21024]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21026]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21028]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21030]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21032]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21034]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21036]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21038]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21040]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21042]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21044]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21046]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21048]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 7'b0001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state273 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:152]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state25 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:249]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DNN_up_ap_fsub_3_full_dsp_32' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/ip/DNN_up_ap_fsub_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'd:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/ip/DNN_up_ap_fsub_3_full_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'DNN_up_ap_fsub_3_full_dsp_32' (366#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/ip/DNN_up_ap_fsub_3_full_dsp_32.vhd:72]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DNN_up_ap_fdiv_14_no_dsp_32' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/ip/DNN_up_ap_fdiv_14_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 14 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'd:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/ip/DNN_up_ap_fdiv_14_no_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'DNN_up_ap_fdiv_14_no_dsp_32' (374#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/ip/DNN_up_ap_fdiv_14_no_dsp_32.vhd:72]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1716]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1718]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1720]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1722]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1724]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1726]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1730]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1732]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1734]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1738]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1740]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1742]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1744]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1746]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1758]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1762]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1764]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1766]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1768]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1770]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1772]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1774]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1776]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1778]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1780]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1782]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1784]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1786]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1788]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1790]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1792]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1794]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1796]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1798]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1802]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1804]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1806]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1808]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/reconstruct_complex_s.v:57]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/separate_complex_up.v:63]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized0 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:11 ; elapsed = 00:03:06 . Memory (MB): peak = 1372.242 ; gain = 587.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:20 ; elapsed = 00:03:16 . Memory (MB): peak = 1372.242 ; gain = 587.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:20 ; elapsed = 00:03:16 . Memory (MB): peak = 1372.242 ; gain = 587.848
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 5095 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ip/design_LSDNN_DNN_up_0_0/constraints/DNN_up_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ip/design_LSDNN_DNN_up_0_0/constraints/DNN_up_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.runs/design_LSDNN_DNN_up_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.runs/design_LSDNN_DNN_up_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.407 . Memory (MB): peak = 2209.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 102 instances were transformed.
  FDE => FDRE: 102 instances

write_xdc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2310.137 ; gain = 100.484
Constraint Validation Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2336.102 ; gain = 126.449
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:05:28 ; elapsed = 00:06:41 . Memory (MB): peak = 2336.102 ; gain = 1551.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:05:28 ; elapsed = 00:06:41 . Memory (MB): peak = 2336.102 ; gain = 1551.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.runs/design_LSDNN_DNN_up_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:05:28 ; elapsed = 00:06:41 . Memory (MB): peak = 2336.102 ; gain = 1551.707
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter1_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7770]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter2_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7771]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter3_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7772]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter4_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7773]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter5_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7774]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter6_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7775]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter7_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7776]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter8_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7777]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter9_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7778]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter10_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7779]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter11_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7780]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter12_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7781]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter13_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7782]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter14_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7783]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter15_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7784]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter16_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7785]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter17_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7786]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter18_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7787]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter19_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7788]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter20_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7789]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter21_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7790]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter22_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7791]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter23_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7792]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter24_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7793]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter25_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7794]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter26_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7795]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter27_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7796]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter28_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7797]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter29_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7798]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter30_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7799]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter31_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7800]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter32_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7801]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter33_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7802]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter34_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7803]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter35_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7804]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter36_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7805]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter37_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7806]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter38_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7807]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter39_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7808]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter40_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7809]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter41_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7810]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter42_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7811]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter43_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7812]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter44_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7813]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter45_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7814]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter46_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7815]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter47_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7816]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter48_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7817]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter49_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7818]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter50_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7819]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter51_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7820]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter52_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7821]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter53_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7762]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln308_reg_2564_pp0_iter1_reg_reg[63:7]' into 'zext_ln308_reg_2564_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up.v:2120]
INFO: [Synth 8-4471] merging register 'zext_ln308_reg_2564_pp0_iter2_reg_reg[63:7]' into 'zext_ln308_reg_2564_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up.v:2121]
INFO: [Synth 8-4471] merging register 'zext_ln308_reg_2564_pp0_iter4_reg_reg[63:7]' into 'zext_ln308_reg_2564_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up.v:2123]
INFO: [Synth 8-4471] merging register 'zext_ln308_reg_2564_pp0_iter5_reg_reg[63:7]' into 'zext_ln308_reg_2564_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up.v:2124]
INFO: [Synth 8-4471] merging register 'zext_ln308_reg_2564_pp0_iter6_reg_reg[63:7]' into 'zext_ln308_reg_2564_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up.v:2125]
INFO: [Synth 8-4471] merging register 'zext_ln308_reg_2564_pp0_iter7_reg_reg[63:7]' into 'zext_ln308_reg_2564_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up.v:2126]
INFO: [Synth 8-4471] merging register 'zext_ln308_reg_2564_pp0_iter8_reg_reg[63:7]' into 'zext_ln308_reg_2564_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up.v:2127]
INFO: [Synth 8-4471] merging register 'zext_ln308_reg_2564_pp0_iter9_reg_reg[63:7]' into 'zext_ln308_reg_2564_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up.v:2128]
INFO: [Synth 8-4471] merging register 'zext_ln308_reg_2564_pp0_iter10_reg_reg[63:7]' into 'zext_ln308_reg_2564_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up.v:2129]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "DNN_up_LS_data_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:07:37 ; elapsed = 00:09:05 . Memory (MB): peak = 2336.102 ; gain = 1551.707
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'DNN_up_fadd_32ns_hbi:/DNN_up_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'DNN_up_fadd_32ns_hbi:/DNN_up_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'DNN_up_fadd_32ns_hbi:/DNN_up_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'DNN_up_fadd_32ns_hbi:/DNN_up_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'DNN_up_fmul_32ns_ibs:/DNN_up_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'DNN_up_fmul_32ns_ibs:/DNN_up_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'DNN_up_fmul_32ns_ibs:/DNN_up_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'DNN_up_fmul_32ns_ibs:/DNN_up_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_L2_up_fu_461/DNN_up_fcmp_32ns_jbC_U53/DNN_up_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_L2_up_fu_461/DNN_up_fcmp_32ns_jbC_U53/DNN_up_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_L2_up_fu_461/DNN_up_fcmp_32ns_jbC_U53/DNN_up_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_L2_up_fu_461/DNN_up_fcmp_32ns_jbC_U53/DNN_up_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_L2_up_fu_461/DNN_up_fcmp_32ns_jbC_U53/DNN_up_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_L2_up_fu_461/DNN_up_fcmp_32ns_jbC_U53/DNN_up_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_L2_up_fu_461/DNN_up_fcmp_32ns_jbC_U53/DNN_up_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_L2_up_fu_461/DNN_up_fcmp_32ns_jbC_U53/DNN_up_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_normalize_up_fu_942/DNN_up_fsub_32ns_cud_U4/DNN_up_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_normalize_up_fu_942/DNN_up_fsub_32ns_cud_U4/DNN_up_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_normalize_up_fu_942/DNN_up_fsub_32ns_cud_U4/DNN_up_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_normalize_up_fu_942/DNN_up_fsub_32ns_cud_U4/DNN_up_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_normalize_up_fu_942/DNN_up_fdiv_32ns_dEe_U5/DNN_up_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'inst/grp_normalize_up_fu_942/DNN_up_fdiv_32ns_dEe_U5/DNN_up_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_normalize_up_fu_942/DNN_up_fdiv_32ns_dEe_U5/DNN_up_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/grp_normalize_up_fu_942/DNN_up_fdiv_32ns_dEe_U5/DNN_up_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_normalize_up_fu_942/DNN_up_fdiv_32ns_dEe_U5/DNN_up_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/grp_normalize_up_fu_942/DNN_up_fdiv_32ns_dEe_U5/DNN_up_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_normalize_up_fu_942/DNN_up_fdiv_32ns_dEe_U5/DNN_up_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'inst/grp_normalize_up_fu_942/DNN_up_fdiv_32ns_dEe_U5/DNN_up_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_normalize_up_fu_942/DNN_up_fdiv_32ns_dEe_U5/DNN_up_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'inst/grp_normalize_up_fu_942/DNN_up_fdiv_32ns_dEe_U5/DNN_up_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |L2_up__GB0    |           1|     38307|
|2     |L2_up__GB1    |           1|     22205|
|3     |L2_up__GB2    |           1|     17704|
|4     |L2_up__GB3    |           1|     30344|
|5     |L2_up__GB4    |           1|     33274|
|6     |L2_up__GB5    |           1|     34154|
|7     |L2_up__GB6    |           1|      9569|
|8     |L2_up__GB7    |           1|     11591|
|9     |L2_up__GB8    |           1|     18818|
|10    |L2_up__GB9    |           1|     36316|
|11    |L2_up__GB10   |           1|     18179|
|12    |L3_up__GB0    |           1|     29627|
|13    |L3_up__GB1    |           1|     10494|
|14    |L3_up__GB2    |           1|     10848|
|15    |L3_up__GB3    |           1|     16610|
|16    |L3_up__GB4    |           1|     20389|
|17    |DNN_up__GC0   |           1|     18355|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_18_load_reg_5693_reg[27]' (FDE) to 'L1_WEIGHTS_18_load_reg_5693_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_39_load_reg_5798_reg[27]' (FDE) to 'L1_WEIGHTS_39_load_reg_5798_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_60_load_reg_5903_reg[27]' (FDE) to 'L1_WEIGHTS_60_load_reg_5903_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_81_load_reg_6008_reg[27]' (FDE) to 'L1_WEIGHTS_81_load_reg_6008_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_102_load_reg_6113_reg[27]' (FDE) to 'L1_WEIGHTS_102_load_reg_6113_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_18_load_reg_5693_reg[28]' (FDE) to 'L1_WEIGHTS_18_load_reg_5693_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_39_load_reg_5798_reg[28]' (FDE) to 'L1_WEIGHTS_39_load_reg_5798_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_60_load_reg_5903_reg[28]' (FDE) to 'L1_WEIGHTS_60_load_reg_5903_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_81_load_reg_6008_reg[28]' (FDE) to 'L1_WEIGHTS_81_load_reg_6008_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_102_load_reg_6113_reg[28]' (FDE) to 'L1_WEIGHTS_102_load_reg_6113_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_68_load_reg_5943_reg[26]' (FDE) to 'L1_WEIGHTS_68_load_reg_5943_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_5_load_reg_5628_reg[27]' (FDE) to 'L1_WEIGHTS_5_load_reg_5628_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_26_load_reg_5733_reg[27]' (FDE) to 'L1_WEIGHTS_26_load_reg_5733_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_47_load_reg_5838_reg[27]' (FDE) to 'L1_WEIGHTS_47_load_reg_5838_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_68_load_reg_5943_reg[27]' (FDE) to 'L1_WEIGHTS_68_load_reg_5943_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_89_load_reg_6048_reg[27]' (FDE) to 'L1_WEIGHTS_89_load_reg_6048_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_5_load_reg_5628_reg[28]' (FDE) to 'L1_WEIGHTS_5_load_reg_5628_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_26_load_reg_5733_reg[28]' (FDE) to 'L1_WEIGHTS_26_load_reg_5733_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_47_load_reg_5838_reg[28]' (FDE) to 'L1_WEIGHTS_47_load_reg_5838_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_68_load_reg_5943_reg[28]' (FDE) to 'L1_WEIGHTS_68_load_reg_5943_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_89_load_reg_6048_reg[28]' (FDE) to 'L1_WEIGHTS_89_load_reg_6048_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U50/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U37/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U16/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_1_load_reg_5608_reg[27]' (FDE) to 'L1_WEIGHTS_1_load_reg_5608_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_22_load_reg_5713_reg[27]' (FDE) to 'L1_WEIGHTS_22_load_reg_5713_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_43_load_reg_5818_reg[27]' (FDE) to 'L1_WEIGHTS_43_load_reg_5818_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_64_load_reg_5923_reg[27]' (FDE) to 'L1_WEIGHTS_64_load_reg_5923_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_85_load_reg_6028_reg[27]' (FDE) to 'L1_WEIGHTS_85_load_reg_6028_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_1_load_reg_5608_reg[28]' (FDE) to 'L1_WEIGHTS_1_load_reg_5608_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_22_load_reg_5713_reg[28]' (FDE) to 'L1_WEIGHTS_22_load_reg_5713_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_43_load_reg_5818_reg[28]' (FDE) to 'L1_WEIGHTS_43_load_reg_5818_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_64_load_reg_5923_reg[28]' (FDE) to 'L1_WEIGHTS_64_load_reg_5923_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_85_load_reg_6028_reg[28]' (FDE) to 'L1_WEIGHTS_85_load_reg_6028_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_16_load_reg_5683_reg[27]' (FDE) to 'L1_WEIGHTS_16_load_reg_5683_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_37_load_reg_5788_reg[27]' (FDE) to 'L1_WEIGHTS_37_load_reg_5788_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_58_load_reg_5893_reg[27]' (FDE) to 'L1_WEIGHTS_58_load_reg_5893_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_79_load_reg_5998_reg[27]' (FDE) to 'L1_WEIGHTS_79_load_reg_5998_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_104_load_reg_6103_reg[27]' (FDE) to 'L1_WEIGHTS_104_load_reg_6103_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_16_load_reg_5683_reg[28]' (FDE) to 'L1_WEIGHTS_16_load_reg_5683_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_37_load_reg_5788_reg[28]' (FDE) to 'L1_WEIGHTS_37_load_reg_5788_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_58_load_reg_5893_reg[28]' (FDE) to 'L1_WEIGHTS_58_load_reg_5893_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_79_load_reg_5998_reg[28]' (FDE) to 'L1_WEIGHTS_79_load_reg_5998_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_104_load_reg_6103_reg[28]' (FDE) to 'L1_WEIGHTS_104_load_reg_6103_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U33/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U17/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_4_load_reg_5623_reg[27]' (FDE) to 'L1_WEIGHTS_4_load_reg_5623_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_25_load_reg_5728_reg[27]' (FDE) to 'L1_WEIGHTS_25_load_reg_5728_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_46_load_reg_5833_reg[27]' (FDE) to 'L1_WEIGHTS_46_load_reg_5833_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_67_load_reg_5938_reg[27]' (FDE) to 'L1_WEIGHTS_67_load_reg_5938_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_88_load_reg_6043_reg[27]' (FDE) to 'L1_WEIGHTS_88_load_reg_6043_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_4_load_reg_5623_reg[28]' (FDE) to 'L1_WEIGHTS_4_load_reg_5623_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_25_load_reg_5728_reg[28]' (FDE) to 'L1_WEIGHTS_25_load_reg_5728_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_46_load_reg_5833_reg[28]' (FDE) to 'L1_WEIGHTS_46_load_reg_5833_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_67_load_reg_5938_reg[28]' (FDE) to 'L1_WEIGHTS_67_load_reg_5938_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_88_load_reg_6043_reg[28]' (FDE) to 'L1_WEIGHTS_88_load_reg_6043_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U48/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'DNN_up_fmul_32ns_ibs_U50/din0_buf1_reg[27]' (FDE) to 'DNN_up_fmul_32ns_ibs_U50/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'DNN_up_fmul_32ns_ibs_U50/din0_buf1_reg[28]' (FDE) to 'DNN_up_fmul_32ns_ibs_U50/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'DNN_up_fmul_32ns_ibs_U37/din0_buf1_reg[27]' (FDE) to 'DNN_up_fmul_32ns_ibs_U37/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'DNN_up_fmul_32ns_ibs_U37/din0_buf1_reg[28]' (FDE) to 'DNN_up_fmul_32ns_ibs_U37/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'DNN_up_fmul_32ns_ibs_U33/din0_buf1_reg[27]' (FDE) to 'DNN_up_fmul_32ns_ibs_U33/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'DNN_up_fmul_32ns_ibs_U33/din0_buf1_reg[28]' (FDE) to 'DNN_up_fmul_32ns_ibs_U33/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'DNN_up_fmul_32ns_ibs_U48/din0_buf1_reg[27]' (FDE) to 'DNN_up_fmul_32ns_ibs_U48/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'DNN_up_fmul_32ns_ibs_U48/din0_buf1_reg[28]' (FDE) to 'DNN_up_fmul_32ns_ibs_U48/din0_buf1_reg[29]'
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__2.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U36/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U29/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U30/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/opcode_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/opcode_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/opcode_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/opcode_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U18/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U12/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U15/ce_r_reg)
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__7.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_2_load_reg_5613_reg[27]' (FDE) to 'L1_WEIGHTS_2_load_reg_5613_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_23_load_reg_5718_reg[27]' (FDE) to 'L1_WEIGHTS_23_load_reg_5718_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_44_load_reg_5823_reg[27]' (FDE) to 'L1_WEIGHTS_44_load_reg_5823_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_65_load_reg_5928_reg[27]' (FDE) to 'L1_WEIGHTS_65_load_reg_5928_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_86_load_reg_6033_reg[27]' (FDE) to 'L1_WEIGHTS_86_load_reg_6033_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_2_load_reg_5613_reg[28]' (FDE) to 'L1_WEIGHTS_2_load_reg_5613_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_23_load_reg_5718_reg[28]' (FDE) to 'L1_WEIGHTS_23_load_reg_5718_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_44_load_reg_5823_reg[28]' (FDE) to 'L1_WEIGHTS_44_load_reg_5823_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_65_load_reg_5928_reg[28]' (FDE) to 'L1_WEIGHTS_65_load_reg_5928_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_86_load_reg_6033_reg[28]' (FDE) to 'L1_WEIGHTS_86_load_reg_6033_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U34/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_0_load_reg_5603_reg[26]' (FDE) to 'L1_WEIGHTS_0_load_reg_5603_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_0_load_reg_5603_reg[27]' (FDE) to 'L1_WEIGHTS_0_load_reg_5603_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_21_load_reg_5708_reg[27]' (FDE) to 'L1_WEIGHTS_21_load_reg_5708_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_42_load_reg_5813_reg[27]' (FDE) to 'L1_WEIGHTS_42_load_reg_5813_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_63_load_reg_5918_reg[27]' (FDE) to 'L1_WEIGHTS_63_load_reg_5918_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_84_load_reg_6023_reg[27]' (FDE) to 'L1_WEIGHTS_84_load_reg_6023_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_0_load_reg_5603_reg[28]' (FDE) to 'L1_WEIGHTS_0_load_reg_5603_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_21_load_reg_5708_reg[28]' (FDE) to 'L1_WEIGHTS_21_load_reg_5708_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_42_load_reg_5813_reg[28]' (FDE) to 'L1_WEIGHTS_42_load_reg_5813_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_63_load_reg_5918_reg[28]' (FDE) to 'L1_WEIGHTS_63_load_reg_5918_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_84_load_reg_6023_reg[28]' (FDE) to 'L1_WEIGHTS_84_load_reg_6023_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_17_load_reg_5688_reg[27]' (FDE) to 'L1_WEIGHTS_17_load_reg_5688_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_38_load_reg_5793_reg[27]' (FDE) to 'L1_WEIGHTS_38_load_reg_5793_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_59_load_reg_5898_reg[27]' (FDE) to 'L1_WEIGHTS_59_load_reg_5898_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_80_load_reg_6003_reg[27]' (FDE) to 'L1_WEIGHTS_80_load_reg_6003_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_103_load_reg_6108_reg[27]' (FDE) to 'L1_WEIGHTS_103_load_reg_6108_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_17_load_reg_5688_reg[28]' (FDE) to 'L1_WEIGHTS_17_load_reg_5688_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_38_load_reg_5793_reg[28]' (FDE) to 'L1_WEIGHTS_38_load_reg_5793_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_59_load_reg_5898_reg[28]' (FDE) to 'L1_WEIGHTS_59_load_reg_5898_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_80_load_reg_6003_reg[28]' (FDE) to 'L1_WEIGHTS_80_load_reg_6003_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_103_load_reg_6108_reg[28]' (FDE) to 'L1_WEIGHTS_103_load_reg_6108_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_19_load_reg_5698_reg[27]' (FDE) to 'L1_WEIGHTS_19_load_reg_5698_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_40_load_reg_5803_reg[27]' (FDE) to 'L1_WEIGHTS_40_load_reg_5803_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_61_load_reg_5908_reg[27]' (FDE) to 'L1_WEIGHTS_61_load_reg_5908_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_82_load_reg_6013_reg[27]' (FDE) to 'L1_WEIGHTS_82_load_reg_6013_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_load_reg_6118_reg[27]' (FDE) to 'L1_WEIGHTS_load_reg_6118_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_19_load_reg_5698_reg[28]' (FDE) to 'L1_WEIGHTS_19_load_reg_5698_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_40_load_reg_5803_reg[28]' (FDE) to 'L1_WEIGHTS_40_load_reg_5803_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_61_load_reg_5908_reg[28]' (FDE) to 'L1_WEIGHTS_61_load_reg_5908_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_82_load_reg_6013_reg[28]' (FDE) to 'L1_WEIGHTS_82_load_reg_6013_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_load_reg_6118_reg[28]' (FDE) to 'L1_WEIGHTS_load_reg_6118_reg[29]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U13/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U32/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U49/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U51/ce_r_reg)
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__8.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U44/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U21/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U22/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U14/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U23/ce_r_reg)
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__12.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DNN_up_fadd_32ns_hbi_U27/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DNN_up_fadd_32ns_hbi_U11/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DNN_up_fadd_32ns_hbi_U28/ce_r_reg )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__15.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U47/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U24/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U40/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U25/ce_r_reg)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U46/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U45/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U42/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U26/ce_r_reg)
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__18.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__18.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DNN_up_fmul_32ns_ibs_U52/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DNN_up_fadd_32ns_hbi_U19/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DNN_up_fadd_32ns_hbi_U31/ce_r_reg )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__20.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__20.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U39/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U38/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U35/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U43/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U41/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U20/ce_r_reg)
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__21.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__21.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U285/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U286/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U284/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U274/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U281/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U273/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U275/ce_r_reg)
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__22.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__22.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__23.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__23.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__24.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__24.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DNN_up_fadd_32ns_hbi_U276/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DNN_up_fmul_32ns_ibs_U282/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DNN_up_fadd_32ns_hbi_U266/ce_r_reg )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__25.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__25.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__26.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__26.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DNN_up_fmul_32ns_ibs_U287/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DNN_up_fmul_32ns_ibs_U277/ce_r_reg )
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U280/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U269/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U270/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U271/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U272/ce_r_reg)
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__27.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__27.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__28.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__28.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__29.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__29.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__30.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__30.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DNN_up_fmul_32ns_ibs_U278/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DNN_up_fmul_32ns_ibs_U279/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DNN_up_fmul_32ns_ibs_U283/ce_r_reg )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__31.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__31.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__32.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__32.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[25].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '25' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '21' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '19' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '17' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '15' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '13' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '11' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '9' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '7' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '5' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '3' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '1' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'grp_normalize_up_fu_942/DNN_up_fdiv_32ns_dEe_U5/ce_r_reg' into 'grp_normalize_up_fu_942/DNN_up_fsub_32ns_cud_U4/ce_r_reg' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_fdiv_32ns_dEe.v:50]
INFO: [Synth 8-4471] merging register 'DNN_up_fadd_32ns_hbi_U397/ce_r_reg' into 'grp_normalize_up_fu_942/DNN_up_fsub_32ns_cud_U4/ce_r_reg' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_fadd_32ns_hbi.v:50]
INFO: [Synth 8-4471] merging register 'DNN_up_fmul_32ns_ibs_U398/ce_r_reg' into 'grp_normalize_up_fu_942/DNN_up_fsub_32ns_cud_U4/ce_r_reg' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_fmul_32ns_ibs.v:50]
INFO: [Synth 8-4471] merging register 'grp_normalize_up_fu_942/tmp_reg_3610_reg[31:0]' into 'grp_normalize_up_fu_942/DNN_up_fsub_32ns_cud_U4/dout_r_reg[31:0]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:657]
INFO: [Synth 8-3971] The signal "DNN_up__GC0/LS_data_U/DNN_up_LS_data_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:11:28 ; elapsed = 00:15:13 . Memory (MB): peak = 2336.102 ; gain = 1551.707
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_0/L1_WEIGHTS_102_U/L2_up_L1_WEIGHTS_g8j_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_0/L1_WEIGHTS_102_U/L2_up_L1_WEIGHTS_g8j_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_1/L1_WEIGHTS_81_U/L2_up_L1_WEIGHTS_81_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_1/L1_WEIGHTS_81_U/L2_up_L1_WEIGHTS_81_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_2/L1_WEIGHTS_60_U/L2_up_L1_WEIGHTS_60_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_2/L1_WEIGHTS_60_U/L2_up_L1_WEIGHTS_60_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_3/L1_WEIGHTS_39_U/L2_up_L1_WEIGHTS_39_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_3/L1_WEIGHTS_39_U/L2_up_L1_WEIGHTS_39_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_4/L1_WEIGHTS_18_U/L2_up_L1_WEIGHTS_18_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_4/L1_WEIGHTS_18_U/L2_up_L1_WEIGHTS_18_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_5/L1_WEIGHTS_85_U/L2_up_L1_WEIGHTS_85_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_5/L1_WEIGHTS_85_U/L2_up_L1_WEIGHTS_85_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_6/L1_WEIGHTS_64_U/L2_up_L1_WEIGHTS_64_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_6/L1_WEIGHTS_64_U/L2_up_L1_WEIGHTS_64_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_7/L1_WEIGHTS_43_U/L2_up_L1_WEIGHTS_43_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_7/L1_WEIGHTS_43_U/L2_up_L1_WEIGHTS_43_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_8/L1_WEIGHTS_22_U/L2_up_L1_WEIGHTS_22_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_8/L1_WEIGHTS_22_U/L2_up_L1_WEIGHTS_22_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_9/L1_WEIGHTS_1_U/L2_up_L1_WEIGHTS_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_9/L1_WEIGHTS_1_U/L2_up_L1_WEIGHTS_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_10/L1_WEIGHTS_88_U/L2_up_L1_WEIGHTS_88_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_10/L1_WEIGHTS_88_U/L2_up_L1_WEIGHTS_88_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_11/L1_WEIGHTS_67_U/L2_up_L1_WEIGHTS_67_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_11/L1_WEIGHTS_67_U/L2_up_L1_WEIGHTS_67_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_12/L1_WEIGHTS_46_U/L2_up_L1_WEIGHTS_46_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_12/L1_WEIGHTS_46_U/L2_up_L1_WEIGHTS_46_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_13/L1_WEIGHTS_25_U/L2_up_L1_WEIGHTS_25_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_13/L1_WEIGHTS_25_U/L2_up_L1_WEIGHTS_25_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_14/L1_WEIGHTS_4_U/L2_up_L1_WEIGHTS_4_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_14/L1_WEIGHTS_4_U/L2_up_L1_WEIGHTS_4_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_15/L1_WEIGHTS_89_U/L2_up_L1_WEIGHTS_89_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_15/L1_WEIGHTS_89_U/L2_up_L1_WEIGHTS_89_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_16/L1_WEIGHTS_68_U/L2_up_L1_WEIGHTS_68_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_16/L1_WEIGHTS_68_U/L2_up_L1_WEIGHTS_68_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_17/L1_WEIGHTS_47_U/L2_up_L1_WEIGHTS_47_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_17/L1_WEIGHTS_47_U/L2_up_L1_WEIGHTS_47_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_18/L1_WEIGHTS_26_U/L2_up_L1_WEIGHTS_26_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_18/L1_WEIGHTS_26_U/L2_up_L1_WEIGHTS_26_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_19/L1_WEIGHTS_5_U/L2_up_L1_WEIGHTS_5_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_19/L1_WEIGHTS_5_U/L2_up_L1_WEIGHTS_5_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_20/L1_WEIGHTS_104_U/L2_up_L1_WEIGHTS_eOg_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_20/L1_WEIGHTS_104_U/L2_up_L1_WEIGHTS_eOg_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_21/L1_WEIGHTS_79_U/L2_up_L1_WEIGHTS_79_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_21/L1_WEIGHTS_79_U/L2_up_L1_WEIGHTS_79_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_22/L1_WEIGHTS_58_U/L2_up_L1_WEIGHTS_58_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_22/L1_WEIGHTS_58_U/L2_up_L1_WEIGHTS_58_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_23/L1_WEIGHTS_37_U/L2_up_L1_WEIGHTS_37_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_23/L1_WEIGHTS_37_U/L2_up_L1_WEIGHTS_37_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_24/L1_WEIGHTS_16_U/L2_up_L1_WEIGHTS_16_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_24/L1_WEIGHTS_16_U/L2_up_L1_WEIGHTS_16_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_0/L1_WEIGHTS_86_U/L2_up_L1_WEIGHTS_86_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_0/L1_WEIGHTS_86_U/L2_up_L1_WEIGHTS_86_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_1/L1_WEIGHTS_65_U/L2_up_L1_WEIGHTS_65_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_1/L1_WEIGHTS_65_U/L2_up_L1_WEIGHTS_65_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_2/L1_WEIGHTS_44_U/L2_up_L1_WEIGHTS_44_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_2/L1_WEIGHTS_44_U/L2_up_L1_WEIGHTS_44_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_3/L1_WEIGHTS_23_U/L2_up_L1_WEIGHTS_23_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_3/L1_WEIGHTS_23_U/L2_up_L1_WEIGHTS_23_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_4/L1_WEIGHTS_2_U/L2_up_L1_WEIGHTS_2_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_4/L1_WEIGHTS_2_U/L2_up_L1_WEIGHTS_2_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_5/L1_WEIGHTS_96_U/L2_up_L1_WEIGHTS_96_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_5/L1_WEIGHTS_96_U/L2_up_L1_WEIGHTS_96_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_6/L1_WEIGHTS_75_U/L2_up_L1_WEIGHTS_75_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_6/L1_WEIGHTS_75_U/L2_up_L1_WEIGHTS_75_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_7/L1_WEIGHTS_54_U/L2_up_L1_WEIGHTS_54_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_7/L1_WEIGHTS_54_U/L2_up_L1_WEIGHTS_54_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_8/L1_WEIGHTS_33_U/L2_up_L1_WEIGHTS_33_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_8/L1_WEIGHTS_33_U/L2_up_L1_WEIGHTS_33_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_9/L1_WEIGHTS_12_U/L2_up_L1_WEIGHTS_12_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_9/L1_WEIGHTS_12_U/L2_up_L1_WEIGHTS_12_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_10/L1_WEIGHTS_U/L2_up_L1_WEIGHTS_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_10/L1_WEIGHTS_U/L2_up_L1_WEIGHTS_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_11/L1_WEIGHTS_82_U/L2_up_L1_WEIGHTS_82_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_11/L1_WEIGHTS_82_U/L2_up_L1_WEIGHTS_82_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_12/L1_WEIGHTS_61_U/L2_up_L1_WEIGHTS_61_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_12/L1_WEIGHTS_61_U/L2_up_L1_WEIGHTS_61_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_13/L1_WEIGHTS_40_U/L2_up_L1_WEIGHTS_40_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_13/L1_WEIGHTS_40_U/L2_up_L1_WEIGHTS_40_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_14/L1_WEIGHTS_19_U/L2_up_L1_WEIGHTS_19_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_14/L1_WEIGHTS_19_U/L2_up_L1_WEIGHTS_19_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_15/L1_WEIGHTS_103_U/L2_up_L1_WEIGHTS_fYi_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_15/L1_WEIGHTS_103_U/L2_up_L1_WEIGHTS_fYi_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_16/L1_WEIGHTS_80_U/L2_up_L1_WEIGHTS_80_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_16/L1_WEIGHTS_80_U/L2_up_L1_WEIGHTS_80_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_17/L1_WEIGHTS_59_U/L2_up_L1_WEIGHTS_59_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_17/L1_WEIGHTS_59_U/L2_up_L1_WEIGHTS_59_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_18/L1_WEIGHTS_38_U/L2_up_L1_WEIGHTS_38_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_18/L1_WEIGHTS_38_U/L2_up_L1_WEIGHTS_38_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_19/L1_WEIGHTS_17_U/L2_up_L1_WEIGHTS_17_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_19/L1_WEIGHTS_17_U/L2_up_L1_WEIGHTS_17_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_20/L1_WEIGHTS_84_U/L2_up_L1_WEIGHTS_84_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_20/L1_WEIGHTS_84_U/L2_up_L1_WEIGHTS_84_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_21/L1_WEIGHTS_63_U/L2_up_L1_WEIGHTS_63_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_21/L1_WEIGHTS_63_U/L2_up_L1_WEIGHTS_63_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_22/L1_WEIGHTS_42_U/L2_up_L1_WEIGHTS_42_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_22/L1_WEIGHTS_42_U/L2_up_L1_WEIGHTS_42_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_23/L1_WEIGHTS_21_U/L2_up_L1_WEIGHTS_21_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_23/L1_WEIGHTS_21_U/L2_up_L1_WEIGHTS_21_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_24/L1_WEIGHTS_0_U/L2_up_L1_WEIGHTS_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_24/L1_WEIGHTS_0_U/L2_up_L1_WEIGHTS_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |L2_up__GB0    |           1|     36748|
|2     |L2_up__GB1    |           1|     19049|
|3     |L2_up__GB2    |           1|     16348|
|4     |L2_up__GB3    |           1|     29324|
|5     |L2_up__GB4    |           1|     31251|
|6     |L2_up__GB5    |           1|     32150|
|7     |L2_up__GB6    |           1|      9569|
|8     |L2_up__GB7    |           1|     10135|
|9     |L2_up__GB8    |           1|     18818|
|10    |L2_up__GB9    |           1|     34420|
|11    |L2_up__GB10   |           1|     18179|
|12    |L3_up__GB0    |           1|     27876|
|13    |L3_up__GB1    |           1|      9853|
|14    |L3_up__GB2    |           1|     10347|
|15    |L3_up__GB3    |           1|     14250|
|16    |L3_up__GB4    |           1|     18044|
|17    |DNN_up__GC0   |           1|     16342|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:12:10 ; elapsed = 00:15:58 . Memory (MB): peak = 2336.102 ; gain = 1551.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:13:17 ; elapsed = 00:17:06 . Memory (MB): peak = 2336.102 ; gain = 1551.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |L2_up__GB0    |           1|     36748|
|2     |L2_up__GB1    |           1|     19046|
|3     |L2_up__GB2    |           1|     16348|
|4     |L2_up__GB3    |           1|     29321|
|5     |L2_up__GB4    |           1|     31251|
|6     |L2_up__GB5    |           1|     32150|
|7     |L2_up__GB6    |           1|      9569|
|8     |L2_up__GB7    |           1|     10132|
|9     |L2_up__GB8    |           1|     18818|
|10    |L2_up__GB9    |           1|     34420|
|11    |L2_up__GB10   |           1|     18179|
|12    |L3_up__GB0    |           1|     27876|
|13    |L3_up__GB1    |           1|      9850|
|14    |L3_up__GB2    |           1|     10347|
|15    |L3_up__GB3    |           1|     14250|
|16    |L3_up__GB4    |           1|     18037|
|17    |DNN_up__GC0   |           1|     16342|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------

*** Running vivado
    with args -log design_LSDNN_DNN_up_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_LSDNN_DNN_up_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_LSDNN_DNN_up_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 357.359 ; gain = 65.289
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/IIIT-D/Independent_Project/HLS/least_squares'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/IIIT-D/Independent_Project/HLS/dnn'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Softwares/Xilinx/Vivado/Vivado/2019.1/data/ip'.
Command: synth_design -top design_LSDNN_DNN_up_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11108 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 964.883 ; gain = 180.508
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_LSDNN_DNN_up_0_0' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ip/design_LSDNN_DNN_up_0_0/synth/design_LSDNN_DNN_up_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'DNN_up' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up.v:12]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state20 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state21 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state22 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up.v:113]
INFO: [Synth 8-6157] synthesizing module 'DNN_up_std_o' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_std_o.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DNN_up_std_o_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_std_o.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
INFO: [Synth 8-3876] $readmem data file './DNN_up_std_o_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_std_o.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DNN_up_std_o_rom' (1#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_std_o.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_up_std_o' (2#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_std_o.v:39]
INFO: [Synth 8-6157] synthesizing module 'DNN_up_mean_o' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_mean_o.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DNN_up_mean_o_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_mean_o.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
INFO: [Synth 8-3876] $readmem data file './DNN_up_mean_o_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_mean_o.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DNN_up_mean_o_rom' (3#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_mean_o.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_up_mean_o' (4#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_mean_o.v:39]
INFO: [Synth 8-6157] synthesizing module 'DNN_up_LS_data' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_LS_data.v:56]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DNN_up_LS_data_ram' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_LS_data.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_LS_data.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DNN_up_LS_data_ram' (5#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_LS_data.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_up_LS_data' (6#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_LS_data.v:56]
INFO: [Synth 8-6157] synthesizing module 'DNN_up_y_L3' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_y_L3.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DNN_up_y_L3_ram' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_y_L3.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_y_L3.v:19]
INFO: [Synth 8-6155] done synthesizing module 'DNN_up_y_L3_ram' (7#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_y_L3.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_up_y_L3' (8#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_y_L3.v:40]
INFO: [Synth 8-6157] synthesizing module 'DNN_up_denorm_DNN' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_denorm_DNN.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DNN_up_denorm_DNN_ram' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_denorm_DNN.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_denorm_DNN.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_up_denorm_DNN_ram' (9#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_denorm_DNN.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_up_denorm_DNN' (10#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_denorm_DNN.v:52]
INFO: [Synth 8-6157] synthesizing module 'L2_up' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 7'b0001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state534 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:350]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_BIAS' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_BIAS.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_BIAS_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_BIAS.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_BIAS_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_BIAS.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_BIAS_rom' (11#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_BIAS.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_BIAS' (12#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_BIAS.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_0' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_0.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_0_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_0.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_0_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_0.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_0_rom' (13#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_0' (14#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_0.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_1' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_1.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_1_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_1.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_1_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_1_rom' (15#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_1' (16#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_2' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_2.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_2_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_2.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_2_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_2_rom' (17#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_2' (18#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_2.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_3' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_3.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_3_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_3.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_3_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_3.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_3_rom' (19#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_3.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_3' (20#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_3.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_4' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_4.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_4_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_4.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_4_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_4_rom' (21#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_4' (22#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_4.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_5' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_5.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_5_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_5.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_5_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_5.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_5_rom' (23#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_5.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_5' (24#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_5.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_6' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_6.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_6_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_6.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_6_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_6.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_6_rom' (25#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_6.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_6' (26#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_6.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_7' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_7.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_7_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_7.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_7_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_7.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_7_rom' (27#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_7.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_7' (28#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_7.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_8' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_8.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_8_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_8.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_8_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_8_rom' (29#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_8.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_8' (30#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_8.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_9' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_9.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_9_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_9.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_9_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_9.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_9_rom' (31#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_9.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_9' (32#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_9.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_10' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_10.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_10_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_10.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_10_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_10.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_10_rom' (33#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_10.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_10' (34#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_10.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_11' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_11.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_11_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_11.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_11_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_11.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_11_rom' (35#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_11.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_11' (36#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_11.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_12' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_12.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_12_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_12.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_12_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_12.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_12_rom' (37#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_12.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_12' (38#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_12.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_13' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_13.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_13_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_13.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_13_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_13.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_13_rom' (39#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_13.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_13' (40#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_13.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_14' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_14.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_14_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_14.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_14_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_14.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_14_rom' (41#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_14.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_14' (42#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_14.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_15' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_15.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_15_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_15.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_15_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_15.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_15_rom' (43#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_15.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_15' (44#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_15.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_16' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_16.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_16_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_16.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_16_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_16.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_16_rom' (45#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_16.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_16' (46#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_16.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_17' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_17.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_17_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_17.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_17_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_17.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_17_rom' (47#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_17.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_17' (48#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_17.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_18' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_18.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_18_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_18.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_18_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_18.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_18_rom' (49#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_18.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_18' (50#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_18.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_19' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_19.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_19_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_19.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_19_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_19.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_19_rom' (51#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_19.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_19' (52#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_19.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_20' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_20.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_20_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_20.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_20_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_20.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_20_rom' (53#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_20.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_20' (54#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_20.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_21' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_21.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_21_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_21.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_21_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_21.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_21_rom' (55#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_21.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_21' (56#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_21.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_22' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_22.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_22_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_22.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_22_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_22.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_22_rom' (57#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_22.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_22' (58#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_22.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_23' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_23.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_23_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_23.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_23_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_23.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_23_rom' (59#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_23.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_23' (60#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_23.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_24' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_24.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_24_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_24.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_24_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_24.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_24_rom' (61#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_24.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_24' (62#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_24.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_25' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_25.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_25_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_25.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_25_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_25.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_25_rom' (63#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_25.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_25' (64#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_25.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_26' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_26.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_26_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_26.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_26_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_26.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_26_rom' (65#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_26.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_26' (66#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_26.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_27' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_27.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_27_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_27.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_27_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_27.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_27_rom' (67#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_27.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_27' (68#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_27.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_28' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_28.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_28_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_28.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_28_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_28.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_28_rom' (69#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_28.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_28' (70#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_28.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_29' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_29.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_29_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_29.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_29_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_29.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_29_rom' (71#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_29.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_29' (72#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_29.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_30' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_30.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_30_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_30.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_30_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_30.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_30_rom' (73#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_30.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_30' (74#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_30.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_31' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_31.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_31_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_31.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_31_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_31.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_31_rom' (75#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_31.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_31' (76#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_31.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_32' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_32.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_32_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_32.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_32_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_32.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_32_rom' (77#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_32.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_32' (78#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_32.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_33' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_33.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_33_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_33.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_33_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_33.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_33_rom' (79#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_33.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_33' (80#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_33.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_34' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_34.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_34_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_34.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_34_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_34.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_34_rom' (81#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_34.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_34' (82#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_34.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_35' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_35.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_35_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_35.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_35_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_35.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_35_rom' (83#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_35.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_35' (84#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_35.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_36' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_36.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_36_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_36.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_36_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_36.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_36_rom' (85#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_36.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_36' (86#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_36.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_37' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_37.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_37_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_37.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_37_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_37.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_37_rom' (87#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_37.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_37' (88#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_37.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_38' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_38.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_38_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_38.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_38_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_38.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_38_rom' (89#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_38.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_38' (90#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_38.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_39' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_39.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_39_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_39.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_39_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_39.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_39_rom' (91#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_39.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_39' (92#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_39.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_40' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_40.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_40_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_40.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_40_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_40.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_40_rom' (93#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_40.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_40' (94#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_40.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_41' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_41.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_41_rom' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_41.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_41_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_41.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_41_rom' (95#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_41.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_41' (96#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_41.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_up_L1_WEIGHTS_42' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_42.v:39]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_42_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_42.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_42_rom' (97#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_42.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_42' (98#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_42.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_43_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_43.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_43_rom' (99#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_43.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_up_L1_WEIGHTS_43' (100#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_43.v:39]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_44_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_44.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_45_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_45.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_46_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_46.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_47_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_47.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_48_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_48.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_49_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_49.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_50_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_50.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_51_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_51.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_52_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_52.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_53_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_53.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_54_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_54.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_55_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_55.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_56_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_56.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_57_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_57.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_58_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_58.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_59_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_59.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_60_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_60.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_61_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_61.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_62_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_62.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_63_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_63.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_64_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_64.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_65_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_65.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_66_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_66.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_67_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_67.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_68_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_68.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_69_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_69.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_70_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_70.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_71_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_71.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_72_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_72.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_73_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_73.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_74_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_74.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_75_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_75.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_76_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_76.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_77_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_77.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_78_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_78.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_79_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_79.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_80_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_80.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_81_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_81.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_82_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_82.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_83_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_83.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_84_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_84.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_85_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_85.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_86_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_86.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_87_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_87.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_88_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_88.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_89_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_89.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_90_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_90.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_91_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_91.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_92_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_92.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_93_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_93.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_94_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_94.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_95_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_95.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_up_L1_WEIGHTS_96_rom.dat' is read successfully [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up_L1_WEIGHTS_96.v:21]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DNN_up_ap_fadd_3_full_dsp_32' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/ip/DNN_up_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'd:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/ip/DNN_up_ap_fadd_3_full_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'DNN_up_ap_fadd_3_full_dsp_32' (238#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/ip/DNN_up_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DNN_up_ap_fmul_2_max_dsp_32' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/ip/DNN_up_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'd:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/ip/DNN_up_ap_fmul_2_max_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'DNN_up_ap_fmul_2_max_dsp_32' (247#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/ip/DNN_up_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'DNN_up_ap_fcmp_0_no_dsp_32' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/ip/DNN_up_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'd:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/ip/DNN_up_ap_fcmp_0_no_dsp_32.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'DNN_up_ap_fcmp_0_no_dsp_32' (252#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/ip/DNN_up_ap_fcmp_0_no_dsp_32.vhd:72]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20944]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20946]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20948]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20950]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20952]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20954]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20956]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20958]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20960]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20962]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20964]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20966]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20968]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20970]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20972]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20974]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20976]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20978]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20980]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20982]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20984]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20986]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20988]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20990]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20992]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20994]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20996]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:20998]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21000]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21002]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21004]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21006]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21008]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21010]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21012]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21014]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21016]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21018]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21020]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21022]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21024]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21026]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21028]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21030]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21032]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21034]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21036]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21038]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21040]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21042]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21044]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21046]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L2_up.v:21048]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 7'b0001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state273 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:152]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state25 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:249]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DNN_up_ap_fsub_3_full_dsp_32' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/ip/DNN_up_ap_fsub_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'd:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/ip/DNN_up_ap_fsub_3_full_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'DNN_up_ap_fsub_3_full_dsp_32' (366#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/ip/DNN_up_ap_fsub_3_full_dsp_32.vhd:72]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DNN_up_ap_fdiv_14_no_dsp_32' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/ip/DNN_up_ap_fdiv_14_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 14 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'd:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/ip/DNN_up_ap_fdiv_14_no_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'DNN_up_ap_fdiv_14_no_dsp_32' (374#1) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/ip/DNN_up_ap_fdiv_14_no_dsp_32.vhd:72]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1716]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1718]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1720]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1722]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1724]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1726]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1730]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1732]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1734]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1738]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1740]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1742]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1744]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1746]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1758]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1762]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1764]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1766]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1768]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1770]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1772]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1774]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1776]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1778]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1780]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1782]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1784]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1786]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1788]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1790]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1792]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1794]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1796]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1798]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1802]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1804]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1806]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:1808]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/reconstruct_complex_s.v:57]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/separate_complex_up.v:63]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized0 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:14 ; elapsed = 00:01:25 . Memory (MB): peak = 1372.695 ; gain = 588.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:31 . Memory (MB): peak = 1372.695 ; gain = 588.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:20 ; elapsed = 00:01:31 . Memory (MB): peak = 1372.695 ; gain = 588.320
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 5095 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ip/design_LSDNN_DNN_up_0_0/constraints/DNN_up_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ip/design_LSDNN_DNN_up_0_0/constraints/DNN_up_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.runs/design_LSDNN_DNN_up_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.runs/design_LSDNN_DNN_up_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.303 . Memory (MB): peak = 2211.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 102 instances were transformed.
  FDE => FDRE: 102 instances

write_xdc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2311.324 ; gain = 100.051
Constraint Validation Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2337.156 ; gain = 125.883
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:21 ; elapsed = 00:03:33 . Memory (MB): peak = 2337.156 ; gain = 1552.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:21 ; elapsed = 00:03:33 . Memory (MB): peak = 2337.156 ; gain = 1552.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.runs/design_LSDNN_DNN_up_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:21 ; elapsed = 00:03:33 . Memory (MB): peak = 2337.156 ; gain = 1552.781
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter1_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7770]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter2_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7771]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter3_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7772]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter4_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7773]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter5_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7774]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter6_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7775]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter7_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7776]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter8_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7777]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter9_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7778]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter10_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7779]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter11_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7780]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter12_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7781]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter13_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7782]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter14_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7783]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter15_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7784]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter16_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7785]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter17_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7786]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter18_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7787]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter19_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7788]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter20_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7789]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter21_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7790]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter22_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7791]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter23_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7792]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter24_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7793]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter25_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7794]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter26_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7795]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter27_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7796]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter28_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7797]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter29_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7798]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter30_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7799]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter31_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7800]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter32_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7801]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter33_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7802]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter34_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7803]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter35_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7804]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter36_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7805]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter37_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7806]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter38_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7807]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter39_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7808]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter40_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7809]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter41_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7810]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter42_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7811]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter43_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7812]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter44_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7813]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter45_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7814]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter46_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7815]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter47_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7816]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter48_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7817]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter49_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7818]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter50_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7819]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter51_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7820]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter52_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7821]
INFO: [Synth 8-4471] merging register 'zext_ln295_reg_1695_pp0_iter53_reg_reg[63:7]' into 'zext_ln295_reg_1695_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/L3_up.v:7762]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln308_reg_2564_pp0_iter1_reg_reg[63:7]' into 'zext_ln308_reg_2564_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up.v:2120]
INFO: [Synth 8-4471] merging register 'zext_ln308_reg_2564_pp0_iter2_reg_reg[63:7]' into 'zext_ln308_reg_2564_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up.v:2121]
INFO: [Synth 8-4471] merging register 'zext_ln308_reg_2564_pp0_iter4_reg_reg[63:7]' into 'zext_ln308_reg_2564_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up.v:2123]
INFO: [Synth 8-4471] merging register 'zext_ln308_reg_2564_pp0_iter5_reg_reg[63:7]' into 'zext_ln308_reg_2564_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up.v:2124]
INFO: [Synth 8-4471] merging register 'zext_ln308_reg_2564_pp0_iter6_reg_reg[63:7]' into 'zext_ln308_reg_2564_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up.v:2125]
INFO: [Synth 8-4471] merging register 'zext_ln308_reg_2564_pp0_iter7_reg_reg[63:7]' into 'zext_ln308_reg_2564_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up.v:2126]
INFO: [Synth 8-4471] merging register 'zext_ln308_reg_2564_pp0_iter8_reg_reg[63:7]' into 'zext_ln308_reg_2564_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up.v:2127]
INFO: [Synth 8-4471] merging register 'zext_ln308_reg_2564_pp0_iter9_reg_reg[63:7]' into 'zext_ln308_reg_2564_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up.v:2128]
INFO: [Synth 8-4471] merging register 'zext_ln308_reg_2564_pp0_iter10_reg_reg[63:7]' into 'zext_ln308_reg_2564_reg[63:7]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up.v:2129]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "DNN_up_LS_data_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:42 ; elapsed = 00:04:58 . Memory (MB): peak = 2337.156 ; gain = 1552.781
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'DNN_up_fadd_32ns_hbi:/DNN_up_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'DNN_up_fadd_32ns_hbi:/DNN_up_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'DNN_up_fadd_32ns_hbi:/DNN_up_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'DNN_up_fadd_32ns_hbi:/DNN_up_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'DNN_up_fmul_32ns_ibs:/DNN_up_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'DNN_up_fmul_32ns_ibs:/DNN_up_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'DNN_up_fmul_32ns_ibs:/DNN_up_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'DNN_up_fmul_32ns_ibs:/DNN_up_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_L2_up_fu_461/DNN_up_fcmp_32ns_jbC_U53/DNN_up_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_L2_up_fu_461/DNN_up_fcmp_32ns_jbC_U53/DNN_up_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_L2_up_fu_461/DNN_up_fcmp_32ns_jbC_U53/DNN_up_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_L2_up_fu_461/DNN_up_fcmp_32ns_jbC_U53/DNN_up_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_L2_up_fu_461/DNN_up_fcmp_32ns_jbC_U53/DNN_up_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_L2_up_fu_461/DNN_up_fcmp_32ns_jbC_U53/DNN_up_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_L2_up_fu_461/DNN_up_fcmp_32ns_jbC_U53/DNN_up_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_L2_up_fu_461/DNN_up_fcmp_32ns_jbC_U53/DNN_up_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_normalize_up_fu_942/DNN_up_fsub_32ns_cud_U4/DNN_up_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_normalize_up_fu_942/DNN_up_fsub_32ns_cud_U4/DNN_up_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_normalize_up_fu_942/DNN_up_fsub_32ns_cud_U4/DNN_up_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_normalize_up_fu_942/DNN_up_fsub_32ns_cud_U4/DNN_up_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_normalize_up_fu_942/DNN_up_fdiv_32ns_dEe_U5/DNN_up_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'inst/grp_normalize_up_fu_942/DNN_up_fdiv_32ns_dEe_U5/DNN_up_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_normalize_up_fu_942/DNN_up_fdiv_32ns_dEe_U5/DNN_up_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/grp_normalize_up_fu_942/DNN_up_fdiv_32ns_dEe_U5/DNN_up_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_normalize_up_fu_942/DNN_up_fdiv_32ns_dEe_U5/DNN_up_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/grp_normalize_up_fu_942/DNN_up_fdiv_32ns_dEe_U5/DNN_up_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_normalize_up_fu_942/DNN_up_fdiv_32ns_dEe_U5/DNN_up_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'inst/grp_normalize_up_fu_942/DNN_up_fdiv_32ns_dEe_U5/DNN_up_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_normalize_up_fu_942/DNN_up_fdiv_32ns_dEe_U5/DNN_up_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'inst/grp_normalize_up_fu_942/DNN_up_fdiv_32ns_dEe_U5/DNN_up_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |L2_up__GB0    |           1|     38307|
|2     |L2_up__GB1    |           1|     22205|
|3     |L2_up__GB2    |           1|     17704|
|4     |L2_up__GB3    |           1|     30344|
|5     |L2_up__GB4    |           1|     33274|
|6     |L2_up__GB5    |           1|     34154|
|7     |L2_up__GB6    |           1|      9569|
|8     |L2_up__GB7    |           1|     11591|
|9     |L2_up__GB8    |           1|     18818|
|10    |L2_up__GB9    |           1|     36316|
|11    |L2_up__GB10   |           1|     18179|
|12    |L3_up__GB0    |           1|     29627|
|13    |L3_up__GB1    |           1|     10494|
|14    |L3_up__GB2    |           1|     10848|
|15    |L3_up__GB3    |           1|     16610|
|16    |L3_up__GB4    |           1|     20389|
|17    |DNN_up__GC0   |           1|     18355|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_18_load_reg_5693_reg[27]' (FDE) to 'L1_WEIGHTS_18_load_reg_5693_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_39_load_reg_5798_reg[27]' (FDE) to 'L1_WEIGHTS_39_load_reg_5798_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_60_load_reg_5903_reg[27]' (FDE) to 'L1_WEIGHTS_60_load_reg_5903_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_81_load_reg_6008_reg[27]' (FDE) to 'L1_WEIGHTS_81_load_reg_6008_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_102_load_reg_6113_reg[27]' (FDE) to 'L1_WEIGHTS_102_load_reg_6113_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_18_load_reg_5693_reg[28]' (FDE) to 'L1_WEIGHTS_18_load_reg_5693_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_39_load_reg_5798_reg[28]' (FDE) to 'L1_WEIGHTS_39_load_reg_5798_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_60_load_reg_5903_reg[28]' (FDE) to 'L1_WEIGHTS_60_load_reg_5903_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_81_load_reg_6008_reg[28]' (FDE) to 'L1_WEIGHTS_81_load_reg_6008_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_102_load_reg_6113_reg[28]' (FDE) to 'L1_WEIGHTS_102_load_reg_6113_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_68_load_reg_5943_reg[26]' (FDE) to 'L1_WEIGHTS_68_load_reg_5943_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_5_load_reg_5628_reg[27]' (FDE) to 'L1_WEIGHTS_5_load_reg_5628_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_26_load_reg_5733_reg[27]' (FDE) to 'L1_WEIGHTS_26_load_reg_5733_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_47_load_reg_5838_reg[27]' (FDE) to 'L1_WEIGHTS_47_load_reg_5838_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_68_load_reg_5943_reg[27]' (FDE) to 'L1_WEIGHTS_68_load_reg_5943_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_89_load_reg_6048_reg[27]' (FDE) to 'L1_WEIGHTS_89_load_reg_6048_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_5_load_reg_5628_reg[28]' (FDE) to 'L1_WEIGHTS_5_load_reg_5628_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_26_load_reg_5733_reg[28]' (FDE) to 'L1_WEIGHTS_26_load_reg_5733_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_47_load_reg_5838_reg[28]' (FDE) to 'L1_WEIGHTS_47_load_reg_5838_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_68_load_reg_5943_reg[28]' (FDE) to 'L1_WEIGHTS_68_load_reg_5943_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_89_load_reg_6048_reg[28]' (FDE) to 'L1_WEIGHTS_89_load_reg_6048_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U50/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U37/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U16/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_1_load_reg_5608_reg[27]' (FDE) to 'L1_WEIGHTS_1_load_reg_5608_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_22_load_reg_5713_reg[27]' (FDE) to 'L1_WEIGHTS_22_load_reg_5713_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_43_load_reg_5818_reg[27]' (FDE) to 'L1_WEIGHTS_43_load_reg_5818_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_64_load_reg_5923_reg[27]' (FDE) to 'L1_WEIGHTS_64_load_reg_5923_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_85_load_reg_6028_reg[27]' (FDE) to 'L1_WEIGHTS_85_load_reg_6028_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_1_load_reg_5608_reg[28]' (FDE) to 'L1_WEIGHTS_1_load_reg_5608_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_22_load_reg_5713_reg[28]' (FDE) to 'L1_WEIGHTS_22_load_reg_5713_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_43_load_reg_5818_reg[28]' (FDE) to 'L1_WEIGHTS_43_load_reg_5818_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_64_load_reg_5923_reg[28]' (FDE) to 'L1_WEIGHTS_64_load_reg_5923_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_85_load_reg_6028_reg[28]' (FDE) to 'L1_WEIGHTS_85_load_reg_6028_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_16_load_reg_5683_reg[27]' (FDE) to 'L1_WEIGHTS_16_load_reg_5683_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_37_load_reg_5788_reg[27]' (FDE) to 'L1_WEIGHTS_37_load_reg_5788_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_58_load_reg_5893_reg[27]' (FDE) to 'L1_WEIGHTS_58_load_reg_5893_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_79_load_reg_5998_reg[27]' (FDE) to 'L1_WEIGHTS_79_load_reg_5998_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_104_load_reg_6103_reg[27]' (FDE) to 'L1_WEIGHTS_104_load_reg_6103_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_16_load_reg_5683_reg[28]' (FDE) to 'L1_WEIGHTS_16_load_reg_5683_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_37_load_reg_5788_reg[28]' (FDE) to 'L1_WEIGHTS_37_load_reg_5788_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_58_load_reg_5893_reg[28]' (FDE) to 'L1_WEIGHTS_58_load_reg_5893_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_79_load_reg_5998_reg[28]' (FDE) to 'L1_WEIGHTS_79_load_reg_5998_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_104_load_reg_6103_reg[28]' (FDE) to 'L1_WEIGHTS_104_load_reg_6103_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U33/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U17/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_4_load_reg_5623_reg[27]' (FDE) to 'L1_WEIGHTS_4_load_reg_5623_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_25_load_reg_5728_reg[27]' (FDE) to 'L1_WEIGHTS_25_load_reg_5728_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_46_load_reg_5833_reg[27]' (FDE) to 'L1_WEIGHTS_46_load_reg_5833_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_67_load_reg_5938_reg[27]' (FDE) to 'L1_WEIGHTS_67_load_reg_5938_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_88_load_reg_6043_reg[27]' (FDE) to 'L1_WEIGHTS_88_load_reg_6043_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_4_load_reg_5623_reg[28]' (FDE) to 'L1_WEIGHTS_4_load_reg_5623_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_25_load_reg_5728_reg[28]' (FDE) to 'L1_WEIGHTS_25_load_reg_5728_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_46_load_reg_5833_reg[28]' (FDE) to 'L1_WEIGHTS_46_load_reg_5833_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_67_load_reg_5938_reg[28]' (FDE) to 'L1_WEIGHTS_67_load_reg_5938_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_88_load_reg_6043_reg[28]' (FDE) to 'L1_WEIGHTS_88_load_reg_6043_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U48/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'DNN_up_fmul_32ns_ibs_U50/din0_buf1_reg[27]' (FDE) to 'DNN_up_fmul_32ns_ibs_U50/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'DNN_up_fmul_32ns_ibs_U50/din0_buf1_reg[28]' (FDE) to 'DNN_up_fmul_32ns_ibs_U50/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'DNN_up_fmul_32ns_ibs_U37/din0_buf1_reg[27]' (FDE) to 'DNN_up_fmul_32ns_ibs_U37/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'DNN_up_fmul_32ns_ibs_U37/din0_buf1_reg[28]' (FDE) to 'DNN_up_fmul_32ns_ibs_U37/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'DNN_up_fmul_32ns_ibs_U33/din0_buf1_reg[27]' (FDE) to 'DNN_up_fmul_32ns_ibs_U33/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'DNN_up_fmul_32ns_ibs_U33/din0_buf1_reg[28]' (FDE) to 'DNN_up_fmul_32ns_ibs_U33/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'DNN_up_fmul_32ns_ibs_U48/din0_buf1_reg[27]' (FDE) to 'DNN_up_fmul_32ns_ibs_U48/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'DNN_up_fmul_32ns_ibs_U48/din0_buf1_reg[28]' (FDE) to 'DNN_up_fmul_32ns_ibs_U48/din0_buf1_reg[29]'
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__2.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U36/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U29/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U30/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/opcode_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/opcode_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/opcode_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/opcode_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DNN_up_fcmp_32ns_jbC_U53/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U18/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U12/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U15/ce_r_reg)
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__7.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_2_load_reg_5613_reg[27]' (FDE) to 'L1_WEIGHTS_2_load_reg_5613_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_23_load_reg_5718_reg[27]' (FDE) to 'L1_WEIGHTS_23_load_reg_5718_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_44_load_reg_5823_reg[27]' (FDE) to 'L1_WEIGHTS_44_load_reg_5823_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_65_load_reg_5928_reg[27]' (FDE) to 'L1_WEIGHTS_65_load_reg_5928_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_86_load_reg_6033_reg[27]' (FDE) to 'L1_WEIGHTS_86_load_reg_6033_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_2_load_reg_5613_reg[28]' (FDE) to 'L1_WEIGHTS_2_load_reg_5613_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_23_load_reg_5718_reg[28]' (FDE) to 'L1_WEIGHTS_23_load_reg_5718_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_44_load_reg_5823_reg[28]' (FDE) to 'L1_WEIGHTS_44_load_reg_5823_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_65_load_reg_5928_reg[28]' (FDE) to 'L1_WEIGHTS_65_load_reg_5928_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_86_load_reg_6033_reg[28]' (FDE) to 'L1_WEIGHTS_86_load_reg_6033_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U34/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_0_load_reg_5603_reg[26]' (FDE) to 'L1_WEIGHTS_0_load_reg_5603_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_0_load_reg_5603_reg[27]' (FDE) to 'L1_WEIGHTS_0_load_reg_5603_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_21_load_reg_5708_reg[27]' (FDE) to 'L1_WEIGHTS_21_load_reg_5708_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_42_load_reg_5813_reg[27]' (FDE) to 'L1_WEIGHTS_42_load_reg_5813_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_63_load_reg_5918_reg[27]' (FDE) to 'L1_WEIGHTS_63_load_reg_5918_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_84_load_reg_6023_reg[27]' (FDE) to 'L1_WEIGHTS_84_load_reg_6023_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_0_load_reg_5603_reg[28]' (FDE) to 'L1_WEIGHTS_0_load_reg_5603_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_21_load_reg_5708_reg[28]' (FDE) to 'L1_WEIGHTS_21_load_reg_5708_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_42_load_reg_5813_reg[28]' (FDE) to 'L1_WEIGHTS_42_load_reg_5813_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_63_load_reg_5918_reg[28]' (FDE) to 'L1_WEIGHTS_63_load_reg_5918_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_84_load_reg_6023_reg[28]' (FDE) to 'L1_WEIGHTS_84_load_reg_6023_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_17_load_reg_5688_reg[27]' (FDE) to 'L1_WEIGHTS_17_load_reg_5688_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_38_load_reg_5793_reg[27]' (FDE) to 'L1_WEIGHTS_38_load_reg_5793_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_59_load_reg_5898_reg[27]' (FDE) to 'L1_WEIGHTS_59_load_reg_5898_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_80_load_reg_6003_reg[27]' (FDE) to 'L1_WEIGHTS_80_load_reg_6003_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_103_load_reg_6108_reg[27]' (FDE) to 'L1_WEIGHTS_103_load_reg_6108_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_17_load_reg_5688_reg[28]' (FDE) to 'L1_WEIGHTS_17_load_reg_5688_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_38_load_reg_5793_reg[28]' (FDE) to 'L1_WEIGHTS_38_load_reg_5793_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_59_load_reg_5898_reg[28]' (FDE) to 'L1_WEIGHTS_59_load_reg_5898_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_80_load_reg_6003_reg[28]' (FDE) to 'L1_WEIGHTS_80_load_reg_6003_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_103_load_reg_6108_reg[28]' (FDE) to 'L1_WEIGHTS_103_load_reg_6108_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_19_load_reg_5698_reg[27]' (FDE) to 'L1_WEIGHTS_19_load_reg_5698_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_40_load_reg_5803_reg[27]' (FDE) to 'L1_WEIGHTS_40_load_reg_5803_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_61_load_reg_5908_reg[27]' (FDE) to 'L1_WEIGHTS_61_load_reg_5908_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_82_load_reg_6013_reg[27]' (FDE) to 'L1_WEIGHTS_82_load_reg_6013_reg[28]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_load_reg_6118_reg[27]' (FDE) to 'L1_WEIGHTS_load_reg_6118_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_19_load_reg_5698_reg[28]' (FDE) to 'L1_WEIGHTS_19_load_reg_5698_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_40_load_reg_5803_reg[28]' (FDE) to 'L1_WEIGHTS_40_load_reg_5803_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_61_load_reg_5908_reg[28]' (FDE) to 'L1_WEIGHTS_61_load_reg_5908_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_82_load_reg_6013_reg[28]' (FDE) to 'L1_WEIGHTS_82_load_reg_6013_reg[29]'
INFO: [Synth 8-3886] merging instance 'L1_WEIGHTS_load_reg_6118_reg[28]' (FDE) to 'L1_WEIGHTS_load_reg_6118_reg[29]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U13/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U32/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U49/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U51/ce_r_reg)
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__8.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U44/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U21/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U22/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U14/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U23/ce_r_reg)
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__12.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DNN_up_fadd_32ns_hbi_U27/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DNN_up_fadd_32ns_hbi_U11/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DNN_up_fadd_32ns_hbi_U28/ce_r_reg )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__15.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U47/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U24/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U40/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U25/ce_r_reg)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U46/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U45/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U42/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U26/ce_r_reg)
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__18.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__18.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DNN_up_fmul_32ns_ibs_U52/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DNN_up_fadd_32ns_hbi_U19/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DNN_up_fadd_32ns_hbi_U31/ce_r_reg )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__20.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__20.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U39/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U38/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U35/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U43/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U41/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U20/ce_r_reg)
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__21.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__21.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U285/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U286/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U284/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U274/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U281/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U273/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U275/ce_r_reg)
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__22.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__22.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__23.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__23.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__24.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__24.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DNN_up_fadd_32ns_hbi_U276/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DNN_up_fmul_32ns_ibs_U282/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DNN_up_fadd_32ns_hbi_U266/ce_r_reg )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__25.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__25.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__26.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__26.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DNN_up_fmul_32ns_ibs_U287/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DNN_up_fmul_32ns_ibs_U277/ce_r_reg )
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fmul_32ns_ibs_U280/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U269/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U270/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U271/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DNN_up_fadd_32ns_hbi_U272/ce_r_reg)
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__27.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__27.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__28.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__28.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__29.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__29.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__30.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__30.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DNN_up_fmul_32ns_ibs_U278/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DNN_up_fmul_32ns_ibs_U279/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DNN_up_fmul_32ns_ibs_U283/ce_r_reg )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__31.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__31.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__32.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__32.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[25].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '25' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '21' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '19' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '17' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '15' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '13' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '11' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '9' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '7' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '5' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '3' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '1' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'grp_normalize_up_fu_942/DNN_up_fdiv_32ns_dEe_U5/ce_r_reg' into 'grp_normalize_up_fu_942/DNN_up_fsub_32ns_cud_U4/ce_r_reg' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_fdiv_32ns_dEe.v:50]
INFO: [Synth 8-4471] merging register 'DNN_up_fadd_32ns_hbi_U397/ce_r_reg' into 'grp_normalize_up_fu_942/DNN_up_fsub_32ns_cud_U4/ce_r_reg' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_fadd_32ns_hbi.v:50]
INFO: [Synth 8-4471] merging register 'DNN_up_fmul_32ns_ibs_U398/ce_r_reg' into 'grp_normalize_up_fu_942/DNN_up_fsub_32ns_cud_U4/ce_r_reg' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_fmul_32ns_ibs.v:50]
INFO: [Synth 8-4471] merging register 'grp_normalize_up_fu_942/tmp_reg_3610_reg[31:0]' into 'grp_normalize_up_fu_942/DNN_up_fsub_32ns_cud_U4/dout_r_reg[31:0]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:657]
INFO: [Synth 8-3971] The signal "DNN_up__GC0/LS_data_U/DNN_up_LS_data_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:40 ; elapsed = 00:09:15 . Memory (MB): peak = 2337.156 ; gain = 1552.781
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_0/L1_WEIGHTS_102_U/L2_up_L1_WEIGHTS_g8j_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_0/L1_WEIGHTS_102_U/L2_up_L1_WEIGHTS_g8j_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_1/L1_WEIGHTS_81_U/L2_up_L1_WEIGHTS_81_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_1/L1_WEIGHTS_81_U/L2_up_L1_WEIGHTS_81_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_2/L1_WEIGHTS_60_U/L2_up_L1_WEIGHTS_60_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_2/L1_WEIGHTS_60_U/L2_up_L1_WEIGHTS_60_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_3/L1_WEIGHTS_39_U/L2_up_L1_WEIGHTS_39_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_3/L1_WEIGHTS_39_U/L2_up_L1_WEIGHTS_39_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_4/L1_WEIGHTS_18_U/L2_up_L1_WEIGHTS_18_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_4/L1_WEIGHTS_18_U/L2_up_L1_WEIGHTS_18_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_5/L1_WEIGHTS_85_U/L2_up_L1_WEIGHTS_85_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_5/L1_WEIGHTS_85_U/L2_up_L1_WEIGHTS_85_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_6/L1_WEIGHTS_64_U/L2_up_L1_WEIGHTS_64_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_6/L1_WEIGHTS_64_U/L2_up_L1_WEIGHTS_64_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_7/L1_WEIGHTS_43_U/L2_up_L1_WEIGHTS_43_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_7/L1_WEIGHTS_43_U/L2_up_L1_WEIGHTS_43_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_8/L1_WEIGHTS_22_U/L2_up_L1_WEIGHTS_22_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_8/L1_WEIGHTS_22_U/L2_up_L1_WEIGHTS_22_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_9/L1_WEIGHTS_1_U/L2_up_L1_WEIGHTS_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_9/L1_WEIGHTS_1_U/L2_up_L1_WEIGHTS_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_10/L1_WEIGHTS_88_U/L2_up_L1_WEIGHTS_88_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_10/L1_WEIGHTS_88_U/L2_up_L1_WEIGHTS_88_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_11/L1_WEIGHTS_67_U/L2_up_L1_WEIGHTS_67_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_11/L1_WEIGHTS_67_U/L2_up_L1_WEIGHTS_67_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_12/L1_WEIGHTS_46_U/L2_up_L1_WEIGHTS_46_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_12/L1_WEIGHTS_46_U/L2_up_L1_WEIGHTS_46_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_13/L1_WEIGHTS_25_U/L2_up_L1_WEIGHTS_25_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_13/L1_WEIGHTS_25_U/L2_up_L1_WEIGHTS_25_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_14/L1_WEIGHTS_4_U/L2_up_L1_WEIGHTS_4_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_14/L1_WEIGHTS_4_U/L2_up_L1_WEIGHTS_4_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_15/L1_WEIGHTS_89_U/L2_up_L1_WEIGHTS_89_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_15/L1_WEIGHTS_89_U/L2_up_L1_WEIGHTS_89_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_16/L1_WEIGHTS_68_U/L2_up_L1_WEIGHTS_68_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_16/L1_WEIGHTS_68_U/L2_up_L1_WEIGHTS_68_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_17/L1_WEIGHTS_47_U/L2_up_L1_WEIGHTS_47_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_17/L1_WEIGHTS_47_U/L2_up_L1_WEIGHTS_47_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_18/L1_WEIGHTS_26_U/L2_up_L1_WEIGHTS_26_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_18/L1_WEIGHTS_26_U/L2_up_L1_WEIGHTS_26_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_19/L1_WEIGHTS_5_U/L2_up_L1_WEIGHTS_5_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_19/L1_WEIGHTS_5_U/L2_up_L1_WEIGHTS_5_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_20/L1_WEIGHTS_104_U/L2_up_L1_WEIGHTS_eOg_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_20/L1_WEIGHTS_104_U/L2_up_L1_WEIGHTS_eOg_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_21/L1_WEIGHTS_79_U/L2_up_L1_WEIGHTS_79_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_21/L1_WEIGHTS_79_U/L2_up_L1_WEIGHTS_79_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_22/L1_WEIGHTS_58_U/L2_up_L1_WEIGHTS_58_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_22/L1_WEIGHTS_58_U/L2_up_L1_WEIGHTS_58_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_23/L1_WEIGHTS_37_U/L2_up_L1_WEIGHTS_37_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_23/L1_WEIGHTS_37_U/L2_up_L1_WEIGHTS_37_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_24/L1_WEIGHTS_16_U/L2_up_L1_WEIGHTS_16_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_1/i_1_24/L1_WEIGHTS_16_U/L2_up_L1_WEIGHTS_16_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_0/L1_WEIGHTS_86_U/L2_up_L1_WEIGHTS_86_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_0/L1_WEIGHTS_86_U/L2_up_L1_WEIGHTS_86_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_1/L1_WEIGHTS_65_U/L2_up_L1_WEIGHTS_65_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_1/L1_WEIGHTS_65_U/L2_up_L1_WEIGHTS_65_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_2/L1_WEIGHTS_44_U/L2_up_L1_WEIGHTS_44_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_2/L1_WEIGHTS_44_U/L2_up_L1_WEIGHTS_44_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_3/L1_WEIGHTS_23_U/L2_up_L1_WEIGHTS_23_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_3/L1_WEIGHTS_23_U/L2_up_L1_WEIGHTS_23_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_4/L1_WEIGHTS_2_U/L2_up_L1_WEIGHTS_2_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_4/L1_WEIGHTS_2_U/L2_up_L1_WEIGHTS_2_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_5/L1_WEIGHTS_96_U/L2_up_L1_WEIGHTS_96_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_5/L1_WEIGHTS_96_U/L2_up_L1_WEIGHTS_96_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_6/L1_WEIGHTS_75_U/L2_up_L1_WEIGHTS_75_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_6/L1_WEIGHTS_75_U/L2_up_L1_WEIGHTS_75_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_7/L1_WEIGHTS_54_U/L2_up_L1_WEIGHTS_54_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_7/L1_WEIGHTS_54_U/L2_up_L1_WEIGHTS_54_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_8/L1_WEIGHTS_33_U/L2_up_L1_WEIGHTS_33_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_8/L1_WEIGHTS_33_U/L2_up_L1_WEIGHTS_33_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_9/L1_WEIGHTS_12_U/L2_up_L1_WEIGHTS_12_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_9/L1_WEIGHTS_12_U/L2_up_L1_WEIGHTS_12_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_10/L1_WEIGHTS_U/L2_up_L1_WEIGHTS_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_10/L1_WEIGHTS_U/L2_up_L1_WEIGHTS_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_11/L1_WEIGHTS_82_U/L2_up_L1_WEIGHTS_82_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_11/L1_WEIGHTS_82_U/L2_up_L1_WEIGHTS_82_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_12/L1_WEIGHTS_61_U/L2_up_L1_WEIGHTS_61_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_12/L1_WEIGHTS_61_U/L2_up_L1_WEIGHTS_61_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_13/L1_WEIGHTS_40_U/L2_up_L1_WEIGHTS_40_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_13/L1_WEIGHTS_40_U/L2_up_L1_WEIGHTS_40_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_14/L1_WEIGHTS_19_U/L2_up_L1_WEIGHTS_19_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_14/L1_WEIGHTS_19_U/L2_up_L1_WEIGHTS_19_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_15/L1_WEIGHTS_103_U/L2_up_L1_WEIGHTS_fYi_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_15/L1_WEIGHTS_103_U/L2_up_L1_WEIGHTS_fYi_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_16/L1_WEIGHTS_80_U/L2_up_L1_WEIGHTS_80_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_16/L1_WEIGHTS_80_U/L2_up_L1_WEIGHTS_80_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_17/L1_WEIGHTS_59_U/L2_up_L1_WEIGHTS_59_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_17/L1_WEIGHTS_59_U/L2_up_L1_WEIGHTS_59_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_18/L1_WEIGHTS_38_U/L2_up_L1_WEIGHTS_38_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_18/L1_WEIGHTS_38_U/L2_up_L1_WEIGHTS_38_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_19/L1_WEIGHTS_17_U/L2_up_L1_WEIGHTS_17_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_19/L1_WEIGHTS_17_U/L2_up_L1_WEIGHTS_17_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_20/L1_WEIGHTS_84_U/L2_up_L1_WEIGHTS_84_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_20/L1_WEIGHTS_84_U/L2_up_L1_WEIGHTS_84_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_21/L1_WEIGHTS_63_U/L2_up_L1_WEIGHTS_63_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_21/L1_WEIGHTS_63_U/L2_up_L1_WEIGHTS_63_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_22/L1_WEIGHTS_42_U/L2_up_L1_WEIGHTS_42_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_22/L1_WEIGHTS_42_U/L2_up_L1_WEIGHTS_42_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_23/L1_WEIGHTS_21_U/L2_up_L1_WEIGHTS_21_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_23/L1_WEIGHTS_21_U/L2_up_L1_WEIGHTS_21_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_24/L1_WEIGHTS_0_U/L2_up_L1_WEIGHTS_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L2_up_fu_461i_1_3/i_1_24/L1_WEIGHTS_0_U/L2_up_L1_WEIGHTS_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |L2_up__GB0    |           1|     36748|
|2     |L2_up__GB1    |           1|     19049|
|3     |L2_up__GB2    |           1|     16348|
|4     |L2_up__GB3    |           1|     29324|
|5     |L2_up__GB4    |           1|     31251|
|6     |L2_up__GB5    |           1|     32150|
|7     |L2_up__GB6    |           1|      9569|
|8     |L2_up__GB7    |           1|     10135|
|9     |L2_up__GB8    |           1|     18818|
|10    |L2_up__GB9    |           1|     34420|
|11    |L2_up__GB10   |           1|     18179|
|12    |L3_up__GB0    |           1|     27876|
|13    |L3_up__GB1    |           1|      9853|
|14    |L3_up__GB2    |           1|     10347|
|15    |L3_up__GB3    |           1|     14250|
|16    |L3_up__GB4    |           1|     18044|
|17    |DNN_up__GC0   |           1|     16342|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:08:16 ; elapsed = 00:09:54 . Memory (MB): peak = 2337.156 ; gain = 1552.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:15 ; elapsed = 00:10:54 . Memory (MB): peak = 2337.156 ; gain = 1552.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |L2_up__GB0    |           1|     36748|
|2     |L2_up__GB1    |           1|     19046|
|3     |L2_up__GB2    |           1|     16348|
|4     |L2_up__GB3    |           1|     29321|
|5     |L2_up__GB4    |           1|     31251|
|6     |L2_up__GB5    |           1|     32150|
|7     |L2_up__GB6    |           1|      9569|
|8     |L2_up__GB7    |           1|     10132|
|9     |L2_up__GB8    |           1|     18818|
|10    |L2_up__GB9    |           1|     34420|
|11    |L2_up__GB10   |           1|     18179|
|12    |L3_up__GB0    |           1|     27876|
|13    |L3_up__GB1    |           1|      9850|
|14    |L3_up__GB2    |           1|     10347|
|15    |L3_up__GB3    |           1|     14250|
|16    |L3_up__GB4    |           1|     18037|
|17    |DNN_up__GC0   |           1|     16342|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:11:41 ; elapsed = 00:14:02 . Memory (MB): peak = 2337.156 ; gain = 1552.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |L2_up__GB0    |           1|     27609|
|2     |L2_up__GB1    |           1|     14519|
|3     |L2_up__GB2    |           1|      9240|
|4     |L2_up__GB3    |           1|     22678|
|5     |L2_up__GB4    |           1|     28358|
|6     |L2_up__GB5    |           1|     21733|
|7     |L2_up__GB6    |           1|      9024|
|8     |L2_up__GB7    |           1|      8311|
|9     |L2_up__GB8    |           1|     17728|
|10    |L2_up__GB9    |           1|     25819|
|11    |L2_up__GB10   |           1|     17089|
|12    |L3_up__GB0    |           1|     20015|
|13    |L3_up__GB1    |           1|      6615|
|14    |L3_up__GB2    |           1|      8029|
|15    |L3_up__GB3    |           1|      8049|
|16    |L3_up__GB4    |           1|     14738|
|17    |DNN_up__GC0   |           1|     14002|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \grp_L3_up_fu_779/L2_BIAS_address0 [4] is driving 106 big block pins (URAM, BRAM and DSP loads). Created 53 replicas of its driver. 
INFO: [Synth 8-6064] Net \grp_L3_up_fu_779/L2_BIAS_address0 [5] is driving 106 big block pins (URAM, BRAM and DSP loads). Created 53 replicas of its driver. 
INFO: [Synth 8-6064] Net \grp_L3_up_fu_779/L2_BIAS_ce0  is driving 106 big block pins (URAM, BRAM and DSP loads). Created 53 replicas of its driver. 
INFO: [Synth 8-6064] Net \grp_L2_up_fu_461/L1_BIAS_ce0  is driving 210 big block pins (URAM, BRAM and DSP loads). Created 105 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:12:55 ; elapsed = 00:15:18 . Memory (MB): peak = 2506.191 ; gain = 1721.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:12:56 ; elapsed = 00:15:19 . Memory (MB): peak = 2506.191 ; gain = 1721.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:13:21 ; elapsed = 00:15:45 . Memory (MB): peak = 2506.191 ; gain = 1721.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:13:21 ; elapsed = 00:15:45 . Memory (MB): peak = 2506.191 ; gain = 1721.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:13:25 ; elapsed = 00:15:49 . Memory (MB): peak = 2506.191 ; gain = 1721.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:13:26 ; elapsed = 00:15:50 . Memory (MB): peak = 2506.191 ; gain = 1721.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |CARRY4       |   105|
|2     |DSP48E1      |    34|
|3     |DSP48E1_1    |    34|
|4     |DSP48E1_2    |    33|
|5     |DSP48E1_3    |    33|
|6     |DSP48E1_4    |    33|
|7     |LUT1         |   155|
|8     |LUT2         |  1750|
|9     |LUT3         |  4475|
|10    |LUT4         |  2523|
|11    |LUT5         |  2606|
|12    |LUT6         | 10420|
|13    |MUXCY        |  3200|
|14    |RAMB18E1_163 |     1|
|15    |RAMB18E1_164 |     1|
|16    |RAMB18E1_165 |     1|
|17    |RAMB18E1_166 |     1|
|18    |RAMB18E1_167 |     1|
|19    |RAMB18E1_168 |     1|
|20    |RAMB18E1_169 |     1|
|21    |RAMB18E1_170 |     1|
|22    |RAMB18E1_171 |     1|
|23    |RAMB18E1_172 |     1|
|24    |RAMB18E1_173 |     1|
|25    |RAMB18E1_174 |     1|
|26    |RAMB18E1_175 |     1|
|27    |RAMB18E1_176 |     1|
|28    |RAMB18E1_177 |     1|
|29    |RAMB18E1_178 |     1|
|30    |RAMB18E1_179 |     1|
|31    |RAMB18E1_180 |     1|
|32    |RAMB18E1_181 |     1|
|33    |RAMB18E1_182 |     1|
|34    |RAMB18E1_183 |     1|
|35    |RAMB18E1_184 |     1|
|36    |RAMB18E1_185 |     1|
|37    |RAMB18E1_186 |     1|
|38    |RAMB18E1_187 |     1|
|39    |RAMB18E1_188 |     1|
|40    |RAMB18E1_189 |     1|
|41    |RAMB18E1_190 |     1|
|42    |RAMB18E1_191 |     1|
|43    |RAMB18E1_192 |     1|
|44    |RAMB18E1_193 |     1|
|45    |RAMB18E1_194 |     1|
|46    |RAMB18E1_195 |     1|
|47    |RAMB18E1_196 |     1|
|48    |RAMB18E1_197 |     1|
|49    |RAMB18E1_198 |     1|
|50    |RAMB18E1_199 |     1|
|51    |RAMB18E1_200 |     1|
|52    |RAMB18E1_201 |     1|
|53    |RAMB18E1_202 |     1|
|54    |RAMB18E1_203 |     1|
|55    |RAMB18E1_204 |     1|
|56    |RAMB18E1_205 |     1|
|57    |RAMB18E1_206 |     1|
|58    |RAMB18E1_207 |     1|
|59    |RAMB18E1_208 |     1|
|60    |RAMB18E1_209 |     1|
|61    |RAMB18E1_210 |     1|
|62    |RAMB18E1_211 |     1|
|63    |RAMB18E1_212 |     1|
|64    |RAMB18E1_213 |     1|
|65    |RAMB18E1_214 |     1|
|66    |RAMB18E1_215 |     1|
|67    |RAMB18E1_216 |     1|
|68    |RAMB18E1_217 |     1|
|69    |RAMB18E1_218 |     1|
|70    |RAMB18E1_219 |     1|
|71    |RAMB18E1_220 |     1|
|72    |RAMB18E1_221 |     1|
|73    |RAMB18E1_222 |     1|
|74    |RAMB18E1_223 |     1|
|75    |RAMB18E1_224 |     1|
|76    |RAMB18E1_225 |     1|
|77    |RAMB18E1_226 |     1|
|78    |RAMB18E1_227 |     1|
|79    |RAMB18E1_228 |     1|
|80    |RAMB18E1_229 |     1|
|81    |RAMB18E1_230 |     1|
|82    |RAMB18E1_231 |     1|
|83    |RAMB18E1_232 |     1|
|84    |RAMB18E1_233 |     1|
|85    |RAMB18E1_234 |     1|
|86    |RAMB18E1_235 |     1|
|87    |RAMB18E1_236 |     1|
|88    |RAMB18E1_237 |     1|
|89    |RAMB18E1_238 |     1|
|90    |RAMB18E1_239 |     1|
|91    |RAMB18E1_240 |     1|
|92    |RAMB18E1_241 |     1|
|93    |RAMB18E1_242 |     1|
|94    |RAMB18E1_243 |     1|
|95    |RAMB18E1_244 |     1|
|96    |RAMB18E1_245 |     1|
|97    |RAMB18E1_246 |     1|
|98    |RAMB18E1_247 |     1|
|99    |RAMB18E1_248 |     1|
|100   |RAMB18E1_249 |     1|
|101   |RAMB18E1_250 |     1|
|102   |RAMB18E1_251 |     1|
|103   |RAMB18E1_252 |     1|
|104   |RAMB18E1_253 |     1|
|105   |RAMB18E1_254 |     1|
|106   |RAMB18E1_255 |     1|
|107   |RAMB18E1_256 |     1|
|108   |RAMB18E1_257 |     1|
|109   |RAMB18E1_258 |     1|
|110   |RAMB18E1_259 |     1|
|111   |RAMB18E1_260 |     1|
|112   |RAMB18E1_261 |     1|
|113   |RAMB18E1_262 |     1|
|114   |RAMB18E1_263 |     1|
|115   |RAMB18E1_264 |     1|
|116   |RAMB18E1_265 |     1|
|117   |RAMB18E1_266 |     1|
|118   |RAMB18E1_267 |     1|
|119   |RAMB18E1_268 |     1|
|120   |RAMB18E1_269 |     1|
|121   |RAMB18E1_270 |     1|
|122   |RAMB18E1_271 |     1|
|123   |RAMB18E1_272 |     1|
|124   |RAMB18E1_273 |     1|
|125   |RAMB18E1_274 |     1|
|126   |RAMB18E1_275 |     1|
|127   |RAMB18E1_276 |     1|
|128   |RAMB18E1_277 |     1|
|129   |RAMB18E1_278 |     1|
|130   |RAMB18E1_279 |     1|
|131   |RAMB18E1_280 |     1|
|132   |RAMB18E1_281 |     1|
|133   |RAMB18E1_282 |     1|
|134   |RAMB18E1_283 |     1|
|135   |RAMB18E1_284 |     1|
|136   |RAMB18E1_285 |     1|
|137   |RAMB18E1_286 |     1|
|138   |RAMB18E1_287 |     1|
|139   |RAMB18E1_288 |     1|
|140   |RAMB18E1_289 |     1|
|141   |RAMB18E1_290 |     1|
|142   |RAMB18E1_291 |     1|
|143   |RAMB18E1_292 |     1|
|144   |RAMB18E1_293 |     1|
|145   |RAMB18E1_294 |     1|
|146   |RAMB18E1_295 |     1|
|147   |RAMB18E1_296 |     1|
|148   |RAMB18E1_297 |     1|
|149   |RAMB18E1_298 |     1|
|150   |RAMB18E1_299 |     1|
|151   |RAMB18E1_300 |     1|
|152   |RAMB18E1_301 |     1|
|153   |RAMB18E1_302 |     1|
|154   |RAMB18E1_303 |     1|
|155   |RAMB18E1_304 |     1|
|156   |RAMB18E1_305 |     1|
|157   |RAMB18E1_306 |     1|
|158   |RAMB18E1_307 |     1|
|159   |RAMB18E1_308 |     1|
|160   |RAMB18E1_309 |     1|
|161   |RAMB18E1_310 |     1|
|162   |RAMB18E1_311 |     1|
|163   |RAMB18E1_312 |     1|
|164   |RAMB18E1_313 |     1|
|165   |RAMB18E1_314 |     1|
|166   |RAMB18E1_315 |     1|
|167   |RAMB18E1_316 |     1|
|168   |RAMB18E1_317 |     1|
|169   |RAMB18E1_318 |     1|
|170   |RAMB18E1_319 |     1|
|171   |RAMB18E1_320 |     1|
|172   |RAMB18E1_321 |     1|
|173   |RAMB18E1_322 |     1|
|174   |RAMB18E1_323 |     1|
|175   |RAMB18E1_324 |     1|
|176   |RAMB18E1_325 |     1|
|177   |RAMB36E1_1   |     1|
|178   |RAMB36E1_2   |     1|
|179   |SRL16E       |  1024|
|180   |SRLC32E      |  8110|
|181   |XORCY        |  1523|
|182   |FDE          |   102|
|183   |FDRE         | 36129|
|184   |FDSE         |     6|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:13:26 ; elapsed = 00:15:50 . Memory (MB): peak = 2506.191 ; gain = 1721.816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 200 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:10:15 ; elapsed = 00:14:08 . Memory (MB): peak = 2506.191 ; gain = 757.355
Synthesis Optimization Complete : Time (s): cpu = 00:13:27 ; elapsed = 00:15:59 . Memory (MB): peak = 2506.191 ; gain = 1721.816
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5262 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2506.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 981 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 879 instances
  FDE => FDRE: 102 instances

INFO: [Common 17-83] Releasing license: Synthesis
864 Infos, 200 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:14:19 ; elapsed = 00:17:16 . Memory (MB): peak = 2506.191 ; gain = 1982.793
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 2506.191 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.runs/design_LSDNN_DNN_up_0_0_synth_1/design_LSDNN_DNN_up_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 2506.191 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2506.191 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2506.191 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_LSDNN_DNN_up_0_0, cache-ID = dfec4c94c3a3588d
INFO: [Coretcl 2-1174] Renamed 3894 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 2506.191 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.runs/design_LSDNN_DNN_up_0_0_synth_1/design_LSDNN_DNN_up_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 2506.191 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_LSDNN_DNN_up_0_0_utilization_synth.rpt -pb design_LSDNN_DNN_up_0_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2506.191 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2506.191 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jul 29 03:35:31 2022...
