# psychic-fortnight
this repository contains my Verilog projects and links to access them. 

#Verilog-portfolio
This repository contains my Verilog projects and links to access them. 

#Verilog FPGA Portfolio
- [4-bit Full Adder Live Demo](https://edaplayground.com/x/PGKW)
  
<img width="1392" height="661" alt="Screenshot 2025-10-25 at 1 36 25 PM" src="https://github.com/user-attachments/assets/1e1822a7-0b15-4874-82b5-d7c994f3b7c6" />

- [Mux 2:1 Dataflow Verilog](https://edaplayground.com/x/fgJP)

<img width="1392" height="661" alt="Screenshot 2025-10-25 at 9 43 34 PM" src="https://github.com/user-attachments/assets/02db2190-ce31-4ffb-9b38-01bcb6c384f9" />

- [Mux 2:1 Behavioral Verilog](https://edaplayground.com/x/udze)

<img width="1392" height="661" alt="Screenshot 2025-10-25 at 9 55 51 PM" src="https://github.com/user-attachments/assets/53931c25-6daa-4b65-9ab1-ae0971634fa6" />

- [Mux 4:1 Dataflow Verilog](https://edaplayground.com/x/AXFY)

<img width="1392" height="661" alt="Screenshot 2025-10-25 at 10 06 18 PM" src="https://github.com/user-attachments/assets/51f53968-f533-4937-8531-589a437eff69" />

- [Mux 4:1 Behavioral Verilog](https://edaplayground.com/x/b3pf)

<img width="1392" height="661" alt="Screenshot 2025-10-25 at 10 11 56 PM" src="https://github.com/user-attachments/assets/68fd6468-60e3-4352-b724-563a8cce4e83" />

- [4 bit comparator Dataflow Verilog] (https://edaplayground.com/x/J392)

<img width="1404" height="439" alt="Screenshot 2025-10-30 at 11 24 55 AM" src="https://github.com/user-attachments/assets/f68d6b46-d8d4-40f7-b750-e7c1abd70d6b" />

- [4 bit comparator Behavioral Verilog](https://edaplayground.com/x/KeUB)

<img width="1404" height="439" alt="Screenshot 2025-10-30 at 11 30 23 AM" src="https://github.com/user-attachments/assets/2c545db4-9158-4de3-aceb-242c18d9bec5" />

- [8bit barrel shifter Behavioral Verilog](https://edaplayground.com/x/UM_n)

<img width="1404" height="439" alt="Screenshot 2025-10-30 at 11 40 47 AM" src="https://github.com/user-attachments/assets/85967c74-7fa1-4581-a19a-49951133066c" />

- [4bit ALU Behavioral Verilog](https://edaplayground.com/x/GdRA)

<img width="1404" height="439" alt="Screenshot 2025-10-30 at 3 56 01 PM" src="https://github.com/user-attachments/assets/3522b2a3-4be6-4c65-9344-88827cb56d4c" />

- [2x4 Decoder Dataflow Verilog](https://edaplayground.com/x/MYpc)
  
<img width="1404" height="439" alt="Screenshot 2025-10-30 at 4 04 45 PM" src="https://github.com/user-attachments/assets/9be60229-261f-42f5-8bb4-3ecbbf1ed895" />

- [2x4 Decoder Behavioral Verilog](https://edaplayground.com/x/uSMV)
  
<img width="1404" height="439" alt="Screenshot 2025-10-30 at 4 36 19 PM" src="https://github.com/user-attachments/assets/c5f84acf-25ed-4f45-bdf7-86ea5d780de5" />

- [4x2 Encoder Dataflow Verilog](https://edaplayground.com/x/DcN9)

<img width="1404" height="439" alt="Screenshot 2025-10-30 at 4 54 12 PM" src="https://github.com/user-attachments/assets/dc7030be-0789-4f81-bd53-1373b0e01b5c" />

- [4x2 Encoder Behavioral Verilog](https://edaplayground.com/x/T7qn)

<img width="1404" height="439" alt="Screenshot 2025-10-30 at 5 08 03 PM" src="https://github.com/user-attachments/assets/e18d71b1-5c0a-4901-9e2b-c9d4a6edd8ff" />

- [D Latch Dataflow Verilog](https://edaplayground.com/x/puXs)

<img width="1391" height="273" alt="Screenshot 2025-11-02 at 1 39 16 PM" src="https://github.com/user-attachments/assets/24bce7ab-3b12-45b8-8bd0-e23c16bfaffe" />

- [D Latch Behavioral Verilog](https://edaplayground.com/x/BBac)

<img width="1391" height="273" alt="Screenshot 2025-11-02 at 1 44 19 PM" src="https://github.com/user-attachments/assets/772b353a-995a-491a-a0d0-27fd3b6009ee" />

- [D Latch Asynchronous Reset Behavioral Verilog](https://edaplayground.com/x/UWaQ)

<img width="1391" height="273" alt="Screenshot 2025-11-02 at 1 55 03 PM" src="https://github.com/user-attachments/assets/a9846f54-dce4-449f-a5fa-ab938ff8a2e2" />

- [D FlipFLop Basic Verilog](https://edaplayground.com/x/DwYz)

<img width="1391" height="273" alt="Screenshot 2025-11-02 at 2 04 20 PM" src="https://github.com/user-attachments/assets/65f3a788-f334-4c47-ba9c-335ad5d490ee" />

- [positive edgeâ€“triggered D flip-flop async active high reset](https://edaplayground.com/x/Lxg_)

<img width="1391" height="273" alt="Screenshot 2025-11-02 at 2 19 06 PM" src="https://github.com/user-attachments/assets/082e6c62-f900-42e4-991b-4c49235d177a" />

- [negative edge-triggered D flip-flop async active high reset](https://edaplayground.com/x/jdPD)

<img width="1391" height="273" alt="Screenshot 2025-11-02 at 2 26 24 PM" src="https://github.com/user-attachments/assets/41e139bc-0223-42f3-8b58-c66852b5b68e" />

- [pos edge-triggered D Flip-Flop async active low reset](https://edaplayground.com/x/V7jm)

<img width="1391" height="273" alt="Screenshot 2025-11-02 at 2 39 36 PM" src="https://github.com/user-attachments/assets/8b1115a3-8f4b-48b0-aab4-b3778dbc9cfd" />

- [pos edge-triggered D Flip-Flop Async active low reset & active high reset](https://edaplayground.com/x/gT6t)

<img width="1391" height="333" alt="Screenshot 2025-11-02 at 2 46 00 PM" src="https://github.com/user-attachments/assets/464d3e9f-9f94-4f08-ad0f-13a0f6bb0f5e" />

- [sync D Flip-Flop with Active High Reset](https://edaplayground.com/x/tnSz)

<img width="1391" height="333" alt="Screenshot 2025-11-02 at 2 51 23 PM" src="https://github.com/user-attachments/assets/4472dfb6-5e17-452d-a9bf-f73600e23199" />

- [sync D Flip-Flop with Active Low Reset](https://edaplayground.com/x/6V8_)

<img width="1391" height="333" alt="Screenshot 2025-11-02 at 2 59 13 PM" src="https://github.com/user-attachments/assets/d7ff9f6c-fb25-431b-9d6e-4c5e55672ee7" />

- [sync Dff with Reset & Set](https://edaplayground.com/x/Ud3q)

<img width="1391" height="333" alt="Screenshot 2025-11-02 at 3 02 44 PM" src="https://github.com/user-attachments/assets/adc671a2-3e6b-4ae6-ba02-3db0211ecc9e" />

- [8bit Twin Register Set](https://edaplayground.com/x/ifHs)
  
<img width="626" height="237" alt="Screenshot 2025-11-02 at 3 33 17 PM" src="https://github.com/user-attachments/assets/addd30f1-f354-4ed8-9f51-0f310e2c6477" />

- [5bit Left to Right Shift Register](https://edaplayground.com/x/RzEL)
  
<img width="1397" height="312" alt="Screenshot 2025-11-02 at 3 56 58 PM" src="https://github.com/user-attachments/assets/f098d793-49d6-4bed-a2fb-53420eaab3c1" />

- [5bit Universal Shift Register](https://edaplayground.com/x/PzM7)

<img width="441" height="196" alt="Screenshot 2025-11-02 at 5 24 33 PM" src="https://github.com/user-attachments/assets/f13930f6-e42d-4e77-a7ec-ff376205ccba" />

- [8bit Basic Counter Verilog](https://edaplayground.com/x/KnXq)

<img width="1403" height="297" alt="Screenshot 2025-11-03 at 5 29 34 PM" src="https://github.com/user-attachments/assets/61a1d950-a5d5-47ea-8625-0e0d23deef4e" />

- [8bit Up Counter with Load Option](https://edaplayground.com/x/TQWf)

- [8bit Up Down Counter Verilog](https://edaplayground.com/x/kjq_)

- [8bit Modulus Counter Verilog](https://edaplayground.com/x/E2WS)

<img width="1403" height="297" alt="Screenshot 2025-11-03 at 7 03 39 PM" src="https://github.com/user-attachments/assets/879080d9-480d-4b0b-8669-750854216f17" />

- [8bit Range Up Counter 10 to 40 Verilog](https://edaplayground.com/x/cASG)
  
<img width="1403" height="297" alt="Screenshot 2025-11-03 at 7 14 14 PM" src="https://github.com/user-attachments/assets/5627ef4f-f291-4ab0-b2da-23db01622dd8" />

- [Range Up or Down Counter with Load Option Verilog](https://edaplayground.com/x/dmmR)

- [Frequency Divider by 2 Verilog](https://edaplayground.com/x/snY8)

<img width="1403" height="297" alt="Screenshot 2025-11-03 at 7 34 32 PM" src="https://github.com/user-attachments/assets/450b87ad-6e98-422b-b1c5-e17312553147" />

- [Frequency Divider by 4 Verilog](https://edaplayground.com/x/9DaQ)

<img width="1403" height="297" alt="Screenshot 2025-11-03 at 7 42 53 PM" src="https://github.com/user-attachments/assets/66766962-533b-41b8-a67a-63b3fe61f3d6" />

- [Frequency Divider by 3 Verilog](https://edaplayground.com/x/Lx6f)

<img width="1403" height="297" alt="Screenshot 2025-11-04 at 11 32 30 AM" src="https://github.com/user-attachments/assets/0f5b509e-e4b4-46be-9e58-ca74e3af03b1" />

- [Single CLock FIFO - Verilog](https://edaplayground.com/x/cmDi)

- [Dual Clock 8x8 FIFO - Verilog](https://edaplayground.com/x/VGPk)

- [Single Port Ram - v2 - Verilog](https://edaplayground.com/x/GQsN)

<img width="1033" height="440" alt="Screenshot 2025-11-05 at 9 18 06 AM" src="https://github.com/user-attachments/assets/afdb590a-7e9a-43a5-939c-6c330e814137" />

- 
