$comment
	File created using the following command:
		vcd file DSS.msim.vcd -direction
$end
$date
	Tue Nov 12 13:48:06 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module DSS_vlg_vec_tst $end
$var reg 1 ! clkin $end
$var reg 5 " data_port_0 [4:0] $end
$var reg 5 # data_port_1 [4:0] $end
$var wire 1 $ ASK_OUT [7] $end
$var wire 1 % ASK_OUT [6] $end
$var wire 1 & ASK_OUT [5] $end
$var wire 1 ' ASK_OUT [4] $end
$var wire 1 ( ASK_OUT [3] $end
$var wire 1 ) ASK_OUT [2] $end
$var wire 1 * ASK_OUT [1] $end
$var wire 1 + ASK_OUT [0] $end
$var wire 1 , LFSR_ASK [4] $end
$var wire 1 - LFSR_ASK [3] $end
$var wire 1 . LFSR_ASK [2] $end
$var wire 1 / LFSR_ASK [1] $end
$var wire 1 0 LFSR_ASK [0] $end
$var wire 1 1 LUT_OUT [7] $end
$var wire 1 2 LUT_OUT [6] $end
$var wire 1 3 LUT_OUT [5] $end
$var wire 1 4 LUT_OUT [4] $end
$var wire 1 5 LUT_OUT [3] $end
$var wire 1 6 LUT_OUT [2] $end
$var wire 1 7 LUT_OUT [1] $end
$var wire 1 8 LUT_OUT [0] $end
$var wire 1 9 sampler $end
$scope module i1 $end
$var wire 1 : gnd $end
$var wire 1 ; vcc $end
$var wire 1 < unknown $end
$var tri1 1 = devclrn $end
$var tri1 1 > devpor $end
$var tri1 1 ? devoe $end
$var wire 1 @ data_port_1[0]~input_o $end
$var wire 1 A data_port_1[1]~input_o $end
$var wire 1 B data_port_1[2]~input_o $end
$var wire 1 C data_port_1[3]~input_o $end
$var wire 1 D data_port_1[4]~input_o $end
$var wire 1 E data_port_0[4]~input_o $end
$var wire 1 F data_port_0[3]~input_o $end
$var wire 1 G data_port_0[2]~input_o $end
$var wire 1 H data_port_0[1]~input_o $end
$var wire 1 I ASK_OUT[0]~output_o $end
$var wire 1 J ASK_OUT[1]~output_o $end
$var wire 1 K ASK_OUT[2]~output_o $end
$var wire 1 L ASK_OUT[3]~output_o $end
$var wire 1 M ASK_OUT[4]~output_o $end
$var wire 1 N ASK_OUT[5]~output_o $end
$var wire 1 O ASK_OUT[6]~output_o $end
$var wire 1 P ASK_OUT[7]~output_o $end
$var wire 1 Q LFSR_ASK[0]~output_o $end
$var wire 1 R LFSR_ASK[1]~output_o $end
$var wire 1 S LFSR_ASK[2]~output_o $end
$var wire 1 T LFSR_ASK[3]~output_o $end
$var wire 1 U LFSR_ASK[4]~output_o $end
$var wire 1 V LUT_OUT[0]~output_o $end
$var wire 1 W LUT_OUT[1]~output_o $end
$var wire 1 X LUT_OUT[2]~output_o $end
$var wire 1 Y LUT_OUT[3]~output_o $end
$var wire 1 Z LUT_OUT[4]~output_o $end
$var wire 1 [ LUT_OUT[5]~output_o $end
$var wire 1 \ LUT_OUT[6]~output_o $end
$var wire 1 ] LUT_OUT[7]~output_o $end
$var wire 1 ^ clkin~input_o $end
$var wire 1 _ clkin~inputclkctrl_outclk $end
$var wire 1 ` ASK_LFSR|shift_reg|dffs[2]~feeder_combout $end
$var wire 1 a ASK_LFSR|shift_reg|dffs[3]~feeder_combout $end
$var wire 1 b ASK_LFSR|shift_reg|dffs[4]~feeder_combout $end
$var wire 1 c ASK_LFSR|shift_reg|dffs[5]~feeder_combout $end
$var wire 1 d ASK_LFSR|shift_reg|dffs[6]~feeder_combout $end
$var wire 1 e ASK_LFSR|shift_reg|dffs[7]~feeder_combout $end
$var wire 1 f ASK_LFSR|xo3|Y~0_combout $end
$var wire 1 g ASK_LFSR|shift_reg|dffs[1]~feeder_combout $end
$var wire 1 h data_port_0[0]~input_o $end
$var wire 1 i mypa|myFF|dffs[0]~1_combout $end
$var wire 1 j FF1|dffs[0]~feeder_combout $end
$var wire 1 k ASK_MUX|out_port[0]~0_combout $end
$var wire 1 l ASK_MUX|out_port[1]~1_combout $end
$var wire 1 m ASK_MUX|out_port[2]~2_combout $end
$var wire 1 n ASK_MUX|out_port[3]~3_combout $end
$var wire 1 o ASK_MUX|out_port[4]~4_combout $end
$var wire 1 p ASK_MUX|out_port[5]~5_combout $end
$var wire 1 q ASK_MUX|out_port[6]~6_combout $end
$var wire 1 r ASK_MUX|out_port[7]~7_combout $end
$var wire 1 s MyROM|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 t MyROM|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 u MyROM|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 v MyROM|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 w MyROM|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 x MyROM|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 y MyROM|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 z MyROM|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 { ASK_LFSR|shift_reg|dffs [9] $end
$var wire 1 | ASK_LFSR|shift_reg|dffs [8] $end
$var wire 1 } ASK_LFSR|shift_reg|dffs [7] $end
$var wire 1 ~ ASK_LFSR|shift_reg|dffs [6] $end
$var wire 1 !! ASK_LFSR|shift_reg|dffs [5] $end
$var wire 1 "! ASK_LFSR|shift_reg|dffs [4] $end
$var wire 1 #! ASK_LFSR|shift_reg|dffs [3] $end
$var wire 1 $! ASK_LFSR|shift_reg|dffs [2] $end
$var wire 1 %! ASK_LFSR|shift_reg|dffs [1] $end
$var wire 1 &! ASK_LFSR|shift_reg|dffs [0] $end
$var wire 1 '! mypa|myFF|dffs [4] $end
$var wire 1 (! mypa|myFF|dffs [3] $end
$var wire 1 )! mypa|myFF|dffs [2] $end
$var wire 1 *! mypa|myFF|dffs [1] $end
$var wire 1 +! mypa|myFF|dffs [0] $end
$var wire 1 ,! FF1|dffs [4] $end
$var wire 1 -! FF1|dffs [3] $end
$var wire 1 .! FF1|dffs [2] $end
$var wire 1 /! FF1|dffs [1] $end
$var wire 1 0! FF1|dffs [0] $end
$var wire 1 1! MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 2! MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 3! MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 4! MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 5! MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 6! MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 7! MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 8! MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 9! MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 :! MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 ;! MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 <! MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 =! MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 >! MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 ?! MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 @! MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 A! MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 B! MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
bx "
bx #
0+
0*
0)
0(
0'
0&
0%
0$
00
0/
0.
0-
0,
08
07
06
05
04
03
02
01
x9
0:
1;
x<
1=
1>
1?
x@
xA
xB
xC
xD
xE
xF
xG
xH
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
1f
0g
xh
xi
0j
0k
0l
0m
0n
0o
0p
0q
0r
0z
0y
0x
0w
0v
0u
0t
0s
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
z|
z{
0+!
z*!
z)!
z(!
z'!
00!
z/!
z.!
z-!
z,!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
$end
#1000
1!
1^
1_
09
x+!
1&!
xj
1g
0f
#2000
0!
0^
0_
19
#3000
1!
1^
1_
09
x0!
0&!
1%!
0g
1f
1`
1Q
10
#4000
0!
0^
0_
19
#5000
1!
1^
1_
09
1&!
0%!
1$!
1g
0`
1a
0Q
1R
00
1/
#6000
0!
0^
0_
19
#7000
1!
1^
1_
09
1B!
1z
1%!
1#!
0$!
1`
1b
0a
1V
1Q
1S
0R
18
10
1.
0/
xk
xI
x+
#8000
0!
0^
0_
19
#9000
1!
1^
1_
09
1A!
1y
1"!
0#!
1$!
1c
0b
1a
1W
1T
0S
1R
17
1-
0.
1/
xl
xJ
x*
#10000
0!
0^
0_
19
#11000
1!
1^
1_
09
1@!
1x
1!!
0"!
1#!
1d
0c
0f
1b
1X
1U
0T
1S
16
1,
0-
1.
xm
xK
x)
#12000
0!
0^
0_
19
#13000
1!
1^
1_
09
0&!
1~
0A!
1?!
0y
1w
0!!
1"!
0g
1f
1e
0d
1c
0W
1Y
0U
1T
07
15
0,
1-
0l
xn
0J
xL
0*
x(
#14000
0!
0^
0_
19
#15000
1!
1^
1_
09
1&!
1}
0~
1A!
0@!
1y
0x
0%!
1!!
1g
0e
0`
1d
1W
0X
0Q
1U
17
06
00
1,
xl
0m
xJ
0K
x*
0)
#16000
0!
0^
0_
19
#17000
1!
1^
1_
09
0}
1~
1@!
1x
1%!
0$!
1e
1`
0a
1X
1Q
0R
16
10
0/
xm
xK
x)
#18000
0!
0^
0_
19
#19000
1!
1^
1_
09
1}
0B!
0@!
0?!
0z
0x
0w
0#!
1$!
0f
0b
1a
0V
0X
0Y
0S
1R
08
06
05
0.
1/
0k
0m
0n
0I
0K
0L
0+
0)
0(
#20000
0!
0^
0_
19
#21000
1!
1^
1_
09
0&!
0A!
1@!
0y
1x
0"!
1#!
0g
0c
1b
0W
1X
0T
1S
07
16
0-
1.
0l
xm
0J
xK
0*
x)
#22000
0!
0^
0_
19
#23000
1!
1^
1_
09
1B!
1A!
1z
1y
0%!
0!!
1"!
0`
0d
1c
1V
1W
0Q
0U
1T
18
17
00
0,
1-
xk
xl
xI
xJ
x+
x*
#24000
0!
0^
0_
19
#25000
1!
1^
1_
09
0~
0@!
1?!
0x
1w
1!!
0$!
0e
1d
1f
0a
0X
1Y
1U
0R
06
15
1,
0/
0m
xn
0K
xL
0)
x(
#26000
0!
0^
0_
19
#27000
1!
1^
1_
09
1&!
0}
1~
1@!
1x
0#!
1g
0f
1e
0b
1X
0S
16
0.
xm
xK
x)
#28000
0!
0^
0_
19
#29000
1!
1^
1_
09
0&!
1}
0A!
0?!
0y
0w
1%!
0"!
0g
1`
0c
0W
0Y
1Q
0T
07
05
10
0-
0l
0n
0J
0L
0*
0(
#30000
