{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "CLK: 6.8400"
  ],
  "cts__clock__skew__hold": 0.18527,
  "cts__clock__skew__hold__post_repair": 0.22374,
  "cts__clock__skew__hold__pre_repair": 0.22374,
  "cts__clock__skew__setup": 0.18527,
  "cts__clock__skew__setup__post_repair": 0.22374,
  "cts__clock__skew__setup__pre_repair": 0.22374,
  "cts__cpu__total": 535.24,
  "cts__design__core__area": 2810980.0,
  "cts__design__core__area__post_repair": 2810980.0,
  "cts__design__core__area__pre_repair": 2810980.0,
  "cts__design__die__area": 2881440.0,
  "cts__design__die__area__post_repair": 2881440.0,
  "cts__design__die__area__pre_repair": 2881440.0,
  "cts__design__instance__area": 1853440.0,
  "cts__design__instance__area__macros": 561468,
  "cts__design__instance__area__macros__post_repair": 561468,
  "cts__design__instance__area__macros__pre_repair": 561468,
  "cts__design__instance__area__post_repair": 1850810.0,
  "cts__design__instance__area__pre_repair": 1850790.0,
  "cts__design__instance__area__stdcell": 1291970.0,
  "cts__design__instance__area__stdcell__post_repair": 1289340.0,
  "cts__design__instance__area__stdcell__pre_repair": 1289330.0,
  "cts__design__instance__count": 159819,
  "cts__design__instance__count__hold_buffer": 133,
  "cts__design__instance__count__macros": 24,
  "cts__design__instance__count__macros__post_repair": 24,
  "cts__design__instance__count__macros__pre_repair": 24,
  "cts__design__instance__count__post_repair": 159452,
  "cts__design__instance__count__pre_repair": 159451,
  "cts__design__instance__count__setup_buffer": 142,
  "cts__design__instance__count__stdcell": 159795,
  "cts__design__instance__count__stdcell__post_repair": 159428,
  "cts__design__instance__count__stdcell__pre_repair": 159427,
  "cts__design__instance__displacement__max": 36.4,
  "cts__design__instance__displacement__mean": 0.0415,
  "cts__design__instance__displacement__total": 6697.66,
  "cts__design__instance__utilization": 0.659359,
  "cts__design__instance__utilization__post_repair": 0.658423,
  "cts__design__instance__utilization__pre_repair": 0.658417,
  "cts__design__instance__utilization__stdcell": 0.574336,
  "cts__design__instance__utilization__stdcell__post_repair": 0.573166,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.573159,
  "cts__design__io": 1198,
  "cts__design__io__post_repair": 1198,
  "cts__design__io__pre_repair": 1198,
  "cts__design__violations": 0,
  "cts__mem__peak": 1484044.0,
  "cts__power__internal__total": 0.071152,
  "cts__power__internal__total__post_repair": 0.0711602,
  "cts__power__internal__total__pre_repair": 0.071158,
  "cts__power__leakage__total": 0.0011528,
  "cts__power__leakage__total__post_repair": 0.00115026,
  "cts__power__leakage__total__pre_repair": 0.00115023,
  "cts__power__switching__total": 0.029804,
  "cts__power__switching__total__post_repair": 0.0296314,
  "cts__power__switching__total__pre_repair": 0.0295944,
  "cts__power__total": 0.102109,
  "cts__power__total__post_repair": 0.101942,
  "cts__power__total__pre_repair": 0.101903,
  "cts__route__wirelength__estimated": 7194930.0,
  "cts__runtime__total": "8:59.28",
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 193,
  "cts__timing__drv__hold_violation_count__pre_repair": 193,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.0222132,
  "cts__timing__drv__max_cap_limit__post_repair": 0.0222281,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.0222281,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 0,
  "cts__timing__drv__max_fanout_limit__post_repair": 0,
  "cts__timing__drv__max_fanout_limit__pre_repair": 0,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.0104695,
  "cts__timing__drv__max_slew_limit__post_repair": 0.00898528,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.00898528,
  "cts__timing__drv__setup_violation_count": 51,
  "cts__timing__drv__setup_violation_count__post_repair": 4180,
  "cts__timing__drv__setup_violation_count__pre_repair": 4086,
  "cts__timing__setup__tns": -1.75126,
  "cts__timing__setup__tns__post_repair": -4269.72,
  "cts__timing__setup__tns__pre_repair": -4235.19,
  "cts__timing__setup__ws": -0.130712,
  "cts__timing__setup__ws__post_repair": -2.29722,
  "cts__timing__setup__ws__pre_repair": -2.29724,
  "design__io__hpwl": 2289315288,
  "detailedplace__cpu__total": 145.06,
  "detailedplace__design__core__area": 2810980.0,
  "detailedplace__design__die__area": 2881440.0,
  "detailedplace__design__instance__area": 1823200.0,
  "detailedplace__design__instance__area__macros": 561468,
  "detailedplace__design__instance__area__stdcell": 1261730.0,
  "detailedplace__design__instance__count": 157760,
  "detailedplace__design__instance__count__macros": 24,
  "detailedplace__design__instance__count__stdcell": 157736,
  "detailedplace__design__instance__displacement__max": 54.3125,
  "detailedplace__design__instance__displacement__mean": 3.0675,
  "detailedplace__design__instance__displacement__total": 483950,
  "detailedplace__design__instance__utilization": 0.648599,
  "detailedplace__design__instance__utilization__stdcell": 0.560891,
  "detailedplace__design__io": 1198,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 1372020.0,
  "detailedplace__power__internal__total": 0.0505857,
  "detailedplace__power__leakage__total": 0.000898809,
  "detailedplace__power__switching__total": 0.00610378,
  "detailedplace__power__total": 0.0575883,
  "detailedplace__route__wirelength__estimated": 7152670.0,
  "detailedplace__runtime__total": "2:27.93",
  "detailedplace__timing__drv__hold_violation_count": 119,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.0222281,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 0,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.00902498,
  "detailedplace__timing__drv__setup_violation_count": 7055,
  "detailedplace__timing__setup__tns": -6416.49,
  "detailedplace__timing__setup__ws": -2.25301,
  "detailedroute__cpu__total": 12282.55,
  "detailedroute__mem__peak": 10898036.0,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 74876,
  "detailedroute__route__drc_errors__iter:2": 5131,
  "detailedroute__route__drc_errors__iter:3": 3089,
  "detailedroute__route__drc_errors__iter:4": 27,
  "detailedroute__route__drc_errors__iter:5": 6,
  "detailedroute__route__drc_errors__iter:6": 2,
  "detailedroute__route__drc_errors__iter:7": 2,
  "detailedroute__route__drc_errors__iter:8": 1,
  "detailedroute__route__drc_errors__iter:9": 0,
  "detailedroute__route__net": 149650,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 1155737,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 1155737,
  "detailedroute__route__wirelength": 8922460,
  "detailedroute__route__wirelength__iter:1": 8946240,
  "detailedroute__route__wirelength__iter:2": 8927650,
  "detailedroute__route__wirelength__iter:3": 8922846,
  "detailedroute__route__wirelength__iter:4": 8922464,
  "detailedroute__route__wirelength__iter:5": 8922460,
  "detailedroute__route__wirelength__iter:6": 8922461,
  "detailedroute__route__wirelength__iter:7": 8922460,
  "detailedroute__route__wirelength__iter:8": 8922460,
  "detailedroute__route__wirelength__iter:9": 8922460,
  "detailedroute__runtime__total": "6:15.79",
  "fillcell__cpu__total": 6.46,
  "fillcell__mem__peak": 1003068.0,
  "fillcell__runtime__total": "0:07.24",
  "finish__clock__skew__hold": 0.168891,
  "finish__clock__skew__setup": 0.168891,
  "finish__cpu__total": 199.47,
  "finish__design__core__area": 2810980.0,
  "finish__design__die__area": 2881440.0,
  "finish__design__instance__area": 1884610.0,
  "finish__design__instance__area__macros": 561468,
  "finish__design__instance__area__stdcell": 1323140.0,
  "finish__design__instance__count": 160166,
  "finish__design__instance__count__macros": 24,
  "finish__design__instance__count__stdcell": 160142,
  "finish__design__instance__utilization": 0.670446,
  "finish__design__instance__utilization__stdcell": 0.588191,
  "finish__design__io": 1198,
  "finish__mem__peak": 2877872.0,
  "finish__power__internal__total": 0.0711599,
  "finish__power__leakage__total": 0.00117411,
  "finish__power__switching__total": 0.0248554,
  "finish__power__total": 0.0971894,
  "finish__runtime__total": "3:22.54",
  "finish__timing__drv__hold_violation_count": 182,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.359342,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 0,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.228515,
  "finish__timing__drv__setup_violation_count": 0,
  "finish__timing__setup__tns": 0,
  "finish__timing__setup__ws": 0.35941,
  "finish__timing__wns_percent_delay": 5.177182,
  "finish_merge__cpu__total": 45.78,
  "finish_merge__mem__peak": 2014920.0,
  "finish_merge__runtime__total": "0:47.11",
  "floorplan__cpu__total": 38.09,
  "floorplan__design__core__area": 2810980.0,
  "floorplan__design__die__area": 2881440.0,
  "floorplan__design__instance__area": 1507950.0,
  "floorplan__design__instance__area__macros": 561468,
  "floorplan__design__instance__area__stdcell": 946480,
  "floorplan__design__instance__count": 133066,
  "floorplan__design__instance__count__macros": 24,
  "floorplan__design__instance__count__stdcell": 133042,
  "floorplan__design__instance__utilization": 0.53645,
  "floorplan__design__instance__utilization__stdcell": 0.42075,
  "floorplan__design__io": 1198,
  "floorplan__mem__peak": 964288.0,
  "floorplan__power__internal__total": 0.05588,
  "floorplan__power__leakage__total": 0.000679272,
  "floorplan__power__switching__total": 0.00196912,
  "floorplan__power__total": 0.0585284,
  "floorplan__runtime__total": "0:39.00",
  "floorplan__timing__setup__tns": -187900,
  "floorplan__timing__setup__ws": -21.9418,
  "floorplan_io__cpu__total": 4.05,
  "floorplan_io__mem__peak": 562276.0,
  "floorplan_io__runtime__total": "0:04.46",
  "floorplan_macro__cpu__total": 1447.06,
  "floorplan_macro__mem__peak": 783216.0,
  "floorplan_macro__runtime__total": "0:56.84",
  "floorplan_pdn__cpu__total": 18.12,
  "floorplan_pdn__mem__peak": 878460.0,
  "floorplan_pdn__runtime__total": "0:18.87",
  "floorplan_tap__cpu__total": 6.44,
  "floorplan_tap__mem__peak": 471360.0,
  "floorplan_tap__runtime__total": "0:06.77",
  "globalplace__cpu__total": 14134.19,
  "globalplace__design__core__area": 2810980.0,
  "globalplace__design__die__area": 2881440.0,
  "globalplace__design__instance__area": 1520120.0,
  "globalplace__design__instance__area__macros": 561468,
  "globalplace__design__instance__area__stdcell": 958656,
  "globalplace__design__instance__count": 145750,
  "globalplace__design__instance__count__macros": 24,
  "globalplace__design__instance__count__stdcell": 145726,
  "globalplace__design__instance__utilization": 0.540782,
  "globalplace__design__instance__utilization__stdcell": 0.426163,
  "globalplace__design__io": 1198,
  "globalplace__mem__peak": 2284132.0,
  "globalplace__power__internal__total": 0.0664584,
  "globalplace__power__leakage__total": 0.000679272,
  "globalplace__power__switching__total": 0.00474272,
  "globalplace__power__total": 0.0718804,
  "globalplace__runtime__total": "17:58.90",
  "globalplace__timing__setup__tns": -849073,
  "globalplace__timing__setup__ws": -108.966,
  "globalplace_io__cpu__total": 4.21,
  "globalplace_io__mem__peak": 596316.0,
  "globalplace_io__runtime__total": "0:04.62",
  "globalplace_skip_io__cpu__total": 63.28,
  "globalplace_skip_io__mem__peak": 798080.0,
  "globalplace_skip_io__runtime__total": "1:04.03",
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 0.23787,
  "globalroute__clock__skew__setup": 0.23787,
  "globalroute__cpu__total": 1237.34,
  "globalroute__design__core__area": 2810980.0,
  "globalroute__design__die__area": 2881440.0,
  "globalroute__design__instance__area": 1884610.0,
  "globalroute__design__instance__area__macros": 561468,
  "globalroute__design__instance__area__stdcell": 1323140.0,
  "globalroute__design__instance__count": 160166,
  "globalroute__design__instance__count__hold_buffer": 7,
  "globalroute__design__instance__count__macros": 24,
  "globalroute__design__instance__count__setup_buffer": 33,
  "globalroute__design__instance__count__stdcell": 160142,
  "globalroute__design__instance__displacement__max": 26.4,
  "globalroute__design__instance__displacement__mean": 0.013,
  "globalroute__design__instance__displacement__total": 2083,
  "globalroute__design__instance__utilization": 0.670446,
  "globalroute__design__instance__utilization__stdcell": 0.588191,
  "globalroute__design__io": 1198,
  "globalroute__design__violations": 0,
  "globalroute__mem__peak": 3985364.0,
  "globalroute__power__internal__total": 0.0712958,
  "globalroute__power__leakage__total": 0.00117388,
  "globalroute__power__switching__total": 0.0321855,
  "globalroute__power__total": 0.104655,
  "globalroute__route__wirelength__estimated": 7302290.0,
  "globalroute__runtime__total": "20:47.43",
  "globalroute__timing__clock__slack": -0.764,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.0077939,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 0,
  "globalroute__timing__drv__max_slew": 230,
  "globalroute__timing__drv__max_slew_limit": -0.0943247,
  "globalroute__timing__drv__setup_violation_count": 1558,
  "globalroute__timing__setup__tns": -482.306,
  "globalroute__timing__setup__ws": -0.764392,
  "placeopt__cpu__total": 144.25,
  "placeopt__design__core__area": 2810980.0,
  "placeopt__design__core__area__pre_opt": 2810980.0,
  "placeopt__design__die__area": 2881440.0,
  "placeopt__design__die__area__pre_opt": 2881440.0,
  "placeopt__design__instance__area": 1823200.0,
  "placeopt__design__instance__area__macros": 561468,
  "placeopt__design__instance__area__macros__pre_opt": 561468,
  "placeopt__design__instance__area__pre_opt": 1520120.0,
  "placeopt__design__instance__area__stdcell": 1261730.0,
  "placeopt__design__instance__area__stdcell__pre_opt": 958656,
  "placeopt__design__instance__count": 157760,
  "placeopt__design__instance__count__macros": 24,
  "placeopt__design__instance__count__macros__pre_opt": 24,
  "placeopt__design__instance__count__pre_opt": 145750,
  "placeopt__design__instance__count__stdcell": 157736,
  "placeopt__design__instance__count__stdcell__pre_opt": 145726,
  "placeopt__design__instance__utilization": 0.648599,
  "placeopt__design__instance__utilization__pre_opt": 0.540782,
  "placeopt__design__instance__utilization__stdcell": 0.560891,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.426163,
  "placeopt__design__io": 1198,
  "placeopt__design__io__pre_opt": 1198,
  "placeopt__mem__peak": 1220564.0,
  "placeopt__power__internal__total": 0.0496301,
  "placeopt__power__internal__total__pre_opt": 0.0664584,
  "placeopt__power__leakage__total": 0.000893053,
  "placeopt__power__leakage__total__pre_opt": 0.000679272,
  "placeopt__power__switching__total": 0.00179824,
  "placeopt__power__switching__total__pre_opt": 0.00474272,
  "placeopt__power__total": 0.0523214,
  "placeopt__power__total__pre_opt": 0.0718804,
  "placeopt__runtime__total": "2:28.81",
  "placeopt__timing__drv__floating__nets": 0,
  "placeopt__timing__drv__floating__pins": 0,
  "placeopt__timing__drv__hold_violation_count": 119,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.0103516,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 0,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.0122543,
  "placeopt__timing__drv__setup_violation_count": 6922,
  "placeopt__timing__setup__tns": -6362.48,
  "placeopt__timing__setup__tns__pre_opt": -849073,
  "placeopt__timing__setup__ws": -2.27057,
  "placeopt__timing__setup__ws__pre_opt": -108.966,
  "run__flow__design": "bp",
  "run__flow__generate_date": "2024-03-05 04:13",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-12398-gfd99002fc",
  "run__flow__platform": "tsmc65lp",
  "run__flow__platform__capacitance_units": "1pF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "730fc586e5c9b66fa3a4f855f18f25797b654914",
  "run__flow__scripts_commit": "d2c18462ebdc019becda3570043b2ccb0ca625e2",
  "run__flow__uuid": "9906d3da-84ec-438e-b0c3-d6098b850e66",
  "run__flow__variant": "base",
  "synth__cpu__total": 768.84,
  "synth__design__instance__area__stdcell": 1588124.171,
  "synth__design__instance__count__stdcell": 152225.0,
  "synth__mem__peak": 2693876.0,
  "synth__runtime__total": "13:18.95",
  "total_time": "1:19:48.570000"
}