

================================================================
== Vivado HLS Report for 'CNN'
================================================================
* Date:           Mon Dec  2 23:36:17 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       finished
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.950|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+----------+
    |   Latency   |   Interval  | Pipeline |
    |  min |  max |  min |  max |   Type   |
    +------+------+------+------+----------+
    |  8458|  8510|  2048|  2048| dataflow |
    +------+------+------+------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+------+------+------+------+---------------------------------------------+
        |                         |                      |   Latency   |   Interval  |                   Pipeline                  |
        |         Instance        |        Module        |  min |  max |  min |  max |                     Type                    |
        +-------------------------+----------------------+------+------+------+------+---------------------------------------------+
        |max_pool_1chan_U0        |max_pool_1chan        |   198|   199|   196|   196| loop rewind(delay=1 initiation interval(s)) |
        |resample_U0              |resample              |  1569|  1570|  1568|  1568| loop rewind(delay=1 initiation interval(s)) |
        |conv2d_3x3_4chan_rev_U0  |conv2d_3x3_4chan_rev  |  2054|  2055|  2048|  2048| loop rewind(delay=1 initiation interval(s)) |
        |resample_for_conv2_U0    |resample_for_conv2    |   393|   394|   392|   392| loop rewind(delay=1 initiation interval(s)) |
        |conv2d_3x3_1chan_rev_U0  |conv2d_3x3_1chan_rev  |   795|   796|   784|   784| loop rewind(delay=1 initiation interval(s)) |
        |efficient_pad_n_1cha_U0  |efficient_pad_n_1cha  |   847|   877|   847|   877|                     none                    |
        |pad_for_conv2_U0         |pad_for_conv2         |   232|   248|   232|   248|                     none                    |
        |zero_mean_1chan_U0       |zero_mean_1chan       |   785|   786|   784|   784| loop rewind(delay=0 initiation interval(s)) |
        |relu_U0                  |relu                  |   787|   787|   787|   787|                     none                    |
        |batch_norm_U0            |batch_norm            |   789|   789|   789|   789|                     none                    |
        +-------------------------+----------------------+------+------+------+------+---------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     826|
|FIFO             |        -|      -|       -|       -|
|Instance         |        4|     19|    5312|    8599|
|Memory           |      215|      -|    3108|     616|
|Multiplexer      |        -|      -|       -|    1728|
|Register         |        -|      -|     196|       -|
+-----------------+---------+-------+--------+--------+
|Total            |      219|     19|    8616|   11769|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |       24|      2|       2|       5|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |batch_norm_U0            |batch_norm            |        0|      1|   352|   280|
    |conv2d_3x3_1chan_rev_U0  |conv2d_3x3_1chan_rev  |        2|      9|  1869|   906|
    |conv2d_3x3_4chan_rev_U0  |conv2d_3x3_4chan_rev  |        2|      9|  1484|   918|
    |efficient_pad_n_1cha_U0  |efficient_pad_n_1cha  |        0|      0|    62|  1010|
    |max_pool_1chan_U0        |max_pool_1chan        |        0|      0|   711|   819|
    |pad_for_conv2_U0         |pad_for_conv2         |        0|      0|    67|   634|
    |relu_U0                  |relu                  |        0|      0|    97|   630|
    |resample_U0              |resample              |        0|      0|   277|  1934|
    |resample_for_conv2_U0    |resample_for_conv2    |        0|      0|   311|  1193|
    |zero_mean_1chan_U0       |zero_mean_1chan       |        0|      0|    82|   275|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        4|     19|  5312|  8599|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +---------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |ReLU_0_V_U           |CNN_ReLU_0_V          |        3|   0|   0|    28|   48|     2|         2688|
    |ReLU_1_V_U           |CNN_ReLU_0_V          |        3|   0|   0|    28|   48|     2|         2688|
    |ReLU_2_V_U           |CNN_ReLU_0_V          |        3|   0|   0|    28|   48|     2|         2688|
    |ReLU_3_V_U           |CNN_ReLU_0_V          |        3|   0|   0|    28|   48|     2|         2688|
    |ReLU_4_V_U           |CNN_ReLU_0_V          |        3|   0|   0|    28|   48|     2|         2688|
    |ReLU_5_V_U           |CNN_ReLU_0_V          |        3|   0|   0|    28|   48|     2|         2688|
    |ReLU_6_V_U           |CNN_ReLU_0_V          |        3|   0|   0|    28|   48|     2|         2688|
    |ReLU_7_V_U           |CNN_ReLU_0_V          |        3|   0|   0|    28|   48|     2|         2688|
    |ReLU_8_V_U           |CNN_ReLU_0_V          |        3|   0|   0|    28|   48|     2|         2688|
    |ReLU_9_V_U           |CNN_ReLU_0_V          |        3|   0|   0|    28|   48|     2|         2688|
    |ReLU_10_V_U          |CNN_ReLU_0_V          |        3|   0|   0|    28|   48|     2|         2688|
    |ReLU_11_V_U          |CNN_ReLU_0_V          |        3|   0|   0|    28|   48|     2|         2688|
    |ReLU_12_V_U          |CNN_ReLU_0_V          |        3|   0|   0|    28|   48|     2|         2688|
    |ReLU_13_V_U          |CNN_ReLU_0_V          |        3|   0|   0|    28|   48|     2|         2688|
    |ReLU_14_V_U          |CNN_ReLU_0_V          |        3|   0|   0|    28|   48|     2|         2688|
    |ReLU_15_V_U          |CNN_ReLU_0_V          |        3|   0|   0|    28|   48|     2|         2688|
    |ReLU_16_V_U          |CNN_ReLU_0_V          |        3|   0|   0|    28|   48|     2|         2688|
    |ReLU_17_V_U          |CNN_ReLU_0_V          |        3|   0|   0|    28|   48|     2|         2688|
    |ReLU_18_V_U          |CNN_ReLU_0_V          |        3|   0|   0|    28|   48|     2|         2688|
    |ReLU_19_V_U          |CNN_ReLU_0_V          |        3|   0|   0|    28|   48|     2|         2688|
    |ReLU_20_V_U          |CNN_ReLU_0_V          |        3|   0|   0|    28|   48|     2|         2688|
    |ReLU_21_V_U          |CNN_ReLU_0_V          |        3|   0|   0|    28|   48|     2|         2688|
    |ReLU_22_V_U          |CNN_ReLU_0_V          |        3|   0|   0|    28|   48|     2|         2688|
    |ReLU_23_V_U          |CNN_ReLU_0_V          |        3|   0|   0|    28|   48|     2|         2688|
    |ReLU_24_V_U          |CNN_ReLU_0_V          |        3|   0|   0|    28|   48|     2|         2688|
    |ReLU_25_V_U          |CNN_ReLU_0_V          |        3|   0|   0|    28|   48|     2|         2688|
    |ReLU_26_V_U          |CNN_ReLU_0_V          |        3|   0|   0|    28|   48|     2|         2688|
    |ReLU_27_V_U          |CNN_ReLU_0_V          |        3|   0|   0|    28|   48|     2|         2688|
    |batchnorm_0_V_U      |CNN_batchnorm_0_V     |        2|   0|   0|    28|   48|     2|         2688|
    |batchnorm_1_V_U      |CNN_batchnorm_0_V     |        2|   0|   0|    28|   48|     2|         2688|
    |batchnorm_2_V_U      |CNN_batchnorm_0_V     |        2|   0|   0|    28|   48|     2|         2688|
    |batchnorm_3_V_U      |CNN_batchnorm_0_V     |        2|   0|   0|    28|   48|     2|         2688|
    |batchnorm_4_V_U      |CNN_batchnorm_0_V     |        2|   0|   0|    28|   48|     2|         2688|
    |batchnorm_5_V_U      |CNN_batchnorm_0_V     |        2|   0|   0|    28|   48|     2|         2688|
    |batchnorm_6_V_U      |CNN_batchnorm_0_V     |        2|   0|   0|    28|   48|     2|         2688|
    |batchnorm_7_V_U      |CNN_batchnorm_0_V     |        2|   0|   0|    28|   48|     2|         2688|
    |batchnorm_8_V_U      |CNN_batchnorm_0_V     |        2|   0|   0|    28|   48|     2|         2688|
    |batchnorm_9_V_U      |CNN_batchnorm_0_V     |        2|   0|   0|    28|   48|     2|         2688|
    |batchnorm_10_V_U     |CNN_batchnorm_0_V     |        2|   0|   0|    28|   48|     2|         2688|
    |batchnorm_11_V_U     |CNN_batchnorm_0_V     |        2|   0|   0|    28|   48|     2|         2688|
    |batchnorm_12_V_U     |CNN_batchnorm_0_V     |        2|   0|   0|    28|   48|     2|         2688|
    |batchnorm_13_V_U     |CNN_batchnorm_0_V     |        2|   0|   0|    28|   48|     2|         2688|
    |batchnorm_14_V_U     |CNN_batchnorm_0_V     |        2|   0|   0|    28|   48|     2|         2688|
    |batchnorm_15_V_U     |CNN_batchnorm_0_V     |        2|   0|   0|    28|   48|     2|         2688|
    |batchnorm_16_V_U     |CNN_batchnorm_0_V     |        2|   0|   0|    28|   48|     2|         2688|
    |batchnorm_17_V_U     |CNN_batchnorm_0_V     |        2|   0|   0|    28|   48|     2|         2688|
    |batchnorm_18_V_U     |CNN_batchnorm_0_V     |        2|   0|   0|    28|   48|     2|         2688|
    |batchnorm_19_V_U     |CNN_batchnorm_0_V     |        2|   0|   0|    28|   48|     2|         2688|
    |batchnorm_20_V_U     |CNN_batchnorm_0_V     |        2|   0|   0|    28|   48|     2|         2688|
    |batchnorm_21_V_U     |CNN_batchnorm_0_V     |        2|   0|   0|    28|   48|     2|         2688|
    |batchnorm_22_V_U     |CNN_batchnorm_0_V     |        2|   0|   0|    28|   48|     2|         2688|
    |batchnorm_23_V_U     |CNN_batchnorm_0_V     |        2|   0|   0|    28|   48|     2|         2688|
    |batchnorm_24_V_U     |CNN_batchnorm_0_V     |        2|   0|   0|    28|   48|     2|         2688|
    |batchnorm_25_V_U     |CNN_batchnorm_0_V     |        2|   0|   0|    28|   48|     2|         2688|
    |batchnorm_26_V_U     |CNN_batchnorm_0_V     |        2|   0|   0|    28|   48|     2|         2688|
    |batchnorm_27_V_U     |CNN_batchnorm_0_V     |        2|   0|   0|    28|   48|     2|         2688|
    |conv_0_V_U           |CNN_conv_0_V          |        0|  50|  11|    28|   25|     2|         1400|
    |conv_1_V_U           |CNN_conv_0_V          |        0|  50|  11|    28|   25|     2|         1400|
    |conv_2_V_U           |CNN_conv_0_V          |        0|  50|  11|    28|   25|     2|         1400|
    |conv_3_V_U           |CNN_conv_0_V          |        0|  50|  11|    28|   25|     2|         1400|
    |conv_4_V_U           |CNN_conv_0_V          |        0|  50|  11|    28|   25|     2|         1400|
    |conv_5_V_U           |CNN_conv_0_V          |        0|  50|  11|    28|   25|     2|         1400|
    |conv_6_V_U           |CNN_conv_0_V          |        0|  50|  11|    28|   25|     2|         1400|
    |conv_7_V_U           |CNN_conv_0_V          |        0|  50|  11|    28|   25|     2|         1400|
    |conv_8_V_U           |CNN_conv_0_V          |        0|  50|  11|    28|   25|     2|         1400|
    |conv_9_V_U           |CNN_conv_0_V          |        0|  50|  11|    28|   25|     2|         1400|
    |conv_10_V_U          |CNN_conv_0_V          |        0|  50|  11|    28|   25|     2|         1400|
    |conv_11_V_U          |CNN_conv_0_V          |        0|  50|  11|    28|   25|     2|         1400|
    |conv_12_V_U          |CNN_conv_0_V          |        0|  50|  11|    28|   25|     2|         1400|
    |conv_13_V_U          |CNN_conv_0_V          |        0|  50|  11|    28|   25|     2|         1400|
    |conv_14_V_U          |CNN_conv_0_V          |        0|  50|  11|    28|   25|     2|         1400|
    |conv_15_V_U          |CNN_conv_0_V          |        0|  50|  11|    28|   25|     2|         1400|
    |conv_16_V_U          |CNN_conv_0_V          |        0|  50|  11|    28|   25|     2|         1400|
    |conv_17_V_U          |CNN_conv_0_V          |        0|  50|  11|    28|   25|     2|         1400|
    |conv_18_V_U          |CNN_conv_0_V          |        0|  50|  11|    28|   25|     2|         1400|
    |conv_19_V_U          |CNN_conv_0_V          |        0|  50|  11|    28|   25|     2|         1400|
    |conv_20_V_U          |CNN_conv_0_V          |        0|  50|  11|    28|   25|     2|         1400|
    |conv_21_V_U          |CNN_conv_0_V          |        0|  50|  11|    28|   25|     2|         1400|
    |conv_22_V_U          |CNN_conv_0_V          |        0|  50|  11|    28|   25|     2|         1400|
    |conv_23_V_U          |CNN_conv_0_V          |        0|  50|  11|    28|   25|     2|         1400|
    |conv_24_V_U          |CNN_conv_0_V          |        0|  50|  11|    28|   25|     2|         1400|
    |conv_25_V_U          |CNN_conv_0_V          |        0|  50|  11|    28|   25|     2|         1400|
    |conv_26_V_U          |CNN_conv_0_V          |        0|  50|  11|    28|   25|     2|         1400|
    |conv_27_V_U          |CNN_conv_0_V          |        0|  50|  11|    28|   25|     2|         1400|
    |maxpool_0_V_U        |CNN_maxpool_0_V       |        0|  50|   6|    14|   25|     2|          700|
    |maxpool_1_V_U        |CNN_maxpool_0_V       |        0|  50|   6|    14|   25|     2|          700|
    |maxpool_2_V_U        |CNN_maxpool_0_V       |        0|  50|   6|    14|   25|     2|          700|
    |maxpool_3_V_U        |CNN_maxpool_0_V       |        0|  50|   6|    14|   25|     2|          700|
    |maxpool_4_V_U        |CNN_maxpool_0_V       |        0|  50|   6|    14|   25|     2|          700|
    |maxpool_5_V_U        |CNN_maxpool_0_V       |        0|  50|   6|    14|   25|     2|          700|
    |maxpool_6_V_U        |CNN_maxpool_0_V       |        0|  50|   6|    14|   25|     2|          700|
    |maxpool_7_V_U        |CNN_maxpool_0_V       |        0|  50|   6|    14|   25|     2|          700|
    |maxpool_8_V_U        |CNN_maxpool_0_V       |        0|  50|   6|    14|   25|     2|          700|
    |maxpool_9_V_U        |CNN_maxpool_0_V       |        0|  50|   6|    14|   25|     2|          700|
    |maxpool_10_V_U       |CNN_maxpool_0_V       |        0|  50|   6|    14|   25|     2|          700|
    |maxpool_11_V_U       |CNN_maxpool_0_V       |        0|  50|   6|    14|   25|     2|          700|
    |maxpool_12_V_U       |CNN_maxpool_0_V       |        0|  50|   6|    14|   25|     2|          700|
    |maxpool_13_V_U       |CNN_maxpool_0_V       |        0|  50|   6|    14|   25|     2|          700|
    |mean_removed_0_V_U   |CNN_mean_removed_fYi  |        0|  36|   8|    28|   18|     2|         1008|
    |mean_removed_1_V_U   |CNN_mean_removed_fYi  |        0|  36|   8|    28|   18|     2|         1008|
    |mean_removed_2_V_U   |CNN_mean_removed_fYi  |        0|  36|   8|    28|   18|     2|         1008|
    |mean_removed_3_V_U   |CNN_mean_removed_fYi  |        0|  36|   8|    28|   18|     2|         1008|
    |mean_removed_4_V_U   |CNN_mean_removed_fYi  |        0|  36|   8|    28|   18|     2|         1008|
    |mean_removed_5_V_U   |CNN_mean_removed_fYi  |        0|  36|   8|    28|   18|     2|         1008|
    |mean_removed_6_V_U   |CNN_mean_removed_fYi  |        0|  36|   8|    28|   18|     2|         1008|
    |mean_removed_7_V_U   |CNN_mean_removed_fYi  |        0|  36|   8|    28|   18|     2|         1008|
    |mean_removed_8_V_U   |CNN_mean_removed_fYi  |        0|  36|   8|    28|   18|     2|         1008|
    |mean_removed_9_V_U   |CNN_mean_removed_fYi  |        0|  36|   8|    28|   18|     2|         1008|
    |mean_removed_10_V_U  |CNN_mean_removed_fYi  |        0|  36|   8|    28|   18|     2|         1008|
    |mean_removed_11_V_U  |CNN_mean_removed_fYi  |        0|  36|   8|    28|   18|     2|         1008|
    |mean_removed_12_V_U  |CNN_mean_removed_fYi  |        0|  36|   8|    28|   18|     2|         1008|
    |mean_removed_13_V_U  |CNN_mean_removed_fYi  |        0|  36|   8|    28|   18|     2|         1008|
    |mean_removed_14_V_U  |CNN_mean_removed_fYi  |        0|  36|   8|    28|   18|     2|         1008|
    |mean_removed_15_V_U  |CNN_mean_removed_fYi  |        0|  36|   8|    28|   18|     2|         1008|
    |mean_removed_16_V_U  |CNN_mean_removed_fYi  |        0|  36|   8|    28|   18|     2|         1008|
    |mean_removed_17_V_U  |CNN_mean_removed_fYi  |        0|  36|   8|    28|   18|     2|         1008|
    |mean_removed_18_V_U  |CNN_mean_removed_fYi  |        0|  36|   8|    28|   18|     2|         1008|
    |mean_removed_19_V_U  |CNN_mean_removed_fYi  |        0|  36|   8|    28|   18|     2|         1008|
    |mean_removed_20_V_U  |CNN_mean_removed_fYi  |        0|  36|   8|    28|   18|     2|         1008|
    |mean_removed_21_V_U  |CNN_mean_removed_fYi  |        0|  36|   8|    28|   18|     2|         1008|
    |mean_removed_22_V_U  |CNN_mean_removed_fYi  |        0|  36|   8|    28|   18|     2|         1008|
    |mean_removed_23_V_U  |CNN_mean_removed_fYi  |        0|  36|   8|    28|   18|     2|         1008|
    |mean_removed_24_V_U  |CNN_mean_removed_fYi  |        0|  36|   8|    28|   18|     2|         1008|
    |mean_removed_25_V_U  |CNN_mean_removed_fYi  |        0|  36|   8|    28|   18|     2|         1008|
    |mean_removed_26_V_U  |CNN_mean_removed_fYi  |        0|  36|   8|    28|   18|     2|         1008|
    |mean_removed_27_V_U  |CNN_mean_removed_fYi  |        0|  36|   8|    28|   18|     2|         1008|
    |padded_0_V_U         |CNN_padded_0_V        |        1|   0|   0|    30|    1|     2|           60|
    |padded_29_V_U        |CNN_padded_0_V        |        1|   0|   0|    30|    1|     2|           60|
    |padded_1_V_U         |CNN_padded_1_V        |        1|   0|   0|    30|   18|     2|         1080|
    |padded_2_V_U         |CNN_padded_1_V        |        1|   0|   0|    30|   18|     2|         1080|
    |padded_3_V_U         |CNN_padded_1_V        |        1|   0|   0|    30|   18|     2|         1080|
    |padded_4_V_U         |CNN_padded_1_V        |        1|   0|   0|    30|   18|     2|         1080|
    |padded_5_V_U         |CNN_padded_1_V        |        1|   0|   0|    30|   18|     2|         1080|
    |padded_6_V_U         |CNN_padded_1_V        |        1|   0|   0|    30|   18|     2|         1080|
    |padded_7_V_U         |CNN_padded_1_V        |        1|   0|   0|    30|   18|     2|         1080|
    |padded_8_V_U         |CNN_padded_1_V        |        1|   0|   0|    30|   18|     2|         1080|
    |padded_9_V_U         |CNN_padded_1_V        |        1|   0|   0|    30|   18|     2|         1080|
    |padded_10_V_U        |CNN_padded_1_V        |        1|   0|   0|    30|   18|     2|         1080|
    |padded_11_V_U        |CNN_padded_1_V        |        1|   0|   0|    30|   18|     2|         1080|
    |padded_12_V_U        |CNN_padded_1_V        |        1|   0|   0|    30|   18|     2|         1080|
    |padded_13_V_U        |CNN_padded_1_V        |        1|   0|   0|    30|   18|     2|         1080|
    |padded_14_V_U        |CNN_padded_1_V        |        1|   0|   0|    30|   18|     2|         1080|
    |padded_15_V_U        |CNN_padded_1_V        |        1|   0|   0|    30|   18|     2|         1080|
    |padded_16_V_U        |CNN_padded_1_V        |        1|   0|   0|    30|   18|     2|         1080|
    |padded_17_V_U        |CNN_padded_1_V        |        1|   0|   0|    30|   18|     2|         1080|
    |padded_18_V_U        |CNN_padded_1_V        |        1|   0|   0|    30|   18|     2|         1080|
    |padded_19_V_U        |CNN_padded_1_V        |        1|   0|   0|    30|   18|     2|         1080|
    |padded_20_V_U        |CNN_padded_1_V        |        1|   0|   0|    30|   18|     2|         1080|
    |padded_21_V_U        |CNN_padded_1_V        |        1|   0|   0|    30|   18|     2|         1080|
    |padded_22_V_U        |CNN_padded_1_V        |        1|   0|   0|    30|   18|     2|         1080|
    |padded_23_V_U        |CNN_padded_1_V        |        1|   0|   0|    30|   18|     2|         1080|
    |padded_24_V_U        |CNN_padded_1_V        |        1|   0|   0|    30|   18|     2|         1080|
    |padded_25_V_U        |CNN_padded_1_V        |        1|   0|   0|    30|   18|     2|         1080|
    |padded_26_V_U        |CNN_padded_1_V        |        1|   0|   0|    30|   18|     2|         1080|
    |padded_27_V_U        |CNN_padded_1_V        |        1|   0|   0|    30|   18|     2|         1080|
    |padded_28_V_U        |CNN_padded_1_V        |        1|   0|   0|    30|   18|     2|         1080|
    |padded_L2_0_V_U      |CNN_padded_L2_0_V     |        1|   0|   0|    16|    1|     2|           32|
    |padded_L2_15_V_U     |CNN_padded_L2_0_V     |        1|   0|   0|    16|    1|     2|           32|
    |padded_L2_1_V_U      |CNN_padded_L2_1_V     |        2|   0|   0|    16|   25|     2|          800|
    |padded_L2_2_V_U      |CNN_padded_L2_1_V     |        2|   0|   0|    16|   25|     2|          800|
    |padded_L2_3_V_U      |CNN_padded_L2_1_V     |        2|   0|   0|    16|   25|     2|          800|
    |padded_L2_4_V_U      |CNN_padded_L2_1_V     |        2|   0|   0|    16|   25|     2|          800|
    |padded_L2_5_V_U      |CNN_padded_L2_1_V     |        2|   0|   0|    16|   25|     2|          800|
    |padded_L2_6_V_U      |CNN_padded_L2_1_V     |        2|   0|   0|    16|   25|     2|          800|
    |padded_L2_7_V_U      |CNN_padded_L2_1_V     |        2|   0|   0|    16|   25|     2|          800|
    |padded_L2_8_V_U      |CNN_padded_L2_1_V     |        2|   0|   0|    16|   25|     2|          800|
    |padded_L2_9_V_U      |CNN_padded_L2_1_V     |        2|   0|   0|    16|   25|     2|          800|
    |padded_L2_10_V_U     |CNN_padded_L2_1_V     |        2|   0|   0|    16|   25|     2|          800|
    |padded_L2_11_V_U     |CNN_padded_L2_1_V     |        2|   0|   0|    16|   25|     2|          800|
    |padded_L2_12_V_U     |CNN_padded_L2_1_V     |        2|   0|   0|    16|   25|     2|          800|
    |padded_L2_13_V_U     |CNN_padded_L2_1_V     |        2|   0|   0|    16|   25|     2|          800|
    |padded_L2_14_V_U     |CNN_padded_L2_1_V     |        2|   0|   0|    16|   25|     2|          800|
    |resampled_0_0_V_U    |CNN_resampled_0_0_V   |        1|   0|   0|   784|   18|     2|        28224|
    |resampled_0_1_V_U    |CNN_resampled_0_0_V   |        1|   0|   0|   784|   18|     2|        28224|
    |resampled_0_2_V_U    |CNN_resampled_0_0_V   |        1|   0|   0|   784|   18|     2|        28224|
    |resampled_1_0_V_U    |CNN_resampled_0_0_V   |        1|   0|   0|   784|   18|     2|        28224|
    |resampled_1_1_V_U    |CNN_resampled_0_0_V   |        1|   0|   0|   784|   18|     2|        28224|
    |resampled_1_2_V_U    |CNN_resampled_0_0_V   |        1|   0|   0|   784|   18|     2|        28224|
    |resampled_2_0_V_U    |CNN_resampled_0_0_V   |        1|   0|   0|   784|   18|     2|        28224|
    |resampled_2_1_V_U    |CNN_resampled_0_0_V   |        1|   0|   0|   784|   18|     2|        28224|
    |resampled_2_2_V_U    |CNN_resampled_0_0_V   |        1|   0|   0|   784|   18|     2|        28224|
    |resampled_L2_0_V_U   |CNN_resampled_L2_Hfu  |        2|   0|   0|   588|   25|     2|        29400|
    |resampled_L2_1_V_U   |CNN_resampled_L2_Hfu  |        2|   0|   0|   588|   25|     2|        29400|
    |resampled_L2_2_V_U   |CNN_resampled_L2_Hfu  |        2|   0|   0|   588|   25|     2|        29400|
    +---------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                |                      |      215|3108| 616| 13308| 5337|   368|       611592|
    +---------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |batch_norm_U0_ap_ready_count              |     +    |      0|  0|  10|           2|           1|
    |conv2d_3x3_1chan_rev_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |conv2d_3x3_4chan_rev_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |zero_mean_1chan_U0_ap_ready_count         |     +    |      0|  0|  10|           2|           1|
    |ap_channel_done_ReLU_0_V                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_ReLU_10_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_ReLU_11_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_ReLU_12_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_ReLU_13_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_ReLU_14_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_ReLU_15_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_ReLU_16_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_ReLU_17_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_ReLU_18_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_ReLU_19_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_ReLU_1_V                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_ReLU_20_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_ReLU_21_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_ReLU_22_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_ReLU_23_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_ReLU_24_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_ReLU_25_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_ReLU_26_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_ReLU_27_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_ReLU_2_V                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_ReLU_3_V                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_ReLU_4_V                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_ReLU_5_V                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_ReLU_6_V                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_ReLU_7_V                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_ReLU_8_V                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_ReLU_9_V                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_batchnorm_0_V             |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_batchnorm_10_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_batchnorm_11_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_batchnorm_12_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_batchnorm_13_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_batchnorm_14_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_batchnorm_15_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_batchnorm_16_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_batchnorm_17_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_batchnorm_18_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_batchnorm_19_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_batchnorm_1_V             |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_batchnorm_20_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_batchnorm_21_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_batchnorm_22_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_batchnorm_23_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_batchnorm_24_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_batchnorm_25_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_batchnorm_26_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_batchnorm_27_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_batchnorm_2_V             |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_batchnorm_3_V             |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_batchnorm_4_V             |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_batchnorm_5_V             |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_batchnorm_6_V             |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_batchnorm_7_V             |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_batchnorm_8_V             |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_batchnorm_9_V             |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_0_V                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_10_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_11_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_12_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_13_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_14_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_15_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_16_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_17_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_18_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_19_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_1_V                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_20_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_21_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_22_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_23_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_24_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_25_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_26_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_27_V                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_2_V                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_3_V                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_4_V                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_5_V                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_6_V                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_7_V                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_8_V                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_9_V                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_maxpool_0_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_maxpool_10_V              |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_maxpool_11_V              |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_maxpool_12_V              |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_maxpool_13_V              |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_maxpool_1_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_maxpool_2_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_maxpool_3_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_maxpool_4_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_maxpool_5_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_maxpool_6_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_maxpool_7_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_maxpool_8_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_maxpool_9_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_mean_removed_0_V          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_mean_removed_10_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_mean_removed_11_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_mean_removed_12_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_mean_removed_13_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_mean_removed_14_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_mean_removed_15_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_mean_removed_16_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_mean_removed_17_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_mean_removed_18_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_mean_removed_19_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_mean_removed_1_V          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_mean_removed_20_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_mean_removed_21_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_mean_removed_22_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_mean_removed_23_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_mean_removed_24_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_mean_removed_25_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_mean_removed_26_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_mean_removed_27_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_mean_removed_2_V          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_mean_removed_3_V          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_mean_removed_4_V          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_mean_removed_5_V          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_mean_removed_6_V          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_mean_removed_7_V          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_mean_removed_8_V          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_mean_removed_9_V          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_0_V                |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_10_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_11_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_12_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_13_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_14_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_15_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_16_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_17_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_18_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_19_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_1_V                |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_20_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_21_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_22_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_23_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_24_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_25_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_26_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_27_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_28_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_29_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_2_V                |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_3_V                |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_4_V                |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_5_V                |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_6_V                |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_7_V                |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_8_V                |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_9_V                |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_L2_0_V             |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_L2_10_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_L2_11_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_L2_12_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_L2_13_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_L2_14_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_L2_15_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_L2_1_V             |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_L2_2_V             |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_L2_3_V             |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_L2_4_V             |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_L2_5_V             |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_L2_6_V             |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_L2_7_V             |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_L2_8_V             |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_L2_9_V             |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_resampled_0_0_V           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_resampled_0_1_V           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_resampled_0_2_V           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_resampled_1_0_V           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_resampled_1_1_V           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_resampled_1_2_V           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_resampled_2_0_V           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_resampled_2_1_V           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_resampled_2_2_V           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_resampled_L2_0_V          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_resampled_L2_1_V          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_resampled_L2_2_V          |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                   |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                             |    and   |      0|  0|   2|           1|           1|
    |batch_norm_U0_ap_continue                 |    and   |      0|  0|   2|           1|           1|
    |batch_norm_U0_ap_start                    |    and   |      0|  0|   2|           1|           1|
    |conv2d_3x3_1chan_rev_U0_ap_continue       |    and   |      0|  0|   2|           1|           1|
    |conv2d_3x3_1chan_rev_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |conv2d_3x3_4chan_rev_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |efficient_pad_n_1cha_U0_ap_continue       |    and   |      0|  0|   2|           1|           1|
    |efficient_pad_n_1cha_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |max_pool_1chan_U0_ap_continue             |    and   |      0|  0|   2|           1|           1|
    |max_pool_1chan_U0_ap_start                |    and   |      0|  0|   2|           1|           1|
    |pad_for_conv2_U0_ap_continue              |    and   |      0|  0|   2|           1|           1|
    |pad_for_conv2_U0_ap_start                 |    and   |      0|  0|   2|           1|           1|
    |relu_U0_ap_continue                       |    and   |      0|  0|   2|           1|           1|
    |relu_U0_ap_start                          |    and   |      0|  0|   2|           1|           1|
    |resample_U0_ap_continue                   |    and   |      0|  0|   2|           1|           1|
    |resample_U0_ap_start                      |    and   |      0|  0|   2|           1|           1|
    |resample_for_conv2_U0_ap_continue         |    and   |      0|  0|   2|           1|           1|
    |resample_for_conv2_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |zero_mean_1chan_U0_ap_continue            |    and   |      0|  0|   2|           1|           1|
    |zero_mean_1chan_U0_ap_start               |    and   |      0|  0|   2|           1|           1|
    |ap_sync_batch_norm_U0_ap_ready            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_ReLU_0_V            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_ReLU_10_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_ReLU_11_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_ReLU_12_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_ReLU_13_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_ReLU_14_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_ReLU_15_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_ReLU_16_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_ReLU_17_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_ReLU_18_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_ReLU_19_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_ReLU_1_V            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_ReLU_20_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_ReLU_21_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_ReLU_22_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_ReLU_23_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_ReLU_24_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_ReLU_25_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_ReLU_26_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_ReLU_27_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_ReLU_2_V            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_ReLU_3_V            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_ReLU_4_V            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_ReLU_5_V            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_ReLU_6_V            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_ReLU_7_V            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_ReLU_8_V            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_ReLU_9_V            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_batchnorm_0_V       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_batchnorm_10_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_batchnorm_11_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_batchnorm_12_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_batchnorm_13_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_batchnorm_14_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_batchnorm_15_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_batchnorm_16_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_batchnorm_17_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_batchnorm_18_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_batchnorm_19_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_batchnorm_1_V       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_batchnorm_20_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_batchnorm_21_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_batchnorm_22_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_batchnorm_23_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_batchnorm_24_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_batchnorm_25_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_batchnorm_26_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_batchnorm_27_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_batchnorm_2_V       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_batchnorm_3_V       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_batchnorm_4_V       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_batchnorm_5_V       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_batchnorm_6_V       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_batchnorm_7_V       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_batchnorm_8_V       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_batchnorm_9_V       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_0_V            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_10_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_11_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_12_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_13_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_14_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_15_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_16_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_17_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_18_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_19_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_1_V            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_20_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_21_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_22_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_23_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_24_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_25_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_26_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_27_V           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_2_V            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_3_V            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_4_V            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_5_V            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_6_V            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_7_V            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_8_V            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_9_V            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_maxpool_0_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_maxpool_10_V        |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_maxpool_11_V        |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_maxpool_12_V        |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_maxpool_13_V        |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_maxpool_1_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_maxpool_2_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_maxpool_3_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_maxpool_4_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_maxpool_5_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_maxpool_6_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_maxpool_7_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_maxpool_8_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_maxpool_9_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean_removed_0_V    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean_removed_10_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean_removed_11_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean_removed_12_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean_removed_13_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean_removed_14_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean_removed_15_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean_removed_16_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean_removed_17_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean_removed_18_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean_removed_19_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean_removed_1_V    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean_removed_20_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean_removed_21_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean_removed_22_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean_removed_23_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean_removed_24_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean_removed_25_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean_removed_26_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean_removed_27_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean_removed_2_V    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean_removed_3_V    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean_removed_4_V    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean_removed_5_V    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean_removed_6_V    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean_removed_7_V    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean_removed_8_V    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean_removed_9_V    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_0_V          |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_10_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_11_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_12_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_13_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_14_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_15_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_16_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_17_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_18_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_19_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_1_V          |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_20_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_21_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_22_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_23_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_24_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_25_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_26_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_27_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_28_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_29_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_2_V          |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_3_V          |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_4_V          |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_5_V          |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_6_V          |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_7_V          |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_8_V          |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_9_V          |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_L2_0_V       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_L2_10_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_L2_11_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_L2_12_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_L2_13_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_L2_14_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_L2_15_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_L2_1_V       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_L2_2_V       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_L2_3_V       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_L2_4_V       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_L2_5_V       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_L2_6_V       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_L2_7_V       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_L2_8_V       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_L2_9_V       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_resampled_0_0_V     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_resampled_0_1_V     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_resampled_0_2_V     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_resampled_1_0_V     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_resampled_1_1_V     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_resampled_1_2_V     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_resampled_2_0_V     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_resampled_2_1_V     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_resampled_2_2_V     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_resampled_L2_0_V    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_resampled_L2_1_V    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_resampled_L2_2_V    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv2d_3x3_1chan_rev_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv2d_3x3_4chan_rev_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_zero_mean_1chan_U0_ap_ready       |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0| 826|         401|         397|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_batch_norm_U0_ap_ready            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ReLU_0_V            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ReLU_10_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ReLU_11_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ReLU_12_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ReLU_13_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ReLU_14_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ReLU_15_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ReLU_16_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ReLU_17_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ReLU_18_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ReLU_19_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ReLU_1_V            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ReLU_20_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ReLU_21_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ReLU_22_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ReLU_23_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ReLU_24_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ReLU_25_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ReLU_26_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ReLU_27_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ReLU_2_V            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ReLU_3_V            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ReLU_4_V            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ReLU_5_V            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ReLU_6_V            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ReLU_7_V            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ReLU_8_V            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ReLU_9_V            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_batchnorm_0_V       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_batchnorm_10_V      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_batchnorm_11_V      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_batchnorm_12_V      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_batchnorm_13_V      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_batchnorm_14_V      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_batchnorm_15_V      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_batchnorm_16_V      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_batchnorm_17_V      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_batchnorm_18_V      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_batchnorm_19_V      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_batchnorm_1_V       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_batchnorm_20_V      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_batchnorm_21_V      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_batchnorm_22_V      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_batchnorm_23_V      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_batchnorm_24_V      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_batchnorm_25_V      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_batchnorm_26_V      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_batchnorm_27_V      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_batchnorm_2_V       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_batchnorm_3_V       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_batchnorm_4_V       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_batchnorm_5_V       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_batchnorm_6_V       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_batchnorm_7_V       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_batchnorm_8_V       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_batchnorm_9_V       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_0_V            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_10_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_11_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_12_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_13_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_14_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_15_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_16_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_17_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_18_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_19_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_1_V            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_20_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_21_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_22_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_23_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_24_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_25_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_26_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_27_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_2_V            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_3_V            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_4_V            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_5_V            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_6_V            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_7_V            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_8_V            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_9_V            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_maxpool_0_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_maxpool_10_V        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_maxpool_11_V        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_maxpool_12_V        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_maxpool_13_V        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_maxpool_1_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_maxpool_2_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_maxpool_3_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_maxpool_4_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_maxpool_5_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_maxpool_6_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_maxpool_7_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_maxpool_8_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_maxpool_9_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_mean_removed_0_V    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_mean_removed_10_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_mean_removed_11_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_mean_removed_12_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_mean_removed_13_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_mean_removed_14_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_mean_removed_15_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_mean_removed_16_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_mean_removed_17_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_mean_removed_18_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_mean_removed_19_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_mean_removed_1_V    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_mean_removed_20_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_mean_removed_21_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_mean_removed_22_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_mean_removed_23_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_mean_removed_24_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_mean_removed_25_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_mean_removed_26_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_mean_removed_27_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_mean_removed_2_V    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_mean_removed_3_V    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_mean_removed_4_V    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_mean_removed_5_V    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_mean_removed_6_V    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_mean_removed_7_V    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_mean_removed_8_V    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_mean_removed_9_V    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_0_V          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_10_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_11_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_12_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_13_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_14_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_15_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_16_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_17_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_18_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_19_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_1_V          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_20_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_21_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_22_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_23_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_24_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_25_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_26_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_27_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_28_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_29_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_2_V          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_3_V          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_4_V          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_5_V          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_6_V          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_7_V          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_8_V          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_9_V          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_L2_0_V       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_L2_10_V      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_L2_11_V      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_L2_12_V      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_L2_13_V      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_L2_14_V      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_L2_15_V      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_L2_1_V       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_L2_2_V       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_L2_3_V       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_L2_4_V       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_L2_5_V       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_L2_6_V       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_L2_7_V       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_L2_8_V       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_L2_9_V       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_resampled_0_0_V     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_resampled_0_1_V     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_resampled_0_2_V     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_resampled_1_0_V     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_resampled_1_1_V     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_resampled_1_2_V     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_resampled_2_0_V     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_resampled_2_1_V     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_resampled_2_2_V     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_resampled_L2_0_V    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_resampled_L2_1_V    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_resampled_L2_2_V    |   9|          2|    1|          2|
    |ap_sync_reg_conv2d_3x3_1chan_rev_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_conv2d_3x3_4chan_rev_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_zero_mean_1chan_U0_ap_ready       |   9|          2|    1|          2|
    |batch_norm_U0_ap_ready_count                  |   9|          2|    2|          4|
    |conv2d_3x3_1chan_rev_U0_ap_ready_count        |   9|          2|    2|          4|
    |conv2d_3x3_4chan_rev_U0_ap_ready_count        |   9|          2|    2|          4|
    |zero_mean_1chan_U0_ap_ready_count             |   9|          2|    2|          4|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |1728|        384|  196|        392|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_batch_norm_U0_ap_ready            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ReLU_0_V            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ReLU_10_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ReLU_11_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ReLU_12_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ReLU_13_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ReLU_14_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ReLU_15_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ReLU_16_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ReLU_17_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ReLU_18_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ReLU_19_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ReLU_1_V            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ReLU_20_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ReLU_21_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ReLU_22_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ReLU_23_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ReLU_24_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ReLU_25_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ReLU_26_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ReLU_27_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ReLU_2_V            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ReLU_3_V            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ReLU_4_V            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ReLU_5_V            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ReLU_6_V            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ReLU_7_V            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ReLU_8_V            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ReLU_9_V            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_batchnorm_0_V       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_batchnorm_10_V      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_batchnorm_11_V      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_batchnorm_12_V      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_batchnorm_13_V      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_batchnorm_14_V      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_batchnorm_15_V      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_batchnorm_16_V      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_batchnorm_17_V      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_batchnorm_18_V      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_batchnorm_19_V      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_batchnorm_1_V       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_batchnorm_20_V      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_batchnorm_21_V      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_batchnorm_22_V      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_batchnorm_23_V      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_batchnorm_24_V      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_batchnorm_25_V      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_batchnorm_26_V      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_batchnorm_27_V      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_batchnorm_2_V       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_batchnorm_3_V       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_batchnorm_4_V       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_batchnorm_5_V       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_batchnorm_6_V       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_batchnorm_7_V       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_batchnorm_8_V       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_batchnorm_9_V       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_0_V            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_10_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_11_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_12_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_13_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_14_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_15_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_16_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_17_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_18_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_19_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_1_V            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_20_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_21_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_22_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_23_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_24_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_25_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_26_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_27_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_2_V            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_3_V            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_4_V            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_5_V            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_6_V            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_7_V            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_8_V            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_9_V            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_maxpool_0_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_maxpool_10_V        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_maxpool_11_V        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_maxpool_12_V        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_maxpool_13_V        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_maxpool_1_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_maxpool_2_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_maxpool_3_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_maxpool_4_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_maxpool_5_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_maxpool_6_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_maxpool_7_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_maxpool_8_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_maxpool_9_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_mean_removed_0_V    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_mean_removed_10_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_mean_removed_11_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_mean_removed_12_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_mean_removed_13_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_mean_removed_14_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_mean_removed_15_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_mean_removed_16_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_mean_removed_17_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_mean_removed_18_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_mean_removed_19_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_mean_removed_1_V    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_mean_removed_20_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_mean_removed_21_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_mean_removed_22_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_mean_removed_23_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_mean_removed_24_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_mean_removed_25_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_mean_removed_26_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_mean_removed_27_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_mean_removed_2_V    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_mean_removed_3_V    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_mean_removed_4_V    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_mean_removed_5_V    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_mean_removed_6_V    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_mean_removed_7_V    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_mean_removed_8_V    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_mean_removed_9_V    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_0_V          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_10_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_11_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_12_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_13_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_14_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_15_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_16_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_17_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_18_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_19_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_1_V          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_20_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_21_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_22_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_23_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_24_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_25_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_26_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_27_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_28_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_29_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_2_V          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_3_V          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_4_V          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_5_V          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_6_V          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_7_V          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_8_V          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_9_V          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_L2_0_V       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_L2_10_V      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_L2_11_V      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_L2_12_V      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_L2_13_V      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_L2_14_V      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_L2_15_V      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_L2_1_V       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_L2_2_V       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_L2_3_V       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_L2_4_V       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_L2_5_V       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_L2_6_V       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_L2_7_V       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_L2_8_V       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_L2_9_V       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_resampled_0_0_V     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_resampled_0_1_V     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_resampled_0_2_V     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_resampled_1_0_V     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_resampled_1_1_V     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_resampled_1_2_V     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_resampled_2_0_V     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_resampled_2_1_V     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_resampled_2_2_V     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_resampled_L2_0_V    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_resampled_L2_1_V    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_resampled_L2_2_V    |  1|   0|    1|          0|
    |ap_sync_reg_conv2d_3x3_1chan_rev_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_conv2d_3x3_4chan_rev_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_zero_mean_1chan_U0_ap_ready       |  1|   0|    1|          0|
    |batch_norm_U0_ap_ready_count                  |  2|   0|    2|          0|
    |conv2d_3x3_1chan_rev_U0_ap_ready_count        |  2|   0|    2|          0|
    |conv2d_3x3_4chan_rev_U0_ap_ready_count        |  2|   0|    2|          0|
    |zero_mean_1chan_U0_ap_ready_count             |  2|   0|    2|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |196|   0|  196|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |         CNN        | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |         CNN        | return value |
|ap_done                      | out |    1| ap_ctrl_hs |         CNN        | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |         CNN        | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |         CNN        | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |         CNN        | return value |
|in_image_0_V_address0        | out |    5|  ap_memory |    in_image_0_V    |     array    |
|in_image_0_V_ce0             | out |    1|  ap_memory |    in_image_0_V    |     array    |
|in_image_0_V_d0              | out |   18|  ap_memory |    in_image_0_V    |     array    |
|in_image_0_V_q0              |  in |   18|  ap_memory |    in_image_0_V    |     array    |
|in_image_0_V_we0             | out |    1|  ap_memory |    in_image_0_V    |     array    |
|in_image_0_V_address1        | out |    5|  ap_memory |    in_image_0_V    |     array    |
|in_image_0_V_ce1             | out |    1|  ap_memory |    in_image_0_V    |     array    |
|in_image_0_V_d1              | out |   18|  ap_memory |    in_image_0_V    |     array    |
|in_image_0_V_q1              |  in |   18|  ap_memory |    in_image_0_V    |     array    |
|in_image_0_V_we1             | out |    1|  ap_memory |    in_image_0_V    |     array    |
|in_image_1_V_address0        | out |    5|  ap_memory |    in_image_1_V    |     array    |
|in_image_1_V_ce0             | out |    1|  ap_memory |    in_image_1_V    |     array    |
|in_image_1_V_d0              | out |   18|  ap_memory |    in_image_1_V    |     array    |
|in_image_1_V_q0              |  in |   18|  ap_memory |    in_image_1_V    |     array    |
|in_image_1_V_we0             | out |    1|  ap_memory |    in_image_1_V    |     array    |
|in_image_1_V_address1        | out |    5|  ap_memory |    in_image_1_V    |     array    |
|in_image_1_V_ce1             | out |    1|  ap_memory |    in_image_1_V    |     array    |
|in_image_1_V_d1              | out |   18|  ap_memory |    in_image_1_V    |     array    |
|in_image_1_V_q1              |  in |   18|  ap_memory |    in_image_1_V    |     array    |
|in_image_1_V_we1             | out |    1|  ap_memory |    in_image_1_V    |     array    |
|in_image_2_V_address0        | out |    5|  ap_memory |    in_image_2_V    |     array    |
|in_image_2_V_ce0             | out |    1|  ap_memory |    in_image_2_V    |     array    |
|in_image_2_V_d0              | out |   18|  ap_memory |    in_image_2_V    |     array    |
|in_image_2_V_q0              |  in |   18|  ap_memory |    in_image_2_V    |     array    |
|in_image_2_V_we0             | out |    1|  ap_memory |    in_image_2_V    |     array    |
|in_image_2_V_address1        | out |    5|  ap_memory |    in_image_2_V    |     array    |
|in_image_2_V_ce1             | out |    1|  ap_memory |    in_image_2_V    |     array    |
|in_image_2_V_d1              | out |   18|  ap_memory |    in_image_2_V    |     array    |
|in_image_2_V_q1              |  in |   18|  ap_memory |    in_image_2_V    |     array    |
|in_image_2_V_we1             | out |    1|  ap_memory |    in_image_2_V    |     array    |
|in_image_3_V_address0        | out |    5|  ap_memory |    in_image_3_V    |     array    |
|in_image_3_V_ce0             | out |    1|  ap_memory |    in_image_3_V    |     array    |
|in_image_3_V_d0              | out |   18|  ap_memory |    in_image_3_V    |     array    |
|in_image_3_V_q0              |  in |   18|  ap_memory |    in_image_3_V    |     array    |
|in_image_3_V_we0             | out |    1|  ap_memory |    in_image_3_V    |     array    |
|in_image_3_V_address1        | out |    5|  ap_memory |    in_image_3_V    |     array    |
|in_image_3_V_ce1             | out |    1|  ap_memory |    in_image_3_V    |     array    |
|in_image_3_V_d1              | out |   18|  ap_memory |    in_image_3_V    |     array    |
|in_image_3_V_q1              |  in |   18|  ap_memory |    in_image_3_V    |     array    |
|in_image_3_V_we1             | out |    1|  ap_memory |    in_image_3_V    |     array    |
|in_image_4_V_address0        | out |    5|  ap_memory |    in_image_4_V    |     array    |
|in_image_4_V_ce0             | out |    1|  ap_memory |    in_image_4_V    |     array    |
|in_image_4_V_d0              | out |   18|  ap_memory |    in_image_4_V    |     array    |
|in_image_4_V_q0              |  in |   18|  ap_memory |    in_image_4_V    |     array    |
|in_image_4_V_we0             | out |    1|  ap_memory |    in_image_4_V    |     array    |
|in_image_4_V_address1        | out |    5|  ap_memory |    in_image_4_V    |     array    |
|in_image_4_V_ce1             | out |    1|  ap_memory |    in_image_4_V    |     array    |
|in_image_4_V_d1              | out |   18|  ap_memory |    in_image_4_V    |     array    |
|in_image_4_V_q1              |  in |   18|  ap_memory |    in_image_4_V    |     array    |
|in_image_4_V_we1             | out |    1|  ap_memory |    in_image_4_V    |     array    |
|in_image_5_V_address0        | out |    5|  ap_memory |    in_image_5_V    |     array    |
|in_image_5_V_ce0             | out |    1|  ap_memory |    in_image_5_V    |     array    |
|in_image_5_V_d0              | out |   18|  ap_memory |    in_image_5_V    |     array    |
|in_image_5_V_q0              |  in |   18|  ap_memory |    in_image_5_V    |     array    |
|in_image_5_V_we0             | out |    1|  ap_memory |    in_image_5_V    |     array    |
|in_image_5_V_address1        | out |    5|  ap_memory |    in_image_5_V    |     array    |
|in_image_5_V_ce1             | out |    1|  ap_memory |    in_image_5_V    |     array    |
|in_image_5_V_d1              | out |   18|  ap_memory |    in_image_5_V    |     array    |
|in_image_5_V_q1              |  in |   18|  ap_memory |    in_image_5_V    |     array    |
|in_image_5_V_we1             | out |    1|  ap_memory |    in_image_5_V    |     array    |
|in_image_6_V_address0        | out |    5|  ap_memory |    in_image_6_V    |     array    |
|in_image_6_V_ce0             | out |    1|  ap_memory |    in_image_6_V    |     array    |
|in_image_6_V_d0              | out |   18|  ap_memory |    in_image_6_V    |     array    |
|in_image_6_V_q0              |  in |   18|  ap_memory |    in_image_6_V    |     array    |
|in_image_6_V_we0             | out |    1|  ap_memory |    in_image_6_V    |     array    |
|in_image_6_V_address1        | out |    5|  ap_memory |    in_image_6_V    |     array    |
|in_image_6_V_ce1             | out |    1|  ap_memory |    in_image_6_V    |     array    |
|in_image_6_V_d1              | out |   18|  ap_memory |    in_image_6_V    |     array    |
|in_image_6_V_q1              |  in |   18|  ap_memory |    in_image_6_V    |     array    |
|in_image_6_V_we1             | out |    1|  ap_memory |    in_image_6_V    |     array    |
|in_image_7_V_address0        | out |    5|  ap_memory |    in_image_7_V    |     array    |
|in_image_7_V_ce0             | out |    1|  ap_memory |    in_image_7_V    |     array    |
|in_image_7_V_d0              | out |   18|  ap_memory |    in_image_7_V    |     array    |
|in_image_7_V_q0              |  in |   18|  ap_memory |    in_image_7_V    |     array    |
|in_image_7_V_we0             | out |    1|  ap_memory |    in_image_7_V    |     array    |
|in_image_7_V_address1        | out |    5|  ap_memory |    in_image_7_V    |     array    |
|in_image_7_V_ce1             | out |    1|  ap_memory |    in_image_7_V    |     array    |
|in_image_7_V_d1              | out |   18|  ap_memory |    in_image_7_V    |     array    |
|in_image_7_V_q1              |  in |   18|  ap_memory |    in_image_7_V    |     array    |
|in_image_7_V_we1             | out |    1|  ap_memory |    in_image_7_V    |     array    |
|in_image_8_V_address0        | out |    5|  ap_memory |    in_image_8_V    |     array    |
|in_image_8_V_ce0             | out |    1|  ap_memory |    in_image_8_V    |     array    |
|in_image_8_V_d0              | out |   18|  ap_memory |    in_image_8_V    |     array    |
|in_image_8_V_q0              |  in |   18|  ap_memory |    in_image_8_V    |     array    |
|in_image_8_V_we0             | out |    1|  ap_memory |    in_image_8_V    |     array    |
|in_image_8_V_address1        | out |    5|  ap_memory |    in_image_8_V    |     array    |
|in_image_8_V_ce1             | out |    1|  ap_memory |    in_image_8_V    |     array    |
|in_image_8_V_d1              | out |   18|  ap_memory |    in_image_8_V    |     array    |
|in_image_8_V_q1              |  in |   18|  ap_memory |    in_image_8_V    |     array    |
|in_image_8_V_we1             | out |    1|  ap_memory |    in_image_8_V    |     array    |
|in_image_9_V_address0        | out |    5|  ap_memory |    in_image_9_V    |     array    |
|in_image_9_V_ce0             | out |    1|  ap_memory |    in_image_9_V    |     array    |
|in_image_9_V_d0              | out |   18|  ap_memory |    in_image_9_V    |     array    |
|in_image_9_V_q0              |  in |   18|  ap_memory |    in_image_9_V    |     array    |
|in_image_9_V_we0             | out |    1|  ap_memory |    in_image_9_V    |     array    |
|in_image_9_V_address1        | out |    5|  ap_memory |    in_image_9_V    |     array    |
|in_image_9_V_ce1             | out |    1|  ap_memory |    in_image_9_V    |     array    |
|in_image_9_V_d1              | out |   18|  ap_memory |    in_image_9_V    |     array    |
|in_image_9_V_q1              |  in |   18|  ap_memory |    in_image_9_V    |     array    |
|in_image_9_V_we1             | out |    1|  ap_memory |    in_image_9_V    |     array    |
|in_image_10_V_address0       | out |    5|  ap_memory |    in_image_10_V   |     array    |
|in_image_10_V_ce0            | out |    1|  ap_memory |    in_image_10_V   |     array    |
|in_image_10_V_d0             | out |   18|  ap_memory |    in_image_10_V   |     array    |
|in_image_10_V_q0             |  in |   18|  ap_memory |    in_image_10_V   |     array    |
|in_image_10_V_we0            | out |    1|  ap_memory |    in_image_10_V   |     array    |
|in_image_10_V_address1       | out |    5|  ap_memory |    in_image_10_V   |     array    |
|in_image_10_V_ce1            | out |    1|  ap_memory |    in_image_10_V   |     array    |
|in_image_10_V_d1             | out |   18|  ap_memory |    in_image_10_V   |     array    |
|in_image_10_V_q1             |  in |   18|  ap_memory |    in_image_10_V   |     array    |
|in_image_10_V_we1            | out |    1|  ap_memory |    in_image_10_V   |     array    |
|in_image_11_V_address0       | out |    5|  ap_memory |    in_image_11_V   |     array    |
|in_image_11_V_ce0            | out |    1|  ap_memory |    in_image_11_V   |     array    |
|in_image_11_V_d0             | out |   18|  ap_memory |    in_image_11_V   |     array    |
|in_image_11_V_q0             |  in |   18|  ap_memory |    in_image_11_V   |     array    |
|in_image_11_V_we0            | out |    1|  ap_memory |    in_image_11_V   |     array    |
|in_image_11_V_address1       | out |    5|  ap_memory |    in_image_11_V   |     array    |
|in_image_11_V_ce1            | out |    1|  ap_memory |    in_image_11_V   |     array    |
|in_image_11_V_d1             | out |   18|  ap_memory |    in_image_11_V   |     array    |
|in_image_11_V_q1             |  in |   18|  ap_memory |    in_image_11_V   |     array    |
|in_image_11_V_we1            | out |    1|  ap_memory |    in_image_11_V   |     array    |
|in_image_12_V_address0       | out |    5|  ap_memory |    in_image_12_V   |     array    |
|in_image_12_V_ce0            | out |    1|  ap_memory |    in_image_12_V   |     array    |
|in_image_12_V_d0             | out |   18|  ap_memory |    in_image_12_V   |     array    |
|in_image_12_V_q0             |  in |   18|  ap_memory |    in_image_12_V   |     array    |
|in_image_12_V_we0            | out |    1|  ap_memory |    in_image_12_V   |     array    |
|in_image_12_V_address1       | out |    5|  ap_memory |    in_image_12_V   |     array    |
|in_image_12_V_ce1            | out |    1|  ap_memory |    in_image_12_V   |     array    |
|in_image_12_V_d1             | out |   18|  ap_memory |    in_image_12_V   |     array    |
|in_image_12_V_q1             |  in |   18|  ap_memory |    in_image_12_V   |     array    |
|in_image_12_V_we1            | out |    1|  ap_memory |    in_image_12_V   |     array    |
|in_image_13_V_address0       | out |    5|  ap_memory |    in_image_13_V   |     array    |
|in_image_13_V_ce0            | out |    1|  ap_memory |    in_image_13_V   |     array    |
|in_image_13_V_d0             | out |   18|  ap_memory |    in_image_13_V   |     array    |
|in_image_13_V_q0             |  in |   18|  ap_memory |    in_image_13_V   |     array    |
|in_image_13_V_we0            | out |    1|  ap_memory |    in_image_13_V   |     array    |
|in_image_13_V_address1       | out |    5|  ap_memory |    in_image_13_V   |     array    |
|in_image_13_V_ce1            | out |    1|  ap_memory |    in_image_13_V   |     array    |
|in_image_13_V_d1             | out |   18|  ap_memory |    in_image_13_V   |     array    |
|in_image_13_V_q1             |  in |   18|  ap_memory |    in_image_13_V   |     array    |
|in_image_13_V_we1            | out |    1|  ap_memory |    in_image_13_V   |     array    |
|in_image_14_V_address0       | out |    5|  ap_memory |    in_image_14_V   |     array    |
|in_image_14_V_ce0            | out |    1|  ap_memory |    in_image_14_V   |     array    |
|in_image_14_V_d0             | out |   18|  ap_memory |    in_image_14_V   |     array    |
|in_image_14_V_q0             |  in |   18|  ap_memory |    in_image_14_V   |     array    |
|in_image_14_V_we0            | out |    1|  ap_memory |    in_image_14_V   |     array    |
|in_image_14_V_address1       | out |    5|  ap_memory |    in_image_14_V   |     array    |
|in_image_14_V_ce1            | out |    1|  ap_memory |    in_image_14_V   |     array    |
|in_image_14_V_d1             | out |   18|  ap_memory |    in_image_14_V   |     array    |
|in_image_14_V_q1             |  in |   18|  ap_memory |    in_image_14_V   |     array    |
|in_image_14_V_we1            | out |    1|  ap_memory |    in_image_14_V   |     array    |
|in_image_15_V_address0       | out |    5|  ap_memory |    in_image_15_V   |     array    |
|in_image_15_V_ce0            | out |    1|  ap_memory |    in_image_15_V   |     array    |
|in_image_15_V_d0             | out |   18|  ap_memory |    in_image_15_V   |     array    |
|in_image_15_V_q0             |  in |   18|  ap_memory |    in_image_15_V   |     array    |
|in_image_15_V_we0            | out |    1|  ap_memory |    in_image_15_V   |     array    |
|in_image_15_V_address1       | out |    5|  ap_memory |    in_image_15_V   |     array    |
|in_image_15_V_ce1            | out |    1|  ap_memory |    in_image_15_V   |     array    |
|in_image_15_V_d1             | out |   18|  ap_memory |    in_image_15_V   |     array    |
|in_image_15_V_q1             |  in |   18|  ap_memory |    in_image_15_V   |     array    |
|in_image_15_V_we1            | out |    1|  ap_memory |    in_image_15_V   |     array    |
|in_image_16_V_address0       | out |    5|  ap_memory |    in_image_16_V   |     array    |
|in_image_16_V_ce0            | out |    1|  ap_memory |    in_image_16_V   |     array    |
|in_image_16_V_d0             | out |   18|  ap_memory |    in_image_16_V   |     array    |
|in_image_16_V_q0             |  in |   18|  ap_memory |    in_image_16_V   |     array    |
|in_image_16_V_we0            | out |    1|  ap_memory |    in_image_16_V   |     array    |
|in_image_16_V_address1       | out |    5|  ap_memory |    in_image_16_V   |     array    |
|in_image_16_V_ce1            | out |    1|  ap_memory |    in_image_16_V   |     array    |
|in_image_16_V_d1             | out |   18|  ap_memory |    in_image_16_V   |     array    |
|in_image_16_V_q1             |  in |   18|  ap_memory |    in_image_16_V   |     array    |
|in_image_16_V_we1            | out |    1|  ap_memory |    in_image_16_V   |     array    |
|in_image_17_V_address0       | out |    5|  ap_memory |    in_image_17_V   |     array    |
|in_image_17_V_ce0            | out |    1|  ap_memory |    in_image_17_V   |     array    |
|in_image_17_V_d0             | out |   18|  ap_memory |    in_image_17_V   |     array    |
|in_image_17_V_q0             |  in |   18|  ap_memory |    in_image_17_V   |     array    |
|in_image_17_V_we0            | out |    1|  ap_memory |    in_image_17_V   |     array    |
|in_image_17_V_address1       | out |    5|  ap_memory |    in_image_17_V   |     array    |
|in_image_17_V_ce1            | out |    1|  ap_memory |    in_image_17_V   |     array    |
|in_image_17_V_d1             | out |   18|  ap_memory |    in_image_17_V   |     array    |
|in_image_17_V_q1             |  in |   18|  ap_memory |    in_image_17_V   |     array    |
|in_image_17_V_we1            | out |    1|  ap_memory |    in_image_17_V   |     array    |
|in_image_18_V_address0       | out |    5|  ap_memory |    in_image_18_V   |     array    |
|in_image_18_V_ce0            | out |    1|  ap_memory |    in_image_18_V   |     array    |
|in_image_18_V_d0             | out |   18|  ap_memory |    in_image_18_V   |     array    |
|in_image_18_V_q0             |  in |   18|  ap_memory |    in_image_18_V   |     array    |
|in_image_18_V_we0            | out |    1|  ap_memory |    in_image_18_V   |     array    |
|in_image_18_V_address1       | out |    5|  ap_memory |    in_image_18_V   |     array    |
|in_image_18_V_ce1            | out |    1|  ap_memory |    in_image_18_V   |     array    |
|in_image_18_V_d1             | out |   18|  ap_memory |    in_image_18_V   |     array    |
|in_image_18_V_q1             |  in |   18|  ap_memory |    in_image_18_V   |     array    |
|in_image_18_V_we1            | out |    1|  ap_memory |    in_image_18_V   |     array    |
|in_image_19_V_address0       | out |    5|  ap_memory |    in_image_19_V   |     array    |
|in_image_19_V_ce0            | out |    1|  ap_memory |    in_image_19_V   |     array    |
|in_image_19_V_d0             | out |   18|  ap_memory |    in_image_19_V   |     array    |
|in_image_19_V_q0             |  in |   18|  ap_memory |    in_image_19_V   |     array    |
|in_image_19_V_we0            | out |    1|  ap_memory |    in_image_19_V   |     array    |
|in_image_19_V_address1       | out |    5|  ap_memory |    in_image_19_V   |     array    |
|in_image_19_V_ce1            | out |    1|  ap_memory |    in_image_19_V   |     array    |
|in_image_19_V_d1             | out |   18|  ap_memory |    in_image_19_V   |     array    |
|in_image_19_V_q1             |  in |   18|  ap_memory |    in_image_19_V   |     array    |
|in_image_19_V_we1            | out |    1|  ap_memory |    in_image_19_V   |     array    |
|in_image_20_V_address0       | out |    5|  ap_memory |    in_image_20_V   |     array    |
|in_image_20_V_ce0            | out |    1|  ap_memory |    in_image_20_V   |     array    |
|in_image_20_V_d0             | out |   18|  ap_memory |    in_image_20_V   |     array    |
|in_image_20_V_q0             |  in |   18|  ap_memory |    in_image_20_V   |     array    |
|in_image_20_V_we0            | out |    1|  ap_memory |    in_image_20_V   |     array    |
|in_image_20_V_address1       | out |    5|  ap_memory |    in_image_20_V   |     array    |
|in_image_20_V_ce1            | out |    1|  ap_memory |    in_image_20_V   |     array    |
|in_image_20_V_d1             | out |   18|  ap_memory |    in_image_20_V   |     array    |
|in_image_20_V_q1             |  in |   18|  ap_memory |    in_image_20_V   |     array    |
|in_image_20_V_we1            | out |    1|  ap_memory |    in_image_20_V   |     array    |
|in_image_21_V_address0       | out |    5|  ap_memory |    in_image_21_V   |     array    |
|in_image_21_V_ce0            | out |    1|  ap_memory |    in_image_21_V   |     array    |
|in_image_21_V_d0             | out |   18|  ap_memory |    in_image_21_V   |     array    |
|in_image_21_V_q0             |  in |   18|  ap_memory |    in_image_21_V   |     array    |
|in_image_21_V_we0            | out |    1|  ap_memory |    in_image_21_V   |     array    |
|in_image_21_V_address1       | out |    5|  ap_memory |    in_image_21_V   |     array    |
|in_image_21_V_ce1            | out |    1|  ap_memory |    in_image_21_V   |     array    |
|in_image_21_V_d1             | out |   18|  ap_memory |    in_image_21_V   |     array    |
|in_image_21_V_q1             |  in |   18|  ap_memory |    in_image_21_V   |     array    |
|in_image_21_V_we1            | out |    1|  ap_memory |    in_image_21_V   |     array    |
|in_image_22_V_address0       | out |    5|  ap_memory |    in_image_22_V   |     array    |
|in_image_22_V_ce0            | out |    1|  ap_memory |    in_image_22_V   |     array    |
|in_image_22_V_d0             | out |   18|  ap_memory |    in_image_22_V   |     array    |
|in_image_22_V_q0             |  in |   18|  ap_memory |    in_image_22_V   |     array    |
|in_image_22_V_we0            | out |    1|  ap_memory |    in_image_22_V   |     array    |
|in_image_22_V_address1       | out |    5|  ap_memory |    in_image_22_V   |     array    |
|in_image_22_V_ce1            | out |    1|  ap_memory |    in_image_22_V   |     array    |
|in_image_22_V_d1             | out |   18|  ap_memory |    in_image_22_V   |     array    |
|in_image_22_V_q1             |  in |   18|  ap_memory |    in_image_22_V   |     array    |
|in_image_22_V_we1            | out |    1|  ap_memory |    in_image_22_V   |     array    |
|in_image_23_V_address0       | out |    5|  ap_memory |    in_image_23_V   |     array    |
|in_image_23_V_ce0            | out |    1|  ap_memory |    in_image_23_V   |     array    |
|in_image_23_V_d0             | out |   18|  ap_memory |    in_image_23_V   |     array    |
|in_image_23_V_q0             |  in |   18|  ap_memory |    in_image_23_V   |     array    |
|in_image_23_V_we0            | out |    1|  ap_memory |    in_image_23_V   |     array    |
|in_image_23_V_address1       | out |    5|  ap_memory |    in_image_23_V   |     array    |
|in_image_23_V_ce1            | out |    1|  ap_memory |    in_image_23_V   |     array    |
|in_image_23_V_d1             | out |   18|  ap_memory |    in_image_23_V   |     array    |
|in_image_23_V_q1             |  in |   18|  ap_memory |    in_image_23_V   |     array    |
|in_image_23_V_we1            | out |    1|  ap_memory |    in_image_23_V   |     array    |
|in_image_24_V_address0       | out |    5|  ap_memory |    in_image_24_V   |     array    |
|in_image_24_V_ce0            | out |    1|  ap_memory |    in_image_24_V   |     array    |
|in_image_24_V_d0             | out |   18|  ap_memory |    in_image_24_V   |     array    |
|in_image_24_V_q0             |  in |   18|  ap_memory |    in_image_24_V   |     array    |
|in_image_24_V_we0            | out |    1|  ap_memory |    in_image_24_V   |     array    |
|in_image_24_V_address1       | out |    5|  ap_memory |    in_image_24_V   |     array    |
|in_image_24_V_ce1            | out |    1|  ap_memory |    in_image_24_V   |     array    |
|in_image_24_V_d1             | out |   18|  ap_memory |    in_image_24_V   |     array    |
|in_image_24_V_q1             |  in |   18|  ap_memory |    in_image_24_V   |     array    |
|in_image_24_V_we1            | out |    1|  ap_memory |    in_image_24_V   |     array    |
|in_image_25_V_address0       | out |    5|  ap_memory |    in_image_25_V   |     array    |
|in_image_25_V_ce0            | out |    1|  ap_memory |    in_image_25_V   |     array    |
|in_image_25_V_d0             | out |   18|  ap_memory |    in_image_25_V   |     array    |
|in_image_25_V_q0             |  in |   18|  ap_memory |    in_image_25_V   |     array    |
|in_image_25_V_we0            | out |    1|  ap_memory |    in_image_25_V   |     array    |
|in_image_25_V_address1       | out |    5|  ap_memory |    in_image_25_V   |     array    |
|in_image_25_V_ce1            | out |    1|  ap_memory |    in_image_25_V   |     array    |
|in_image_25_V_d1             | out |   18|  ap_memory |    in_image_25_V   |     array    |
|in_image_25_V_q1             |  in |   18|  ap_memory |    in_image_25_V   |     array    |
|in_image_25_V_we1            | out |    1|  ap_memory |    in_image_25_V   |     array    |
|in_image_26_V_address0       | out |    5|  ap_memory |    in_image_26_V   |     array    |
|in_image_26_V_ce0            | out |    1|  ap_memory |    in_image_26_V   |     array    |
|in_image_26_V_d0             | out |   18|  ap_memory |    in_image_26_V   |     array    |
|in_image_26_V_q0             |  in |   18|  ap_memory |    in_image_26_V   |     array    |
|in_image_26_V_we0            | out |    1|  ap_memory |    in_image_26_V   |     array    |
|in_image_26_V_address1       | out |    5|  ap_memory |    in_image_26_V   |     array    |
|in_image_26_V_ce1            | out |    1|  ap_memory |    in_image_26_V   |     array    |
|in_image_26_V_d1             | out |   18|  ap_memory |    in_image_26_V   |     array    |
|in_image_26_V_q1             |  in |   18|  ap_memory |    in_image_26_V   |     array    |
|in_image_26_V_we1            | out |    1|  ap_memory |    in_image_26_V   |     array    |
|in_image_27_V_address0       | out |    5|  ap_memory |    in_image_27_V   |     array    |
|in_image_27_V_ce0            | out |    1|  ap_memory |    in_image_27_V   |     array    |
|in_image_27_V_d0             | out |   18|  ap_memory |    in_image_27_V   |     array    |
|in_image_27_V_q0             |  in |   18|  ap_memory |    in_image_27_V   |     array    |
|in_image_27_V_we0            | out |    1|  ap_memory |    in_image_27_V   |     array    |
|in_image_27_V_address1       | out |    5|  ap_memory |    in_image_27_V   |     array    |
|in_image_27_V_ce1            | out |    1|  ap_memory |    in_image_27_V   |     array    |
|in_image_27_V_d1             | out |   18|  ap_memory |    in_image_27_V   |     array    |
|in_image_27_V_q1             |  in |   18|  ap_memory |    in_image_27_V   |     array    |
|in_image_27_V_we1            | out |    1|  ap_memory |    in_image_27_V   |     array    |
|means_0_V_address0           | out |    5|  ap_memory |      means_0_V     |     array    |
|means_0_V_ce0                | out |    1|  ap_memory |      means_0_V     |     array    |
|means_0_V_d0                 | out |   18|  ap_memory |      means_0_V     |     array    |
|means_0_V_q0                 |  in |   18|  ap_memory |      means_0_V     |     array    |
|means_0_V_we0                | out |    1|  ap_memory |      means_0_V     |     array    |
|means_0_V_address1           | out |    5|  ap_memory |      means_0_V     |     array    |
|means_0_V_ce1                | out |    1|  ap_memory |      means_0_V     |     array    |
|means_0_V_d1                 | out |   18|  ap_memory |      means_0_V     |     array    |
|means_0_V_q1                 |  in |   18|  ap_memory |      means_0_V     |     array    |
|means_0_V_we1                | out |    1|  ap_memory |      means_0_V     |     array    |
|means_1_V_address0           | out |    5|  ap_memory |      means_1_V     |     array    |
|means_1_V_ce0                | out |    1|  ap_memory |      means_1_V     |     array    |
|means_1_V_d0                 | out |   18|  ap_memory |      means_1_V     |     array    |
|means_1_V_q0                 |  in |   18|  ap_memory |      means_1_V     |     array    |
|means_1_V_we0                | out |    1|  ap_memory |      means_1_V     |     array    |
|means_1_V_address1           | out |    5|  ap_memory |      means_1_V     |     array    |
|means_1_V_ce1                | out |    1|  ap_memory |      means_1_V     |     array    |
|means_1_V_d1                 | out |   18|  ap_memory |      means_1_V     |     array    |
|means_1_V_q1                 |  in |   18|  ap_memory |      means_1_V     |     array    |
|means_1_V_we1                | out |    1|  ap_memory |      means_1_V     |     array    |
|means_2_V_address0           | out |    5|  ap_memory |      means_2_V     |     array    |
|means_2_V_ce0                | out |    1|  ap_memory |      means_2_V     |     array    |
|means_2_V_d0                 | out |   18|  ap_memory |      means_2_V     |     array    |
|means_2_V_q0                 |  in |   18|  ap_memory |      means_2_V     |     array    |
|means_2_V_we0                | out |    1|  ap_memory |      means_2_V     |     array    |
|means_2_V_address1           | out |    5|  ap_memory |      means_2_V     |     array    |
|means_2_V_ce1                | out |    1|  ap_memory |      means_2_V     |     array    |
|means_2_V_d1                 | out |   18|  ap_memory |      means_2_V     |     array    |
|means_2_V_q1                 |  in |   18|  ap_memory |      means_2_V     |     array    |
|means_2_V_we1                | out |    1|  ap_memory |      means_2_V     |     array    |
|means_3_V_address0           | out |    5|  ap_memory |      means_3_V     |     array    |
|means_3_V_ce0                | out |    1|  ap_memory |      means_3_V     |     array    |
|means_3_V_d0                 | out |   18|  ap_memory |      means_3_V     |     array    |
|means_3_V_q0                 |  in |   18|  ap_memory |      means_3_V     |     array    |
|means_3_V_we0                | out |    1|  ap_memory |      means_3_V     |     array    |
|means_3_V_address1           | out |    5|  ap_memory |      means_3_V     |     array    |
|means_3_V_ce1                | out |    1|  ap_memory |      means_3_V     |     array    |
|means_3_V_d1                 | out |   18|  ap_memory |      means_3_V     |     array    |
|means_3_V_q1                 |  in |   18|  ap_memory |      means_3_V     |     array    |
|means_3_V_we1                | out |    1|  ap_memory |      means_3_V     |     array    |
|means_4_V_address0           | out |    5|  ap_memory |      means_4_V     |     array    |
|means_4_V_ce0                | out |    1|  ap_memory |      means_4_V     |     array    |
|means_4_V_d0                 | out |   18|  ap_memory |      means_4_V     |     array    |
|means_4_V_q0                 |  in |   18|  ap_memory |      means_4_V     |     array    |
|means_4_V_we0                | out |    1|  ap_memory |      means_4_V     |     array    |
|means_4_V_address1           | out |    5|  ap_memory |      means_4_V     |     array    |
|means_4_V_ce1                | out |    1|  ap_memory |      means_4_V     |     array    |
|means_4_V_d1                 | out |   18|  ap_memory |      means_4_V     |     array    |
|means_4_V_q1                 |  in |   18|  ap_memory |      means_4_V     |     array    |
|means_4_V_we1                | out |    1|  ap_memory |      means_4_V     |     array    |
|means_5_V_address0           | out |    5|  ap_memory |      means_5_V     |     array    |
|means_5_V_ce0                | out |    1|  ap_memory |      means_5_V     |     array    |
|means_5_V_d0                 | out |   18|  ap_memory |      means_5_V     |     array    |
|means_5_V_q0                 |  in |   18|  ap_memory |      means_5_V     |     array    |
|means_5_V_we0                | out |    1|  ap_memory |      means_5_V     |     array    |
|means_5_V_address1           | out |    5|  ap_memory |      means_5_V     |     array    |
|means_5_V_ce1                | out |    1|  ap_memory |      means_5_V     |     array    |
|means_5_V_d1                 | out |   18|  ap_memory |      means_5_V     |     array    |
|means_5_V_q1                 |  in |   18|  ap_memory |      means_5_V     |     array    |
|means_5_V_we1                | out |    1|  ap_memory |      means_5_V     |     array    |
|means_6_V_address0           | out |    5|  ap_memory |      means_6_V     |     array    |
|means_6_V_ce0                | out |    1|  ap_memory |      means_6_V     |     array    |
|means_6_V_d0                 | out |   18|  ap_memory |      means_6_V     |     array    |
|means_6_V_q0                 |  in |   18|  ap_memory |      means_6_V     |     array    |
|means_6_V_we0                | out |    1|  ap_memory |      means_6_V     |     array    |
|means_6_V_address1           | out |    5|  ap_memory |      means_6_V     |     array    |
|means_6_V_ce1                | out |    1|  ap_memory |      means_6_V     |     array    |
|means_6_V_d1                 | out |   18|  ap_memory |      means_6_V     |     array    |
|means_6_V_q1                 |  in |   18|  ap_memory |      means_6_V     |     array    |
|means_6_V_we1                | out |    1|  ap_memory |      means_6_V     |     array    |
|means_7_V_address0           | out |    5|  ap_memory |      means_7_V     |     array    |
|means_7_V_ce0                | out |    1|  ap_memory |      means_7_V     |     array    |
|means_7_V_d0                 | out |   18|  ap_memory |      means_7_V     |     array    |
|means_7_V_q0                 |  in |   18|  ap_memory |      means_7_V     |     array    |
|means_7_V_we0                | out |    1|  ap_memory |      means_7_V     |     array    |
|means_7_V_address1           | out |    5|  ap_memory |      means_7_V     |     array    |
|means_7_V_ce1                | out |    1|  ap_memory |      means_7_V     |     array    |
|means_7_V_d1                 | out |   18|  ap_memory |      means_7_V     |     array    |
|means_7_V_q1                 |  in |   18|  ap_memory |      means_7_V     |     array    |
|means_7_V_we1                | out |    1|  ap_memory |      means_7_V     |     array    |
|means_8_V_address0           | out |    5|  ap_memory |      means_8_V     |     array    |
|means_8_V_ce0                | out |    1|  ap_memory |      means_8_V     |     array    |
|means_8_V_d0                 | out |   18|  ap_memory |      means_8_V     |     array    |
|means_8_V_q0                 |  in |   18|  ap_memory |      means_8_V     |     array    |
|means_8_V_we0                | out |    1|  ap_memory |      means_8_V     |     array    |
|means_8_V_address1           | out |    5|  ap_memory |      means_8_V     |     array    |
|means_8_V_ce1                | out |    1|  ap_memory |      means_8_V     |     array    |
|means_8_V_d1                 | out |   18|  ap_memory |      means_8_V     |     array    |
|means_8_V_q1                 |  in |   18|  ap_memory |      means_8_V     |     array    |
|means_8_V_we1                | out |    1|  ap_memory |      means_8_V     |     array    |
|means_9_V_address0           | out |    5|  ap_memory |      means_9_V     |     array    |
|means_9_V_ce0                | out |    1|  ap_memory |      means_9_V     |     array    |
|means_9_V_d0                 | out |   18|  ap_memory |      means_9_V     |     array    |
|means_9_V_q0                 |  in |   18|  ap_memory |      means_9_V     |     array    |
|means_9_V_we0                | out |    1|  ap_memory |      means_9_V     |     array    |
|means_9_V_address1           | out |    5|  ap_memory |      means_9_V     |     array    |
|means_9_V_ce1                | out |    1|  ap_memory |      means_9_V     |     array    |
|means_9_V_d1                 | out |   18|  ap_memory |      means_9_V     |     array    |
|means_9_V_q1                 |  in |   18|  ap_memory |      means_9_V     |     array    |
|means_9_V_we1                | out |    1|  ap_memory |      means_9_V     |     array    |
|means_10_V_address0          | out |    5|  ap_memory |     means_10_V     |     array    |
|means_10_V_ce0               | out |    1|  ap_memory |     means_10_V     |     array    |
|means_10_V_d0                | out |   18|  ap_memory |     means_10_V     |     array    |
|means_10_V_q0                |  in |   18|  ap_memory |     means_10_V     |     array    |
|means_10_V_we0               | out |    1|  ap_memory |     means_10_V     |     array    |
|means_10_V_address1          | out |    5|  ap_memory |     means_10_V     |     array    |
|means_10_V_ce1               | out |    1|  ap_memory |     means_10_V     |     array    |
|means_10_V_d1                | out |   18|  ap_memory |     means_10_V     |     array    |
|means_10_V_q1                |  in |   18|  ap_memory |     means_10_V     |     array    |
|means_10_V_we1               | out |    1|  ap_memory |     means_10_V     |     array    |
|means_11_V_address0          | out |    5|  ap_memory |     means_11_V     |     array    |
|means_11_V_ce0               | out |    1|  ap_memory |     means_11_V     |     array    |
|means_11_V_d0                | out |   18|  ap_memory |     means_11_V     |     array    |
|means_11_V_q0                |  in |   18|  ap_memory |     means_11_V     |     array    |
|means_11_V_we0               | out |    1|  ap_memory |     means_11_V     |     array    |
|means_11_V_address1          | out |    5|  ap_memory |     means_11_V     |     array    |
|means_11_V_ce1               | out |    1|  ap_memory |     means_11_V     |     array    |
|means_11_V_d1                | out |   18|  ap_memory |     means_11_V     |     array    |
|means_11_V_q1                |  in |   18|  ap_memory |     means_11_V     |     array    |
|means_11_V_we1               | out |    1|  ap_memory |     means_11_V     |     array    |
|means_12_V_address0          | out |    5|  ap_memory |     means_12_V     |     array    |
|means_12_V_ce0               | out |    1|  ap_memory |     means_12_V     |     array    |
|means_12_V_d0                | out |   18|  ap_memory |     means_12_V     |     array    |
|means_12_V_q0                |  in |   18|  ap_memory |     means_12_V     |     array    |
|means_12_V_we0               | out |    1|  ap_memory |     means_12_V     |     array    |
|means_12_V_address1          | out |    5|  ap_memory |     means_12_V     |     array    |
|means_12_V_ce1               | out |    1|  ap_memory |     means_12_V     |     array    |
|means_12_V_d1                | out |   18|  ap_memory |     means_12_V     |     array    |
|means_12_V_q1                |  in |   18|  ap_memory |     means_12_V     |     array    |
|means_12_V_we1               | out |    1|  ap_memory |     means_12_V     |     array    |
|means_13_V_address0          | out |    5|  ap_memory |     means_13_V     |     array    |
|means_13_V_ce0               | out |    1|  ap_memory |     means_13_V     |     array    |
|means_13_V_d0                | out |   18|  ap_memory |     means_13_V     |     array    |
|means_13_V_q0                |  in |   18|  ap_memory |     means_13_V     |     array    |
|means_13_V_we0               | out |    1|  ap_memory |     means_13_V     |     array    |
|means_13_V_address1          | out |    5|  ap_memory |     means_13_V     |     array    |
|means_13_V_ce1               | out |    1|  ap_memory |     means_13_V     |     array    |
|means_13_V_d1                | out |   18|  ap_memory |     means_13_V     |     array    |
|means_13_V_q1                |  in |   18|  ap_memory |     means_13_V     |     array    |
|means_13_V_we1               | out |    1|  ap_memory |     means_13_V     |     array    |
|means_14_V_address0          | out |    5|  ap_memory |     means_14_V     |     array    |
|means_14_V_ce0               | out |    1|  ap_memory |     means_14_V     |     array    |
|means_14_V_d0                | out |   18|  ap_memory |     means_14_V     |     array    |
|means_14_V_q0                |  in |   18|  ap_memory |     means_14_V     |     array    |
|means_14_V_we0               | out |    1|  ap_memory |     means_14_V     |     array    |
|means_14_V_address1          | out |    5|  ap_memory |     means_14_V     |     array    |
|means_14_V_ce1               | out |    1|  ap_memory |     means_14_V     |     array    |
|means_14_V_d1                | out |   18|  ap_memory |     means_14_V     |     array    |
|means_14_V_q1                |  in |   18|  ap_memory |     means_14_V     |     array    |
|means_14_V_we1               | out |    1|  ap_memory |     means_14_V     |     array    |
|means_15_V_address0          | out |    5|  ap_memory |     means_15_V     |     array    |
|means_15_V_ce0               | out |    1|  ap_memory |     means_15_V     |     array    |
|means_15_V_d0                | out |   18|  ap_memory |     means_15_V     |     array    |
|means_15_V_q0                |  in |   18|  ap_memory |     means_15_V     |     array    |
|means_15_V_we0               | out |    1|  ap_memory |     means_15_V     |     array    |
|means_15_V_address1          | out |    5|  ap_memory |     means_15_V     |     array    |
|means_15_V_ce1               | out |    1|  ap_memory |     means_15_V     |     array    |
|means_15_V_d1                | out |   18|  ap_memory |     means_15_V     |     array    |
|means_15_V_q1                |  in |   18|  ap_memory |     means_15_V     |     array    |
|means_15_V_we1               | out |    1|  ap_memory |     means_15_V     |     array    |
|means_16_V_address0          | out |    5|  ap_memory |     means_16_V     |     array    |
|means_16_V_ce0               | out |    1|  ap_memory |     means_16_V     |     array    |
|means_16_V_d0                | out |   18|  ap_memory |     means_16_V     |     array    |
|means_16_V_q0                |  in |   18|  ap_memory |     means_16_V     |     array    |
|means_16_V_we0               | out |    1|  ap_memory |     means_16_V     |     array    |
|means_16_V_address1          | out |    5|  ap_memory |     means_16_V     |     array    |
|means_16_V_ce1               | out |    1|  ap_memory |     means_16_V     |     array    |
|means_16_V_d1                | out |   18|  ap_memory |     means_16_V     |     array    |
|means_16_V_q1                |  in |   18|  ap_memory |     means_16_V     |     array    |
|means_16_V_we1               | out |    1|  ap_memory |     means_16_V     |     array    |
|means_17_V_address0          | out |    5|  ap_memory |     means_17_V     |     array    |
|means_17_V_ce0               | out |    1|  ap_memory |     means_17_V     |     array    |
|means_17_V_d0                | out |   18|  ap_memory |     means_17_V     |     array    |
|means_17_V_q0                |  in |   18|  ap_memory |     means_17_V     |     array    |
|means_17_V_we0               | out |    1|  ap_memory |     means_17_V     |     array    |
|means_17_V_address1          | out |    5|  ap_memory |     means_17_V     |     array    |
|means_17_V_ce1               | out |    1|  ap_memory |     means_17_V     |     array    |
|means_17_V_d1                | out |   18|  ap_memory |     means_17_V     |     array    |
|means_17_V_q1                |  in |   18|  ap_memory |     means_17_V     |     array    |
|means_17_V_we1               | out |    1|  ap_memory |     means_17_V     |     array    |
|means_18_V_address0          | out |    5|  ap_memory |     means_18_V     |     array    |
|means_18_V_ce0               | out |    1|  ap_memory |     means_18_V     |     array    |
|means_18_V_d0                | out |   18|  ap_memory |     means_18_V     |     array    |
|means_18_V_q0                |  in |   18|  ap_memory |     means_18_V     |     array    |
|means_18_V_we0               | out |    1|  ap_memory |     means_18_V     |     array    |
|means_18_V_address1          | out |    5|  ap_memory |     means_18_V     |     array    |
|means_18_V_ce1               | out |    1|  ap_memory |     means_18_V     |     array    |
|means_18_V_d1                | out |   18|  ap_memory |     means_18_V     |     array    |
|means_18_V_q1                |  in |   18|  ap_memory |     means_18_V     |     array    |
|means_18_V_we1               | out |    1|  ap_memory |     means_18_V     |     array    |
|means_19_V_address0          | out |    5|  ap_memory |     means_19_V     |     array    |
|means_19_V_ce0               | out |    1|  ap_memory |     means_19_V     |     array    |
|means_19_V_d0                | out |   18|  ap_memory |     means_19_V     |     array    |
|means_19_V_q0                |  in |   18|  ap_memory |     means_19_V     |     array    |
|means_19_V_we0               | out |    1|  ap_memory |     means_19_V     |     array    |
|means_19_V_address1          | out |    5|  ap_memory |     means_19_V     |     array    |
|means_19_V_ce1               | out |    1|  ap_memory |     means_19_V     |     array    |
|means_19_V_d1                | out |   18|  ap_memory |     means_19_V     |     array    |
|means_19_V_q1                |  in |   18|  ap_memory |     means_19_V     |     array    |
|means_19_V_we1               | out |    1|  ap_memory |     means_19_V     |     array    |
|means_20_V_address0          | out |    5|  ap_memory |     means_20_V     |     array    |
|means_20_V_ce0               | out |    1|  ap_memory |     means_20_V     |     array    |
|means_20_V_d0                | out |   18|  ap_memory |     means_20_V     |     array    |
|means_20_V_q0                |  in |   18|  ap_memory |     means_20_V     |     array    |
|means_20_V_we0               | out |    1|  ap_memory |     means_20_V     |     array    |
|means_20_V_address1          | out |    5|  ap_memory |     means_20_V     |     array    |
|means_20_V_ce1               | out |    1|  ap_memory |     means_20_V     |     array    |
|means_20_V_d1                | out |   18|  ap_memory |     means_20_V     |     array    |
|means_20_V_q1                |  in |   18|  ap_memory |     means_20_V     |     array    |
|means_20_V_we1               | out |    1|  ap_memory |     means_20_V     |     array    |
|means_21_V_address0          | out |    5|  ap_memory |     means_21_V     |     array    |
|means_21_V_ce0               | out |    1|  ap_memory |     means_21_V     |     array    |
|means_21_V_d0                | out |   18|  ap_memory |     means_21_V     |     array    |
|means_21_V_q0                |  in |   18|  ap_memory |     means_21_V     |     array    |
|means_21_V_we0               | out |    1|  ap_memory |     means_21_V     |     array    |
|means_21_V_address1          | out |    5|  ap_memory |     means_21_V     |     array    |
|means_21_V_ce1               | out |    1|  ap_memory |     means_21_V     |     array    |
|means_21_V_d1                | out |   18|  ap_memory |     means_21_V     |     array    |
|means_21_V_q1                |  in |   18|  ap_memory |     means_21_V     |     array    |
|means_21_V_we1               | out |    1|  ap_memory |     means_21_V     |     array    |
|means_22_V_address0          | out |    5|  ap_memory |     means_22_V     |     array    |
|means_22_V_ce0               | out |    1|  ap_memory |     means_22_V     |     array    |
|means_22_V_d0                | out |   18|  ap_memory |     means_22_V     |     array    |
|means_22_V_q0                |  in |   18|  ap_memory |     means_22_V     |     array    |
|means_22_V_we0               | out |    1|  ap_memory |     means_22_V     |     array    |
|means_22_V_address1          | out |    5|  ap_memory |     means_22_V     |     array    |
|means_22_V_ce1               | out |    1|  ap_memory |     means_22_V     |     array    |
|means_22_V_d1                | out |   18|  ap_memory |     means_22_V     |     array    |
|means_22_V_q1                |  in |   18|  ap_memory |     means_22_V     |     array    |
|means_22_V_we1               | out |    1|  ap_memory |     means_22_V     |     array    |
|means_23_V_address0          | out |    5|  ap_memory |     means_23_V     |     array    |
|means_23_V_ce0               | out |    1|  ap_memory |     means_23_V     |     array    |
|means_23_V_d0                | out |   18|  ap_memory |     means_23_V     |     array    |
|means_23_V_q0                |  in |   18|  ap_memory |     means_23_V     |     array    |
|means_23_V_we0               | out |    1|  ap_memory |     means_23_V     |     array    |
|means_23_V_address1          | out |    5|  ap_memory |     means_23_V     |     array    |
|means_23_V_ce1               | out |    1|  ap_memory |     means_23_V     |     array    |
|means_23_V_d1                | out |   18|  ap_memory |     means_23_V     |     array    |
|means_23_V_q1                |  in |   18|  ap_memory |     means_23_V     |     array    |
|means_23_V_we1               | out |    1|  ap_memory |     means_23_V     |     array    |
|means_24_V_address0          | out |    5|  ap_memory |     means_24_V     |     array    |
|means_24_V_ce0               | out |    1|  ap_memory |     means_24_V     |     array    |
|means_24_V_d0                | out |   18|  ap_memory |     means_24_V     |     array    |
|means_24_V_q0                |  in |   18|  ap_memory |     means_24_V     |     array    |
|means_24_V_we0               | out |    1|  ap_memory |     means_24_V     |     array    |
|means_24_V_address1          | out |    5|  ap_memory |     means_24_V     |     array    |
|means_24_V_ce1               | out |    1|  ap_memory |     means_24_V     |     array    |
|means_24_V_d1                | out |   18|  ap_memory |     means_24_V     |     array    |
|means_24_V_q1                |  in |   18|  ap_memory |     means_24_V     |     array    |
|means_24_V_we1               | out |    1|  ap_memory |     means_24_V     |     array    |
|means_25_V_address0          | out |    5|  ap_memory |     means_25_V     |     array    |
|means_25_V_ce0               | out |    1|  ap_memory |     means_25_V     |     array    |
|means_25_V_d0                | out |   18|  ap_memory |     means_25_V     |     array    |
|means_25_V_q0                |  in |   18|  ap_memory |     means_25_V     |     array    |
|means_25_V_we0               | out |    1|  ap_memory |     means_25_V     |     array    |
|means_25_V_address1          | out |    5|  ap_memory |     means_25_V     |     array    |
|means_25_V_ce1               | out |    1|  ap_memory |     means_25_V     |     array    |
|means_25_V_d1                | out |   18|  ap_memory |     means_25_V     |     array    |
|means_25_V_q1                |  in |   18|  ap_memory |     means_25_V     |     array    |
|means_25_V_we1               | out |    1|  ap_memory |     means_25_V     |     array    |
|means_26_V_address0          | out |    5|  ap_memory |     means_26_V     |     array    |
|means_26_V_ce0               | out |    1|  ap_memory |     means_26_V     |     array    |
|means_26_V_d0                | out |   18|  ap_memory |     means_26_V     |     array    |
|means_26_V_q0                |  in |   18|  ap_memory |     means_26_V     |     array    |
|means_26_V_we0               | out |    1|  ap_memory |     means_26_V     |     array    |
|means_26_V_address1          | out |    5|  ap_memory |     means_26_V     |     array    |
|means_26_V_ce1               | out |    1|  ap_memory |     means_26_V     |     array    |
|means_26_V_d1                | out |   18|  ap_memory |     means_26_V     |     array    |
|means_26_V_q1                |  in |   18|  ap_memory |     means_26_V     |     array    |
|means_26_V_we1               | out |    1|  ap_memory |     means_26_V     |     array    |
|means_27_V_address0          | out |    5|  ap_memory |     means_27_V     |     array    |
|means_27_V_ce0               | out |    1|  ap_memory |     means_27_V     |     array    |
|means_27_V_d0                | out |   18|  ap_memory |     means_27_V     |     array    |
|means_27_V_q0                |  in |   18|  ap_memory |     means_27_V     |     array    |
|means_27_V_we0               | out |    1|  ap_memory |     means_27_V     |     array    |
|means_27_V_address1          | out |    5|  ap_memory |     means_27_V     |     array    |
|means_27_V_ce1               | out |    1|  ap_memory |     means_27_V     |     array    |
|means_27_V_d1                | out |   18|  ap_memory |     means_27_V     |     array    |
|means_27_V_q1                |  in |   18|  ap_memory |     means_27_V     |     array    |
|means_27_V_we1               | out |    1|  ap_memory |     means_27_V     |     array    |
|conv_kernel_L1_0_V           |  in |   18|   ap_none  | conv_kernel_L1_0_V |    pointer   |
|conv_kernel_L1_1_V           |  in |   18|   ap_none  | conv_kernel_L1_1_V |    pointer   |
|conv_kernel_L1_2_V           |  in |   18|   ap_none  | conv_kernel_L1_2_V |    pointer   |
|conv_kernel_L1_3_V           |  in |   18|   ap_none  | conv_kernel_L1_3_V |    pointer   |
|conv_kernel_L1_4_V           |  in |   18|   ap_none  | conv_kernel_L1_4_V |    pointer   |
|conv_kernel_L1_5_V           |  in |   18|   ap_none  | conv_kernel_L1_5_V |    pointer   |
|conv_kernel_L1_6_V           |  in |   18|   ap_none  | conv_kernel_L1_6_V |    pointer   |
|conv_kernel_L1_7_V           |  in |   18|   ap_none  | conv_kernel_L1_7_V |    pointer   |
|conv_kernel_L1_8_V           |  in |   18|   ap_none  | conv_kernel_L1_8_V |    pointer   |
|conv_bias_L1_V               |  in |   48|   ap_none  |   conv_bias_L1_V   |    scalar    |
|a_V                          |  in |   18|   ap_none  |         a_V        |    scalar    |
|b_V                          |  in |   18|   ap_none  |         b_V        |    scalar    |
|conv_kernel_L2_0_V_address0  | out |    2|  ap_memory | conv_kernel_L2_0_V |     array    |
|conv_kernel_L2_0_V_ce0       | out |    1|  ap_memory | conv_kernel_L2_0_V |     array    |
|conv_kernel_L2_0_V_d0        | out |   18|  ap_memory | conv_kernel_L2_0_V |     array    |
|conv_kernel_L2_0_V_q0        |  in |   18|  ap_memory | conv_kernel_L2_0_V |     array    |
|conv_kernel_L2_0_V_we0       | out |    1|  ap_memory | conv_kernel_L2_0_V |     array    |
|conv_kernel_L2_0_V_address1  | out |    2|  ap_memory | conv_kernel_L2_0_V |     array    |
|conv_kernel_L2_0_V_ce1       | out |    1|  ap_memory | conv_kernel_L2_0_V |     array    |
|conv_kernel_L2_0_V_d1        | out |   18|  ap_memory | conv_kernel_L2_0_V |     array    |
|conv_kernel_L2_0_V_q1        |  in |   18|  ap_memory | conv_kernel_L2_0_V |     array    |
|conv_kernel_L2_0_V_we1       | out |    1|  ap_memory | conv_kernel_L2_0_V |     array    |
|conv_kernel_L2_1_V_address0  | out |    2|  ap_memory | conv_kernel_L2_1_V |     array    |
|conv_kernel_L2_1_V_ce0       | out |    1|  ap_memory | conv_kernel_L2_1_V |     array    |
|conv_kernel_L2_1_V_d0        | out |   18|  ap_memory | conv_kernel_L2_1_V |     array    |
|conv_kernel_L2_1_V_q0        |  in |   18|  ap_memory | conv_kernel_L2_1_V |     array    |
|conv_kernel_L2_1_V_we0       | out |    1|  ap_memory | conv_kernel_L2_1_V |     array    |
|conv_kernel_L2_1_V_address1  | out |    2|  ap_memory | conv_kernel_L2_1_V |     array    |
|conv_kernel_L2_1_V_ce1       | out |    1|  ap_memory | conv_kernel_L2_1_V |     array    |
|conv_kernel_L2_1_V_d1        | out |   18|  ap_memory | conv_kernel_L2_1_V |     array    |
|conv_kernel_L2_1_V_q1        |  in |   18|  ap_memory | conv_kernel_L2_1_V |     array    |
|conv_kernel_L2_1_V_we1       | out |    1|  ap_memory | conv_kernel_L2_1_V |     array    |
|conv_kernel_L2_2_V_address0  | out |    2|  ap_memory | conv_kernel_L2_2_V |     array    |
|conv_kernel_L2_2_V_ce0       | out |    1|  ap_memory | conv_kernel_L2_2_V |     array    |
|conv_kernel_L2_2_V_d0        | out |   18|  ap_memory | conv_kernel_L2_2_V |     array    |
|conv_kernel_L2_2_V_q0        |  in |   18|  ap_memory | conv_kernel_L2_2_V |     array    |
|conv_kernel_L2_2_V_we0       | out |    1|  ap_memory | conv_kernel_L2_2_V |     array    |
|conv_kernel_L2_2_V_address1  | out |    2|  ap_memory | conv_kernel_L2_2_V |     array    |
|conv_kernel_L2_2_V_ce1       | out |    1|  ap_memory | conv_kernel_L2_2_V |     array    |
|conv_kernel_L2_2_V_d1        | out |   18|  ap_memory | conv_kernel_L2_2_V |     array    |
|conv_kernel_L2_2_V_q1        |  in |   18|  ap_memory | conv_kernel_L2_2_V |     array    |
|conv_kernel_L2_2_V_we1       | out |    1|  ap_memory | conv_kernel_L2_2_V |     array    |
|conv_kernel_L2_3_V_address0  | out |    2|  ap_memory | conv_kernel_L2_3_V |     array    |
|conv_kernel_L2_3_V_ce0       | out |    1|  ap_memory | conv_kernel_L2_3_V |     array    |
|conv_kernel_L2_3_V_d0        | out |   18|  ap_memory | conv_kernel_L2_3_V |     array    |
|conv_kernel_L2_3_V_q0        |  in |   18|  ap_memory | conv_kernel_L2_3_V |     array    |
|conv_kernel_L2_3_V_we0       | out |    1|  ap_memory | conv_kernel_L2_3_V |     array    |
|conv_kernel_L2_3_V_address1  | out |    2|  ap_memory | conv_kernel_L2_3_V |     array    |
|conv_kernel_L2_3_V_ce1       | out |    1|  ap_memory | conv_kernel_L2_3_V |     array    |
|conv_kernel_L2_3_V_d1        | out |   18|  ap_memory | conv_kernel_L2_3_V |     array    |
|conv_kernel_L2_3_V_q1        |  in |   18|  ap_memory | conv_kernel_L2_3_V |     array    |
|conv_kernel_L2_3_V_we1       | out |    1|  ap_memory | conv_kernel_L2_3_V |     array    |
|conv_kernel_L2_4_V_address0  | out |    2|  ap_memory | conv_kernel_L2_4_V |     array    |
|conv_kernel_L2_4_V_ce0       | out |    1|  ap_memory | conv_kernel_L2_4_V |     array    |
|conv_kernel_L2_4_V_d0        | out |   18|  ap_memory | conv_kernel_L2_4_V |     array    |
|conv_kernel_L2_4_V_q0        |  in |   18|  ap_memory | conv_kernel_L2_4_V |     array    |
|conv_kernel_L2_4_V_we0       | out |    1|  ap_memory | conv_kernel_L2_4_V |     array    |
|conv_kernel_L2_4_V_address1  | out |    2|  ap_memory | conv_kernel_L2_4_V |     array    |
|conv_kernel_L2_4_V_ce1       | out |    1|  ap_memory | conv_kernel_L2_4_V |     array    |
|conv_kernel_L2_4_V_d1        | out |   18|  ap_memory | conv_kernel_L2_4_V |     array    |
|conv_kernel_L2_4_V_q1        |  in |   18|  ap_memory | conv_kernel_L2_4_V |     array    |
|conv_kernel_L2_4_V_we1       | out |    1|  ap_memory | conv_kernel_L2_4_V |     array    |
|conv_kernel_L2_5_V_address0  | out |    2|  ap_memory | conv_kernel_L2_5_V |     array    |
|conv_kernel_L2_5_V_ce0       | out |    1|  ap_memory | conv_kernel_L2_5_V |     array    |
|conv_kernel_L2_5_V_d0        | out |   18|  ap_memory | conv_kernel_L2_5_V |     array    |
|conv_kernel_L2_5_V_q0        |  in |   18|  ap_memory | conv_kernel_L2_5_V |     array    |
|conv_kernel_L2_5_V_we0       | out |    1|  ap_memory | conv_kernel_L2_5_V |     array    |
|conv_kernel_L2_5_V_address1  | out |    2|  ap_memory | conv_kernel_L2_5_V |     array    |
|conv_kernel_L2_5_V_ce1       | out |    1|  ap_memory | conv_kernel_L2_5_V |     array    |
|conv_kernel_L2_5_V_d1        | out |   18|  ap_memory | conv_kernel_L2_5_V |     array    |
|conv_kernel_L2_5_V_q1        |  in |   18|  ap_memory | conv_kernel_L2_5_V |     array    |
|conv_kernel_L2_5_V_we1       | out |    1|  ap_memory | conv_kernel_L2_5_V |     array    |
|conv_kernel_L2_6_V_address0  | out |    2|  ap_memory | conv_kernel_L2_6_V |     array    |
|conv_kernel_L2_6_V_ce0       | out |    1|  ap_memory | conv_kernel_L2_6_V |     array    |
|conv_kernel_L2_6_V_d0        | out |   18|  ap_memory | conv_kernel_L2_6_V |     array    |
|conv_kernel_L2_6_V_q0        |  in |   18|  ap_memory | conv_kernel_L2_6_V |     array    |
|conv_kernel_L2_6_V_we0       | out |    1|  ap_memory | conv_kernel_L2_6_V |     array    |
|conv_kernel_L2_6_V_address1  | out |    2|  ap_memory | conv_kernel_L2_6_V |     array    |
|conv_kernel_L2_6_V_ce1       | out |    1|  ap_memory | conv_kernel_L2_6_V |     array    |
|conv_kernel_L2_6_V_d1        | out |   18|  ap_memory | conv_kernel_L2_6_V |     array    |
|conv_kernel_L2_6_V_q1        |  in |   18|  ap_memory | conv_kernel_L2_6_V |     array    |
|conv_kernel_L2_6_V_we1       | out |    1|  ap_memory | conv_kernel_L2_6_V |     array    |
|conv_kernel_L2_7_V_address0  | out |    2|  ap_memory | conv_kernel_L2_7_V |     array    |
|conv_kernel_L2_7_V_ce0       | out |    1|  ap_memory | conv_kernel_L2_7_V |     array    |
|conv_kernel_L2_7_V_d0        | out |   18|  ap_memory | conv_kernel_L2_7_V |     array    |
|conv_kernel_L2_7_V_q0        |  in |   18|  ap_memory | conv_kernel_L2_7_V |     array    |
|conv_kernel_L2_7_V_we0       | out |    1|  ap_memory | conv_kernel_L2_7_V |     array    |
|conv_kernel_L2_7_V_address1  | out |    2|  ap_memory | conv_kernel_L2_7_V |     array    |
|conv_kernel_L2_7_V_ce1       | out |    1|  ap_memory | conv_kernel_L2_7_V |     array    |
|conv_kernel_L2_7_V_d1        | out |   18|  ap_memory | conv_kernel_L2_7_V |     array    |
|conv_kernel_L2_7_V_q1        |  in |   18|  ap_memory | conv_kernel_L2_7_V |     array    |
|conv_kernel_L2_7_V_we1       | out |    1|  ap_memory | conv_kernel_L2_7_V |     array    |
|conv_kernel_L2_8_V_address0  | out |    2|  ap_memory | conv_kernel_L2_8_V |     array    |
|conv_kernel_L2_8_V_ce0       | out |    1|  ap_memory | conv_kernel_L2_8_V |     array    |
|conv_kernel_L2_8_V_d0        | out |   18|  ap_memory | conv_kernel_L2_8_V |     array    |
|conv_kernel_L2_8_V_q0        |  in |   18|  ap_memory | conv_kernel_L2_8_V |     array    |
|conv_kernel_L2_8_V_we0       | out |    1|  ap_memory | conv_kernel_L2_8_V |     array    |
|conv_kernel_L2_8_V_address1  | out |    2|  ap_memory | conv_kernel_L2_8_V |     array    |
|conv_kernel_L2_8_V_ce1       | out |    1|  ap_memory | conv_kernel_L2_8_V |     array    |
|conv_kernel_L2_8_V_d1        | out |   18|  ap_memory | conv_kernel_L2_8_V |     array    |
|conv_kernel_L2_8_V_q1        |  in |   18|  ap_memory | conv_kernel_L2_8_V |     array    |
|conv_kernel_L2_8_V_we1       | out |    1|  ap_memory | conv_kernel_L2_8_V |     array    |
|conv_bias_L2_0_V             |  in |   48|   ap_none  |  conv_bias_L2_0_V  |    pointer   |
|conv_bias_L2_1_V             |  in |   48|   ap_none  |  conv_bias_L2_1_V  |    pointer   |
|conv_bias_L2_2_V             |  in |   48|   ap_none  |  conv_bias_L2_2_V  |    pointer   |
|conv_bias_L2_3_V             |  in |   48|   ap_none  |  conv_bias_L2_3_V  |    pointer   |
|result_0_V_address0          | out |    6|  ap_memory |     result_0_V     |     array    |
|result_0_V_ce0               | out |    1|  ap_memory |     result_0_V     |     array    |
|result_0_V_d0                | out |   48|  ap_memory |     result_0_V     |     array    |
|result_0_V_q0                |  in |   48|  ap_memory |     result_0_V     |     array    |
|result_0_V_we0               | out |    1|  ap_memory |     result_0_V     |     array    |
|result_0_V_address1          | out |    6|  ap_memory |     result_0_V     |     array    |
|result_0_V_ce1               | out |    1|  ap_memory |     result_0_V     |     array    |
|result_0_V_d1                | out |   48|  ap_memory |     result_0_V     |     array    |
|result_0_V_q1                |  in |   48|  ap_memory |     result_0_V     |     array    |
|result_0_V_we1               | out |    1|  ap_memory |     result_0_V     |     array    |
|result_1_V_address0          | out |    6|  ap_memory |     result_1_V     |     array    |
|result_1_V_ce0               | out |    1|  ap_memory |     result_1_V     |     array    |
|result_1_V_d0                | out |   48|  ap_memory |     result_1_V     |     array    |
|result_1_V_q0                |  in |   48|  ap_memory |     result_1_V     |     array    |
|result_1_V_we0               | out |    1|  ap_memory |     result_1_V     |     array    |
|result_1_V_address1          | out |    6|  ap_memory |     result_1_V     |     array    |
|result_1_V_ce1               | out |    1|  ap_memory |     result_1_V     |     array    |
|result_1_V_d1                | out |   48|  ap_memory |     result_1_V     |     array    |
|result_1_V_q1                |  in |   48|  ap_memory |     result_1_V     |     array    |
|result_1_V_we1               | out |    1|  ap_memory |     result_1_V     |     array    |
|result_2_V_address0          | out |    6|  ap_memory |     result_2_V     |     array    |
|result_2_V_ce0               | out |    1|  ap_memory |     result_2_V     |     array    |
|result_2_V_d0                | out |   48|  ap_memory |     result_2_V     |     array    |
|result_2_V_q0                |  in |   48|  ap_memory |     result_2_V     |     array    |
|result_2_V_we0               | out |    1|  ap_memory |     result_2_V     |     array    |
|result_2_V_address1          | out |    6|  ap_memory |     result_2_V     |     array    |
|result_2_V_ce1               | out |    1|  ap_memory |     result_2_V     |     array    |
|result_2_V_d1                | out |   48|  ap_memory |     result_2_V     |     array    |
|result_2_V_q1                |  in |   48|  ap_memory |     result_2_V     |     array    |
|result_2_V_we1               | out |    1|  ap_memory |     result_2_V     |     array    |
|result_3_V_address0          | out |    6|  ap_memory |     result_3_V     |     array    |
|result_3_V_ce0               | out |    1|  ap_memory |     result_3_V     |     array    |
|result_3_V_d0                | out |   48|  ap_memory |     result_3_V     |     array    |
|result_3_V_q0                |  in |   48|  ap_memory |     result_3_V     |     array    |
|result_3_V_we0               | out |    1|  ap_memory |     result_3_V     |     array    |
|result_3_V_address1          | out |    6|  ap_memory |     result_3_V     |     array    |
|result_3_V_ce1               | out |    1|  ap_memory |     result_3_V     |     array    |
|result_3_V_d1                | out |   48|  ap_memory |     result_3_V     |     array    |
|result_3_V_q1                |  in |   48|  ap_memory |     result_3_V     |     array    |
|result_3_V_we1               | out |    1|  ap_memory |     result_3_V     |     array    |
|result_4_V_address0          | out |    6|  ap_memory |     result_4_V     |     array    |
|result_4_V_ce0               | out |    1|  ap_memory |     result_4_V     |     array    |
|result_4_V_d0                | out |   48|  ap_memory |     result_4_V     |     array    |
|result_4_V_q0                |  in |   48|  ap_memory |     result_4_V     |     array    |
|result_4_V_we0               | out |    1|  ap_memory |     result_4_V     |     array    |
|result_4_V_address1          | out |    6|  ap_memory |     result_4_V     |     array    |
|result_4_V_ce1               | out |    1|  ap_memory |     result_4_V     |     array    |
|result_4_V_d1                | out |   48|  ap_memory |     result_4_V     |     array    |
|result_4_V_q1                |  in |   48|  ap_memory |     result_4_V     |     array    |
|result_4_V_we1               | out |    1|  ap_memory |     result_4_V     |     array    |
|result_5_V_address0          | out |    6|  ap_memory |     result_5_V     |     array    |
|result_5_V_ce0               | out |    1|  ap_memory |     result_5_V     |     array    |
|result_5_V_d0                | out |   48|  ap_memory |     result_5_V     |     array    |
|result_5_V_q0                |  in |   48|  ap_memory |     result_5_V     |     array    |
|result_5_V_we0               | out |    1|  ap_memory |     result_5_V     |     array    |
|result_5_V_address1          | out |    6|  ap_memory |     result_5_V     |     array    |
|result_5_V_ce1               | out |    1|  ap_memory |     result_5_V     |     array    |
|result_5_V_d1                | out |   48|  ap_memory |     result_5_V     |     array    |
|result_5_V_q1                |  in |   48|  ap_memory |     result_5_V     |     array    |
|result_5_V_we1               | out |    1|  ap_memory |     result_5_V     |     array    |
|result_6_V_address0          | out |    6|  ap_memory |     result_6_V     |     array    |
|result_6_V_ce0               | out |    1|  ap_memory |     result_6_V     |     array    |
|result_6_V_d0                | out |   48|  ap_memory |     result_6_V     |     array    |
|result_6_V_q0                |  in |   48|  ap_memory |     result_6_V     |     array    |
|result_6_V_we0               | out |    1|  ap_memory |     result_6_V     |     array    |
|result_6_V_address1          | out |    6|  ap_memory |     result_6_V     |     array    |
|result_6_V_ce1               | out |    1|  ap_memory |     result_6_V     |     array    |
|result_6_V_d1                | out |   48|  ap_memory |     result_6_V     |     array    |
|result_6_V_q1                |  in |   48|  ap_memory |     result_6_V     |     array    |
|result_6_V_we1               | out |    1|  ap_memory |     result_6_V     |     array    |
|result_7_V_address0          | out |    6|  ap_memory |     result_7_V     |     array    |
|result_7_V_ce0               | out |    1|  ap_memory |     result_7_V     |     array    |
|result_7_V_d0                | out |   48|  ap_memory |     result_7_V     |     array    |
|result_7_V_q0                |  in |   48|  ap_memory |     result_7_V     |     array    |
|result_7_V_we0               | out |    1|  ap_memory |     result_7_V     |     array    |
|result_7_V_address1          | out |    6|  ap_memory |     result_7_V     |     array    |
|result_7_V_ce1               | out |    1|  ap_memory |     result_7_V     |     array    |
|result_7_V_d1                | out |   48|  ap_memory |     result_7_V     |     array    |
|result_7_V_q1                |  in |   48|  ap_memory |     result_7_V     |     array    |
|result_7_V_we1               | out |    1|  ap_memory |     result_7_V     |     array    |
|result_8_V_address0          | out |    6|  ap_memory |     result_8_V     |     array    |
|result_8_V_ce0               | out |    1|  ap_memory |     result_8_V     |     array    |
|result_8_V_d0                | out |   48|  ap_memory |     result_8_V     |     array    |
|result_8_V_q0                |  in |   48|  ap_memory |     result_8_V     |     array    |
|result_8_V_we0               | out |    1|  ap_memory |     result_8_V     |     array    |
|result_8_V_address1          | out |    6|  ap_memory |     result_8_V     |     array    |
|result_8_V_ce1               | out |    1|  ap_memory |     result_8_V     |     array    |
|result_8_V_d1                | out |   48|  ap_memory |     result_8_V     |     array    |
|result_8_V_q1                |  in |   48|  ap_memory |     result_8_V     |     array    |
|result_8_V_we1               | out |    1|  ap_memory |     result_8_V     |     array    |
|result_9_V_address0          | out |    6|  ap_memory |     result_9_V     |     array    |
|result_9_V_ce0               | out |    1|  ap_memory |     result_9_V     |     array    |
|result_9_V_d0                | out |   48|  ap_memory |     result_9_V     |     array    |
|result_9_V_q0                |  in |   48|  ap_memory |     result_9_V     |     array    |
|result_9_V_we0               | out |    1|  ap_memory |     result_9_V     |     array    |
|result_9_V_address1          | out |    6|  ap_memory |     result_9_V     |     array    |
|result_9_V_ce1               | out |    1|  ap_memory |     result_9_V     |     array    |
|result_9_V_d1                | out |   48|  ap_memory |     result_9_V     |     array    |
|result_9_V_q1                |  in |   48|  ap_memory |     result_9_V     |     array    |
|result_9_V_we1               | out |    1|  ap_memory |     result_9_V     |     array    |
|result_10_V_address0         | out |    6|  ap_memory |     result_10_V    |     array    |
|result_10_V_ce0              | out |    1|  ap_memory |     result_10_V    |     array    |
|result_10_V_d0               | out |   48|  ap_memory |     result_10_V    |     array    |
|result_10_V_q0               |  in |   48|  ap_memory |     result_10_V    |     array    |
|result_10_V_we0              | out |    1|  ap_memory |     result_10_V    |     array    |
|result_10_V_address1         | out |    6|  ap_memory |     result_10_V    |     array    |
|result_10_V_ce1              | out |    1|  ap_memory |     result_10_V    |     array    |
|result_10_V_d1               | out |   48|  ap_memory |     result_10_V    |     array    |
|result_10_V_q1               |  in |   48|  ap_memory |     result_10_V    |     array    |
|result_10_V_we1              | out |    1|  ap_memory |     result_10_V    |     array    |
|result_11_V_address0         | out |    6|  ap_memory |     result_11_V    |     array    |
|result_11_V_ce0              | out |    1|  ap_memory |     result_11_V    |     array    |
|result_11_V_d0               | out |   48|  ap_memory |     result_11_V    |     array    |
|result_11_V_q0               |  in |   48|  ap_memory |     result_11_V    |     array    |
|result_11_V_we0              | out |    1|  ap_memory |     result_11_V    |     array    |
|result_11_V_address1         | out |    6|  ap_memory |     result_11_V    |     array    |
|result_11_V_ce1              | out |    1|  ap_memory |     result_11_V    |     array    |
|result_11_V_d1               | out |   48|  ap_memory |     result_11_V    |     array    |
|result_11_V_q1               |  in |   48|  ap_memory |     result_11_V    |     array    |
|result_11_V_we1              | out |    1|  ap_memory |     result_11_V    |     array    |
|result_12_V_address0         | out |    6|  ap_memory |     result_12_V    |     array    |
|result_12_V_ce0              | out |    1|  ap_memory |     result_12_V    |     array    |
|result_12_V_d0               | out |   48|  ap_memory |     result_12_V    |     array    |
|result_12_V_q0               |  in |   48|  ap_memory |     result_12_V    |     array    |
|result_12_V_we0              | out |    1|  ap_memory |     result_12_V    |     array    |
|result_12_V_address1         | out |    6|  ap_memory |     result_12_V    |     array    |
|result_12_V_ce1              | out |    1|  ap_memory |     result_12_V    |     array    |
|result_12_V_d1               | out |   48|  ap_memory |     result_12_V    |     array    |
|result_12_V_q1               |  in |   48|  ap_memory |     result_12_V    |     array    |
|result_12_V_we1              | out |    1|  ap_memory |     result_12_V    |     array    |
|result_13_V_address0         | out |    6|  ap_memory |     result_13_V    |     array    |
|result_13_V_ce0              | out |    1|  ap_memory |     result_13_V    |     array    |
|result_13_V_d0               | out |   48|  ap_memory |     result_13_V    |     array    |
|result_13_V_q0               |  in |   48|  ap_memory |     result_13_V    |     array    |
|result_13_V_we0              | out |    1|  ap_memory |     result_13_V    |     array    |
|result_13_V_address1         | out |    6|  ap_memory |     result_13_V    |     array    |
|result_13_V_ce1              | out |    1|  ap_memory |     result_13_V    |     array    |
|result_13_V_d1               | out |   48|  ap_memory |     result_13_V    |     array    |
|result_13_V_q1               |  in |   48|  ap_memory |     result_13_V    |     array    |
|result_13_V_we1              | out |    1|  ap_memory |     result_13_V    |     array    |
+-----------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 21 [1/1] (1.14ns)   --->   "%mean_removed_0_V = alloca [28 x i18], align 4" [../src/CNN_final.cpp:7]   --->   Operation 21 'alloca' 'mean_removed_0_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 22 [1/1] (1.14ns)   --->   "%mean_removed_1_V = alloca [28 x i18], align 4" [../src/CNN_final.cpp:7]   --->   Operation 22 'alloca' 'mean_removed_1_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 23 [1/1] (1.14ns)   --->   "%mean_removed_2_V = alloca [28 x i18], align 4" [../src/CNN_final.cpp:7]   --->   Operation 23 'alloca' 'mean_removed_2_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 24 [1/1] (1.14ns)   --->   "%mean_removed_3_V = alloca [28 x i18], align 4" [../src/CNN_final.cpp:7]   --->   Operation 24 'alloca' 'mean_removed_3_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 25 [1/1] (1.14ns)   --->   "%mean_removed_4_V = alloca [28 x i18], align 4" [../src/CNN_final.cpp:7]   --->   Operation 25 'alloca' 'mean_removed_4_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 26 [1/1] (1.14ns)   --->   "%mean_removed_5_V = alloca [28 x i18], align 4" [../src/CNN_final.cpp:7]   --->   Operation 26 'alloca' 'mean_removed_5_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 27 [1/1] (1.14ns)   --->   "%mean_removed_6_V = alloca [28 x i18], align 4" [../src/CNN_final.cpp:7]   --->   Operation 27 'alloca' 'mean_removed_6_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 28 [1/1] (1.14ns)   --->   "%mean_removed_7_V = alloca [28 x i18], align 4" [../src/CNN_final.cpp:7]   --->   Operation 28 'alloca' 'mean_removed_7_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 29 [1/1] (1.14ns)   --->   "%mean_removed_8_V = alloca [28 x i18], align 4" [../src/CNN_final.cpp:7]   --->   Operation 29 'alloca' 'mean_removed_8_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 30 [1/1] (1.14ns)   --->   "%mean_removed_9_V = alloca [28 x i18], align 4" [../src/CNN_final.cpp:7]   --->   Operation 30 'alloca' 'mean_removed_9_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 31 [1/1] (1.14ns)   --->   "%mean_removed_10_V = alloca [28 x i18], align 4" [../src/CNN_final.cpp:7]   --->   Operation 31 'alloca' 'mean_removed_10_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 32 [1/1] (1.14ns)   --->   "%mean_removed_11_V = alloca [28 x i18], align 4" [../src/CNN_final.cpp:7]   --->   Operation 32 'alloca' 'mean_removed_11_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 33 [1/1] (1.14ns)   --->   "%mean_removed_12_V = alloca [28 x i18], align 4" [../src/CNN_final.cpp:7]   --->   Operation 33 'alloca' 'mean_removed_12_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 34 [1/1] (1.14ns)   --->   "%mean_removed_13_V = alloca [28 x i18], align 4" [../src/CNN_final.cpp:7]   --->   Operation 34 'alloca' 'mean_removed_13_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 35 [1/1] (1.14ns)   --->   "%mean_removed_14_V = alloca [28 x i18], align 4" [../src/CNN_final.cpp:7]   --->   Operation 35 'alloca' 'mean_removed_14_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 36 [1/1] (1.14ns)   --->   "%mean_removed_15_V = alloca [28 x i18], align 4" [../src/CNN_final.cpp:7]   --->   Operation 36 'alloca' 'mean_removed_15_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 37 [1/1] (1.14ns)   --->   "%mean_removed_16_V = alloca [28 x i18], align 4" [../src/CNN_final.cpp:7]   --->   Operation 37 'alloca' 'mean_removed_16_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 38 [1/1] (1.14ns)   --->   "%mean_removed_17_V = alloca [28 x i18], align 4" [../src/CNN_final.cpp:7]   --->   Operation 38 'alloca' 'mean_removed_17_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 39 [1/1] (1.14ns)   --->   "%mean_removed_18_V = alloca [28 x i18], align 4" [../src/CNN_final.cpp:7]   --->   Operation 39 'alloca' 'mean_removed_18_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 40 [1/1] (1.14ns)   --->   "%mean_removed_19_V = alloca [28 x i18], align 4" [../src/CNN_final.cpp:7]   --->   Operation 40 'alloca' 'mean_removed_19_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 41 [1/1] (1.14ns)   --->   "%mean_removed_20_V = alloca [28 x i18], align 4" [../src/CNN_final.cpp:7]   --->   Operation 41 'alloca' 'mean_removed_20_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 42 [1/1] (1.14ns)   --->   "%mean_removed_21_V = alloca [28 x i18], align 4" [../src/CNN_final.cpp:7]   --->   Operation 42 'alloca' 'mean_removed_21_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 43 [1/1] (1.14ns)   --->   "%mean_removed_22_V = alloca [28 x i18], align 4" [../src/CNN_final.cpp:7]   --->   Operation 43 'alloca' 'mean_removed_22_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 44 [1/1] (1.14ns)   --->   "%mean_removed_23_V = alloca [28 x i18], align 4" [../src/CNN_final.cpp:7]   --->   Operation 44 'alloca' 'mean_removed_23_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 45 [1/1] (1.14ns)   --->   "%mean_removed_24_V = alloca [28 x i18], align 4" [../src/CNN_final.cpp:7]   --->   Operation 45 'alloca' 'mean_removed_24_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 46 [1/1] (1.14ns)   --->   "%mean_removed_25_V = alloca [28 x i18], align 4" [../src/CNN_final.cpp:7]   --->   Operation 46 'alloca' 'mean_removed_25_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 47 [1/1] (1.14ns)   --->   "%mean_removed_26_V = alloca [28 x i18], align 4" [../src/CNN_final.cpp:7]   --->   Operation 47 'alloca' 'mean_removed_26_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 48 [1/1] (1.14ns)   --->   "%mean_removed_27_V = alloca [28 x i18], align 4" [../src/CNN_final.cpp:7]   --->   Operation 48 'alloca' 'mean_removed_27_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 49 [1/1] (1.14ns)   --->   "%padded_0_V = alloca [30 x i1], align 1" [../src/CNN_final.cpp:8]   --->   Operation 49 'alloca' 'padded_0_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 50 [1/1] (1.14ns)   --->   "%padded_1_V = alloca [30 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 50 'alloca' 'padded_1_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 51 [1/1] (1.14ns)   --->   "%padded_2_V = alloca [30 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 51 'alloca' 'padded_2_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 52 [1/1] (1.14ns)   --->   "%padded_3_V = alloca [30 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 52 'alloca' 'padded_3_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 53 [1/1] (1.14ns)   --->   "%padded_4_V = alloca [30 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 53 'alloca' 'padded_4_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 54 [1/1] (1.14ns)   --->   "%padded_5_V = alloca [30 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 54 'alloca' 'padded_5_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 55 [1/1] (1.14ns)   --->   "%padded_6_V = alloca [30 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 55 'alloca' 'padded_6_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 56 [1/1] (1.14ns)   --->   "%padded_7_V = alloca [30 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 56 'alloca' 'padded_7_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 57 [1/1] (1.14ns)   --->   "%padded_8_V = alloca [30 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 57 'alloca' 'padded_8_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 58 [1/1] (1.14ns)   --->   "%padded_9_V = alloca [30 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 58 'alloca' 'padded_9_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 59 [1/1] (1.14ns)   --->   "%padded_10_V = alloca [30 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 59 'alloca' 'padded_10_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 60 [1/1] (1.14ns)   --->   "%padded_11_V = alloca [30 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 60 'alloca' 'padded_11_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 61 [1/1] (1.14ns)   --->   "%padded_12_V = alloca [30 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 61 'alloca' 'padded_12_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 62 [1/1] (1.14ns)   --->   "%padded_13_V = alloca [30 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 62 'alloca' 'padded_13_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 63 [1/1] (1.14ns)   --->   "%padded_14_V = alloca [30 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 63 'alloca' 'padded_14_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 64 [1/1] (1.14ns)   --->   "%padded_15_V = alloca [30 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 64 'alloca' 'padded_15_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 65 [1/1] (1.14ns)   --->   "%padded_16_V = alloca [30 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 65 'alloca' 'padded_16_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 66 [1/1] (1.14ns)   --->   "%padded_17_V = alloca [30 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 66 'alloca' 'padded_17_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 67 [1/1] (1.14ns)   --->   "%padded_18_V = alloca [30 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 67 'alloca' 'padded_18_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 68 [1/1] (1.14ns)   --->   "%padded_19_V = alloca [30 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 68 'alloca' 'padded_19_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 69 [1/1] (1.14ns)   --->   "%padded_20_V = alloca [30 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 69 'alloca' 'padded_20_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 70 [1/1] (1.14ns)   --->   "%padded_21_V = alloca [30 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 70 'alloca' 'padded_21_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 71 [1/1] (1.14ns)   --->   "%padded_22_V = alloca [30 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 71 'alloca' 'padded_22_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 72 [1/1] (1.14ns)   --->   "%padded_23_V = alloca [30 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 72 'alloca' 'padded_23_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 73 [1/1] (1.14ns)   --->   "%padded_24_V = alloca [30 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 73 'alloca' 'padded_24_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 74 [1/1] (1.14ns)   --->   "%padded_25_V = alloca [30 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 74 'alloca' 'padded_25_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 75 [1/1] (1.14ns)   --->   "%padded_26_V = alloca [30 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 75 'alloca' 'padded_26_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 76 [1/1] (1.14ns)   --->   "%padded_27_V = alloca [30 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 76 'alloca' 'padded_27_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 77 [1/1] (1.14ns)   --->   "%padded_28_V = alloca [30 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 77 'alloca' 'padded_28_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 78 [1/1] (1.14ns)   --->   "%padded_29_V = alloca [30 x i1], align 1" [../src/CNN_final.cpp:8]   --->   Operation 78 'alloca' 'padded_29_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 79 [1/1] (2.26ns)   --->   "%resampled_0_0_V = alloca [784 x i18], align 4" [../src/CNN_final.cpp:9]   --->   Operation 79 'alloca' 'resampled_0_0_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 80 [1/1] (2.26ns)   --->   "%resampled_0_1_V = alloca [784 x i18], align 4" [../src/CNN_final.cpp:9]   --->   Operation 80 'alloca' 'resampled_0_1_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 81 [1/1] (2.26ns)   --->   "%resampled_0_2_V = alloca [784 x i18], align 4" [../src/CNN_final.cpp:9]   --->   Operation 81 'alloca' 'resampled_0_2_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 82 [1/1] (2.26ns)   --->   "%resampled_1_0_V = alloca [784 x i18], align 4" [../src/CNN_final.cpp:9]   --->   Operation 82 'alloca' 'resampled_1_0_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 83 [1/1] (2.26ns)   --->   "%resampled_1_1_V = alloca [784 x i18], align 4" [../src/CNN_final.cpp:9]   --->   Operation 83 'alloca' 'resampled_1_1_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 84 [1/1] (2.26ns)   --->   "%resampled_1_2_V = alloca [784 x i18], align 4" [../src/CNN_final.cpp:9]   --->   Operation 84 'alloca' 'resampled_1_2_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 85 [1/1] (2.26ns)   --->   "%resampled_2_0_V = alloca [784 x i18], align 4" [../src/CNN_final.cpp:9]   --->   Operation 85 'alloca' 'resampled_2_0_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 86 [1/1] (2.26ns)   --->   "%resampled_2_1_V = alloca [784 x i18], align 4" [../src/CNN_final.cpp:9]   --->   Operation 86 'alloca' 'resampled_2_1_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 87 [1/1] (2.26ns)   --->   "%resampled_2_2_V = alloca [784 x i18], align 4" [../src/CNN_final.cpp:9]   --->   Operation 87 'alloca' 'resampled_2_2_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 88 [1/1] (1.14ns)   --->   "%conv_0_V = alloca [28 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 88 'alloca' 'conv_0_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 89 [1/1] (1.14ns)   --->   "%conv_1_V = alloca [28 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 89 'alloca' 'conv_1_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 90 [1/1] (1.14ns)   --->   "%conv_2_V = alloca [28 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 90 'alloca' 'conv_2_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 91 [1/1] (1.14ns)   --->   "%conv_3_V = alloca [28 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 91 'alloca' 'conv_3_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 92 [1/1] (1.14ns)   --->   "%conv_4_V = alloca [28 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 92 'alloca' 'conv_4_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 93 [1/1] (1.14ns)   --->   "%conv_5_V = alloca [28 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 93 'alloca' 'conv_5_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 94 [1/1] (1.14ns)   --->   "%conv_6_V = alloca [28 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 94 'alloca' 'conv_6_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 95 [1/1] (1.14ns)   --->   "%conv_7_V = alloca [28 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 95 'alloca' 'conv_7_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 96 [1/1] (1.14ns)   --->   "%conv_8_V = alloca [28 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 96 'alloca' 'conv_8_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 97 [1/1] (1.14ns)   --->   "%conv_9_V = alloca [28 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 97 'alloca' 'conv_9_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 98 [1/1] (1.14ns)   --->   "%conv_10_V = alloca [28 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 98 'alloca' 'conv_10_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 99 [1/1] (1.14ns)   --->   "%conv_11_V = alloca [28 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 99 'alloca' 'conv_11_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 100 [1/1] (1.14ns)   --->   "%conv_12_V = alloca [28 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 100 'alloca' 'conv_12_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 101 [1/1] (1.14ns)   --->   "%conv_13_V = alloca [28 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 101 'alloca' 'conv_13_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 102 [1/1] (1.14ns)   --->   "%conv_14_V = alloca [28 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 102 'alloca' 'conv_14_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 103 [1/1] (1.14ns)   --->   "%conv_15_V = alloca [28 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 103 'alloca' 'conv_15_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 104 [1/1] (1.14ns)   --->   "%conv_16_V = alloca [28 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 104 'alloca' 'conv_16_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 105 [1/1] (1.14ns)   --->   "%conv_17_V = alloca [28 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 105 'alloca' 'conv_17_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 106 [1/1] (1.14ns)   --->   "%conv_18_V = alloca [28 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 106 'alloca' 'conv_18_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 107 [1/1] (1.14ns)   --->   "%conv_19_V = alloca [28 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 107 'alloca' 'conv_19_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 108 [1/1] (1.14ns)   --->   "%conv_20_V = alloca [28 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 108 'alloca' 'conv_20_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 109 [1/1] (1.14ns)   --->   "%conv_21_V = alloca [28 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 109 'alloca' 'conv_21_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 110 [1/1] (1.14ns)   --->   "%conv_22_V = alloca [28 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 110 'alloca' 'conv_22_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 111 [1/1] (1.14ns)   --->   "%conv_23_V = alloca [28 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 111 'alloca' 'conv_23_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 112 [1/1] (1.14ns)   --->   "%conv_24_V = alloca [28 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 112 'alloca' 'conv_24_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 113 [1/1] (1.14ns)   --->   "%conv_25_V = alloca [28 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 113 'alloca' 'conv_25_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 114 [1/1] (1.14ns)   --->   "%conv_26_V = alloca [28 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 114 'alloca' 'conv_26_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 115 [1/1] (1.14ns)   --->   "%conv_27_V = alloca [28 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 115 'alloca' 'conv_27_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 116 [1/1] (2.26ns)   --->   "%batchnorm_0_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:11]   --->   Operation 116 'alloca' 'batchnorm_0_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 117 [1/1] (2.26ns)   --->   "%batchnorm_1_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:11]   --->   Operation 117 'alloca' 'batchnorm_1_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 118 [1/1] (2.26ns)   --->   "%batchnorm_2_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:11]   --->   Operation 118 'alloca' 'batchnorm_2_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 119 [1/1] (2.26ns)   --->   "%batchnorm_3_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:11]   --->   Operation 119 'alloca' 'batchnorm_3_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 120 [1/1] (2.26ns)   --->   "%batchnorm_4_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:11]   --->   Operation 120 'alloca' 'batchnorm_4_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 121 [1/1] (2.26ns)   --->   "%batchnorm_5_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:11]   --->   Operation 121 'alloca' 'batchnorm_5_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 122 [1/1] (2.26ns)   --->   "%batchnorm_6_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:11]   --->   Operation 122 'alloca' 'batchnorm_6_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 123 [1/1] (2.26ns)   --->   "%batchnorm_7_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:11]   --->   Operation 123 'alloca' 'batchnorm_7_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 124 [1/1] (2.26ns)   --->   "%batchnorm_8_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:11]   --->   Operation 124 'alloca' 'batchnorm_8_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 125 [1/1] (2.26ns)   --->   "%batchnorm_9_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:11]   --->   Operation 125 'alloca' 'batchnorm_9_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 126 [1/1] (2.26ns)   --->   "%batchnorm_10_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:11]   --->   Operation 126 'alloca' 'batchnorm_10_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 127 [1/1] (2.26ns)   --->   "%batchnorm_11_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:11]   --->   Operation 127 'alloca' 'batchnorm_11_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 128 [1/1] (2.26ns)   --->   "%batchnorm_12_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:11]   --->   Operation 128 'alloca' 'batchnorm_12_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 129 [1/1] (2.26ns)   --->   "%batchnorm_13_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:11]   --->   Operation 129 'alloca' 'batchnorm_13_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 130 [1/1] (2.26ns)   --->   "%batchnorm_14_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:11]   --->   Operation 130 'alloca' 'batchnorm_14_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 131 [1/1] (2.26ns)   --->   "%batchnorm_15_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:11]   --->   Operation 131 'alloca' 'batchnorm_15_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 132 [1/1] (2.26ns)   --->   "%batchnorm_16_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:11]   --->   Operation 132 'alloca' 'batchnorm_16_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 133 [1/1] (2.26ns)   --->   "%batchnorm_17_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:11]   --->   Operation 133 'alloca' 'batchnorm_17_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 134 [1/1] (2.26ns)   --->   "%batchnorm_18_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:11]   --->   Operation 134 'alloca' 'batchnorm_18_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 135 [1/1] (2.26ns)   --->   "%batchnorm_19_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:11]   --->   Operation 135 'alloca' 'batchnorm_19_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 136 [1/1] (2.26ns)   --->   "%batchnorm_20_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:11]   --->   Operation 136 'alloca' 'batchnorm_20_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 137 [1/1] (2.26ns)   --->   "%batchnorm_21_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:11]   --->   Operation 137 'alloca' 'batchnorm_21_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 138 [1/1] (2.26ns)   --->   "%batchnorm_22_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:11]   --->   Operation 138 'alloca' 'batchnorm_22_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 139 [1/1] (2.26ns)   --->   "%batchnorm_23_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:11]   --->   Operation 139 'alloca' 'batchnorm_23_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 140 [1/1] (2.26ns)   --->   "%batchnorm_24_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:11]   --->   Operation 140 'alloca' 'batchnorm_24_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 141 [1/1] (2.26ns)   --->   "%batchnorm_25_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:11]   --->   Operation 141 'alloca' 'batchnorm_25_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 142 [1/1] (2.26ns)   --->   "%batchnorm_26_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:11]   --->   Operation 142 'alloca' 'batchnorm_26_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 143 [1/1] (2.26ns)   --->   "%batchnorm_27_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:11]   --->   Operation 143 'alloca' 'batchnorm_27_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 144 [1/1] (2.26ns)   --->   "%ReLU_0_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:12]   --->   Operation 144 'alloca' 'ReLU_0_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 145 [1/1] (2.26ns)   --->   "%ReLU_1_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:12]   --->   Operation 145 'alloca' 'ReLU_1_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 146 [1/1] (2.26ns)   --->   "%ReLU_2_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:12]   --->   Operation 146 'alloca' 'ReLU_2_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 147 [1/1] (2.26ns)   --->   "%ReLU_3_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:12]   --->   Operation 147 'alloca' 'ReLU_3_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 148 [1/1] (2.26ns)   --->   "%ReLU_4_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:12]   --->   Operation 148 'alloca' 'ReLU_4_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 149 [1/1] (2.26ns)   --->   "%ReLU_5_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:12]   --->   Operation 149 'alloca' 'ReLU_5_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 150 [1/1] (2.26ns)   --->   "%ReLU_6_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:12]   --->   Operation 150 'alloca' 'ReLU_6_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 151 [1/1] (2.26ns)   --->   "%ReLU_7_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:12]   --->   Operation 151 'alloca' 'ReLU_7_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 152 [1/1] (2.26ns)   --->   "%ReLU_8_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:12]   --->   Operation 152 'alloca' 'ReLU_8_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 153 [1/1] (2.26ns)   --->   "%ReLU_9_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:12]   --->   Operation 153 'alloca' 'ReLU_9_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 154 [1/1] (2.26ns)   --->   "%ReLU_10_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:12]   --->   Operation 154 'alloca' 'ReLU_10_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 155 [1/1] (2.26ns)   --->   "%ReLU_11_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:12]   --->   Operation 155 'alloca' 'ReLU_11_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 156 [1/1] (2.26ns)   --->   "%ReLU_12_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:12]   --->   Operation 156 'alloca' 'ReLU_12_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 157 [1/1] (2.26ns)   --->   "%ReLU_13_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:12]   --->   Operation 157 'alloca' 'ReLU_13_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 158 [1/1] (2.26ns)   --->   "%ReLU_14_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:12]   --->   Operation 158 'alloca' 'ReLU_14_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 159 [1/1] (2.26ns)   --->   "%ReLU_15_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:12]   --->   Operation 159 'alloca' 'ReLU_15_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 160 [1/1] (2.26ns)   --->   "%ReLU_16_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:12]   --->   Operation 160 'alloca' 'ReLU_16_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 161 [1/1] (2.26ns)   --->   "%ReLU_17_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:12]   --->   Operation 161 'alloca' 'ReLU_17_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 162 [1/1] (2.26ns)   --->   "%ReLU_18_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:12]   --->   Operation 162 'alloca' 'ReLU_18_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 163 [1/1] (2.26ns)   --->   "%ReLU_19_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:12]   --->   Operation 163 'alloca' 'ReLU_19_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 164 [1/1] (2.26ns)   --->   "%ReLU_20_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:12]   --->   Operation 164 'alloca' 'ReLU_20_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 165 [1/1] (2.26ns)   --->   "%ReLU_21_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:12]   --->   Operation 165 'alloca' 'ReLU_21_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 166 [1/1] (2.26ns)   --->   "%ReLU_22_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:12]   --->   Operation 166 'alloca' 'ReLU_22_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 167 [1/1] (2.26ns)   --->   "%ReLU_23_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:12]   --->   Operation 167 'alloca' 'ReLU_23_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 168 [1/1] (2.26ns)   --->   "%ReLU_24_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:12]   --->   Operation 168 'alloca' 'ReLU_24_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 169 [1/1] (2.26ns)   --->   "%ReLU_25_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:12]   --->   Operation 169 'alloca' 'ReLU_25_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 170 [1/1] (2.26ns)   --->   "%ReLU_26_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:12]   --->   Operation 170 'alloca' 'ReLU_26_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 171 [1/1] (2.26ns)   --->   "%ReLU_27_V = alloca [28 x i48], align 8" [../src/CNN_final.cpp:12]   --->   Operation 171 'alloca' 'ReLU_27_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 172 [1/1] (1.14ns)   --->   "%maxpool_0_V = alloca [14 x i25], align 4" [../src/CNN_final.cpp:14]   --->   Operation 172 'alloca' 'maxpool_0_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 173 [1/1] (1.14ns)   --->   "%maxpool_1_V = alloca [14 x i25], align 4" [../src/CNN_final.cpp:14]   --->   Operation 173 'alloca' 'maxpool_1_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 174 [1/1] (1.14ns)   --->   "%maxpool_2_V = alloca [14 x i25], align 4" [../src/CNN_final.cpp:14]   --->   Operation 174 'alloca' 'maxpool_2_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 175 [1/1] (1.14ns)   --->   "%maxpool_3_V = alloca [14 x i25], align 4" [../src/CNN_final.cpp:14]   --->   Operation 175 'alloca' 'maxpool_3_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 176 [1/1] (1.14ns)   --->   "%maxpool_4_V = alloca [14 x i25], align 4" [../src/CNN_final.cpp:14]   --->   Operation 176 'alloca' 'maxpool_4_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 177 [1/1] (1.14ns)   --->   "%maxpool_5_V = alloca [14 x i25], align 4" [../src/CNN_final.cpp:14]   --->   Operation 177 'alloca' 'maxpool_5_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 178 [1/1] (1.14ns)   --->   "%maxpool_6_V = alloca [14 x i25], align 4" [../src/CNN_final.cpp:14]   --->   Operation 178 'alloca' 'maxpool_6_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 179 [1/1] (1.14ns)   --->   "%maxpool_7_V = alloca [14 x i25], align 4" [../src/CNN_final.cpp:14]   --->   Operation 179 'alloca' 'maxpool_7_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 180 [1/1] (1.14ns)   --->   "%maxpool_8_V = alloca [14 x i25], align 4" [../src/CNN_final.cpp:14]   --->   Operation 180 'alloca' 'maxpool_8_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 181 [1/1] (1.14ns)   --->   "%maxpool_9_V = alloca [14 x i25], align 4" [../src/CNN_final.cpp:14]   --->   Operation 181 'alloca' 'maxpool_9_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 182 [1/1] (1.14ns)   --->   "%maxpool_10_V = alloca [14 x i25], align 4" [../src/CNN_final.cpp:14]   --->   Operation 182 'alloca' 'maxpool_10_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 183 [1/1] (1.14ns)   --->   "%maxpool_11_V = alloca [14 x i25], align 4" [../src/CNN_final.cpp:14]   --->   Operation 183 'alloca' 'maxpool_11_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 184 [1/1] (1.14ns)   --->   "%maxpool_12_V = alloca [14 x i25], align 4" [../src/CNN_final.cpp:14]   --->   Operation 184 'alloca' 'maxpool_12_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 185 [1/1] (1.14ns)   --->   "%maxpool_13_V = alloca [14 x i25], align 4" [../src/CNN_final.cpp:14]   --->   Operation 185 'alloca' 'maxpool_13_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 186 [1/1] (1.14ns)   --->   "%padded_L2_0_V = alloca [16 x i1], align 1" [../src/CNN_final.cpp:15]   --->   Operation 186 'alloca' 'padded_L2_0_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 187 [1/1] (1.14ns)   --->   "%padded_L2_1_V = alloca [16 x i25], align 4" [../src/CNN_final.cpp:15]   --->   Operation 187 'alloca' 'padded_L2_1_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 188 [1/1] (1.14ns)   --->   "%padded_L2_2_V = alloca [16 x i25], align 4" [../src/CNN_final.cpp:15]   --->   Operation 188 'alloca' 'padded_L2_2_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 189 [1/1] (1.14ns)   --->   "%padded_L2_3_V = alloca [16 x i25], align 4" [../src/CNN_final.cpp:15]   --->   Operation 189 'alloca' 'padded_L2_3_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 190 [1/1] (1.14ns)   --->   "%padded_L2_4_V = alloca [16 x i25], align 4" [../src/CNN_final.cpp:15]   --->   Operation 190 'alloca' 'padded_L2_4_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 191 [1/1] (1.14ns)   --->   "%padded_L2_5_V = alloca [16 x i25], align 4" [../src/CNN_final.cpp:15]   --->   Operation 191 'alloca' 'padded_L2_5_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 192 [1/1] (1.14ns)   --->   "%padded_L2_6_V = alloca [16 x i25], align 4" [../src/CNN_final.cpp:15]   --->   Operation 192 'alloca' 'padded_L2_6_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 193 [1/1] (1.14ns)   --->   "%padded_L2_7_V = alloca [16 x i25], align 4" [../src/CNN_final.cpp:15]   --->   Operation 193 'alloca' 'padded_L2_7_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 194 [1/1] (1.14ns)   --->   "%padded_L2_8_V = alloca [16 x i25], align 4" [../src/CNN_final.cpp:15]   --->   Operation 194 'alloca' 'padded_L2_8_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 195 [1/1] (1.14ns)   --->   "%padded_L2_9_V = alloca [16 x i25], align 4" [../src/CNN_final.cpp:15]   --->   Operation 195 'alloca' 'padded_L2_9_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 196 [1/1] (1.14ns)   --->   "%padded_L2_10_V = alloca [16 x i25], align 4" [../src/CNN_final.cpp:15]   --->   Operation 196 'alloca' 'padded_L2_10_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 197 [1/1] (1.14ns)   --->   "%padded_L2_11_V = alloca [16 x i25], align 4" [../src/CNN_final.cpp:15]   --->   Operation 197 'alloca' 'padded_L2_11_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 198 [1/1] (1.14ns)   --->   "%padded_L2_12_V = alloca [16 x i25], align 4" [../src/CNN_final.cpp:15]   --->   Operation 198 'alloca' 'padded_L2_12_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 199 [1/1] (1.14ns)   --->   "%padded_L2_13_V = alloca [16 x i25], align 4" [../src/CNN_final.cpp:15]   --->   Operation 199 'alloca' 'padded_L2_13_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 200 [1/1] (1.14ns)   --->   "%padded_L2_14_V = alloca [16 x i25], align 4" [../src/CNN_final.cpp:15]   --->   Operation 200 'alloca' 'padded_L2_14_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 201 [1/1] (1.14ns)   --->   "%padded_L2_15_V = alloca [16 x i1], align 1" [../src/CNN_final.cpp:15]   --->   Operation 201 'alloca' 'padded_L2_15_V' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 202 [1/1] (2.26ns)   --->   "%resampled_L2_0_V = alloca [588 x i25], align 4" [../src/CNN_final.cpp:16]   --->   Operation 202 'alloca' 'resampled_L2_0_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 203 [1/1] (2.26ns)   --->   "%resampled_L2_1_V = alloca [588 x i25], align 4" [../src/CNN_final.cpp:16]   --->   Operation 203 'alloca' 'resampled_L2_1_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 204 [1/1] (2.26ns)   --->   "%resampled_L2_2_V = alloca [588 x i25], align 4" [../src/CNN_final.cpp:16]   --->   Operation 204 'alloca' 'resampled_L2_2_V' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 205 [2/2] (0.00ns)   --->   "call fastcc void @zero_mean_1chan([28 x i18]* %in_image_0_V, [28 x i18]* %in_image_1_V, [28 x i18]* %in_image_2_V, [28 x i18]* %in_image_3_V, [28 x i18]* %in_image_4_V, [28 x i18]* %in_image_5_V, [28 x i18]* %in_image_6_V, [28 x i18]* %in_image_7_V, [28 x i18]* %in_image_8_V, [28 x i18]* %in_image_9_V, [28 x i18]* %in_image_10_V, [28 x i18]* %in_image_11_V, [28 x i18]* %in_image_12_V, [28 x i18]* %in_image_13_V, [28 x i18]* %in_image_14_V, [28 x i18]* %in_image_15_V, [28 x i18]* %in_image_16_V, [28 x i18]* %in_image_17_V, [28 x i18]* %in_image_18_V, [28 x i18]* %in_image_19_V, [28 x i18]* %in_image_20_V, [28 x i18]* %in_image_21_V, [28 x i18]* %in_image_22_V, [28 x i18]* %in_image_23_V, [28 x i18]* %in_image_24_V, [28 x i18]* %in_image_25_V, [28 x i18]* %in_image_26_V, [28 x i18]* %in_image_27_V, [28 x i18]* %mean_removed_0_V, [28 x i18]* %mean_removed_1_V, [28 x i18]* %mean_removed_2_V, [28 x i18]* %mean_removed_3_V, [28 x i18]* %mean_removed_4_V, [28 x i18]* %mean_removed_5_V, [28 x i18]* %mean_removed_6_V, [28 x i18]* %mean_removed_7_V, [28 x i18]* %mean_removed_8_V, [28 x i18]* %mean_removed_9_V, [28 x i18]* %mean_removed_10_V, [28 x i18]* %mean_removed_11_V, [28 x i18]* %mean_removed_12_V, [28 x i18]* %mean_removed_13_V, [28 x i18]* %mean_removed_14_V, [28 x i18]* %mean_removed_15_V, [28 x i18]* %mean_removed_16_V, [28 x i18]* %mean_removed_17_V, [28 x i18]* %mean_removed_18_V, [28 x i18]* %mean_removed_19_V, [28 x i18]* %mean_removed_20_V, [28 x i18]* %mean_removed_21_V, [28 x i18]* %mean_removed_22_V, [28 x i18]* %mean_removed_23_V, [28 x i18]* %mean_removed_24_V, [28 x i18]* %mean_removed_25_V, [28 x i18]* %mean_removed_26_V, [28 x i18]* %mean_removed_27_V, [28 x i18]* %means_0_V, [28 x i18]* %means_1_V, [28 x i18]* %means_2_V, [28 x i18]* %means_3_V, [28 x i18]* %means_4_V, [28 x i18]* %means_5_V, [28 x i18]* %means_6_V, [28 x i18]* %means_7_V, [28 x i18]* %means_8_V, [28 x i18]* %means_9_V, [28 x i18]* %means_10_V, [28 x i18]* %means_11_V, [28 x i18]* %means_12_V, [28 x i18]* %means_13_V, [28 x i18]* %means_14_V, [28 x i18]* %means_15_V, [28 x i18]* %means_16_V, [28 x i18]* %means_17_V, [28 x i18]* %means_18_V, [28 x i18]* %means_19_V, [28 x i18]* %means_20_V, [28 x i18]* %means_21_V, [28 x i18]* %means_22_V, [28 x i18]* %means_23_V, [28 x i18]* %means_24_V, [28 x i18]* %means_25_V, [28 x i18]* %means_26_V, [28 x i18]* %means_27_V)" [../src/CNN_final.cpp:18]   --->   Operation 205 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 206 [1/2] (0.00ns)   --->   "call fastcc void @zero_mean_1chan([28 x i18]* %in_image_0_V, [28 x i18]* %in_image_1_V, [28 x i18]* %in_image_2_V, [28 x i18]* %in_image_3_V, [28 x i18]* %in_image_4_V, [28 x i18]* %in_image_5_V, [28 x i18]* %in_image_6_V, [28 x i18]* %in_image_7_V, [28 x i18]* %in_image_8_V, [28 x i18]* %in_image_9_V, [28 x i18]* %in_image_10_V, [28 x i18]* %in_image_11_V, [28 x i18]* %in_image_12_V, [28 x i18]* %in_image_13_V, [28 x i18]* %in_image_14_V, [28 x i18]* %in_image_15_V, [28 x i18]* %in_image_16_V, [28 x i18]* %in_image_17_V, [28 x i18]* %in_image_18_V, [28 x i18]* %in_image_19_V, [28 x i18]* %in_image_20_V, [28 x i18]* %in_image_21_V, [28 x i18]* %in_image_22_V, [28 x i18]* %in_image_23_V, [28 x i18]* %in_image_24_V, [28 x i18]* %in_image_25_V, [28 x i18]* %in_image_26_V, [28 x i18]* %in_image_27_V, [28 x i18]* %mean_removed_0_V, [28 x i18]* %mean_removed_1_V, [28 x i18]* %mean_removed_2_V, [28 x i18]* %mean_removed_3_V, [28 x i18]* %mean_removed_4_V, [28 x i18]* %mean_removed_5_V, [28 x i18]* %mean_removed_6_V, [28 x i18]* %mean_removed_7_V, [28 x i18]* %mean_removed_8_V, [28 x i18]* %mean_removed_9_V, [28 x i18]* %mean_removed_10_V, [28 x i18]* %mean_removed_11_V, [28 x i18]* %mean_removed_12_V, [28 x i18]* %mean_removed_13_V, [28 x i18]* %mean_removed_14_V, [28 x i18]* %mean_removed_15_V, [28 x i18]* %mean_removed_16_V, [28 x i18]* %mean_removed_17_V, [28 x i18]* %mean_removed_18_V, [28 x i18]* %mean_removed_19_V, [28 x i18]* %mean_removed_20_V, [28 x i18]* %mean_removed_21_V, [28 x i18]* %mean_removed_22_V, [28 x i18]* %mean_removed_23_V, [28 x i18]* %mean_removed_24_V, [28 x i18]* %mean_removed_25_V, [28 x i18]* %mean_removed_26_V, [28 x i18]* %mean_removed_27_V, [28 x i18]* %means_0_V, [28 x i18]* %means_1_V, [28 x i18]* %means_2_V, [28 x i18]* %means_3_V, [28 x i18]* %means_4_V, [28 x i18]* %means_5_V, [28 x i18]* %means_6_V, [28 x i18]* %means_7_V, [28 x i18]* %means_8_V, [28 x i18]* %means_9_V, [28 x i18]* %means_10_V, [28 x i18]* %means_11_V, [28 x i18]* %means_12_V, [28 x i18]* %means_13_V, [28 x i18]* %means_14_V, [28 x i18]* %means_15_V, [28 x i18]* %means_16_V, [28 x i18]* %means_17_V, [28 x i18]* %means_18_V, [28 x i18]* %means_19_V, [28 x i18]* %means_20_V, [28 x i18]* %means_21_V, [28 x i18]* %means_22_V, [28 x i18]* %means_23_V, [28 x i18]* %means_24_V, [28 x i18]* %means_25_V, [28 x i18]* %means_26_V, [28 x i18]* %means_27_V)" [../src/CNN_final.cpp:18]   --->   Operation 206 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 207 [2/2] (0.00ns)   --->   "call fastcc void @efficient_pad_n_1cha([28 x i18]* %mean_removed_0_V, [28 x i18]* %mean_removed_1_V, [28 x i18]* %mean_removed_2_V, [28 x i18]* %mean_removed_3_V, [28 x i18]* %mean_removed_4_V, [28 x i18]* %mean_removed_5_V, [28 x i18]* %mean_removed_6_V, [28 x i18]* %mean_removed_7_V, [28 x i18]* %mean_removed_8_V, [28 x i18]* %mean_removed_9_V, [28 x i18]* %mean_removed_10_V, [28 x i18]* %mean_removed_11_V, [28 x i18]* %mean_removed_12_V, [28 x i18]* %mean_removed_13_V, [28 x i18]* %mean_removed_14_V, [28 x i18]* %mean_removed_15_V, [28 x i18]* %mean_removed_16_V, [28 x i18]* %mean_removed_17_V, [28 x i18]* %mean_removed_18_V, [28 x i18]* %mean_removed_19_V, [28 x i18]* %mean_removed_20_V, [28 x i18]* %mean_removed_21_V, [28 x i18]* %mean_removed_22_V, [28 x i18]* %mean_removed_23_V, [28 x i18]* %mean_removed_24_V, [28 x i18]* %mean_removed_25_V, [28 x i18]* %mean_removed_26_V, [28 x i18]* %mean_removed_27_V, [30 x i1]* %padded_0_V, [30 x i18]* %padded_1_V, [30 x i18]* %padded_2_V, [30 x i18]* %padded_3_V, [30 x i18]* %padded_4_V, [30 x i18]* %padded_5_V, [30 x i18]* %padded_6_V, [30 x i18]* %padded_7_V, [30 x i18]* %padded_8_V, [30 x i18]* %padded_9_V, [30 x i18]* %padded_10_V, [30 x i18]* %padded_11_V, [30 x i18]* %padded_12_V, [30 x i18]* %padded_13_V, [30 x i18]* %padded_14_V, [30 x i18]* %padded_15_V, [30 x i18]* %padded_16_V, [30 x i18]* %padded_17_V, [30 x i18]* %padded_18_V, [30 x i18]* %padded_19_V, [30 x i18]* %padded_20_V, [30 x i18]* %padded_21_V, [30 x i18]* %padded_22_V, [30 x i18]* %padded_23_V, [30 x i18]* %padded_24_V, [30 x i18]* %padded_25_V, [30 x i18]* %padded_26_V, [30 x i18]* %padded_27_V, [30 x i18]* %padded_28_V, [30 x i1]* %padded_29_V)" [../src/CNN_final.cpp:19]   --->   Operation 207 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 208 [1/2] (0.00ns)   --->   "call fastcc void @efficient_pad_n_1cha([28 x i18]* %mean_removed_0_V, [28 x i18]* %mean_removed_1_V, [28 x i18]* %mean_removed_2_V, [28 x i18]* %mean_removed_3_V, [28 x i18]* %mean_removed_4_V, [28 x i18]* %mean_removed_5_V, [28 x i18]* %mean_removed_6_V, [28 x i18]* %mean_removed_7_V, [28 x i18]* %mean_removed_8_V, [28 x i18]* %mean_removed_9_V, [28 x i18]* %mean_removed_10_V, [28 x i18]* %mean_removed_11_V, [28 x i18]* %mean_removed_12_V, [28 x i18]* %mean_removed_13_V, [28 x i18]* %mean_removed_14_V, [28 x i18]* %mean_removed_15_V, [28 x i18]* %mean_removed_16_V, [28 x i18]* %mean_removed_17_V, [28 x i18]* %mean_removed_18_V, [28 x i18]* %mean_removed_19_V, [28 x i18]* %mean_removed_20_V, [28 x i18]* %mean_removed_21_V, [28 x i18]* %mean_removed_22_V, [28 x i18]* %mean_removed_23_V, [28 x i18]* %mean_removed_24_V, [28 x i18]* %mean_removed_25_V, [28 x i18]* %mean_removed_26_V, [28 x i18]* %mean_removed_27_V, [30 x i1]* %padded_0_V, [30 x i18]* %padded_1_V, [30 x i18]* %padded_2_V, [30 x i18]* %padded_3_V, [30 x i18]* %padded_4_V, [30 x i18]* %padded_5_V, [30 x i18]* %padded_6_V, [30 x i18]* %padded_7_V, [30 x i18]* %padded_8_V, [30 x i18]* %padded_9_V, [30 x i18]* %padded_10_V, [30 x i18]* %padded_11_V, [30 x i18]* %padded_12_V, [30 x i18]* %padded_13_V, [30 x i18]* %padded_14_V, [30 x i18]* %padded_15_V, [30 x i18]* %padded_16_V, [30 x i18]* %padded_17_V, [30 x i18]* %padded_18_V, [30 x i18]* %padded_19_V, [30 x i18]* %padded_20_V, [30 x i18]* %padded_21_V, [30 x i18]* %padded_22_V, [30 x i18]* %padded_23_V, [30 x i18]* %padded_24_V, [30 x i18]* %padded_25_V, [30 x i18]* %padded_26_V, [30 x i18]* %padded_27_V, [30 x i18]* %padded_28_V, [30 x i1]* %padded_29_V)" [../src/CNN_final.cpp:19]   --->   Operation 208 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 209 [2/2] (0.00ns)   --->   "call fastcc void @resample([30 x i1]* %padded_0_V, [30 x i18]* %padded_1_V, [30 x i18]* %padded_2_V, [30 x i18]* %padded_3_V, [30 x i18]* %padded_4_V, [30 x i18]* %padded_5_V, [30 x i18]* %padded_6_V, [30 x i18]* %padded_7_V, [30 x i18]* %padded_8_V, [30 x i18]* %padded_9_V, [30 x i18]* %padded_10_V, [30 x i18]* %padded_11_V, [30 x i18]* %padded_12_V, [30 x i18]* %padded_13_V, [30 x i18]* %padded_14_V, [30 x i18]* %padded_15_V, [30 x i18]* %padded_16_V, [30 x i18]* %padded_17_V, [30 x i18]* %padded_18_V, [30 x i18]* %padded_19_V, [30 x i18]* %padded_20_V, [30 x i18]* %padded_21_V, [30 x i18]* %padded_22_V, [30 x i18]* %padded_23_V, [30 x i18]* %padded_24_V, [30 x i18]* %padded_25_V, [30 x i18]* %padded_26_V, [30 x i18]* %padded_27_V, [30 x i18]* %padded_28_V, [30 x i1]* %padded_29_V, [784 x i18]* %resampled_0_0_V, [784 x i18]* %resampled_0_1_V, [784 x i18]* %resampled_0_2_V, [784 x i18]* %resampled_1_0_V, [784 x i18]* %resampled_1_1_V, [784 x i18]* %resampled_1_2_V, [784 x i18]* %resampled_2_0_V, [784 x i18]* %resampled_2_1_V, [784 x i18]* %resampled_2_2_V)" [../src/CNN_final.cpp:20]   --->   Operation 209 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 210 [1/2] (0.00ns)   --->   "call fastcc void @resample([30 x i1]* %padded_0_V, [30 x i18]* %padded_1_V, [30 x i18]* %padded_2_V, [30 x i18]* %padded_3_V, [30 x i18]* %padded_4_V, [30 x i18]* %padded_5_V, [30 x i18]* %padded_6_V, [30 x i18]* %padded_7_V, [30 x i18]* %padded_8_V, [30 x i18]* %padded_9_V, [30 x i18]* %padded_10_V, [30 x i18]* %padded_11_V, [30 x i18]* %padded_12_V, [30 x i18]* %padded_13_V, [30 x i18]* %padded_14_V, [30 x i18]* %padded_15_V, [30 x i18]* %padded_16_V, [30 x i18]* %padded_17_V, [30 x i18]* %padded_18_V, [30 x i18]* %padded_19_V, [30 x i18]* %padded_20_V, [30 x i18]* %padded_21_V, [30 x i18]* %padded_22_V, [30 x i18]* %padded_23_V, [30 x i18]* %padded_24_V, [30 x i18]* %padded_25_V, [30 x i18]* %padded_26_V, [30 x i18]* %padded_27_V, [30 x i18]* %padded_28_V, [30 x i1]* %padded_29_V, [784 x i18]* %resampled_0_0_V, [784 x i18]* %resampled_0_1_V, [784 x i18]* %resampled_0_2_V, [784 x i18]* %resampled_1_0_V, [784 x i18]* %resampled_1_1_V, [784 x i18]* %resampled_1_2_V, [784 x i18]* %resampled_2_0_V, [784 x i18]* %resampled_2_1_V, [784 x i18]* %resampled_2_2_V)" [../src/CNN_final.cpp:20]   --->   Operation 210 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.87>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%conv_bias_L1_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %conv_bias_L1_V)"   --->   Operation 211 'read' 'conv_bias_L1_V_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 212 [2/2] (0.87ns)   --->   "call fastcc void @conv2d_3x3_1chan_rev([784 x i18]* %resampled_0_0_V, [784 x i18]* %resampled_0_1_V, [784 x i18]* %resampled_0_2_V, [784 x i18]* %resampled_1_0_V, [784 x i18]* %resampled_1_1_V, [784 x i18]* %resampled_1_2_V, [784 x i18]* %resampled_2_0_V, [784 x i18]* %resampled_2_1_V, [784 x i18]* %resampled_2_2_V, i18* %conv_kernel_L1_0_V, i18* %conv_kernel_L1_1_V, i18* %conv_kernel_L1_2_V, i18* %conv_kernel_L1_3_V, i18* %conv_kernel_L1_4_V, i18* %conv_kernel_L1_5_V, i18* %conv_kernel_L1_6_V, i18* %conv_kernel_L1_7_V, i18* %conv_kernel_L1_8_V, i48 %conv_bias_L1_V_read, [28 x i25]* %conv_0_V, [28 x i25]* %conv_1_V, [28 x i25]* %conv_2_V, [28 x i25]* %conv_3_V, [28 x i25]* %conv_4_V, [28 x i25]* %conv_5_V, [28 x i25]* %conv_6_V, [28 x i25]* %conv_7_V, [28 x i25]* %conv_8_V, [28 x i25]* %conv_9_V, [28 x i25]* %conv_10_V, [28 x i25]* %conv_11_V, [28 x i25]* %conv_12_V, [28 x i25]* %conv_13_V, [28 x i25]* %conv_14_V, [28 x i25]* %conv_15_V, [28 x i25]* %conv_16_V, [28 x i25]* %conv_17_V, [28 x i25]* %conv_18_V, [28 x i25]* %conv_19_V, [28 x i25]* %conv_20_V, [28 x i25]* %conv_21_V, [28 x i25]* %conv_22_V, [28 x i25]* %conv_23_V, [28 x i25]* %conv_24_V, [28 x i25]* %conv_25_V, [28 x i25]* %conv_26_V, [28 x i25]* %conv_27_V)" [../src/CNN_final.cpp:21]   --->   Operation 212 'call' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 213 [1/2] (0.00ns)   --->   "call fastcc void @conv2d_3x3_1chan_rev([784 x i18]* %resampled_0_0_V, [784 x i18]* %resampled_0_1_V, [784 x i18]* %resampled_0_2_V, [784 x i18]* %resampled_1_0_V, [784 x i18]* %resampled_1_1_V, [784 x i18]* %resampled_1_2_V, [784 x i18]* %resampled_2_0_V, [784 x i18]* %resampled_2_1_V, [784 x i18]* %resampled_2_2_V, i18* %conv_kernel_L1_0_V, i18* %conv_kernel_L1_1_V, i18* %conv_kernel_L1_2_V, i18* %conv_kernel_L1_3_V, i18* %conv_kernel_L1_4_V, i18* %conv_kernel_L1_5_V, i18* %conv_kernel_L1_6_V, i18* %conv_kernel_L1_7_V, i18* %conv_kernel_L1_8_V, i48 %conv_bias_L1_V_read, [28 x i25]* %conv_0_V, [28 x i25]* %conv_1_V, [28 x i25]* %conv_2_V, [28 x i25]* %conv_3_V, [28 x i25]* %conv_4_V, [28 x i25]* %conv_5_V, [28 x i25]* %conv_6_V, [28 x i25]* %conv_7_V, [28 x i25]* %conv_8_V, [28 x i25]* %conv_9_V, [28 x i25]* %conv_10_V, [28 x i25]* %conv_11_V, [28 x i25]* %conv_12_V, [28 x i25]* %conv_13_V, [28 x i25]* %conv_14_V, [28 x i25]* %conv_15_V, [28 x i25]* %conv_16_V, [28 x i25]* %conv_17_V, [28 x i25]* %conv_18_V, [28 x i25]* %conv_19_V, [28 x i25]* %conv_20_V, [28 x i25]* %conv_21_V, [28 x i25]* %conv_22_V, [28 x i25]* %conv_23_V, [28 x i25]* %conv_24_V, [28 x i25]* %conv_25_V, [28 x i25]* %conv_26_V, [28 x i25]* %conv_27_V)" [../src/CNN_final.cpp:21]   --->   Operation 213 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%b_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %b_V)"   --->   Operation 214 'read' 'b_V_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "%a_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %a_V)"   --->   Operation 215 'read' 'a_V_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 216 [2/2] (0.00ns)   --->   "call fastcc void @batch_norm([28 x i25]* %conv_0_V, [28 x i25]* %conv_1_V, [28 x i25]* %conv_2_V, [28 x i25]* %conv_3_V, [28 x i25]* %conv_4_V, [28 x i25]* %conv_5_V, [28 x i25]* %conv_6_V, [28 x i25]* %conv_7_V, [28 x i25]* %conv_8_V, [28 x i25]* %conv_9_V, [28 x i25]* %conv_10_V, [28 x i25]* %conv_11_V, [28 x i25]* %conv_12_V, [28 x i25]* %conv_13_V, [28 x i25]* %conv_14_V, [28 x i25]* %conv_15_V, [28 x i25]* %conv_16_V, [28 x i25]* %conv_17_V, [28 x i25]* %conv_18_V, [28 x i25]* %conv_19_V, [28 x i25]* %conv_20_V, [28 x i25]* %conv_21_V, [28 x i25]* %conv_22_V, [28 x i25]* %conv_23_V, [28 x i25]* %conv_24_V, [28 x i25]* %conv_25_V, [28 x i25]* %conv_26_V, [28 x i25]* %conv_27_V, i18 %a_V_read, i18 %b_V_read, [28 x i48]* %batchnorm_0_V, [28 x i48]* %batchnorm_1_V, [28 x i48]* %batchnorm_2_V, [28 x i48]* %batchnorm_3_V, [28 x i48]* %batchnorm_4_V, [28 x i48]* %batchnorm_5_V, [28 x i48]* %batchnorm_6_V, [28 x i48]* %batchnorm_7_V, [28 x i48]* %batchnorm_8_V, [28 x i48]* %batchnorm_9_V, [28 x i48]* %batchnorm_10_V, [28 x i48]* %batchnorm_11_V, [28 x i48]* %batchnorm_12_V, [28 x i48]* %batchnorm_13_V, [28 x i48]* %batchnorm_14_V, [28 x i48]* %batchnorm_15_V, [28 x i48]* %batchnorm_16_V, [28 x i48]* %batchnorm_17_V, [28 x i48]* %batchnorm_18_V, [28 x i48]* %batchnorm_19_V, [28 x i48]* %batchnorm_20_V, [28 x i48]* %batchnorm_21_V, [28 x i48]* %batchnorm_22_V, [28 x i48]* %batchnorm_23_V, [28 x i48]* %batchnorm_24_V, [28 x i48]* %batchnorm_25_V, [28 x i48]* %batchnorm_26_V, [28 x i48]* %batchnorm_27_V)" [../src/CNN_final.cpp:22]   --->   Operation 216 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 217 [1/2] (0.00ns)   --->   "call fastcc void @batch_norm([28 x i25]* %conv_0_V, [28 x i25]* %conv_1_V, [28 x i25]* %conv_2_V, [28 x i25]* %conv_3_V, [28 x i25]* %conv_4_V, [28 x i25]* %conv_5_V, [28 x i25]* %conv_6_V, [28 x i25]* %conv_7_V, [28 x i25]* %conv_8_V, [28 x i25]* %conv_9_V, [28 x i25]* %conv_10_V, [28 x i25]* %conv_11_V, [28 x i25]* %conv_12_V, [28 x i25]* %conv_13_V, [28 x i25]* %conv_14_V, [28 x i25]* %conv_15_V, [28 x i25]* %conv_16_V, [28 x i25]* %conv_17_V, [28 x i25]* %conv_18_V, [28 x i25]* %conv_19_V, [28 x i25]* %conv_20_V, [28 x i25]* %conv_21_V, [28 x i25]* %conv_22_V, [28 x i25]* %conv_23_V, [28 x i25]* %conv_24_V, [28 x i25]* %conv_25_V, [28 x i25]* %conv_26_V, [28 x i25]* %conv_27_V, i18 %a_V_read, i18 %b_V_read, [28 x i48]* %batchnorm_0_V, [28 x i48]* %batchnorm_1_V, [28 x i48]* %batchnorm_2_V, [28 x i48]* %batchnorm_3_V, [28 x i48]* %batchnorm_4_V, [28 x i48]* %batchnorm_5_V, [28 x i48]* %batchnorm_6_V, [28 x i48]* %batchnorm_7_V, [28 x i48]* %batchnorm_8_V, [28 x i48]* %batchnorm_9_V, [28 x i48]* %batchnorm_10_V, [28 x i48]* %batchnorm_11_V, [28 x i48]* %batchnorm_12_V, [28 x i48]* %batchnorm_13_V, [28 x i48]* %batchnorm_14_V, [28 x i48]* %batchnorm_15_V, [28 x i48]* %batchnorm_16_V, [28 x i48]* %batchnorm_17_V, [28 x i48]* %batchnorm_18_V, [28 x i48]* %batchnorm_19_V, [28 x i48]* %batchnorm_20_V, [28 x i48]* %batchnorm_21_V, [28 x i48]* %batchnorm_22_V, [28 x i48]* %batchnorm_23_V, [28 x i48]* %batchnorm_24_V, [28 x i48]* %batchnorm_25_V, [28 x i48]* %batchnorm_26_V, [28 x i48]* %batchnorm_27_V)" [../src/CNN_final.cpp:22]   --->   Operation 217 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 218 [2/2] (0.00ns)   --->   "call fastcc void @relu([28 x i48]* %batchnorm_0_V, [28 x i48]* %batchnorm_1_V, [28 x i48]* %batchnorm_2_V, [28 x i48]* %batchnorm_3_V, [28 x i48]* %batchnorm_4_V, [28 x i48]* %batchnorm_5_V, [28 x i48]* %batchnorm_6_V, [28 x i48]* %batchnorm_7_V, [28 x i48]* %batchnorm_8_V, [28 x i48]* %batchnorm_9_V, [28 x i48]* %batchnorm_10_V, [28 x i48]* %batchnorm_11_V, [28 x i48]* %batchnorm_12_V, [28 x i48]* %batchnorm_13_V, [28 x i48]* %batchnorm_14_V, [28 x i48]* %batchnorm_15_V, [28 x i48]* %batchnorm_16_V, [28 x i48]* %batchnorm_17_V, [28 x i48]* %batchnorm_18_V, [28 x i48]* %batchnorm_19_V, [28 x i48]* %batchnorm_20_V, [28 x i48]* %batchnorm_21_V, [28 x i48]* %batchnorm_22_V, [28 x i48]* %batchnorm_23_V, [28 x i48]* %batchnorm_24_V, [28 x i48]* %batchnorm_25_V, [28 x i48]* %batchnorm_26_V, [28 x i48]* %batchnorm_27_V, [28 x i48]* %ReLU_0_V, [28 x i48]* %ReLU_1_V, [28 x i48]* %ReLU_2_V, [28 x i48]* %ReLU_3_V, [28 x i48]* %ReLU_4_V, [28 x i48]* %ReLU_5_V, [28 x i48]* %ReLU_6_V, [28 x i48]* %ReLU_7_V, [28 x i48]* %ReLU_8_V, [28 x i48]* %ReLU_9_V, [28 x i48]* %ReLU_10_V, [28 x i48]* %ReLU_11_V, [28 x i48]* %ReLU_12_V, [28 x i48]* %ReLU_13_V, [28 x i48]* %ReLU_14_V, [28 x i48]* %ReLU_15_V, [28 x i48]* %ReLU_16_V, [28 x i48]* %ReLU_17_V, [28 x i48]* %ReLU_18_V, [28 x i48]* %ReLU_19_V, [28 x i48]* %ReLU_20_V, [28 x i48]* %ReLU_21_V, [28 x i48]* %ReLU_22_V, [28 x i48]* %ReLU_23_V, [28 x i48]* %ReLU_24_V, [28 x i48]* %ReLU_25_V, [28 x i48]* %ReLU_26_V, [28 x i48]* %ReLU_27_V)" [../src/CNN_final.cpp:23]   --->   Operation 218 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 219 [1/2] (0.00ns)   --->   "call fastcc void @relu([28 x i48]* %batchnorm_0_V, [28 x i48]* %batchnorm_1_V, [28 x i48]* %batchnorm_2_V, [28 x i48]* %batchnorm_3_V, [28 x i48]* %batchnorm_4_V, [28 x i48]* %batchnorm_5_V, [28 x i48]* %batchnorm_6_V, [28 x i48]* %batchnorm_7_V, [28 x i48]* %batchnorm_8_V, [28 x i48]* %batchnorm_9_V, [28 x i48]* %batchnorm_10_V, [28 x i48]* %batchnorm_11_V, [28 x i48]* %batchnorm_12_V, [28 x i48]* %batchnorm_13_V, [28 x i48]* %batchnorm_14_V, [28 x i48]* %batchnorm_15_V, [28 x i48]* %batchnorm_16_V, [28 x i48]* %batchnorm_17_V, [28 x i48]* %batchnorm_18_V, [28 x i48]* %batchnorm_19_V, [28 x i48]* %batchnorm_20_V, [28 x i48]* %batchnorm_21_V, [28 x i48]* %batchnorm_22_V, [28 x i48]* %batchnorm_23_V, [28 x i48]* %batchnorm_24_V, [28 x i48]* %batchnorm_25_V, [28 x i48]* %batchnorm_26_V, [28 x i48]* %batchnorm_27_V, [28 x i48]* %ReLU_0_V, [28 x i48]* %ReLU_1_V, [28 x i48]* %ReLU_2_V, [28 x i48]* %ReLU_3_V, [28 x i48]* %ReLU_4_V, [28 x i48]* %ReLU_5_V, [28 x i48]* %ReLU_6_V, [28 x i48]* %ReLU_7_V, [28 x i48]* %ReLU_8_V, [28 x i48]* %ReLU_9_V, [28 x i48]* %ReLU_10_V, [28 x i48]* %ReLU_11_V, [28 x i48]* %ReLU_12_V, [28 x i48]* %ReLU_13_V, [28 x i48]* %ReLU_14_V, [28 x i48]* %ReLU_15_V, [28 x i48]* %ReLU_16_V, [28 x i48]* %ReLU_17_V, [28 x i48]* %ReLU_18_V, [28 x i48]* %ReLU_19_V, [28 x i48]* %ReLU_20_V, [28 x i48]* %ReLU_21_V, [28 x i48]* %ReLU_22_V, [28 x i48]* %ReLU_23_V, [28 x i48]* %ReLU_24_V, [28 x i48]* %ReLU_25_V, [28 x i48]* %ReLU_26_V, [28 x i48]* %ReLU_27_V)" [../src/CNN_final.cpp:23]   --->   Operation 219 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 220 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_1chan([28 x i48]* %ReLU_0_V, [28 x i48]* %ReLU_1_V, [28 x i48]* %ReLU_2_V, [28 x i48]* %ReLU_3_V, [28 x i48]* %ReLU_4_V, [28 x i48]* %ReLU_5_V, [28 x i48]* %ReLU_6_V, [28 x i48]* %ReLU_7_V, [28 x i48]* %ReLU_8_V, [28 x i48]* %ReLU_9_V, [28 x i48]* %ReLU_10_V, [28 x i48]* %ReLU_11_V, [28 x i48]* %ReLU_12_V, [28 x i48]* %ReLU_13_V, [28 x i48]* %ReLU_14_V, [28 x i48]* %ReLU_15_V, [28 x i48]* %ReLU_16_V, [28 x i48]* %ReLU_17_V, [28 x i48]* %ReLU_18_V, [28 x i48]* %ReLU_19_V, [28 x i48]* %ReLU_20_V, [28 x i48]* %ReLU_21_V, [28 x i48]* %ReLU_22_V, [28 x i48]* %ReLU_23_V, [28 x i48]* %ReLU_24_V, [28 x i48]* %ReLU_25_V, [28 x i48]* %ReLU_26_V, [28 x i48]* %ReLU_27_V, [14 x i25]* %maxpool_0_V, [14 x i25]* %maxpool_1_V, [14 x i25]* %maxpool_2_V, [14 x i25]* %maxpool_3_V, [14 x i25]* %maxpool_4_V, [14 x i25]* %maxpool_5_V, [14 x i25]* %maxpool_6_V, [14 x i25]* %maxpool_7_V, [14 x i25]* %maxpool_8_V, [14 x i25]* %maxpool_9_V, [14 x i25]* %maxpool_10_V, [14 x i25]* %maxpool_11_V, [14 x i25]* %maxpool_12_V, [14 x i25]* %maxpool_13_V)" [../src/CNN_final.cpp:24]   --->   Operation 220 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 221 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_1chan([28 x i48]* %ReLU_0_V, [28 x i48]* %ReLU_1_V, [28 x i48]* %ReLU_2_V, [28 x i48]* %ReLU_3_V, [28 x i48]* %ReLU_4_V, [28 x i48]* %ReLU_5_V, [28 x i48]* %ReLU_6_V, [28 x i48]* %ReLU_7_V, [28 x i48]* %ReLU_8_V, [28 x i48]* %ReLU_9_V, [28 x i48]* %ReLU_10_V, [28 x i48]* %ReLU_11_V, [28 x i48]* %ReLU_12_V, [28 x i48]* %ReLU_13_V, [28 x i48]* %ReLU_14_V, [28 x i48]* %ReLU_15_V, [28 x i48]* %ReLU_16_V, [28 x i48]* %ReLU_17_V, [28 x i48]* %ReLU_18_V, [28 x i48]* %ReLU_19_V, [28 x i48]* %ReLU_20_V, [28 x i48]* %ReLU_21_V, [28 x i48]* %ReLU_22_V, [28 x i48]* %ReLU_23_V, [28 x i48]* %ReLU_24_V, [28 x i48]* %ReLU_25_V, [28 x i48]* %ReLU_26_V, [28 x i48]* %ReLU_27_V, [14 x i25]* %maxpool_0_V, [14 x i25]* %maxpool_1_V, [14 x i25]* %maxpool_2_V, [14 x i25]* %maxpool_3_V, [14 x i25]* %maxpool_4_V, [14 x i25]* %maxpool_5_V, [14 x i25]* %maxpool_6_V, [14 x i25]* %maxpool_7_V, [14 x i25]* %maxpool_8_V, [14 x i25]* %maxpool_9_V, [14 x i25]* %maxpool_10_V, [14 x i25]* %maxpool_11_V, [14 x i25]* %maxpool_12_V, [14 x i25]* %maxpool_13_V)" [../src/CNN_final.cpp:24]   --->   Operation 221 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 222 [2/2] (0.00ns)   --->   "call fastcc void @pad_for_conv2([14 x i25]* %maxpool_0_V, [14 x i25]* %maxpool_1_V, [14 x i25]* %maxpool_2_V, [14 x i25]* %maxpool_3_V, [14 x i25]* %maxpool_4_V, [14 x i25]* %maxpool_5_V, [14 x i25]* %maxpool_6_V, [14 x i25]* %maxpool_7_V, [14 x i25]* %maxpool_8_V, [14 x i25]* %maxpool_9_V, [14 x i25]* %maxpool_10_V, [14 x i25]* %maxpool_11_V, [14 x i25]* %maxpool_12_V, [14 x i25]* %maxpool_13_V, [16 x i1]* %padded_L2_0_V, [16 x i25]* %padded_L2_1_V, [16 x i25]* %padded_L2_2_V, [16 x i25]* %padded_L2_3_V, [16 x i25]* %padded_L2_4_V, [16 x i25]* %padded_L2_5_V, [16 x i25]* %padded_L2_6_V, [16 x i25]* %padded_L2_7_V, [16 x i25]* %padded_L2_8_V, [16 x i25]* %padded_L2_9_V, [16 x i25]* %padded_L2_10_V, [16 x i25]* %padded_L2_11_V, [16 x i25]* %padded_L2_12_V, [16 x i25]* %padded_L2_13_V, [16 x i25]* %padded_L2_14_V, [16 x i1]* %padded_L2_15_V)" [../src/CNN_final.cpp:27]   --->   Operation 222 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 223 [1/2] (0.00ns)   --->   "call fastcc void @pad_for_conv2([14 x i25]* %maxpool_0_V, [14 x i25]* %maxpool_1_V, [14 x i25]* %maxpool_2_V, [14 x i25]* %maxpool_3_V, [14 x i25]* %maxpool_4_V, [14 x i25]* %maxpool_5_V, [14 x i25]* %maxpool_6_V, [14 x i25]* %maxpool_7_V, [14 x i25]* %maxpool_8_V, [14 x i25]* %maxpool_9_V, [14 x i25]* %maxpool_10_V, [14 x i25]* %maxpool_11_V, [14 x i25]* %maxpool_12_V, [14 x i25]* %maxpool_13_V, [16 x i1]* %padded_L2_0_V, [16 x i25]* %padded_L2_1_V, [16 x i25]* %padded_L2_2_V, [16 x i25]* %padded_L2_3_V, [16 x i25]* %padded_L2_4_V, [16 x i25]* %padded_L2_5_V, [16 x i25]* %padded_L2_6_V, [16 x i25]* %padded_L2_7_V, [16 x i25]* %padded_L2_8_V, [16 x i25]* %padded_L2_9_V, [16 x i25]* %padded_L2_10_V, [16 x i25]* %padded_L2_11_V, [16 x i25]* %padded_L2_12_V, [16 x i25]* %padded_L2_13_V, [16 x i25]* %padded_L2_14_V, [16 x i1]* %padded_L2_15_V)" [../src/CNN_final.cpp:27]   --->   Operation 223 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 224 [2/2] (0.00ns)   --->   "call fastcc void @resample_for_conv2([16 x i1]* %padded_L2_0_V, [16 x i25]* %padded_L2_1_V, [16 x i25]* %padded_L2_2_V, [16 x i25]* %padded_L2_3_V, [16 x i25]* %padded_L2_4_V, [16 x i25]* %padded_L2_5_V, [16 x i25]* %padded_L2_6_V, [16 x i25]* %padded_L2_7_V, [16 x i25]* %padded_L2_8_V, [16 x i25]* %padded_L2_9_V, [16 x i25]* %padded_L2_10_V, [16 x i25]* %padded_L2_11_V, [16 x i25]* %padded_L2_12_V, [16 x i25]* %padded_L2_13_V, [16 x i25]* %padded_L2_14_V, [16 x i1]* %padded_L2_15_V, [588 x i25]* %resampled_L2_0_V, [588 x i25]* %resampled_L2_1_V, [588 x i25]* %resampled_L2_2_V)" [../src/CNN_final.cpp:28]   --->   Operation 224 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 225 [1/2] (0.00ns)   --->   "call fastcc void @resample_for_conv2([16 x i1]* %padded_L2_0_V, [16 x i25]* %padded_L2_1_V, [16 x i25]* %padded_L2_2_V, [16 x i25]* %padded_L2_3_V, [16 x i25]* %padded_L2_4_V, [16 x i25]* %padded_L2_5_V, [16 x i25]* %padded_L2_6_V, [16 x i25]* %padded_L2_7_V, [16 x i25]* %padded_L2_8_V, [16 x i25]* %padded_L2_9_V, [16 x i25]* %padded_L2_10_V, [16 x i25]* %padded_L2_11_V, [16 x i25]* %padded_L2_12_V, [16 x i25]* %padded_L2_13_V, [16 x i25]* %padded_L2_14_V, [16 x i1]* %padded_L2_15_V, [588 x i25]* %resampled_L2_0_V, [588 x i25]* %resampled_L2_1_V, [588 x i25]* %resampled_L2_2_V)" [../src/CNN_final.cpp:28]   --->   Operation 225 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.88>
ST_19 : Operation 226 [2/2] (0.88ns)   --->   "call fastcc void @conv2d_3x3_4chan_rev([588 x i25]* %resampled_L2_0_V, [588 x i25]* %resampled_L2_1_V, [588 x i25]* %resampled_L2_2_V, [4 x i18]* %conv_kernel_L2_0_V, [4 x i18]* %conv_kernel_L2_1_V, [4 x i18]* %conv_kernel_L2_2_V, [4 x i18]* %conv_kernel_L2_3_V, [4 x i18]* %conv_kernel_L2_4_V, [4 x i18]* %conv_kernel_L2_5_V, [4 x i18]* %conv_kernel_L2_6_V, [4 x i18]* %conv_kernel_L2_7_V, [4 x i18]* %conv_kernel_L2_8_V, i48* %conv_bias_L2_0_V, i48* %conv_bias_L2_1_V, i48* %conv_bias_L2_2_V, i48* %conv_bias_L2_3_V, [56 x i48]* %result_0_V, [56 x i48]* %result_1_V, [56 x i48]* %result_2_V, [56 x i48]* %result_3_V, [56 x i48]* %result_4_V, [56 x i48]* %result_5_V, [56 x i48]* %result_6_V, [56 x i48]* %result_7_V, [56 x i48]* %result_8_V, [56 x i48]* %result_9_V, [56 x i48]* %result_10_V, [56 x i48]* %result_11_V, [56 x i48]* %result_12_V, [56 x i48]* %result_13_V)" [../src/CNN_final.cpp:29]   --->   Operation 226 'call' <Predicate = true> <Delay = 0.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str131) nounwind" [../src/CNN_final.cpp:7]   --->   Operation 227 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([56 x i48]* %result_13_V), !map !216"   --->   Operation 228 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([56 x i48]* %result_12_V), !map !224"   --->   Operation 229 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([56 x i48]* %result_11_V), !map !230"   --->   Operation 230 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 231 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([56 x i48]* %result_10_V), !map !236"   --->   Operation 231 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 232 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([56 x i48]* %result_9_V), !map !242"   --->   Operation 232 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 233 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([56 x i48]* %result_8_V), !map !248"   --->   Operation 233 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([56 x i48]* %result_7_V), !map !254"   --->   Operation 234 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([56 x i48]* %result_6_V), !map !260"   --->   Operation 235 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([56 x i48]* %result_5_V), !map !266"   --->   Operation 236 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([56 x i48]* %result_4_V), !map !272"   --->   Operation 237 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([56 x i48]* %result_3_V), !map !278"   --->   Operation 238 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([56 x i48]* %result_2_V), !map !284"   --->   Operation 239 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([56 x i48]* %result_1_V), !map !290"   --->   Operation 240 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([56 x i48]* %result_0_V), !map !296"   --->   Operation 241 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 242 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %means_27_V), !map !302"   --->   Operation 242 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %means_26_V), !map !309"   --->   Operation 243 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %means_25_V), !map !315"   --->   Operation 244 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %means_24_V), !map !321"   --->   Operation 245 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %means_23_V), !map !327"   --->   Operation 246 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %means_22_V), !map !333"   --->   Operation 247 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %means_21_V), !map !339"   --->   Operation 248 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 249 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %means_20_V), !map !345"   --->   Operation 249 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 250 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %means_19_V), !map !351"   --->   Operation 250 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 251 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %means_18_V), !map !357"   --->   Operation 251 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 252 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %means_17_V), !map !363"   --->   Operation 252 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 253 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %means_16_V), !map !369"   --->   Operation 253 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 254 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %means_15_V), !map !375"   --->   Operation 254 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 255 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %means_14_V), !map !381"   --->   Operation 255 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 256 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %means_13_V), !map !387"   --->   Operation 256 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 257 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %means_12_V), !map !392"   --->   Operation 257 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 258 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %means_11_V), !map !397"   --->   Operation 258 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 259 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %means_10_V), !map !402"   --->   Operation 259 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 260 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %means_9_V), !map !407"   --->   Operation 260 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 261 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %means_8_V), !map !412"   --->   Operation 261 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %means_7_V), !map !417"   --->   Operation 262 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 263 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %means_6_V), !map !422"   --->   Operation 263 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %means_5_V), !map !427"   --->   Operation 264 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 265 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %means_4_V), !map !432"   --->   Operation 265 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %means_3_V), !map !437"   --->   Operation 266 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %means_2_V), !map !442"   --->   Operation 267 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %means_1_V), !map !447"   --->   Operation 268 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %means_0_V), !map !452"   --->   Operation 269 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %in_image_27_V), !map !457"   --->   Operation 270 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %in_image_26_V), !map !461"   --->   Operation 271 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 272 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %in_image_25_V), !map !465"   --->   Operation 272 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 273 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %in_image_24_V), !map !469"   --->   Operation 273 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 274 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %in_image_23_V), !map !473"   --->   Operation 274 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 275 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %in_image_22_V), !map !477"   --->   Operation 275 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 276 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %in_image_21_V), !map !481"   --->   Operation 276 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 277 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %in_image_20_V), !map !485"   --->   Operation 277 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 278 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %in_image_19_V), !map !489"   --->   Operation 278 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 279 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %in_image_18_V), !map !493"   --->   Operation 279 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 280 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %in_image_17_V), !map !497"   --->   Operation 280 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 281 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %in_image_16_V), !map !501"   --->   Operation 281 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 282 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %in_image_15_V), !map !505"   --->   Operation 282 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %in_image_14_V), !map !509"   --->   Operation 283 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 284 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %in_image_13_V), !map !513"   --->   Operation 284 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 285 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %in_image_12_V), !map !517"   --->   Operation 285 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 286 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %in_image_11_V), !map !521"   --->   Operation 286 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 287 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %in_image_10_V), !map !525"   --->   Operation 287 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 288 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %in_image_9_V), !map !529"   --->   Operation 288 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 289 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %in_image_8_V), !map !533"   --->   Operation 289 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 290 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %in_image_7_V), !map !537"   --->   Operation 290 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 291 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %in_image_6_V), !map !541"   --->   Operation 291 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 292 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %in_image_5_V), !map !545"   --->   Operation 292 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 293 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %in_image_4_V), !map !549"   --->   Operation 293 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 294 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %in_image_3_V), !map !553"   --->   Operation 294 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 295 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %in_image_2_V), !map !557"   --->   Operation 295 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 296 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %in_image_1_V), !map !561"   --->   Operation 296 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 297 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([28 x i18]* %in_image_0_V), !map !565"   --->   Operation 297 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 298 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i18]* %conv_kernel_L2_8_V), !map !569"   --->   Operation 298 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 299 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i18]* %conv_kernel_L2_7_V), !map !574"   --->   Operation 299 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 300 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i18]* %conv_kernel_L2_6_V), !map !579"   --->   Operation 300 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 301 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i18]* %conv_kernel_L2_5_V), !map !584"   --->   Operation 301 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i18]* %conv_kernel_L2_4_V), !map !589"   --->   Operation 302 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 303 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i18]* %conv_kernel_L2_3_V), !map !594"   --->   Operation 303 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i18]* %conv_kernel_L2_2_V), !map !599"   --->   Operation 304 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 305 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i18]* %conv_kernel_L2_1_V), !map !604"   --->   Operation 305 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 306 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i18]* %conv_kernel_L2_0_V), !map !609"   --->   Operation 306 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 307 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %conv_kernel_L1_8_V), !map !614"   --->   Operation 307 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 308 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %conv_kernel_L1_7_V), !map !619"   --->   Operation 308 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 309 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %conv_kernel_L1_6_V), !map !624"   --->   Operation 309 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %conv_kernel_L1_5_V), !map !629"   --->   Operation 310 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 311 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %conv_kernel_L1_4_V), !map !634"   --->   Operation 311 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 312 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %conv_kernel_L1_3_V), !map !639"   --->   Operation 312 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 313 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %conv_kernel_L1_2_V), !map !644"   --->   Operation 313 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 314 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %conv_kernel_L1_1_V), !map !649"   --->   Operation 314 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 315 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %conv_kernel_L1_0_V), !map !654"   --->   Operation 315 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 316 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i48* %conv_bias_L2_3_V), !map !659"   --->   Operation 316 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 317 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i48* %conv_bias_L2_2_V), !map !663"   --->   Operation 317 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 318 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i48* %conv_bias_L2_1_V), !map !667"   --->   Operation 318 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 319 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i48* %conv_bias_L2_0_V), !map !671"   --->   Operation 319 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 320 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i48 %conv_bias_L1_V), !map !675"   --->   Operation 320 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 321 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18 %a_V), !map !681"   --->   Operation 321 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 322 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18 %b_V), !map !685"   --->   Operation 322 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 323 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @CNN_str) nounwind"   --->   Operation 323 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 324 [1/2] (0.00ns)   --->   "call fastcc void @conv2d_3x3_4chan_rev([588 x i25]* %resampled_L2_0_V, [588 x i25]* %resampled_L2_1_V, [588 x i25]* %resampled_L2_2_V, [4 x i18]* %conv_kernel_L2_0_V, [4 x i18]* %conv_kernel_L2_1_V, [4 x i18]* %conv_kernel_L2_2_V, [4 x i18]* %conv_kernel_L2_3_V, [4 x i18]* %conv_kernel_L2_4_V, [4 x i18]* %conv_kernel_L2_5_V, [4 x i18]* %conv_kernel_L2_6_V, [4 x i18]* %conv_kernel_L2_7_V, [4 x i18]* %conv_kernel_L2_8_V, i48* %conv_bias_L2_0_V, i48* %conv_bias_L2_1_V, i48* %conv_bias_L2_2_V, i48* %conv_bias_L2_3_V, [56 x i48]* %result_0_V, [56 x i48]* %result_1_V, [56 x i48]* %result_2_V, [56 x i48]* %result_3_V, [56 x i48]* %result_4_V, [56 x i48]* %result_5_V, [56 x i48]* %result_6_V, [56 x i48]* %result_7_V, [56 x i48]* %result_8_V, [56 x i48]* %result_9_V, [56 x i48]* %result_10_V, [56 x i48]* %result_11_V, [56 x i48]* %result_12_V, [56 x i48]* %result_13_V)" [../src/CNN_final.cpp:29]   --->   Operation 324 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 325 [1/1] (0.00ns)   --->   "ret void" [../src/CNN_final.cpp:32]   --->   Operation 325 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_image_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_16_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_17_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_18_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_19_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_20_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_21_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_22_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_23_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_24_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_25_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_26_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_27_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ means_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ means_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ means_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ means_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ means_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ means_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ means_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ means_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ means_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ means_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ means_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ means_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ means_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ means_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ means_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ means_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ means_16_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ means_17_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ means_18_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ means_19_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ means_20_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ means_21_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ means_22_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ means_23_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ means_24_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ means_25_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ means_26_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ means_27_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_kernel_L1_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_kernel_L1_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_kernel_L1_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_kernel_L1_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_kernel_L1_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_kernel_L1_5_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_kernel_L1_6_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_kernel_L1_7_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_kernel_L1_8_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_bias_L1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_kernel_L2_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_kernel_L2_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_kernel_L2_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_kernel_L2_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_kernel_L2_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_kernel_L2_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_kernel_L2_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_kernel_L2_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_kernel_L2_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_bias_L2_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_bias_L2_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_bias_L2_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_bias_L2_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mean_removed_0_V    (alloca              ) [ 001110000000000000000]
mean_removed_1_V    (alloca              ) [ 001110000000000000000]
mean_removed_2_V    (alloca              ) [ 001110000000000000000]
mean_removed_3_V    (alloca              ) [ 001110000000000000000]
mean_removed_4_V    (alloca              ) [ 001110000000000000000]
mean_removed_5_V    (alloca              ) [ 001110000000000000000]
mean_removed_6_V    (alloca              ) [ 001110000000000000000]
mean_removed_7_V    (alloca              ) [ 001110000000000000000]
mean_removed_8_V    (alloca              ) [ 001110000000000000000]
mean_removed_9_V    (alloca              ) [ 001110000000000000000]
mean_removed_10_V   (alloca              ) [ 001110000000000000000]
mean_removed_11_V   (alloca              ) [ 001110000000000000000]
mean_removed_12_V   (alloca              ) [ 001110000000000000000]
mean_removed_13_V   (alloca              ) [ 001110000000000000000]
mean_removed_14_V   (alloca              ) [ 001110000000000000000]
mean_removed_15_V   (alloca              ) [ 001110000000000000000]
mean_removed_16_V   (alloca              ) [ 001110000000000000000]
mean_removed_17_V   (alloca              ) [ 001110000000000000000]
mean_removed_18_V   (alloca              ) [ 001110000000000000000]
mean_removed_19_V   (alloca              ) [ 001110000000000000000]
mean_removed_20_V   (alloca              ) [ 001110000000000000000]
mean_removed_21_V   (alloca              ) [ 001110000000000000000]
mean_removed_22_V   (alloca              ) [ 001110000000000000000]
mean_removed_23_V   (alloca              ) [ 001110000000000000000]
mean_removed_24_V   (alloca              ) [ 001110000000000000000]
mean_removed_25_V   (alloca              ) [ 001110000000000000000]
mean_removed_26_V   (alloca              ) [ 001110000000000000000]
mean_removed_27_V   (alloca              ) [ 001110000000000000000]
padded_0_V          (alloca              ) [ 001111100000000000000]
padded_1_V          (alloca              ) [ 001111100000000000000]
padded_2_V          (alloca              ) [ 001111100000000000000]
padded_3_V          (alloca              ) [ 001111100000000000000]
padded_4_V          (alloca              ) [ 001111100000000000000]
padded_5_V          (alloca              ) [ 001111100000000000000]
padded_6_V          (alloca              ) [ 001111100000000000000]
padded_7_V          (alloca              ) [ 001111100000000000000]
padded_8_V          (alloca              ) [ 001111100000000000000]
padded_9_V          (alloca              ) [ 001111100000000000000]
padded_10_V         (alloca              ) [ 001111100000000000000]
padded_11_V         (alloca              ) [ 001111100000000000000]
padded_12_V         (alloca              ) [ 001111100000000000000]
padded_13_V         (alloca              ) [ 001111100000000000000]
padded_14_V         (alloca              ) [ 001111100000000000000]
padded_15_V         (alloca              ) [ 001111100000000000000]
padded_16_V         (alloca              ) [ 001111100000000000000]
padded_17_V         (alloca              ) [ 001111100000000000000]
padded_18_V         (alloca              ) [ 001111100000000000000]
padded_19_V         (alloca              ) [ 001111100000000000000]
padded_20_V         (alloca              ) [ 001111100000000000000]
padded_21_V         (alloca              ) [ 001111100000000000000]
padded_22_V         (alloca              ) [ 001111100000000000000]
padded_23_V         (alloca              ) [ 001111100000000000000]
padded_24_V         (alloca              ) [ 001111100000000000000]
padded_25_V         (alloca              ) [ 001111100000000000000]
padded_26_V         (alloca              ) [ 001111100000000000000]
padded_27_V         (alloca              ) [ 001111100000000000000]
padded_28_V         (alloca              ) [ 001111100000000000000]
padded_29_V         (alloca              ) [ 001111100000000000000]
resampled_0_0_V     (alloca              ) [ 001111111000000000000]
resampled_0_1_V     (alloca              ) [ 001111111000000000000]
resampled_0_2_V     (alloca              ) [ 001111111000000000000]
resampled_1_0_V     (alloca              ) [ 001111111000000000000]
resampled_1_1_V     (alloca              ) [ 001111111000000000000]
resampled_1_2_V     (alloca              ) [ 001111111000000000000]
resampled_2_0_V     (alloca              ) [ 001111111000000000000]
resampled_2_1_V     (alloca              ) [ 001111111000000000000]
resampled_2_2_V     (alloca              ) [ 001111111000000000000]
conv_0_V            (alloca              ) [ 001111111110000000000]
conv_1_V            (alloca              ) [ 001111111110000000000]
conv_2_V            (alloca              ) [ 001111111110000000000]
conv_3_V            (alloca              ) [ 001111111110000000000]
conv_4_V            (alloca              ) [ 001111111110000000000]
conv_5_V            (alloca              ) [ 001111111110000000000]
conv_6_V            (alloca              ) [ 001111111110000000000]
conv_7_V            (alloca              ) [ 001111111110000000000]
conv_8_V            (alloca              ) [ 001111111110000000000]
conv_9_V            (alloca              ) [ 001111111110000000000]
conv_10_V           (alloca              ) [ 001111111110000000000]
conv_11_V           (alloca              ) [ 001111111110000000000]
conv_12_V           (alloca              ) [ 001111111110000000000]
conv_13_V           (alloca              ) [ 001111111110000000000]
conv_14_V           (alloca              ) [ 001111111110000000000]
conv_15_V           (alloca              ) [ 001111111110000000000]
conv_16_V           (alloca              ) [ 001111111110000000000]
conv_17_V           (alloca              ) [ 001111111110000000000]
conv_18_V           (alloca              ) [ 001111111110000000000]
conv_19_V           (alloca              ) [ 001111111110000000000]
conv_20_V           (alloca              ) [ 001111111110000000000]
conv_21_V           (alloca              ) [ 001111111110000000000]
conv_22_V           (alloca              ) [ 001111111110000000000]
conv_23_V           (alloca              ) [ 001111111110000000000]
conv_24_V           (alloca              ) [ 001111111110000000000]
conv_25_V           (alloca              ) [ 001111111110000000000]
conv_26_V           (alloca              ) [ 001111111110000000000]
conv_27_V           (alloca              ) [ 001111111110000000000]
batchnorm_0_V       (alloca              ) [ 001111111111100000000]
batchnorm_1_V       (alloca              ) [ 001111111111100000000]
batchnorm_2_V       (alloca              ) [ 001111111111100000000]
batchnorm_3_V       (alloca              ) [ 001111111111100000000]
batchnorm_4_V       (alloca              ) [ 001111111111100000000]
batchnorm_5_V       (alloca              ) [ 001111111111100000000]
batchnorm_6_V       (alloca              ) [ 001111111111100000000]
batchnorm_7_V       (alloca              ) [ 001111111111100000000]
batchnorm_8_V       (alloca              ) [ 001111111111100000000]
batchnorm_9_V       (alloca              ) [ 001111111111100000000]
batchnorm_10_V      (alloca              ) [ 001111111111100000000]
batchnorm_11_V      (alloca              ) [ 001111111111100000000]
batchnorm_12_V      (alloca              ) [ 001111111111100000000]
batchnorm_13_V      (alloca              ) [ 001111111111100000000]
batchnorm_14_V      (alloca              ) [ 001111111111100000000]
batchnorm_15_V      (alloca              ) [ 001111111111100000000]
batchnorm_16_V      (alloca              ) [ 001111111111100000000]
batchnorm_17_V      (alloca              ) [ 001111111111100000000]
batchnorm_18_V      (alloca              ) [ 001111111111100000000]
batchnorm_19_V      (alloca              ) [ 001111111111100000000]
batchnorm_20_V      (alloca              ) [ 001111111111100000000]
batchnorm_21_V      (alloca              ) [ 001111111111100000000]
batchnorm_22_V      (alloca              ) [ 001111111111100000000]
batchnorm_23_V      (alloca              ) [ 001111111111100000000]
batchnorm_24_V      (alloca              ) [ 001111111111100000000]
batchnorm_25_V      (alloca              ) [ 001111111111100000000]
batchnorm_26_V      (alloca              ) [ 001111111111100000000]
batchnorm_27_V      (alloca              ) [ 001111111111100000000]
ReLU_0_V            (alloca              ) [ 001111111111111000000]
ReLU_1_V            (alloca              ) [ 001111111111111000000]
ReLU_2_V            (alloca              ) [ 001111111111111000000]
ReLU_3_V            (alloca              ) [ 001111111111111000000]
ReLU_4_V            (alloca              ) [ 001111111111111000000]
ReLU_5_V            (alloca              ) [ 001111111111111000000]
ReLU_6_V            (alloca              ) [ 001111111111111000000]
ReLU_7_V            (alloca              ) [ 001111111111111000000]
ReLU_8_V            (alloca              ) [ 001111111111111000000]
ReLU_9_V            (alloca              ) [ 001111111111111000000]
ReLU_10_V           (alloca              ) [ 001111111111111000000]
ReLU_11_V           (alloca              ) [ 001111111111111000000]
ReLU_12_V           (alloca              ) [ 001111111111111000000]
ReLU_13_V           (alloca              ) [ 001111111111111000000]
ReLU_14_V           (alloca              ) [ 001111111111111000000]
ReLU_15_V           (alloca              ) [ 001111111111111000000]
ReLU_16_V           (alloca              ) [ 001111111111111000000]
ReLU_17_V           (alloca              ) [ 001111111111111000000]
ReLU_18_V           (alloca              ) [ 001111111111111000000]
ReLU_19_V           (alloca              ) [ 001111111111111000000]
ReLU_20_V           (alloca              ) [ 001111111111111000000]
ReLU_21_V           (alloca              ) [ 001111111111111000000]
ReLU_22_V           (alloca              ) [ 001111111111111000000]
ReLU_23_V           (alloca              ) [ 001111111111111000000]
ReLU_24_V           (alloca              ) [ 001111111111111000000]
ReLU_25_V           (alloca              ) [ 001111111111111000000]
ReLU_26_V           (alloca              ) [ 001111111111111000000]
ReLU_27_V           (alloca              ) [ 001111111111111000000]
maxpool_0_V         (alloca              ) [ 001111111111111110000]
maxpool_1_V         (alloca              ) [ 001111111111111110000]
maxpool_2_V         (alloca              ) [ 001111111111111110000]
maxpool_3_V         (alloca              ) [ 001111111111111110000]
maxpool_4_V         (alloca              ) [ 001111111111111110000]
maxpool_5_V         (alloca              ) [ 001111111111111110000]
maxpool_6_V         (alloca              ) [ 001111111111111110000]
maxpool_7_V         (alloca              ) [ 001111111111111110000]
maxpool_8_V         (alloca              ) [ 001111111111111110000]
maxpool_9_V         (alloca              ) [ 001111111111111110000]
maxpool_10_V        (alloca              ) [ 001111111111111110000]
maxpool_11_V        (alloca              ) [ 001111111111111110000]
maxpool_12_V        (alloca              ) [ 001111111111111110000]
maxpool_13_V        (alloca              ) [ 001111111111111110000]
padded_L2_0_V       (alloca              ) [ 001111111111111111100]
padded_L2_1_V       (alloca              ) [ 001111111111111111100]
padded_L2_2_V       (alloca              ) [ 001111111111111111100]
padded_L2_3_V       (alloca              ) [ 001111111111111111100]
padded_L2_4_V       (alloca              ) [ 001111111111111111100]
padded_L2_5_V       (alloca              ) [ 001111111111111111100]
padded_L2_6_V       (alloca              ) [ 001111111111111111100]
padded_L2_7_V       (alloca              ) [ 001111111111111111100]
padded_L2_8_V       (alloca              ) [ 001111111111111111100]
padded_L2_9_V       (alloca              ) [ 001111111111111111100]
padded_L2_10_V      (alloca              ) [ 001111111111111111100]
padded_L2_11_V      (alloca              ) [ 001111111111111111100]
padded_L2_12_V      (alloca              ) [ 001111111111111111100]
padded_L2_13_V      (alloca              ) [ 001111111111111111100]
padded_L2_14_V      (alloca              ) [ 001111111111111111100]
padded_L2_15_V      (alloca              ) [ 001111111111111111100]
resampled_L2_0_V    (alloca              ) [ 001111111111111111111]
resampled_L2_1_V    (alloca              ) [ 001111111111111111111]
resampled_L2_2_V    (alloca              ) [ 001111111111111111111]
StgValue_206        (call                ) [ 000000000000000000000]
StgValue_208        (call                ) [ 000000000000000000000]
StgValue_210        (call                ) [ 000000000000000000000]
conv_bias_L1_V_read (read                ) [ 000000001000000000000]
StgValue_213        (call                ) [ 000000000000000000000]
b_V_read            (read                ) [ 000000000010000000000]
a_V_read            (read                ) [ 000000000010000000000]
StgValue_217        (call                ) [ 000000000000000000000]
StgValue_219        (call                ) [ 000000000000000000000]
StgValue_221        (call                ) [ 000000000000000000000]
StgValue_223        (call                ) [ 000000000000000000000]
StgValue_225        (call                ) [ 000000000000000000000]
StgValue_227        (specdataflowpipeline) [ 000000000000000000000]
StgValue_228        (specbitsmap         ) [ 000000000000000000000]
StgValue_229        (specbitsmap         ) [ 000000000000000000000]
StgValue_230        (specbitsmap         ) [ 000000000000000000000]
StgValue_231        (specbitsmap         ) [ 000000000000000000000]
StgValue_232        (specbitsmap         ) [ 000000000000000000000]
StgValue_233        (specbitsmap         ) [ 000000000000000000000]
StgValue_234        (specbitsmap         ) [ 000000000000000000000]
StgValue_235        (specbitsmap         ) [ 000000000000000000000]
StgValue_236        (specbitsmap         ) [ 000000000000000000000]
StgValue_237        (specbitsmap         ) [ 000000000000000000000]
StgValue_238        (specbitsmap         ) [ 000000000000000000000]
StgValue_239        (specbitsmap         ) [ 000000000000000000000]
StgValue_240        (specbitsmap         ) [ 000000000000000000000]
StgValue_241        (specbitsmap         ) [ 000000000000000000000]
StgValue_242        (specbitsmap         ) [ 000000000000000000000]
StgValue_243        (specbitsmap         ) [ 000000000000000000000]
StgValue_244        (specbitsmap         ) [ 000000000000000000000]
StgValue_245        (specbitsmap         ) [ 000000000000000000000]
StgValue_246        (specbitsmap         ) [ 000000000000000000000]
StgValue_247        (specbitsmap         ) [ 000000000000000000000]
StgValue_248        (specbitsmap         ) [ 000000000000000000000]
StgValue_249        (specbitsmap         ) [ 000000000000000000000]
StgValue_250        (specbitsmap         ) [ 000000000000000000000]
StgValue_251        (specbitsmap         ) [ 000000000000000000000]
StgValue_252        (specbitsmap         ) [ 000000000000000000000]
StgValue_253        (specbitsmap         ) [ 000000000000000000000]
StgValue_254        (specbitsmap         ) [ 000000000000000000000]
StgValue_255        (specbitsmap         ) [ 000000000000000000000]
StgValue_256        (specbitsmap         ) [ 000000000000000000000]
StgValue_257        (specbitsmap         ) [ 000000000000000000000]
StgValue_258        (specbitsmap         ) [ 000000000000000000000]
StgValue_259        (specbitsmap         ) [ 000000000000000000000]
StgValue_260        (specbitsmap         ) [ 000000000000000000000]
StgValue_261        (specbitsmap         ) [ 000000000000000000000]
StgValue_262        (specbitsmap         ) [ 000000000000000000000]
StgValue_263        (specbitsmap         ) [ 000000000000000000000]
StgValue_264        (specbitsmap         ) [ 000000000000000000000]
StgValue_265        (specbitsmap         ) [ 000000000000000000000]
StgValue_266        (specbitsmap         ) [ 000000000000000000000]
StgValue_267        (specbitsmap         ) [ 000000000000000000000]
StgValue_268        (specbitsmap         ) [ 000000000000000000000]
StgValue_269        (specbitsmap         ) [ 000000000000000000000]
StgValue_270        (specbitsmap         ) [ 000000000000000000000]
StgValue_271        (specbitsmap         ) [ 000000000000000000000]
StgValue_272        (specbitsmap         ) [ 000000000000000000000]
StgValue_273        (specbitsmap         ) [ 000000000000000000000]
StgValue_274        (specbitsmap         ) [ 000000000000000000000]
StgValue_275        (specbitsmap         ) [ 000000000000000000000]
StgValue_276        (specbitsmap         ) [ 000000000000000000000]
StgValue_277        (specbitsmap         ) [ 000000000000000000000]
StgValue_278        (specbitsmap         ) [ 000000000000000000000]
StgValue_279        (specbitsmap         ) [ 000000000000000000000]
StgValue_280        (specbitsmap         ) [ 000000000000000000000]
StgValue_281        (specbitsmap         ) [ 000000000000000000000]
StgValue_282        (specbitsmap         ) [ 000000000000000000000]
StgValue_283        (specbitsmap         ) [ 000000000000000000000]
StgValue_284        (specbitsmap         ) [ 000000000000000000000]
StgValue_285        (specbitsmap         ) [ 000000000000000000000]
StgValue_286        (specbitsmap         ) [ 000000000000000000000]
StgValue_287        (specbitsmap         ) [ 000000000000000000000]
StgValue_288        (specbitsmap         ) [ 000000000000000000000]
StgValue_289        (specbitsmap         ) [ 000000000000000000000]
StgValue_290        (specbitsmap         ) [ 000000000000000000000]
StgValue_291        (specbitsmap         ) [ 000000000000000000000]
StgValue_292        (specbitsmap         ) [ 000000000000000000000]
StgValue_293        (specbitsmap         ) [ 000000000000000000000]
StgValue_294        (specbitsmap         ) [ 000000000000000000000]
StgValue_295        (specbitsmap         ) [ 000000000000000000000]
StgValue_296        (specbitsmap         ) [ 000000000000000000000]
StgValue_297        (specbitsmap         ) [ 000000000000000000000]
StgValue_298        (specbitsmap         ) [ 000000000000000000000]
StgValue_299        (specbitsmap         ) [ 000000000000000000000]
StgValue_300        (specbitsmap         ) [ 000000000000000000000]
StgValue_301        (specbitsmap         ) [ 000000000000000000000]
StgValue_302        (specbitsmap         ) [ 000000000000000000000]
StgValue_303        (specbitsmap         ) [ 000000000000000000000]
StgValue_304        (specbitsmap         ) [ 000000000000000000000]
StgValue_305        (specbitsmap         ) [ 000000000000000000000]
StgValue_306        (specbitsmap         ) [ 000000000000000000000]
StgValue_307        (specbitsmap         ) [ 000000000000000000000]
StgValue_308        (specbitsmap         ) [ 000000000000000000000]
StgValue_309        (specbitsmap         ) [ 000000000000000000000]
StgValue_310        (specbitsmap         ) [ 000000000000000000000]
StgValue_311        (specbitsmap         ) [ 000000000000000000000]
StgValue_312        (specbitsmap         ) [ 000000000000000000000]
StgValue_313        (specbitsmap         ) [ 000000000000000000000]
StgValue_314        (specbitsmap         ) [ 000000000000000000000]
StgValue_315        (specbitsmap         ) [ 000000000000000000000]
StgValue_316        (specbitsmap         ) [ 000000000000000000000]
StgValue_317        (specbitsmap         ) [ 000000000000000000000]
StgValue_318        (specbitsmap         ) [ 000000000000000000000]
StgValue_319        (specbitsmap         ) [ 000000000000000000000]
StgValue_320        (specbitsmap         ) [ 000000000000000000000]
StgValue_321        (specbitsmap         ) [ 000000000000000000000]
StgValue_322        (specbitsmap         ) [ 000000000000000000000]
StgValue_323        (spectopmodule       ) [ 000000000000000000000]
StgValue_324        (call                ) [ 000000000000000000000]
StgValue_325        (ret                 ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_image_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_image_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_image_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_image_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_image_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_4_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_image_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_5_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_image_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_6_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_image_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_7_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_image_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_8_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="in_image_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_9_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="in_image_10_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_10_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="in_image_11_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_11_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="in_image_12_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_12_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="in_image_13_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_13_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="in_image_14_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_14_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="in_image_15_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_15_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="in_image_16_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_16_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="in_image_17_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_17_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="in_image_18_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_18_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="in_image_19_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_19_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="in_image_20_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_20_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="in_image_21_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_21_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="in_image_22_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_22_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="in_image_23_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_23_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="in_image_24_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_24_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="in_image_25_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_25_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="in_image_26_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_26_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="in_image_27_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_27_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="means_0_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="means_1_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="means_2_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="means_3_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="means_4_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_4_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="means_5_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_5_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="means_6_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_6_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="means_7_V">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_7_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="means_8_V">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_8_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="means_9_V">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_9_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="means_10_V">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_10_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="means_11_V">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_11_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="means_12_V">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_12_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="means_13_V">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_13_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="means_14_V">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_14_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="means_15_V">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_15_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="means_16_V">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_16_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="means_17_V">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_17_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="means_18_V">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_18_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="means_19_V">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_19_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="means_20_V">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_20_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="means_21_V">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_21_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="means_22_V">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_22_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="means_23_V">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_23_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="means_24_V">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_24_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="means_25_V">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_25_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="means_26_V">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_26_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="means_27_V">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_27_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="conv_kernel_L1_0_V">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L1_0_V"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="conv_kernel_L1_1_V">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L1_1_V"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="conv_kernel_L1_2_V">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L1_2_V"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="conv_kernel_L1_3_V">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L1_3_V"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="conv_kernel_L1_4_V">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L1_4_V"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="conv_kernel_L1_5_V">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L1_5_V"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="conv_kernel_L1_6_V">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L1_6_V"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="conv_kernel_L1_7_V">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L1_7_V"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="conv_kernel_L1_8_V">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L1_8_V"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="conv_bias_L1_V">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias_L1_V"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="a_V">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="b_V">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_V"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="conv_kernel_L2_0_V">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L2_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="conv_kernel_L2_1_V">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L2_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="conv_kernel_L2_2_V">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L2_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="conv_kernel_L2_3_V">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L2_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="conv_kernel_L2_4_V">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L2_4_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="conv_kernel_L2_5_V">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L2_5_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="conv_kernel_L2_6_V">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L2_6_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="conv_kernel_L2_7_V">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L2_7_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="conv_kernel_L2_8_V">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L2_8_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="conv_bias_L2_0_V">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias_L2_0_V"/></StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="conv_bias_L2_1_V">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias_L2_1_V"/></StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="conv_bias_L2_2_V">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias_L2_2_V"/></StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="conv_bias_L2_3_V">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias_L2_3_V"/></StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="result_0_V">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="result_1_V">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="result_2_V">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="result_3_V">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_3_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="result_4_V">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_4_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="result_5_V">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_5_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="result_6_V">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_6_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="result_7_V">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_7_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="result_8_V">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_8_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="result_9_V">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_9_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="result_10_V">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_10_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="result_11_V">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_11_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="result_12_V">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_12_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="result_13_V">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_13_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zero_mean_1chan"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="efficient_pad_n_1cha"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resample"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i48"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_3x3_1chan_rev"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch_norm"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1chan"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_for_conv2"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resample_for_conv2"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_3x3_4chan_rev"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="CNN_str"/></StgValue>
</bind>
</comp>

<comp id="228" class="1004" name="mean_removed_0_V_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean_removed_0_V/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="mean_removed_1_V_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean_removed_1_V/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="mean_removed_2_V_alloca_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean_removed_2_V/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="mean_removed_3_V_alloca_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean_removed_3_V/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="mean_removed_4_V_alloca_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean_removed_4_V/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="mean_removed_5_V_alloca_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean_removed_5_V/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="mean_removed_6_V_alloca_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean_removed_6_V/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="mean_removed_7_V_alloca_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean_removed_7_V/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="mean_removed_8_V_alloca_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean_removed_8_V/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="mean_removed_9_V_alloca_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean_removed_9_V/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="mean_removed_10_V_alloca_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean_removed_10_V/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="mean_removed_11_V_alloca_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean_removed_11_V/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="mean_removed_12_V_alloca_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean_removed_12_V/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="mean_removed_13_V_alloca_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean_removed_13_V/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="mean_removed_14_V_alloca_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean_removed_14_V/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="mean_removed_15_V_alloca_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean_removed_15_V/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="mean_removed_16_V_alloca_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean_removed_16_V/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="mean_removed_17_V_alloca_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean_removed_17_V/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="mean_removed_18_V_alloca_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean_removed_18_V/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="mean_removed_19_V_alloca_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean_removed_19_V/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="mean_removed_20_V_alloca_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean_removed_20_V/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="mean_removed_21_V_alloca_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean_removed_21_V/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="mean_removed_22_V_alloca_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean_removed_22_V/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="mean_removed_23_V_alloca_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean_removed_23_V/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="mean_removed_24_V_alloca_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean_removed_24_V/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="mean_removed_25_V_alloca_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean_removed_25_V/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="mean_removed_26_V_alloca_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean_removed_26_V/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="mean_removed_27_V_alloca_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean_removed_27_V/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="padded_0_V_alloca_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_0_V/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="padded_1_V_alloca_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_1_V/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="padded_2_V_alloca_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_2_V/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="padded_3_V_alloca_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_3_V/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="padded_4_V_alloca_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_4_V/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="padded_5_V_alloca_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_5_V/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="padded_6_V_alloca_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_6_V/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="padded_7_V_alloca_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_7_V/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="padded_8_V_alloca_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_8_V/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="padded_9_V_alloca_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_9_V/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="padded_10_V_alloca_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_10_V/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="padded_11_V_alloca_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_11_V/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="padded_12_V_alloca_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_12_V/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="padded_13_V_alloca_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_13_V/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="padded_14_V_alloca_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_14_V/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="padded_15_V_alloca_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_15_V/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="padded_16_V_alloca_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_16_V/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="padded_17_V_alloca_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_17_V/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="padded_18_V_alloca_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_18_V/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="padded_19_V_alloca_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_19_V/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="padded_20_V_alloca_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_20_V/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="padded_21_V_alloca_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_21_V/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="padded_22_V_alloca_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_22_V/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="padded_23_V_alloca_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_23_V/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="padded_24_V_alloca_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_24_V/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="padded_25_V_alloca_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_25_V/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="padded_26_V_alloca_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_26_V/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="padded_27_V_alloca_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_27_V/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="padded_28_V_alloca_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_28_V/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="padded_29_V_alloca_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_29_V/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="resampled_0_0_V_alloca_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="resampled_0_0_V/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="resampled_0_1_V_alloca_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="resampled_0_1_V/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="resampled_0_2_V_alloca_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="resampled_0_2_V/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="resampled_1_0_V_alloca_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="resampled_1_0_V/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="resampled_1_1_V_alloca_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="resampled_1_1_V/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="resampled_1_2_V_alloca_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="resampled_1_2_V/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="resampled_2_0_V_alloca_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="resampled_2_0_V/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="resampled_2_1_V_alloca_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="resampled_2_1_V/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="resampled_2_2_V_alloca_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="resampled_2_2_V/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="conv_0_V_alloca_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_0_V/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="conv_1_V_alloca_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_V/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="conv_2_V_alloca_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_2_V/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="conv_3_V_alloca_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_3_V/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="conv_4_V_alloca_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_4_V/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="conv_5_V_alloca_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_5_V/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="conv_6_V_alloca_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_6_V/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="conv_7_V_alloca_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_7_V/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="conv_8_V_alloca_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_8_V/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="conv_9_V_alloca_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_9_V/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="conv_10_V_alloca_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_10_V/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="conv_11_V_alloca_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_11_V/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="conv_12_V_alloca_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_12_V/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="conv_13_V_alloca_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_13_V/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="conv_14_V_alloca_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_14_V/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="conv_15_V_alloca_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_15_V/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="conv_16_V_alloca_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_16_V/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="conv_17_V_alloca_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_17_V/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="conv_18_V_alloca_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_18_V/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="conv_19_V_alloca_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_19_V/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="conv_20_V_alloca_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_20_V/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="conv_21_V_alloca_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_21_V/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="conv_22_V_alloca_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_22_V/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="conv_23_V_alloca_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_23_V/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="conv_24_V_alloca_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_24_V/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="conv_25_V_alloca_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_25_V/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="conv_26_V_alloca_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_26_V/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="conv_27_V_alloca_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_27_V/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="batchnorm_0_V_alloca_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batchnorm_0_V/1 "/>
</bind>
</comp>

<comp id="612" class="1004" name="batchnorm_1_V_alloca_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batchnorm_1_V/1 "/>
</bind>
</comp>

<comp id="616" class="1004" name="batchnorm_2_V_alloca_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batchnorm_2_V/1 "/>
</bind>
</comp>

<comp id="620" class="1004" name="batchnorm_3_V_alloca_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batchnorm_3_V/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="batchnorm_4_V_alloca_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batchnorm_4_V/1 "/>
</bind>
</comp>

<comp id="628" class="1004" name="batchnorm_5_V_alloca_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batchnorm_5_V/1 "/>
</bind>
</comp>

<comp id="632" class="1004" name="batchnorm_6_V_alloca_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batchnorm_6_V/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="batchnorm_7_V_alloca_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batchnorm_7_V/1 "/>
</bind>
</comp>

<comp id="640" class="1004" name="batchnorm_8_V_alloca_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batchnorm_8_V/1 "/>
</bind>
</comp>

<comp id="644" class="1004" name="batchnorm_9_V_alloca_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batchnorm_9_V/1 "/>
</bind>
</comp>

<comp id="648" class="1004" name="batchnorm_10_V_alloca_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batchnorm_10_V/1 "/>
</bind>
</comp>

<comp id="652" class="1004" name="batchnorm_11_V_alloca_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batchnorm_11_V/1 "/>
</bind>
</comp>

<comp id="656" class="1004" name="batchnorm_12_V_alloca_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batchnorm_12_V/1 "/>
</bind>
</comp>

<comp id="660" class="1004" name="batchnorm_13_V_alloca_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batchnorm_13_V/1 "/>
</bind>
</comp>

<comp id="664" class="1004" name="batchnorm_14_V_alloca_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batchnorm_14_V/1 "/>
</bind>
</comp>

<comp id="668" class="1004" name="batchnorm_15_V_alloca_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batchnorm_15_V/1 "/>
</bind>
</comp>

<comp id="672" class="1004" name="batchnorm_16_V_alloca_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batchnorm_16_V/1 "/>
</bind>
</comp>

<comp id="676" class="1004" name="batchnorm_17_V_alloca_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batchnorm_17_V/1 "/>
</bind>
</comp>

<comp id="680" class="1004" name="batchnorm_18_V_alloca_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batchnorm_18_V/1 "/>
</bind>
</comp>

<comp id="684" class="1004" name="batchnorm_19_V_alloca_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batchnorm_19_V/1 "/>
</bind>
</comp>

<comp id="688" class="1004" name="batchnorm_20_V_alloca_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batchnorm_20_V/1 "/>
</bind>
</comp>

<comp id="692" class="1004" name="batchnorm_21_V_alloca_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batchnorm_21_V/1 "/>
</bind>
</comp>

<comp id="696" class="1004" name="batchnorm_22_V_alloca_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batchnorm_22_V/1 "/>
</bind>
</comp>

<comp id="700" class="1004" name="batchnorm_23_V_alloca_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batchnorm_23_V/1 "/>
</bind>
</comp>

<comp id="704" class="1004" name="batchnorm_24_V_alloca_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batchnorm_24_V/1 "/>
</bind>
</comp>

<comp id="708" class="1004" name="batchnorm_25_V_alloca_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batchnorm_25_V/1 "/>
</bind>
</comp>

<comp id="712" class="1004" name="batchnorm_26_V_alloca_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batchnorm_26_V/1 "/>
</bind>
</comp>

<comp id="716" class="1004" name="batchnorm_27_V_alloca_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batchnorm_27_V/1 "/>
</bind>
</comp>

<comp id="720" class="1004" name="ReLU_0_V_alloca_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ReLU_0_V/1 "/>
</bind>
</comp>

<comp id="724" class="1004" name="ReLU_1_V_alloca_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ReLU_1_V/1 "/>
</bind>
</comp>

<comp id="728" class="1004" name="ReLU_2_V_alloca_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ReLU_2_V/1 "/>
</bind>
</comp>

<comp id="732" class="1004" name="ReLU_3_V_alloca_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ReLU_3_V/1 "/>
</bind>
</comp>

<comp id="736" class="1004" name="ReLU_4_V_alloca_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ReLU_4_V/1 "/>
</bind>
</comp>

<comp id="740" class="1004" name="ReLU_5_V_alloca_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ReLU_5_V/1 "/>
</bind>
</comp>

<comp id="744" class="1004" name="ReLU_6_V_alloca_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="0"/>
<pin id="746" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ReLU_6_V/1 "/>
</bind>
</comp>

<comp id="748" class="1004" name="ReLU_7_V_alloca_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ReLU_7_V/1 "/>
</bind>
</comp>

<comp id="752" class="1004" name="ReLU_8_V_alloca_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ReLU_8_V/1 "/>
</bind>
</comp>

<comp id="756" class="1004" name="ReLU_9_V_alloca_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ReLU_9_V/1 "/>
</bind>
</comp>

<comp id="760" class="1004" name="ReLU_10_V_alloca_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ReLU_10_V/1 "/>
</bind>
</comp>

<comp id="764" class="1004" name="ReLU_11_V_alloca_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ReLU_11_V/1 "/>
</bind>
</comp>

<comp id="768" class="1004" name="ReLU_12_V_alloca_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ReLU_12_V/1 "/>
</bind>
</comp>

<comp id="772" class="1004" name="ReLU_13_V_alloca_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ReLU_13_V/1 "/>
</bind>
</comp>

<comp id="776" class="1004" name="ReLU_14_V_alloca_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ReLU_14_V/1 "/>
</bind>
</comp>

<comp id="780" class="1004" name="ReLU_15_V_alloca_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ReLU_15_V/1 "/>
</bind>
</comp>

<comp id="784" class="1004" name="ReLU_16_V_alloca_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ReLU_16_V/1 "/>
</bind>
</comp>

<comp id="788" class="1004" name="ReLU_17_V_alloca_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ReLU_17_V/1 "/>
</bind>
</comp>

<comp id="792" class="1004" name="ReLU_18_V_alloca_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="0"/>
<pin id="794" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ReLU_18_V/1 "/>
</bind>
</comp>

<comp id="796" class="1004" name="ReLU_19_V_alloca_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="0"/>
<pin id="798" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ReLU_19_V/1 "/>
</bind>
</comp>

<comp id="800" class="1004" name="ReLU_20_V_alloca_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ReLU_20_V/1 "/>
</bind>
</comp>

<comp id="804" class="1004" name="ReLU_21_V_alloca_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ReLU_21_V/1 "/>
</bind>
</comp>

<comp id="808" class="1004" name="ReLU_22_V_alloca_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ReLU_22_V/1 "/>
</bind>
</comp>

<comp id="812" class="1004" name="ReLU_23_V_alloca_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="0"/>
<pin id="814" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ReLU_23_V/1 "/>
</bind>
</comp>

<comp id="816" class="1004" name="ReLU_24_V_alloca_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ReLU_24_V/1 "/>
</bind>
</comp>

<comp id="820" class="1004" name="ReLU_25_V_alloca_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="0"/>
<pin id="822" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ReLU_25_V/1 "/>
</bind>
</comp>

<comp id="824" class="1004" name="ReLU_26_V_alloca_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ReLU_26_V/1 "/>
</bind>
</comp>

<comp id="828" class="1004" name="ReLU_27_V_alloca_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ReLU_27_V/1 "/>
</bind>
</comp>

<comp id="832" class="1004" name="maxpool_0_V_alloca_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="maxpool_0_V/1 "/>
</bind>
</comp>

<comp id="836" class="1004" name="maxpool_1_V_alloca_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="maxpool_1_V/1 "/>
</bind>
</comp>

<comp id="840" class="1004" name="maxpool_2_V_alloca_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="0"/>
<pin id="842" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="maxpool_2_V/1 "/>
</bind>
</comp>

<comp id="844" class="1004" name="maxpool_3_V_alloca_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="maxpool_3_V/1 "/>
</bind>
</comp>

<comp id="848" class="1004" name="maxpool_4_V_alloca_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="0"/>
<pin id="850" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="maxpool_4_V/1 "/>
</bind>
</comp>

<comp id="852" class="1004" name="maxpool_5_V_alloca_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="0"/>
<pin id="854" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="maxpool_5_V/1 "/>
</bind>
</comp>

<comp id="856" class="1004" name="maxpool_6_V_alloca_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="maxpool_6_V/1 "/>
</bind>
</comp>

<comp id="860" class="1004" name="maxpool_7_V_alloca_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="0"/>
<pin id="862" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="maxpool_7_V/1 "/>
</bind>
</comp>

<comp id="864" class="1004" name="maxpool_8_V_alloca_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="maxpool_8_V/1 "/>
</bind>
</comp>

<comp id="868" class="1004" name="maxpool_9_V_alloca_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="maxpool_9_V/1 "/>
</bind>
</comp>

<comp id="872" class="1004" name="maxpool_10_V_alloca_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="0"/>
<pin id="874" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="maxpool_10_V/1 "/>
</bind>
</comp>

<comp id="876" class="1004" name="maxpool_11_V_alloca_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="0"/>
<pin id="878" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="maxpool_11_V/1 "/>
</bind>
</comp>

<comp id="880" class="1004" name="maxpool_12_V_alloca_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="0"/>
<pin id="882" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="maxpool_12_V/1 "/>
</bind>
</comp>

<comp id="884" class="1004" name="maxpool_13_V_alloca_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="0"/>
<pin id="886" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="maxpool_13_V/1 "/>
</bind>
</comp>

<comp id="888" class="1004" name="padded_L2_0_V_alloca_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="0"/>
<pin id="890" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_L2_0_V/1 "/>
</bind>
</comp>

<comp id="892" class="1004" name="padded_L2_1_V_alloca_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="0"/>
<pin id="894" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_L2_1_V/1 "/>
</bind>
</comp>

<comp id="896" class="1004" name="padded_L2_2_V_alloca_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="0"/>
<pin id="898" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_L2_2_V/1 "/>
</bind>
</comp>

<comp id="900" class="1004" name="padded_L2_3_V_alloca_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="0"/>
<pin id="902" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_L2_3_V/1 "/>
</bind>
</comp>

<comp id="904" class="1004" name="padded_L2_4_V_alloca_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="0"/>
<pin id="906" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_L2_4_V/1 "/>
</bind>
</comp>

<comp id="908" class="1004" name="padded_L2_5_V_alloca_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="0"/>
<pin id="910" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_L2_5_V/1 "/>
</bind>
</comp>

<comp id="912" class="1004" name="padded_L2_6_V_alloca_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="0"/>
<pin id="914" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_L2_6_V/1 "/>
</bind>
</comp>

<comp id="916" class="1004" name="padded_L2_7_V_alloca_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="0"/>
<pin id="918" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_L2_7_V/1 "/>
</bind>
</comp>

<comp id="920" class="1004" name="padded_L2_8_V_alloca_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="0"/>
<pin id="922" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_L2_8_V/1 "/>
</bind>
</comp>

<comp id="924" class="1004" name="padded_L2_9_V_alloca_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="0"/>
<pin id="926" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_L2_9_V/1 "/>
</bind>
</comp>

<comp id="928" class="1004" name="padded_L2_10_V_alloca_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="0"/>
<pin id="930" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_L2_10_V/1 "/>
</bind>
</comp>

<comp id="932" class="1004" name="padded_L2_11_V_alloca_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="0"/>
<pin id="934" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_L2_11_V/1 "/>
</bind>
</comp>

<comp id="936" class="1004" name="padded_L2_12_V_alloca_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="0"/>
<pin id="938" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_L2_12_V/1 "/>
</bind>
</comp>

<comp id="940" class="1004" name="padded_L2_13_V_alloca_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="0"/>
<pin id="942" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_L2_13_V/1 "/>
</bind>
</comp>

<comp id="944" class="1004" name="padded_L2_14_V_alloca_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="0"/>
<pin id="946" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_L2_14_V/1 "/>
</bind>
</comp>

<comp id="948" class="1004" name="padded_L2_15_V_alloca_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="0"/>
<pin id="950" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_L2_15_V/1 "/>
</bind>
</comp>

<comp id="952" class="1004" name="resampled_L2_0_V_alloca_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="0"/>
<pin id="954" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="resampled_L2_0_V/1 "/>
</bind>
</comp>

<comp id="956" class="1004" name="resampled_L2_1_V_alloca_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="0"/>
<pin id="958" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="resampled_L2_1_V/1 "/>
</bind>
</comp>

<comp id="960" class="1004" name="resampled_L2_2_V_alloca_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="0"/>
<pin id="962" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="resampled_L2_2_V/1 "/>
</bind>
</comp>

<comp id="964" class="1004" name="conv_bias_L1_V_read_read_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="48" slack="0"/>
<pin id="966" dir="0" index="1" bw="48" slack="0"/>
<pin id="967" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_bias_L1_V_read/7 "/>
</bind>
</comp>

<comp id="970" class="1004" name="b_V_read_read_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="18" slack="0"/>
<pin id="972" dir="0" index="1" bw="18" slack="0"/>
<pin id="973" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_V_read/9 "/>
</bind>
</comp>

<comp id="976" class="1004" name="a_V_read_read_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="18" slack="0"/>
<pin id="978" dir="0" index="1" bw="18" slack="0"/>
<pin id="979" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_V_read/9 "/>
</bind>
</comp>

<comp id="982" class="1004" name="grp_max_pool_1chan_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="0" slack="0"/>
<pin id="984" dir="0" index="1" bw="48" slack="2147483647"/>
<pin id="985" dir="0" index="2" bw="48" slack="2147483647"/>
<pin id="986" dir="0" index="3" bw="48" slack="2147483647"/>
<pin id="987" dir="0" index="4" bw="48" slack="2147483647"/>
<pin id="988" dir="0" index="5" bw="48" slack="2147483647"/>
<pin id="989" dir="0" index="6" bw="48" slack="2147483647"/>
<pin id="990" dir="0" index="7" bw="48" slack="2147483647"/>
<pin id="991" dir="0" index="8" bw="48" slack="2147483647"/>
<pin id="992" dir="0" index="9" bw="48" slack="2147483647"/>
<pin id="993" dir="0" index="10" bw="48" slack="2147483647"/>
<pin id="994" dir="0" index="11" bw="48" slack="2147483647"/>
<pin id="995" dir="0" index="12" bw="48" slack="2147483647"/>
<pin id="996" dir="0" index="13" bw="48" slack="2147483647"/>
<pin id="997" dir="0" index="14" bw="48" slack="2147483647"/>
<pin id="998" dir="0" index="15" bw="48" slack="2147483647"/>
<pin id="999" dir="0" index="16" bw="48" slack="2147483647"/>
<pin id="1000" dir="0" index="17" bw="48" slack="2147483647"/>
<pin id="1001" dir="0" index="18" bw="48" slack="2147483647"/>
<pin id="1002" dir="0" index="19" bw="48" slack="2147483647"/>
<pin id="1003" dir="0" index="20" bw="48" slack="2147483647"/>
<pin id="1004" dir="0" index="21" bw="48" slack="2147483647"/>
<pin id="1005" dir="0" index="22" bw="48" slack="2147483647"/>
<pin id="1006" dir="0" index="23" bw="48" slack="2147483647"/>
<pin id="1007" dir="0" index="24" bw="48" slack="2147483647"/>
<pin id="1008" dir="0" index="25" bw="48" slack="2147483647"/>
<pin id="1009" dir="0" index="26" bw="48" slack="2147483647"/>
<pin id="1010" dir="0" index="27" bw="48" slack="2147483647"/>
<pin id="1011" dir="0" index="28" bw="48" slack="2147483647"/>
<pin id="1012" dir="0" index="29" bw="25" slack="2147483647"/>
<pin id="1013" dir="0" index="30" bw="25" slack="2147483647"/>
<pin id="1014" dir="0" index="31" bw="25" slack="2147483647"/>
<pin id="1015" dir="0" index="32" bw="25" slack="2147483647"/>
<pin id="1016" dir="0" index="33" bw="25" slack="2147483647"/>
<pin id="1017" dir="0" index="34" bw="25" slack="2147483647"/>
<pin id="1018" dir="0" index="35" bw="25" slack="2147483647"/>
<pin id="1019" dir="0" index="36" bw="25" slack="2147483647"/>
<pin id="1020" dir="0" index="37" bw="25" slack="2147483647"/>
<pin id="1021" dir="0" index="38" bw="25" slack="2147483647"/>
<pin id="1022" dir="0" index="39" bw="25" slack="2147483647"/>
<pin id="1023" dir="0" index="40" bw="25" slack="2147483647"/>
<pin id="1024" dir="0" index="41" bw="25" slack="2147483647"/>
<pin id="1025" dir="0" index="42" bw="25" slack="2147483647"/>
<pin id="1026" dir="1" index="43" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_220/13 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="grp_resample_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="0" slack="0"/>
<pin id="1030" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="1031" dir="0" index="2" bw="18" slack="2147483647"/>
<pin id="1032" dir="0" index="3" bw="18" slack="2147483647"/>
<pin id="1033" dir="0" index="4" bw="18" slack="2147483647"/>
<pin id="1034" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="1035" dir="0" index="6" bw="18" slack="2147483647"/>
<pin id="1036" dir="0" index="7" bw="18" slack="2147483647"/>
<pin id="1037" dir="0" index="8" bw="18" slack="2147483647"/>
<pin id="1038" dir="0" index="9" bw="18" slack="2147483647"/>
<pin id="1039" dir="0" index="10" bw="18" slack="2147483647"/>
<pin id="1040" dir="0" index="11" bw="18" slack="2147483647"/>
<pin id="1041" dir="0" index="12" bw="18" slack="2147483647"/>
<pin id="1042" dir="0" index="13" bw="18" slack="2147483647"/>
<pin id="1043" dir="0" index="14" bw="18" slack="2147483647"/>
<pin id="1044" dir="0" index="15" bw="18" slack="2147483647"/>
<pin id="1045" dir="0" index="16" bw="18" slack="2147483647"/>
<pin id="1046" dir="0" index="17" bw="18" slack="2147483647"/>
<pin id="1047" dir="0" index="18" bw="18" slack="2147483647"/>
<pin id="1048" dir="0" index="19" bw="18" slack="2147483647"/>
<pin id="1049" dir="0" index="20" bw="18" slack="2147483647"/>
<pin id="1050" dir="0" index="21" bw="18" slack="2147483647"/>
<pin id="1051" dir="0" index="22" bw="18" slack="2147483647"/>
<pin id="1052" dir="0" index="23" bw="18" slack="2147483647"/>
<pin id="1053" dir="0" index="24" bw="18" slack="2147483647"/>
<pin id="1054" dir="0" index="25" bw="18" slack="2147483647"/>
<pin id="1055" dir="0" index="26" bw="18" slack="2147483647"/>
<pin id="1056" dir="0" index="27" bw="18" slack="2147483647"/>
<pin id="1057" dir="0" index="28" bw="18" slack="2147483647"/>
<pin id="1058" dir="0" index="29" bw="18" slack="2147483647"/>
<pin id="1059" dir="0" index="30" bw="1" slack="2147483647"/>
<pin id="1060" dir="0" index="31" bw="18" slack="2147483647"/>
<pin id="1061" dir="0" index="32" bw="18" slack="2147483647"/>
<pin id="1062" dir="0" index="33" bw="18" slack="2147483647"/>
<pin id="1063" dir="0" index="34" bw="18" slack="2147483647"/>
<pin id="1064" dir="0" index="35" bw="18" slack="2147483647"/>
<pin id="1065" dir="0" index="36" bw="18" slack="2147483647"/>
<pin id="1066" dir="0" index="37" bw="18" slack="2147483647"/>
<pin id="1067" dir="0" index="38" bw="18" slack="2147483647"/>
<pin id="1068" dir="0" index="39" bw="18" slack="2147483647"/>
<pin id="1069" dir="1" index="40" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_209/5 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="grp_conv2d_3x3_4chan_rev_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="0" slack="0"/>
<pin id="1073" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="1074" dir="0" index="2" bw="25" slack="2147483647"/>
<pin id="1075" dir="0" index="3" bw="25" slack="2147483647"/>
<pin id="1076" dir="0" index="4" bw="18" slack="0"/>
<pin id="1077" dir="0" index="5" bw="18" slack="0"/>
<pin id="1078" dir="0" index="6" bw="18" slack="0"/>
<pin id="1079" dir="0" index="7" bw="18" slack="0"/>
<pin id="1080" dir="0" index="8" bw="18" slack="0"/>
<pin id="1081" dir="0" index="9" bw="18" slack="0"/>
<pin id="1082" dir="0" index="10" bw="18" slack="0"/>
<pin id="1083" dir="0" index="11" bw="18" slack="0"/>
<pin id="1084" dir="0" index="12" bw="18" slack="0"/>
<pin id="1085" dir="0" index="13" bw="48" slack="0"/>
<pin id="1086" dir="0" index="14" bw="48" slack="0"/>
<pin id="1087" dir="0" index="15" bw="48" slack="0"/>
<pin id="1088" dir="0" index="16" bw="48" slack="0"/>
<pin id="1089" dir="0" index="17" bw="48" slack="0"/>
<pin id="1090" dir="0" index="18" bw="48" slack="0"/>
<pin id="1091" dir="0" index="19" bw="48" slack="0"/>
<pin id="1092" dir="0" index="20" bw="48" slack="0"/>
<pin id="1093" dir="0" index="21" bw="48" slack="0"/>
<pin id="1094" dir="0" index="22" bw="48" slack="0"/>
<pin id="1095" dir="0" index="23" bw="48" slack="0"/>
<pin id="1096" dir="0" index="24" bw="48" slack="0"/>
<pin id="1097" dir="0" index="25" bw="48" slack="0"/>
<pin id="1098" dir="0" index="26" bw="48" slack="0"/>
<pin id="1099" dir="0" index="27" bw="48" slack="0"/>
<pin id="1100" dir="0" index="28" bw="48" slack="0"/>
<pin id="1101" dir="0" index="29" bw="48" slack="0"/>
<pin id="1102" dir="0" index="30" bw="48" slack="0"/>
<pin id="1103" dir="1" index="31" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_226/19 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="grp_resample_for_conv2_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="0" slack="0"/>
<pin id="1134" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="1135" dir="0" index="2" bw="25" slack="2147483647"/>
<pin id="1136" dir="0" index="3" bw="25" slack="2147483647"/>
<pin id="1137" dir="0" index="4" bw="25" slack="2147483647"/>
<pin id="1138" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="1139" dir="0" index="6" bw="25" slack="2147483647"/>
<pin id="1140" dir="0" index="7" bw="25" slack="2147483647"/>
<pin id="1141" dir="0" index="8" bw="25" slack="2147483647"/>
<pin id="1142" dir="0" index="9" bw="25" slack="2147483647"/>
<pin id="1143" dir="0" index="10" bw="25" slack="2147483647"/>
<pin id="1144" dir="0" index="11" bw="25" slack="2147483647"/>
<pin id="1145" dir="0" index="12" bw="25" slack="2147483647"/>
<pin id="1146" dir="0" index="13" bw="25" slack="2147483647"/>
<pin id="1147" dir="0" index="14" bw="25" slack="2147483647"/>
<pin id="1148" dir="0" index="15" bw="25" slack="2147483647"/>
<pin id="1149" dir="0" index="16" bw="1" slack="2147483647"/>
<pin id="1150" dir="0" index="17" bw="25" slack="2147483647"/>
<pin id="1151" dir="0" index="18" bw="25" slack="2147483647"/>
<pin id="1152" dir="0" index="19" bw="25" slack="2147483647"/>
<pin id="1153" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_224/17 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="grp_conv2d_3x3_1chan_rev_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="0" slack="0"/>
<pin id="1157" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="1158" dir="0" index="2" bw="18" slack="2147483647"/>
<pin id="1159" dir="0" index="3" bw="18" slack="2147483647"/>
<pin id="1160" dir="0" index="4" bw="18" slack="2147483647"/>
<pin id="1161" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="1162" dir="0" index="6" bw="18" slack="2147483647"/>
<pin id="1163" dir="0" index="7" bw="18" slack="2147483647"/>
<pin id="1164" dir="0" index="8" bw="18" slack="2147483647"/>
<pin id="1165" dir="0" index="9" bw="18" slack="2147483647"/>
<pin id="1166" dir="0" index="10" bw="18" slack="0"/>
<pin id="1167" dir="0" index="11" bw="18" slack="0"/>
<pin id="1168" dir="0" index="12" bw="18" slack="0"/>
<pin id="1169" dir="0" index="13" bw="18" slack="0"/>
<pin id="1170" dir="0" index="14" bw="18" slack="0"/>
<pin id="1171" dir="0" index="15" bw="18" slack="0"/>
<pin id="1172" dir="0" index="16" bw="18" slack="0"/>
<pin id="1173" dir="0" index="17" bw="18" slack="0"/>
<pin id="1174" dir="0" index="18" bw="18" slack="0"/>
<pin id="1175" dir="0" index="19" bw="48" slack="0"/>
<pin id="1176" dir="0" index="20" bw="25" slack="2147483647"/>
<pin id="1177" dir="0" index="21" bw="25" slack="2147483647"/>
<pin id="1178" dir="0" index="22" bw="25" slack="2147483647"/>
<pin id="1179" dir="0" index="23" bw="25" slack="2147483647"/>
<pin id="1180" dir="0" index="24" bw="25" slack="2147483647"/>
<pin id="1181" dir="0" index="25" bw="25" slack="2147483647"/>
<pin id="1182" dir="0" index="26" bw="25" slack="2147483647"/>
<pin id="1183" dir="0" index="27" bw="25" slack="2147483647"/>
<pin id="1184" dir="0" index="28" bw="25" slack="2147483647"/>
<pin id="1185" dir="0" index="29" bw="25" slack="2147483647"/>
<pin id="1186" dir="0" index="30" bw="25" slack="2147483647"/>
<pin id="1187" dir="0" index="31" bw="25" slack="2147483647"/>
<pin id="1188" dir="0" index="32" bw="25" slack="2147483647"/>
<pin id="1189" dir="0" index="33" bw="25" slack="2147483647"/>
<pin id="1190" dir="0" index="34" bw="25" slack="2147483647"/>
<pin id="1191" dir="0" index="35" bw="25" slack="2147483647"/>
<pin id="1192" dir="0" index="36" bw="25" slack="2147483647"/>
<pin id="1193" dir="0" index="37" bw="25" slack="2147483647"/>
<pin id="1194" dir="0" index="38" bw="25" slack="2147483647"/>
<pin id="1195" dir="0" index="39" bw="25" slack="2147483647"/>
<pin id="1196" dir="0" index="40" bw="25" slack="2147483647"/>
<pin id="1197" dir="0" index="41" bw="25" slack="2147483647"/>
<pin id="1198" dir="0" index="42" bw="25" slack="2147483647"/>
<pin id="1199" dir="0" index="43" bw="25" slack="2147483647"/>
<pin id="1200" dir="0" index="44" bw="25" slack="2147483647"/>
<pin id="1201" dir="0" index="45" bw="25" slack="2147483647"/>
<pin id="1202" dir="0" index="46" bw="25" slack="2147483647"/>
<pin id="1203" dir="0" index="47" bw="25" slack="2147483647"/>
<pin id="1204" dir="1" index="48" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_212/7 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="grp_efficient_pad_n_1cha_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="0" slack="0"/>
<pin id="1218" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="1219" dir="0" index="2" bw="18" slack="2147483647"/>
<pin id="1220" dir="0" index="3" bw="18" slack="2147483647"/>
<pin id="1221" dir="0" index="4" bw="18" slack="2147483647"/>
<pin id="1222" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="1223" dir="0" index="6" bw="18" slack="2147483647"/>
<pin id="1224" dir="0" index="7" bw="18" slack="2147483647"/>
<pin id="1225" dir="0" index="8" bw="18" slack="2147483647"/>
<pin id="1226" dir="0" index="9" bw="18" slack="2147483647"/>
<pin id="1227" dir="0" index="10" bw="18" slack="2147483647"/>
<pin id="1228" dir="0" index="11" bw="18" slack="2147483647"/>
<pin id="1229" dir="0" index="12" bw="18" slack="2147483647"/>
<pin id="1230" dir="0" index="13" bw="18" slack="2147483647"/>
<pin id="1231" dir="0" index="14" bw="18" slack="2147483647"/>
<pin id="1232" dir="0" index="15" bw="18" slack="2147483647"/>
<pin id="1233" dir="0" index="16" bw="18" slack="2147483647"/>
<pin id="1234" dir="0" index="17" bw="18" slack="2147483647"/>
<pin id="1235" dir="0" index="18" bw="18" slack="2147483647"/>
<pin id="1236" dir="0" index="19" bw="18" slack="2147483647"/>
<pin id="1237" dir="0" index="20" bw="18" slack="2147483647"/>
<pin id="1238" dir="0" index="21" bw="18" slack="2147483647"/>
<pin id="1239" dir="0" index="22" bw="18" slack="2147483647"/>
<pin id="1240" dir="0" index="23" bw="18" slack="2147483647"/>
<pin id="1241" dir="0" index="24" bw="18" slack="2147483647"/>
<pin id="1242" dir="0" index="25" bw="18" slack="2147483647"/>
<pin id="1243" dir="0" index="26" bw="18" slack="2147483647"/>
<pin id="1244" dir="0" index="27" bw="18" slack="2147483647"/>
<pin id="1245" dir="0" index="28" bw="18" slack="2147483647"/>
<pin id="1246" dir="0" index="29" bw="1" slack="2147483647"/>
<pin id="1247" dir="0" index="30" bw="18" slack="2147483647"/>
<pin id="1248" dir="0" index="31" bw="18" slack="2147483647"/>
<pin id="1249" dir="0" index="32" bw="18" slack="2147483647"/>
<pin id="1250" dir="0" index="33" bw="18" slack="2147483647"/>
<pin id="1251" dir="0" index="34" bw="18" slack="2147483647"/>
<pin id="1252" dir="0" index="35" bw="18" slack="2147483647"/>
<pin id="1253" dir="0" index="36" bw="18" slack="2147483647"/>
<pin id="1254" dir="0" index="37" bw="18" slack="2147483647"/>
<pin id="1255" dir="0" index="38" bw="18" slack="2147483647"/>
<pin id="1256" dir="0" index="39" bw="18" slack="2147483647"/>
<pin id="1257" dir="0" index="40" bw="18" slack="2147483647"/>
<pin id="1258" dir="0" index="41" bw="18" slack="2147483647"/>
<pin id="1259" dir="0" index="42" bw="18" slack="2147483647"/>
<pin id="1260" dir="0" index="43" bw="18" slack="2147483647"/>
<pin id="1261" dir="0" index="44" bw="18" slack="2147483647"/>
<pin id="1262" dir="0" index="45" bw="18" slack="2147483647"/>
<pin id="1263" dir="0" index="46" bw="18" slack="2147483647"/>
<pin id="1264" dir="0" index="47" bw="18" slack="2147483647"/>
<pin id="1265" dir="0" index="48" bw="18" slack="2147483647"/>
<pin id="1266" dir="0" index="49" bw="18" slack="2147483647"/>
<pin id="1267" dir="0" index="50" bw="18" slack="2147483647"/>
<pin id="1268" dir="0" index="51" bw="18" slack="2147483647"/>
<pin id="1269" dir="0" index="52" bw="18" slack="2147483647"/>
<pin id="1270" dir="0" index="53" bw="18" slack="2147483647"/>
<pin id="1271" dir="0" index="54" bw="18" slack="2147483647"/>
<pin id="1272" dir="0" index="55" bw="18" slack="2147483647"/>
<pin id="1273" dir="0" index="56" bw="18" slack="2147483647"/>
<pin id="1274" dir="0" index="57" bw="18" slack="2147483647"/>
<pin id="1275" dir="0" index="58" bw="1" slack="2147483647"/>
<pin id="1276" dir="1" index="59" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_207/3 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="grp_pad_for_conv2_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="0" slack="0"/>
<pin id="1280" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="1281" dir="0" index="2" bw="25" slack="2147483647"/>
<pin id="1282" dir="0" index="3" bw="25" slack="2147483647"/>
<pin id="1283" dir="0" index="4" bw="25" slack="2147483647"/>
<pin id="1284" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="1285" dir="0" index="6" bw="25" slack="2147483647"/>
<pin id="1286" dir="0" index="7" bw="25" slack="2147483647"/>
<pin id="1287" dir="0" index="8" bw="25" slack="2147483647"/>
<pin id="1288" dir="0" index="9" bw="25" slack="2147483647"/>
<pin id="1289" dir="0" index="10" bw="25" slack="2147483647"/>
<pin id="1290" dir="0" index="11" bw="25" slack="2147483647"/>
<pin id="1291" dir="0" index="12" bw="25" slack="2147483647"/>
<pin id="1292" dir="0" index="13" bw="25" slack="2147483647"/>
<pin id="1293" dir="0" index="14" bw="25" slack="2147483647"/>
<pin id="1294" dir="0" index="15" bw="1" slack="2147483647"/>
<pin id="1295" dir="0" index="16" bw="25" slack="2147483647"/>
<pin id="1296" dir="0" index="17" bw="25" slack="2147483647"/>
<pin id="1297" dir="0" index="18" bw="25" slack="2147483647"/>
<pin id="1298" dir="0" index="19" bw="25" slack="2147483647"/>
<pin id="1299" dir="0" index="20" bw="25" slack="2147483647"/>
<pin id="1300" dir="0" index="21" bw="25" slack="2147483647"/>
<pin id="1301" dir="0" index="22" bw="25" slack="2147483647"/>
<pin id="1302" dir="0" index="23" bw="25" slack="2147483647"/>
<pin id="1303" dir="0" index="24" bw="25" slack="2147483647"/>
<pin id="1304" dir="0" index="25" bw="25" slack="2147483647"/>
<pin id="1305" dir="0" index="26" bw="25" slack="2147483647"/>
<pin id="1306" dir="0" index="27" bw="25" slack="2147483647"/>
<pin id="1307" dir="0" index="28" bw="25" slack="2147483647"/>
<pin id="1308" dir="0" index="29" bw="25" slack="2147483647"/>
<pin id="1309" dir="0" index="30" bw="1" slack="2147483647"/>
<pin id="1310" dir="1" index="31" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_222/15 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="grp_zero_mean_1chan_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="0" slack="0"/>
<pin id="1314" dir="0" index="1" bw="18" slack="0"/>
<pin id="1315" dir="0" index="2" bw="18" slack="0"/>
<pin id="1316" dir="0" index="3" bw="18" slack="0"/>
<pin id="1317" dir="0" index="4" bw="18" slack="0"/>
<pin id="1318" dir="0" index="5" bw="18" slack="0"/>
<pin id="1319" dir="0" index="6" bw="18" slack="0"/>
<pin id="1320" dir="0" index="7" bw="18" slack="0"/>
<pin id="1321" dir="0" index="8" bw="18" slack="0"/>
<pin id="1322" dir="0" index="9" bw="18" slack="0"/>
<pin id="1323" dir="0" index="10" bw="18" slack="0"/>
<pin id="1324" dir="0" index="11" bw="18" slack="0"/>
<pin id="1325" dir="0" index="12" bw="18" slack="0"/>
<pin id="1326" dir="0" index="13" bw="18" slack="0"/>
<pin id="1327" dir="0" index="14" bw="18" slack="0"/>
<pin id="1328" dir="0" index="15" bw="18" slack="0"/>
<pin id="1329" dir="0" index="16" bw="18" slack="0"/>
<pin id="1330" dir="0" index="17" bw="18" slack="0"/>
<pin id="1331" dir="0" index="18" bw="18" slack="0"/>
<pin id="1332" dir="0" index="19" bw="18" slack="0"/>
<pin id="1333" dir="0" index="20" bw="18" slack="0"/>
<pin id="1334" dir="0" index="21" bw="18" slack="0"/>
<pin id="1335" dir="0" index="22" bw="18" slack="0"/>
<pin id="1336" dir="0" index="23" bw="18" slack="0"/>
<pin id="1337" dir="0" index="24" bw="18" slack="0"/>
<pin id="1338" dir="0" index="25" bw="18" slack="0"/>
<pin id="1339" dir="0" index="26" bw="18" slack="0"/>
<pin id="1340" dir="0" index="27" bw="18" slack="0"/>
<pin id="1341" dir="0" index="28" bw="18" slack="0"/>
<pin id="1342" dir="0" index="29" bw="18" slack="0"/>
<pin id="1343" dir="0" index="30" bw="18" slack="0"/>
<pin id="1344" dir="0" index="31" bw="18" slack="0"/>
<pin id="1345" dir="0" index="32" bw="18" slack="0"/>
<pin id="1346" dir="0" index="33" bw="18" slack="0"/>
<pin id="1347" dir="0" index="34" bw="18" slack="0"/>
<pin id="1348" dir="0" index="35" bw="18" slack="0"/>
<pin id="1349" dir="0" index="36" bw="18" slack="0"/>
<pin id="1350" dir="0" index="37" bw="18" slack="0"/>
<pin id="1351" dir="0" index="38" bw="18" slack="0"/>
<pin id="1352" dir="0" index="39" bw="18" slack="0"/>
<pin id="1353" dir="0" index="40" bw="18" slack="0"/>
<pin id="1354" dir="0" index="41" bw="18" slack="0"/>
<pin id="1355" dir="0" index="42" bw="18" slack="0"/>
<pin id="1356" dir="0" index="43" bw="18" slack="0"/>
<pin id="1357" dir="0" index="44" bw="18" slack="0"/>
<pin id="1358" dir="0" index="45" bw="18" slack="0"/>
<pin id="1359" dir="0" index="46" bw="18" slack="0"/>
<pin id="1360" dir="0" index="47" bw="18" slack="0"/>
<pin id="1361" dir="0" index="48" bw="18" slack="0"/>
<pin id="1362" dir="0" index="49" bw="18" slack="0"/>
<pin id="1363" dir="0" index="50" bw="18" slack="0"/>
<pin id="1364" dir="0" index="51" bw="18" slack="0"/>
<pin id="1365" dir="0" index="52" bw="18" slack="0"/>
<pin id="1366" dir="0" index="53" bw="18" slack="0"/>
<pin id="1367" dir="0" index="54" bw="18" slack="0"/>
<pin id="1368" dir="0" index="55" bw="18" slack="0"/>
<pin id="1369" dir="0" index="56" bw="18" slack="0"/>
<pin id="1370" dir="0" index="57" bw="18" slack="0"/>
<pin id="1371" dir="0" index="58" bw="18" slack="0"/>
<pin id="1372" dir="0" index="59" bw="18" slack="0"/>
<pin id="1373" dir="0" index="60" bw="18" slack="0"/>
<pin id="1374" dir="0" index="61" bw="18" slack="0"/>
<pin id="1375" dir="0" index="62" bw="18" slack="0"/>
<pin id="1376" dir="0" index="63" bw="18" slack="0"/>
<pin id="1377" dir="0" index="64" bw="18" slack="0"/>
<pin id="1378" dir="0" index="65" bw="18" slack="0"/>
<pin id="1379" dir="0" index="66" bw="18" slack="0"/>
<pin id="1380" dir="0" index="67" bw="18" slack="0"/>
<pin id="1381" dir="0" index="68" bw="18" slack="0"/>
<pin id="1382" dir="0" index="69" bw="18" slack="0"/>
<pin id="1383" dir="0" index="70" bw="18" slack="0"/>
<pin id="1384" dir="0" index="71" bw="18" slack="0"/>
<pin id="1385" dir="0" index="72" bw="18" slack="0"/>
<pin id="1386" dir="0" index="73" bw="18" slack="0"/>
<pin id="1387" dir="0" index="74" bw="18" slack="0"/>
<pin id="1388" dir="0" index="75" bw="18" slack="0"/>
<pin id="1389" dir="0" index="76" bw="18" slack="0"/>
<pin id="1390" dir="0" index="77" bw="18" slack="0"/>
<pin id="1391" dir="0" index="78" bw="18" slack="0"/>
<pin id="1392" dir="0" index="79" bw="18" slack="0"/>
<pin id="1393" dir="0" index="80" bw="18" slack="0"/>
<pin id="1394" dir="0" index="81" bw="18" slack="0"/>
<pin id="1395" dir="0" index="82" bw="18" slack="0"/>
<pin id="1396" dir="0" index="83" bw="18" slack="0"/>
<pin id="1397" dir="0" index="84" bw="18" slack="0"/>
<pin id="1398" dir="1" index="85" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_205/1 "/>
</bind>
</comp>

<comp id="1484" class="1004" name="grp_relu_fu_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="0" slack="0"/>
<pin id="1486" dir="0" index="1" bw="48" slack="2147483647"/>
<pin id="1487" dir="0" index="2" bw="48" slack="2147483647"/>
<pin id="1488" dir="0" index="3" bw="48" slack="2147483647"/>
<pin id="1489" dir="0" index="4" bw="48" slack="2147483647"/>
<pin id="1490" dir="0" index="5" bw="48" slack="2147483647"/>
<pin id="1491" dir="0" index="6" bw="48" slack="2147483647"/>
<pin id="1492" dir="0" index="7" bw="48" slack="2147483647"/>
<pin id="1493" dir="0" index="8" bw="48" slack="2147483647"/>
<pin id="1494" dir="0" index="9" bw="48" slack="2147483647"/>
<pin id="1495" dir="0" index="10" bw="48" slack="2147483647"/>
<pin id="1496" dir="0" index="11" bw="48" slack="2147483647"/>
<pin id="1497" dir="0" index="12" bw="48" slack="2147483647"/>
<pin id="1498" dir="0" index="13" bw="48" slack="2147483647"/>
<pin id="1499" dir="0" index="14" bw="48" slack="2147483647"/>
<pin id="1500" dir="0" index="15" bw="48" slack="2147483647"/>
<pin id="1501" dir="0" index="16" bw="48" slack="2147483647"/>
<pin id="1502" dir="0" index="17" bw="48" slack="2147483647"/>
<pin id="1503" dir="0" index="18" bw="48" slack="2147483647"/>
<pin id="1504" dir="0" index="19" bw="48" slack="2147483647"/>
<pin id="1505" dir="0" index="20" bw="48" slack="2147483647"/>
<pin id="1506" dir="0" index="21" bw="48" slack="2147483647"/>
<pin id="1507" dir="0" index="22" bw="48" slack="2147483647"/>
<pin id="1508" dir="0" index="23" bw="48" slack="2147483647"/>
<pin id="1509" dir="0" index="24" bw="48" slack="2147483647"/>
<pin id="1510" dir="0" index="25" bw="48" slack="2147483647"/>
<pin id="1511" dir="0" index="26" bw="48" slack="2147483647"/>
<pin id="1512" dir="0" index="27" bw="48" slack="2147483647"/>
<pin id="1513" dir="0" index="28" bw="48" slack="2147483647"/>
<pin id="1514" dir="0" index="29" bw="48" slack="2147483647"/>
<pin id="1515" dir="0" index="30" bw="48" slack="2147483647"/>
<pin id="1516" dir="0" index="31" bw="48" slack="2147483647"/>
<pin id="1517" dir="0" index="32" bw="48" slack="2147483647"/>
<pin id="1518" dir="0" index="33" bw="48" slack="2147483647"/>
<pin id="1519" dir="0" index="34" bw="48" slack="2147483647"/>
<pin id="1520" dir="0" index="35" bw="48" slack="2147483647"/>
<pin id="1521" dir="0" index="36" bw="48" slack="2147483647"/>
<pin id="1522" dir="0" index="37" bw="48" slack="2147483647"/>
<pin id="1523" dir="0" index="38" bw="48" slack="2147483647"/>
<pin id="1524" dir="0" index="39" bw="48" slack="2147483647"/>
<pin id="1525" dir="0" index="40" bw="48" slack="2147483647"/>
<pin id="1526" dir="0" index="41" bw="48" slack="2147483647"/>
<pin id="1527" dir="0" index="42" bw="48" slack="2147483647"/>
<pin id="1528" dir="0" index="43" bw="48" slack="2147483647"/>
<pin id="1529" dir="0" index="44" bw="48" slack="2147483647"/>
<pin id="1530" dir="0" index="45" bw="48" slack="2147483647"/>
<pin id="1531" dir="0" index="46" bw="48" slack="2147483647"/>
<pin id="1532" dir="0" index="47" bw="48" slack="2147483647"/>
<pin id="1533" dir="0" index="48" bw="48" slack="2147483647"/>
<pin id="1534" dir="0" index="49" bw="48" slack="2147483647"/>
<pin id="1535" dir="0" index="50" bw="48" slack="2147483647"/>
<pin id="1536" dir="0" index="51" bw="48" slack="2147483647"/>
<pin id="1537" dir="0" index="52" bw="48" slack="2147483647"/>
<pin id="1538" dir="0" index="53" bw="48" slack="2147483647"/>
<pin id="1539" dir="0" index="54" bw="48" slack="2147483647"/>
<pin id="1540" dir="0" index="55" bw="48" slack="2147483647"/>
<pin id="1541" dir="0" index="56" bw="48" slack="2147483647"/>
<pin id="1542" dir="1" index="57" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_218/11 "/>
</bind>
</comp>

<comp id="1544" class="1004" name="grp_batch_norm_fu_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="0" slack="0"/>
<pin id="1546" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="1547" dir="0" index="2" bw="25" slack="2147483647"/>
<pin id="1548" dir="0" index="3" bw="25" slack="2147483647"/>
<pin id="1549" dir="0" index="4" bw="25" slack="2147483647"/>
<pin id="1550" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="1551" dir="0" index="6" bw="25" slack="2147483647"/>
<pin id="1552" dir="0" index="7" bw="25" slack="2147483647"/>
<pin id="1553" dir="0" index="8" bw="25" slack="2147483647"/>
<pin id="1554" dir="0" index="9" bw="25" slack="2147483647"/>
<pin id="1555" dir="0" index="10" bw="25" slack="2147483647"/>
<pin id="1556" dir="0" index="11" bw="25" slack="2147483647"/>
<pin id="1557" dir="0" index="12" bw="25" slack="2147483647"/>
<pin id="1558" dir="0" index="13" bw="25" slack="2147483647"/>
<pin id="1559" dir="0" index="14" bw="25" slack="2147483647"/>
<pin id="1560" dir="0" index="15" bw="25" slack="2147483647"/>
<pin id="1561" dir="0" index="16" bw="25" slack="2147483647"/>
<pin id="1562" dir="0" index="17" bw="25" slack="2147483647"/>
<pin id="1563" dir="0" index="18" bw="25" slack="2147483647"/>
<pin id="1564" dir="0" index="19" bw="25" slack="2147483647"/>
<pin id="1565" dir="0" index="20" bw="25" slack="2147483647"/>
<pin id="1566" dir="0" index="21" bw="25" slack="2147483647"/>
<pin id="1567" dir="0" index="22" bw="25" slack="2147483647"/>
<pin id="1568" dir="0" index="23" bw="25" slack="2147483647"/>
<pin id="1569" dir="0" index="24" bw="25" slack="2147483647"/>
<pin id="1570" dir="0" index="25" bw="25" slack="2147483647"/>
<pin id="1571" dir="0" index="26" bw="25" slack="2147483647"/>
<pin id="1572" dir="0" index="27" bw="25" slack="2147483647"/>
<pin id="1573" dir="0" index="28" bw="25" slack="2147483647"/>
<pin id="1574" dir="0" index="29" bw="18" slack="0"/>
<pin id="1575" dir="0" index="30" bw="18" slack="0"/>
<pin id="1576" dir="0" index="31" bw="48" slack="2147483647"/>
<pin id="1577" dir="0" index="32" bw="48" slack="2147483647"/>
<pin id="1578" dir="0" index="33" bw="48" slack="2147483647"/>
<pin id="1579" dir="0" index="34" bw="48" slack="2147483647"/>
<pin id="1580" dir="0" index="35" bw="48" slack="2147483647"/>
<pin id="1581" dir="0" index="36" bw="48" slack="2147483647"/>
<pin id="1582" dir="0" index="37" bw="48" slack="2147483647"/>
<pin id="1583" dir="0" index="38" bw="48" slack="2147483647"/>
<pin id="1584" dir="0" index="39" bw="48" slack="2147483647"/>
<pin id="1585" dir="0" index="40" bw="48" slack="2147483647"/>
<pin id="1586" dir="0" index="41" bw="48" slack="2147483647"/>
<pin id="1587" dir="0" index="42" bw="48" slack="2147483647"/>
<pin id="1588" dir="0" index="43" bw="48" slack="2147483647"/>
<pin id="1589" dir="0" index="44" bw="48" slack="2147483647"/>
<pin id="1590" dir="0" index="45" bw="48" slack="2147483647"/>
<pin id="1591" dir="0" index="46" bw="48" slack="2147483647"/>
<pin id="1592" dir="0" index="47" bw="48" slack="2147483647"/>
<pin id="1593" dir="0" index="48" bw="48" slack="2147483647"/>
<pin id="1594" dir="0" index="49" bw="48" slack="2147483647"/>
<pin id="1595" dir="0" index="50" bw="48" slack="2147483647"/>
<pin id="1596" dir="0" index="51" bw="48" slack="2147483647"/>
<pin id="1597" dir="0" index="52" bw="48" slack="2147483647"/>
<pin id="1598" dir="0" index="53" bw="48" slack="2147483647"/>
<pin id="1599" dir="0" index="54" bw="48" slack="2147483647"/>
<pin id="1600" dir="0" index="55" bw="48" slack="2147483647"/>
<pin id="1601" dir="0" index="56" bw="48" slack="2147483647"/>
<pin id="1602" dir="0" index="57" bw="48" slack="2147483647"/>
<pin id="1603" dir="0" index="58" bw="48" slack="2147483647"/>
<pin id="1604" dir="1" index="59" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_216/9 "/>
</bind>
</comp>

<comp id="1608" class="1005" name="conv_bias_L1_V_read_reg_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="48" slack="1"/>
<pin id="1610" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_L1_V_read "/>
</bind>
</comp>

<comp id="1613" class="1005" name="b_V_read_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="18" slack="1"/>
<pin id="1615" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="b_V_read "/>
</bind>
</comp>

<comp id="1618" class="1005" name="a_V_read_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="18" slack="1"/>
<pin id="1620" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="a_V_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="231"><net_src comp="190" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="190" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="190" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="190" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="190" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="190" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="190" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="190" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="190" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="190" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="190" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="190" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="190" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="190" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="190" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="190" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="190" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="190" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="190" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="190" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="190" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="190" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="190" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="190" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="190" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="190" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="190" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="190" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="190" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="190" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="190" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="190" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="190" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="190" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="190" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="190" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="190" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="190" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="190" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="190" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="190" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="190" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="190" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="190" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="190" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="190" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="190" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="190" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="190" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="190" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="190" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="190" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="190" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="190" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="190" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="190" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="190" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="190" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="190" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="190" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="190" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="190" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="190" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="190" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="190" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="190" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="190" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="190" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="190" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="190" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="190" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="190" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="190" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="190" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="190" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="190" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="190" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="190" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="190" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="190" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="190" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="190" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="190" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="190" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="190" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="190" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="190" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="190" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="190" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="190" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="190" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="190" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="190" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="190" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="190" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="190" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="190" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="190" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="190" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="190" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="190" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="190" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="190" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="190" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="190" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="190" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="190" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="190" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="190" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="190" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="190" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="190" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="190" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="190" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="190" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="190" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="190" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="190" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="703"><net_src comp="190" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="707"><net_src comp="190" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="190" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="190" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="719"><net_src comp="190" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="190" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="190" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="731"><net_src comp="190" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="190" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="739"><net_src comp="190" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="190" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="747"><net_src comp="190" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="190" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="190" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="190" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="190" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="767"><net_src comp="190" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="190" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="190" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="190" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="190" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="190" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="791"><net_src comp="190" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="190" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="190" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="803"><net_src comp="190" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="807"><net_src comp="190" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="190" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="190" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="819"><net_src comp="190" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="823"><net_src comp="190" pin="0"/><net_sink comp="820" pin=0"/></net>

<net id="827"><net_src comp="190" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="831"><net_src comp="190" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="835"><net_src comp="190" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="839"><net_src comp="190" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="843"><net_src comp="190" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="847"><net_src comp="190" pin="0"/><net_sink comp="844" pin=0"/></net>

<net id="851"><net_src comp="190" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="855"><net_src comp="190" pin="0"/><net_sink comp="852" pin=0"/></net>

<net id="859"><net_src comp="190" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="190" pin="0"/><net_sink comp="860" pin=0"/></net>

<net id="867"><net_src comp="190" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="871"><net_src comp="190" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="875"><net_src comp="190" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="879"><net_src comp="190" pin="0"/><net_sink comp="876" pin=0"/></net>

<net id="883"><net_src comp="190" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="887"><net_src comp="190" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="891"><net_src comp="190" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="895"><net_src comp="190" pin="0"/><net_sink comp="892" pin=0"/></net>

<net id="899"><net_src comp="190" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="190" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="907"><net_src comp="190" pin="0"/><net_sink comp="904" pin=0"/></net>

<net id="911"><net_src comp="190" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="915"><net_src comp="190" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="919"><net_src comp="190" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="923"><net_src comp="190" pin="0"/><net_sink comp="920" pin=0"/></net>

<net id="927"><net_src comp="190" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="931"><net_src comp="190" pin="0"/><net_sink comp="928" pin=0"/></net>

<net id="935"><net_src comp="190" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="939"><net_src comp="190" pin="0"/><net_sink comp="936" pin=0"/></net>

<net id="943"><net_src comp="190" pin="0"/><net_sink comp="940" pin=0"/></net>

<net id="947"><net_src comp="190" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="951"><net_src comp="190" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="955"><net_src comp="190" pin="0"/><net_sink comp="952" pin=0"/></net>

<net id="959"><net_src comp="190" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="963"><net_src comp="190" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="968"><net_src comp="198" pin="0"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="130" pin="0"/><net_sink comp="964" pin=1"/></net>

<net id="974"><net_src comp="202" pin="0"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="134" pin="0"/><net_sink comp="970" pin=1"/></net>

<net id="980"><net_src comp="202" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="981"><net_src comp="132" pin="0"/><net_sink comp="976" pin=1"/></net>

<net id="1027"><net_src comp="208" pin="0"/><net_sink comp="982" pin=0"/></net>

<net id="1070"><net_src comp="196" pin="0"/><net_sink comp="1028" pin=0"/></net>

<net id="1104"><net_src comp="214" pin="0"/><net_sink comp="1071" pin=0"/></net>

<net id="1105"><net_src comp="136" pin="0"/><net_sink comp="1071" pin=4"/></net>

<net id="1106"><net_src comp="138" pin="0"/><net_sink comp="1071" pin=5"/></net>

<net id="1107"><net_src comp="140" pin="0"/><net_sink comp="1071" pin=6"/></net>

<net id="1108"><net_src comp="142" pin="0"/><net_sink comp="1071" pin=7"/></net>

<net id="1109"><net_src comp="144" pin="0"/><net_sink comp="1071" pin=8"/></net>

<net id="1110"><net_src comp="146" pin="0"/><net_sink comp="1071" pin=9"/></net>

<net id="1111"><net_src comp="148" pin="0"/><net_sink comp="1071" pin=10"/></net>

<net id="1112"><net_src comp="150" pin="0"/><net_sink comp="1071" pin=11"/></net>

<net id="1113"><net_src comp="152" pin="0"/><net_sink comp="1071" pin=12"/></net>

<net id="1114"><net_src comp="154" pin="0"/><net_sink comp="1071" pin=13"/></net>

<net id="1115"><net_src comp="156" pin="0"/><net_sink comp="1071" pin=14"/></net>

<net id="1116"><net_src comp="158" pin="0"/><net_sink comp="1071" pin=15"/></net>

<net id="1117"><net_src comp="160" pin="0"/><net_sink comp="1071" pin=16"/></net>

<net id="1118"><net_src comp="162" pin="0"/><net_sink comp="1071" pin=17"/></net>

<net id="1119"><net_src comp="164" pin="0"/><net_sink comp="1071" pin=18"/></net>

<net id="1120"><net_src comp="166" pin="0"/><net_sink comp="1071" pin=19"/></net>

<net id="1121"><net_src comp="168" pin="0"/><net_sink comp="1071" pin=20"/></net>

<net id="1122"><net_src comp="170" pin="0"/><net_sink comp="1071" pin=21"/></net>

<net id="1123"><net_src comp="172" pin="0"/><net_sink comp="1071" pin=22"/></net>

<net id="1124"><net_src comp="174" pin="0"/><net_sink comp="1071" pin=23"/></net>

<net id="1125"><net_src comp="176" pin="0"/><net_sink comp="1071" pin=24"/></net>

<net id="1126"><net_src comp="178" pin="0"/><net_sink comp="1071" pin=25"/></net>

<net id="1127"><net_src comp="180" pin="0"/><net_sink comp="1071" pin=26"/></net>

<net id="1128"><net_src comp="182" pin="0"/><net_sink comp="1071" pin=27"/></net>

<net id="1129"><net_src comp="184" pin="0"/><net_sink comp="1071" pin=28"/></net>

<net id="1130"><net_src comp="186" pin="0"/><net_sink comp="1071" pin=29"/></net>

<net id="1131"><net_src comp="188" pin="0"/><net_sink comp="1071" pin=30"/></net>

<net id="1154"><net_src comp="212" pin="0"/><net_sink comp="1132" pin=0"/></net>

<net id="1205"><net_src comp="200" pin="0"/><net_sink comp="1155" pin=0"/></net>

<net id="1206"><net_src comp="112" pin="0"/><net_sink comp="1155" pin=10"/></net>

<net id="1207"><net_src comp="114" pin="0"/><net_sink comp="1155" pin=11"/></net>

<net id="1208"><net_src comp="116" pin="0"/><net_sink comp="1155" pin=12"/></net>

<net id="1209"><net_src comp="118" pin="0"/><net_sink comp="1155" pin=13"/></net>

<net id="1210"><net_src comp="120" pin="0"/><net_sink comp="1155" pin=14"/></net>

<net id="1211"><net_src comp="122" pin="0"/><net_sink comp="1155" pin=15"/></net>

<net id="1212"><net_src comp="124" pin="0"/><net_sink comp="1155" pin=16"/></net>

<net id="1213"><net_src comp="126" pin="0"/><net_sink comp="1155" pin=17"/></net>

<net id="1214"><net_src comp="128" pin="0"/><net_sink comp="1155" pin=18"/></net>

<net id="1215"><net_src comp="964" pin="2"/><net_sink comp="1155" pin=19"/></net>

<net id="1277"><net_src comp="194" pin="0"/><net_sink comp="1216" pin=0"/></net>

<net id="1311"><net_src comp="210" pin="0"/><net_sink comp="1278" pin=0"/></net>

<net id="1399"><net_src comp="192" pin="0"/><net_sink comp="1312" pin=0"/></net>

<net id="1400"><net_src comp="0" pin="0"/><net_sink comp="1312" pin=1"/></net>

<net id="1401"><net_src comp="2" pin="0"/><net_sink comp="1312" pin=2"/></net>

<net id="1402"><net_src comp="4" pin="0"/><net_sink comp="1312" pin=3"/></net>

<net id="1403"><net_src comp="6" pin="0"/><net_sink comp="1312" pin=4"/></net>

<net id="1404"><net_src comp="8" pin="0"/><net_sink comp="1312" pin=5"/></net>

<net id="1405"><net_src comp="10" pin="0"/><net_sink comp="1312" pin=6"/></net>

<net id="1406"><net_src comp="12" pin="0"/><net_sink comp="1312" pin=7"/></net>

<net id="1407"><net_src comp="14" pin="0"/><net_sink comp="1312" pin=8"/></net>

<net id="1408"><net_src comp="16" pin="0"/><net_sink comp="1312" pin=9"/></net>

<net id="1409"><net_src comp="18" pin="0"/><net_sink comp="1312" pin=10"/></net>

<net id="1410"><net_src comp="20" pin="0"/><net_sink comp="1312" pin=11"/></net>

<net id="1411"><net_src comp="22" pin="0"/><net_sink comp="1312" pin=12"/></net>

<net id="1412"><net_src comp="24" pin="0"/><net_sink comp="1312" pin=13"/></net>

<net id="1413"><net_src comp="26" pin="0"/><net_sink comp="1312" pin=14"/></net>

<net id="1414"><net_src comp="28" pin="0"/><net_sink comp="1312" pin=15"/></net>

<net id="1415"><net_src comp="30" pin="0"/><net_sink comp="1312" pin=16"/></net>

<net id="1416"><net_src comp="32" pin="0"/><net_sink comp="1312" pin=17"/></net>

<net id="1417"><net_src comp="34" pin="0"/><net_sink comp="1312" pin=18"/></net>

<net id="1418"><net_src comp="36" pin="0"/><net_sink comp="1312" pin=19"/></net>

<net id="1419"><net_src comp="38" pin="0"/><net_sink comp="1312" pin=20"/></net>

<net id="1420"><net_src comp="40" pin="0"/><net_sink comp="1312" pin=21"/></net>

<net id="1421"><net_src comp="42" pin="0"/><net_sink comp="1312" pin=22"/></net>

<net id="1422"><net_src comp="44" pin="0"/><net_sink comp="1312" pin=23"/></net>

<net id="1423"><net_src comp="46" pin="0"/><net_sink comp="1312" pin=24"/></net>

<net id="1424"><net_src comp="48" pin="0"/><net_sink comp="1312" pin=25"/></net>

<net id="1425"><net_src comp="50" pin="0"/><net_sink comp="1312" pin=26"/></net>

<net id="1426"><net_src comp="52" pin="0"/><net_sink comp="1312" pin=27"/></net>

<net id="1427"><net_src comp="54" pin="0"/><net_sink comp="1312" pin=28"/></net>

<net id="1428"><net_src comp="228" pin="1"/><net_sink comp="1312" pin=29"/></net>

<net id="1429"><net_src comp="232" pin="1"/><net_sink comp="1312" pin=30"/></net>

<net id="1430"><net_src comp="236" pin="1"/><net_sink comp="1312" pin=31"/></net>

<net id="1431"><net_src comp="240" pin="1"/><net_sink comp="1312" pin=32"/></net>

<net id="1432"><net_src comp="244" pin="1"/><net_sink comp="1312" pin=33"/></net>

<net id="1433"><net_src comp="248" pin="1"/><net_sink comp="1312" pin=34"/></net>

<net id="1434"><net_src comp="252" pin="1"/><net_sink comp="1312" pin=35"/></net>

<net id="1435"><net_src comp="256" pin="1"/><net_sink comp="1312" pin=36"/></net>

<net id="1436"><net_src comp="260" pin="1"/><net_sink comp="1312" pin=37"/></net>

<net id="1437"><net_src comp="264" pin="1"/><net_sink comp="1312" pin=38"/></net>

<net id="1438"><net_src comp="268" pin="1"/><net_sink comp="1312" pin=39"/></net>

<net id="1439"><net_src comp="272" pin="1"/><net_sink comp="1312" pin=40"/></net>

<net id="1440"><net_src comp="276" pin="1"/><net_sink comp="1312" pin=41"/></net>

<net id="1441"><net_src comp="280" pin="1"/><net_sink comp="1312" pin=42"/></net>

<net id="1442"><net_src comp="284" pin="1"/><net_sink comp="1312" pin=43"/></net>

<net id="1443"><net_src comp="288" pin="1"/><net_sink comp="1312" pin=44"/></net>

<net id="1444"><net_src comp="292" pin="1"/><net_sink comp="1312" pin=45"/></net>

<net id="1445"><net_src comp="296" pin="1"/><net_sink comp="1312" pin=46"/></net>

<net id="1446"><net_src comp="300" pin="1"/><net_sink comp="1312" pin=47"/></net>

<net id="1447"><net_src comp="304" pin="1"/><net_sink comp="1312" pin=48"/></net>

<net id="1448"><net_src comp="308" pin="1"/><net_sink comp="1312" pin=49"/></net>

<net id="1449"><net_src comp="312" pin="1"/><net_sink comp="1312" pin=50"/></net>

<net id="1450"><net_src comp="316" pin="1"/><net_sink comp="1312" pin=51"/></net>

<net id="1451"><net_src comp="320" pin="1"/><net_sink comp="1312" pin=52"/></net>

<net id="1452"><net_src comp="324" pin="1"/><net_sink comp="1312" pin=53"/></net>

<net id="1453"><net_src comp="328" pin="1"/><net_sink comp="1312" pin=54"/></net>

<net id="1454"><net_src comp="332" pin="1"/><net_sink comp="1312" pin=55"/></net>

<net id="1455"><net_src comp="336" pin="1"/><net_sink comp="1312" pin=56"/></net>

<net id="1456"><net_src comp="56" pin="0"/><net_sink comp="1312" pin=57"/></net>

<net id="1457"><net_src comp="58" pin="0"/><net_sink comp="1312" pin=58"/></net>

<net id="1458"><net_src comp="60" pin="0"/><net_sink comp="1312" pin=59"/></net>

<net id="1459"><net_src comp="62" pin="0"/><net_sink comp="1312" pin=60"/></net>

<net id="1460"><net_src comp="64" pin="0"/><net_sink comp="1312" pin=61"/></net>

<net id="1461"><net_src comp="66" pin="0"/><net_sink comp="1312" pin=62"/></net>

<net id="1462"><net_src comp="68" pin="0"/><net_sink comp="1312" pin=63"/></net>

<net id="1463"><net_src comp="70" pin="0"/><net_sink comp="1312" pin=64"/></net>

<net id="1464"><net_src comp="72" pin="0"/><net_sink comp="1312" pin=65"/></net>

<net id="1465"><net_src comp="74" pin="0"/><net_sink comp="1312" pin=66"/></net>

<net id="1466"><net_src comp="76" pin="0"/><net_sink comp="1312" pin=67"/></net>

<net id="1467"><net_src comp="78" pin="0"/><net_sink comp="1312" pin=68"/></net>

<net id="1468"><net_src comp="80" pin="0"/><net_sink comp="1312" pin=69"/></net>

<net id="1469"><net_src comp="82" pin="0"/><net_sink comp="1312" pin=70"/></net>

<net id="1470"><net_src comp="84" pin="0"/><net_sink comp="1312" pin=71"/></net>

<net id="1471"><net_src comp="86" pin="0"/><net_sink comp="1312" pin=72"/></net>

<net id="1472"><net_src comp="88" pin="0"/><net_sink comp="1312" pin=73"/></net>

<net id="1473"><net_src comp="90" pin="0"/><net_sink comp="1312" pin=74"/></net>

<net id="1474"><net_src comp="92" pin="0"/><net_sink comp="1312" pin=75"/></net>

<net id="1475"><net_src comp="94" pin="0"/><net_sink comp="1312" pin=76"/></net>

<net id="1476"><net_src comp="96" pin="0"/><net_sink comp="1312" pin=77"/></net>

<net id="1477"><net_src comp="98" pin="0"/><net_sink comp="1312" pin=78"/></net>

<net id="1478"><net_src comp="100" pin="0"/><net_sink comp="1312" pin=79"/></net>

<net id="1479"><net_src comp="102" pin="0"/><net_sink comp="1312" pin=80"/></net>

<net id="1480"><net_src comp="104" pin="0"/><net_sink comp="1312" pin=81"/></net>

<net id="1481"><net_src comp="106" pin="0"/><net_sink comp="1312" pin=82"/></net>

<net id="1482"><net_src comp="108" pin="0"/><net_sink comp="1312" pin=83"/></net>

<net id="1483"><net_src comp="110" pin="0"/><net_sink comp="1312" pin=84"/></net>

<net id="1543"><net_src comp="206" pin="0"/><net_sink comp="1484" pin=0"/></net>

<net id="1605"><net_src comp="204" pin="0"/><net_sink comp="1544" pin=0"/></net>

<net id="1606"><net_src comp="976" pin="2"/><net_sink comp="1544" pin=29"/></net>

<net id="1607"><net_src comp="970" pin="2"/><net_sink comp="1544" pin=30"/></net>

<net id="1611"><net_src comp="964" pin="2"/><net_sink comp="1608" pin=0"/></net>

<net id="1612"><net_src comp="1608" pin="1"/><net_sink comp="1155" pin=19"/></net>

<net id="1616"><net_src comp="970" pin="2"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="1544" pin=30"/></net>

<net id="1621"><net_src comp="976" pin="2"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="1544" pin=29"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_0_V | {19 20 }
	Port: result_1_V | {19 20 }
	Port: result_2_V | {19 20 }
	Port: result_3_V | {19 20 }
	Port: result_4_V | {19 20 }
	Port: result_5_V | {19 20 }
	Port: result_6_V | {19 20 }
	Port: result_7_V | {19 20 }
	Port: result_8_V | {19 20 }
	Port: result_9_V | {19 20 }
	Port: result_10_V | {19 20 }
	Port: result_11_V | {19 20 }
	Port: result_12_V | {19 20 }
	Port: result_13_V | {19 20 }
 - Input state : 
	Port: CNN : in_image_0_V | {1 2 }
	Port: CNN : in_image_1_V | {1 2 }
	Port: CNN : in_image_2_V | {1 2 }
	Port: CNN : in_image_3_V | {1 2 }
	Port: CNN : in_image_4_V | {1 2 }
	Port: CNN : in_image_5_V | {1 2 }
	Port: CNN : in_image_6_V | {1 2 }
	Port: CNN : in_image_7_V | {1 2 }
	Port: CNN : in_image_8_V | {1 2 }
	Port: CNN : in_image_9_V | {1 2 }
	Port: CNN : in_image_10_V | {1 2 }
	Port: CNN : in_image_11_V | {1 2 }
	Port: CNN : in_image_12_V | {1 2 }
	Port: CNN : in_image_13_V | {1 2 }
	Port: CNN : in_image_14_V | {1 2 }
	Port: CNN : in_image_15_V | {1 2 }
	Port: CNN : in_image_16_V | {1 2 }
	Port: CNN : in_image_17_V | {1 2 }
	Port: CNN : in_image_18_V | {1 2 }
	Port: CNN : in_image_19_V | {1 2 }
	Port: CNN : in_image_20_V | {1 2 }
	Port: CNN : in_image_21_V | {1 2 }
	Port: CNN : in_image_22_V | {1 2 }
	Port: CNN : in_image_23_V | {1 2 }
	Port: CNN : in_image_24_V | {1 2 }
	Port: CNN : in_image_25_V | {1 2 }
	Port: CNN : in_image_26_V | {1 2 }
	Port: CNN : in_image_27_V | {1 2 }
	Port: CNN : means_0_V | {1 2 }
	Port: CNN : means_1_V | {1 2 }
	Port: CNN : means_2_V | {1 2 }
	Port: CNN : means_3_V | {1 2 }
	Port: CNN : means_4_V | {1 2 }
	Port: CNN : means_5_V | {1 2 }
	Port: CNN : means_6_V | {1 2 }
	Port: CNN : means_7_V | {1 2 }
	Port: CNN : means_8_V | {1 2 }
	Port: CNN : means_9_V | {1 2 }
	Port: CNN : means_10_V | {1 2 }
	Port: CNN : means_11_V | {1 2 }
	Port: CNN : means_12_V | {1 2 }
	Port: CNN : means_13_V | {1 2 }
	Port: CNN : means_14_V | {1 2 }
	Port: CNN : means_15_V | {1 2 }
	Port: CNN : means_16_V | {1 2 }
	Port: CNN : means_17_V | {1 2 }
	Port: CNN : means_18_V | {1 2 }
	Port: CNN : means_19_V | {1 2 }
	Port: CNN : means_20_V | {1 2 }
	Port: CNN : means_21_V | {1 2 }
	Port: CNN : means_22_V | {1 2 }
	Port: CNN : means_23_V | {1 2 }
	Port: CNN : means_24_V | {1 2 }
	Port: CNN : means_25_V | {1 2 }
	Port: CNN : means_26_V | {1 2 }
	Port: CNN : means_27_V | {1 2 }
	Port: CNN : conv_kernel_L1_0_V | {7 8 }
	Port: CNN : conv_kernel_L1_1_V | {7 8 }
	Port: CNN : conv_kernel_L1_2_V | {7 8 }
	Port: CNN : conv_kernel_L1_3_V | {7 8 }
	Port: CNN : conv_kernel_L1_4_V | {7 8 }
	Port: CNN : conv_kernel_L1_5_V | {7 8 }
	Port: CNN : conv_kernel_L1_6_V | {7 8 }
	Port: CNN : conv_kernel_L1_7_V | {7 8 }
	Port: CNN : conv_kernel_L1_8_V | {7 8 }
	Port: CNN : conv_bias_L1_V | {7 }
	Port: CNN : a_V | {9 }
	Port: CNN : b_V | {9 }
	Port: CNN : conv_kernel_L2_0_V | {19 20 }
	Port: CNN : conv_kernel_L2_1_V | {19 20 }
	Port: CNN : conv_kernel_L2_2_V | {19 20 }
	Port: CNN : conv_kernel_L2_3_V | {19 20 }
	Port: CNN : conv_kernel_L2_4_V | {19 20 }
	Port: CNN : conv_kernel_L2_5_V | {19 20 }
	Port: CNN : conv_kernel_L2_6_V | {19 20 }
	Port: CNN : conv_kernel_L2_7_V | {19 20 }
	Port: CNN : conv_kernel_L2_8_V | {19 20 }
	Port: CNN : conv_bias_L2_0_V | {19 20 }
	Port: CNN : conv_bias_L2_1_V | {19 20 }
	Port: CNN : conv_bias_L2_2_V | {19 20 }
	Port: CNN : conv_bias_L2_3_V | {19 20 }
  - Chain level:
	State 1
		StgValue_205 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |     grp_max_pool_1chan_fu_982    |    0    |  48.832 |   3434  |   813   |
|          |       grp_resample_fu_1028       |    0    | 55.3263 |   2394  |   939   |
|          | grp_conv2d_3x3_4chan_rev_fu_1071 |    9    | 29.8614 |   2243  |   918   |
|          |  grp_resample_for_conv2_fu_1132  |    0    | 35.1463 |   1696  |   640   |
|   call   | grp_conv2d_3x3_1chan_rev_fu_1155 |    9    |  24.416 |   1573  |   505   |
|          | grp_efficient_pad_n_1cha_fu_1216 |    0    |  75.864 |   494   |   907   |
|          |     grp_pad_for_conv2_fu_1278    |    0    |  50.576 |   584   |   634   |
|          |    grp_zero_mean_1chan_fu_1312   |    0    |  48.832 |   405   |   645   |
|          |         grp_relu_fu_1484         |    0    |  48.832 |   293   |   626   |
|          |      grp_batch_norm_fu_1544      |    1    |  26.16  |   418   |   368   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |  conv_bias_L1_V_read_read_fu_964 |    0    |    0    |    0    |    0    |
|   read   |       b_V_read_read_fu_970       |    0    |    0    |    0    |    0    |
|          |       a_V_read_read_fu_976       |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    19   | 443.846 |  13534  |   6995  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |
+-----------------+--------+--------+--------+
|     ReLU_0_V    |    3   |    0   |    0   |
|    ReLU_10_V    |    3   |    0   |    0   |
|    ReLU_11_V    |    3   |    0   |    0   |
|    ReLU_12_V    |    3   |    0   |    0   |
|    ReLU_13_V    |    3   |    0   |    0   |
|    ReLU_14_V    |    3   |    0   |    0   |
|    ReLU_15_V    |    3   |    0   |    0   |
|    ReLU_16_V    |    3   |    0   |    0   |
|    ReLU_17_V    |    3   |    0   |    0   |
|    ReLU_18_V    |    3   |    0   |    0   |
|    ReLU_19_V    |    3   |    0   |    0   |
|     ReLU_1_V    |    3   |    0   |    0   |
|    ReLU_20_V    |    3   |    0   |    0   |
|    ReLU_21_V    |    3   |    0   |    0   |
|    ReLU_22_V    |    3   |    0   |    0   |
|    ReLU_23_V    |    3   |    0   |    0   |
|    ReLU_24_V    |    3   |    0   |    0   |
|    ReLU_25_V    |    3   |    0   |    0   |
|    ReLU_26_V    |    3   |    0   |    0   |
|    ReLU_27_V    |    3   |    0   |    0   |
|     ReLU_2_V    |    3   |    0   |    0   |
|     ReLU_3_V    |    3   |    0   |    0   |
|     ReLU_4_V    |    3   |    0   |    0   |
|     ReLU_5_V    |    3   |    0   |    0   |
|     ReLU_6_V    |    3   |    0   |    0   |
|     ReLU_7_V    |    3   |    0   |    0   |
|     ReLU_8_V    |    3   |    0   |    0   |
|     ReLU_9_V    |    3   |    0   |    0   |
|  batchnorm_0_V  |    2   |    0   |    0   |
|  batchnorm_10_V |    2   |    0   |    0   |
|  batchnorm_11_V |    2   |    0   |    0   |
|  batchnorm_12_V |    2   |    0   |    0   |
|  batchnorm_13_V |    2   |    0   |    0   |
|  batchnorm_14_V |    2   |    0   |    0   |
|  batchnorm_15_V |    2   |    0   |    0   |
|  batchnorm_16_V |    2   |    0   |    0   |
|  batchnorm_17_V |    2   |    0   |    0   |
|  batchnorm_18_V |    2   |    0   |    0   |
|  batchnorm_19_V |    2   |    0   |    0   |
|  batchnorm_1_V  |    2   |    0   |    0   |
|  batchnorm_20_V |    2   |    0   |    0   |
|  batchnorm_21_V |    2   |    0   |    0   |
|  batchnorm_22_V |    2   |    0   |    0   |
|  batchnorm_23_V |    2   |    0   |    0   |
|  batchnorm_24_V |    2   |    0   |    0   |
|  batchnorm_25_V |    2   |    0   |    0   |
|  batchnorm_26_V |    2   |    0   |    0   |
|  batchnorm_27_V |    2   |    0   |    0   |
|  batchnorm_2_V  |    2   |    0   |    0   |
|  batchnorm_3_V  |    2   |    0   |    0   |
|  batchnorm_4_V  |    2   |    0   |    0   |
|  batchnorm_5_V  |    2   |    0   |    0   |
|  batchnorm_6_V  |    2   |    0   |    0   |
|  batchnorm_7_V  |    2   |    0   |    0   |
|  batchnorm_8_V  |    2   |    0   |    0   |
|  batchnorm_9_V  |    2   |    0   |    0   |
|     conv_0_V    |    0   |   50   |   11   |
|    conv_10_V    |    0   |   50   |   11   |
|    conv_11_V    |    0   |   50   |   11   |
|    conv_12_V    |    0   |   50   |   11   |
|    conv_13_V    |    0   |   50   |   11   |
|    conv_14_V    |    0   |   50   |   11   |
|    conv_15_V    |    0   |   50   |   11   |
|    conv_16_V    |    0   |   50   |   11   |
|    conv_17_V    |    0   |   50   |   11   |
|    conv_18_V    |    0   |   50   |   11   |
|    conv_19_V    |    0   |   50   |   11   |
|     conv_1_V    |    0   |   50   |   11   |
|    conv_20_V    |    0   |   50   |   11   |
|    conv_21_V    |    0   |   50   |   11   |
|    conv_22_V    |    0   |   50   |   11   |
|    conv_23_V    |    0   |   50   |   11   |
|    conv_24_V    |    0   |   50   |   11   |
|    conv_25_V    |    0   |   50   |   11   |
|    conv_26_V    |    0   |   50   |   11   |
|    conv_27_V    |    0   |   50   |   11   |
|     conv_2_V    |    0   |   50   |   11   |
|     conv_3_V    |    0   |   50   |   11   |
|     conv_4_V    |    0   |   50   |   11   |
|     conv_5_V    |    0   |   50   |   11   |
|     conv_6_V    |    0   |   50   |   11   |
|     conv_7_V    |    0   |   50   |   11   |
|     conv_8_V    |    0   |   50   |   11   |
|     conv_9_V    |    0   |   50   |   11   |
|   maxpool_0_V   |    0   |   50   |    6   |
|   maxpool_10_V  |    0   |   50   |    6   |
|   maxpool_11_V  |    0   |   50   |    6   |
|   maxpool_12_V  |    0   |   50   |    6   |
|   maxpool_13_V  |    0   |   50   |    6   |
|   maxpool_1_V   |    0   |   50   |    6   |
|   maxpool_2_V   |    0   |   50   |    6   |
|   maxpool_3_V   |    0   |   50   |    6   |
|   maxpool_4_V   |    0   |   50   |    6   |
|   maxpool_5_V   |    0   |   50   |    6   |
|   maxpool_6_V   |    0   |   50   |    6   |
|   maxpool_7_V   |    0   |   50   |    6   |
|   maxpool_8_V   |    0   |   50   |    6   |
|   maxpool_9_V   |    0   |   50   |    6   |
| mean_removed_0_V|    0   |   36   |    8   |
|mean_removed_10_V|    0   |   36   |    8   |
|mean_removed_11_V|    0   |   36   |    8   |
|mean_removed_12_V|    0   |   36   |    8   |
|mean_removed_13_V|    0   |   36   |    8   |
|mean_removed_14_V|    0   |   36   |    8   |
|mean_removed_15_V|    0   |   36   |    8   |
|mean_removed_16_V|    0   |   36   |    8   |
|mean_removed_17_V|    0   |   36   |    8   |
|mean_removed_18_V|    0   |   36   |    8   |
|mean_removed_19_V|    0   |   36   |    8   |
| mean_removed_1_V|    0   |   36   |    8   |
|mean_removed_20_V|    0   |   36   |    8   |
|mean_removed_21_V|    0   |   36   |    8   |
|mean_removed_22_V|    0   |   36   |    8   |
|mean_removed_23_V|    0   |   36   |    8   |
|mean_removed_24_V|    0   |   36   |    8   |
|mean_removed_25_V|    0   |   36   |    8   |
|mean_removed_26_V|    0   |   36   |    8   |
|mean_removed_27_V|    0   |   36   |    8   |
| mean_removed_2_V|    0   |   36   |    8   |
| mean_removed_3_V|    0   |   36   |    8   |
| mean_removed_4_V|    0   |   36   |    8   |
| mean_removed_5_V|    0   |   36   |    8   |
| mean_removed_6_V|    0   |   36   |    8   |
| mean_removed_7_V|    0   |   36   |    8   |
| mean_removed_8_V|    0   |   36   |    8   |
| mean_removed_9_V|    0   |   36   |    8   |
|    padded_0_V   |    1   |    0   |    0   |
|   padded_10_V   |    1   |    0   |    0   |
|   padded_11_V   |    1   |    0   |    0   |
|   padded_12_V   |    1   |    0   |    0   |
|   padded_13_V   |    1   |    0   |    0   |
|   padded_14_V   |    1   |    0   |    0   |
|   padded_15_V   |    1   |    0   |    0   |
|   padded_16_V   |    1   |    0   |    0   |
|   padded_17_V   |    1   |    0   |    0   |
|   padded_18_V   |    1   |    0   |    0   |
|   padded_19_V   |    1   |    0   |    0   |
|    padded_1_V   |    1   |    0   |    0   |
|   padded_20_V   |    1   |    0   |    0   |
|   padded_21_V   |    1   |    0   |    0   |
|   padded_22_V   |    1   |    0   |    0   |
|   padded_23_V   |    1   |    0   |    0   |
|   padded_24_V   |    1   |    0   |    0   |
|   padded_25_V   |    1   |    0   |    0   |
|   padded_26_V   |    1   |    0   |    0   |
|   padded_27_V   |    1   |    0   |    0   |
|   padded_28_V   |    1   |    0   |    0   |
|   padded_29_V   |    1   |    0   |    0   |
|    padded_2_V   |    1   |    0   |    0   |
|    padded_3_V   |    1   |    0   |    0   |
|    padded_4_V   |    1   |    0   |    0   |
|    padded_5_V   |    1   |    0   |    0   |
|    padded_6_V   |    1   |    0   |    0   |
|    padded_7_V   |    1   |    0   |    0   |
|    padded_8_V   |    1   |    0   |    0   |
|    padded_9_V   |    1   |    0   |    0   |
|  padded_L2_0_V  |    1   |    0   |    0   |
|  padded_L2_10_V |    2   |    0   |    0   |
|  padded_L2_11_V |    2   |    0   |    0   |
|  padded_L2_12_V |    2   |    0   |    0   |
|  padded_L2_13_V |    2   |    0   |    0   |
|  padded_L2_14_V |    2   |    0   |    0   |
|  padded_L2_15_V |    1   |    0   |    0   |
|  padded_L2_1_V  |    2   |    0   |    0   |
|  padded_L2_2_V  |    2   |    0   |    0   |
|  padded_L2_3_V  |    2   |    0   |    0   |
|  padded_L2_4_V  |    2   |    0   |    0   |
|  padded_L2_5_V  |    2   |    0   |    0   |
|  padded_L2_6_V  |    2   |    0   |    0   |
|  padded_L2_7_V  |    2   |    0   |    0   |
|  padded_L2_8_V  |    2   |    0   |    0   |
|  padded_L2_9_V  |    2   |    0   |    0   |
| resampled_0_0_V |    1   |    0   |    0   |
| resampled_0_1_V |    1   |    0   |    0   |
| resampled_0_2_V |    1   |    0   |    0   |
| resampled_1_0_V |    1   |    0   |    0   |
| resampled_1_1_V |    1   |    0   |    0   |
| resampled_1_2_V |    1   |    0   |    0   |
| resampled_2_0_V |    1   |    0   |    0   |
| resampled_2_1_V |    1   |    0   |    0   |
| resampled_2_2_V |    1   |    0   |    0   |
| resampled_L2_0_V|    2   |    0   |    0   |
| resampled_L2_1_V|    2   |    0   |    0   |
| resampled_L2_2_V|    2   |    0   |    0   |
+-----------------+--------+--------+--------+
|      Total      |   215  |  3108  |   616  |
+-----------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      a_V_read_reg_1618     |   18   |
|      b_V_read_reg_1613     |   18   |
|conv_bias_L1_V_read_reg_1608|   48   |
+----------------------------+--------+
|            Total           |   84   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
| grp_conv2d_3x3_1chan_rev_fu_1155 |  p19 |   2  |  48  |   96   ||    9    |
|      grp_batch_norm_fu_1544      |  p29 |   2  |  18  |   36   ||    9    |
|      grp_batch_norm_fu_1544      |  p30 |   2  |  18  |   36   ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   168  ||  2.616  ||    27   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   19   |   443  |  13534 |  6995  |
|   Memory  |   215  |    -   |    -   |  3108  |   616  |
|Multiplexer|    -   |    -   |    2   |    -   |   27   |
|  Register |    -   |    -   |    -   |   84   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   215  |   19   |   446  |  16726 |  7638  |
+-----------+--------+--------+--------+--------+--------+
