
../repos/coreutils/src/shuf:     file format elf32-littlearm


Disassembly of section .init:

00010f34 <.init>:
   10f34:	push	{r3, lr}
   10f38:	bl	112ac <ftello64@plt+0x4c>
   10f3c:	pop	{r3, pc}

Disassembly of section .plt:

00010f40 <fdopen@plt-0x14>:
   10f40:	push	{lr}		; (str lr, [sp, #-4]!)
   10f44:	ldr	lr, [pc, #4]	; 10f50 <fdopen@plt-0x4>
   10f48:	add	lr, pc, lr
   10f4c:	ldr	pc, [lr, #8]!
   10f50:	strheq	r9, [r1], -r0

00010f54 <fdopen@plt>:
   10f54:	add	ip, pc, #0, 12
   10f58:	add	ip, ip, #102400	; 0x19000
   10f5c:	ldr	pc, [ip, #176]!	; 0xb0

00010f60 <calloc@plt>:
   10f60:	add	ip, pc, #0, 12
   10f64:	add	ip, ip, #102400	; 0x19000
   10f68:	ldr	pc, [ip, #168]!	; 0xa8

00010f6c <fputs_unlocked@plt>:
   10f6c:	add	ip, pc, #0, 12
   10f70:	add	ip, ip, #102400	; 0x19000
   10f74:	ldr	pc, [ip, #160]!	; 0xa0

00010f78 <raise@plt>:
   10f78:	add	ip, pc, #0, 12
   10f7c:	add	ip, ip, #102400	; 0x19000
   10f80:	ldr	pc, [ip, #152]!	; 0x98

00010f84 <strcmp@plt>:
   10f84:	add	ip, pc, #0, 12
   10f88:	add	ip, ip, #102400	; 0x19000
   10f8c:	ldr	pc, [ip, #144]!	; 0x90

00010f90 <posix_fadvise64@plt>:
   10f90:	add	ip, pc, #0, 12
   10f94:	add	ip, ip, #102400	; 0x19000
   10f98:	ldr	pc, [ip, #136]!	; 0x88

00010f9c <fflush@plt>:
   10f9c:	add	ip, pc, #0, 12
   10fa0:	add	ip, ip, #102400	; 0x19000
   10fa4:	ldr	pc, [ip, #128]!	; 0x80

00010fa8 <free@plt>:
   10fa8:	add	ip, pc, #0, 12
   10fac:	add	ip, ip, #102400	; 0x19000
   10fb0:	ldr	pc, [ip, #120]!	; 0x78

00010fb4 <ferror@plt>:
   10fb4:	add	ip, pc, #0, 12
   10fb8:	add	ip, ip, #102400	; 0x19000
   10fbc:	ldr	pc, [ip, #112]!	; 0x70

00010fc0 <_exit@plt>:
   10fc0:	add	ip, pc, #0, 12
   10fc4:	add	ip, ip, #102400	; 0x19000
   10fc8:	ldr	pc, [ip, #104]!	; 0x68

00010fcc <memcpy@plt>:
   10fcc:	add	ip, pc, #0, 12
   10fd0:	add	ip, ip, #102400	; 0x19000
   10fd4:	ldr	pc, [ip, #96]!	; 0x60

00010fd8 <__strtoull_internal@plt>:
   10fd8:	add	ip, pc, #0, 12
   10fdc:	add	ip, ip, #102400	; 0x19000
   10fe0:	ldr	pc, [ip, #88]!	; 0x58

00010fe4 <mbsinit@plt>:
   10fe4:	add	ip, pc, #0, 12
   10fe8:	add	ip, ip, #102400	; 0x19000
   10fec:	ldr	pc, [ip, #80]!	; 0x50

00010ff0 <fwrite_unlocked@plt>:
   10ff0:	add	ip, pc, #0, 12
   10ff4:	add	ip, ip, #102400	; 0x19000
   10ff8:	ldr	pc, [ip, #72]!	; 0x48

00010ffc <memcmp@plt>:
   10ffc:	add	ip, pc, #0, 12
   11000:	add	ip, ip, #102400	; 0x19000
   11004:	ldr	pc, [ip, #64]!	; 0x40

00011008 <stpcpy@plt>:
   11008:	add	ip, pc, #0, 12
   1100c:	add	ip, ip, #102400	; 0x19000
   11010:	ldr	pc, [ip, #56]!	; 0x38

00011014 <fputc_unlocked@plt>:
   11014:	add	ip, pc, #0, 12
   11018:	add	ip, ip, #102400	; 0x19000
   1101c:	ldr	pc, [ip, #48]!	; 0x30

00011020 <dcgettext@plt>:
   11020:	add	ip, pc, #0, 12
   11024:	add	ip, ip, #102400	; 0x19000
   11028:	ldr	pc, [ip, #40]!	; 0x28

0001102c <dup2@plt>:
   1102c:	add	ip, pc, #0, 12
   11030:	add	ip, ip, #102400	; 0x19000
   11034:	ldr	pc, [ip, #32]!

00011038 <realloc@plt>:
   11038:	add	ip, pc, #0, 12
   1103c:	add	ip, ip, #102400	; 0x19000
   11040:	ldr	pc, [ip, #24]!

00011044 <textdomain@plt>:
   11044:	add	ip, pc, #0, 12
   11048:	add	ip, ip, #102400	; 0x19000
   1104c:	ldr	pc, [ip, #16]!

00011050 <rawmemchr@plt>:
   11050:	add	ip, pc, #0, 12
   11054:	add	ip, ip, #102400	; 0x19000
   11058:	ldr	pc, [ip, #8]!

0001105c <iswprint@plt>:
   1105c:	add	ip, pc, #0, 12
   11060:	add	ip, ip, #102400	; 0x19000
   11064:	ldr	pc, [ip, #0]!

00011068 <__fxstat64@plt>:
   11068:	add	ip, pc, #0, 12
   1106c:	add	ip, ip, #24, 20	; 0x18000
   11070:	ldr	pc, [ip, #4088]!	; 0xff8

00011074 <fwrite@plt>:
   11074:	add	ip, pc, #0, 12
   11078:	add	ip, ip, #24, 20	; 0x18000
   1107c:	ldr	pc, [ip, #4080]!	; 0xff0

00011080 <lseek64@plt>:
   11080:	add	ip, pc, #0, 12
   11084:	add	ip, ip, #24, 20	; 0x18000
   11088:	ldr	pc, [ip, #4072]!	; 0xfe8

0001108c <__ctype_get_mb_cur_max@plt>:
   1108c:	add	ip, pc, #0, 12
   11090:	add	ip, ip, #24, 20	; 0x18000
   11094:	ldr	pc, [ip, #4064]!	; 0xfe0

00011098 <fread@plt>:
   11098:	add	ip, pc, #0, 12
   1109c:	add	ip, ip, #24, 20	; 0x18000
   110a0:	ldr	pc, [ip, #4056]!	; 0xfd8

000110a4 <__fpending@plt>:
   110a4:	add	ip, pc, #0, 12
   110a8:	add	ip, ip, #24, 20	; 0x18000
   110ac:	ldr	pc, [ip, #4048]!	; 0xfd0

000110b0 <mbrtowc@plt>:
   110b0:	add	ip, pc, #0, 12
   110b4:	add	ip, ip, #24, 20	; 0x18000
   110b8:	ldr	pc, [ip, #4040]!	; 0xfc8

000110bc <error@plt>:
   110bc:	add	ip, pc, #0, 12
   110c0:	add	ip, ip, #24, 20	; 0x18000
   110c4:	ldr	pc, [ip, #4032]!	; 0xfc0

000110c8 <open64@plt>:
   110c8:	add	ip, pc, #0, 12
   110cc:	add	ip, ip, #24, 20	; 0x18000
   110d0:	ldr	pc, [ip, #4024]!	; 0xfb8

000110d4 <malloc@plt>:
   110d4:	add	ip, pc, #0, 12
   110d8:	add	ip, ip, #24, 20	; 0x18000
   110dc:	ldr	pc, [ip, #4016]!	; 0xfb0

000110e0 <__libc_start_main@plt>:
   110e0:	add	ip, pc, #0, 12
   110e4:	add	ip, ip, #24, 20	; 0x18000
   110e8:	ldr	pc, [ip, #4008]!	; 0xfa8

000110ec <__freading@plt>:
   110ec:	add	ip, pc, #0, 12
   110f0:	add	ip, ip, #24, 20	; 0x18000
   110f4:	ldr	pc, [ip, #4000]!	; 0xfa0

000110f8 <__gmon_start__@plt>:
   110f8:	add	ip, pc, #0, 12
   110fc:	add	ip, ip, #24, 20	; 0x18000
   11100:	ldr	pc, [ip, #3992]!	; 0xf98

00011104 <freopen64@plt>:
   11104:	add	ip, pc, #0, 12
   11108:	add	ip, ip, #24, 20	; 0x18000
   1110c:	ldr	pc, [ip, #3984]!	; 0xf90

00011110 <getopt_long@plt>:
   11110:	add	ip, pc, #0, 12
   11114:	add	ip, ip, #24, 20	; 0x18000
   11118:	ldr	pc, [ip, #3976]!	; 0xf88

0001111c <__ctype_b_loc@plt>:
   1111c:	add	ip, pc, #0, 12
   11120:	add	ip, ip, #24, 20	; 0x18000
   11124:	ldr	pc, [ip, #3968]!	; 0xf80

00011128 <exit@plt>:
   11128:	add	ip, pc, #0, 12
   1112c:	add	ip, ip, #24, 20	; 0x18000
   11130:	ldr	pc, [ip, #3960]!	; 0xf78

00011134 <strlen@plt>:
   11134:	add	ip, pc, #0, 12
   11138:	add	ip, ip, #24, 20	; 0x18000
   1113c:	ldr	pc, [ip, #3952]!	; 0xf70

00011140 <strchr@plt>:
   11140:	add	ip, pc, #0, 12
   11144:	add	ip, ip, #24, 20	; 0x18000
   11148:	ldr	pc, [ip, #3944]!	; 0xf68

0001114c <__errno_location@plt>:
   1114c:	add	ip, pc, #0, 12
   11150:	add	ip, ip, #24, 20	; 0x18000
   11154:	ldr	pc, [ip, #3936]!	; 0xf60

00011158 <__cxa_atexit@plt>:
   11158:	add	ip, pc, #0, 12
   1115c:	add	ip, ip, #24, 20	; 0x18000
   11160:	ldr	pc, [ip, #3928]!	; 0xf58

00011164 <setvbuf@plt>:
   11164:	add	ip, pc, #0, 12
   11168:	add	ip, ip, #24, 20	; 0x18000
   1116c:	ldr	pc, [ip, #3920]!	; 0xf50

00011170 <memset@plt>:
   11170:	add	ip, pc, #0, 12
   11174:	add	ip, ip, #24, 20	; 0x18000
   11178:	ldr	pc, [ip, #3912]!	; 0xf48

0001117c <__printf_chk@plt>:
   1117c:	add	ip, pc, #0, 12
   11180:	add	ip, ip, #24, 20	; 0x18000
   11184:	ldr	pc, [ip, #3904]!	; 0xf40

00011188 <fileno@plt>:
   11188:	add	ip, pc, #0, 12
   1118c:	add	ip, ip, #24, 20	; 0x18000
   11190:	ldr	pc, [ip, #3896]!	; 0xf38

00011194 <__fprintf_chk@plt>:
   11194:	add	ip, pc, #0, 12
   11198:	add	ip, ip, #24, 20	; 0x18000
   1119c:	ldr	pc, [ip, #3888]!	; 0xf30

000111a0 <fclose@plt>:
   111a0:	add	ip, pc, #0, 12
   111a4:	add	ip, ip, #24, 20	; 0x18000
   111a8:	ldr	pc, [ip, #3880]!	; 0xf28

000111ac <fseeko64@plt>:
   111ac:	add	ip, pc, #0, 12
   111b0:	add	ip, ip, #24, 20	; 0x18000
   111b4:	ldr	pc, [ip, #3872]!	; 0xf20

000111b8 <fcntl64@plt>:
   111b8:	add	ip, pc, #0, 12
   111bc:	add	ip, ip, #24, 20	; 0x18000
   111c0:	ldr	pc, [ip, #3864]!	; 0xf18

000111c4 <__uflow@plt>:
   111c4:	add	ip, pc, #0, 12
   111c8:	add	ip, ip, #24, 20	; 0x18000
   111cc:	ldr	pc, [ip, #3856]!	; 0xf10

000111d0 <setlocale@plt>:
   111d0:	add	ip, pc, #0, 12
   111d4:	add	ip, ip, #24, 20	; 0x18000
   111d8:	ldr	pc, [ip, #3848]!	; 0xf08

000111dc <__explicit_bzero_chk@plt>:
   111dc:	add	ip, pc, #0, 12
   111e0:	add	ip, ip, #24, 20	; 0x18000
   111e4:	ldr	pc, [ip, #3840]!	; 0xf00

000111e8 <strrchr@plt>:
   111e8:	add	ip, pc, #0, 12
   111ec:	add	ip, ip, #24, 20	; 0x18000
   111f0:	ldr	pc, [ip, #3832]!	; 0xef8

000111f4 <nl_langinfo@plt>:
   111f4:	add	ip, pc, #0, 12
   111f8:	add	ip, ip, #24, 20	; 0x18000
   111fc:	ldr	pc, [ip, #3824]!	; 0xef0

00011200 <fopen64@plt>:
   11200:	add	ip, pc, #0, 12
   11204:	add	ip, ip, #24, 20	; 0x18000
   11208:	ldr	pc, [ip, #3816]!	; 0xee8

0001120c <bindtextdomain@plt>:
   1120c:	add	ip, pc, #0, 12
   11210:	add	ip, ip, #24, 20	; 0x18000
   11214:	ldr	pc, [ip, #3808]!	; 0xee0

00011218 <fread_unlocked@plt>:
   11218:	add	ip, pc, #0, 12
   1121c:	add	ip, ip, #24, 20	; 0x18000
   11220:	ldr	pc, [ip, #3800]!	; 0xed8

00011224 <getrandom@plt>:
   11224:	add	ip, pc, #0, 12
   11228:	add	ip, ip, #24, 20	; 0x18000
   1122c:	ldr	pc, [ip, #3792]!	; 0xed0

00011230 <strncmp@plt>:
   11230:	add	ip, pc, #0, 12
   11234:	add	ip, ip, #24, 20	; 0x18000
   11238:	ldr	pc, [ip, #3784]!	; 0xec8

0001123c <abort@plt>:
   1123c:	add	ip, pc, #0, 12
   11240:	add	ip, ip, #24, 20	; 0x18000
   11244:	ldr	pc, [ip, #3776]!	; 0xec0

00011248 <close@plt>:
   11248:	add	ip, pc, #0, 12
   1124c:	add	ip, ip, #24, 20	; 0x18000
   11250:	ldr	pc, [ip, #3768]!	; 0xeb8

00011254 <__assert_fail@plt>:
   11254:	add	ip, pc, #0, 12
   11258:	add	ip, ip, #24, 20	; 0x18000
   1125c:	ldr	pc, [ip, #3760]!	; 0xeb0

00011260 <ftello64@plt>:
   11260:	add	ip, pc, #0, 12
   11264:	add	ip, ip, #24, 20	; 0x18000
   11268:	ldr	pc, [ip, #3752]!	; 0xea8

Disassembly of section .text:

00011270 <.text>:
   11270:	mov	fp, #0
   11274:	mov	lr, #0
   11278:	pop	{r1}		; (ldr r1, [sp], #4)
   1127c:	mov	r2, sp
   11280:	push	{r2}		; (str r2, [sp, #-4]!)
   11284:	push	{r0}		; (str r0, [sp, #-4]!)
   11288:	ldr	ip, [pc, #16]	; 112a0 <ftello64@plt+0x40>
   1128c:	push	{ip}		; (str ip, [sp, #-4]!)
   11290:	ldr	r0, [pc, #12]	; 112a4 <ftello64@plt+0x44>
   11294:	ldr	r3, [pc, #12]	; 112a8 <ftello64@plt+0x48>
   11298:	bl	110e0 <__libc_start_main@plt>
   1129c:	bl	1123c <abort@plt>
   112a0:	andeq	r8, r1, ip, asr r5
   112a4:	andeq	r1, r1, ip, lsl r7
   112a8:	strdeq	r8, [r1], -ip
   112ac:	ldr	r3, [pc, #20]	; 112c8 <ftello64@plt+0x68>
   112b0:	ldr	r2, [pc, #20]	; 112cc <ftello64@plt+0x6c>
   112b4:	add	r3, pc, r3
   112b8:	ldr	r2, [r3, r2]
   112bc:	cmp	r2, #0
   112c0:	bxeq	lr
   112c4:	b	110f8 <__gmon_start__@plt>
   112c8:	andeq	r8, r1, r4, asr #26
   112cc:	andeq	r0, r0, r4, lsl r1
   112d0:	ldr	r3, [pc, #28]	; 112f4 <ftello64@plt+0x94>
   112d4:	ldr	r0, [pc, #28]	; 112f8 <ftello64@plt+0x98>
   112d8:	sub	r3, r3, r0
   112dc:	cmp	r3, #6
   112e0:	bxls	lr
   112e4:	ldr	r3, [pc, #16]	; 112fc <ftello64@plt+0x9c>
   112e8:	cmp	r3, #0
   112ec:	bxeq	lr
   112f0:	bx	r3
   112f4:	andeq	sl, r2, fp, ror #2
   112f8:	andeq	sl, r2, r8, ror #2
   112fc:	andeq	r0, r0, r0
   11300:	ldr	r1, [pc, #36]	; 1132c <ftello64@plt+0xcc>
   11304:	ldr	r0, [pc, #36]	; 11330 <ftello64@plt+0xd0>
   11308:	sub	r1, r1, r0
   1130c:	asr	r1, r1, #2
   11310:	add	r1, r1, r1, lsr #31
   11314:	asrs	r1, r1, #1
   11318:	bxeq	lr
   1131c:	ldr	r3, [pc, #16]	; 11334 <ftello64@plt+0xd4>
   11320:	cmp	r3, #0
   11324:	bxeq	lr
   11328:	bx	r3
   1132c:	andeq	sl, r2, r8, ror #2
   11330:	andeq	sl, r2, r8, ror #2
   11334:	andeq	r0, r0, r0
   11338:	push	{r4, lr}
   1133c:	ldr	r4, [pc, #24]	; 1135c <ftello64@plt+0xfc>
   11340:	ldrb	r3, [r4]
   11344:	cmp	r3, #0
   11348:	popne	{r4, pc}
   1134c:	bl	112d0 <ftello64@plt+0x70>
   11350:	mov	r3, #1
   11354:	strb	r3, [r4]
   11358:	pop	{r4, pc}
   1135c:	andeq	sl, r2, ip, lsl #3
   11360:	ldr	r0, [pc, #40]	; 11390 <ftello64@plt+0x130>
   11364:	ldr	r3, [r0]
   11368:	cmp	r3, #0
   1136c:	bne	11374 <ftello64@plt+0x114>
   11370:	b	11300 <ftello64@plt+0xa0>
   11374:	ldr	r3, [pc, #24]	; 11394 <ftello64@plt+0x134>
   11378:	cmp	r3, #0
   1137c:	beq	11370 <ftello64@plt+0x110>
   11380:	push	{r4, lr}
   11384:	blx	r3
   11388:	pop	{r4, lr}
   1138c:	b	11300 <ftello64@plt+0xa0>
   11390:	andeq	r9, r2, r4, lsl pc
   11394:	andeq	r0, r0, r0
   11398:	push	{lr}		; (str lr, [sp, #-4]!)
   1139c:	sub	sp, sp, #68	; 0x44
   113a0:	subs	r6, r0, #0
   113a4:	beq	113e0 <ftello64@plt+0x180>
   113a8:	ldr	r3, [pc, #784]	; 116c0 <ftello64@plt+0x460>
   113ac:	ldr	r4, [r3]
   113b0:	mov	r2, #5
   113b4:	ldr	r1, [pc, #776]	; 116c4 <ftello64@plt+0x464>
   113b8:	mov	r0, #0
   113bc:	bl	11020 <dcgettext@plt>
   113c0:	ldr	r3, [pc, #768]	; 116c8 <ftello64@plt+0x468>
   113c4:	ldr	r3, [r3]
   113c8:	mov	r2, r0
   113cc:	mov	r1, #1
   113d0:	mov	r0, r4
   113d4:	bl	11194 <__fprintf_chk@plt>
   113d8:	mov	r0, r6
   113dc:	bl	11128 <exit@plt>
   113e0:	mov	r2, #5
   113e4:	ldr	r1, [pc, #736]	; 116cc <ftello64@plt+0x46c>
   113e8:	mov	r0, #0
   113ec:	bl	11020 <dcgettext@plt>
   113f0:	ldr	r3, [pc, #720]	; 116c8 <ftello64@plt+0x468>
   113f4:	ldr	r2, [r3]
   113f8:	str	r2, [sp]
   113fc:	mov	r3, r2
   11400:	mov	r1, r0
   11404:	mov	r0, #1
   11408:	bl	1117c <__printf_chk@plt>
   1140c:	mov	r2, #5
   11410:	ldr	r1, [pc, #696]	; 116d0 <ftello64@plt+0x470>
   11414:	mov	r0, #0
   11418:	bl	11020 <dcgettext@plt>
   1141c:	ldr	r4, [pc, #688]	; 116d4 <ftello64@plt+0x474>
   11420:	ldr	r1, [r4]
   11424:	bl	10f6c <fputs_unlocked@plt>
   11428:	mov	r2, #5
   1142c:	ldr	r1, [pc, #676]	; 116d8 <ftello64@plt+0x478>
   11430:	mov	r0, #0
   11434:	bl	11020 <dcgettext@plt>
   11438:	ldr	r1, [r4]
   1143c:	bl	10f6c <fputs_unlocked@plt>
   11440:	mov	r2, #5
   11444:	ldr	r1, [pc, #656]	; 116dc <ftello64@plt+0x47c>
   11448:	mov	r0, #0
   1144c:	bl	11020 <dcgettext@plt>
   11450:	ldr	r1, [r4]
   11454:	bl	10f6c <fputs_unlocked@plt>
   11458:	mov	r2, #5
   1145c:	ldr	r1, [pc, #636]	; 116e0 <ftello64@plt+0x480>
   11460:	mov	r0, #0
   11464:	bl	11020 <dcgettext@plt>
   11468:	ldr	r1, [r4]
   1146c:	bl	10f6c <fputs_unlocked@plt>
   11470:	mov	r2, #5
   11474:	ldr	r1, [pc, #616]	; 116e4 <ftello64@plt+0x484>
   11478:	mov	r0, #0
   1147c:	bl	11020 <dcgettext@plt>
   11480:	ldr	r1, [r4]
   11484:	bl	10f6c <fputs_unlocked@plt>
   11488:	mov	r2, #5
   1148c:	ldr	r1, [pc, #596]	; 116e8 <ftello64@plt+0x488>
   11490:	mov	r0, #0
   11494:	bl	11020 <dcgettext@plt>
   11498:	ldr	r1, [r4]
   1149c:	bl	10f6c <fputs_unlocked@plt>
   114a0:	mov	r2, #5
   114a4:	ldr	r1, [pc, #576]	; 116ec <ftello64@plt+0x48c>
   114a8:	mov	r0, #0
   114ac:	bl	11020 <dcgettext@plt>
   114b0:	ldr	r1, [r4]
   114b4:	bl	10f6c <fputs_unlocked@plt>
   114b8:	add	ip, sp, #8
   114bc:	ldr	lr, [pc, #556]	; 116f0 <ftello64@plt+0x490>
   114c0:	ldm	lr!, {r0, r1, r2, r3}
   114c4:	stmia	ip!, {r0, r1, r2, r3}
   114c8:	ldm	lr!, {r0, r1, r2, r3}
   114cc:	stmia	ip!, {r0, r1, r2, r3}
   114d0:	ldm	lr!, {r0, r1, r2, r3}
   114d4:	stmia	ip!, {r0, r1, r2, r3}
   114d8:	ldm	lr, {r0, r1}
   114dc:	stm	ip, {r0, r1}
   114e0:	ldr	r1, [sp, #8]
   114e4:	cmp	r1, #0
   114e8:	addeq	r4, sp, #8
   114ec:	beq	11514 <ftello64@plt+0x2b4>
   114f0:	add	r4, sp, #8
   114f4:	ldr	r5, [pc, #504]	; 116f4 <ftello64@plt+0x494>
   114f8:	mov	r0, r5
   114fc:	bl	10f84 <strcmp@plt>
   11500:	cmp	r0, #0
   11504:	beq	11514 <ftello64@plt+0x2b4>
   11508:	ldr	r1, [r4, #8]!
   1150c:	cmp	r1, #0
   11510:	bne	114f8 <ftello64@plt+0x298>
   11514:	ldr	r4, [r4, #4]
   11518:	cmp	r4, #0
   1151c:	beq	11630 <ftello64@plt+0x3d0>
   11520:	mov	r2, #5
   11524:	ldr	r1, [pc, #460]	; 116f8 <ftello64@plt+0x498>
   11528:	mov	r0, #0
   1152c:	bl	11020 <dcgettext@plt>
   11530:	ldr	r3, [pc, #452]	; 116fc <ftello64@plt+0x49c>
   11534:	ldr	r2, [pc, #452]	; 11700 <ftello64@plt+0x4a0>
   11538:	mov	r1, r0
   1153c:	mov	r0, #1
   11540:	bl	1117c <__printf_chk@plt>
   11544:	mov	r1, #0
   11548:	mov	r0, #5
   1154c:	bl	111d0 <setlocale@plt>
   11550:	cmp	r0, #0
   11554:	beq	1156c <ftello64@plt+0x30c>
   11558:	mov	r2, #3
   1155c:	ldr	r1, [pc, #416]	; 11704 <ftello64@plt+0x4a4>
   11560:	bl	11230 <strncmp@plt>
   11564:	cmp	r0, #0
   11568:	bne	115cc <ftello64@plt+0x36c>
   1156c:	mov	r2, #5
   11570:	ldr	r1, [pc, #400]	; 11708 <ftello64@plt+0x4a8>
   11574:	mov	r0, #0
   11578:	bl	11020 <dcgettext@plt>
   1157c:	ldr	r5, [pc, #368]	; 116f4 <ftello64@plt+0x494>
   11580:	mov	r3, r5
   11584:	ldr	r2, [pc, #368]	; 116fc <ftello64@plt+0x49c>
   11588:	mov	r1, r0
   1158c:	mov	r0, #1
   11590:	bl	1117c <__printf_chk@plt>
   11594:	mov	r2, #5
   11598:	ldr	r1, [pc, #364]	; 1170c <ftello64@plt+0x4ac>
   1159c:	mov	r0, #0
   115a0:	bl	11020 <dcgettext@plt>
   115a4:	mov	r1, r0
   115a8:	ldr	r2, [pc, #352]	; 11710 <ftello64@plt+0x4b0>
   115ac:	ldr	r3, [pc, #352]	; 11714 <ftello64@plt+0x4b4>
   115b0:	cmp	r4, r5
   115b4:	movne	r3, r2
   115b8:	mov	r2, r4
   115bc:	mov	r0, #1
   115c0:	bl	1117c <__printf_chk@plt>
   115c4:	b	113d8 <ftello64@plt+0x178>
   115c8:	ldr	r4, [pc, #292]	; 116f4 <ftello64@plt+0x494>
   115cc:	mov	r2, #5
   115d0:	ldr	r1, [pc, #320]	; 11718 <ftello64@plt+0x4b8>
   115d4:	mov	r0, #0
   115d8:	bl	11020 <dcgettext@plt>
   115dc:	ldr	r3, [pc, #240]	; 116d4 <ftello64@plt+0x474>
   115e0:	ldr	r1, [r3]
   115e4:	bl	10f6c <fputs_unlocked@plt>
   115e8:	b	1156c <ftello64@plt+0x30c>
   115ec:	mov	r2, #5
   115f0:	ldr	r1, [pc, #272]	; 11708 <ftello64@plt+0x4a8>
   115f4:	mov	r0, #0
   115f8:	bl	11020 <dcgettext@plt>
   115fc:	ldr	r4, [pc, #240]	; 116f4 <ftello64@plt+0x494>
   11600:	mov	r3, r4
   11604:	ldr	r2, [pc, #240]	; 116fc <ftello64@plt+0x49c>
   11608:	mov	r1, r0
   1160c:	mov	r0, #1
   11610:	bl	1117c <__printf_chk@plt>
   11614:	mov	r2, #5
   11618:	ldr	r1, [pc, #236]	; 1170c <ftello64@plt+0x4ac>
   1161c:	mov	r0, #0
   11620:	bl	11020 <dcgettext@plt>
   11624:	mov	r1, r0
   11628:	ldr	r3, [pc, #228]	; 11714 <ftello64@plt+0x4b4>
   1162c:	b	115b8 <ftello64@plt+0x358>
   11630:	mov	r2, #5
   11634:	ldr	r1, [pc, #188]	; 116f8 <ftello64@plt+0x498>
   11638:	mov	r0, #0
   1163c:	bl	11020 <dcgettext@plt>
   11640:	ldr	r3, [pc, #180]	; 116fc <ftello64@plt+0x49c>
   11644:	ldr	r2, [pc, #180]	; 11700 <ftello64@plt+0x4a0>
   11648:	mov	r1, r0
   1164c:	mov	r0, #1
   11650:	bl	1117c <__printf_chk@plt>
   11654:	mov	r1, #0
   11658:	mov	r0, #5
   1165c:	bl	111d0 <setlocale@plt>
   11660:	cmp	r0, #0
   11664:	beq	115ec <ftello64@plt+0x38c>
   11668:	mov	r2, #3
   1166c:	ldr	r1, [pc, #144]	; 11704 <ftello64@plt+0x4a4>
   11670:	bl	11230 <strncmp@plt>
   11674:	cmp	r0, #0
   11678:	bne	115c8 <ftello64@plt+0x368>
   1167c:	mov	r2, #5
   11680:	ldr	r1, [pc, #128]	; 11708 <ftello64@plt+0x4a8>
   11684:	mov	r0, #0
   11688:	bl	11020 <dcgettext@plt>
   1168c:	ldr	r4, [pc, #96]	; 116f4 <ftello64@plt+0x494>
   11690:	mov	r3, r4
   11694:	ldr	r2, [pc, #96]	; 116fc <ftello64@plt+0x49c>
   11698:	mov	r1, r0
   1169c:	mov	r0, #1
   116a0:	bl	1117c <__printf_chk@plt>
   116a4:	mov	r2, #5
   116a8:	ldr	r1, [pc, #92]	; 1170c <ftello64@plt+0x4ac>
   116ac:	mov	r0, #0
   116b0:	bl	11020 <dcgettext@plt>
   116b4:	mov	r1, r0
   116b8:	ldr	r3, [pc, #84]	; 11714 <ftello64@plt+0x4b4>
   116bc:	b	115b8 <ftello64@plt+0x358>
   116c0:	andeq	sl, r2, r8, ror r1
   116c4:	andeq	r8, r1, r4, ror #12
   116c8:	muleq	r2, r8, r1
   116cc:	andeq	r8, r1, ip, lsl #13
   116d0:	andeq	r8, r1, ip, ror #13
   116d4:	andeq	sl, r2, r4, lsl #3
   116d8:	andeq	r8, r1, r0, lsr r7
   116dc:	andeq	r8, r1, r8, ror #14
   116e0:			; <UNDEFINED> instruction: 0x000187b4
   116e4:	andeq	r8, r1, r4, lsr r9
   116e8:	andeq	r8, r1, r4, ror r9
   116ec:	andeq	r8, r1, r4, lsr #19
   116f0:	andeq	r8, r1, r4, lsl #11
   116f4:	andeq	r8, r1, ip, asr r6
   116f8:	ldrdeq	r8, [r1], -ip
   116fc:	strdeq	r8, [r1], -r4
   11700:	andeq	r8, r1, ip, lsl sl
   11704:	andeq	r8, r1, ip, lsr #20
   11708:	andeq	r8, r1, r8, ror sl
   1170c:	muleq	r1, r4, sl
   11710:	andeq	r9, r1, ip, lsl r2
   11714:	andeq	r8, r1, r8, lsr #24
   11718:	andeq	r8, r1, r0, lsr sl
   1171c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11720:	sub	sp, sp, #196	; 0xc4
   11724:	str	r0, [sp, #28]
   11728:	mov	r4, r1
   1172c:	ldr	r0, [r1]
   11730:	bl	12bb8 <ftello64@plt+0x1958>
   11734:	ldr	r1, [pc, #3532]	; 12508 <ftello64@plt+0x12a8>
   11738:	mov	r0, #6
   1173c:	bl	111d0 <setlocale@plt>
   11740:	ldr	r6, [pc, #3524]	; 1250c <ftello64@plt+0x12ac>
   11744:	ldr	r1, [pc, #3524]	; 12510 <ftello64@plt+0x12b0>
   11748:	mov	r0, r6
   1174c:	bl	1120c <bindtextdomain@plt>
   11750:	mov	r0, r6
   11754:	bl	11044 <textdomain@plt>
   11758:	ldr	r0, [pc, #3508]	; 12514 <ftello64@plt+0x12b4>
   1175c:	bl	18560 <ftello64@plt+0x7300>
   11760:	mov	fp, #0
   11764:	mov	r3, #10
   11768:	str	r3, [sp, #44]	; 0x2c
   1176c:	str	fp, [sp, #32]
   11770:	str	fp, [sp, #40]	; 0x28
   11774:	mvn	r3, #0
   11778:	str	r3, [sp, #48]	; 0x30
   1177c:	mov	sl, fp
   11780:	str	r3, [sp, #56]	; 0x38
   11784:	mov	r9, fp
   11788:	str	fp, [sp, #52]	; 0x34
   1178c:	ldr	r6, [pc, #3460]	; 12518 <ftello64@plt+0x12b8>
   11790:	ldr	r5, [pc, #3440]	; 12508 <ftello64@plt+0x12a8>
   11794:	mov	r3, #0
   11798:	str	r3, [sp]
   1179c:	ldr	r3, [pc, #3448]	; 1251c <ftello64@plt+0x12bc>
   117a0:	ldr	r2, [pc, #3448]	; 12520 <ftello64@plt+0x12c0>
   117a4:	mov	r1, r4
   117a8:	ldr	r0, [sp, #28]
   117ac:	bl	11110 <getopt_long@plt>
   117b0:	cmn	r0, #1
   117b4:	beq	11a80 <ftello64@plt+0x820>
   117b8:	cmp	r0, #110	; 0x6e
   117bc:	beq	1199c <ftello64@plt+0x73c>
   117c0:	bgt	11900 <ftello64@plt+0x6a0>
   117c4:	cmn	r0, #2
   117c8:	beq	11a58 <ftello64@plt+0x7f8>
   117cc:	ble	118c4 <ftello64@plt+0x664>
   117d0:	cmp	r0, #101	; 0x65
   117d4:	beq	11a68 <ftello64@plt+0x808>
   117d8:	cmp	r0, #105	; 0x69
   117dc:	bne	11a60 <ftello64@plt+0x800>
   117e0:	ldr	r8, [r6]
   117e4:	mov	r1, #45	; 0x2d
   117e8:	mov	r0, r8
   117ec:	bl	11140 <strchr@plt>
   117f0:	mov	r7, r0
   117f4:	cmp	r9, #0
   117f8:	bne	1197c <ftello64@plt+0x71c>
   117fc:	cmp	r0, #0
   11800:	beq	12314 <ftello64@plt+0x10b4>
   11804:	mov	r8, #0
   11808:	strb	r8, [r0]
   1180c:	ldr	r9, [r6]
   11810:	mov	r2, #5
   11814:	ldr	r1, [pc, #3336]	; 12524 <ftello64@plt+0x12c4>
   11818:	mov	r0, r8
   1181c:	bl	11020 <dcgettext@plt>
   11820:	str	r8, [sp, #16]
   11824:	str	r0, [sp, #12]
   11828:	str	r5, [sp, #8]
   1182c:	mvn	r2, #0
   11830:	mov	r3, #0
   11834:	strd	r2, [sp]
   11838:	mov	r2, #0
   1183c:	mov	r3, #0
   11840:	mov	r0, r9
   11844:	bl	16388 <ftello64@plt+0x5128>
   11848:	mov	r9, r0
   1184c:	str	r0, [sp, #56]	; 0x38
   11850:	mov	r3, #45	; 0x2d
   11854:	strb	r3, [r7], #1
   11858:	mov	r2, #5
   1185c:	ldr	r1, [pc, #3264]	; 12524 <ftello64@plt+0x12c4>
   11860:	mov	r0, r8
   11864:	bl	11020 <dcgettext@plt>
   11868:	str	r8, [sp, #16]
   1186c:	str	r0, [sp, #12]
   11870:	str	r5, [sp, #8]
   11874:	mvn	r2, #0
   11878:	mov	r3, #0
   1187c:	strd	r2, [sp]
   11880:	mov	r2, #0
   11884:	mov	r3, #0
   11888:	mov	r0, r7
   1188c:	bl	16388 <ftello64@plt+0x5128>
   11890:	mov	sl, r0
   11894:	mov	r2, r9
   11898:	sub	r3, r0, r9
   1189c:	cmp	r9, r0
   118a0:	movls	r2, #0
   118a4:	movhi	r2, #1
   118a8:	cmn	r3, #1
   118ac:	movne	r3, #0
   118b0:	moveq	r3, #1
   118b4:	cmp	r2, r3
   118b8:	bne	12354 <ftello64@plt+0x10f4>
   118bc:	mov	r9, #1
   118c0:	b	11794 <ftello64@plt+0x534>
   118c4:	cmn	r0, #3
   118c8:	bne	11a60 <ftello64@plt+0x800>
   118cc:	mov	r4, #0
   118d0:	str	r4, [sp, #4]
   118d4:	ldr	r3, [pc, #3148]	; 12528 <ftello64@plt+0x12c8>
   118d8:	str	r3, [sp]
   118dc:	ldr	r3, [pc, #3144]	; 1252c <ftello64@plt+0x12cc>
   118e0:	ldr	r3, [r3]
   118e4:	ldr	r2, [pc, #3140]	; 12530 <ftello64@plt+0x12d0>
   118e8:	ldr	r1, [pc, #3140]	; 12534 <ftello64@plt+0x12d4>
   118ec:	ldr	r0, [pc, #3140]	; 12538 <ftello64@plt+0x12d8>
   118f0:	ldr	r0, [r0]
   118f4:	bl	15ba0 <ftello64@plt+0x4940>
   118f8:	mov	r0, r4
   118fc:	bl	11128 <exit@plt>
   11900:	cmp	r0, #114	; 0x72
   11904:	beq	11974 <ftello64@plt+0x714>
   11908:	ble	11944 <ftello64@plt+0x6e4>
   1190c:	cmp	r0, #122	; 0x7a
   11910:	beq	11a74 <ftello64@plt+0x814>
   11914:	cmp	r0, #256	; 0x100
   11918:	bne	11a60 <ftello64@plt+0x800>
   1191c:	ldr	r0, [sp, #32]
   11920:	cmp	r0, #0
   11924:	beq	11938 <ftello64@plt+0x6d8>
   11928:	ldr	r1, [r6]
   1192c:	bl	10f84 <strcmp@plt>
   11930:	cmp	r0, #0
   11934:	bne	11a38 <ftello64@plt+0x7d8>
   11938:	ldr	r3, [r6]
   1193c:	str	r3, [sp, #32]
   11940:	b	11794 <ftello64@plt+0x534>
   11944:	cmp	r0, #111	; 0x6f
   11948:	bne	11a60 <ftello64@plt+0x800>
   1194c:	ldr	r0, [sp, #40]	; 0x28
   11950:	cmp	r0, #0
   11954:	beq	11968 <ftello64@plt+0x708>
   11958:	ldr	r1, [r6]
   1195c:	bl	10f84 <strcmp@plt>
   11960:	cmp	r0, #0
   11964:	bne	11a18 <ftello64@plt+0x7b8>
   11968:	ldr	r3, [r6]
   1196c:	str	r3, [sp, #40]	; 0x28
   11970:	b	11794 <ftello64@plt+0x534>
   11974:	mov	fp, #1
   11978:	b	11794 <ftello64@plt+0x534>
   1197c:	mov	r2, #5
   11980:	ldr	r1, [pc, #2996]	; 1253c <ftello64@plt+0x12dc>
   11984:	mov	r0, #0
   11988:	bl	11020 <dcgettext@plt>
   1198c:	mov	r2, r0
   11990:	mov	r1, #0
   11994:	mov	r0, #1
   11998:	bl	110bc <error@plt>
   1199c:	str	r5, [sp]
   119a0:	add	r3, sp, #88	; 0x58
   119a4:	mov	r2, #10
   119a8:	mov	r1, #0
   119ac:	ldr	r0, [r6]
   119b0:	bl	164a8 <ftello64@plt+0x5248>
   119b4:	cmp	r0, #0
   119b8:	bne	119dc <ftello64@plt+0x77c>
   119bc:	ldr	r0, [sp, #48]	; 0x30
   119c0:	mov	r1, #0
   119c4:	ldrd	r2, [sp, #88]	; 0x58
   119c8:	cmp	r3, r1
   119cc:	cmpeq	r2, r0
   119d0:	movhi	r2, r0
   119d4:	str	r2, [sp, #48]	; 0x30
   119d8:	b	11794 <ftello64@plt+0x534>
   119dc:	cmp	r0, #1
   119e0:	beq	11794 <ftello64@plt+0x534>
   119e4:	mov	r2, #5
   119e8:	ldr	r1, [pc, #2896]	; 12540 <ftello64@plt+0x12e0>
   119ec:	mov	r0, #0
   119f0:	bl	11020 <dcgettext@plt>
   119f4:	mov	r4, r0
   119f8:	ldr	r3, [pc, #2840]	; 12518 <ftello64@plt+0x12b8>
   119fc:	ldr	r0, [r3]
   11a00:	bl	14708 <ftello64@plt+0x34a8>
   11a04:	mov	r3, r0
   11a08:	mov	r2, r4
   11a0c:	mov	r1, #0
   11a10:	mov	r0, #1
   11a14:	bl	110bc <error@plt>
   11a18:	mov	r2, #5
   11a1c:	ldr	r1, [pc, #2848]	; 12544 <ftello64@plt+0x12e4>
   11a20:	mov	r0, #0
   11a24:	bl	11020 <dcgettext@plt>
   11a28:	mov	r2, r0
   11a2c:	mov	r1, #0
   11a30:	mov	r0, #1
   11a34:	bl	110bc <error@plt>
   11a38:	mov	r2, #5
   11a3c:	ldr	r1, [pc, #2820]	; 12548 <ftello64@plt+0x12e8>
   11a40:	mov	r0, #0
   11a44:	bl	11020 <dcgettext@plt>
   11a48:	mov	r2, r0
   11a4c:	mov	r1, #0
   11a50:	mov	r0, #1
   11a54:	bl	110bc <error@plt>
   11a58:	mov	r0, #0
   11a5c:	bl	11398 <ftello64@plt+0x138>
   11a60:	mov	r0, #1
   11a64:	bl	11398 <ftello64@plt+0x138>
   11a68:	mov	r3, #1
   11a6c:	str	r3, [sp, #52]	; 0x34
   11a70:	b	11794 <ftello64@plt+0x534>
   11a74:	mov	r3, #0
   11a78:	str	r3, [sp, #44]	; 0x2c
   11a7c:	b	11794 <ftello64@plt+0x534>
   11a80:	ldr	r3, [sp, #52]	; 0x34
   11a84:	ands	r3, r3, r9
   11a88:	str	r3, [sp, #60]	; 0x3c
   11a8c:	bne	11c10 <ftello64@plt+0x9b0>
   11a90:	ldr	r3, [pc, #2740]	; 1254c <ftello64@plt+0x12ec>
   11a94:	ldr	r6, [r3]
   11a98:	ldr	r3, [sp, #28]
   11a9c:	sub	r5, r3, r6
   11aa0:	add	r3, r4, r6, lsl #2
   11aa4:	str	r3, [sp, #68]	; 0x44
   11aa8:	cmp	r9, #0
   11aac:	beq	11c38 <ftello64@plt+0x9d8>
   11ab0:	cmp	r5, #0
   11ab4:	bgt	123d4 <ftello64@plt+0x1174>
   11ab8:	ldr	r3, [sp, #48]	; 0x30
   11abc:	cmp	r3, #0
   11ac0:	ldreq	r4, [sp, #48]	; 0x30
   11ac4:	moveq	r3, #0
   11ac8:	streq	r3, [sp, #68]	; 0x44
   11acc:	bne	11d84 <ftello64@plt+0xb24>
   11ad0:	ldr	r3, [sp, #48]	; 0x30
   11ad4:	cmp	r3, r4
   11ad8:	movcs	r3, fp
   11adc:	orrcc	r3, fp, #1
   11ae0:	cmp	r3, #0
   11ae4:	ldrne	r5, [sp, #48]	; 0x30
   11ae8:	bne	11af4 <ftello64@plt+0x894>
   11aec:	str	r3, [sp, #60]	; 0x3c
   11af0:	mov	r5, r4
   11af4:	ldr	r3, [sp, #60]	; 0x3c
   11af8:	orr	r3, fp, r3
   11afc:	tst	r3, #255	; 0xff
   11b00:	mvnne	r1, #0
   11b04:	bne	11b18 <ftello64@plt+0x8b8>
   11b08:	mov	r1, r4
   11b0c:	mov	r0, r5
   11b10:	bl	149ac <ftello64@plt+0x374c>
   11b14:	mov	r1, r0
   11b18:	ldr	r0, [sp, #32]
   11b1c:	bl	14744 <ftello64@plt+0x34e4>
   11b20:	subs	r3, r0, #0
   11b24:	str	r3, [sp, #64]	; 0x40
   11b28:	beq	11f3c <ftello64@plt+0xcdc>
   11b2c:	ldr	r3, [sp, #60]	; 0x3c
   11b30:	cmp	r3, #0
   11b34:	moveq	r8, #0
   11b38:	bne	12454 <ftello64@plt+0x11f4>
   11b3c:	ldr	r3, [sp, #52]	; 0x34
   11b40:	eor	r3, r3, #1
   11b44:	ldr	r2, [sp, #48]	; 0x30
   11b48:	cmp	r2, #0
   11b4c:	moveq	r3, #0
   11b50:	andne	r3, r3, #1
   11b54:	eor	r3, r3, #1
   11b58:	orrs	r3, r9, r3
   11b5c:	beq	12124 <ftello64@plt+0xec4>
   11b60:	cmp	fp, #0
   11b64:	beq	12160 <ftello64@plt+0xf00>
   11b68:	ldr	r3, [sp, #40]	; 0x28
   11b6c:	cmp	r3, #0
   11b70:	beq	11b90 <ftello64@plt+0x930>
   11b74:	ldr	r3, [pc, #2492]	; 12538 <ftello64@plt+0x12d8>
   11b78:	ldr	r2, [r3]
   11b7c:	ldr	r1, [pc, #2508]	; 12550 <ftello64@plt+0x12f0>
   11b80:	ldr	r0, [sp, #40]	; 0x28
   11b84:	bl	12850 <ftello64@plt+0x15f0>
   11b88:	cmp	r0, #0
   11b8c:	beq	124dc <ftello64@plt+0x127c>
   11b90:	ldr	r3, [sp, #48]	; 0x30
   11b94:	cmp	r3, #0
   11b98:	beq	12428 <ftello64@plt+0x11c8>
   11b9c:	cmp	r4, #0
   11ba0:	beq	121a8 <ftello64@plt+0xf48>
   11ba4:	cmp	r9, #0
   11ba8:	beq	121c8 <ftello64@plt+0xf68>
   11bac:	add	r6, sl, #1
   11bb0:	ldr	r3, [sp, #56]	; 0x38
   11bb4:	sub	r6, r6, r3
   11bb8:	mov	r7, #0
   11bbc:	mov	r4, #0
   11bc0:	subs	r6, r6, #1
   11bc4:	sbc	r7, r7, #0
   11bc8:	ldr	r9, [pc, #2436]	; 12554 <ftello64@plt+0x12f4>
   11bcc:	mov	r8, #1
   11bd0:	mov	sl, r3
   11bd4:	cmp	r5, r4
   11bd8:	beq	12428 <ftello64@plt+0x11c8>
   11bdc:	mov	r2, r6
   11be0:	mov	r3, r7
   11be4:	ldr	r0, [sp, #64]	; 0x40
   11be8:	bl	1476c <ftello64@plt+0x350c>
   11bec:	ldr	r3, [sp, #44]	; 0x2c
   11bf0:	add	r2, sl, r0
   11bf4:	mov	r1, r9
   11bf8:	mov	r0, r8
   11bfc:	bl	1117c <__printf_chk@plt>
   11c00:	cmp	r0, #0
   11c04:	blt	1229c <ftello64@plt+0x103c>
   11c08:	add	r4, r4, #1
   11c0c:	b	11bd4 <ftello64@plt+0x974>
   11c10:	mov	r2, #5
   11c14:	ldr	r1, [pc, #2364]	; 12558 <ftello64@plt+0x12f8>
   11c18:	mov	r0, #0
   11c1c:	bl	11020 <dcgettext@plt>
   11c20:	mov	r2, r0
   11c24:	mov	r1, #0
   11c28:	mov	r0, r1
   11c2c:	bl	110bc <error@plt>
   11c30:	mov	r0, #1
   11c34:	bl	11398 <ftello64@plt+0x138>
   11c38:	ldr	r3, [sp, #52]	; 0x34
   11c3c:	eor	r3, r3, #1
   11c40:	cmp	r5, #1
   11c44:	movle	r3, #0
   11c48:	andgt	r3, r3, #1
   11c4c:	cmp	r3, #0
   11c50:	bne	12394 <ftello64@plt+0x1134>
   11c54:	ldr	r3, [sp, #48]	; 0x30
   11c58:	cmp	r3, #0
   11c5c:	beq	11f14 <ftello64@plt+0xcb4>
   11c60:	ldr	r3, [sp, #52]	; 0x34
   11c64:	cmp	r3, #0
   11c68:	bne	11d00 <ftello64@plt+0xaa0>
   11c6c:	cmp	r9, #0
   11c70:	bne	11d84 <ftello64@plt+0xb24>
   11c74:	cmp	r5, #1
   11c78:	bne	11c94 <ftello64@plt+0xa34>
   11c7c:	ldr	r5, [r4, r6, lsl #2]
   11c80:	ldr	r1, [pc, #2260]	; 1255c <ftello64@plt+0x12fc>
   11c84:	mov	r0, r5
   11c88:	bl	10f84 <strcmp@plt>
   11c8c:	cmp	r0, #0
   11c90:	bne	11d9c <ftello64@plt+0xb3c>
   11c94:	mov	r1, #2
   11c98:	ldr	r3, [pc, #2240]	; 12560 <ftello64@plt+0x1300>
   11c9c:	ldr	r0, [r3]
   11ca0:	bl	126c0 <ftello64@plt+0x1460>
   11ca4:	ldr	r3, [sp, #48]	; 0x30
   11ca8:	cmn	r3, #1
   11cac:	movne	r3, #0
   11cb0:	moveq	r3, #1
   11cb4:	orrs	r3, fp, r3
   11cb8:	bne	11e34 <ftello64@plt+0xbd4>
   11cbc:	add	r2, sp, #88	; 0x58
   11cc0:	mov	r1, #0
   11cc4:	mov	r0, #3
   11cc8:	bl	11068 <__fxstat64@plt>
   11ccc:	cmp	r0, #0
   11cd0:	beq	11de4 <ftello64@plt+0xb84>
   11cd4:	ldr	r3, [sp, #48]	; 0x30
   11cd8:	adds	r3, r3, #1
   11cdc:	movne	r3, #1
   11ce0:	orrs	r3, fp, r3
   11ce4:	str	r3, [sp, #60]	; 0x3c
   11ce8:	bne	11f24 <ftello64@plt+0xcc4>
   11cec:	mov	r3, #0
   11cf0:	str	r3, [sp, #68]	; 0x44
   11cf4:	mvn	r4, #0
   11cf8:	mov	r3, #1
   11cfc:	b	11aec <ftello64@plt+0x88c>
   11d00:	mov	r4, r5
   11d04:	mov	r7, r5
   11d08:	mov	r6, #0
   11d0c:	ldr	r8, [sp, #68]	; 0x44
   11d10:	b	11d24 <ftello64@plt+0xac4>
   11d14:	ldr	r0, [r8, r6, lsl #2]
   11d18:	bl	11134 <strlen@plt>
   11d1c:	add	r7, r7, r0
   11d20:	add	r6, r6, #1
   11d24:	cmp	r5, r6
   11d28:	bgt	11d14 <ftello64@plt+0xab4>
   11d2c:	mov	r0, r7
   11d30:	bl	15c6c <ftello64@plt+0x4a0c>
   11d34:	mov	r7, r0
   11d38:	ldr	r3, [sp, #68]	; 0x44
   11d3c:	sub	r8, r3, #4
   11d40:	mov	r6, #0
   11d44:	str	r9, [sp, #28]
   11d48:	ldr	r9, [sp, #44]	; 0x2c
   11d4c:	b	11d6c <ftello64@plt+0xb0c>
   11d50:	ldr	r1, [r8, #4]
   11d54:	mov	r0, r7
   11d58:	bl	11008 <stpcpy@plt>
   11d5c:	str	r7, [r8, #4]!
   11d60:	add	r7, r0, #1
   11d64:	strb	r9, [r0]
   11d68:	add	r6, r6, #1
   11d6c:	cmp	r5, r6
   11d70:	bgt	11d50 <ftello64@plt+0xaf0>
   11d74:	ldr	r9, [sp, #28]
   11d78:	ldr	r3, [sp, #68]	; 0x44
   11d7c:	str	r7, [r3, r5, lsl #2]
   11d80:	b	11ad0 <ftello64@plt+0x870>
   11d84:	add	r4, sl, #1
   11d88:	ldr	r3, [sp, #56]	; 0x38
   11d8c:	sub	r4, r4, r3
   11d90:	mov	r3, #0
   11d94:	str	r3, [sp, #68]	; 0x44
   11d98:	b	11ad0 <ftello64@plt+0x870>
   11d9c:	ldr	r3, [pc, #1980]	; 12560 <ftello64@plt+0x1300>
   11da0:	ldr	r2, [r3]
   11da4:	ldr	r1, [pc, #1976]	; 12564 <ftello64@plt+0x1304>
   11da8:	mov	r0, r5
   11dac:	bl	12850 <ftello64@plt+0x15f0>
   11db0:	cmp	r0, #0
   11db4:	bne	11c94 <ftello64@plt+0xa34>
   11db8:	bl	1114c <__errno_location@plt>
   11dbc:	ldr	r5, [r0]
   11dc0:	ldr	r2, [r4, r6, lsl #2]
   11dc4:	mov	r1, #3
   11dc8:	mov	r0, #0
   11dcc:	bl	145a0 <ftello64@plt+0x3340>
   11dd0:	mov	r3, r0
   11dd4:	ldr	r2, [pc, #1932]	; 12568 <ftello64@plt+0x1308>
   11dd8:	mov	r1, r5
   11ddc:	mov	r0, #1
   11de0:	bl	110bc <error@plt>
   11de4:	ldr	r3, [sp, #104]	; 0x68
   11de8:	and	r3, r3, #53248	; 0xd000
   11dec:	cmp	r3, #32768	; 0x8000
   11df0:	bne	11cd4 <ftello64@plt+0xa74>
   11df4:	ldrd	r4, [sp, #136]	; 0x88
   11df8:	mov	r3, #1
   11dfc:	str	r3, [sp]
   11e00:	mov	r2, #0
   11e04:	mov	r3, #0
   11e08:	bl	11080 <lseek64@plt>
   11e0c:	cmp	r0, #0
   11e10:	sbcs	r3, r1, #0
   11e14:	blt	11cd4 <ftello64@plt+0xa74>
   11e18:	subs	r4, r4, r0
   11e1c:	sbc	r5, r5, r1
   11e20:	mov	r2, #8388608	; 0x800000
   11e24:	mov	r3, #0
   11e28:	cmp	r2, r4
   11e2c:	sbcs	r3, r3, r5
   11e30:	blt	123f0 <ftello64@plt+0x1190>
   11e34:	add	r2, sp, #88	; 0x58
   11e38:	mov	r1, #0
   11e3c:	ldr	r3, [pc, #1820]	; 12560 <ftello64@plt+0x1300>
   11e40:	ldr	r0, [r3]
   11e44:	bl	153a4 <ftello64@plt+0x4144>
   11e48:	subs	r6, r0, #0
   11e4c:	beq	11ea8 <ftello64@plt+0xc48>
   11e50:	ldr	r3, [sp, #88]	; 0x58
   11e54:	cmp	r3, #0
   11e58:	beq	11e7c <ftello64@plt+0xc1c>
   11e5c:	add	r2, r6, r3
   11e60:	ldrb	r2, [r2, #-1]
   11e64:	ldr	r1, [sp, #44]	; 0x2c
   11e68:	cmp	r2, r1
   11e6c:	addne	r2, r3, #1
   11e70:	strne	r2, [sp, #88]	; 0x58
   11e74:	movne	r2, r1
   11e78:	strbne	r2, [r6, r3]
   11e7c:	ldr	r5, [sp, #88]	; 0x58
   11e80:	add	r5, r6, r5
   11e84:	mov	r0, r6
   11e88:	mov	r4, #0
   11e8c:	cmp	r5, r0
   11e90:	bls	11ed0 <ftello64@plt+0xc70>
   11e94:	add	r4, r4, #1
   11e98:	ldr	r1, [sp, #44]	; 0x2c
   11e9c:	bl	11050 <rawmemchr@plt>
   11ea0:	add	r0, r0, #1
   11ea4:	b	11e8c <ftello64@plt+0xc2c>
   11ea8:	bl	1114c <__errno_location@plt>
   11eac:	ldr	r4, [r0]
   11eb0:	mov	r2, #5
   11eb4:	ldr	r1, [pc, #1712]	; 1256c <ftello64@plt+0x130c>
   11eb8:	mov	r0, #0
   11ebc:	bl	11020 <dcgettext@plt>
   11ec0:	mov	r2, r0
   11ec4:	mov	r1, r4
   11ec8:	mov	r0, #1
   11ecc:	bl	110bc <error@plt>
   11ed0:	mov	r1, #4
   11ed4:	add	r0, r4, #1
   11ed8:	bl	15d64 <ftello64@plt+0x4b04>
   11edc:	mov	r3, r0
   11ee0:	str	r0, [sp, #68]	; 0x44
   11ee4:	str	r6, [r0]
   11ee8:	mov	r5, #1
   11eec:	mov	r0, r6
   11ef0:	mov	r6, r3
   11ef4:	cmp	r4, r5
   11ef8:	bcc	11ad0 <ftello64@plt+0x870>
   11efc:	ldr	r1, [sp, #44]	; 0x2c
   11f00:	bl	11050 <rawmemchr@plt>
   11f04:	add	r0, r0, #1
   11f08:	str	r0, [r6, r5, lsl #2]
   11f0c:	add	r5, r5, #1
   11f10:	b	11ef4 <ftello64@plt+0xc94>
   11f14:	ldr	r4, [sp, #48]	; 0x30
   11f18:	mov	r3, #0
   11f1c:	str	r3, [sp, #68]	; 0x44
   11f20:	b	11ad0 <ftello64@plt+0x870>
   11f24:	ldr	r5, [sp, #48]	; 0x30
   11f28:	mov	r3, #0
   11f2c:	str	r3, [sp, #68]	; 0x44
   11f30:	mvn	r4, #0
   11f34:	mov	r1, r4
   11f38:	b	11b18 <ftello64@plt+0x8b8>
   11f3c:	bl	1114c <__errno_location@plt>
   11f40:	ldr	r4, [r0]
   11f44:	ldr	r2, [pc, #1572]	; 12570 <ftello64@plt+0x1310>
   11f48:	ldr	r3, [sp, #32]
   11f4c:	cmp	r3, #0
   11f50:	moveq	r3, r2
   11f54:	mov	r2, r3
   11f58:	mov	r1, #3
   11f5c:	mov	r0, #0
   11f60:	bl	145a0 <ftello64@plt+0x3340>
   11f64:	mov	r3, r0
   11f68:	ldr	r2, [pc, #1528]	; 12568 <ftello64@plt+0x1308>
   11f6c:	mov	r1, r4
   11f70:	mov	r0, #1
   11f74:	bl	110bc <error@plt>
   11f78:	add	r4, r4, #12
   11f7c:	cmp	r7, fp
   11f80:	cmpeq	r6, sl
   11f84:	bcs	11ff8 <ftello64@plt+0xd98>
   11f88:	sub	r0, r4, #12
   11f8c:	ldr	r2, [sp, #44]	; 0x2c
   11f90:	ldr	r1, [sp, #28]
   11f94:	add	r0, r8, r0
   11f98:	bl	12a88 <ftello64@plt+0x1828>
   11f9c:	subs	r9, r0, #0
   11fa0:	beq	11fe8 <ftello64@plt+0xd88>
   11fa4:	adds	r6, r6, #1
   11fa8:	adc	r7, r7, #0
   11fac:	mov	r3, #0
   11fb0:	cmp	r7, r3
   11fb4:	cmpeq	r6, r5
   11fb8:	bcc	11f78 <ftello64@plt+0xd18>
   11fbc:	add	r5, r5, #1024	; 0x400
   11fc0:	mov	r2, #12
   11fc4:	mov	r1, r5
   11fc8:	mov	r0, r8
   11fcc:	bl	15cf0 <ftello64@plt+0x4a90>
   11fd0:	mov	r8, r0
   11fd4:	mov	r2, #12288	; 0x3000
   11fd8:	mov	r1, #0
   11fdc:	add	r0, r0, r4
   11fe0:	bl	11170 <memset@plt>
   11fe4:	b	11f78 <ftello64@plt+0xd18>
   11fe8:	ldr	r9, [sp, #76]	; 0x4c
   11fec:	ldr	sl, [sp, #80]	; 0x50
   11ff0:	ldr	fp, [sp, #84]	; 0x54
   11ff4:	b	120b0 <ftello64@plt+0xe50>
   11ff8:	ldr	sl, [sp, #80]	; 0x50
   11ffc:	ldr	fp, [sp, #84]	; 0x54
   12000:	mov	r3, r9
   12004:	ldr	r9, [sp, #76]	; 0x4c
   12008:	cmp	r3, #0
   1200c:	beq	120b0 <ftello64@plt+0xe50>
   12010:	add	r0, sp, #88	; 0x58
   12014:	bl	12a74 <ftello64@plt+0x1814>
   12018:	str	r9, [sp, #72]	; 0x48
   1201c:	str	sl, [sp, #76]	; 0x4c
   12020:	mov	r9, fp
   12024:	ldrd	sl, [sp, #32]
   12028:	b	12034 <ftello64@plt+0xdd4>
   1202c:	mov	r6, r4
   12030:	mov	r7, r5
   12034:	adds	r4, r6, #1
   12038:	adc	r5, r7, #0
   1203c:	mov	r2, r6
   12040:	mov	r3, r7
   12044:	ldr	r0, [sp, #64]	; 0x40
   12048:	bl	1476c <ftello64@plt+0x350c>
   1204c:	cmp	fp, r1
   12050:	cmpeq	sl, r0
   12054:	movhi	r3, #12
   12058:	mlahi	r0, r3, r0, r8
   1205c:	addls	r0, sp, #88	; 0x58
   12060:	ldr	r2, [sp, #44]	; 0x2c
   12064:	ldr	r1, [sp, #28]
   12068:	bl	12a88 <ftello64@plt+0x1828>
   1206c:	cmp	r0, #0
   12070:	beq	12094 <ftello64@plt+0xe34>
   12074:	orrs	r3, r6, r7
   12078:	bne	1202c <ftello64@plt+0xdcc>
   1207c:	ldr	sl, [sp, #76]	; 0x4c
   12080:	mov	fp, r9
   12084:	ldr	r9, [sp, #72]	; 0x48
   12088:	mov	r6, r4
   1208c:	mov	r7, r5
   12090:	b	120a8 <ftello64@plt+0xe48>
   12094:	ldr	sl, [sp, #76]	; 0x4c
   12098:	mov	fp, r9
   1209c:	ldr	r9, [sp, #72]	; 0x48
   120a0:	orrs	r3, r6, r7
   120a4:	beq	120dc <ftello64@plt+0xe7c>
   120a8:	add	r0, sp, #88	; 0x58
   120ac:	bl	12ba8 <ftello64@plt+0x1948>
   120b0:	ldr	r3, [sp, #28]
   120b4:	ldr	r3, [r3]
   120b8:	tst	r3, #32
   120bc:	bne	120fc <ftello64@plt+0xe9c>
   120c0:	ldrd	r2, [sp, #32]
   120c4:	mov	r5, r2
   120c8:	cmp	r3, r7
   120cc:	cmpeq	r2, r6
   120d0:	movhi	r5, r6
   120d4:	mov	r4, r5
   120d8:	b	11b3c <ftello64@plt+0x8dc>
   120dc:	mov	r2, #5
   120e0:	ldr	r1, [pc, #1164]	; 12574 <ftello64@plt+0x1314>
   120e4:	mov	r0, #0
   120e8:	bl	11020 <dcgettext@plt>
   120ec:	mov	r2, r0
   120f0:	mov	r1, #75	; 0x4b
   120f4:	mov	r0, #1
   120f8:	bl	110bc <error@plt>
   120fc:	bl	1114c <__errno_location@plt>
   12100:	ldr	r4, [r0]
   12104:	mov	r2, #5
   12108:	ldr	r1, [pc, #1116]	; 1256c <ftello64@plt+0x130c>
   1210c:	mov	r0, #0
   12110:	bl	11020 <dcgettext@plt>
   12114:	mov	r2, r0
   12118:	mov	r1, r4
   1211c:	mov	r0, #1
   12120:	bl	110bc <error@plt>
   12124:	ldr	r3, [pc, #1076]	; 12560 <ftello64@plt+0x1300>
   12128:	ldr	r0, [r3]
   1212c:	bl	126f4 <ftello64@plt+0x1494>
   12130:	cmp	r0, #0
   12134:	beq	11b60 <ftello64@plt+0x900>
   12138:	bl	1114c <__errno_location@plt>
   1213c:	ldr	r4, [r0]
   12140:	mov	r2, #5
   12144:	ldr	r1, [pc, #1056]	; 1256c <ftello64@plt+0x130c>
   12148:	mov	r0, #0
   1214c:	bl	11020 <dcgettext@plt>
   12150:	mov	r2, r0
   12154:	mov	r1, r4
   12158:	mov	r0, #1
   1215c:	bl	110bc <error@plt>
   12160:	mov	r2, r4
   12164:	mov	r1, r5
   12168:	ldr	r0, [sp, #64]	; 0x40
   1216c:	bl	149e8 <ftello64@plt+0x3788>
   12170:	mov	r6, r0
   12174:	ldr	r3, [sp, #40]	; 0x28
   12178:	cmp	r3, #0
   1217c:	bne	124c0 <ftello64@plt+0x1260>
   12180:	ldr	r3, [sp, #60]	; 0x3c
   12184:	cmp	r3, #0
   12188:	bne	12228 <ftello64@plt+0xfc8>
   1218c:	cmp	r9, #0
   12190:	bne	122c4 <ftello64@plt+0x1064>
   12194:	mov	r7, #0
   12198:	ldr	r9, [pc, #920]	; 12538 <ftello64@plt+0x12d8>
   1219c:	mov	r8, #1
   121a0:	ldr	sl, [sp, #68]	; 0x44
   121a4:	b	122dc <ftello64@plt+0x107c>
   121a8:	mov	r2, #5
   121ac:	ldr	r1, [pc, #964]	; 12578 <ftello64@plt+0x1318>
   121b0:	mov	r0, #0
   121b4:	bl	11020 <dcgettext@plt>
   121b8:	mov	r2, r0
   121bc:	mov	r1, #0
   121c0:	mov	r0, #1
   121c4:	bl	110bc <error@plt>
   121c8:	mov	r8, #0
   121cc:	mov	r7, #0
   121d0:	subs	r6, r4, #1
   121d4:	sbc	r7, r7, #0
   121d8:	ldr	r9, [pc, #856]	; 12538 <ftello64@plt+0x12d8>
   121dc:	ldr	sl, [sp, #68]	; 0x44
   121e0:	cmp	r5, r8
   121e4:	beq	12428 <ftello64@plt+0x11c8>
   121e8:	mov	r2, r6
   121ec:	mov	r3, r7
   121f0:	ldr	r0, [sp, #64]	; 0x40
   121f4:	bl	1476c <ftello64@plt+0x350c>
   121f8:	add	r3, sl, r0, lsl #2
   121fc:	ldr	r0, [sl, r0, lsl #2]
   12200:	ldr	r4, [r3, #4]
   12204:	sub	r4, r4, r0
   12208:	ldr	r3, [r9]
   1220c:	mov	r2, r4
   12210:	mov	r1, #1
   12214:	bl	10ff0 <fwrite_unlocked@plt>
   12218:	cmp	r4, r0
   1221c:	bne	1229c <ftello64@plt+0x103c>
   12220:	add	r8, r8, #1
   12224:	b	121e0 <ftello64@plt+0xf80>
   12228:	mov	r7, #0
   1222c:	mov	fp, #12
   12230:	ldr	sl, [pc, #768]	; 12538 <ftello64@plt+0x12d8>
   12234:	mov	r9, #1
   12238:	cmp	r4, r7
   1223c:	beq	12428 <ftello64@plt+0x11c8>
   12240:	ldr	r5, [r6, r7, lsl #2]
   12244:	mla	r5, fp, r5, r8
   12248:	ldr	r3, [sl]
   1224c:	ldr	r2, [r5, #4]
   12250:	mov	r1, r9
   12254:	ldr	r0, [r5, #8]
   12258:	bl	10ff0 <fwrite_unlocked@plt>
   1225c:	ldr	r3, [r5, #4]
   12260:	cmp	r0, r3
   12264:	bne	1229c <ftello64@plt+0x103c>
   12268:	add	r7, r7, #1
   1226c:	b	12238 <ftello64@plt+0xfd8>
   12270:	add	r4, r4, #1
   12274:	cmp	r5, r4
   12278:	beq	12428 <ftello64@plt+0x11c8>
   1227c:	ldr	r2, [r6, r4, lsl #2]
   12280:	ldr	r3, [sp, #44]	; 0x2c
   12284:	add	r2, r9, r2
   12288:	mov	r1, r8
   1228c:	mov	r0, r7
   12290:	bl	1117c <__printf_chk@plt>
   12294:	cmp	r0, #0
   12298:	bge	12270 <ftello64@plt+0x1010>
   1229c:	bl	1114c <__errno_location@plt>
   122a0:	ldr	r4, [r0]
   122a4:	mov	r2, #5
   122a8:	ldr	r1, [pc, #716]	; 1257c <ftello64@plt+0x131c>
   122ac:	mov	r0, #0
   122b0:	bl	11020 <dcgettext@plt>
   122b4:	mov	r2, r0
   122b8:	mov	r1, r4
   122bc:	mov	r0, #1
   122c0:	bl	110bc <error@plt>
   122c4:	mov	r4, #0
   122c8:	ldr	r8, [pc, #644]	; 12554 <ftello64@plt+0x12f4>
   122cc:	mov	r7, #1
   122d0:	ldr	r9, [sp, #56]	; 0x38
   122d4:	b	12274 <ftello64@plt+0x1014>
   122d8:	add	r7, r7, #1
   122dc:	cmp	r5, r7
   122e0:	beq	12428 <ftello64@plt+0x11c8>
   122e4:	ldr	r3, [r6, r7, lsl #2]
   122e8:	add	r2, sl, r3, lsl #2
   122ec:	ldr	r0, [sl, r3, lsl #2]
   122f0:	ldr	r4, [r2, #4]
   122f4:	sub	r4, r4, r0
   122f8:	ldr	r3, [r9]
   122fc:	mov	r2, r4
   12300:	mov	r1, r8
   12304:	bl	10ff0 <fwrite_unlocked@plt>
   12308:	cmp	r4, r0
   1230c:	beq	122d8 <ftello64@plt+0x1078>
   12310:	b	1229c <ftello64@plt+0x103c>
   12314:	mov	r2, #5
   12318:	ldr	r1, [pc, #516]	; 12524 <ftello64@plt+0x12c4>
   1231c:	mov	r0, #0
   12320:	bl	11020 <dcgettext@plt>
   12324:	mov	r3, #0
   12328:	str	r3, [sp, #16]
   1232c:	str	r0, [sp, #12]
   12330:	ldr	r3, [pc, #464]	; 12508 <ftello64@plt+0x12a8>
   12334:	str	r3, [sp, #8]
   12338:	mvn	r2, #0
   1233c:	mov	r3, #0
   12340:	strd	r2, [sp]
   12344:	mov	r2, #0
   12348:	mov	r3, #0
   1234c:	mov	r0, r8
   12350:	bl	16388 <ftello64@plt+0x5128>
   12354:	bl	1114c <__errno_location@plt>
   12358:	ldr	r4, [r0]
   1235c:	mov	r2, #5
   12360:	ldr	r1, [pc, #444]	; 12524 <ftello64@plt+0x12c4>
   12364:	mov	r0, #0
   12368:	bl	11020 <dcgettext@plt>
   1236c:	mov	r5, r0
   12370:	ldr	r3, [pc, #416]	; 12518 <ftello64@plt+0x12b8>
   12374:	ldr	r0, [r3]
   12378:	bl	14708 <ftello64@plt+0x34a8>
   1237c:	str	r0, [sp]
   12380:	mov	r3, r5
   12384:	ldr	r2, [pc, #500]	; 12580 <ftello64@plt+0x1320>
   12388:	mov	r1, r4
   1238c:	mov	r0, #1
   12390:	bl	110bc <error@plt>
   12394:	mov	r2, #5
   12398:	ldr	r1, [pc, #484]	; 12584 <ftello64@plt+0x1324>
   1239c:	mov	r0, #0
   123a0:	bl	11020 <dcgettext@plt>
   123a4:	mov	r4, r0
   123a8:	mov	r3, #4
   123ac:	ldr	r2, [sp, #68]	; 0x44
   123b0:	ldr	r0, [r2, r3]
   123b4:	bl	14708 <ftello64@plt+0x34a8>
   123b8:	mov	r3, r0
   123bc:	mov	r2, r4
   123c0:	mov	r1, #0
   123c4:	mov	r0, r1
   123c8:	bl	110bc <error@plt>
   123cc:	mov	r0, #1
   123d0:	bl	11398 <ftello64@plt+0x138>
   123d4:	mov	r2, #5
   123d8:	ldr	r1, [pc, #420]	; 12584 <ftello64@plt+0x1324>
   123dc:	mov	r0, #0
   123e0:	bl	11020 <dcgettext@plt>
   123e4:	mov	r4, r0
   123e8:	mov	r3, #0
   123ec:	b	123ac <ftello64@plt+0x114c>
   123f0:	ldr	r3, [sp, #48]	; 0x30
   123f4:	adds	r3, r3, #1
   123f8:	movne	r3, #1
   123fc:	orrs	r3, fp, r3
   12400:	str	r3, [sp, #60]	; 0x3c
   12404:	bne	12430 <ftello64@plt+0x11d0>
   12408:	mvn	r5, #0
   1240c:	mov	r3, #0
   12410:	str	r3, [sp, #68]	; 0x44
   12414:	mov	r4, r5
   12418:	mov	r3, #1
   1241c:	str	r3, [sp, #60]	; 0x3c
   12420:	mov	r1, r5
   12424:	b	11b18 <ftello64@plt+0x8b8>
   12428:	mov	r0, #0
   1242c:	bl	11128 <exit@plt>
   12430:	mvn	r1, #0
   12434:	ldr	r0, [sp, #32]
   12438:	bl	14744 <ftello64@plt+0x34e4>
   1243c:	subs	r3, r0, #0
   12440:	str	r3, [sp, #64]	; 0x40
   12444:	beq	11f3c <ftello64@plt+0xcdc>
   12448:	ldr	r5, [sp, #48]	; 0x30
   1244c:	mov	r3, #0
   12450:	str	r3, [sp, #68]	; 0x44
   12454:	ldr	r3, [pc, #260]	; 12560 <ftello64@plt+0x1300>
   12458:	ldr	r3, [r3]
   1245c:	str	r3, [sp, #28]
   12460:	cmp	r5, #1024	; 0x400
   12464:	movcc	r3, r5
   12468:	movcs	r3, #1024	; 0x400
   1246c:	mov	r1, #12
   12470:	str	r3, [sp, #72]	; 0x48
   12474:	mov	r0, r3
   12478:	bl	16138 <ftello64@plt+0x4ed8>
   1247c:	mov	r8, r0
   12480:	mov	r4, #12
   12484:	mov	r2, #0
   12488:	mov	r1, r2
   1248c:	mov	r6, #0
   12490:	mov	r7, #0
   12494:	mov	r2, r5
   12498:	mov	r3, #0
   1249c:	strd	r2, [sp, #32]
   124a0:	str	r9, [sp, #76]	; 0x4c
   124a4:	str	sl, [sp, #80]	; 0x50
   124a8:	str	fp, [sp, #84]	; 0x54
   124ac:	ldr	r5, [sp, #72]	; 0x48
   124b0:	mov	sl, r2
   124b4:	mov	fp, r3
   124b8:	mov	r9, r1
   124bc:	b	11f7c <ftello64@plt+0xd1c>
   124c0:	ldr	r3, [pc, #112]	; 12538 <ftello64@plt+0x12d8>
   124c4:	ldr	r2, [r3]
   124c8:	ldr	r1, [pc, #128]	; 12550 <ftello64@plt+0x12f0>
   124cc:	ldr	r0, [sp, #40]	; 0x28
   124d0:	bl	12850 <ftello64@plt+0x15f0>
   124d4:	cmp	r0, #0
   124d8:	bne	12180 <ftello64@plt+0xf20>
   124dc:	bl	1114c <__errno_location@plt>
   124e0:	ldr	r4, [r0]
   124e4:	ldr	r2, [sp, #40]	; 0x28
   124e8:	mov	r1, #3
   124ec:	mov	r0, #0
   124f0:	bl	145a0 <ftello64@plt+0x3340>
   124f4:	mov	r3, r0
   124f8:	ldr	r2, [pc, #104]	; 12568 <ftello64@plt+0x1308>
   124fc:	mov	r1, r4
   12500:	mov	r0, #1
   12504:	bl	110bc <error@plt>
   12508:	andeq	r9, r1, ip, lsl r2
   1250c:	andeq	r8, r1, r0, lsr #20
   12510:	ldrdeq	r8, [r1], -r4
   12514:	andeq	r2, r1, r8, lsr #11
   12518:	andeq	sl, r2, r8, lsl #3
   1251c:			; <UNDEFINED> instruction: 0x000185bc
   12520:	muleq	r1, r0, fp
   12524:	andeq	r8, r1, ip, lsl #22
   12528:	andeq	r8, r1, r4, lsl #23
   1252c:	andeq	sl, r2, r0, lsr #2
   12530:	andeq	r8, r1, ip, lsl sl
   12534:	andeq	r8, r1, ip, asr r6
   12538:	andeq	sl, r2, r4, lsl #3
   1253c:	andeq	r8, r1, ip, ror #21
   12540:	andeq	r8, r1, r8, lsr #22
   12544:	andeq	r8, r1, r0, asr #22
   12548:	andeq	r8, r1, r0, ror #22
   1254c:	andeq	sl, r2, r0, ror r1
   12550:	andeq	r8, r1, ip, lsl ip
   12554:	strdeq	r8, [r1], -r4
   12558:	muleq	r1, ip, fp
   1255c:	andeq	r8, r1, r0, asr #23
   12560:	andeq	sl, r2, r0, lsl #3
   12564:	andeq	r8, r1, r4, asr #23
   12568:	andeq	r8, r1, r4, lsr #22
   1256c:	andeq	r8, r1, ip, lsr #28
   12570:	andeq	r8, r1, r8, asr #21
   12574:	andeq	r8, r1, r8, asr #23
   12578:	andeq	r8, r1, r0, ror #23
   1257c:	andeq	r8, r1, r0, lsl ip
   12580:	andeq	r8, r1, r0, lsr #22
   12584:	strdeq	r8, [r1], -ip
   12588:	ldr	r3, [pc, #4]	; 12594 <ftello64@plt+0x1334>
   1258c:	str	r0, [r3]
   12590:	bx	lr
   12594:	muleq	r2, r0, r1
   12598:	ldr	r3, [pc, #4]	; 125a4 <ftello64@plt+0x1344>
   1259c:	strb	r0, [r3, #4]
   125a0:	bx	lr
   125a4:	muleq	r2, r0, r1
   125a8:	push	{r4, r5, r6, lr}
   125ac:	sub	sp, sp, #8
   125b0:	ldr	r3, [pc, #200]	; 12680 <ftello64@plt+0x1420>
   125b4:	ldr	r0, [r3]
   125b8:	bl	169f8 <ftello64@plt+0x5798>
   125bc:	cmp	r0, #0
   125c0:	beq	125e4 <ftello64@plt+0x1384>
   125c4:	ldr	r3, [pc, #184]	; 12684 <ftello64@plt+0x1424>
   125c8:	ldrb	r3, [r3, #4]
   125cc:	cmp	r3, #0
   125d0:	beq	12600 <ftello64@plt+0x13a0>
   125d4:	bl	1114c <__errno_location@plt>
   125d8:	ldr	r3, [r0]
   125dc:	cmp	r3, #32
   125e0:	bne	12600 <ftello64@plt+0x13a0>
   125e4:	ldr	r3, [pc, #156]	; 12688 <ftello64@plt+0x1428>
   125e8:	ldr	r0, [r3]
   125ec:	bl	169f8 <ftello64@plt+0x5798>
   125f0:	cmp	r0, #0
   125f4:	bne	12674 <ftello64@plt+0x1414>
   125f8:	add	sp, sp, #8
   125fc:	pop	{r4, r5, r6, pc}
   12600:	mov	r2, #5
   12604:	ldr	r1, [pc, #128]	; 1268c <ftello64@plt+0x142c>
   12608:	mov	r0, #0
   1260c:	bl	11020 <dcgettext@plt>
   12610:	mov	r4, r0
   12614:	ldr	r3, [pc, #104]	; 12684 <ftello64@plt+0x1424>
   12618:	ldr	r5, [r3]
   1261c:	cmp	r5, #0
   12620:	beq	12658 <ftello64@plt+0x13f8>
   12624:	bl	1114c <__errno_location@plt>
   12628:	ldr	r6, [r0]
   1262c:	mov	r0, r5
   12630:	bl	14580 <ftello64@plt+0x3320>
   12634:	str	r4, [sp]
   12638:	mov	r3, r0
   1263c:	ldr	r2, [pc, #76]	; 12690 <ftello64@plt+0x1430>
   12640:	mov	r1, r6
   12644:	mov	r0, #0
   12648:	bl	110bc <error@plt>
   1264c:	ldr	r3, [pc, #64]	; 12694 <ftello64@plt+0x1434>
   12650:	ldr	r0, [r3]
   12654:	bl	10fc0 <_exit@plt>
   12658:	bl	1114c <__errno_location@plt>
   1265c:	mov	r3, r4
   12660:	ldr	r2, [pc, #48]	; 12698 <ftello64@plt+0x1438>
   12664:	ldr	r1, [r0]
   12668:	mov	r0, #0
   1266c:	bl	110bc <error@plt>
   12670:	b	1264c <ftello64@plt+0x13ec>
   12674:	ldr	r3, [pc, #24]	; 12694 <ftello64@plt+0x1434>
   12678:	ldr	r0, [r3]
   1267c:	bl	10fc0 <_exit@plt>
   12680:	andeq	sl, r2, r4, lsl #3
   12684:	muleq	r2, r0, r1
   12688:	andeq	sl, r2, r8, ror r1
   1268c:	andeq	r8, r1, r0, lsl ip
   12690:	andeq	r8, r1, r0, lsr #22
   12694:	andeq	sl, r2, r4, lsr #2
   12698:	andeq	r8, r1, r4, lsr #22
   1269c:	push	{r4, r5, lr}
   126a0:	sub	sp, sp, #20
   126a4:	ldr	r1, [sp, #40]	; 0x28
   126a8:	str	r1, [sp, #8]
   126ac:	ldrd	r4, [sp, #32]
   126b0:	strd	r4, [sp]
   126b4:	bl	10f90 <posix_fadvise64@plt>
   126b8:	add	sp, sp, #20
   126bc:	pop	{r4, r5, pc}
   126c0:	cmp	r0, #0
   126c4:	bxeq	lr
   126c8:	push	{r4, lr}
   126cc:	sub	sp, sp, #16
   126d0:	mov	r4, r1
   126d4:	bl	11188 <fileno@plt>
   126d8:	str	r4, [sp, #8]
   126dc:	mov	r2, #0
   126e0:	mov	r3, #0
   126e4:	strd	r2, [sp]
   126e8:	bl	10f90 <posix_fadvise64@plt>
   126ec:	add	sp, sp, #16
   126f0:	pop	{r4, pc}
   126f4:	push	{r4, r5, r6, lr}
   126f8:	sub	sp, sp, #8
   126fc:	mov	r4, r0
   12700:	bl	11188 <fileno@plt>
   12704:	cmp	r0, #0
   12708:	blt	12780 <ftello64@plt+0x1520>
   1270c:	mov	r0, r4
   12710:	bl	110ec <__freading@plt>
   12714:	cmp	r0, #0
   12718:	beq	1274c <ftello64@plt+0x14ec>
   1271c:	mov	r0, r4
   12720:	bl	11188 <fileno@plt>
   12724:	mov	r3, #1
   12728:	str	r3, [sp]
   1272c:	mov	r2, #0
   12730:	mov	r3, #0
   12734:	bl	11080 <lseek64@plt>
   12738:	mvn	r2, #0
   1273c:	mvn	r3, #0
   12740:	cmp	r1, r3
   12744:	cmpeq	r0, r2
   12748:	beq	1278c <ftello64@plt+0x152c>
   1274c:	mov	r0, r4
   12750:	bl	1279c <ftello64@plt+0x153c>
   12754:	cmp	r0, #0
   12758:	beq	1278c <ftello64@plt+0x152c>
   1275c:	bl	1114c <__errno_location@plt>
   12760:	mov	r5, r0
   12764:	ldr	r6, [r0]
   12768:	mov	r0, r4
   1276c:	bl	111a0 <fclose@plt>
   12770:	cmp	r6, #0
   12774:	strne	r6, [r5]
   12778:	mvnne	r0, #0
   1277c:	b	12794 <ftello64@plt+0x1534>
   12780:	mov	r0, r4
   12784:	bl	111a0 <fclose@plt>
   12788:	b	12794 <ftello64@plt+0x1534>
   1278c:	mov	r0, r4
   12790:	bl	111a0 <fclose@plt>
   12794:	add	sp, sp, #8
   12798:	pop	{r4, r5, r6, pc}
   1279c:	push	{r4, lr}
   127a0:	sub	sp, sp, #8
   127a4:	subs	r4, r0, #0
   127a8:	beq	127bc <ftello64@plt+0x155c>
   127ac:	mov	r0, r4
   127b0:	bl	110ec <__freading@plt>
   127b4:	cmp	r0, #0
   127b8:	bne	127cc <ftello64@plt+0x156c>
   127bc:	mov	r0, r4
   127c0:	bl	10f9c <fflush@plt>
   127c4:	add	sp, sp, #8
   127c8:	pop	{r4, pc}
   127cc:	ldr	r3, [r4]
   127d0:	tst	r3, #256	; 0x100
   127d4:	bne	127e4 <ftello64@plt+0x1584>
   127d8:	mov	r0, r4
   127dc:	bl	10f9c <fflush@plt>
   127e0:	b	127c4 <ftello64@plt+0x1564>
   127e4:	mov	r3, #1
   127e8:	str	r3, [sp]
   127ec:	mov	r2, #0
   127f0:	mov	r3, #0
   127f4:	mov	r0, r4
   127f8:	bl	129cc <ftello64@plt+0x176c>
   127fc:	b	127d8 <ftello64@plt+0x1578>
   12800:	push	{r4, lr}
   12804:	mov	r4, r0
   12808:	mov	r1, #0
   1280c:	ldr	r0, [pc, #56]	; 1284c <ftello64@plt+0x15ec>
   12810:	bl	110c8 <open64@plt>
   12814:	cmp	r4, r0
   12818:	beq	1283c <ftello64@plt+0x15dc>
   1281c:	cmp	r0, #0
   12820:	blt	12844 <ftello64@plt+0x15e4>
   12824:	bl	11248 <close@plt>
   12828:	bl	1114c <__errno_location@plt>
   1282c:	mov	r3, #9
   12830:	str	r3, [r0]
   12834:	mov	r0, #0
   12838:	pop	{r4, pc}
   1283c:	mov	r0, #1
   12840:	pop	{r4, pc}
   12844:	mov	r0, #0
   12848:	pop	{r4, pc}
   1284c:	strdeq	r8, [r1], -r4
   12850:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12854:	mov	r8, r0
   12858:	mov	r9, r1
   1285c:	mov	r6, r2
   12860:	mov	r0, r2
   12864:	bl	11188 <fileno@plt>
   12868:	cmp	r0, #1
   1286c:	beq	12934 <ftello64@plt+0x16d4>
   12870:	cmp	r0, #2
   12874:	beq	1292c <ftello64@plt+0x16cc>
   12878:	cmp	r0, #0
   1287c:	beq	12940 <ftello64@plt+0x16e0>
   12880:	mov	r1, #2
   12884:	mov	r0, r1
   12888:	bl	1102c <dup2@plt>
   1288c:	subs	r4, r0, #2
   12890:	movne	r4, #1
   12894:	mov	r1, #1
   12898:	mov	r0, r1
   1289c:	bl	1102c <dup2@plt>
   128a0:	subs	r7, r0, #1
   128a4:	movne	r7, #1
   128a8:	mov	r1, #0
   128ac:	mov	r0, r1
   128b0:	bl	1102c <dup2@plt>
   128b4:	adds	r5, r0, #0
   128b8:	movne	r5, #1
   128bc:	cmp	r5, #0
   128c0:	bne	12950 <ftello64@plt+0x16f0>
   128c4:	cmp	r7, #0
   128c8:	bne	12968 <ftello64@plt+0x1708>
   128cc:	cmp	r4, #0
   128d0:	beq	128e4 <ftello64@plt+0x1684>
   128d4:	mov	r0, #2
   128d8:	bl	12800 <ftello64@plt+0x15a0>
   128dc:	cmp	r0, #0
   128e0:	beq	129b0 <ftello64@plt+0x1750>
   128e4:	mov	r2, r6
   128e8:	mov	r1, r9
   128ec:	mov	r0, r8
   128f0:	bl	11104 <freopen64@plt>
   128f4:	mov	r6, r0
   128f8:	bl	1114c <__errno_location@plt>
   128fc:	mov	r8, r0
   12900:	ldr	r9, [r0]
   12904:	cmp	r4, #0
   12908:	bne	129c0 <ftello64@plt+0x1760>
   1290c:	cmp	r7, #0
   12910:	bne	12990 <ftello64@plt+0x1730>
   12914:	cmp	r5, #0
   12918:	bne	129a4 <ftello64@plt+0x1744>
   1291c:	cmp	r6, #0
   12920:	streq	r9, [r8]
   12924:	mov	r0, r6
   12928:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1292c:	mov	r4, #0
   12930:	b	12894 <ftello64@plt+0x1634>
   12934:	mov	r4, #0
   12938:	mov	r7, r4
   1293c:	b	128a8 <ftello64@plt+0x1648>
   12940:	mov	r4, #0
   12944:	mov	r7, r4
   12948:	mov	r5, r4
   1294c:	b	128bc <ftello64@plt+0x165c>
   12950:	mov	r0, #0
   12954:	bl	12800 <ftello64@plt+0x15a0>
   12958:	cmp	r0, #0
   1295c:	bne	128c4 <ftello64@plt+0x1664>
   12960:	mov	r6, #0
   12964:	b	128f8 <ftello64@plt+0x1698>
   12968:	mov	r0, #1
   1296c:	bl	12800 <ftello64@plt+0x15a0>
   12970:	cmp	r0, #0
   12974:	bne	128cc <ftello64@plt+0x166c>
   12978:	bl	1114c <__errno_location@plt>
   1297c:	mov	r8, r0
   12980:	ldr	r9, [r0]
   12984:	cmp	r4, #0
   12988:	moveq	r6, #0
   1298c:	bne	1299c <ftello64@plt+0x173c>
   12990:	mov	r0, #1
   12994:	bl	11248 <close@plt>
   12998:	b	12914 <ftello64@plt+0x16b4>
   1299c:	mov	r6, #0
   129a0:	b	129c0 <ftello64@plt+0x1760>
   129a4:	mov	r0, #0
   129a8:	bl	11248 <close@plt>
   129ac:	b	1291c <ftello64@plt+0x16bc>
   129b0:	bl	1114c <__errno_location@plt>
   129b4:	mov	r8, r0
   129b8:	ldr	r9, [r0]
   129bc:	mov	r6, #0
   129c0:	mov	r0, #2
   129c4:	bl	11248 <close@plt>
   129c8:	b	1290c <ftello64@plt+0x16ac>
   129cc:	push	{r4, r5, r6, r7, lr}
   129d0:	sub	sp, sp, #12
   129d4:	mov	r4, r0
   129d8:	mov	r6, r2
   129dc:	mov	r7, r3
   129e0:	ldr	r5, [sp, #32]
   129e4:	ldr	r2, [r0, #8]
   129e8:	ldr	r3, [r0, #4]
   129ec:	cmp	r2, r3
   129f0:	beq	12a10 <ftello64@plt+0x17b0>
   129f4:	str	r5, [sp]
   129f8:	mov	r2, r6
   129fc:	mov	r3, r7
   12a00:	mov	r0, r4
   12a04:	bl	111ac <fseeko64@plt>
   12a08:	add	sp, sp, #12
   12a0c:	pop	{r4, r5, r6, r7, pc}
   12a10:	ldr	r2, [r0, #20]
   12a14:	ldr	r3, [r0, #16]
   12a18:	cmp	r2, r3
   12a1c:	bne	129f4 <ftello64@plt+0x1794>
   12a20:	ldr	r3, [r0, #36]	; 0x24
   12a24:	cmp	r3, #0
   12a28:	bne	129f4 <ftello64@plt+0x1794>
   12a2c:	bl	11188 <fileno@plt>
   12a30:	str	r5, [sp]
   12a34:	mov	r2, r6
   12a38:	mov	r3, r7
   12a3c:	bl	11080 <lseek64@plt>
   12a40:	mvn	r2, #0
   12a44:	mvn	r3, #0
   12a48:	cmp	r1, r3
   12a4c:	cmpeq	r0, r2
   12a50:	beq	12a6c <ftello64@plt+0x180c>
   12a54:	ldr	r3, [r4]
   12a58:	bic	r3, r3, #16
   12a5c:	str	r3, [r4]
   12a60:	strd	r0, [r4, #80]	; 0x50
   12a64:	mov	r0, #0
   12a68:	b	12a08 <ftello64@plt+0x17a8>
   12a6c:	mvn	r0, #0
   12a70:	b	12a08 <ftello64@plt+0x17a8>
   12a74:	mov	r3, #0
   12a78:	str	r3, [r0]
   12a7c:	str	r3, [r0, #4]
   12a80:	str	r3, [r0, #8]
   12a84:	bx	lr
   12a88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12a8c:	sub	sp, sp, #12
   12a90:	ldr	r9, [r0, #8]
   12a94:	ldr	r8, [r0]
   12a98:	add	r8, r9, r8
   12a9c:	ldr	r3, [r1]
   12aa0:	tst	r3, #16
   12aa4:	bne	12b80 <ftello64@plt+0x1920>
   12aa8:	mov	r7, r2
   12aac:	mov	r6, r1
   12ab0:	mov	sl, r0
   12ab4:	mov	r5, r9
   12ab8:	mov	fp, #1
   12abc:	b	12aec <ftello64@plt+0x188c>
   12ac0:	mov	r0, r6
   12ac4:	bl	111c4 <__uflow@plt>
   12ac8:	mov	r4, r0
   12acc:	b	12b08 <ftello64@plt+0x18a8>
   12ad0:	cmp	r5, r8
   12ad4:	movne	r3, r5
   12ad8:	beq	12b38 <ftello64@plt+0x18d8>
   12adc:	add	r5, r3, #1
   12ae0:	strb	r4, [r3]
   12ae4:	cmp	r4, r7
   12ae8:	beq	12b6c <ftello64@plt+0x190c>
   12aec:	ldr	r3, [r6, #4]
   12af0:	ldr	r2, [r6, #8]
   12af4:	cmp	r3, r2
   12af8:	bcs	12ac0 <ftello64@plt+0x1860>
   12afc:	add	r2, r3, #1
   12b00:	str	r2, [r6, #4]
   12b04:	ldrb	r4, [r3]
   12b08:	cmn	r4, #1
   12b0c:	bne	12ad0 <ftello64@plt+0x1870>
   12b10:	cmp	r9, r5
   12b14:	beq	12b88 <ftello64@plt+0x1928>
   12b18:	ldr	r3, [r6]
   12b1c:	tst	r3, #32
   12b20:	bne	12b90 <ftello64@plt+0x1930>
   12b24:	ldrb	r3, [r5, #-1]
   12b28:	cmp	r3, r7
   12b2c:	beq	12b6c <ftello64@plt+0x190c>
   12b30:	mov	r4, r7
   12b34:	b	12ad0 <ftello64@plt+0x1870>
   12b38:	ldr	r5, [sl]
   12b3c:	str	fp, [sp]
   12b40:	mvn	r3, #0
   12b44:	mov	r2, fp
   12b48:	mov	r1, sl
   12b4c:	mov	r0, r9
   12b50:	bl	15e18 <ftello64@plt+0x4bb8>
   12b54:	mov	r9, r0
   12b58:	add	r3, r0, r5
   12b5c:	str	r0, [sl, #8]
   12b60:	ldr	r8, [sl]
   12b64:	add	r8, r0, r8
   12b68:	b	12adc <ftello64@plt+0x187c>
   12b6c:	sub	r5, r5, r9
   12b70:	str	r5, [sl, #4]
   12b74:	mov	r0, sl
   12b78:	add	sp, sp, #12
   12b7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12b80:	mov	r0, #0
   12b84:	b	12b78 <ftello64@plt+0x1918>
   12b88:	mov	r0, #0
   12b8c:	b	12b78 <ftello64@plt+0x1918>
   12b90:	mov	r0, #0
   12b94:	b	12b78 <ftello64@plt+0x1918>
   12b98:	push	{r4, lr}
   12b9c:	mov	r2, #10
   12ba0:	bl	12a88 <ftello64@plt+0x1828>
   12ba4:	pop	{r4, pc}
   12ba8:	push	{r4, lr}
   12bac:	ldr	r0, [r0, #8]
   12bb0:	bl	16b0c <ftello64@plt+0x58ac>
   12bb4:	pop	{r4, pc}
   12bb8:	push	{r4, r5, r6, lr}
   12bbc:	subs	r4, r0, #0
   12bc0:	beq	12c38 <ftello64@plt+0x19d8>
   12bc4:	mov	r1, #47	; 0x2f
   12bc8:	mov	r0, r4
   12bcc:	bl	111e8 <strrchr@plt>
   12bd0:	cmp	r0, #0
   12bd4:	addne	r5, r0, #1
   12bd8:	moveq	r5, r4
   12bdc:	sub	r3, r5, r4
   12be0:	cmp	r3, #6
   12be4:	ble	12c24 <ftello64@plt+0x19c4>
   12be8:	mov	r2, #7
   12bec:	ldr	r1, [pc, #96]	; 12c54 <ftello64@plt+0x19f4>
   12bf0:	sub	r0, r5, #7
   12bf4:	bl	11230 <strncmp@plt>
   12bf8:	cmp	r0, #0
   12bfc:	bne	12c24 <ftello64@plt+0x19c4>
   12c00:	mov	r2, #3
   12c04:	ldr	r1, [pc, #76]	; 12c58 <ftello64@plt+0x19f8>
   12c08:	mov	r0, r5
   12c0c:	bl	11230 <strncmp@plt>
   12c10:	cmp	r0, #0
   12c14:	addeq	r4, r5, #3
   12c18:	ldreq	r3, [pc, #60]	; 12c5c <ftello64@plt+0x19fc>
   12c1c:	streq	r4, [r3]
   12c20:	movne	r4, r5
   12c24:	ldr	r3, [pc, #52]	; 12c60 <ftello64@plt+0x1a00>
   12c28:	str	r4, [r3]
   12c2c:	ldr	r3, [pc, #48]	; 12c64 <ftello64@plt+0x1a04>
   12c30:	str	r4, [r3]
   12c34:	pop	{r4, r5, r6, pc}
   12c38:	ldr	r3, [pc, #40]	; 12c68 <ftello64@plt+0x1a08>
   12c3c:	ldr	r3, [r3]
   12c40:	mov	r2, #55	; 0x37
   12c44:	mov	r1, #1
   12c48:	ldr	r0, [pc, #28]	; 12c6c <ftello64@plt+0x1a0c>
   12c4c:	bl	11074 <fwrite@plt>
   12c50:	bl	1123c <abort@plt>
   12c54:	andeq	r8, r1, r8, lsr sp
   12c58:	andeq	r8, r1, r0, asr #26
   12c5c:	andeq	sl, r2, r8, ror #2
   12c60:	muleq	r2, r8, r1
   12c64:	andeq	sl, r2, ip, ror #2
   12c68:	andeq	sl, r2, r8, ror r1
   12c6c:	andeq	r8, r1, r0, lsl #26
   12c70:	push	{r4, r5, r6, lr}
   12c74:	mov	r5, r0
   12c78:	mov	r4, r1
   12c7c:	mov	r2, #48	; 0x30
   12c80:	mov	r1, #0
   12c84:	bl	11170 <memset@plt>
   12c88:	cmp	r4, #10
   12c8c:	beq	12c9c <ftello64@plt+0x1a3c>
   12c90:	str	r4, [r5]
   12c94:	mov	r0, r5
   12c98:	pop	{r4, r5, r6, pc}
   12c9c:	bl	1123c <abort@plt>
   12ca0:	push	{r4, r5, r6, lr}
   12ca4:	mov	r4, r0
   12ca8:	mov	r5, r1
   12cac:	mov	r2, #5
   12cb0:	mov	r1, r0
   12cb4:	mov	r0, #0
   12cb8:	bl	11020 <dcgettext@plt>
   12cbc:	cmp	r4, r0
   12cc0:	popne	{r4, r5, r6, pc}
   12cc4:	bl	17af0 <ftello64@plt+0x6890>
   12cc8:	ldrb	r3, [r0]
   12ccc:	bic	r3, r3, #32
   12cd0:	cmp	r3, #85	; 0x55
   12cd4:	beq	12d50 <ftello64@plt+0x1af0>
   12cd8:	cmp	r3, #71	; 0x47
   12cdc:	bne	12dac <ftello64@plt+0x1b4c>
   12ce0:	ldrb	r3, [r0, #1]
   12ce4:	bic	r3, r3, #32
   12ce8:	cmp	r3, #66	; 0x42
   12cec:	bne	12dac <ftello64@plt+0x1b4c>
   12cf0:	ldrb	r3, [r0, #2]
   12cf4:	cmp	r3, #49	; 0x31
   12cf8:	bne	12dac <ftello64@plt+0x1b4c>
   12cfc:	ldrb	r3, [r0, #3]
   12d00:	cmp	r3, #56	; 0x38
   12d04:	bne	12dac <ftello64@plt+0x1b4c>
   12d08:	ldrb	r3, [r0, #4]
   12d0c:	cmp	r3, #48	; 0x30
   12d10:	bne	12dac <ftello64@plt+0x1b4c>
   12d14:	ldrb	r3, [r0, #5]
   12d18:	cmp	r3, #51	; 0x33
   12d1c:	bne	12dac <ftello64@plt+0x1b4c>
   12d20:	ldrb	r3, [r0, #6]
   12d24:	cmp	r3, #48	; 0x30
   12d28:	bne	12dac <ftello64@plt+0x1b4c>
   12d2c:	ldrb	r3, [r0, #7]
   12d30:	cmp	r3, #0
   12d34:	bne	12dac <ftello64@plt+0x1b4c>
   12d38:	ldrb	r2, [r4]
   12d3c:	ldr	r3, [pc, #124]	; 12dc0 <ftello64@plt+0x1b60>
   12d40:	ldr	r0, [pc, #124]	; 12dc4 <ftello64@plt+0x1b64>
   12d44:	cmp	r2, #96	; 0x60
   12d48:	movne	r0, r3
   12d4c:	pop	{r4, r5, r6, pc}
   12d50:	ldrb	r3, [r0, #1]
   12d54:	bic	r3, r3, #32
   12d58:	cmp	r3, #84	; 0x54
   12d5c:	bne	12dac <ftello64@plt+0x1b4c>
   12d60:	ldrb	r3, [r0, #2]
   12d64:	bic	r3, r3, #32
   12d68:	cmp	r3, #70	; 0x46
   12d6c:	bne	12dac <ftello64@plt+0x1b4c>
   12d70:	ldrb	r3, [r0, #3]
   12d74:	cmp	r3, #45	; 0x2d
   12d78:	bne	12dac <ftello64@plt+0x1b4c>
   12d7c:	ldrb	r3, [r0, #4]
   12d80:	cmp	r3, #56	; 0x38
   12d84:	bne	12dac <ftello64@plt+0x1b4c>
   12d88:	ldrb	r3, [r0, #5]
   12d8c:	cmp	r3, #0
   12d90:	bne	12dac <ftello64@plt+0x1b4c>
   12d94:	ldrb	r2, [r4]
   12d98:	ldr	r3, [pc, #40]	; 12dc8 <ftello64@plt+0x1b68>
   12d9c:	ldr	r0, [pc, #40]	; 12dcc <ftello64@plt+0x1b6c>
   12da0:	cmp	r2, #96	; 0x60
   12da4:	movne	r0, r3
   12da8:	pop	{r4, r5, r6, pc}
   12dac:	ldr	r3, [pc, #28]	; 12dd0 <ftello64@plt+0x1b70>
   12db0:	ldr	r0, [pc, #28]	; 12dd4 <ftello64@plt+0x1b74>
   12db4:	cmp	r5, #9
   12db8:	movne	r0, r3
   12dbc:	pop	{r4, r5, r6, pc}
   12dc0:	muleq	r1, ip, sp
   12dc4:	andeq	r8, r1, r8, lsr #27
   12dc8:	muleq	r1, r8, sp
   12dcc:	andeq	r8, r1, ip, lsr #27
   12dd0:	andeq	r8, r1, r0, lsr #27
   12dd4:	andeq	r8, r1, r4, lsr #27
   12dd8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12ddc:	sub	sp, sp, #116	; 0x74
   12de0:	str	r0, [sp, #36]	; 0x24
   12de4:	mov	sl, r1
   12de8:	str	r2, [sp, #52]	; 0x34
   12dec:	str	r3, [sp, #28]
   12df0:	ldr	r8, [sp, #152]	; 0x98
   12df4:	bl	1108c <__ctype_get_mb_cur_max@plt>
   12df8:	str	r0, [sp, #84]	; 0x54
   12dfc:	ldr	r3, [sp, #156]	; 0x9c
   12e00:	lsr	r3, r3, #1
   12e04:	and	r3, r3, #1
   12e08:	str	r3, [sp, #32]
   12e0c:	mov	r3, #1
   12e10:	str	r3, [sp, #40]	; 0x28
   12e14:	mov	r3, #0
   12e18:	str	r3, [sp, #80]	; 0x50
   12e1c:	str	r3, [sp, #44]	; 0x2c
   12e20:	str	r3, [sp, #48]	; 0x30
   12e24:	str	r3, [sp, #60]	; 0x3c
   12e28:	str	r3, [sp, #72]	; 0x48
   12e2c:	str	r3, [sp, #76]	; 0x4c
   12e30:	mov	r7, sl
   12e34:	mov	sl, r8
   12e38:	cmp	sl, #10
   12e3c:	ldrls	pc, [pc, sl, lsl #2]
   12e40:	b	12ff8 <ftello64@plt+0x1d98>
   12e44:	andeq	r2, r1, r8, lsr #29
   12e48:	andeq	r2, r1, r8, ror lr
   12e4c:	ldrdeq	r2, [r1], -r4
   12e50:	andeq	r2, r1, r0, ror lr
   12e54:	andeq	r2, r1, r8, lsl #31
   12e58:			; <UNDEFINED> instruction: 0x00012eb8
   12e5c:	andeq	r3, r1, r4, lsr #30
   12e60:	strdeq	r2, [r1], -ip
   12e64:	strdeq	r2, [r1], -r4
   12e68:	strdeq	r2, [r1], -r4
   12e6c:	strdeq	r2, [r1], -r4
   12e70:	mov	r3, #1
   12e74:	str	r3, [sp, #48]	; 0x30
   12e78:	mov	r3, #1
   12e7c:	str	r3, [sp, #32]
   12e80:	str	r3, [sp, #60]	; 0x3c
   12e84:	ldr	r3, [pc, #4068]	; 13e70 <ftello64@plt+0x2c10>
   12e88:	str	r3, [sp, #72]	; 0x48
   12e8c:	mov	fp, #0
   12e90:	mov	sl, #2
   12e94:	mov	r6, #0
   12e98:	ldr	r3, [sp, #48]	; 0x30
   12e9c:	eor	r3, r3, #1
   12ea0:	str	r3, [sp, #68]	; 0x44
   12ea4:	b	1378c <ftello64@plt+0x252c>
   12ea8:	mov	r3, #0
   12eac:	str	r3, [sp, #32]
   12eb0:	mov	fp, r3
   12eb4:	b	12e94 <ftello64@plt+0x1c34>
   12eb8:	ldr	r3, [sp, #32]
   12ebc:	cmp	r3, #0
   12ec0:	bne	13014 <ftello64@plt+0x1db4>
   12ec4:	cmp	r7, #0
   12ec8:	beq	13034 <ftello64@plt+0x1dd4>
   12ecc:	ldr	r3, [sp, #36]	; 0x24
   12ed0:	mov	r2, #34	; 0x22
   12ed4:	strb	r2, [r3]
   12ed8:	mov	r3, #1
   12edc:	str	r3, [sp, #48]	; 0x30
   12ee0:	str	r3, [sp, #60]	; 0x3c
   12ee4:	ldr	r3, [pc, #3980]	; 13e78 <ftello64@plt+0x2c18>
   12ee8:	str	r3, [sp, #72]	; 0x48
   12eec:	mov	fp, #1
   12ef0:	b	12e94 <ftello64@plt+0x1c34>
   12ef4:	cmp	sl, #10
   12ef8:	beq	12f1c <ftello64@plt+0x1cbc>
   12efc:	mov	r1, sl
   12f00:	ldr	r0, [pc, #3948]	; 13e74 <ftello64@plt+0x2c14>
   12f04:	bl	12ca0 <ftello64@plt+0x1a40>
   12f08:	str	r0, [sp, #164]	; 0xa4
   12f0c:	mov	r1, sl
   12f10:	ldr	r0, [pc, #3928]	; 13e70 <ftello64@plt+0x2c10>
   12f14:	bl	12ca0 <ftello64@plt+0x1a40>
   12f18:	str	r0, [sp, #168]	; 0xa8
   12f1c:	ldr	r3, [sp, #32]
   12f20:	cmp	r3, #0
   12f24:	movne	fp, #0
   12f28:	bne	12f60 <ftello64@plt+0x1d00>
   12f2c:	ldr	r3, [sp, #164]	; 0xa4
   12f30:	ldrb	r3, [r3]
   12f34:	cmp	r3, #0
   12f38:	beq	12f80 <ftello64@plt+0x1d20>
   12f3c:	ldr	r2, [sp, #164]	; 0xa4
   12f40:	mov	fp, #0
   12f44:	ldr	r1, [sp, #36]	; 0x24
   12f48:	cmp	r7, fp
   12f4c:	strbhi	r3, [r1, fp]
   12f50:	add	fp, fp, #1
   12f54:	ldrb	r3, [r2, #1]!
   12f58:	cmp	r3, #0
   12f5c:	bne	12f48 <ftello64@plt+0x1ce8>
   12f60:	ldr	r0, [sp, #168]	; 0xa8
   12f64:	bl	11134 <strlen@plt>
   12f68:	str	r0, [sp, #60]	; 0x3c
   12f6c:	ldr	r3, [sp, #168]	; 0xa8
   12f70:	str	r3, [sp, #72]	; 0x48
   12f74:	mov	r3, #1
   12f78:	str	r3, [sp, #48]	; 0x30
   12f7c:	b	12e94 <ftello64@plt+0x1c34>
   12f80:	mov	fp, #0
   12f84:	b	12f60 <ftello64@plt+0x1d00>
   12f88:	ldr	r3, [sp, #32]
   12f8c:	cmp	r3, #0
   12f90:	bne	13050 <ftello64@plt+0x1df0>
   12f94:	mov	r3, #1
   12f98:	str	r3, [sp, #48]	; 0x30
   12f9c:	cmp	r7, #0
   12fa0:	beq	1306c <ftello64@plt+0x1e0c>
   12fa4:	ldr	r3, [sp, #36]	; 0x24
   12fa8:	mov	r2, #39	; 0x27
   12fac:	strb	r2, [r3]
   12fb0:	mov	r3, #0
   12fb4:	str	r3, [sp, #32]
   12fb8:	mov	r3, #1
   12fbc:	str	r3, [sp, #60]	; 0x3c
   12fc0:	ldr	r3, [pc, #3752]	; 13e70 <ftello64@plt+0x2c10>
   12fc4:	str	r3, [sp, #72]	; 0x48
   12fc8:	mov	fp, #1
   12fcc:	mov	sl, #2
   12fd0:	b	12e94 <ftello64@plt+0x1c34>
   12fd4:	ldr	r3, [sp, #32]
   12fd8:	cmp	r3, #0
   12fdc:	beq	12f9c <ftello64@plt+0x1d3c>
   12fe0:	mov	r3, #1
   12fe4:	str	r3, [sp, #60]	; 0x3c
   12fe8:	ldr	r3, [pc, #3712]	; 13e70 <ftello64@plt+0x2c10>
   12fec:	str	r3, [sp, #72]	; 0x48
   12ff0:	mov	fp, #0
   12ff4:	b	12e94 <ftello64@plt+0x1c34>
   12ff8:	bl	1123c <abort@plt>
   12ffc:	mov	r3, #0
   13000:	str	r3, [sp, #32]
   13004:	mov	r3, #1
   13008:	str	r3, [sp, #48]	; 0x30
   1300c:	mov	fp, #0
   13010:	b	12e94 <ftello64@plt+0x1c34>
   13014:	ldr	r3, [sp, #32]
   13018:	str	r3, [sp, #48]	; 0x30
   1301c:	mov	r3, #1
   13020:	str	r3, [sp, #60]	; 0x3c
   13024:	ldr	r3, [pc, #3660]	; 13e78 <ftello64@plt+0x2c18>
   13028:	str	r3, [sp, #72]	; 0x48
   1302c:	mov	fp, #0
   13030:	b	12e94 <ftello64@plt+0x1c34>
   13034:	mov	r3, #1
   13038:	str	r3, [sp, #48]	; 0x30
   1303c:	str	r3, [sp, #60]	; 0x3c
   13040:	ldr	r3, [pc, #3632]	; 13e78 <ftello64@plt+0x2c18>
   13044:	str	r3, [sp, #72]	; 0x48
   13048:	mov	fp, #1
   1304c:	b	12e94 <ftello64@plt+0x1c34>
   13050:	mov	r3, #1
   13054:	str	r3, [sp, #60]	; 0x3c
   13058:	ldr	r3, [pc, #3600]	; 13e70 <ftello64@plt+0x2c10>
   1305c:	str	r3, [sp, #72]	; 0x48
   13060:	mov	fp, #0
   13064:	mov	sl, #2
   13068:	b	12e94 <ftello64@plt+0x1c34>
   1306c:	mov	r3, #0
   13070:	str	r3, [sp, #32]
   13074:	mov	r3, #1
   13078:	str	r3, [sp, #60]	; 0x3c
   1307c:	ldr	r3, [pc, #3564]	; 13e70 <ftello64@plt+0x2c10>
   13080:	str	r3, [sp, #72]	; 0x48
   13084:	mov	fp, #1
   13088:	mov	sl, #2
   1308c:	b	12e94 <ftello64@plt+0x1c34>
   13090:	mov	r3, #0
   13094:	str	r3, [sp, #56]	; 0x38
   13098:	ldr	r3, [sp, #52]	; 0x34
   1309c:	add	r2, r3, r6
   130a0:	str	r2, [sp, #64]	; 0x40
   130a4:	ldrb	r4, [r3, r6]
   130a8:	cmp	r4, #126	; 0x7e
   130ac:	ldrls	pc, [pc, r4, lsl #2]
   130b0:	b	138ec <ftello64@plt+0x268c>
   130b4:	andeq	r3, r1, ip, asr #5
   130b8:	andeq	r3, r1, ip, ror #17
   130bc:	andeq	r3, r1, ip, ror #17
   130c0:	andeq	r3, r1, ip, ror #17
   130c4:	andeq	r3, r1, ip, ror #17
   130c8:	andeq	r3, r1, ip, ror #17
   130cc:	andeq	r3, r1, ip, ror #17
   130d0:	andeq	r3, r1, r8, lsr #12
   130d4:	andeq	r3, r1, r4, asr #5
   130d8:	andeq	r3, r1, r0, ror #11
   130dc:	ldrdeq	r3, [r1], -r8
   130e0:	andeq	r3, r1, r8, asr #10
   130e4:	andeq	r3, r1, r0, asr #10
   130e8:			; <UNDEFINED> instruction: 0x000132bc
   130ec:	andeq	r3, r1, ip, ror #17
   130f0:	andeq	r3, r1, ip, ror #17
   130f4:	andeq	r3, r1, ip, ror #17
   130f8:	andeq	r3, r1, ip, ror #17
   130fc:	andeq	r3, r1, ip, ror #17
   13100:	andeq	r3, r1, ip, ror #17
   13104:	andeq	r3, r1, ip, ror #17
   13108:	andeq	r3, r1, ip, ror #17
   1310c:	andeq	r3, r1, ip, ror #17
   13110:	andeq	r3, r1, ip, ror #17
   13114:	andeq	r3, r1, ip, ror #17
   13118:	andeq	r3, r1, ip, ror #17
   1311c:	andeq	r3, r1, ip, ror #17
   13120:	andeq	r3, r1, ip, ror #17
   13124:	andeq	r3, r1, ip, ror #17
   13128:	andeq	r3, r1, ip, ror #17
   1312c:	andeq	r3, r1, ip, ror #17
   13130:	andeq	r3, r1, ip, ror #17
   13134:	andeq	r3, r1, ip, ror r6
   13138:	andeq	r3, r1, r8, ror r6
   1313c:	andeq	r3, r1, r8, ror r6
   13140:	andeq	r3, r1, r0, asr r6
   13144:	andeq	r3, r1, r8, ror r6
   13148:	andeq	r3, r1, r0, asr #25
   1314c:	andeq	r3, r1, r8, ror r6
   13150:	andeq	r3, r1, r0, asr r8
   13154:	andeq	r3, r1, r8, ror r6
   13158:	andeq	r3, r1, r8, ror r6
   1315c:	andeq	r3, r1, r8, ror r6
   13160:	andeq	r3, r1, r0, asr #25
   13164:	andeq	r3, r1, r0, asr #25
   13168:	andeq	r3, r1, r0, asr #25
   1316c:	andeq	r3, r1, r0, asr #25
   13170:	andeq	r3, r1, r0, asr #25
   13174:	andeq	r3, r1, r0, asr #25
   13178:	andeq	r3, r1, r0, asr #25
   1317c:	andeq	r3, r1, r0, asr #25
   13180:	andeq	r3, r1, r0, asr #25
   13184:	andeq	r3, r1, r0, asr #25
   13188:	andeq	r3, r1, r0, asr #25
   1318c:	andeq	r3, r1, r0, asr #25
   13190:	andeq	r3, r1, r0, asr #25
   13194:	andeq	r3, r1, r0, asr #25
   13198:	andeq	r3, r1, r0, asr #25
   1319c:	andeq	r3, r1, r0, asr #25
   131a0:	andeq	r3, r1, r8, ror r6
   131a4:	andeq	r3, r1, r8, ror r6
   131a8:	andeq	r3, r1, r8, ror r6
   131ac:	andeq	r3, r1, r8, ror r6
   131b0:	ldrdeq	r3, [r1], -r4
   131b4:	andeq	r3, r1, ip, ror #17
   131b8:	andeq	r3, r1, r0, asr #25
   131bc:	andeq	r3, r1, r0, asr #25
   131c0:	andeq	r3, r1, r0, asr #25
   131c4:	andeq	r3, r1, r0, asr #25
   131c8:	andeq	r3, r1, r0, asr #25
   131cc:	andeq	r3, r1, r0, asr #25
   131d0:	andeq	r3, r1, r0, asr #25
   131d4:	andeq	r3, r1, r0, asr #25
   131d8:	andeq	r3, r1, r0, asr #25
   131dc:	andeq	r3, r1, r0, asr #25
   131e0:	andeq	r3, r1, r0, asr #25
   131e4:	andeq	r3, r1, r0, asr #25
   131e8:	andeq	r3, r1, r0, asr #25
   131ec:	andeq	r3, r1, r0, asr #25
   131f0:	andeq	r3, r1, r0, asr #25
   131f4:	andeq	r3, r1, r0, asr #25
   131f8:	andeq	r3, r1, r0, asr #25
   131fc:	andeq	r3, r1, r0, asr #25
   13200:	andeq	r3, r1, r0, asr #25
   13204:	andeq	r3, r1, r0, asr #25
   13208:	andeq	r3, r1, r0, asr #25
   1320c:	andeq	r3, r1, r0, asr #25
   13210:	andeq	r3, r1, r0, asr #25
   13214:	andeq	r3, r1, r0, asr #25
   13218:	andeq	r3, r1, r0, asr #25
   1321c:	andeq	r3, r1, r0, asr #25
   13220:	andeq	r3, r1, r8, ror r6
   13224:	andeq	r3, r1, r0, asr r5
   13228:	andeq	r3, r1, r0, asr #25
   1322c:	andeq	r3, r1, r8, ror r6
   13230:	andeq	r3, r1, r0, asr #25
   13234:	andeq	r3, r1, r8, ror r6
   13238:	andeq	r3, r1, r0, asr #25
   1323c:	andeq	r3, r1, r0, asr #25
   13240:	andeq	r3, r1, r0, asr #25
   13244:	andeq	r3, r1, r0, asr #25
   13248:	andeq	r3, r1, r0, asr #25
   1324c:	andeq	r3, r1, r0, asr #25
   13250:	andeq	r3, r1, r0, asr #25
   13254:	andeq	r3, r1, r0, asr #25
   13258:	andeq	r3, r1, r0, asr #25
   1325c:	andeq	r3, r1, r0, asr #25
   13260:	andeq	r3, r1, r0, asr #25
   13264:	andeq	r3, r1, r0, asr #25
   13268:	andeq	r3, r1, r0, asr #25
   1326c:	andeq	r3, r1, r0, asr #25
   13270:	andeq	r3, r1, r0, asr #25
   13274:	andeq	r3, r1, r0, asr #25
   13278:	andeq	r3, r1, r0, asr #25
   1327c:	andeq	r3, r1, r0, asr #25
   13280:	andeq	r3, r1, r0, asr #25
   13284:	andeq	r3, r1, r0, asr #25
   13288:	andeq	r3, r1, r0, asr #25
   1328c:	andeq	r3, r1, r0, asr #25
   13290:	andeq	r3, r1, r0, asr #25
   13294:	andeq	r3, r1, r0, asr #25
   13298:	andeq	r3, r1, r0, asr #25
   1329c:	andeq	r3, r1, r0, asr #25
   132a0:	andeq	r3, r1, r0, lsr r6
   132a4:	andeq	r3, r1, r8, ror r6
   132a8:	andeq	r3, r1, r0, lsr r6
   132ac:	andeq	r3, r1, r0, asr r6
   132b0:	mov	r3, #0
   132b4:	str	r3, [sp, #56]	; 0x38
   132b8:	b	13098 <ftello64@plt+0x1e38>
   132bc:	mov	r3, #114	; 0x72
   132c0:	b	135e4 <ftello64@plt+0x2384>
   132c4:	mov	r3, #98	; 0x62
   132c8:	b	135fc <ftello64@plt+0x239c>
   132cc:	ldr	r3, [sp, #48]	; 0x30
   132d0:	cmp	r3, #0
   132d4:	beq	133bc <ftello64@plt+0x215c>
   132d8:	ldr	r3, [sp, #32]
   132dc:	cmp	r3, #0
   132e0:	bne	13e44 <ftello64@plt+0x2be4>
   132e4:	ldr	r3, [sp, #44]	; 0x2c
   132e8:	eor	r3, r3, #1
   132ec:	cmp	sl, #2
   132f0:	movne	r3, #0
   132f4:	andeq	r3, r3, #1
   132f8:	cmp	r3, #0
   132fc:	moveq	r2, fp
   13300:	beq	13344 <ftello64@plt+0x20e4>
   13304:	cmp	r7, fp
   13308:	ldrhi	r2, [sp, #36]	; 0x24
   1330c:	movhi	r1, #39	; 0x27
   13310:	strbhi	r1, [r2, fp]
   13314:	add	r2, fp, #1
   13318:	cmp	r7, r2
   1331c:	ldrhi	r1, [sp, #36]	; 0x24
   13320:	movhi	r0, #36	; 0x24
   13324:	strbhi	r0, [r1, r2]
   13328:	add	r2, fp, #2
   1332c:	cmp	r7, r2
   13330:	ldrhi	r1, [sp, #36]	; 0x24
   13334:	movhi	r0, #39	; 0x27
   13338:	strbhi	r0, [r1, r2]
   1333c:	add	r2, fp, #3
   13340:	str	r3, [sp, #44]	; 0x2c
   13344:	cmp	r7, r2
   13348:	ldrhi	r3, [sp, #36]	; 0x24
   1334c:	movhi	r1, #92	; 0x5c
   13350:	strbhi	r1, [r3, r2]
   13354:	add	fp, r2, #1
   13358:	cmp	r5, #0
   1335c:	beq	13cc8 <ftello64@plt+0x2a68>
   13360:	add	r3, r6, #1
   13364:	ldr	r1, [sp, #28]
   13368:	cmp	r1, r3
   1336c:	bls	13cd8 <ftello64@plt+0x2a78>
   13370:	ldr	r1, [sp, #52]	; 0x34
   13374:	ldrb	r3, [r1, r3]
   13378:	sub	r3, r3, #48	; 0x30
   1337c:	uxtb	r3, r3
   13380:	cmp	r3, #9
   13384:	bhi	13ce4 <ftello64@plt+0x2a84>
   13388:	cmp	r7, fp
   1338c:	movhi	r3, #48	; 0x30
   13390:	ldrhi	r1, [sp, #36]	; 0x24
   13394:	strbhi	r3, [r1, fp]
   13398:	add	r3, r2, #2
   1339c:	cmp	r7, r3
   133a0:	movhi	r1, #48	; 0x30
   133a4:	ldrhi	r0, [sp, #36]	; 0x24
   133a8:	strbhi	r1, [r0, r3]
   133ac:	add	fp, r2, #3
   133b0:	ldr	r8, [sp, #32]
   133b4:	mov	r4, #48	; 0x30
   133b8:	b	13694 <ftello64@plt+0x2434>
   133bc:	ldr	r3, [sp, #156]	; 0x9c
   133c0:	tst	r3, #1
   133c4:	bne	13788 <ftello64@plt+0x2528>
   133c8:	ldr	r5, [sp, #48]	; 0x30
   133cc:	mov	r8, r5
   133d0:	b	13694 <ftello64@plt+0x2434>
   133d4:	cmp	sl, #2
   133d8:	beq	133f0 <ftello64@plt+0x2190>
   133dc:	cmp	sl, #5
   133e0:	beq	13408 <ftello64@plt+0x21a8>
   133e4:	mov	r8, #0
   133e8:	mov	r5, r8
   133ec:	b	13694 <ftello64@plt+0x2434>
   133f0:	ldr	r3, [sp, #32]
   133f4:	cmp	r3, #0
   133f8:	bne	13e58 <ftello64@plt+0x2bf8>
   133fc:	mov	r8, r3
   13400:	mov	r5, r3
   13404:	b	13694 <ftello64@plt+0x2434>
   13408:	ldr	r3, [sp, #156]	; 0x9c
   1340c:	tst	r3, #4
   13410:	beq	13cf0 <ftello64@plt+0x2a90>
   13414:	add	r3, r6, #2
   13418:	ldr	r2, [sp, #28]
   1341c:	cmp	r2, r3
   13420:	bls	13cfc <ftello64@plt+0x2a9c>
   13424:	ldr	r2, [sp, #52]	; 0x34
   13428:	add	r2, r2, r6
   1342c:	ldrb	r2, [r2, #1]
   13430:	cmp	r2, #63	; 0x3f
   13434:	movne	r8, #0
   13438:	movne	r5, r8
   1343c:	bne	13694 <ftello64@plt+0x2434>
   13440:	ldr	r2, [sp, #52]	; 0x34
   13444:	ldrb	r2, [r2, r3]
   13448:	sub	r1, r2, #33	; 0x21
   1344c:	cmp	r1, #29
   13450:	ldrls	pc, [pc, r1, lsl #2]
   13454:	b	13d08 <ftello64@plt+0x2aa8>
   13458:	ldrdeq	r3, [r1], -r0
   1345c:	andeq	r3, r1, r8, lsl #26
   13460:	andeq	r3, r1, r8, lsl #26
   13464:	andeq	r3, r1, r8, lsl #26
   13468:	andeq	r3, r1, r8, lsl #26
   1346c:	andeq	r3, r1, r8, lsl #26
   13470:	ldrdeq	r3, [r1], -r0
   13474:	ldrdeq	r3, [r1], -r0
   13478:	ldrdeq	r3, [r1], -r0
   1347c:	andeq	r3, r1, r8, lsl #26
   13480:	andeq	r3, r1, r8, lsl #26
   13484:	andeq	r3, r1, r8, lsl #26
   13488:	ldrdeq	r3, [r1], -r0
   1348c:	andeq	r3, r1, r8, lsl #26
   13490:	ldrdeq	r3, [r1], -r0
   13494:	andeq	r3, r1, r8, lsl #26
   13498:	andeq	r3, r1, r8, lsl #26
   1349c:	andeq	r3, r1, r8, lsl #26
   134a0:	andeq	r3, r1, r8, lsl #26
   134a4:	andeq	r3, r1, r8, lsl #26
   134a8:	andeq	r3, r1, r8, lsl #26
   134ac:	andeq	r3, r1, r8, lsl #26
   134b0:	andeq	r3, r1, r8, lsl #26
   134b4:	andeq	r3, r1, r8, lsl #26
   134b8:	andeq	r3, r1, r8, lsl #26
   134bc:	andeq	r3, r1, r8, lsl #26
   134c0:	andeq	r3, r1, r8, lsl #26
   134c4:	ldrdeq	r3, [r1], -r0
   134c8:	ldrdeq	r3, [r1], -r0
   134cc:	ldrdeq	r3, [r1], -r0
   134d0:	ldr	r1, [sp, #32]
   134d4:	cmp	r1, #0
   134d8:	bne	13f18 <ftello64@plt+0x2cb8>
   134dc:	cmp	r7, fp
   134e0:	movhi	r1, #63	; 0x3f
   134e4:	ldrhi	r0, [sp, #36]	; 0x24
   134e8:	strbhi	r1, [r0, fp]
   134ec:	add	r1, fp, #1
   134f0:	cmp	r7, r1
   134f4:	ldrhi	r0, [sp, #36]	; 0x24
   134f8:	movhi	ip, #34	; 0x22
   134fc:	strbhi	ip, [r0, r1]
   13500:	add	r1, fp, #2
   13504:	cmp	r7, r1
   13508:	ldrhi	r0, [sp, #36]	; 0x24
   1350c:	movhi	ip, #34	; 0x22
   13510:	strbhi	ip, [r0, r1]
   13514:	add	r1, fp, #3
   13518:	cmp	r7, r1
   1351c:	movhi	r0, #63	; 0x3f
   13520:	ldrhi	ip, [sp, #36]	; 0x24
   13524:	strbhi	r0, [ip, r1]
   13528:	add	fp, fp, #4
   1352c:	ldr	r5, [sp, #32]
   13530:	mov	r8, r5
   13534:	mov	r4, r2
   13538:	mov	r6, r3
   1353c:	b	13694 <ftello64@plt+0x2434>
   13540:	mov	r3, #102	; 0x66
   13544:	b	135fc <ftello64@plt+0x239c>
   13548:	mov	r3, #118	; 0x76
   1354c:	b	135fc <ftello64@plt+0x239c>
   13550:	cmp	sl, #2
   13554:	beq	135c0 <ftello64@plt+0x2360>
   13558:	ldr	r3, [sp, #48]	; 0x30
   1355c:	ldr	r2, [sp, #32]
   13560:	and	r3, r3, r2
   13564:	tst	r9, r3
   13568:	moveq	r3, r4
   1356c:	beq	135fc <ftello64@plt+0x239c>
   13570:	mov	r8, #0
   13574:	mov	r5, r8
   13578:	eor	r5, r5, #1
   1357c:	ldr	r3, [sp, #44]	; 0x2c
   13580:	and	r5, r5, r3
   13584:	tst	r5, #255	; 0xff
   13588:	beq	13768 <ftello64@plt+0x2508>
   1358c:	cmp	r7, fp
   13590:	ldrhi	r3, [sp, #36]	; 0x24
   13594:	movhi	r2, #39	; 0x27
   13598:	strbhi	r2, [r3, fp]
   1359c:	add	r3, fp, #1
   135a0:	cmp	r7, r3
   135a4:	ldrhi	r2, [sp, #36]	; 0x24
   135a8:	movhi	r1, #39	; 0x27
   135ac:	strbhi	r1, [r2, r3]
   135b0:	add	fp, fp, #2
   135b4:	mov	r3, #0
   135b8:	str	r3, [sp, #44]	; 0x2c
   135bc:	b	13768 <ftello64@plt+0x2508>
   135c0:	ldr	r3, [sp, #32]
   135c4:	cmp	r3, #0
   135c8:	bne	13e64 <ftello64@plt+0x2c04>
   135cc:	mov	r8, r3
   135d0:	mov	r5, r3
   135d4:	b	13578 <ftello64@plt+0x2318>
   135d8:	mov	r3, #110	; 0x6e
   135dc:	b	135e4 <ftello64@plt+0x2384>
   135e0:	mov	r3, #116	; 0x74
   135e4:	ldr	r2, [sp, #32]
   135e8:	cmp	sl, #2
   135ec:	movne	r2, #0
   135f0:	andeq	r2, r2, #1
   135f4:	cmp	r2, #0
   135f8:	bne	1361c <ftello64@plt+0x23bc>
   135fc:	ldr	r2, [sp, #48]	; 0x30
   13600:	cmp	r2, #0
   13604:	moveq	r8, r2
   13608:	moveq	r5, r2
   1360c:	beq	13694 <ftello64@plt+0x2434>
   13610:	mov	r4, r3
   13614:	mov	r8, #0
   13618:	b	136ec <ftello64@plt+0x248c>
   1361c:	mov	r8, sl
   13620:	mov	sl, r7
   13624:	b	13e90 <ftello64@plt+0x2c30>
   13628:	mov	r3, #97	; 0x61
   1362c:	b	135fc <ftello64@plt+0x239c>
   13630:	ldr	r3, [sp, #28]
   13634:	cmn	r3, #1
   13638:	beq	13664 <ftello64@plt+0x2404>
   1363c:	ldr	r3, [sp, #28]
   13640:	subs	r3, r3, #1
   13644:	movne	r3, #1
   13648:	cmp	r3, #0
   1364c:	bne	13d14 <ftello64@plt+0x2ab4>
   13650:	cmp	r6, #0
   13654:	beq	1367c <ftello64@plt+0x241c>
   13658:	mov	r8, #0
   1365c:	mov	r5, r8
   13660:	b	13694 <ftello64@plt+0x2434>
   13664:	ldr	r3, [sp, #52]	; 0x34
   13668:	ldrb	r3, [r3, #1]
   1366c:	adds	r3, r3, #0
   13670:	movne	r3, #1
   13674:	b	13648 <ftello64@plt+0x23e8>
   13678:	mov	r8, #0
   1367c:	ldr	r5, [sp, #32]
   13680:	cmp	sl, #2
   13684:	movne	r5, #0
   13688:	andeq	r5, r5, #1
   1368c:	cmp	r5, #0
   13690:	bne	13844 <ftello64@plt+0x25e4>
   13694:	ldr	r3, [sp, #68]	; 0x44
   13698:	cmp	sl, #2
   1369c:	orreq	r3, r3, #1
   136a0:	eor	r3, r3, #1
   136a4:	ldr	r2, [sp, #32]
   136a8:	orr	r3, r2, r3
   136ac:	tst	r3, #255	; 0xff
   136b0:	beq	136e0 <ftello64@plt+0x2480>
   136b4:	ldr	r3, [sp, #160]	; 0xa0
   136b8:	cmp	r3, #0
   136bc:	beq	136e0 <ftello64@plt+0x2480>
   136c0:	lsr	r2, r4, #5
   136c4:	uxtb	r2, r2
   136c8:	and	r3, r4, #31
   136cc:	ldr	r1, [sp, #160]	; 0xa0
   136d0:	ldr	r2, [r1, r2, lsl #2]
   136d4:	lsr	r3, r2, r3
   136d8:	tst	r3, #1
   136dc:	bne	136ec <ftello64@plt+0x248c>
   136e0:	ldr	r3, [sp, #56]	; 0x38
   136e4:	cmp	r3, #0
   136e8:	beq	13578 <ftello64@plt+0x2318>
   136ec:	ldr	r3, [sp, #32]
   136f0:	cmp	r3, #0
   136f4:	bne	13f00 <ftello64@plt+0x2ca0>
   136f8:	ldr	r3, [sp, #44]	; 0x2c
   136fc:	eor	r3, r3, #1
   13700:	cmp	sl, #2
   13704:	movne	r3, #0
   13708:	andeq	r3, r3, #1
   1370c:	cmp	r3, #0
   13710:	beq	13754 <ftello64@plt+0x24f4>
   13714:	cmp	r7, fp
   13718:	ldrhi	r2, [sp, #36]	; 0x24
   1371c:	movhi	r1, #39	; 0x27
   13720:	strbhi	r1, [r2, fp]
   13724:	add	r2, fp, #1
   13728:	cmp	r7, r2
   1372c:	ldrhi	r1, [sp, #36]	; 0x24
   13730:	movhi	r0, #36	; 0x24
   13734:	strbhi	r0, [r1, r2]
   13738:	add	r2, fp, #2
   1373c:	cmp	r7, r2
   13740:	ldrhi	r1, [sp, #36]	; 0x24
   13744:	movhi	r0, #39	; 0x27
   13748:	strbhi	r0, [r1, r2]
   1374c:	add	fp, fp, #3
   13750:	str	r3, [sp, #44]	; 0x2c
   13754:	cmp	r7, fp
   13758:	ldrhi	r3, [sp, #36]	; 0x24
   1375c:	movhi	r2, #92	; 0x5c
   13760:	strbhi	r2, [r3, fp]
   13764:	add	fp, fp, #1
   13768:	cmp	fp, r7
   1376c:	ldrcc	r3, [sp, #36]	; 0x24
   13770:	strbcc	r4, [r3, fp]
   13774:	add	fp, fp, #1
   13778:	ldr	r3, [sp, #40]	; 0x28
   1377c:	cmp	r8, #0
   13780:	moveq	r3, #0
   13784:	str	r3, [sp, #40]	; 0x28
   13788:	add	r6, r6, #1
   1378c:	ldr	r3, [sp, #28]
   13790:	cmn	r3, #1
   13794:	beq	13d20 <ftello64@plt+0x2ac0>
   13798:	ldr	r3, [sp, #28]
   1379c:	subs	r8, r3, r6
   137a0:	movne	r8, #1
   137a4:	cmp	r8, #0
   137a8:	beq	13d34 <ftello64@plt+0x2ad4>
   137ac:	ldr	r5, [sp, #48]	; 0x30
   137b0:	cmp	sl, #2
   137b4:	moveq	r5, #0
   137b8:	andne	r5, r5, #1
   137bc:	ldr	r3, [sp, #60]	; 0x3c
   137c0:	adds	r9, r3, #0
   137c4:	movne	r9, #1
   137c8:	ands	r2, r5, r9
   137cc:	str	r2, [sp, #56]	; 0x38
   137d0:	beq	13098 <ftello64@plt+0x1e38>
   137d4:	add	r4, r6, r3
   137d8:	ldr	r2, [sp, #28]
   137dc:	cmp	r3, #1
   137e0:	movls	r3, #0
   137e4:	movhi	r3, #1
   137e8:	cmn	r2, #1
   137ec:	movne	r3, #0
   137f0:	cmp	r3, #0
   137f4:	beq	13804 <ftello64@plt+0x25a4>
   137f8:	ldr	r0, [sp, #52]	; 0x34
   137fc:	bl	11134 <strlen@plt>
   13800:	str	r0, [sp, #28]
   13804:	ldr	r3, [sp, #28]
   13808:	cmp	r3, r4
   1380c:	bcc	13090 <ftello64@plt+0x1e30>
   13810:	ldr	r2, [sp, #60]	; 0x3c
   13814:	ldr	r1, [sp, #72]	; 0x48
   13818:	ldr	r3, [sp, #52]	; 0x34
   1381c:	add	r0, r3, r6
   13820:	bl	10ffc <memcmp@plt>
   13824:	cmp	r0, #0
   13828:	bne	132b0 <ftello64@plt+0x2050>
   1382c:	ldr	r3, [sp, #32]
   13830:	cmp	r3, #0
   13834:	beq	13098 <ftello64@plt+0x1e38>
   13838:	mov	r8, sl
   1383c:	mov	sl, r7
   13840:	b	13e90 <ftello64@plt+0x2c30>
   13844:	mov	r8, sl
   13848:	mov	sl, r7
   1384c:	b	13e90 <ftello64@plt+0x2c30>
   13850:	cmp	sl, #2
   13854:	strne	r8, [sp, #80]	; 0x50
   13858:	movne	r5, #0
   1385c:	bne	13694 <ftello64@plt+0x2434>
   13860:	ldr	r3, [sp, #32]
   13864:	cmp	r3, #0
   13868:	bne	13e7c <ftello64@plt+0x2c1c>
   1386c:	ldr	r2, [sp, #76]	; 0x4c
   13870:	adds	r3, r7, #0
   13874:	movne	r3, #1
   13878:	cmp	r2, #0
   1387c:	movne	r3, #0
   13880:	cmp	r3, #0
   13884:	movne	r3, #0
   13888:	bne	138b8 <ftello64@plt+0x2658>
   1388c:	cmp	r7, fp
   13890:	ldrhi	r3, [sp, #36]	; 0x24
   13894:	movhi	r2, #39	; 0x27
   13898:	strbhi	r2, [r3, fp]
   1389c:	add	r3, fp, #1
   138a0:	cmp	r7, r3
   138a4:	ldrhi	r2, [sp, #36]	; 0x24
   138a8:	movhi	r1, #92	; 0x5c
   138ac:	strbhi	r1, [r2, r3]
   138b0:	mov	r3, r7
   138b4:	ldr	r7, [sp, #76]	; 0x4c
   138b8:	add	r2, fp, #2
   138bc:	cmp	r2, r3
   138c0:	ldrcc	r1, [sp, #36]	; 0x24
   138c4:	movcc	r0, #39	; 0x27
   138c8:	strbcc	r0, [r1, r2]
   138cc:	add	fp, fp, #3
   138d0:	ldr	r2, [sp, #32]
   138d4:	mov	r5, r2
   138d8:	str	r8, [sp, #80]	; 0x50
   138dc:	str	r2, [sp, #44]	; 0x2c
   138e0:	str	r7, [sp, #76]	; 0x4c
   138e4:	mov	r7, r3
   138e8:	b	13694 <ftello64@plt+0x2434>
   138ec:	ldr	r5, [sp, #84]	; 0x54
   138f0:	cmp	r5, #1
   138f4:	beq	13924 <ftello64@plt+0x26c4>
   138f8:	mov	r3, #0
   138fc:	str	r3, [sp, #104]	; 0x68
   13900:	str	r3, [sp, #108]	; 0x6c
   13904:	ldr	r3, [sp, #28]
   13908:	cmn	r3, #1
   1390c:	beq	13958 <ftello64@plt+0x26f8>
   13910:	mov	r3, #0
   13914:	str	r4, [sp, #88]	; 0x58
   13918:	str	fp, [sp, #92]	; 0x5c
   1391c:	mov	fp, r3
   13920:	b	13a80 <ftello64@plt+0x2820>
   13924:	bl	1111c <__ctype_b_loc@plt>
   13928:	ldr	r2, [r0]
   1392c:	lsl	r3, r4, #1
   13930:	ldrh	r8, [r2, r3]
   13934:	lsr	r8, r8, #14
   13938:	and	r8, r8, #1
   1393c:	mov	r2, r5
   13940:	eor	r5, r8, #1
   13944:	ldr	r3, [sp, #48]	; 0x30
   13948:	and	r5, r5, r3
   1394c:	ands	r5, r5, #255	; 0xff
   13950:	beq	13694 <ftello64@plt+0x2434>
   13954:	b	13b18 <ftello64@plt+0x28b8>
   13958:	ldr	r0, [sp, #52]	; 0x34
   1395c:	bl	11134 <strlen@plt>
   13960:	str	r0, [sp, #28]
   13964:	b	13910 <ftello64@plt+0x26b0>
   13968:	mov	r2, fp
   1396c:	mov	r1, r4
   13970:	ldr	r4, [sp, #88]	; 0x58
   13974:	ldr	fp, [sp, #92]	; 0x5c
   13978:	ldr	r0, [sp, #28]
   1397c:	cmp	r0, r5
   13980:	bls	13b4c <ftello64@plt+0x28ec>
   13984:	ldrb	r3, [r1]
   13988:	cmp	r3, #0
   1398c:	beq	13b54 <ftello64@plt+0x28f4>
   13990:	mov	r3, r1
   13994:	add	r2, r2, #1
   13998:	add	r1, r6, r2
   1399c:	cmp	r0, r1
   139a0:	bls	13b5c <ftello64@plt+0x28fc>
   139a4:	ldrb	r1, [r3, #1]!
   139a8:	cmp	r1, #0
   139ac:	bne	13994 <ftello64@plt+0x2734>
   139b0:	mov	r8, #0
   139b4:	b	13b10 <ftello64@plt+0x28b0>
   139b8:	cmp	r4, r5
   139bc:	beq	13a5c <ftello64@plt+0x27fc>
   139c0:	ldrb	r3, [r4, #1]!
   139c4:	sub	r3, r3, #91	; 0x5b
   139c8:	cmp	r3, #33	; 0x21
   139cc:	ldrls	pc, [pc, r3, lsl #2]
   139d0:	b	139b8 <ftello64@plt+0x2758>
   139d4:	andeq	r3, r1, r8, lsl #29
   139d8:	andeq	r3, r1, r8, lsl #29
   139dc:			; <UNDEFINED> instruction: 0x000139b8
   139e0:	andeq	r3, r1, r8, lsl #29
   139e4:			; <UNDEFINED> instruction: 0x000139b8
   139e8:	andeq	r3, r1, r8, lsl #29
   139ec:			; <UNDEFINED> instruction: 0x000139b8
   139f0:			; <UNDEFINED> instruction: 0x000139b8
   139f4:			; <UNDEFINED> instruction: 0x000139b8
   139f8:			; <UNDEFINED> instruction: 0x000139b8
   139fc:			; <UNDEFINED> instruction: 0x000139b8
   13a00:			; <UNDEFINED> instruction: 0x000139b8
   13a04:			; <UNDEFINED> instruction: 0x000139b8
   13a08:			; <UNDEFINED> instruction: 0x000139b8
   13a0c:			; <UNDEFINED> instruction: 0x000139b8
   13a10:			; <UNDEFINED> instruction: 0x000139b8
   13a14:			; <UNDEFINED> instruction: 0x000139b8
   13a18:			; <UNDEFINED> instruction: 0x000139b8
   13a1c:			; <UNDEFINED> instruction: 0x000139b8
   13a20:			; <UNDEFINED> instruction: 0x000139b8
   13a24:			; <UNDEFINED> instruction: 0x000139b8
   13a28:			; <UNDEFINED> instruction: 0x000139b8
   13a2c:			; <UNDEFINED> instruction: 0x000139b8
   13a30:			; <UNDEFINED> instruction: 0x000139b8
   13a34:			; <UNDEFINED> instruction: 0x000139b8
   13a38:			; <UNDEFINED> instruction: 0x000139b8
   13a3c:			; <UNDEFINED> instruction: 0x000139b8
   13a40:			; <UNDEFINED> instruction: 0x000139b8
   13a44:			; <UNDEFINED> instruction: 0x000139b8
   13a48:			; <UNDEFINED> instruction: 0x000139b8
   13a4c:			; <UNDEFINED> instruction: 0x000139b8
   13a50:			; <UNDEFINED> instruction: 0x000139b8
   13a54:			; <UNDEFINED> instruction: 0x000139b8
   13a58:	andeq	r3, r1, r8, lsl #29
   13a5c:	ldr	r0, [sp, #100]	; 0x64
   13a60:	bl	1105c <iswprint@plt>
   13a64:	cmp	r0, #0
   13a68:	moveq	r8, #0
   13a6c:	add	fp, fp, r9
   13a70:	add	r0, sp, #104	; 0x68
   13a74:	bl	10fe4 <mbsinit@plt>
   13a78:	cmp	r0, #0
   13a7c:	bne	13af0 <ftello64@plt+0x2890>
   13a80:	add	r5, r6, fp
   13a84:	ldr	r3, [sp, #52]	; 0x34
   13a88:	add	r4, r3, r5
   13a8c:	add	r3, sp, #104	; 0x68
   13a90:	ldr	r2, [sp, #28]
   13a94:	sub	r2, r2, r5
   13a98:	mov	r1, r4
   13a9c:	add	r0, sp, #100	; 0x64
   13aa0:	bl	17b24 <ftello64@plt+0x68c4>
   13aa4:	subs	r9, r0, #0
   13aa8:	beq	13b64 <ftello64@plt+0x2904>
   13aac:	cmn	r9, #1
   13ab0:	beq	13b00 <ftello64@plt+0x28a0>
   13ab4:	cmn	r9, #2
   13ab8:	beq	13968 <ftello64@plt+0x2708>
   13abc:	ldr	r3, [sp, #32]
   13ac0:	cmp	sl, #2
   13ac4:	movne	r3, #0
   13ac8:	andeq	r3, r3, #1
   13acc:	cmp	r3, #0
   13ad0:	beq	13a5c <ftello64@plt+0x27fc>
   13ad4:	cmp	r9, #1
   13ad8:	bls	13a5c <ftello64@plt+0x27fc>
   13adc:	sub	r3, r9, #1
   13ae0:	add	r5, r3, r5
   13ae4:	ldr	r3, [sp, #52]	; 0x34
   13ae8:	add	r5, r3, r5
   13aec:	b	139c0 <ftello64@plt+0x2760>
   13af0:	ldr	r4, [sp, #88]	; 0x58
   13af4:	mov	r2, fp
   13af8:	ldr	fp, [sp, #92]	; 0x5c
   13afc:	b	13b10 <ftello64@plt+0x28b0>
   13b00:	ldr	r4, [sp, #88]	; 0x58
   13b04:	mov	r2, fp
   13b08:	ldr	fp, [sp, #92]	; 0x5c
   13b0c:	mov	r8, #0
   13b10:	cmp	r2, #1
   13b14:	bls	13940 <ftello64@plt+0x26e0>
   13b18:	add	r1, r6, r2
   13b1c:	ldr	ip, [sp, #64]	; 0x40
   13b20:	mov	r5, #0
   13b24:	eor	r3, r8, #1
   13b28:	ldr	r2, [sp, #48]	; 0x30
   13b2c:	and	r3, r3, r2
   13b30:	uxtb	r3, r3
   13b34:	ldr	r9, [sp, #32]
   13b38:	ldr	lr, [sp, #44]	; 0x2c
   13b3c:	ldr	r2, [sp, #56]	; 0x38
   13b40:	str	r8, [sp, #56]	; 0x38
   13b44:	ldr	r0, [sp, #36]	; 0x24
   13b48:	b	13be4 <ftello64@plt+0x2984>
   13b4c:	mov	r8, #0
   13b50:	b	13b10 <ftello64@plt+0x28b0>
   13b54:	mov	r8, #0
   13b58:	b	13b10 <ftello64@plt+0x28b0>
   13b5c:	mov	r8, #0
   13b60:	b	13b10 <ftello64@plt+0x28b0>
   13b64:	ldr	r4, [sp, #88]	; 0x58
   13b68:	mov	r2, fp
   13b6c:	ldr	fp, [sp, #92]	; 0x5c
   13b70:	b	13b10 <ftello64@plt+0x28b0>
   13b74:	cmp	r2, #0
   13b78:	beq	13b8c <ftello64@plt+0x292c>
   13b7c:	cmp	r7, fp
   13b80:	movhi	r2, #92	; 0x5c
   13b84:	strbhi	r2, [r0, fp]
   13b88:	add	fp, fp, #1
   13b8c:	add	r8, r6, #1
   13b90:	cmp	r1, r8
   13b94:	bls	13c9c <ftello64@plt+0x2a3c>
   13b98:	eor	r2, r5, #1
   13b9c:	and	r2, r2, lr
   13ba0:	ands	r2, r2, #255	; 0xff
   13ba4:	beq	13cb8 <ftello64@plt+0x2a58>
   13ba8:	cmp	r7, fp
   13bac:	movhi	r2, #39	; 0x27
   13bb0:	strbhi	r2, [r0, fp]
   13bb4:	add	r2, fp, #1
   13bb8:	cmp	r7, r2
   13bbc:	movhi	lr, #39	; 0x27
   13bc0:	strbhi	lr, [r0, r2]
   13bc4:	add	fp, fp, #2
   13bc8:	mov	r6, r8
   13bcc:	mov	r2, r3
   13bd0:	mov	lr, r3
   13bd4:	cmp	r7, fp
   13bd8:	strbhi	r4, [r0, fp]
   13bdc:	add	fp, fp, #1
   13be0:	ldrb	r4, [ip, #1]!
   13be4:	cmp	r3, #0
   13be8:	beq	13b74 <ftello64@plt+0x2914>
   13bec:	cmp	r9, #0
   13bf0:	bne	13ef4 <ftello64@plt+0x2c94>
   13bf4:	eor	r5, lr, #1
   13bf8:	cmp	sl, #2
   13bfc:	movne	r5, #0
   13c00:	andeq	r5, r5, #1
   13c04:	cmp	r5, #0
   13c08:	beq	13c40 <ftello64@plt+0x29e0>
   13c0c:	cmp	r7, fp
   13c10:	movhi	lr, #39	; 0x27
   13c14:	strbhi	lr, [r0, fp]
   13c18:	add	lr, fp, #1
   13c1c:	cmp	r7, lr
   13c20:	movhi	r8, #36	; 0x24
   13c24:	strbhi	r8, [r0, lr]
   13c28:	add	lr, fp, #2
   13c2c:	cmp	r7, lr
   13c30:	movhi	r8, #39	; 0x27
   13c34:	strbhi	r8, [r0, lr]
   13c38:	add	fp, fp, #3
   13c3c:	mov	lr, r5
   13c40:	cmp	r7, fp
   13c44:	movhi	r5, #92	; 0x5c
   13c48:	strbhi	r5, [r0, fp]
   13c4c:	add	r5, fp, #1
   13c50:	cmp	r7, r5
   13c54:	lsrhi	r8, r4, #6
   13c58:	addhi	r8, r8, #48	; 0x30
   13c5c:	strbhi	r8, [r0, r5]
   13c60:	add	r8, fp, #2
   13c64:	cmp	r7, r8
   13c68:	lsrhi	r5, r4, #3
   13c6c:	andhi	r5, r5, #7
   13c70:	addhi	r5, r5, #48	; 0x30
   13c74:	strbhi	r5, [r0, r8]
   13c78:	add	fp, fp, #3
   13c7c:	and	r4, r4, #7
   13c80:	add	r4, r4, #48	; 0x30
   13c84:	add	r5, r6, #1
   13c88:	cmp	r1, r5
   13c8c:	bls	13ca8 <ftello64@plt+0x2a48>
   13c90:	mov	r6, r5
   13c94:	mov	r5, r3
   13c98:	b	13bd4 <ftello64@plt+0x2974>
   13c9c:	str	lr, [sp, #44]	; 0x2c
   13ca0:	ldr	r8, [sp, #56]	; 0x38
   13ca4:	b	13578 <ftello64@plt+0x2318>
   13ca8:	str	lr, [sp, #44]	; 0x2c
   13cac:	ldr	r8, [sp, #56]	; 0x38
   13cb0:	mov	r5, r3
   13cb4:	b	13578 <ftello64@plt+0x2318>
   13cb8:	mov	r6, r8
   13cbc:	b	13bd4 <ftello64@plt+0x2974>
   13cc0:	mov	r5, #0
   13cc4:	b	13694 <ftello64@plt+0x2434>
   13cc8:	mov	r8, r5
   13ccc:	ldr	r5, [sp, #48]	; 0x30
   13cd0:	mov	r4, #48	; 0x30
   13cd4:	b	13694 <ftello64@plt+0x2434>
   13cd8:	ldr	r8, [sp, #32]
   13cdc:	mov	r4, #48	; 0x30
   13ce0:	b	13694 <ftello64@plt+0x2434>
   13ce4:	ldr	r8, [sp, #32]
   13ce8:	mov	r4, #48	; 0x30
   13cec:	b	13694 <ftello64@plt+0x2434>
   13cf0:	mov	r8, #0
   13cf4:	mov	r5, r8
   13cf8:	b	13694 <ftello64@plt+0x2434>
   13cfc:	mov	r8, #0
   13d00:	mov	r5, r8
   13d04:	b	13694 <ftello64@plt+0x2434>
   13d08:	mov	r8, #0
   13d0c:	mov	r5, r8
   13d10:	b	13694 <ftello64@plt+0x2434>
   13d14:	mov	r8, #0
   13d18:	mov	r5, r8
   13d1c:	b	13694 <ftello64@plt+0x2434>
   13d20:	ldr	r3, [sp, #52]	; 0x34
   13d24:	ldrb	r8, [r3, r6]
   13d28:	adds	r8, r8, #0
   13d2c:	movne	r8, #1
   13d30:	b	137a4 <ftello64@plt+0x2544>
   13d34:	cmp	sl, #2
   13d38:	movne	r3, #0
   13d3c:	moveq	r3, #1
   13d40:	ldr	r1, [sp, #32]
   13d44:	mov	r2, r1
   13d48:	and	r2, r2, r3
   13d4c:	cmp	fp, #0
   13d50:	movne	r2, #0
   13d54:	andeq	r2, r2, #1
   13d58:	cmp	r2, #0
   13d5c:	bne	13f0c <ftello64@plt+0x2cac>
   13d60:	eor	r2, r1, #1
   13d64:	and	r3, r3, r2
   13d68:	ldr	r1, [sp, #80]	; 0x50
   13d6c:	tst	r1, r3
   13d70:	beq	13de8 <ftello64@plt+0x2b88>
   13d74:	ldr	r3, [sp, #40]	; 0x28
   13d78:	cmp	r3, #0
   13d7c:	bne	13da4 <ftello64@plt+0x2b44>
   13d80:	ldr	r1, [sp, #76]	; 0x4c
   13d84:	clz	r3, r7
   13d88:	lsr	r3, r3, #5
   13d8c:	cmp	r1, #0
   13d90:	moveq	r3, #0
   13d94:	cmp	r3, #0
   13d98:	beq	13de8 <ftello64@plt+0x2b88>
   13d9c:	ldr	r7, [sp, #76]	; 0x4c
   13da0:	b	12e38 <ftello64@plt+0x1bd8>
   13da4:	ldr	r3, [sp, #168]	; 0xa8
   13da8:	str	r3, [sp, #16]
   13dac:	ldr	r3, [sp, #164]	; 0xa4
   13db0:	str	r3, [sp, #12]
   13db4:	ldr	r3, [sp, #160]	; 0xa0
   13db8:	str	r3, [sp, #8]
   13dbc:	ldr	r3, [sp, #156]	; 0x9c
   13dc0:	str	r3, [sp, #4]
   13dc4:	mov	r3, #5
   13dc8:	str	r3, [sp]
   13dcc:	ldr	r3, [sp, #28]
   13dd0:	ldr	r2, [sp, #52]	; 0x34
   13dd4:	ldr	r1, [sp, #76]	; 0x4c
   13dd8:	ldr	r0, [sp, #36]	; 0x24
   13ddc:	bl	12dd8 <ftello64@plt+0x1b78>
   13de0:	mov	fp, r0
   13de4:	b	13ee8 <ftello64@plt+0x2c88>
   13de8:	mov	sl, r7
   13dec:	ldr	r3, [sp, #72]	; 0x48
   13df0:	cmp	r3, #0
   13df4:	moveq	r2, #0
   13df8:	andne	r2, r2, #1
   13dfc:	cmp	r2, #0
   13e00:	beq	13e30 <ftello64@plt+0x2bd0>
   13e04:	mov	r2, r3
   13e08:	ldrb	r3, [r3]
   13e0c:	cmp	r3, #0
   13e10:	beq	13e30 <ftello64@plt+0x2bd0>
   13e14:	ldr	r1, [sp, #36]	; 0x24
   13e18:	cmp	sl, fp
   13e1c:	strbhi	r3, [r1, fp]
   13e20:	add	fp, fp, #1
   13e24:	ldrb	r3, [r2, #1]!
   13e28:	cmp	r3, #0
   13e2c:	bne	13e18 <ftello64@plt+0x2bb8>
   13e30:	cmp	sl, fp
   13e34:	movhi	r3, #0
   13e38:	ldrhi	r2, [sp, #36]	; 0x24
   13e3c:	strbhi	r3, [r2, fp]
   13e40:	b	13ee8 <ftello64@plt+0x2c88>
   13e44:	mov	r8, sl
   13e48:	mov	sl, r7
   13e4c:	ldr	r3, [sp, #32]
   13e50:	str	r3, [sp, #48]	; 0x30
   13e54:	b	13e90 <ftello64@plt+0x2c30>
   13e58:	mov	r8, sl
   13e5c:	mov	sl, r7
   13e60:	b	13e90 <ftello64@plt+0x2c30>
   13e64:	mov	r8, sl
   13e68:	mov	sl, r7
   13e6c:	b	13e90 <ftello64@plt+0x2c30>
   13e70:	andeq	r8, r1, r0, lsr #27
   13e74:			; <UNDEFINED> instruction: 0x00018db0
   13e78:	andeq	r8, r1, r4, lsr #27
   13e7c:	mov	r8, sl
   13e80:	mov	sl, r7
   13e84:	b	13e90 <ftello64@plt+0x2c30>
   13e88:	mov	r8, sl
   13e8c:	mov	sl, r7
   13e90:	ldr	r3, [sp, #48]	; 0x30
   13e94:	cmp	r8, #2
   13e98:	movne	r3, #0
   13e9c:	andeq	r3, r3, #1
   13ea0:	cmp	r3, #0
   13ea4:	movne	r8, #4
   13ea8:	ldr	r3, [sp, #168]	; 0xa8
   13eac:	str	r3, [sp, #16]
   13eb0:	ldr	r3, [sp, #164]	; 0xa4
   13eb4:	str	r3, [sp, #12]
   13eb8:	mov	r3, #0
   13ebc:	str	r3, [sp, #8]
   13ec0:	ldr	r3, [sp, #156]	; 0x9c
   13ec4:	bic	r3, r3, #2
   13ec8:	str	r3, [sp, #4]
   13ecc:	str	r8, [sp]
   13ed0:	ldr	r3, [sp, #28]
   13ed4:	ldr	r2, [sp, #52]	; 0x34
   13ed8:	mov	r1, sl
   13edc:	ldr	r0, [sp, #36]	; 0x24
   13ee0:	bl	12dd8 <ftello64@plt+0x1b78>
   13ee4:	mov	fp, r0
   13ee8:	mov	r0, fp
   13eec:	add	sp, sp, #116	; 0x74
   13ef0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13ef4:	mov	r8, sl
   13ef8:	mov	sl, r7
   13efc:	b	13e90 <ftello64@plt+0x2c30>
   13f00:	mov	r8, sl
   13f04:	mov	sl, r7
   13f08:	b	13e90 <ftello64@plt+0x2c30>
   13f0c:	mov	r8, sl
   13f10:	mov	sl, r7
   13f14:	b	13e90 <ftello64@plt+0x2c30>
   13f18:	mov	r8, sl
   13f1c:	mov	sl, r7
   13f20:	b	13ea8 <ftello64@plt+0x2c48>
   13f24:	mov	r3, #1
   13f28:	str	r3, [sp, #32]
   13f2c:	str	r3, [sp, #48]	; 0x30
   13f30:	str	r3, [sp, #60]	; 0x3c
   13f34:	ldr	r3, [pc, #-196]	; 13e78 <ftello64@plt+0x2c18>
   13f38:	str	r3, [sp, #72]	; 0x48
   13f3c:	mov	fp, #0
   13f40:	mov	sl, #5
   13f44:	b	12e94 <ftello64@plt+0x1c34>
   13f48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13f4c:	sub	sp, sp, #52	; 0x34
   13f50:	mov	r5, r0
   13f54:	str	r1, [sp, #24]
   13f58:	str	r2, [sp, #28]
   13f5c:	mov	r4, r3
   13f60:	bl	1114c <__errno_location@plt>
   13f64:	str	r0, [sp, #32]
   13f68:	ldr	r3, [r0]
   13f6c:	str	r3, [sp, #36]	; 0x24
   13f70:	ldr	r3, [pc, #396]	; 14104 <ftello64@plt+0x2ea4>
   13f74:	ldr	r6, [r3]
   13f78:	cmn	r5, #-2147483647	; 0x80000001
   13f7c:	movne	r3, #0
   13f80:	moveq	r3, #1
   13f84:	orrs	r3, r3, r5, lsr #31
   13f88:	bne	140c8 <ftello64@plt+0x2e68>
   13f8c:	ldr	r3, [pc, #368]	; 14104 <ftello64@plt+0x2ea4>
   13f90:	ldr	r2, [r3, #4]
   13f94:	cmp	r5, r2
   13f98:	blt	14000 <ftello64@plt+0x2da0>
   13f9c:	str	r2, [sp, #44]	; 0x2c
   13fa0:	add	r3, r3, #8
   13fa4:	cmp	r6, r3
   13fa8:	beq	140cc <ftello64@plt+0x2e6c>
   13fac:	sub	r2, r5, r2
   13fb0:	mov	r3, #8
   13fb4:	str	r3, [sp]
   13fb8:	mvn	r3, #-2147483648	; 0x80000000
   13fbc:	add	r2, r2, #1
   13fc0:	add	r1, sp, #44	; 0x2c
   13fc4:	mov	r0, r6
   13fc8:	bl	15e18 <ftello64@plt+0x4bb8>
   13fcc:	mov	r6, r0
   13fd0:	ldr	r3, [pc, #300]	; 14104 <ftello64@plt+0x2ea4>
   13fd4:	str	r0, [r3]
   13fd8:	ldr	r7, [pc, #292]	; 14104 <ftello64@plt+0x2ea4>
   13fdc:	ldr	r0, [r7, #4]
   13fe0:	ldr	r2, [sp, #44]	; 0x2c
   13fe4:	sub	r2, r2, r0
   13fe8:	lsl	r2, r2, #3
   13fec:	mov	r1, #0
   13ff0:	add	r0, r6, r0, lsl #3
   13ff4:	bl	11170 <memset@plt>
   13ff8:	ldr	r3, [sp, #44]	; 0x2c
   13ffc:	str	r3, [r7, #4]
   14000:	add	fp, r6, r5, lsl #3
   14004:	ldr	r8, [r6, r5, lsl #3]
   14008:	ldr	r7, [fp, #4]
   1400c:	ldr	r9, [r4, #4]
   14010:	orr	r9, r9, #1
   14014:	add	sl, r4, #8
   14018:	ldr	r3, [r4, #44]	; 0x2c
   1401c:	str	r3, [sp, #16]
   14020:	ldr	r3, [r4, #40]	; 0x28
   14024:	str	r3, [sp, #12]
   14028:	str	sl, [sp, #8]
   1402c:	str	r9, [sp, #4]
   14030:	ldr	r3, [r4]
   14034:	str	r3, [sp]
   14038:	ldr	r3, [sp, #28]
   1403c:	ldr	r2, [sp, #24]
   14040:	mov	r1, r8
   14044:	mov	r0, r7
   14048:	bl	12dd8 <ftello64@plt+0x1b78>
   1404c:	cmp	r8, r0
   14050:	bhi	140b0 <ftello64@plt+0x2e50>
   14054:	add	r8, r0, #1
   14058:	str	r8, [r6, r5, lsl #3]
   1405c:	ldr	r3, [pc, #164]	; 14108 <ftello64@plt+0x2ea8>
   14060:	cmp	r7, r3
   14064:	beq	14070 <ftello64@plt+0x2e10>
   14068:	mov	r0, r7
   1406c:	bl	16b0c <ftello64@plt+0x58ac>
   14070:	mov	r0, r8
   14074:	bl	15c94 <ftello64@plt+0x4a34>
   14078:	mov	r7, r0
   1407c:	str	r0, [fp, #4]
   14080:	ldr	r3, [r4, #44]	; 0x2c
   14084:	str	r3, [sp, #16]
   14088:	ldr	r3, [r4, #40]	; 0x28
   1408c:	str	r3, [sp, #12]
   14090:	str	sl, [sp, #8]
   14094:	str	r9, [sp, #4]
   14098:	ldr	r3, [r4]
   1409c:	str	r3, [sp]
   140a0:	ldr	r3, [sp, #28]
   140a4:	ldr	r2, [sp, #24]
   140a8:	mov	r1, r8
   140ac:	bl	12dd8 <ftello64@plt+0x1b78>
   140b0:	ldr	r3, [sp, #32]
   140b4:	ldr	r2, [sp, #36]	; 0x24
   140b8:	str	r2, [r3]
   140bc:	mov	r0, r7
   140c0:	add	sp, sp, #52	; 0x34
   140c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   140c8:	bl	1123c <abort@plt>
   140cc:	sub	r2, r5, r2
   140d0:	mov	r3, #8
   140d4:	str	r3, [sp]
   140d8:	mvn	r3, #-2147483648	; 0x80000000
   140dc:	add	r2, r2, #1
   140e0:	add	r1, sp, #44	; 0x2c
   140e4:	mov	r0, #0
   140e8:	bl	15e18 <ftello64@plt+0x4bb8>
   140ec:	mov	r6, r0
   140f0:	ldr	r3, [pc, #12]	; 14104 <ftello64@plt+0x2ea4>
   140f4:	str	r0, [r3], #8
   140f8:	ldm	r3, {r0, r1}
   140fc:	stm	r6, {r0, r1}
   14100:	b	13fd8 <ftello64@plt+0x2d78>
   14104:	andeq	sl, r2, r8, lsr #2
   14108:	muleq	r2, ip, r1
   1410c:	push	{r4, r5, r6, lr}
   14110:	mov	r4, r0
   14114:	bl	1114c <__errno_location@plt>
   14118:	mov	r5, r0
   1411c:	ldr	r6, [r0]
   14120:	cmp	r4, #0
   14124:	ldr	r3, [pc, #20]	; 14140 <ftello64@plt+0x2ee0>
   14128:	moveq	r4, r3
   1412c:	mov	r1, #48	; 0x30
   14130:	mov	r0, r4
   14134:	bl	16180 <ftello64@plt+0x4f20>
   14138:	str	r6, [r5]
   1413c:	pop	{r4, r5, r6, pc}
   14140:	muleq	r2, ip, r2
   14144:	subs	r3, r0, #0
   14148:	ldr	r2, [pc, #8]	; 14158 <ftello64@plt+0x2ef8>
   1414c:	moveq	r3, r2
   14150:	ldr	r0, [r3]
   14154:	bx	lr
   14158:	muleq	r2, ip, r2
   1415c:	subs	r3, r0, #0
   14160:	ldr	r2, [pc, #8]	; 14170 <ftello64@plt+0x2f10>
   14164:	moveq	r3, r2
   14168:	str	r1, [r3]
   1416c:	bx	lr
   14170:	muleq	r2, ip, r2
   14174:	push	{lr}		; (str lr, [sp, #-4]!)
   14178:	subs	r3, r0, #0
   1417c:	ldr	r0, [pc, #44]	; 141b0 <ftello64@plt+0x2f50>
   14180:	moveq	r3, r0
   14184:	add	r3, r3, #8
   14188:	lsr	lr, r1, #5
   1418c:	and	r1, r1, #31
   14190:	ldr	ip, [r3, lr, lsl #2]
   14194:	lsr	r0, ip, r1
   14198:	eor	r2, r2, r0
   1419c:	and	r2, r2, #1
   141a0:	eor	r1, ip, r2, lsl r1
   141a4:	str	r1, [r3, lr, lsl #2]
   141a8:	and	r0, r0, #1
   141ac:	pop	{pc}		; (ldr pc, [sp], #4)
   141b0:	muleq	r2, ip, r2
   141b4:	subs	r3, r0, #0
   141b8:	ldr	r2, [pc, #12]	; 141cc <ftello64@plt+0x2f6c>
   141bc:	moveq	r3, r2
   141c0:	ldr	r0, [r3, #4]
   141c4:	str	r1, [r3, #4]
   141c8:	bx	lr
   141cc:	muleq	r2, ip, r2
   141d0:	subs	r3, r0, #0
   141d4:	ldr	r0, [pc, #40]	; 14204 <ftello64@plt+0x2fa4>
   141d8:	moveq	r3, r0
   141dc:	mov	r0, #10
   141e0:	str	r0, [r3]
   141e4:	cmp	r2, #0
   141e8:	cmpne	r1, #0
   141ec:	beq	141fc <ftello64@plt+0x2f9c>
   141f0:	str	r1, [r3, #40]	; 0x28
   141f4:	str	r2, [r3, #44]	; 0x2c
   141f8:	bx	lr
   141fc:	push	{r4, lr}
   14200:	bl	1123c <abort@plt>
   14204:	muleq	r2, ip, r2
   14208:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1420c:	sub	sp, sp, #24
   14210:	mov	r7, r0
   14214:	mov	r8, r1
   14218:	mov	r9, r2
   1421c:	mov	sl, r3
   14220:	ldr	r4, [sp, #56]	; 0x38
   14224:	cmp	r4, #0
   14228:	ldr	r3, [pc, #84]	; 14284 <ftello64@plt+0x3024>
   1422c:	moveq	r4, r3
   14230:	bl	1114c <__errno_location@plt>
   14234:	mov	r5, r0
   14238:	ldr	r6, [r0]
   1423c:	ldr	r3, [r4, #44]	; 0x2c
   14240:	str	r3, [sp, #16]
   14244:	ldr	r3, [r4, #40]	; 0x28
   14248:	str	r3, [sp, #12]
   1424c:	add	r3, r4, #8
   14250:	str	r3, [sp, #8]
   14254:	ldr	r3, [r4, #4]
   14258:	str	r3, [sp, #4]
   1425c:	ldr	r3, [r4]
   14260:	str	r3, [sp]
   14264:	mov	r3, sl
   14268:	mov	r2, r9
   1426c:	mov	r1, r8
   14270:	mov	r0, r7
   14274:	bl	12dd8 <ftello64@plt+0x1b78>
   14278:	str	r6, [r5]
   1427c:	add	sp, sp, #24
   14280:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14284:	muleq	r2, ip, r2
   14288:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1428c:	sub	sp, sp, #44	; 0x2c
   14290:	str	r0, [sp, #28]
   14294:	str	r1, [sp, #32]
   14298:	mov	r6, r2
   1429c:	subs	r4, r3, #0
   142a0:	ldr	r3, [pc, #172]	; 14354 <ftello64@plt+0x30f4>
   142a4:	moveq	r4, r3
   142a8:	bl	1114c <__errno_location@plt>
   142ac:	mov	r7, r0
   142b0:	ldr	fp, [r0]
   142b4:	ldr	r5, [r4, #4]
   142b8:	cmp	r6, #0
   142bc:	orreq	r5, r5, #1
   142c0:	add	r9, r4, #8
   142c4:	ldr	r3, [r4, #44]	; 0x2c
   142c8:	str	r3, [sp, #16]
   142cc:	ldr	r3, [r4, #40]	; 0x28
   142d0:	str	r3, [sp, #12]
   142d4:	str	r9, [sp, #8]
   142d8:	str	r5, [sp, #4]
   142dc:	ldr	r3, [r4]
   142e0:	str	r3, [sp]
   142e4:	ldr	r3, [sp, #32]
   142e8:	ldr	r2, [sp, #28]
   142ec:	mov	r1, #0
   142f0:	mov	r0, r1
   142f4:	bl	12dd8 <ftello64@plt+0x1b78>
   142f8:	mov	sl, r0
   142fc:	add	r8, r0, #1
   14300:	mov	r0, r8
   14304:	bl	15c94 <ftello64@plt+0x4a34>
   14308:	str	r0, [sp, #36]	; 0x24
   1430c:	ldr	r3, [r4, #44]	; 0x2c
   14310:	str	r3, [sp, #16]
   14314:	ldr	r3, [r4, #40]	; 0x28
   14318:	str	r3, [sp, #12]
   1431c:	str	r9, [sp, #8]
   14320:	str	r5, [sp, #4]
   14324:	ldr	r3, [r4]
   14328:	str	r3, [sp]
   1432c:	ldr	r3, [sp, #32]
   14330:	ldr	r2, [sp, #28]
   14334:	mov	r1, r8
   14338:	bl	12dd8 <ftello64@plt+0x1b78>
   1433c:	str	fp, [r7]
   14340:	cmp	r6, #0
   14344:	strne	sl, [r6]
   14348:	ldr	r0, [sp, #36]	; 0x24
   1434c:	add	sp, sp, #44	; 0x2c
   14350:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14354:	muleq	r2, ip, r2
   14358:	push	{r4, lr}
   1435c:	mov	r3, r2
   14360:	mov	r2, #0
   14364:	bl	14288 <ftello64@plt+0x3028>
   14368:	pop	{r4, pc}
   1436c:	push	{r4, r5, r6, r7, r8, lr}
   14370:	ldr	r3, [pc, #140]	; 14404 <ftello64@plt+0x31a4>
   14374:	ldr	r7, [r3]
   14378:	ldr	r3, [r3, #4]
   1437c:	cmp	r3, #1
   14380:	ble	143ac <ftello64@plt+0x314c>
   14384:	mov	r5, r7
   14388:	mov	r4, #1
   1438c:	ldr	r6, [pc, #112]	; 14404 <ftello64@plt+0x31a4>
   14390:	ldr	r0, [r5, #12]
   14394:	bl	16b0c <ftello64@plt+0x58ac>
   14398:	add	r4, r4, #1
   1439c:	add	r5, r5, #8
   143a0:	ldr	r3, [r6, #4]
   143a4:	cmp	r3, r4
   143a8:	bgt	14390 <ftello64@plt+0x3130>
   143ac:	ldr	r0, [r7, #4]
   143b0:	ldr	r3, [pc, #80]	; 14408 <ftello64@plt+0x31a8>
   143b4:	cmp	r0, r3
   143b8:	beq	143d4 <ftello64@plt+0x3174>
   143bc:	bl	16b0c <ftello64@plt+0x58ac>
   143c0:	ldr	r3, [pc, #60]	; 14404 <ftello64@plt+0x31a4>
   143c4:	mov	r2, #256	; 0x100
   143c8:	str	r2, [r3, #8]
   143cc:	ldr	r2, [pc, #52]	; 14408 <ftello64@plt+0x31a8>
   143d0:	str	r2, [r3, #12]
   143d4:	ldr	r3, [pc, #48]	; 1440c <ftello64@plt+0x31ac>
   143d8:	cmp	r7, r3
   143dc:	beq	143f4 <ftello64@plt+0x3194>
   143e0:	mov	r0, r7
   143e4:	bl	16b0c <ftello64@plt+0x58ac>
   143e8:	ldr	r3, [pc, #20]	; 14404 <ftello64@plt+0x31a4>
   143ec:	add	r2, r3, #8
   143f0:	str	r2, [r3]
   143f4:	mov	r2, #1
   143f8:	ldr	r3, [pc, #4]	; 14404 <ftello64@plt+0x31a4>
   143fc:	str	r2, [r3, #4]
   14400:	pop	{r4, r5, r6, r7, r8, pc}
   14404:	andeq	sl, r2, r8, lsr #2
   14408:	muleq	r2, ip, r1
   1440c:	andeq	sl, r2, r0, lsr r1
   14410:	push	{r4, lr}
   14414:	ldr	r3, [pc, #8]	; 14424 <ftello64@plt+0x31c4>
   14418:	mvn	r2, #0
   1441c:	bl	13f48 <ftello64@plt+0x2ce8>
   14420:	pop	{r4, pc}
   14424:	muleq	r2, ip, r2
   14428:	push	{r4, lr}
   1442c:	ldr	r3, [pc, #4]	; 14438 <ftello64@plt+0x31d8>
   14430:	bl	13f48 <ftello64@plt+0x2ce8>
   14434:	pop	{r4, pc}
   14438:	muleq	r2, ip, r2
   1443c:	push	{r4, lr}
   14440:	mov	r1, r0
   14444:	mov	r0, #0
   14448:	bl	14410 <ftello64@plt+0x31b0>
   1444c:	pop	{r4, pc}
   14450:	push	{r4, lr}
   14454:	mov	r2, r1
   14458:	mov	r1, r0
   1445c:	mov	r0, #0
   14460:	bl	14428 <ftello64@plt+0x31c8>
   14464:	pop	{r4, pc}
   14468:	push	{r4, r5, lr}
   1446c:	sub	sp, sp, #52	; 0x34
   14470:	mov	r4, r0
   14474:	mov	r5, r2
   14478:	mov	r0, sp
   1447c:	bl	12c70 <ftello64@plt+0x1a10>
   14480:	mov	r3, sp
   14484:	mvn	r2, #0
   14488:	mov	r1, r5
   1448c:	mov	r0, r4
   14490:	bl	13f48 <ftello64@plt+0x2ce8>
   14494:	add	sp, sp, #52	; 0x34
   14498:	pop	{r4, r5, pc}
   1449c:	push	{r4, r5, r6, lr}
   144a0:	sub	sp, sp, #48	; 0x30
   144a4:	mov	r4, r0
   144a8:	mov	r5, r2
   144ac:	mov	r6, r3
   144b0:	mov	r0, sp
   144b4:	bl	12c70 <ftello64@plt+0x1a10>
   144b8:	mov	r3, sp
   144bc:	mov	r2, r6
   144c0:	mov	r1, r5
   144c4:	mov	r0, r4
   144c8:	bl	13f48 <ftello64@plt+0x2ce8>
   144cc:	add	sp, sp, #48	; 0x30
   144d0:	pop	{r4, r5, r6, pc}
   144d4:	push	{r4, lr}
   144d8:	mov	r2, r1
   144dc:	mov	r1, r0
   144e0:	mov	r0, #0
   144e4:	bl	14468 <ftello64@plt+0x3208>
   144e8:	pop	{r4, pc}
   144ec:	push	{r4, lr}
   144f0:	mov	r3, r2
   144f4:	mov	r2, r1
   144f8:	mov	r1, r0
   144fc:	mov	r0, #0
   14500:	bl	1449c <ftello64@plt+0x323c>
   14504:	pop	{r4, pc}
   14508:	push	{r4, r5, r6, lr}
   1450c:	sub	sp, sp, #48	; 0x30
   14510:	mov	r4, r0
   14514:	mov	r5, r1
   14518:	mov	r6, r2
   1451c:	mov	ip, sp
   14520:	ldr	lr, [pc, #64]	; 14568 <ftello64@plt+0x3308>
   14524:	ldm	lr!, {r0, r1, r2, r3}
   14528:	stmia	ip!, {r0, r1, r2, r3}
   1452c:	ldm	lr!, {r0, r1, r2, r3}
   14530:	stmia	ip!, {r0, r1, r2, r3}
   14534:	ldm	lr, {r0, r1, r2, r3}
   14538:	stm	ip, {r0, r1, r2, r3}
   1453c:	mov	r2, #1
   14540:	mov	r1, r6
   14544:	mov	r0, sp
   14548:	bl	14174 <ftello64@plt+0x2f14>
   1454c:	mov	r3, sp
   14550:	mov	r2, r5
   14554:	mov	r1, r4
   14558:	mov	r0, #0
   1455c:	bl	13f48 <ftello64@plt+0x2ce8>
   14560:	add	sp, sp, #48	; 0x30
   14564:	pop	{r4, r5, r6, pc}
   14568:	muleq	r2, ip, r2
   1456c:	push	{r4, lr}
   14570:	mov	r2, r1
   14574:	mvn	r1, #0
   14578:	bl	14508 <ftello64@plt+0x32a8>
   1457c:	pop	{r4, pc}
   14580:	push	{r4, lr}
   14584:	mov	r1, #58	; 0x3a
   14588:	bl	1456c <ftello64@plt+0x330c>
   1458c:	pop	{r4, pc}
   14590:	push	{r4, lr}
   14594:	mov	r2, #58	; 0x3a
   14598:	bl	14508 <ftello64@plt+0x32a8>
   1459c:	pop	{r4, pc}
   145a0:	push	{r4, r5, lr}
   145a4:	sub	sp, sp, #100	; 0x64
   145a8:	mov	r4, r0
   145ac:	mov	r5, r2
   145b0:	mov	r0, sp
   145b4:	bl	12c70 <ftello64@plt+0x1a10>
   145b8:	add	lr, sp, #48	; 0x30
   145bc:	mov	ip, sp
   145c0:	ldm	ip!, {r0, r1, r2, r3}
   145c4:	stmia	lr!, {r0, r1, r2, r3}
   145c8:	ldm	ip!, {r0, r1, r2, r3}
   145cc:	stmia	lr!, {r0, r1, r2, r3}
   145d0:	ldm	ip, {r0, r1, r2, r3}
   145d4:	stm	lr, {r0, r1, r2, r3}
   145d8:	mov	r2, #1
   145dc:	mov	r1, #58	; 0x3a
   145e0:	add	r0, sp, #48	; 0x30
   145e4:	bl	14174 <ftello64@plt+0x2f14>
   145e8:	add	r3, sp, #48	; 0x30
   145ec:	mvn	r2, #0
   145f0:	mov	r1, r5
   145f4:	mov	r0, r4
   145f8:	bl	13f48 <ftello64@plt+0x2ce8>
   145fc:	add	sp, sp, #100	; 0x64
   14600:	pop	{r4, r5, pc}
   14604:	push	{r4, r5, r6, r7, lr}
   14608:	sub	sp, sp, #52	; 0x34
   1460c:	mov	r4, r0
   14610:	mov	r6, r1
   14614:	mov	r7, r2
   14618:	mov	r5, r3
   1461c:	mov	ip, sp
   14620:	ldr	lr, [pc, #64]	; 14668 <ftello64@plt+0x3408>
   14624:	ldm	lr!, {r0, r1, r2, r3}
   14628:	stmia	ip!, {r0, r1, r2, r3}
   1462c:	ldm	lr!, {r0, r1, r2, r3}
   14630:	stmia	ip!, {r0, r1, r2, r3}
   14634:	ldm	lr, {r0, r1, r2, r3}
   14638:	stm	ip, {r0, r1, r2, r3}
   1463c:	mov	r2, r7
   14640:	mov	r1, r6
   14644:	mov	r0, sp
   14648:	bl	141d0 <ftello64@plt+0x2f70>
   1464c:	mov	r3, sp
   14650:	ldr	r2, [sp, #72]	; 0x48
   14654:	mov	r1, r5
   14658:	mov	r0, r4
   1465c:	bl	13f48 <ftello64@plt+0x2ce8>
   14660:	add	sp, sp, #52	; 0x34
   14664:	pop	{r4, r5, r6, r7, pc}
   14668:	muleq	r2, ip, r2
   1466c:	push	{lr}		; (str lr, [sp, #-4]!)
   14670:	sub	sp, sp, #12
   14674:	mvn	ip, #0
   14678:	str	ip, [sp]
   1467c:	bl	14604 <ftello64@plt+0x33a4>
   14680:	add	sp, sp, #12
   14684:	pop	{pc}		; (ldr pc, [sp], #4)
   14688:	push	{r4, lr}
   1468c:	mov	r3, r2
   14690:	mov	r2, r1
   14694:	mov	r1, r0
   14698:	mov	r0, #0
   1469c:	bl	1466c <ftello64@plt+0x340c>
   146a0:	pop	{r4, pc}
   146a4:	push	{lr}		; (str lr, [sp, #-4]!)
   146a8:	sub	sp, sp, #12
   146ac:	str	r3, [sp]
   146b0:	mov	r3, r2
   146b4:	mov	r2, r1
   146b8:	mov	r1, r0
   146bc:	mov	r0, #0
   146c0:	bl	14604 <ftello64@plt+0x33a4>
   146c4:	add	sp, sp, #12
   146c8:	pop	{pc}		; (ldr pc, [sp], #4)
   146cc:	push	{r4, lr}
   146d0:	ldr	r3, [pc, #4]	; 146dc <ftello64@plt+0x347c>
   146d4:	bl	13f48 <ftello64@plt+0x2ce8>
   146d8:	pop	{r4, pc}
   146dc:	andeq	sl, r2, r8, lsr r1
   146e0:	push	{r4, lr}
   146e4:	mov	r2, r1
   146e8:	mov	r1, r0
   146ec:	mov	r0, #0
   146f0:	bl	146cc <ftello64@plt+0x346c>
   146f4:	pop	{r4, pc}
   146f8:	push	{r4, lr}
   146fc:	mvn	r2, #0
   14700:	bl	146cc <ftello64@plt+0x346c>
   14704:	pop	{r4, pc}
   14708:	push	{r4, lr}
   1470c:	mov	r1, r0
   14710:	mov	r0, #0
   14714:	bl	146f8 <ftello64@plt+0x3498>
   14718:	pop	{r4, pc}
   1471c:	push	{r4, r5, r6, lr}
   14720:	mov	r4, r0
   14724:	mov	r0, #24
   14728:	bl	15c6c <ftello64@plt+0x4a0c>
   1472c:	str	r4, [r0]
   14730:	mov	r4, #0
   14734:	mov	r5, #0
   14738:	strd	r4, [r0, #16]
   1473c:	strd	r4, [r0, #8]
   14740:	pop	{r4, r5, r6, pc}
   14744:	push	{r4, lr}
   14748:	bl	14cec <ftello64@plt+0x3a8c>
   1474c:	cmp	r0, #0
   14750:	beq	1475c <ftello64@plt+0x34fc>
   14754:	bl	1471c <ftello64@plt+0x34bc>
   14758:	pop	{r4, pc}
   1475c:	mov	r0, #0
   14760:	pop	{r4, pc}
   14764:	ldr	r0, [r0]
   14768:	bx	lr
   1476c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14770:	sub	sp, sp, #60	; 0x3c
   14774:	str	r0, [sp, #44]	; 0x2c
   14778:	strd	r2, [sp, #8]
   1477c:	mov	r3, r0
   14780:	ldr	r1, [r0]
   14784:	str	r1, [sp, #40]	; 0x28
   14788:	ldrd	r0, [r0, #8]
   1478c:	strd	r0, [sp]
   14790:	ldrd	r6, [r3, #16]
   14794:	ldrd	r2, [sp, #8]
   14798:	adds	r2, r2, #1
   1479c:	adc	r3, r3, #0
   147a0:	strd	r2, [sp, #24]
   147a4:	b	14820 <ftello64@plt+0x35c0>
   147a8:	ldrd	r2, [sp, #8]
   147ac:	cmp	r7, r3
   147b0:	cmpeq	r6, r2
   147b4:	beq	148cc <ftello64@plt+0x366c>
   147b8:	ldrd	r2, [sp, #8]
   147bc:	subs	r2, r6, r2
   147c0:	sbc	r3, r7, r3
   147c4:	mov	r0, r2
   147c8:	mov	r1, r3
   147cc:	strd	r0, [sp, #32]
   147d0:	ldrd	r2, [sp, #24]
   147d4:	bl	18388 <ftello64@plt+0x7128>
   147d8:	strd	r2, [sp, #16]
   147dc:	ldrd	r2, [sp, #24]
   147e0:	ldrd	r0, [sp]
   147e4:	bl	18388 <ftello64@plt+0x7128>
   147e8:	ldrd	r0, [sp, #16]
   147ec:	subs	r0, r6, r0
   147f0:	sbc	r1, r7, r1
   147f4:	mov	r6, r0
   147f8:	mov	r7, r1
   147fc:	ldrd	r0, [sp]
   14800:	cmp	r1, r7
   14804:	cmpeq	r0, r6
   14808:	bls	148ec <ftello64@plt+0x368c>
   1480c:	ldrd	r6, [sp, #16]
   14810:	subs	r6, r6, #1
   14814:	sbc	r7, r7, #0
   14818:	str	r2, [sp]
   1481c:	str	r3, [sp, #4]
   14820:	ldrd	r2, [sp, #8]
   14824:	cmp	r7, r3
   14828:	cmpeq	r6, r2
   1482c:	bcs	147a8 <ftello64@plt+0x3548>
   14830:	mov	r0, r6
   14834:	mov	r1, r7
   14838:	mov	r2, #0
   1483c:	mov	ip, r2
   14840:	ldrd	r2, [sp, #8]
   14844:	lsl	r5, r1, #8
   14848:	orr	r5, r5, r0, lsr #24
   1484c:	lsl	r4, r0, #8
   14850:	adds	r0, r4, #255	; 0xff
   14854:	adc	r1, r5, #0
   14858:	add	ip, ip, #1
   1485c:	cmp	r3, r1
   14860:	cmpeq	r2, r0
   14864:	bhi	14844 <ftello64@plt+0x35e4>
   14868:	mov	r2, ip
   1486c:	add	r1, sp, #48	; 0x30
   14870:	ldr	r0, [sp, #40]	; 0x28
   14874:	bl	14e38 <ftello64@plt+0x3bd8>
   14878:	add	r3, sp, #48	; 0x30
   1487c:	mov	ip, r3
   14880:	ldrd	r2, [sp]
   14884:	ldrd	r0, [sp, #8]
   14888:	lsl	fp, r3, #8
   1488c:	orr	fp, fp, r2, lsr #24
   14890:	lsl	sl, r2, #8
   14894:	ldrb	r2, [ip], #1
   14898:	mov	r3, #0
   1489c:	adds	r2, r2, sl
   148a0:	adc	r3, r3, fp
   148a4:	lsl	r9, r7, #8
   148a8:	orr	r9, r9, r6, lsr #24
   148ac:	lsl	r8, r6, #8
   148b0:	adds	r6, r8, #255	; 0xff
   148b4:	adc	r7, r9, #0
   148b8:	cmp	r1, r7
   148bc:	cmpeq	r0, r6
   148c0:	bhi	14888 <ftello64@plt+0x3628>
   148c4:	strd	r2, [sp]
   148c8:	b	147a8 <ftello64@plt+0x3548>
   148cc:	mov	r2, #0
   148d0:	mov	r3, #0
   148d4:	ldr	r1, [sp, #44]	; 0x2c
   148d8:	strd	r2, [r1, #16]
   148dc:	strd	r2, [r1, #8]
   148e0:	ldrd	r0, [sp]
   148e4:	add	sp, sp, #60	; 0x3c
   148e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   148ec:	mov	r7, r2
   148f0:	mov	r8, r3
   148f4:	ldrd	r4, [sp, #24]
   148f8:	mov	r2, r4
   148fc:	mov	r3, r5
   14900:	bl	18388 <ftello64@plt+0x7128>
   14904:	ldr	r6, [sp, #44]	; 0x2c
   14908:	strd	r0, [r6, #8]
   1490c:	mov	r2, r4
   14910:	mov	r3, r5
   14914:	ldrd	r0, [sp, #32]
   14918:	bl	18388 <ftello64@plt+0x7128>
   1491c:	strd	r0, [r6, #16]
   14920:	str	r7, [sp]
   14924:	str	r8, [sp, #4]
   14928:	b	148e0 <ftello64@plt+0x3680>
   1492c:	push	{r4, lr}
   14930:	mov	r4, r0
   14934:	mvn	r2, #0
   14938:	mov	r1, #24
   1493c:	bl	111dc <__explicit_bzero_chk@plt>
   14940:	mov	r0, r4
   14944:	bl	16b0c <ftello64@plt+0x58ac>
   14948:	pop	{r4, pc}
   1494c:	push	{r4, r5, r6, r7, r8, lr}
   14950:	mov	r5, r0
   14954:	ldr	r0, [r0]
   14958:	bl	14f70 <ftello64@plt+0x3d10>
   1495c:	mov	r6, r0
   14960:	bl	1114c <__errno_location@plt>
   14964:	mov	r4, r0
   14968:	ldr	r7, [r0]
   1496c:	mov	r0, r5
   14970:	bl	1492c <ftello64@plt+0x36cc>
   14974:	str	r7, [r4]
   14978:	mov	r0, r6
   1497c:	pop	{r4, r5, r6, r7, r8, pc}
   14980:	push	{r4, lr}
   14984:	ldr	r0, [r0]
   14988:	bl	18128 <ftello64@plt+0x6ec8>
   1498c:	mov	r0, r1
   14990:	pop	{r4, pc}
   14994:	ldr	r0, [r0]
   14998:	ldr	r3, [r1]
   1499c:	cmp	r0, r3
   149a0:	movne	r0, #0
   149a4:	moveq	r0, #1
   149a8:	bx	lr
   149ac:	push	{r4, r5}
   149b0:	cmp	r1, #0
   149b4:	clzne	r2, r1
   149b8:	rsbne	r2, r2, #31
   149bc:	mvneq	r2, #0
   149c0:	add	r2, r2, #1
   149c4:	asr	r5, r2, #31
   149c8:	umull	r2, r3, r2, r0
   149cc:	mla	r3, r0, r5, r3
   149d0:	adds	r2, r2, #7
   149d4:	adc	r3, r3, #0
   149d8:	lsr	r0, r2, #3
   149dc:	orr	r0, r0, r3, lsl #29
   149e0:	pop	{r4, r5}
   149e4:	bx	lr
   149e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   149ec:	sub	sp, sp, #44	; 0x2c
   149f0:	subs	sl, r1, #0
   149f4:	beq	14be0 <ftello64@plt+0x3980>
   149f8:	mov	r7, r2
   149fc:	mov	r4, r0
   14a00:	str	r0, [sp, #16]
   14a04:	cmp	sl, #1
   14a08:	bne	14a3c <ftello64@plt+0x37dc>
   14a0c:	mov	r0, #4
   14a10:	bl	15c6c <ftello64@plt+0x4a0c>
   14a14:	mov	fp, r0
   14a18:	mov	r3, #0
   14a1c:	subs	r2, r7, #1
   14a20:	sbc	r3, r3, #0
   14a24:	mov	r0, r4
   14a28:	bl	1476c <ftello64@plt+0x350c>
   14a2c:	str	r0, [fp]
   14a30:	mov	r0, fp
   14a34:	add	sp, sp, #44	; 0x2c
   14a38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14a3c:	cmp	r2, #131072	; 0x20000
   14a40:	bcc	14a58 <ftello64@plt+0x37f8>
   14a44:	mov	r1, sl
   14a48:	mov	r0, r2
   14a4c:	bl	17f3c <ftello64@plt+0x6cdc>
   14a50:	cmp	r0, #31
   14a54:	bhi	14be8 <ftello64@plt+0x3988>
   14a58:	mov	r1, #4
   14a5c:	mov	r0, r7
   14a60:	bl	15d64 <ftello64@plt+0x4b04>
   14a64:	mov	fp, r0
   14a68:	cmp	r7, #0
   14a6c:	beq	14a88 <ftello64@plt+0x3828>
   14a70:	sub	r2, r0, #4
   14a74:	mov	r3, #0
   14a78:	str	r3, [r2, #4]!
   14a7c:	add	r3, r3, #1
   14a80:	cmp	r7, r3
   14a84:	bne	14a78 <ftello64@plt+0x3818>
   14a88:	cmp	sl, #0
   14a8c:	movne	r3, #0
   14a90:	strne	r3, [sp, #20]
   14a94:	strne	r3, [sp, #12]
   14a98:	beq	14bc8 <ftello64@plt+0x3968>
   14a9c:	mov	r5, fp
   14aa0:	mov	r4, #0
   14aa4:	b	14b04 <ftello64@plt+0x38a4>
   14aa8:	bl	16210 <ftello64@plt+0x4fb0>
   14aac:	mov	r0, #8
   14ab0:	bl	15c6c <ftello64@plt+0x4a0c>
   14ab4:	mov	r6, r0
   14ab8:	str	r4, [r0, #4]
   14abc:	str	r4, [r0]
   14ac0:	b	14b70 <ftello64@plt+0x3910>
   14ac4:	mov	r0, #8
   14ac8:	bl	15c6c <ftello64@plt+0x4a0c>
   14acc:	mov	r8, r0
   14ad0:	str	r9, [r0, #4]
   14ad4:	str	r9, [r0]
   14ad8:	b	14b78 <ftello64@plt+0x3918>
   14adc:	bl	16210 <ftello64@plt+0x4fb0>
   14ae0:	bl	16210 <ftello64@plt+0x4fb0>
   14ae4:	ldr	r3, [r5]
   14ae8:	ldr	r2, [fp, r9, lsl #2]
   14aec:	str	r2, [r5]
   14af0:	str	r3, [fp, r9, lsl #2]
   14af4:	add	r4, r4, #1
   14af8:	add	r5, r5, #4
   14afc:	cmp	sl, r4
   14b00:	bls	14bbc <ftello64@plt+0x395c>
   14b04:	sub	r2, r7, r4
   14b08:	mov	r3, #0
   14b0c:	subs	r2, r2, #1
   14b10:	sbc	r3, r3, #0
   14b14:	ldr	r0, [sp, #16]
   14b18:	bl	1476c <ftello64@plt+0x350c>
   14b1c:	add	r9, r4, r0
   14b20:	ldr	r3, [sp, #20]
   14b24:	cmp	r3, #0
   14b28:	beq	14ae4 <ftello64@plt+0x3884>
   14b2c:	str	r4, [sp, #32]
   14b30:	mov	r3, #0
   14b34:	str	r3, [sp, #36]	; 0x24
   14b38:	add	r1, sp, #32
   14b3c:	ldr	r8, [sp, #12]
   14b40:	mov	r0, r8
   14b44:	bl	179dc <ftello64@plt+0x677c>
   14b48:	mov	r6, r0
   14b4c:	str	r9, [sp, #24]
   14b50:	mov	r3, #0
   14b54:	str	r3, [sp, #28]
   14b58:	add	r1, sp, #24
   14b5c:	mov	r0, r8
   14b60:	bl	179dc <ftello64@plt+0x677c>
   14b64:	mov	r8, r0
   14b68:	cmp	r6, #0
   14b6c:	beq	14aac <ftello64@plt+0x384c>
   14b70:	cmp	r8, #0
   14b74:	beq	14ac4 <ftello64@plt+0x3864>
   14b78:	ldr	r3, [r6, #4]
   14b7c:	ldr	r2, [r8, #4]
   14b80:	str	r2, [r6, #4]
   14b84:	str	r3, [r8, #4]
   14b88:	mov	r1, r6
   14b8c:	ldr	r0, [sp, #12]
   14b90:	bl	179a4 <ftello64@plt+0x6744>
   14b94:	cmp	r0, #0
   14b98:	beq	14adc <ftello64@plt+0x387c>
   14b9c:	mov	r1, r8
   14ba0:	ldr	r0, [sp, #12]
   14ba4:	bl	179a4 <ftello64@plt+0x6744>
   14ba8:	cmp	r0, #0
   14bac:	beq	14ae0 <ftello64@plt+0x3880>
   14bb0:	ldr	r3, [r6, #4]
   14bb4:	str	r3, [r5]
   14bb8:	b	14af4 <ftello64@plt+0x3894>
   14bbc:	ldr	r3, [sp, #20]
   14bc0:	cmp	r3, #0
   14bc4:	bne	14c30 <ftello64@plt+0x39d0>
   14bc8:	mov	r2, #4
   14bcc:	mov	r1, sl
   14bd0:	mov	r0, fp
   14bd4:	bl	15cf0 <ftello64@plt+0x4a90>
   14bd8:	mov	fp, r0
   14bdc:	b	14a30 <ftello64@plt+0x37d0>
   14be0:	mov	fp, #0
   14be4:	b	14a30 <ftello64@plt+0x37d0>
   14be8:	ldr	r3, [pc, #76]	; 14c3c <ftello64@plt+0x39dc>
   14bec:	str	r3, [sp]
   14bf0:	ldr	r3, [pc, #72]	; 14c40 <ftello64@plt+0x39e0>
   14bf4:	ldr	r2, [pc, #72]	; 14c44 <ftello64@plt+0x39e4>
   14bf8:	mov	r1, #0
   14bfc:	lsl	r0, sl, #1
   14c00:	bl	17458 <ftello64@plt+0x61f8>
   14c04:	subs	r3, r0, #0
   14c08:	str	r3, [sp, #12]
   14c0c:	beq	14aa8 <ftello64@plt+0x3848>
   14c10:	mov	r1, #4
   14c14:	mov	r0, sl
   14c18:	bl	15d64 <ftello64@plt+0x4b04>
   14c1c:	mov	fp, r0
   14c20:	cmp	sl, #0
   14c24:	movne	r3, #1
   14c28:	strne	r3, [sp, #20]
   14c2c:	bne	14a9c <ftello64@plt+0x383c>
   14c30:	ldr	r0, [sp, #12]
   14c34:	bl	175e8 <ftello64@plt+0x6388>
   14c38:	b	14a30 <ftello64@plt+0x37d0>
   14c3c:	andeq	r6, r1, ip, lsl #22
   14c40:	muleq	r1, r4, r9
   14c44:	andeq	r4, r1, r0, lsl #19
   14c48:	push	{r7, lr}
   14c4c:	subs	r5, r0, #0
   14c50:	beq	14c9c <ftello64@plt+0x3a3c>
   14c54:	ldr	r3, [pc, #68]	; 14ca0 <ftello64@plt+0x3a40>
   14c58:	ldr	r6, [r3]
   14c5c:	bl	1114c <__errno_location@plt>
   14c60:	ldr	r4, [r0]
   14c64:	cmp	r4, #0
   14c68:	mov	r2, #5
   14c6c:	ldreq	r1, [pc, #48]	; 14ca4 <ftello64@plt+0x3a44>
   14c70:	ldrne	r1, [pc, #48]	; 14ca8 <ftello64@plt+0x3a48>
   14c74:	mov	r0, #0
   14c78:	bl	11020 <dcgettext@plt>
   14c7c:	mov	r7, r0
   14c80:	mov	r0, r5
   14c84:	bl	14708 <ftello64@plt+0x34a8>
   14c88:	mov	r3, r0
   14c8c:	mov	r2, r7
   14c90:	mov	r1, r4
   14c94:	mov	r0, r6
   14c98:	bl	110bc <error@plt>
   14c9c:	bl	1123c <abort@plt>
   14ca0:	andeq	sl, r2, r4, lsr #2
   14ca4:	andeq	r8, r1, r8, lsl lr
   14ca8:	andeq	r8, r1, r8, lsr #28
   14cac:	push	{r4, r5, r6, lr}
   14cb0:	mov	r4, r0
   14cb4:	ldr	r5, [r0]
   14cb8:	mvn	r2, #0
   14cbc:	ldr	r1, [pc, #36]	; 14ce8 <ftello64@plt+0x3a88>
   14cc0:	bl	111dc <__explicit_bzero_chk@plt>
   14cc4:	mov	r0, r4
   14cc8:	bl	16b0c <ftello64@plt+0x58ac>
   14ccc:	cmp	r5, #0
   14cd0:	beq	14ce0 <ftello64@plt+0x3a80>
   14cd4:	mov	r0, r5
   14cd8:	bl	126f4 <ftello64@plt+0x1494>
   14cdc:	pop	{r4, r5, r6, pc}
   14ce0:	mov	r0, #0
   14ce4:	pop	{r4, r5, r6, pc}
   14ce8:	andeq	r0, r0, ip, lsl r8
   14cec:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14cf0:	subs	r5, r1, #0
   14cf4:	beq	14d54 <ftello64@plt+0x3af4>
   14cf8:	mov	r4, r0
   14cfc:	cmp	r0, #0
   14d00:	beq	14dcc <ftello64@plt+0x3b6c>
   14d04:	ldr	r1, [pc, #272]	; 14e1c <ftello64@plt+0x3bbc>
   14d08:	bl	16a70 <ftello64@plt+0x5810>
   14d0c:	subs	r7, r0, #0
   14d10:	beq	14dc4 <ftello64@plt+0x3b64>
   14d14:	ldr	r0, [pc, #260]	; 14e20 <ftello64@plt+0x3bc0>
   14d18:	bl	15c6c <ftello64@plt+0x4a0c>
   14d1c:	mov	r6, r0
   14d20:	str	r7, [r0]
   14d24:	ldr	r3, [pc, #248]	; 14e24 <ftello64@plt+0x3bc4>
   14d28:	str	r3, [r0, #4]
   14d2c:	str	r4, [r0, #8]
   14d30:	cmp	r5, #2048	; 0x800
   14d34:	movcc	r3, r5
   14d38:	movcs	r3, #2048	; 0x800
   14d3c:	mov	r2, #0
   14d40:	add	r1, r0, #12
   14d44:	mov	r0, r7
   14d48:	bl	11164 <setvbuf@plt>
   14d4c:	mov	r0, r6
   14d50:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14d54:	ldr	r0, [pc, #196]	; 14e20 <ftello64@plt+0x3bc0>
   14d58:	bl	15c6c <ftello64@plt+0x4a0c>
   14d5c:	mov	r6, r0
   14d60:	mov	r3, #0
   14d64:	str	r3, [r0]
   14d68:	ldr	r2, [pc, #180]	; 14e24 <ftello64@plt+0x3bc4>
   14d6c:	str	r2, [r0, #4]
   14d70:	str	r3, [r0, #8]
   14d74:	b	14d4c <ftello64@plt+0x3aec>
   14d78:	cmp	r4, r5
   14d7c:	bcs	14e10 <ftello64@plt+0x3bb0>
   14d80:	mov	r2, r7
   14d84:	sub	r1, r5, r4
   14d88:	mov	r0, r4
   14d8c:	bl	11224 <getrandom@plt>
   14d90:	cmp	r0, #0
   14d94:	addge	r4, r4, r0
   14d98:	bge	14d78 <ftello64@plt+0x3b18>
   14d9c:	bl	1114c <__errno_location@plt>
   14da0:	mov	r8, r0
   14da4:	ldr	sl, [r0]
   14da8:	cmp	sl, #4
   14dac:	beq	14d78 <ftello64@plt+0x3b18>
   14db0:	mov	r0, r6
   14db4:	bl	14cac <ftello64@plt+0x3a4c>
   14db8:	str	sl, [r8]
   14dbc:	mov	r6, #0
   14dc0:	b	14d4c <ftello64@plt+0x3aec>
   14dc4:	mov	r6, #0
   14dc8:	b	14d4c <ftello64@plt+0x3aec>
   14dcc:	ldr	r0, [pc, #76]	; 14e20 <ftello64@plt+0x3bc0>
   14dd0:	bl	15c6c <ftello64@plt+0x4a0c>
   14dd4:	mov	r6, r0
   14dd8:	mov	r3, #0
   14ddc:	str	r3, [r0]
   14de0:	ldr	r2, [pc, #60]	; 14e24 <ftello64@plt+0x3bc4>
   14de4:	str	r2, [r0, #4]
   14de8:	str	r3, [r0, #8]
   14dec:	str	r3, [r0, #12]
   14df0:	add	r9, r0, #16
   14df4:	cmp	r5, #1024	; 0x400
   14df8:	addls	r5, r9, r5
   14dfc:	addhi	r5, r9, #1024	; 0x400
   14e00:	cmp	r9, r5
   14e04:	movcc	r4, r9
   14e08:	movcc	r7, #0
   14e0c:	bcc	14d80 <ftello64@plt+0x3b20>
   14e10:	mov	r0, r9
   14e14:	bl	151a8 <ftello64@plt+0x3f48>
   14e18:	b	14d4c <ftello64@plt+0x3aec>
   14e1c:	andeq	r8, r1, r8, lsr lr
   14e20:	andeq	r0, r0, ip, lsl r8
   14e24:	andeq	r4, r1, r8, asr #24
   14e28:	str	r1, [r0, #4]
   14e2c:	bx	lr
   14e30:	str	r1, [r0, #8]
   14e34:	bx	lr
   14e38:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14e3c:	mov	r6, r0
   14e40:	mov	r5, r1
   14e44:	mov	r4, r2
   14e48:	ldr	r3, [r0]
   14e4c:	cmp	r3, #0
   14e50:	beq	14eac <ftello64@plt+0x3c4c>
   14e54:	mov	r8, #1
   14e58:	ldr	r3, [r6]
   14e5c:	mov	r2, r4
   14e60:	mov	r1, r8
   14e64:	mov	r0, r5
   14e68:	bl	11218 <fread_unlocked@plt>
   14e6c:	mov	r7, r0
   14e70:	bl	1114c <__errno_location@plt>
   14e74:	ldr	r3, [r0]
   14e78:	add	r5, r5, r7
   14e7c:	subs	r4, r4, r7
   14e80:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14e84:	ldr	r2, [r6]
   14e88:	ldr	r2, [r2]
   14e8c:	and	r2, r2, #32
   14e90:	cmp	r2, #0
   14e94:	moveq	r3, #0
   14e98:	str	r3, [r0]
   14e9c:	ldr	r3, [r6, #4]
   14ea0:	ldr	r0, [r6, #8]
   14ea4:	blx	r3
   14ea8:	b	14e58 <ftello64@plt+0x3bf8>
   14eac:	ldr	fp, [r0, #12]
   14eb0:	cmp	r2, fp
   14eb4:	bls	14ed4 <ftello64@plt+0x3c74>
   14eb8:	add	r9, r0, #12
   14ebc:	add	r9, r9, #1040	; 0x410
   14ec0:	ldr	r8, [pc, #164]	; 14f6c <ftello64@plt+0x3d0c>
   14ec4:	add	r7, r0, #16
   14ec8:	mov	sl, #1024	; 0x400
   14ecc:	b	14f1c <ftello64@plt+0x3cbc>
   14ed0:	mov	fp, #1024	; 0x400
   14ed4:	add	r1, r6, #12
   14ed8:	sub	r1, r1, fp
   14edc:	mov	r2, r4
   14ee0:	add	r1, r1, #2064	; 0x810
   14ee4:	mov	r0, r5
   14ee8:	bl	10fcc <memcpy@plt>
   14eec:	sub	r4, fp, r4
   14ef0:	str	r4, [r6, #12]
   14ef4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14ef8:	mov	r3, #0
   14efc:	str	r3, [r6, #12]
   14f00:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14f04:	mov	r1, r9
   14f08:	mov	r0, r7
   14f0c:	bl	14f7c <ftello64@plt+0x3d1c>
   14f10:	mov	fp, sl
   14f14:	cmp	r4, #1024	; 0x400
   14f18:	bls	14ed0 <ftello64@plt+0x3c70>
   14f1c:	rsb	r1, fp, #1024	; 0x400
   14f20:	mov	r2, fp
   14f24:	add	r1, r9, r1
   14f28:	mov	r0, r5
   14f2c:	bl	10fcc <memcpy@plt>
   14f30:	add	r5, r5, fp
   14f34:	sub	r4, r4, fp
   14f38:	tst	r5, #3
   14f3c:	bne	14f04 <ftello64@plt+0x3ca4>
   14f40:	cmp	r4, r8
   14f44:	bls	14f04 <ftello64@plt+0x3ca4>
   14f48:	mov	r1, r5
   14f4c:	mov	r0, r7
   14f50:	bl	14f7c <ftello64@plt+0x3d1c>
   14f54:	add	r5, r5, #1024	; 0x400
   14f58:	subs	r4, r4, #1024	; 0x400
   14f5c:	beq	14ef8 <ftello64@plt+0x3c98>
   14f60:	cmp	r4, r8
   14f64:	bhi	14f48 <ftello64@plt+0x3ce8>
   14f68:	b	14f04 <ftello64@plt+0x3ca4>
   14f6c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   14f70:	push	{r4, lr}
   14f74:	bl	14cac <ftello64@plt+0x3a4c>
   14f78:	pop	{r4, pc}
   14f7c:	push	{r4, r5, r6, r7, r8, lr}
   14f80:	ldr	r3, [r0, #1024]	; 0x400
   14f84:	ldr	r4, [r0, #1028]	; 0x404
   14f88:	ldr	r2, [r0, #1032]	; 0x408
   14f8c:	add	r2, r2, #1
   14f90:	str	r2, [r0, #1032]	; 0x408
   14f94:	add	r4, r4, r2
   14f98:	mov	ip, r0
   14f9c:	add	r1, r1, #16
   14fa0:	add	lr, r0, #16
   14fa4:	add	r7, r0, #512	; 0x200
   14fa8:	eor	r3, r3, r3, lsl #13
   14fac:	mov	r2, lr
   14fb0:	ldr	r5, [lr, #496]	; 0x1f0
   14fb4:	add	r3, r3, r5
   14fb8:	ldr	r5, [lr, #-16]
   14fbc:	and	r6, r5, #1020	; 0x3fc
   14fc0:	ldr	r6, [ip, r6]
   14fc4:	add	r6, r3, r6
   14fc8:	add	r4, r6, r4
   14fcc:	str	r4, [lr, #-16]
   14fd0:	lsr	r4, r4, #8
   14fd4:	and	r4, r4, #1020	; 0x3fc
   14fd8:	ldr	r8, [ip, r4]
   14fdc:	add	r8, r5, r8
   14fe0:	str	r8, [r1, #-16]
   14fe4:	eor	r3, r3, r3, lsr #6
   14fe8:	ldr	r4, [lr, #500]	; 0x1f4
   14fec:	add	r3, r3, r4
   14ff0:	ldr	r4, [lr, #-12]
   14ff4:	and	r5, r4, #1020	; 0x3fc
   14ff8:	ldr	r5, [ip, r5]
   14ffc:	add	r5, r3, r5
   15000:	add	r5, r5, r8
   15004:	str	r5, [lr, #-12]
   15008:	lsr	r5, r5, #8
   1500c:	and	r5, r5, #1020	; 0x3fc
   15010:	ldr	r8, [ip, r5]
   15014:	add	r8, r4, r8
   15018:	str	r8, [r1, #-12]
   1501c:	eor	r3, r3, r3, lsl #2
   15020:	ldr	r4, [lr, #504]	; 0x1f8
   15024:	add	r3, r3, r4
   15028:	ldr	r5, [lr, #-8]
   1502c:	and	r4, r5, #1020	; 0x3fc
   15030:	ldr	r4, [ip, r4]
   15034:	add	r4, r3, r4
   15038:	add	r4, r4, r8
   1503c:	str	r4, [lr, #-8]
   15040:	lsr	r4, r4, #8
   15044:	and	r4, r4, #1020	; 0x3fc
   15048:	ldr	r8, [ip, r4]
   1504c:	add	r8, r5, r8
   15050:	str	r8, [r1, #-8]
   15054:	eor	r3, r3, r3, lsr #16
   15058:	ldr	r4, [lr, #508]	; 0x1fc
   1505c:	add	r3, r3, r4
   15060:	ldr	r4, [lr, #-4]
   15064:	and	r5, r4, #1020	; 0x3fc
   15068:	ldr	r5, [ip, r5]
   1506c:	add	r5, r3, r5
   15070:	add	r5, r5, r8
   15074:	str	r5, [lr, #-4]
   15078:	lsr	r5, r5, #8
   1507c:	and	r5, r5, #1020	; 0x3fc
   15080:	ldr	r5, [ip, r5]
   15084:	add	r4, r4, r5
   15088:	str	r4, [r1, #-4]
   1508c:	add	r1, r1, #16
   15090:	add	lr, lr, #16
   15094:	cmp	r2, r7
   15098:	bcc	14fa8 <ftello64@plt+0x3d48>
   1509c:	mov	lr, r1
   150a0:	add	r2, r2, #16
   150a4:	add	r6, r0, #1024	; 0x400
   150a8:	eor	r3, r3, r3, lsl #13
   150ac:	mov	r5, r2
   150b0:	ldr	r1, [r2, #-528]	; 0xfffffdf0
   150b4:	add	r3, r3, r1
   150b8:	ldr	r1, [r2, #-16]
   150bc:	and	r7, r1, #1020	; 0x3fc
   150c0:	ldr	r7, [ip, r7]
   150c4:	add	r7, r3, r7
   150c8:	add	r4, r7, r4
   150cc:	str	r4, [r2, #-16]
   150d0:	lsr	r4, r4, #8
   150d4:	and	r4, r4, #1020	; 0x3fc
   150d8:	ldr	r7, [ip, r4]
   150dc:	add	r7, r1, r7
   150e0:	str	r7, [lr, #-16]
   150e4:	eor	r3, r3, r3, lsr #6
   150e8:	ldr	r1, [r2, #-524]	; 0xfffffdf4
   150ec:	add	r3, r3, r1
   150f0:	ldr	r4, [r2, #-12]
   150f4:	and	r1, r4, #1020	; 0x3fc
   150f8:	ldr	r1, [ip, r1]
   150fc:	add	r1, r3, r1
   15100:	add	r1, r1, r7
   15104:	str	r1, [r2, #-12]
   15108:	lsr	r1, r1, #8
   1510c:	and	r1, r1, #1020	; 0x3fc
   15110:	ldr	r8, [ip, r1]
   15114:	add	r8, r4, r8
   15118:	str	r8, [lr, #-12]
   1511c:	eor	r3, r3, r3, lsl #2
   15120:	ldr	r1, [r2, #-520]	; 0xfffffdf8
   15124:	add	r3, r3, r1
   15128:	ldr	r1, [r2, #-8]
   1512c:	and	r4, r1, #1020	; 0x3fc
   15130:	ldr	r4, [ip, r4]
   15134:	add	r4, r3, r4
   15138:	add	r4, r4, r8
   1513c:	str	r4, [r2, #-8]
   15140:	lsr	r4, r4, #8
   15144:	and	r4, r4, #1020	; 0x3fc
   15148:	ldr	r7, [ip, r4]
   1514c:	add	r7, r1, r7
   15150:	str	r7, [lr, #-8]
   15154:	eor	r3, r3, r3, lsr #16
   15158:	ldr	r1, [r2, #-516]	; 0xfffffdfc
   1515c:	add	r3, r3, r1
   15160:	ldr	r4, [r2, #-4]
   15164:	and	r1, r4, #1020	; 0x3fc
   15168:	ldr	r1, [ip, r1]
   1516c:	add	r1, r3, r1
   15170:	add	r1, r1, r7
   15174:	str	r1, [r2, #-4]
   15178:	lsr	r1, r1, #8
   1517c:	and	r1, r1, #1020	; 0x3fc
   15180:	ldr	r1, [ip, r1]
   15184:	add	r4, r4, r1
   15188:	str	r4, [lr, #-4]
   1518c:	add	lr, lr, #16
   15190:	cmp	r2, r6
   15194:	add	r2, r2, #16
   15198:	bcc	150a8 <ftello64@plt+0x3e48>
   1519c:	str	r3, [r0, #1024]	; 0x400
   151a0:	str	r4, [r0, #1028]	; 0x404
   151a4:	pop	{r4, r5, r6, r7, r8, pc}
   151a8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   151ac:	mov	r1, r0
   151b0:	add	r9, r0, #1024	; 0x400
   151b4:	mov	r2, r0
   151b8:	ldr	r6, [pc, #452]	; 15384 <ftello64@plt+0x4124>
   151bc:	ldr	r5, [pc, #452]	; 15388 <ftello64@plt+0x4128>
   151c0:	ldr	r4, [pc, #452]	; 1538c <ftello64@plt+0x412c>
   151c4:	ldr	lr, [pc, #452]	; 15390 <ftello64@plt+0x4130>
   151c8:	ldr	ip, [pc, #452]	; 15394 <ftello64@plt+0x4134>
   151cc:	ldr	r8, [pc, #452]	; 15398 <ftello64@plt+0x4138>
   151d0:	ldr	r7, [pc, #452]	; 1539c <ftello64@plt+0x413c>
   151d4:	ldr	r3, [pc, #452]	; 153a0 <ftello64@plt+0x4140>
   151d8:	ldr	sl, [r2]
   151dc:	add	r3, r3, sl
   151e0:	ldr	sl, [r2, #4]
   151e4:	add	r7, r7, sl
   151e8:	ldr	sl, [r2, #8]
   151ec:	add	r8, r8, sl
   151f0:	eor	r3, r3, r7, lsl #11
   151f4:	ldr	sl, [r2, #12]
   151f8:	add	sl, r3, sl
   151fc:	add	ip, sl, ip
   15200:	add	r7, r7, r8
   15204:	eor	r7, r7, r8, lsr #2
   15208:	ldr	sl, [r2, #16]
   1520c:	add	sl, r7, sl
   15210:	add	lr, sl, lr
   15214:	add	r8, r8, ip
   15218:	eor	r8, r8, ip, lsl #8
   1521c:	ldr	sl, [r2, #20]
   15220:	add	sl, r8, sl
   15224:	add	r4, sl, r4
   15228:	add	ip, ip, lr
   1522c:	eor	ip, ip, lr, lsr #16
   15230:	ldr	sl, [r2, #24]
   15234:	add	sl, ip, sl
   15238:	add	r5, sl, r5
   1523c:	add	lr, lr, r4
   15240:	eor	lr, lr, r4, lsl #10
   15244:	ldr	sl, [r2, #28]
   15248:	add	sl, lr, sl
   1524c:	add	r6, sl, r6
   15250:	add	r4, r4, r5
   15254:	eor	r4, r4, r5, lsr #4
   15258:	add	r3, r3, r4
   1525c:	add	r5, r5, r6
   15260:	eor	r5, r5, r6, lsl #8
   15264:	add	r7, r7, r5
   15268:	add	r6, r6, r3
   1526c:	eor	r6, r6, r3, lsr #9
   15270:	add	r8, r8, r6
   15274:	add	r3, r3, r7
   15278:	str	r3, [r2]
   1527c:	str	r7, [r2, #4]
   15280:	str	r8, [r2, #8]
   15284:	str	ip, [r2, #12]
   15288:	str	lr, [r2, #16]
   1528c:	str	r4, [r2, #20]
   15290:	str	r5, [r2, #24]
   15294:	str	r6, [r2, #28]
   15298:	add	r2, r2, #32
   1529c:	cmp	r2, r9
   152a0:	bne	151d8 <ftello64@plt+0x3f78>
   152a4:	ldr	r9, [r1]
   152a8:	add	r3, r3, r9
   152ac:	ldr	r9, [r1, #4]
   152b0:	add	r7, r7, r9
   152b4:	ldr	r9, [r1, #8]
   152b8:	add	r8, r8, r9
   152bc:	eor	r3, r3, r7, lsl #11
   152c0:	ldr	r9, [r1, #12]
   152c4:	add	r9, r3, r9
   152c8:	add	ip, r9, ip
   152cc:	add	r7, r7, r8
   152d0:	eor	r7, r7, r8, lsr #2
   152d4:	ldr	r9, [r1, #16]
   152d8:	add	r9, r7, r9
   152dc:	add	lr, r9, lr
   152e0:	add	r8, r8, ip
   152e4:	eor	r8, r8, ip, lsl #8
   152e8:	ldr	r9, [r1, #20]
   152ec:	add	r9, r8, r9
   152f0:	add	r4, r9, r4
   152f4:	add	ip, ip, lr
   152f8:	eor	ip, ip, lr, lsr #16
   152fc:	ldr	r9, [r1, #24]
   15300:	add	r9, ip, r9
   15304:	add	r5, r9, r5
   15308:	add	lr, lr, r4
   1530c:	eor	lr, lr, r4, lsl #10
   15310:	ldr	r9, [r1, #28]
   15314:	add	r9, lr, r9
   15318:	add	r6, r9, r6
   1531c:	add	r4, r4, r5
   15320:	eor	r4, r4, r5, lsr #4
   15324:	add	r3, r3, r4
   15328:	add	r5, r5, r6
   1532c:	eor	r5, r5, r6, lsl #8
   15330:	add	r7, r7, r5
   15334:	add	r6, r6, r3
   15338:	eor	r6, r6, r3, lsr #9
   1533c:	add	r8, r8, r6
   15340:	add	r3, r3, r7
   15344:	str	r3, [r1]
   15348:	str	r7, [r1, #4]
   1534c:	str	r8, [r1, #8]
   15350:	str	ip, [r1, #12]
   15354:	str	lr, [r1, #16]
   15358:	str	r4, [r1, #20]
   1535c:	str	r5, [r1, #24]
   15360:	str	r6, [r1, #28]
   15364:	add	r1, r1, #32
   15368:	cmp	r2, r1
   1536c:	bne	152a4 <ftello64@plt+0x4044>
   15370:	mov	r3, #0
   15374:	str	r3, [r0, #1032]	; 0x408
   15378:	str	r3, [r0, #1028]	; 0x404
   1537c:	str	r3, [r0, #1024]	; 0x400
   15380:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15384:	rsbcc	r9, r0, r9, lsl r1
   15388:	strbtgt	lr, [pc], #2587	; 15390 <ftello64@plt+0x4130>
   1538c:	ldrge	r3, [sl, #-3145]	; 0xfffff3b7
   15390:	stmdble	sl!, {r3, r4, r5, r6, r9, fp, lr}
   15394:	svceq	0x00421ad8
   15398:	tstgt	r6, #1200	; 0x4b0
   1539c:	ldrbls	r0, [r9, #89]	; 0x59
   153a0:	cmnne	r7, #360	; 0x168
   153a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   153a8:	sub	sp, sp, #124	; 0x7c
   153ac:	str	r0, [sp, #4]
   153b0:	str	r1, [sp, #8]
   153b4:	str	r2, [sp, #12]
   153b8:	bl	11188 <fileno@plt>
   153bc:	add	r2, sp, #16
   153c0:	mov	r1, r0
   153c4:	mov	r0, #3
   153c8:	bl	11068 <__fxstat64@plt>
   153cc:	cmp	r0, #0
   153d0:	blt	15468 <ftello64@plt+0x4208>
   153d4:	ldr	r3, [sp, #32]
   153d8:	and	r3, r3, #61440	; 0xf000
   153dc:	cmp	r3, #32768	; 0x8000
   153e0:	movne	r4, #8192	; 0x2000
   153e4:	beq	15410 <ftello64@plt+0x41b0>
   153e8:	mov	r0, r4
   153ec:	bl	16978 <ftello64@plt+0x5718>
   153f0:	subs	r7, r0, #0
   153f4:	beq	15618 <ftello64@plt+0x43b8>
   153f8:	mov	r6, #0
   153fc:	mov	fp, #1
   15400:	mvn	r9, #-2147483648	; 0x80000000
   15404:	ldr	r3, [sp, #8]
   15408:	and	sl, r3, #2
   1540c:	b	15564 <ftello64@plt+0x4304>
   15410:	ldr	r0, [sp, #4]
   15414:	bl	11260 <ftello64@plt>
   15418:	cmp	r0, #0
   1541c:	sbcs	r3, r1, #0
   15420:	blt	15470 <ftello64@plt+0x4210>
   15424:	ldrd	r2, [sp, #64]	; 0x40
   15428:	cmp	r0, r2
   1542c:	sbcs	ip, r1, r3
   15430:	bge	15478 <ftello64@plt+0x4218>
   15434:	subs	r2, r2, r0
   15438:	sbc	r3, r3, r1
   1543c:	mvn	r0, #-2147483647	; 0x80000001
   15440:	mov	r1, #0
   15444:	cmp	r0, r2
   15448:	sbcs	r1, r1, r3
   1544c:	addge	r4, r2, #1
   15450:	bge	153e8 <ftello64@plt+0x4188>
   15454:	bl	1114c <__errno_location@plt>
   15458:	mov	r3, #12
   1545c:	str	r3, [r0]
   15460:	mov	r7, #0
   15464:	b	15618 <ftello64@plt+0x43b8>
   15468:	mov	r4, #8192	; 0x2000
   1546c:	b	153e8 <ftello64@plt+0x4188>
   15470:	mov	r4, #8192	; 0x2000
   15474:	b	153e8 <ftello64@plt+0x4188>
   15478:	mov	r4, #8192	; 0x2000
   1547c:	b	153e8 <ftello64@plt+0x4188>
   15480:	bl	1114c <__errno_location@plt>
   15484:	ldr	r8, [r0]
   15488:	ldr	r0, [sp, #4]
   1548c:	bl	10fb4 <ferror@plt>
   15490:	cmp	r0, #0
   15494:	bne	155f8 <ftello64@plt+0x4398>
   15498:	sub	r3, r4, #1
   1549c:	cmp	r6, r3
   154a0:	bcs	15518 <ftello64@plt+0x42b8>
   154a4:	ldr	r3, [sp, #8]
   154a8:	tst	r3, #2
   154ac:	beq	15504 <ftello64@plt+0x42a4>
   154b0:	add	r0, r6, #1
   154b4:	bl	16978 <ftello64@plt+0x5718>
   154b8:	subs	r5, r0, #0
   154bc:	beq	154f0 <ftello64@plt+0x4290>
   154c0:	mov	r2, r6
   154c4:	mov	r1, r7
   154c8:	mov	r0, r5
   154cc:	bl	10fcc <memcpy@plt>
   154d0:	mvn	r2, #0
   154d4:	mov	r1, r4
   154d8:	mov	r0, r7
   154dc:	bl	111dc <__explicit_bzero_chk@plt>
   154e0:	mov	r0, r7
   154e4:	bl	16b0c <ftello64@plt+0x58ac>
   154e8:	mov	r7, r5
   154ec:	b	15518 <ftello64@plt+0x42b8>
   154f0:	mvn	r2, #0
   154f4:	sub	r1, r4, r6
   154f8:	add	r0, r7, r6
   154fc:	bl	111dc <__explicit_bzero_chk@plt>
   15500:	b	15518 <ftello64@plt+0x42b8>
   15504:	add	r1, r6, #1
   15508:	mov	r0, r7
   1550c:	bl	169a8 <ftello64@plt+0x5748>
   15510:	cmp	r0, #0
   15514:	movne	r7, r0
   15518:	mov	r3, #0
   1551c:	strb	r3, [r7, r6]
   15520:	ldr	r3, [sp, #12]
   15524:	str	r6, [r3]
   15528:	b	15618 <ftello64@plt+0x43b8>
   1552c:	bl	1114c <__errno_location@plt>
   15530:	ldr	r8, [r0]
   15534:	mvn	r2, #0
   15538:	mov	r1, r5
   1553c:	mov	r0, r7
   15540:	bl	111dc <__explicit_bzero_chk@plt>
   15544:	b	15604 <ftello64@plt+0x43a4>
   15548:	mov	r1, r5
   1554c:	mov	r0, r7
   15550:	bl	169a8 <ftello64@plt+0x5748>
   15554:	subs	r8, r0, #0
   15558:	beq	155e8 <ftello64@plt+0x4388>
   1555c:	mov	r4, r5
   15560:	mov	r7, r8
   15564:	sub	r5, r4, r6
   15568:	ldr	r3, [sp, #4]
   1556c:	mov	r2, r5
   15570:	mov	r1, fp
   15574:	add	r0, r7, r6
   15578:	bl	11098 <fread@plt>
   1557c:	add	r6, r6, r0
   15580:	cmp	r5, r0
   15584:	bne	15480 <ftello64@plt+0x4220>
   15588:	cmn	r4, #-2147483647	; 0x80000001
   1558c:	beq	155f4 <ftello64@plt+0x4394>
   15590:	lsr	r5, r4, #1
   15594:	sub	r3, r9, r5
   15598:	cmp	r4, r3
   1559c:	addcc	r5, r4, r5
   155a0:	movcs	r5, r9
   155a4:	cmp	sl, #0
   155a8:	beq	15548 <ftello64@plt+0x42e8>
   155ac:	mov	r0, r5
   155b0:	bl	16978 <ftello64@plt+0x5718>
   155b4:	subs	r8, r0, #0
   155b8:	beq	1552c <ftello64@plt+0x42cc>
   155bc:	mov	r2, r4
   155c0:	mov	r1, r7
   155c4:	mov	r0, r8
   155c8:	bl	10fcc <memcpy@plt>
   155cc:	mvn	r2, #0
   155d0:	mov	r1, r4
   155d4:	mov	r0, r7
   155d8:	bl	111dc <__explicit_bzero_chk@plt>
   155dc:	mov	r0, r7
   155e0:	bl	16b0c <ftello64@plt+0x58ac>
   155e4:	b	1555c <ftello64@plt+0x42fc>
   155e8:	bl	1114c <__errno_location@plt>
   155ec:	ldr	r8, [r0]
   155f0:	b	15604 <ftello64@plt+0x43a4>
   155f4:	mov	r8, #12
   155f8:	ldr	r3, [sp, #8]
   155fc:	tst	r3, #2
   15600:	bne	15624 <ftello64@plt+0x43c4>
   15604:	mov	r0, r7
   15608:	bl	16b0c <ftello64@plt+0x58ac>
   1560c:	bl	1114c <__errno_location@plt>
   15610:	str	r8, [r0]
   15614:	mov	r7, #0
   15618:	mov	r0, r7
   1561c:	add	sp, sp, #124	; 0x7c
   15620:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15624:	mov	r5, r4
   15628:	b	15534 <ftello64@plt+0x42d4>
   1562c:	push	{r4, r5, r6, r7, r8, lr}
   15630:	mov	r4, r1
   15634:	mov	r6, r2
   15638:	and	r1, r1, #1
   1563c:	ldr	r3, [pc, #156]	; 156e0 <ftello64@plt+0x4480>
   15640:	ldr	r2, [pc, #156]	; 156e4 <ftello64@plt+0x4484>
   15644:	cmp	r1, #0
   15648:	movne	r1, r2
   1564c:	moveq	r1, r3
   15650:	bl	11200 <fopen64@plt>
   15654:	subs	r5, r0, #0
   15658:	beq	156d8 <ftello64@plt+0x4478>
   1565c:	ands	r7, r4, #2
   15660:	bne	156ac <ftello64@plt+0x444c>
   15664:	mov	r2, r6
   15668:	mov	r1, r4
   1566c:	mov	r0, r5
   15670:	bl	153a4 <ftello64@plt+0x4144>
   15674:	mov	r4, r0
   15678:	mov	r0, r5
   1567c:	bl	126f4 <ftello64@plt+0x1494>
   15680:	cmp	r0, #0
   15684:	beq	156a4 <ftello64@plt+0x4444>
   15688:	cmp	r4, #0
   1568c:	beq	156a4 <ftello64@plt+0x4444>
   15690:	cmp	r7, #0
   15694:	bne	156c4 <ftello64@plt+0x4464>
   15698:	mov	r0, r4
   1569c:	bl	16b0c <ftello64@plt+0x58ac>
   156a0:	mov	r4, #0
   156a4:	mov	r0, r4
   156a8:	pop	{r4, r5, r6, r7, r8, pc}
   156ac:	mov	r3, #0
   156b0:	mov	r2, #2
   156b4:	mov	r1, r3
   156b8:	mov	r0, r5
   156bc:	bl	11164 <setvbuf@plt>
   156c0:	b	15664 <ftello64@plt+0x4404>
   156c4:	mvn	r2, #0
   156c8:	ldr	r1, [r6]
   156cc:	mov	r0, r4
   156d0:	bl	111dc <__explicit_bzero_chk@plt>
   156d4:	b	15698 <ftello64@plt+0x4438>
   156d8:	mov	r4, #0
   156dc:	b	156a4 <ftello64@plt+0x4444>
   156e0:	andeq	r8, r1, r0, asr #28
   156e4:	andeq	r8, r1, ip, lsr lr
   156e8:	push	{r4, r5, r6, lr}
   156ec:	sub	sp, sp, #32
   156f0:	mov	r4, r0
   156f4:	ldr	r5, [sp, #48]	; 0x30
   156f8:	ldr	r6, [sp, #52]	; 0x34
   156fc:	cmp	r1, #0
   15700:	beq	157b8 <ftello64@plt+0x4558>
   15704:	str	r3, [sp, #4]
   15708:	str	r2, [sp]
   1570c:	mov	r3, r1
   15710:	ldr	r2, [pc, #940]	; 15ac4 <ftello64@plt+0x4864>
   15714:	mov	r1, #1
   15718:	bl	11194 <__fprintf_chk@plt>
   1571c:	mov	r2, #5
   15720:	ldr	r1, [pc, #928]	; 15ac8 <ftello64@plt+0x4868>
   15724:	mov	r0, #0
   15728:	bl	11020 <dcgettext@plt>
   1572c:	ldr	r3, [pc, #920]	; 15acc <ftello64@plt+0x486c>
   15730:	str	r3, [sp]
   15734:	mov	r3, r0
   15738:	ldr	r2, [pc, #912]	; 15ad0 <ftello64@plt+0x4870>
   1573c:	mov	r1, #1
   15740:	mov	r0, r4
   15744:	bl	11194 <__fprintf_chk@plt>
   15748:	mov	r1, r4
   1574c:	mov	r0, #10
   15750:	bl	11014 <fputc_unlocked@plt>
   15754:	mov	r2, #5
   15758:	ldr	r1, [pc, #884]	; 15ad4 <ftello64@plt+0x4874>
   1575c:	mov	r0, #0
   15760:	bl	11020 <dcgettext@plt>
   15764:	ldr	r3, [pc, #876]	; 15ad8 <ftello64@plt+0x4878>
   15768:	mov	r2, r0
   1576c:	mov	r1, #1
   15770:	mov	r0, r4
   15774:	bl	11194 <__fprintf_chk@plt>
   15778:	mov	r1, r4
   1577c:	mov	r0, #10
   15780:	bl	11014 <fputc_unlocked@plt>
   15784:	cmp	r6, #9
   15788:	ldrls	pc, [pc, r6, lsl #2]
   1578c:	b	15a5c <ftello64@plt+0x47fc>
   15790:	strdeq	r5, [r1], -r4
   15794:	ldrdeq	r5, [r1], -r0
   15798:	strdeq	r5, [r1], -ip
   1579c:	andeq	r5, r1, ip, lsr #16
   157a0:	andeq	r5, r1, r4, ror #16
   157a4:	andeq	r5, r1, r4, lsr #17
   157a8:	andeq	r5, r1, ip, ror #17
   157ac:	andeq	r5, r1, ip, lsr r9
   157b0:	muleq	r1, r4, r9
   157b4:	strdeq	r5, [r1], -r4
   157b8:	str	r3, [sp]
   157bc:	mov	r3, r2
   157c0:	ldr	r2, [pc, #788]	; 15adc <ftello64@plt+0x487c>
   157c4:	mov	r1, #1
   157c8:	bl	11194 <__fprintf_chk@plt>
   157cc:	b	1571c <ftello64@plt+0x44bc>
   157d0:	mov	r2, #5
   157d4:	ldr	r1, [pc, #772]	; 15ae0 <ftello64@plt+0x4880>
   157d8:	mov	r0, #0
   157dc:	bl	11020 <dcgettext@plt>
   157e0:	ldr	r3, [r5]
   157e4:	mov	r2, r0
   157e8:	mov	r1, #1
   157ec:	mov	r0, r4
   157f0:	bl	11194 <__fprintf_chk@plt>
   157f4:	add	sp, sp, #32
   157f8:	pop	{r4, r5, r6, pc}
   157fc:	mov	r2, #5
   15800:	ldr	r1, [pc, #732]	; 15ae4 <ftello64@plt+0x4884>
   15804:	mov	r0, #0
   15808:	bl	11020 <dcgettext@plt>
   1580c:	ldr	r3, [r5]
   15810:	ldr	r2, [r5, #4]
   15814:	str	r2, [sp]
   15818:	mov	r2, r0
   1581c:	mov	r1, #1
   15820:	mov	r0, r4
   15824:	bl	11194 <__fprintf_chk@plt>
   15828:	b	157f4 <ftello64@plt+0x4594>
   1582c:	mov	r2, #5
   15830:	ldr	r1, [pc, #688]	; 15ae8 <ftello64@plt+0x4888>
   15834:	mov	r0, #0
   15838:	bl	11020 <dcgettext@plt>
   1583c:	ldr	r3, [r5]
   15840:	ldr	r2, [r5, #8]
   15844:	str	r2, [sp, #4]
   15848:	ldr	r2, [r5, #4]
   1584c:	str	r2, [sp]
   15850:	mov	r2, r0
   15854:	mov	r1, #1
   15858:	mov	r0, r4
   1585c:	bl	11194 <__fprintf_chk@plt>
   15860:	b	157f4 <ftello64@plt+0x4594>
   15864:	mov	r2, #5
   15868:	ldr	r1, [pc, #636]	; 15aec <ftello64@plt+0x488c>
   1586c:	mov	r0, #0
   15870:	bl	11020 <dcgettext@plt>
   15874:	ldr	r3, [r5]
   15878:	ldr	r2, [r5, #12]
   1587c:	str	r2, [sp, #8]
   15880:	ldr	r2, [r5, #8]
   15884:	str	r2, [sp, #4]
   15888:	ldr	r2, [r5, #4]
   1588c:	str	r2, [sp]
   15890:	mov	r2, r0
   15894:	mov	r1, #1
   15898:	mov	r0, r4
   1589c:	bl	11194 <__fprintf_chk@plt>
   158a0:	b	157f4 <ftello64@plt+0x4594>
   158a4:	mov	r2, #5
   158a8:	ldr	r1, [pc, #576]	; 15af0 <ftello64@plt+0x4890>
   158ac:	mov	r0, #0
   158b0:	bl	11020 <dcgettext@plt>
   158b4:	ldr	r3, [r5]
   158b8:	ldr	r2, [r5, #16]
   158bc:	str	r2, [sp, #12]
   158c0:	ldr	r2, [r5, #12]
   158c4:	str	r2, [sp, #8]
   158c8:	ldr	r2, [r5, #8]
   158cc:	str	r2, [sp, #4]
   158d0:	ldr	r2, [r5, #4]
   158d4:	str	r2, [sp]
   158d8:	mov	r2, r0
   158dc:	mov	r1, #1
   158e0:	mov	r0, r4
   158e4:	bl	11194 <__fprintf_chk@plt>
   158e8:	b	157f4 <ftello64@plt+0x4594>
   158ec:	mov	r2, #5
   158f0:	ldr	r1, [pc, #508]	; 15af4 <ftello64@plt+0x4894>
   158f4:	mov	r0, #0
   158f8:	bl	11020 <dcgettext@plt>
   158fc:	ldr	r3, [r5]
   15900:	ldr	r2, [r5, #20]
   15904:	str	r2, [sp, #16]
   15908:	ldr	r2, [r5, #16]
   1590c:	str	r2, [sp, #12]
   15910:	ldr	r2, [r5, #12]
   15914:	str	r2, [sp, #8]
   15918:	ldr	r2, [r5, #8]
   1591c:	str	r2, [sp, #4]
   15920:	ldr	r2, [r5, #4]
   15924:	str	r2, [sp]
   15928:	mov	r2, r0
   1592c:	mov	r1, #1
   15930:	mov	r0, r4
   15934:	bl	11194 <__fprintf_chk@plt>
   15938:	b	157f4 <ftello64@plt+0x4594>
   1593c:	mov	r2, #5
   15940:	ldr	r1, [pc, #432]	; 15af8 <ftello64@plt+0x4898>
   15944:	mov	r0, #0
   15948:	bl	11020 <dcgettext@plt>
   1594c:	ldr	r3, [r5]
   15950:	ldr	r2, [r5, #24]
   15954:	str	r2, [sp, #20]
   15958:	ldr	r2, [r5, #20]
   1595c:	str	r2, [sp, #16]
   15960:	ldr	r2, [r5, #16]
   15964:	str	r2, [sp, #12]
   15968:	ldr	r2, [r5, #12]
   1596c:	str	r2, [sp, #8]
   15970:	ldr	r2, [r5, #8]
   15974:	str	r2, [sp, #4]
   15978:	ldr	r2, [r5, #4]
   1597c:	str	r2, [sp]
   15980:	mov	r2, r0
   15984:	mov	r1, #1
   15988:	mov	r0, r4
   1598c:	bl	11194 <__fprintf_chk@plt>
   15990:	b	157f4 <ftello64@plt+0x4594>
   15994:	mov	r2, #5
   15998:	ldr	r1, [pc, #348]	; 15afc <ftello64@plt+0x489c>
   1599c:	mov	r0, #0
   159a0:	bl	11020 <dcgettext@plt>
   159a4:	ldr	r3, [r5]
   159a8:	ldr	r2, [r5, #28]
   159ac:	str	r2, [sp, #24]
   159b0:	ldr	r2, [r5, #24]
   159b4:	str	r2, [sp, #20]
   159b8:	ldr	r2, [r5, #20]
   159bc:	str	r2, [sp, #16]
   159c0:	ldr	r2, [r5, #16]
   159c4:	str	r2, [sp, #12]
   159c8:	ldr	r2, [r5, #12]
   159cc:	str	r2, [sp, #8]
   159d0:	ldr	r2, [r5, #8]
   159d4:	str	r2, [sp, #4]
   159d8:	ldr	r2, [r5, #4]
   159dc:	str	r2, [sp]
   159e0:	mov	r2, r0
   159e4:	mov	r1, #1
   159e8:	mov	r0, r4
   159ec:	bl	11194 <__fprintf_chk@plt>
   159f0:	b	157f4 <ftello64@plt+0x4594>
   159f4:	mov	r2, #5
   159f8:	ldr	r1, [pc, #256]	; 15b00 <ftello64@plt+0x48a0>
   159fc:	mov	r0, #0
   15a00:	bl	11020 <dcgettext@plt>
   15a04:	ldr	r3, [r5]
   15a08:	ldr	r2, [r5, #32]
   15a0c:	str	r2, [sp, #28]
   15a10:	ldr	r2, [r5, #28]
   15a14:	str	r2, [sp, #24]
   15a18:	ldr	r2, [r5, #24]
   15a1c:	str	r2, [sp, #20]
   15a20:	ldr	r2, [r5, #20]
   15a24:	str	r2, [sp, #16]
   15a28:	ldr	r2, [r5, #16]
   15a2c:	str	r2, [sp, #12]
   15a30:	ldr	r2, [r5, #12]
   15a34:	str	r2, [sp, #8]
   15a38:	ldr	r2, [r5, #8]
   15a3c:	str	r2, [sp, #4]
   15a40:	ldr	r2, [r5, #4]
   15a44:	str	r2, [sp]
   15a48:	mov	r2, r0
   15a4c:	mov	r1, #1
   15a50:	mov	r0, r4
   15a54:	bl	11194 <__fprintf_chk@plt>
   15a58:	b	157f4 <ftello64@plt+0x4594>
   15a5c:	mov	r2, #5
   15a60:	ldr	r1, [pc, #156]	; 15b04 <ftello64@plt+0x48a4>
   15a64:	mov	r0, #0
   15a68:	bl	11020 <dcgettext@plt>
   15a6c:	ldr	r3, [r5]
   15a70:	ldr	r2, [r5, #32]
   15a74:	str	r2, [sp, #28]
   15a78:	ldr	r2, [r5, #28]
   15a7c:	str	r2, [sp, #24]
   15a80:	ldr	r2, [r5, #24]
   15a84:	str	r2, [sp, #20]
   15a88:	ldr	r2, [r5, #20]
   15a8c:	str	r2, [sp, #16]
   15a90:	ldr	r2, [r5, #16]
   15a94:	str	r2, [sp, #12]
   15a98:	ldr	r2, [r5, #12]
   15a9c:	str	r2, [sp, #8]
   15aa0:	ldr	r2, [r5, #8]
   15aa4:	str	r2, [sp, #4]
   15aa8:	ldr	r2, [r5, #4]
   15aac:	str	r2, [sp]
   15ab0:	mov	r2, r0
   15ab4:	mov	r1, #1
   15ab8:	mov	r0, r4
   15abc:	bl	11194 <__fprintf_chk@plt>
   15ac0:	b	157f4 <ftello64@plt+0x4594>
   15ac4:	andeq	r8, r1, r4, asr #28
   15ac8:	andeq	r8, r1, r8, asr lr
   15acc:	andeq	r0, r0, r6, ror #15
   15ad0:	andeq	r9, r1, r0, lsr r1
   15ad4:	andeq	r8, r1, ip, asr lr
   15ad8:	andeq	r8, r1, r8, lsl #30
   15adc:	andeq	r8, r1, r0, asr lr
   15ae0:	andeq	r8, r1, ip, lsr #30
   15ae4:	andeq	r8, r1, ip, lsr pc
   15ae8:	andeq	r8, r1, r4, asr pc
   15aec:	andeq	r8, r1, r0, ror pc
   15af0:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   15af4:			; <UNDEFINED> instruction: 0x00018fb4
   15af8:	ldrdeq	r8, [r1], -ip
   15afc:	andeq	r9, r1, r8
   15b00:	andeq	r9, r1, r8, lsr r0
   15b04:	andeq	r9, r1, ip, rrx
   15b08:	push	{r4, r5, lr}
   15b0c:	sub	sp, sp, #12
   15b10:	ldr	r5, [sp, #24]
   15b14:	ldr	ip, [r5]
   15b18:	cmp	ip, #0
   15b1c:	beq	15b4c <ftello64@plt+0x48ec>
   15b20:	mov	lr, r5
   15b24:	mov	ip, #0
   15b28:	add	ip, ip, #1
   15b2c:	ldr	r4, [lr, #4]!
   15b30:	cmp	r4, #0
   15b34:	bne	15b28 <ftello64@plt+0x48c8>
   15b38:	str	ip, [sp, #4]
   15b3c:	str	r5, [sp]
   15b40:	bl	156e8 <ftello64@plt+0x4488>
   15b44:	add	sp, sp, #12
   15b48:	pop	{r4, r5, pc}
   15b4c:	mov	ip, #0
   15b50:	b	15b38 <ftello64@plt+0x48d8>
   15b54:	push	{r4, r5, lr}
   15b58:	sub	sp, sp, #52	; 0x34
   15b5c:	ldr	r4, [sp, #64]	; 0x40
   15b60:	sub	r4, r4, #4
   15b64:	add	r5, sp, #4
   15b68:	mov	ip, #0
   15b6c:	ldr	lr, [r4, #4]!
   15b70:	str	lr, [r5, #4]!
   15b74:	cmp	lr, #0
   15b78:	beq	15b88 <ftello64@plt+0x4928>
   15b7c:	add	ip, ip, #1
   15b80:	cmp	ip, #10
   15b84:	bne	15b6c <ftello64@plt+0x490c>
   15b88:	str	ip, [sp, #4]
   15b8c:	add	ip, sp, #8
   15b90:	str	ip, [sp]
   15b94:	bl	156e8 <ftello64@plt+0x4488>
   15b98:	add	sp, sp, #52	; 0x34
   15b9c:	pop	{r4, r5, pc}
   15ba0:	push	{r3}		; (str r3, [sp, #-4]!)
   15ba4:	push	{lr}		; (str lr, [sp, #-4]!)
   15ba8:	sub	sp, sp, #16
   15bac:	add	r3, sp, #24
   15bb0:	str	r3, [sp, #12]
   15bb4:	str	r3, [sp]
   15bb8:	ldr	r3, [sp, #20]
   15bbc:	bl	15b54 <ftello64@plt+0x48f4>
   15bc0:	add	sp, sp, #16
   15bc4:	pop	{lr}		; (ldr lr, [sp], #4)
   15bc8:	add	sp, sp, #4
   15bcc:	bx	lr
   15bd0:	push	{r4, lr}
   15bd4:	ldr	r3, [pc, #112]	; 15c4c <ftello64@plt+0x49ec>
   15bd8:	ldr	r1, [r3]
   15bdc:	mov	r0, #10
   15be0:	bl	11014 <fputc_unlocked@plt>
   15be4:	mov	r2, #5
   15be8:	ldr	r1, [pc, #96]	; 15c50 <ftello64@plt+0x49f0>
   15bec:	mov	r0, #0
   15bf0:	bl	11020 <dcgettext@plt>
   15bf4:	ldr	r2, [pc, #88]	; 15c54 <ftello64@plt+0x49f4>
   15bf8:	mov	r1, r0
   15bfc:	mov	r0, #1
   15c00:	bl	1117c <__printf_chk@plt>
   15c04:	mov	r2, #5
   15c08:	ldr	r1, [pc, #72]	; 15c58 <ftello64@plt+0x49f8>
   15c0c:	mov	r0, #0
   15c10:	bl	11020 <dcgettext@plt>
   15c14:	ldr	r3, [pc, #64]	; 15c5c <ftello64@plt+0x49fc>
   15c18:	ldr	r2, [pc, #64]	; 15c60 <ftello64@plt+0x4a00>
   15c1c:	mov	r1, r0
   15c20:	mov	r0, #1
   15c24:	bl	1117c <__printf_chk@plt>
   15c28:	mov	r2, #5
   15c2c:	ldr	r1, [pc, #48]	; 15c64 <ftello64@plt+0x4a04>
   15c30:	mov	r0, #0
   15c34:	bl	11020 <dcgettext@plt>
   15c38:	ldr	r2, [pc, #40]	; 15c68 <ftello64@plt+0x4a08>
   15c3c:	mov	r1, r0
   15c40:	mov	r0, #1
   15c44:	bl	1117c <__printf_chk@plt>
   15c48:	pop	{r4, pc}
   15c4c:	andeq	sl, r2, r4, lsl #3
   15c50:	andeq	r9, r1, r8, lsr #1
   15c54:	strheq	r9, [r1], -ip
   15c58:	ldrdeq	r9, [r1], -r4
   15c5c:	strdeq	r8, [r1], -r4
   15c60:	andeq	r8, r1, ip, lsl sl
   15c64:	andeq	r9, r1, r8, ror #1
   15c68:	andeq	r9, r1, r0, lsl r1
   15c6c:	push	{r4, lr}
   15c70:	bl	16978 <ftello64@plt+0x5718>
   15c74:	cmp	r0, #0
   15c78:	popne	{r4, pc}
   15c7c:	bl	16210 <ftello64@plt+0x4fb0>
   15c80:	push	{r4, lr}
   15c84:	bl	16978 <ftello64@plt+0x5718>
   15c88:	cmp	r0, #0
   15c8c:	popne	{r4, pc}
   15c90:	bl	16210 <ftello64@plt+0x4fb0>
   15c94:	push	{r4, lr}
   15c98:	bl	15c6c <ftello64@plt+0x4a0c>
   15c9c:	pop	{r4, pc}
   15ca0:	push	{r4, r5, r6, lr}
   15ca4:	mov	r5, r0
   15ca8:	mov	r4, r1
   15cac:	bl	169a8 <ftello64@plt+0x5748>
   15cb0:	cmp	r0, #0
   15cb4:	popne	{r4, r5, r6, pc}
   15cb8:	adds	r4, r4, #0
   15cbc:	movne	r4, #1
   15cc0:	cmp	r5, #0
   15cc4:	orreq	r4, r4, #1
   15cc8:	cmp	r4, #0
   15ccc:	popeq	{r4, r5, r6, pc}
   15cd0:	bl	16210 <ftello64@plt+0x4fb0>
   15cd4:	push	{r4, lr}
   15cd8:	cmp	r1, #0
   15cdc:	orreq	r1, r1, #1
   15ce0:	bl	169a8 <ftello64@plt+0x5748>
   15ce4:	cmp	r0, #0
   15ce8:	popne	{r4, pc}
   15cec:	bl	16210 <ftello64@plt+0x4fb0>
   15cf0:	push	{r4, r5, r6, lr}
   15cf4:	mov	r6, r0
   15cf8:	mov	r5, r1
   15cfc:	mov	r4, r2
   15d00:	bl	17b7c <ftello64@plt+0x691c>
   15d04:	cmp	r0, #0
   15d08:	popne	{r4, r5, r6, pc}
   15d0c:	cmp	r6, #0
   15d10:	beq	15d20 <ftello64@plt+0x4ac0>
   15d14:	cmp	r5, #0
   15d18:	cmpne	r4, #0
   15d1c:	popeq	{r4, r5, r6, pc}
   15d20:	bl	16210 <ftello64@plt+0x4fb0>
   15d24:	push	{r4, lr}
   15d28:	bl	15cf0 <ftello64@plt+0x4a90>
   15d2c:	pop	{r4, pc}
   15d30:	push	{r4, lr}
   15d34:	mov	ip, r1
   15d38:	mov	r3, r2
   15d3c:	cmp	r2, #0
   15d40:	cmpne	r1, #0
   15d44:	moveq	r3, #1
   15d48:	moveq	ip, r3
   15d4c:	mov	r2, r3
   15d50:	mov	r1, ip
   15d54:	bl	17b7c <ftello64@plt+0x691c>
   15d58:	cmp	r0, #0
   15d5c:	popne	{r4, pc}
   15d60:	bl	16210 <ftello64@plt+0x4fb0>
   15d64:	push	{r4, lr}
   15d68:	mov	r2, r1
   15d6c:	mov	r1, r0
   15d70:	mov	r0, #0
   15d74:	bl	15cf0 <ftello64@plt+0x4a90>
   15d78:	pop	{r4, pc}
   15d7c:	push	{r4, lr}
   15d80:	mov	r2, r1
   15d84:	mov	r1, r0
   15d88:	mov	r0, #0
   15d8c:	bl	15d30 <ftello64@plt+0x4ad0>
   15d90:	pop	{r4, pc}
   15d94:	push	{r4, r5, r6, r7, r8, lr}
   15d98:	mov	r5, r1
   15d9c:	mov	r6, r2
   15da0:	ldr	r4, [r1]
   15da4:	subs	r7, r0, #0
   15da8:	beq	15dc4 <ftello64@plt+0x4b64>
   15dac:	lsr	r2, r4, #1
   15db0:	add	r3, r2, #1
   15db4:	mvn	r3, r3
   15db8:	cmp	r4, r3
   15dbc:	bls	15de8 <ftello64@plt+0x4b88>
   15dc0:	bl	16210 <ftello64@plt+0x4fb0>
   15dc4:	cmp	r4, #0
   15dc8:	bne	15df0 <ftello64@plt+0x4b90>
   15dcc:	mov	r1, r2
   15dd0:	mov	r0, #64	; 0x40
   15dd4:	bl	17f3c <ftello64@plt+0x6cdc>
   15dd8:	cmp	r0, #0
   15ddc:	movne	r4, r0
   15de0:	addeq	r4, r0, #1
   15de4:	b	15df0 <ftello64@plt+0x4b90>
   15de8:	add	r4, r4, #1
   15dec:	add	r4, r4, r2
   15df0:	mov	r2, r6
   15df4:	mov	r1, r4
   15df8:	mov	r0, r7
   15dfc:	bl	15cf0 <ftello64@plt+0x4a90>
   15e00:	str	r4, [r5]
   15e04:	pop	{r4, r5, r6, r7, r8, pc}
   15e08:	push	{r4, lr}
   15e0c:	mov	r2, #1
   15e10:	bl	15d94 <ftello64@plt+0x4b34>
   15e14:	pop	{r4, pc}
   15e18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15e1c:	sub	sp, sp, #12
   15e20:	mov	fp, r0
   15e24:	mov	sl, r1
   15e28:	mov	r9, r2
   15e2c:	mov	r7, r3
   15e30:	ldr	r6, [sp, #48]	; 0x30
   15e34:	ldr	r5, [r1]
   15e38:	asrs	r4, r5, #1
   15e3c:	bmi	15f98 <ftello64@plt+0x4d38>
   15e40:	cmp	r5, #0
   15e44:	blt	15fac <ftello64@plt+0x4d4c>
   15e48:	mvn	r3, #-2147483648	; 0x80000000
   15e4c:	sub	r3, r3, r4
   15e50:	cmp	r5, r3
   15e54:	movle	r3, #0
   15e58:	movgt	r3, #1
   15e5c:	cmp	r3, #0
   15e60:	addeq	r4, r4, r5
   15e64:	mvnne	r4, #-2147483648	; 0x80000000
   15e68:	mvn	r8, r7
   15e6c:	lsr	r8, r8, #31
   15e70:	cmp	r7, r4
   15e74:	movge	r3, #0
   15e78:	andlt	r3, r8, #1
   15e7c:	cmp	r3, #0
   15e80:	movne	r4, r7
   15e84:	cmp	r6, #0
   15e88:	blt	15fc0 <ftello64@plt+0x4d60>
   15e8c:	cmp	r6, #0
   15e90:	beq	1606c <ftello64@plt+0x4e0c>
   15e94:	cmp	r4, #0
   15e98:	blt	1601c <ftello64@plt+0x4dbc>
   15e9c:	mov	r1, r6
   15ea0:	mvn	r0, #-2147483648	; 0x80000000
   15ea4:	bl	18148 <ftello64@plt+0x6ee8>
   15ea8:	cmp	r0, r4
   15eac:	movge	r0, #0
   15eb0:	movlt	r0, #1
   15eb4:	cmp	r0, #0
   15eb8:	mvnne	r3, #-2147483648	; 0x80000000
   15ebc:	strne	r3, [sp, #4]
   15ec0:	beq	16054 <ftello64@plt+0x4df4>
   15ec4:	mov	r1, r6
   15ec8:	ldr	r0, [sp, #4]
   15ecc:	bl	18148 <ftello64@plt+0x6ee8>
   15ed0:	mov	r4, r0
   15ed4:	mov	r1, r6
   15ed8:	ldr	r0, [sp, #4]
   15edc:	bl	18368 <ftello64@plt+0x7108>
   15ee0:	ldr	r3, [sp, #4]
   15ee4:	sub	r1, r3, r1
   15ee8:	cmp	fp, #0
   15eec:	moveq	r3, #0
   15ef0:	streq	r3, [sl]
   15ef4:	sub	r3, r4, r5
   15ef8:	cmp	r3, r9
   15efc:	bge	15f84 <ftello64@plt+0x4d24>
   15f00:	cmp	r9, #0
   15f04:	blt	16078 <ftello64@plt+0x4e18>
   15f08:	cmp	r5, #0
   15f0c:	blt	1608c <ftello64@plt+0x4e2c>
   15f10:	mvn	r3, #-2147483648	; 0x80000000
   15f14:	sub	r3, r3, r9
   15f18:	cmp	r5, r3
   15f1c:	movle	r3, #0
   15f20:	movgt	r3, #1
   15f24:	cmp	r3, #0
   15f28:	bne	16134 <ftello64@plt+0x4ed4>
   15f2c:	add	r5, r5, r9
   15f30:	mov	r4, r5
   15f34:	cmp	r7, r5
   15f38:	movge	r7, #0
   15f3c:	andlt	r7, r8, #1
   15f40:	cmp	r7, #0
   15f44:	bne	16134 <ftello64@plt+0x4ed4>
   15f48:	cmp	r6, #0
   15f4c:	blt	160a0 <ftello64@plt+0x4e40>
   15f50:	cmp	r6, #0
   15f54:	beq	15f80 <ftello64@plt+0x4d20>
   15f58:	cmp	r5, #0
   15f5c:	blt	160fc <ftello64@plt+0x4e9c>
   15f60:	mov	r1, r6
   15f64:	mvn	r0, #-2147483648	; 0x80000000
   15f68:	bl	18148 <ftello64@plt+0x6ee8>
   15f6c:	cmp	r5, r0
   15f70:	movle	r0, #0
   15f74:	movgt	r0, #1
   15f78:	cmp	r0, #0
   15f7c:	bne	16134 <ftello64@plt+0x4ed4>
   15f80:	mul	r1, r5, r6
   15f84:	mov	r0, fp
   15f88:	bl	15ca0 <ftello64@plt+0x4a40>
   15f8c:	str	r4, [sl]
   15f90:	add	sp, sp, #12
   15f94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15f98:	rsb	r3, r4, #-2147483648	; 0x80000000
   15f9c:	cmp	r5, r3
   15fa0:	movge	r3, #0
   15fa4:	movlt	r3, #1
   15fa8:	b	15e5c <ftello64@plt+0x4bfc>
   15fac:	rsb	r3, r5, #-2147483648	; 0x80000000
   15fb0:	cmp	r4, r3
   15fb4:	movge	r3, #0
   15fb8:	movlt	r3, #1
   15fbc:	b	15e5c <ftello64@plt+0x4bfc>
   15fc0:	cmp	r4, #0
   15fc4:	blt	15fec <ftello64@plt+0x4d8c>
   15fc8:	cmn	r6, #1
   15fcc:	beq	16008 <ftello64@plt+0x4da8>
   15fd0:	mov	r1, r6
   15fd4:	mov	r0, #-2147483648	; 0x80000000
   15fd8:	bl	18148 <ftello64@plt+0x6ee8>
   15fdc:	cmp	r0, r4
   15fe0:	movge	r0, #0
   15fe4:	movlt	r0, #1
   15fe8:	b	15eb4 <ftello64@plt+0x4c54>
   15fec:	mov	r1, r6
   15ff0:	mvn	r0, #-2147483648	; 0x80000000
   15ff4:	bl	18148 <ftello64@plt+0x6ee8>
   15ff8:	cmp	r0, r4
   15ffc:	movle	r0, #0
   16000:	movgt	r0, #1
   16004:	b	15eb4 <ftello64@plt+0x4c54>
   16008:	add	r0, r4, #-2147483648	; 0x80000000
   1600c:	cmp	r0, #0
   16010:	movle	r0, #0
   16014:	movgt	r0, #1
   16018:	b	15eb4 <ftello64@plt+0x4c54>
   1601c:	cmn	r4, #1
   16020:	beq	16040 <ftello64@plt+0x4de0>
   16024:	mov	r1, r4
   16028:	mov	r0, #-2147483648	; 0x80000000
   1602c:	bl	18148 <ftello64@plt+0x6ee8>
   16030:	cmp	r6, r0
   16034:	movle	r0, #0
   16038:	movgt	r0, #1
   1603c:	b	15eb4 <ftello64@plt+0x4c54>
   16040:	add	r0, r6, #-2147483648	; 0x80000000
   16044:	cmp	r0, #0
   16048:	movle	r0, #0
   1604c:	movgt	r0, #1
   16050:	b	15eb4 <ftello64@plt+0x4c54>
   16054:	mul	r1, r6, r4
   16058:	cmp	r1, #63	; 0x3f
   1605c:	movle	r3, #64	; 0x40
   16060:	strle	r3, [sp, #4]
   16064:	bgt	15ee8 <ftello64@plt+0x4c88>
   16068:	b	15ec4 <ftello64@plt+0x4c64>
   1606c:	mov	r3, #64	; 0x40
   16070:	str	r3, [sp, #4]
   16074:	b	15ec4 <ftello64@plt+0x4c64>
   16078:	rsb	r3, r9, #-2147483648	; 0x80000000
   1607c:	cmp	r5, r3
   16080:	movge	r3, #0
   16084:	movlt	r3, #1
   16088:	b	15f24 <ftello64@plt+0x4cc4>
   1608c:	rsb	r3, r5, #-2147483648	; 0x80000000
   16090:	cmp	r9, r3
   16094:	movge	r3, #0
   16098:	movlt	r3, #1
   1609c:	b	15f24 <ftello64@plt+0x4cc4>
   160a0:	cmp	r5, #0
   160a4:	blt	160cc <ftello64@plt+0x4e6c>
   160a8:	cmn	r6, #1
   160ac:	beq	160e8 <ftello64@plt+0x4e88>
   160b0:	mov	r1, r6
   160b4:	mov	r0, #-2147483648	; 0x80000000
   160b8:	bl	18148 <ftello64@plt+0x6ee8>
   160bc:	cmp	r5, r0
   160c0:	movle	r0, #0
   160c4:	movgt	r0, #1
   160c8:	b	15f78 <ftello64@plt+0x4d18>
   160cc:	mov	r1, r6
   160d0:	mvn	r0, #-2147483648	; 0x80000000
   160d4:	bl	18148 <ftello64@plt+0x6ee8>
   160d8:	cmp	r5, r0
   160dc:	movge	r0, #0
   160e0:	movlt	r0, #1
   160e4:	b	15f78 <ftello64@plt+0x4d18>
   160e8:	add	r0, r5, #-2147483648	; 0x80000000
   160ec:	cmp	r0, #0
   160f0:	movle	r0, #0
   160f4:	movgt	r0, #1
   160f8:	b	15f78 <ftello64@plt+0x4d18>
   160fc:	cmn	r5, #1
   16100:	beq	16120 <ftello64@plt+0x4ec0>
   16104:	mov	r1, r5
   16108:	mov	r0, #-2147483648	; 0x80000000
   1610c:	bl	18148 <ftello64@plt+0x6ee8>
   16110:	cmp	r6, r0
   16114:	movle	r0, #0
   16118:	movgt	r0, #1
   1611c:	b	15f78 <ftello64@plt+0x4d18>
   16120:	add	r0, r6, #-2147483648	; 0x80000000
   16124:	cmp	r0, #0
   16128:	movle	r0, #0
   1612c:	movgt	r0, #1
   16130:	b	15f78 <ftello64@plt+0x4d18>
   16134:	bl	16210 <ftello64@plt+0x4fb0>
   16138:	push	{r4, lr}
   1613c:	bl	16928 <ftello64@plt+0x56c8>
   16140:	cmp	r0, #0
   16144:	popne	{r4, pc}
   16148:	bl	16210 <ftello64@plt+0x4fb0>
   1614c:	push	{r4, lr}
   16150:	mov	r1, #1
   16154:	bl	16138 <ftello64@plt+0x4ed8>
   16158:	pop	{r4, pc}
   1615c:	push	{r4, lr}
   16160:	bl	16928 <ftello64@plt+0x56c8>
   16164:	cmp	r0, #0
   16168:	popne	{r4, pc}
   1616c:	bl	16210 <ftello64@plt+0x4fb0>
   16170:	push	{r4, lr}
   16174:	mov	r1, #1
   16178:	bl	1615c <ftello64@plt+0x4efc>
   1617c:	pop	{r4, pc}
   16180:	push	{r4, r5, r6, lr}
   16184:	mov	r5, r0
   16188:	mov	r4, r1
   1618c:	mov	r0, r1
   16190:	bl	15c6c <ftello64@plt+0x4a0c>
   16194:	mov	r2, r4
   16198:	mov	r1, r5
   1619c:	bl	10fcc <memcpy@plt>
   161a0:	pop	{r4, r5, r6, pc}
   161a4:	push	{r4, r5, r6, lr}
   161a8:	mov	r5, r0
   161ac:	mov	r4, r1
   161b0:	mov	r0, r1
   161b4:	bl	15c80 <ftello64@plt+0x4a20>
   161b8:	mov	r2, r4
   161bc:	mov	r1, r5
   161c0:	bl	10fcc <memcpy@plt>
   161c4:	pop	{r4, r5, r6, pc}
   161c8:	push	{r4, r5, r6, lr}
   161cc:	mov	r5, r0
   161d0:	mov	r4, r1
   161d4:	add	r0, r1, #1
   161d8:	bl	15c80 <ftello64@plt+0x4a20>
   161dc:	mov	r2, #0
   161e0:	strb	r2, [r0, r4]
   161e4:	mov	r2, r4
   161e8:	mov	r1, r5
   161ec:	bl	10fcc <memcpy@plt>
   161f0:	pop	{r4, r5, r6, pc}
   161f4:	push	{r4, lr}
   161f8:	mov	r4, r0
   161fc:	bl	11134 <strlen@plt>
   16200:	add	r1, r0, #1
   16204:	mov	r0, r4
   16208:	bl	16180 <ftello64@plt+0x4f20>
   1620c:	pop	{r4, pc}
   16210:	push	{r4, lr}
   16214:	ldr	r3, [pc, #40]	; 16244 <ftello64@plt+0x4fe4>
   16218:	ldr	r4, [r3]
   1621c:	mov	r2, #5
   16220:	ldr	r1, [pc, #32]	; 16248 <ftello64@plt+0x4fe8>
   16224:	mov	r0, #0
   16228:	bl	11020 <dcgettext@plt>
   1622c:	mov	r3, r0
   16230:	ldr	r2, [pc, #20]	; 1624c <ftello64@plt+0x4fec>
   16234:	mov	r1, #0
   16238:	mov	r0, r4
   1623c:	bl	110bc <error@plt>
   16240:	bl	1123c <abort@plt>
   16244:	andeq	sl, r2, r4, lsr #2
   16248:	andeq	r9, r1, r0, ror #2
   1624c:	andeq	r8, r1, r4, lsr #22
   16250:	push	{r4, r5, r6, r7, lr}
   16254:	sub	sp, sp, #20
   16258:	mov	r7, r0
   1625c:	mov	r4, r2
   16260:	mov	r5, r3
   16264:	ldr	r6, [sp, #56]	; 0x38
   16268:	ldr	r3, [sp, #48]	; 0x30
   1626c:	str	r3, [sp]
   16270:	add	r3, sp, #8
   16274:	mov	r2, r1
   16278:	mov	r1, #0
   1627c:	bl	164a8 <ftello64@plt+0x5248>
   16280:	cmp	r0, #0
   16284:	bne	16304 <ftello64@plt+0x50a4>
   16288:	ldrd	r0, [sp, #8]
   1628c:	ldrd	r2, [sp, #40]	; 0x28
   16290:	cmp	r1, r3
   16294:	cmpeq	r0, r2
   16298:	movhi	r3, #1
   1629c:	movls	r3, #0
   162a0:	cmp	r1, r5
   162a4:	cmpeq	r0, r4
   162a8:	orrcc	r3, r3, #1
   162ac:	cmp	r3, #0
   162b0:	beq	1637c <ftello64@plt+0x511c>
   162b4:	mvn	r2, #-1073741824	; 0xc0000000
   162b8:	mov	r3, #0
   162bc:	cmp	r1, r3
   162c0:	cmpeq	r0, r2
   162c4:	bls	162f4 <ftello64@plt+0x5094>
   162c8:	bl	1114c <__errno_location@plt>
   162cc:	mov	r3, #75	; 0x4b
   162d0:	str	r3, [r0]
   162d4:	cmp	r6, #0
   162d8:	bne	16354 <ftello64@plt+0x50f4>
   162dc:	mov	r6, #1
   162e0:	bl	1114c <__errno_location@plt>
   162e4:	ldr	r4, [r0]
   162e8:	cmp	r4, #22
   162ec:	moveq	r4, #0
   162f0:	b	1635c <ftello64@plt+0x50fc>
   162f4:	bl	1114c <__errno_location@plt>
   162f8:	mov	r3, #34	; 0x22
   162fc:	str	r3, [r0]
   16300:	b	162d4 <ftello64@plt+0x5074>
   16304:	cmp	r0, #1
   16308:	beq	16320 <ftello64@plt+0x50c0>
   1630c:	cmp	r0, #3
   16310:	beq	16344 <ftello64@plt+0x50e4>
   16314:	cmp	r6, #0
   16318:	moveq	r6, #1
   1631c:	b	162e0 <ftello64@plt+0x5080>
   16320:	bl	1114c <__errno_location@plt>
   16324:	mov	r3, #75	; 0x4b
   16328:	str	r3, [r0]
   1632c:	cmp	r6, #0
   16330:	bne	162e0 <ftello64@plt+0x5080>
   16334:	bl	1114c <__errno_location@plt>
   16338:	ldr	r4, [r0]
   1633c:	mov	r6, #1
   16340:	b	1635c <ftello64@plt+0x50fc>
   16344:	bl	1114c <__errno_location@plt>
   16348:	mov	r3, #0
   1634c:	str	r3, [r0]
   16350:	b	1632c <ftello64@plt+0x50cc>
   16354:	bl	1114c <__errno_location@plt>
   16358:	ldr	r4, [r0]
   1635c:	mov	r0, r7
   16360:	bl	14708 <ftello64@plt+0x34a8>
   16364:	str	r0, [sp]
   16368:	ldr	r3, [sp, #52]	; 0x34
   1636c:	ldr	r2, [pc, #16]	; 16384 <ftello64@plt+0x5124>
   16370:	mov	r1, r4
   16374:	mov	r0, r6
   16378:	bl	110bc <error@plt>
   1637c:	add	sp, sp, #20
   16380:	pop	{r4, r5, r6, r7, pc}
   16384:	andeq	r8, r1, r0, lsr #22
   16388:	push	{r4, r5, lr}
   1638c:	sub	sp, sp, #28
   16390:	ldr	r1, [sp, #56]	; 0x38
   16394:	str	r1, [sp, #16]
   16398:	ldr	r1, [sp, #52]	; 0x34
   1639c:	str	r1, [sp, #12]
   163a0:	ldr	r1, [sp, #48]	; 0x30
   163a4:	str	r1, [sp, #8]
   163a8:	ldrd	r4, [sp, #40]	; 0x28
   163ac:	strd	r4, [sp]
   163b0:	mov	r1, #10
   163b4:	bl	16250 <ftello64@plt+0x4ff0>
   163b8:	add	sp, sp, #28
   163bc:	pop	{r4, r5, pc}
   163c0:	push	{r4, r5, r6, lr}
   163c4:	mov	r5, r0
   163c8:	subs	r4, r1, #0
   163cc:	blt	16420 <ftello64@plt+0x51c0>
   163d0:	cmp	r4, #0
   163d4:	moveq	r3, #0
   163d8:	beq	16404 <ftello64@plt+0x51a4>
   163dc:	mov	r2, r4
   163e0:	asr	r3, r4, #31
   163e4:	mvn	r0, #0
   163e8:	mvn	r1, #0
   163ec:	bl	18388 <ftello64@plt+0x7128>
   163f0:	ldrd	r2, [r5]
   163f4:	cmp	r1, r3
   163f8:	cmpeq	r0, r2
   163fc:	movcc	r3, #1
   16400:	movcs	r3, #0
   16404:	cmp	r3, #0
   16408:	beq	16440 <ftello64@plt+0x51e0>
   1640c:	mvn	r2, #0
   16410:	mvn	r3, #0
   16414:	strd	r2, [r5]
   16418:	mov	r0, #1
   1641c:	pop	{r4, r5, r6, pc}
   16420:	mov	r1, r4
   16424:	mov	r0, #0
   16428:	bl	18148 <ftello64@plt+0x6ee8>
   1642c:	ldrd	r2, [r5]
   16430:	orrs	r3, r2, r3
   16434:	movne	r3, #1
   16438:	moveq	r3, #0
   1643c:	b	16404 <ftello64@plt+0x51a4>
   16440:	asr	r3, r4, #31
   16444:	ldr	r1, [r5, #4]
   16448:	ldr	r2, [r5]
   1644c:	mul	r3, r3, r2
   16450:	mla	r1, r4, r1, r3
   16454:	umull	r2, r3, r2, r4
   16458:	add	r3, r1, r3
   1645c:	strd	r2, [r5]
   16460:	mov	r0, #0
   16464:	pop	{r4, r5, r6, pc}
   16468:	push	{r4, r5, r6, r7, r8, lr}
   1646c:	subs	r4, r2, #0
   16470:	beq	164a0 <ftello64@plt+0x5240>
   16474:	mov	r7, r1
   16478:	mov	r6, r0
   1647c:	mov	r5, #0
   16480:	mov	r1, r7
   16484:	mov	r0, r6
   16488:	bl	163c0 <ftello64@plt+0x5160>
   1648c:	orr	r5, r5, r0
   16490:	subs	r4, r4, #1
   16494:	bne	16480 <ftello64@plt+0x5220>
   16498:	mov	r0, r5
   1649c:	pop	{r4, r5, r6, r7, r8, pc}
   164a0:	mov	r5, #0
   164a4:	b	16498 <ftello64@plt+0x5238>
   164a8:	push	{r4, r5, r6, r7, r8, r9, lr}
   164ac:	sub	sp, sp, #20
   164b0:	cmp	r2, #36	; 0x24
   164b4:	bhi	164f4 <ftello64@plt+0x5294>
   164b8:	mov	r5, r0
   164bc:	mov	r6, r1
   164c0:	mov	r7, r2
   164c4:	mov	r9, r3
   164c8:	cmp	r1, #0
   164cc:	addeq	r6, sp, #12
   164d0:	bl	1114c <__errno_location@plt>
   164d4:	mov	r8, r0
   164d8:	mov	r3, #0
   164dc:	str	r3, [r0]
   164e0:	ldrb	r4, [r5]
   164e4:	bl	1111c <__ctype_b_loc@plt>
   164e8:	ldr	r1, [r0]
   164ec:	mov	r2, r5
   164f0:	b	1650c <ftello64@plt+0x52ac>
   164f4:	ldr	r3, [pc, #1056]	; 1691c <ftello64@plt+0x56bc>
   164f8:	mov	r2, #85	; 0x55
   164fc:	ldr	r1, [pc, #1052]	; 16920 <ftello64@plt+0x56c0>
   16500:	ldr	r0, [pc, #1052]	; 16924 <ftello64@plt+0x56c4>
   16504:	bl	11254 <__assert_fail@plt>
   16508:	ldrb	r4, [r2, #1]!
   1650c:	lsl	r3, r4, #1
   16510:	ldrh	r3, [r1, r3]
   16514:	tst	r3, #8192	; 0x2000
   16518:	bne	16508 <ftello64@plt+0x52a8>
   1651c:	cmp	r4, #45	; 0x2d
   16520:	moveq	r4, #4
   16524:	bne	16534 <ftello64@plt+0x52d4>
   16528:	mov	r0, r4
   1652c:	add	sp, sp, #20
   16530:	pop	{r4, r5, r6, r7, r8, r9, pc}
   16534:	mov	r3, #0
   16538:	mov	r2, r7
   1653c:	mov	r1, r6
   16540:	mov	r0, r5
   16544:	bl	10fd8 <__strtoull_internal@plt>
   16548:	strd	r0, [sp]
   1654c:	ldr	r7, [r6]
   16550:	cmp	r5, r7
   16554:	beq	16578 <ftello64@plt+0x5318>
   16558:	ldr	r3, [r8]
   1655c:	cmp	r3, #0
   16560:	beq	165c0 <ftello64@plt+0x5360>
   16564:	cmp	r3, #34	; 0x22
   16568:	moveq	r4, #1
   1656c:	beq	165c4 <ftello64@plt+0x5364>
   16570:	mov	r4, #4
   16574:	b	16528 <ftello64@plt+0x52c8>
   16578:	ldr	r3, [sp, #48]	; 0x30
   1657c:	cmp	r3, #0
   16580:	moveq	r4, #4
   16584:	beq	16528 <ftello64@plt+0x52c8>
   16588:	ldrb	r1, [r7]
   1658c:	cmp	r1, #0
   16590:	moveq	r4, #4
   16594:	beq	16528 <ftello64@plt+0x52c8>
   16598:	mov	r0, r3
   1659c:	bl	11140 <strchr@plt>
   165a0:	cmp	r0, #0
   165a4:	moveq	r4, #4
   165a8:	beq	16528 <ftello64@plt+0x52c8>
   165ac:	mov	r2, #1
   165b0:	mov	r3, #0
   165b4:	strd	r2, [sp]
   165b8:	mov	r4, #0
   165bc:	b	165d0 <ftello64@plt+0x5370>
   165c0:	mov	r4, #0
   165c4:	ldr	r3, [sp, #48]	; 0x30
   165c8:	cmp	r3, #0
   165cc:	beq	166c0 <ftello64@plt+0x5460>
   165d0:	ldrb	r5, [r7]
   165d4:	cmp	r5, #0
   165d8:	beq	16858 <ftello64@plt+0x55f8>
   165dc:	mov	r1, r5
   165e0:	ldr	r0, [sp, #48]	; 0x30
   165e4:	bl	11140 <strchr@plt>
   165e8:	cmp	r0, #0
   165ec:	beq	166c8 <ftello64@plt+0x5468>
   165f0:	sub	r3, r5, #69	; 0x45
   165f4:	cmp	r3, #47	; 0x2f
   165f8:	ldrls	pc, [pc, r3, lsl #2]
   165fc:	b	16734 <ftello64@plt+0x54d4>
   16600:	ldrdeq	r6, [r1], -r8
   16604:	andeq	r6, r1, r4, lsr r7
   16608:	ldrdeq	r6, [r1], -r8
   1660c:	andeq	r6, r1, r4, lsr r7
   16610:	andeq	r6, r1, r4, lsr r7
   16614:	andeq	r6, r1, r4, lsr r7
   16618:	ldrdeq	r6, [r1], -r8
   1661c:	andeq	r6, r1, r4, lsr r7
   16620:	ldrdeq	r6, [r1], -r8
   16624:	andeq	r6, r1, r4, lsr r7
   16628:	andeq	r6, r1, r4, lsr r7
   1662c:	ldrdeq	r6, [r1], -r8
   16630:	andeq	r6, r1, r4, lsr r7
   16634:	andeq	r6, r1, r4, lsr r7
   16638:	andeq	r6, r1, r4, lsr r7
   1663c:	ldrdeq	r6, [r1], -r8
   16640:	andeq	r6, r1, r4, lsr r7
   16644:	andeq	r6, r1, r4, lsr r7
   16648:	andeq	r6, r1, r4, lsr r7
   1664c:	andeq	r6, r1, r4, lsr r7
   16650:	ldrdeq	r6, [r1], -r8
   16654:	ldrdeq	r6, [r1], -r8
   16658:	andeq	r6, r1, r4, lsr r7
   1665c:	andeq	r6, r1, r4, lsr r7
   16660:	andeq	r6, r1, r4, lsr r7
   16664:	andeq	r6, r1, r4, lsr r7
   16668:	andeq	r6, r1, r4, lsr r7
   1666c:	andeq	r6, r1, r4, lsr r7
   16670:	andeq	r6, r1, r4, lsr r7
   16674:	andeq	r6, r1, r4, lsr r7
   16678:	andeq	r6, r1, r4, lsr r7
   1667c:	andeq	r6, r1, r4, lsr r7
   16680:	andeq	r6, r1, r4, lsr r7
   16684:	andeq	r6, r1, r4, lsr r7
   16688:	ldrdeq	r6, [r1], -r8
   1668c:	andeq	r6, r1, r4, lsr r7
   16690:	andeq	r6, r1, r4, lsr r7
   16694:	andeq	r6, r1, r4, lsr r7
   16698:	ldrdeq	r6, [r1], -r8
   1669c:	andeq	r6, r1, r4, lsr r7
   166a0:	ldrdeq	r6, [r1], -r8
   166a4:	andeq	r6, r1, r4, lsr r7
   166a8:	andeq	r6, r1, r4, lsr r7
   166ac:	andeq	r6, r1, r4, lsr r7
   166b0:	andeq	r6, r1, r4, lsr r7
   166b4:	andeq	r6, r1, r4, lsr r7
   166b8:	andeq	r6, r1, r4, lsr r7
   166bc:	ldrdeq	r6, [r1], -r8
   166c0:	strd	r0, [r9]
   166c4:	b	16528 <ftello64@plt+0x52c8>
   166c8:	ldrd	r2, [sp]
   166cc:	strd	r2, [r9]
   166d0:	orr	r4, r4, #2
   166d4:	b	16528 <ftello64@plt+0x52c8>
   166d8:	mov	r1, #48	; 0x30
   166dc:	ldr	r0, [sp, #48]	; 0x30
   166e0:	bl	11140 <strchr@plt>
   166e4:	cmp	r0, #0
   166e8:	beq	16824 <ftello64@plt+0x55c4>
   166ec:	ldrb	r3, [r7, #1]
   166f0:	cmp	r3, #68	; 0x44
   166f4:	beq	16710 <ftello64@plt+0x54b0>
   166f8:	cmp	r3, #105	; 0x69
   166fc:	beq	1671c <ftello64@plt+0x54bc>
   16700:	cmp	r3, #66	; 0x42
   16704:	movne	r7, #1
   16708:	movne	r1, #1024	; 0x400
   1670c:	bne	1673c <ftello64@plt+0x54dc>
   16710:	mov	r7, #2
   16714:	mov	r1, #1000	; 0x3e8
   16718:	b	1673c <ftello64@plt+0x54dc>
   1671c:	ldrb	r7, [r7, #2]
   16720:	cmp	r7, #66	; 0x42
   16724:	movne	r7, #1
   16728:	moveq	r7, #3
   1672c:	mov	r1, #1024	; 0x400
   16730:	b	1673c <ftello64@plt+0x54dc>
   16734:	mov	r7, #1
   16738:	mov	r1, #1024	; 0x400
   1673c:	sub	r5, r5, #66	; 0x42
   16740:	cmp	r5, #53	; 0x35
   16744:	ldrls	pc, [pc, r5, lsl #2]
   16748:	b	16904 <ftello64@plt+0x56a4>
   1674c:	andeq	r6, r1, r4, ror #16
   16750:	andeq	r6, r1, r4, lsl #18
   16754:	andeq	r6, r1, r4, lsl #18
   16758:	andeq	r6, r1, r4, ror r8
   1675c:	andeq	r6, r1, r4, lsl #18
   16760:	andeq	r6, r1, r4, lsl #17
   16764:	andeq	r6, r1, r4, lsl #18
   16768:	andeq	r6, r1, r4, lsl #18
   1676c:	andeq	r6, r1, r4, lsl #18
   16770:	muleq	r1, r4, r8
   16774:	andeq	r6, r1, r4, lsl #18
   16778:	andeq	r6, r1, r4, lsr #17
   1677c:	andeq	r6, r1, r4, lsl #18
   16780:	andeq	r6, r1, r4, lsl #18
   16784:			; <UNDEFINED> instruction: 0x000168b4
   16788:	andeq	r6, r1, r4, lsl #18
   1678c:	andeq	r6, r1, r4, lsl #18
   16790:	andeq	r6, r1, r4, lsl #18
   16794:	andeq	r6, r1, r4, asr #17
   16798:	andeq	r6, r1, r4, lsl #18
   1679c:	andeq	r6, r1, r4, lsl #18
   167a0:	andeq	r6, r1, r4, lsl #18
   167a4:	andeq	r6, r1, r4, lsl #18
   167a8:	andeq	r6, r1, r4, ror #17
   167ac:	strdeq	r6, [r1], -r4
   167b0:	andeq	r6, r1, r4, lsl #18
   167b4:	andeq	r6, r1, r4, lsl #18
   167b8:	andeq	r6, r1, r4, lsl #18
   167bc:	andeq	r6, r1, r4, lsl #18
   167c0:	andeq	r6, r1, r4, lsl #18
   167c4:	andeq	r6, r1, r4, lsl #18
   167c8:	andeq	r6, r1, r4, lsl #18
   167cc:	andeq	r6, r1, r0, lsr r8
   167d0:	andeq	r6, r1, r4, lsl r9
   167d4:	andeq	r6, r1, r4, lsl #18
   167d8:	andeq	r6, r1, r4, lsl #18
   167dc:	andeq	r6, r1, r4, lsl #18
   167e0:	andeq	r6, r1, r4, lsl #17
   167e4:	andeq	r6, r1, r4, lsl #18
   167e8:	andeq	r6, r1, r4, lsl #18
   167ec:	andeq	r6, r1, r4, lsl #18
   167f0:	muleq	r1, r4, r8
   167f4:	andeq	r6, r1, r4, lsl #18
   167f8:	andeq	r6, r1, r4, lsr #17
   167fc:	andeq	r6, r1, r4, lsl #18
   16800:	andeq	r6, r1, r4, lsl #18
   16804:	andeq	r6, r1, r4, lsl #18
   16808:	andeq	r6, r1, r4, lsl #18
   1680c:	andeq	r6, r1, r4, lsl #18
   16810:	andeq	r6, r1, r4, lsl #18
   16814:	andeq	r6, r1, r4, asr #17
   16818:	andeq	r6, r1, r4, lsl #18
   1681c:	andeq	r6, r1, r4, lsl #18
   16820:	ldrdeq	r6, [r1], -r4
   16824:	mov	r7, #1
   16828:	mov	r1, #1024	; 0x400
   1682c:	b	1673c <ftello64@plt+0x54dc>
   16830:	mov	r1, #512	; 0x200
   16834:	mov	r0, sp
   16838:	bl	163c0 <ftello64@plt+0x5160>
   1683c:	orr	r4, r4, r0
   16840:	ldr	r3, [r6]
   16844:	add	r2, r3, r7
   16848:	str	r2, [r6]
   1684c:	ldrb	r3, [r3, r7]
   16850:	cmp	r3, #0
   16854:	orrne	r4, r4, #2
   16858:	ldrd	r2, [sp]
   1685c:	strd	r2, [r9]
   16860:	b	16528 <ftello64@plt+0x52c8>
   16864:	mov	r1, #1024	; 0x400
   16868:	mov	r0, sp
   1686c:	bl	163c0 <ftello64@plt+0x5160>
   16870:	b	1683c <ftello64@plt+0x55dc>
   16874:	mov	r2, #6
   16878:	mov	r0, sp
   1687c:	bl	16468 <ftello64@plt+0x5208>
   16880:	b	1683c <ftello64@plt+0x55dc>
   16884:	mov	r2, #3
   16888:	mov	r0, sp
   1688c:	bl	16468 <ftello64@plt+0x5208>
   16890:	b	1683c <ftello64@plt+0x55dc>
   16894:	mov	r2, #1
   16898:	mov	r0, sp
   1689c:	bl	16468 <ftello64@plt+0x5208>
   168a0:	b	1683c <ftello64@plt+0x55dc>
   168a4:	mov	r2, #2
   168a8:	mov	r0, sp
   168ac:	bl	16468 <ftello64@plt+0x5208>
   168b0:	b	1683c <ftello64@plt+0x55dc>
   168b4:	mov	r2, #5
   168b8:	mov	r0, sp
   168bc:	bl	16468 <ftello64@plt+0x5208>
   168c0:	b	1683c <ftello64@plt+0x55dc>
   168c4:	mov	r2, #4
   168c8:	mov	r0, sp
   168cc:	bl	16468 <ftello64@plt+0x5208>
   168d0:	b	1683c <ftello64@plt+0x55dc>
   168d4:	mov	r1, #2
   168d8:	mov	r0, sp
   168dc:	bl	163c0 <ftello64@plt+0x5160>
   168e0:	b	1683c <ftello64@plt+0x55dc>
   168e4:	mov	r2, #8
   168e8:	mov	r0, sp
   168ec:	bl	16468 <ftello64@plt+0x5208>
   168f0:	b	1683c <ftello64@plt+0x55dc>
   168f4:	mov	r2, #7
   168f8:	mov	r0, sp
   168fc:	bl	16468 <ftello64@plt+0x5208>
   16900:	b	1683c <ftello64@plt+0x55dc>
   16904:	ldrd	r2, [sp]
   16908:	strd	r2, [r9]
   1690c:	orr	r4, r4, #2
   16910:	b	16528 <ftello64@plt+0x52c8>
   16914:	mov	r0, #0
   16918:	b	1683c <ftello64@plt+0x55dc>
   1691c:	andeq	r9, r1, r4, ror r1
   16920:	andeq	r9, r1, r0, lsl #3
   16924:	muleq	r1, r0, r1
   16928:	push	{r4, lr}
   1692c:	mov	r2, r0
   16930:	mov	r3, r1
   16934:	cmp	r1, #0
   16938:	cmpne	r0, #0
   1693c:	moveq	r3, #1
   16940:	moveq	r2, r3
   16944:	umull	r0, r1, r2, r3
   16948:	cmp	r0, #0
   1694c:	cmpge	r1, #0
   16950:	bne	16964 <ftello64@plt+0x5704>
   16954:	mov	r1, r3
   16958:	mov	r0, r2
   1695c:	bl	10f60 <calloc@plt>
   16960:	pop	{r4, pc}
   16964:	bl	1114c <__errno_location@plt>
   16968:	mov	r3, #12
   1696c:	str	r3, [r0]
   16970:	mov	r0, #0
   16974:	pop	{r4, pc}
   16978:	push	{r4, lr}
   1697c:	cmp	r0, #0
   16980:	moveq	r0, #1
   16984:	cmp	r0, #0
   16988:	blt	16994 <ftello64@plt+0x5734>
   1698c:	bl	110d4 <malloc@plt>
   16990:	pop	{r4, pc}
   16994:	bl	1114c <__errno_location@plt>
   16998:	mov	r3, #12
   1699c:	str	r3, [r0]
   169a0:	mov	r0, #0
   169a4:	pop	{r4, pc}
   169a8:	push	{r4, lr}
   169ac:	cmp	r0, #0
   169b0:	beq	169cc <ftello64@plt+0x576c>
   169b4:	cmp	r1, #0
   169b8:	beq	169d8 <ftello64@plt+0x5778>
   169bc:	cmp	r1, #0
   169c0:	blt	169e4 <ftello64@plt+0x5784>
   169c4:	bl	11038 <realloc@plt>
   169c8:	pop	{r4, pc}
   169cc:	mov	r0, r1
   169d0:	bl	16978 <ftello64@plt+0x5718>
   169d4:	pop	{r4, pc}
   169d8:	bl	16b0c <ftello64@plt+0x58ac>
   169dc:	mov	r0, #0
   169e0:	pop	{r4, pc}
   169e4:	bl	1114c <__errno_location@plt>
   169e8:	mov	r3, #12
   169ec:	str	r3, [r0]
   169f0:	mov	r0, #0
   169f4:	pop	{r4, pc}
   169f8:	push	{r4, r5, r6, lr}
   169fc:	mov	r5, r0
   16a00:	bl	110a4 <__fpending@plt>
   16a04:	mov	r6, r0
   16a08:	ldr	r4, [r5]
   16a0c:	and	r4, r4, #32
   16a10:	mov	r0, r5
   16a14:	bl	126f4 <ftello64@plt+0x1494>
   16a18:	cmp	r4, #0
   16a1c:	bne	16a44 <ftello64@plt+0x57e4>
   16a20:	cmp	r0, #0
   16a24:	popeq	{r4, r5, r6, pc}
   16a28:	cmp	r6, #0
   16a2c:	bne	16a60 <ftello64@plt+0x5800>
   16a30:	bl	1114c <__errno_location@plt>
   16a34:	ldr	r0, [r0]
   16a38:	subs	r0, r0, #9
   16a3c:	mvnne	r0, #0
   16a40:	pop	{r4, r5, r6, pc}
   16a44:	cmp	r0, #0
   16a48:	bne	16a68 <ftello64@plt+0x5808>
   16a4c:	bl	1114c <__errno_location@plt>
   16a50:	mov	r3, #0
   16a54:	str	r3, [r0]
   16a58:	mvn	r0, #0
   16a5c:	pop	{r4, r5, r6, pc}
   16a60:	mvn	r0, #0
   16a64:	pop	{r4, r5, r6, pc}
   16a68:	mvn	r0, #0
   16a6c:	pop	{r4, r5, r6, pc}
   16a70:	push	{r4, r5, r6, lr}
   16a74:	mov	r5, r1
   16a78:	bl	11200 <fopen64@plt>
   16a7c:	subs	r4, r0, #0
   16a80:	beq	16a94 <ftello64@plt+0x5834>
   16a84:	mov	r0, r4
   16a88:	bl	11188 <fileno@plt>
   16a8c:	cmp	r0, #2
   16a90:	bls	16a9c <ftello64@plt+0x583c>
   16a94:	mov	r0, r4
   16a98:	pop	{r4, r5, r6, pc}
   16a9c:	bl	17bc8 <ftello64@plt+0x6968>
   16aa0:	subs	r6, r0, #0
   16aa4:	blt	16aec <ftello64@plt+0x588c>
   16aa8:	mov	r0, r4
   16aac:	bl	126f4 <ftello64@plt+0x1494>
   16ab0:	cmp	r0, #0
   16ab4:	bne	16acc <ftello64@plt+0x586c>
   16ab8:	mov	r1, r5
   16abc:	mov	r0, r6
   16ac0:	bl	10f54 <fdopen@plt>
   16ac4:	subs	r4, r0, #0
   16ac8:	bne	16a94 <ftello64@plt+0x5834>
   16acc:	bl	1114c <__errno_location@plt>
   16ad0:	mov	r4, r0
   16ad4:	ldr	r5, [r0]
   16ad8:	mov	r0, r6
   16adc:	bl	11248 <close@plt>
   16ae0:	str	r5, [r4]
   16ae4:	mov	r4, #0
   16ae8:	b	16a94 <ftello64@plt+0x5834>
   16aec:	bl	1114c <__errno_location@plt>
   16af0:	mov	r5, r0
   16af4:	ldr	r6, [r0]
   16af8:	mov	r0, r4
   16afc:	bl	126f4 <ftello64@plt+0x1494>
   16b00:	str	r6, [r5]
   16b04:	mov	r4, #0
   16b08:	b	16a94 <ftello64@plt+0x5834>
   16b0c:	push	{r4, r5, lr}
   16b10:	sub	sp, sp, #12
   16b14:	mov	r5, r0
   16b18:	bl	1114c <__errno_location@plt>
   16b1c:	mov	r4, r0
   16b20:	ldr	r3, [r0]
   16b24:	str	r3, [sp]
   16b28:	str	r3, [sp, #4]
   16b2c:	mov	r3, #0
   16b30:	str	r3, [r0]
   16b34:	mov	r0, r5
   16b38:	bl	10fa8 <free@plt>
   16b3c:	ldr	r3, [r4]
   16b40:	cmp	r3, #0
   16b44:	moveq	r3, #4
   16b48:	movne	r3, #0
   16b4c:	add	r2, sp, #8
   16b50:	add	r3, r2, r3
   16b54:	ldr	r3, [r3, #-8]
   16b58:	str	r3, [r4]
   16b5c:	add	sp, sp, #12
   16b60:	pop	{r4, r5, pc}
   16b64:	andeq	r0, r0, r0
   16b68:	push	{r4, lr}
   16b6c:	ror	r0, r0, #3
   16b70:	bl	18128 <ftello64@plt+0x6ec8>
   16b74:	mov	r0, r1
   16b78:	pop	{r4, pc}
   16b7c:	cmp	r1, r0
   16b80:	movne	r0, #0
   16b84:	moveq	r0, #1
   16b88:	bx	lr
   16b8c:	ldr	r3, [r0, #20]
   16b90:	ldr	r2, [pc, #176]	; 16c48 <ftello64@plt+0x59e8>
   16b94:	cmp	r3, r2
   16b98:	beq	16c30 <ftello64@plt+0x59d0>
   16b9c:	vldr	s15, [r3, #8]
   16ba0:	vldr	s14, [pc, #144]	; 16c38 <ftello64@plt+0x59d8>
   16ba4:	vcmpe.f32	s15, s14
   16ba8:	vmrs	APSR_nzcv, fpscr
   16bac:	ble	16c0c <ftello64@plt+0x59ac>
   16bb0:	vldr	s14, [pc, #132]	; 16c3c <ftello64@plt+0x59dc>
   16bb4:	vcmpe.f32	s15, s14
   16bb8:	vmrs	APSR_nzcv, fpscr
   16bbc:	bpl	16c0c <ftello64@plt+0x59ac>
   16bc0:	vldr	s13, [r3, #12]
   16bc4:	vldr	s14, [pc, #116]	; 16c40 <ftello64@plt+0x59e0>
   16bc8:	vcmpe.f32	s13, s14
   16bcc:	vmrs	APSR_nzcv, fpscr
   16bd0:	ble	16c0c <ftello64@plt+0x59ac>
   16bd4:	vldr	s14, [r3]
   16bd8:	vcmpe.f32	s14, #0.0
   16bdc:	vmrs	APSR_nzcv, fpscr
   16be0:	blt	16c0c <ftello64@plt+0x59ac>
   16be4:	vldr	s13, [pc, #76]	; 16c38 <ftello64@plt+0x59d8>
   16be8:	vadd.f32	s14, s14, s13
   16bec:	vldr	s13, [r3, #4]
   16bf0:	vcmpe.f32	s14, s13
   16bf4:	vmrs	APSR_nzcv, fpscr
   16bf8:	bpl	16c0c <ftello64@plt+0x59ac>
   16bfc:	vldr	s12, [pc, #64]	; 16c44 <ftello64@plt+0x59e4>
   16c00:	vcmpe.f32	s13, s12
   16c04:	vmrs	APSR_nzcv, fpscr
   16c08:	bls	16c1c <ftello64@plt+0x59bc>
   16c0c:	ldr	r3, [pc, #52]	; 16c48 <ftello64@plt+0x59e8>
   16c10:	str	r3, [r0, #20]
   16c14:	mov	r0, #0
   16c18:	bx	lr
   16c1c:	vcmpe.f32	s15, s14
   16c20:	vmrs	APSR_nzcv, fpscr
   16c24:	ble	16c0c <ftello64@plt+0x59ac>
   16c28:	mov	r0, #1
   16c2c:	bx	lr
   16c30:	mov	r0, #1
   16c34:	bx	lr
   16c38:	stclcc	12, cr12, [ip, #820]	; 0x334
   16c3c:	svccc	0x00666666
   16c40:	svccc	0x008ccccd
   16c44:	svccc	0x00800000
   16c48:			; <UNDEFINED> instruction: 0x000191b8
   16c4c:	push	{r4, lr}
   16c50:	mov	r4, r0
   16c54:	mov	r0, r1
   16c58:	ldr	r3, [r4, #24]
   16c5c:	ldr	r1, [r4, #8]
   16c60:	blx	r3
   16c64:	ldr	r3, [r4, #8]
   16c68:	cmp	r0, r3
   16c6c:	bcs	16c7c <ftello64@plt+0x5a1c>
   16c70:	ldr	r3, [r4]
   16c74:	add	r0, r3, r0, lsl #3
   16c78:	pop	{r4, pc}
   16c7c:	bl	1123c <abort@plt>
   16c80:	push	{r4, r5, r6, r7, r8, lr}
   16c84:	ldrb	r3, [r1, #16]
   16c88:	cmp	r3, #0
   16c8c:	bne	16cbc <ftello64@plt+0x5a5c>
   16c90:	vmov	s15, r0
   16c94:	vcvt.f32.u32	s13, s15
   16c98:	vldr	s14, [r1, #8]
   16c9c:	vdiv.f32	s15, s13, s14
   16ca0:	vldr	s14, [pc, #204]	; 16d74 <ftello64@plt+0x5b14>
   16ca4:	vcmpe.f32	s15, s14
   16ca8:	vmrs	APSR_nzcv, fpscr
   16cac:	movge	r7, #0
   16cb0:	bge	16cf4 <ftello64@plt+0x5a94>
   16cb4:	vcvt.u32.f32	s15, s15
   16cb8:	vmov	r0, s15
   16cbc:	cmp	r0, #10
   16cc0:	movcc	r0, #10
   16cc4:	orr	r7, r0, #1
   16cc8:	cmn	r7, #1
   16ccc:	ldrne	r8, [pc, #164]	; 16d78 <ftello64@plt+0x5b18>
   16cd0:	bne	16d20 <ftello64@plt+0x5ac0>
   16cd4:	lsr	r3, r7, #30
   16cd8:	lsl	r2, r7, #2
   16cdc:	adds	r3, r3, #0
   16ce0:	movne	r3, #1
   16ce4:	cmp	r2, #0
   16ce8:	movlt	r3, #1
   16cec:	cmp	r3, #0
   16cf0:	movne	r7, #0
   16cf4:	mov	r0, r7
   16cf8:	pop	{r4, r5, r6, r7, r8, pc}
   16cfc:	mov	r4, #3
   16d00:	mov	r1, r4
   16d04:	mov	r0, r7
   16d08:	bl	18128 <ftello64@plt+0x6ec8>
   16d0c:	cmp	r1, #0
   16d10:	bne	16cd4 <ftello64@plt+0x5a74>
   16d14:	add	r7, r7, #2
   16d18:	cmn	r7, #1
   16d1c:	beq	16cd4 <ftello64@plt+0x5a74>
   16d20:	cmp	r7, #9
   16d24:	bls	16cfc <ftello64@plt+0x5a9c>
   16d28:	umull	r2, r3, r8, r7
   16d2c:	lsr	r3, r3, #1
   16d30:	add	r3, r3, r3, lsl #1
   16d34:	cmp	r7, r3
   16d38:	beq	16d14 <ftello64@plt+0x5ab4>
   16d3c:	mov	r6, #16
   16d40:	mov	r5, #9
   16d44:	mov	r4, #3
   16d48:	add	r5, r5, r6
   16d4c:	add	r4, r4, #2
   16d50:	cmp	r5, r7
   16d54:	bcs	16d00 <ftello64@plt+0x5aa0>
   16d58:	add	r6, r6, #8
   16d5c:	mov	r1, r4
   16d60:	mov	r0, r7
   16d64:	bl	18128 <ftello64@plt+0x6ec8>
   16d68:	cmp	r1, #0
   16d6c:	bne	16d48 <ftello64@plt+0x5ae8>
   16d70:	b	16d14 <ftello64@plt+0x5ab4>
   16d74:	svcmi	0x00800000
   16d78:	bge	feac182c <optarg@@GLIBC_2.4+0xfea976a4>
   16d7c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16d80:	ldr	r7, [r1]
   16d84:	ldr	r3, [r1, #4]
   16d88:	cmp	r7, r3
   16d8c:	bcs	16ec0 <ftello64@plt+0x5c60>
   16d90:	mov	fp, r2
   16d94:	mov	sl, r1
   16d98:	mov	r6, r0
   16d9c:	add	r7, r7, #8
   16da0:	mov	r9, #0
   16da4:	b	16e0c <ftello64@plt+0x5bac>
   16da8:	str	r5, [r0]
   16dac:	ldr	r2, [r6, #12]
   16db0:	add	r2, r2, #1
   16db4:	str	r2, [r6, #12]
   16db8:	str	r9, [r4]
   16dbc:	ldr	r2, [r6, #36]	; 0x24
   16dc0:	str	r2, [r4, #4]
   16dc4:	str	r4, [r6, #36]	; 0x24
   16dc8:	b	16e54 <ftello64@plt+0x5bf4>
   16dcc:	mov	r0, #8
   16dd0:	bl	16978 <ftello64@plt+0x5718>
   16dd4:	cmp	r0, #0
   16dd8:	beq	16ec8 <ftello64@plt+0x5c68>
   16ddc:	str	r4, [r0]
   16de0:	ldr	r3, [r5, #4]
   16de4:	str	r3, [r0, #4]
   16de8:	str	r0, [r5, #4]
   16dec:	str	r9, [r8, #-8]
   16df0:	ldr	r3, [sl, #12]
   16df4:	sub	r3, r3, #1
   16df8:	str	r3, [sl, #12]
   16dfc:	add	r7, r7, #8
   16e00:	ldr	r3, [sl, #4]
   16e04:	cmp	r3, r8
   16e08:	bls	16eb8 <ftello64@plt+0x5c58>
   16e0c:	mov	r8, r7
   16e10:	ldr	r3, [r7, #-8]
   16e14:	cmp	r3, #0
   16e18:	beq	16dfc <ftello64@plt+0x5b9c>
   16e1c:	ldr	r4, [r7, #-4]
   16e20:	cmp	r4, #0
   16e24:	beq	16e60 <ftello64@plt+0x5c00>
   16e28:	ldr	r5, [r4]
   16e2c:	mov	r1, r5
   16e30:	mov	r0, r6
   16e34:	bl	16c4c <ftello64@plt+0x59ec>
   16e38:	ldr	r3, [r4, #4]
   16e3c:	ldr	r2, [r0]
   16e40:	cmp	r2, #0
   16e44:	beq	16da8 <ftello64@plt+0x5b48>
   16e48:	ldr	r2, [r0, #4]
   16e4c:	str	r2, [r4, #4]
   16e50:	str	r4, [r0, #4]
   16e54:	mov	r4, r3
   16e58:	cmp	r3, #0
   16e5c:	bne	16e28 <ftello64@plt+0x5bc8>
   16e60:	ldr	r4, [r8, #-8]
   16e64:	str	r9, [r8, #-4]
   16e68:	cmp	fp, #0
   16e6c:	bne	16dfc <ftello64@plt+0x5b9c>
   16e70:	mov	r1, r4
   16e74:	mov	r0, r6
   16e78:	bl	16c4c <ftello64@plt+0x59ec>
   16e7c:	mov	r5, r0
   16e80:	ldr	r3, [r0]
   16e84:	cmp	r3, #0
   16e88:	beq	16ea4 <ftello64@plt+0x5c44>
   16e8c:	ldr	r0, [r6, #36]	; 0x24
   16e90:	cmp	r0, #0
   16e94:	beq	16dcc <ftello64@plt+0x5b6c>
   16e98:	ldr	r3, [r0, #4]
   16e9c:	str	r3, [r6, #36]	; 0x24
   16ea0:	b	16ddc <ftello64@plt+0x5b7c>
   16ea4:	str	r4, [r0]
   16ea8:	ldr	r3, [r6, #12]
   16eac:	add	r3, r3, #1
   16eb0:	str	r3, [r6, #12]
   16eb4:	b	16dec <ftello64@plt+0x5b8c>
   16eb8:	mov	r0, #1
   16ebc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16ec0:	mov	r0, #1
   16ec4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16ec8:	mov	r0, fp
   16ecc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16ed0:	push	{r4, r5, r6, r7, r8, lr}
   16ed4:	mov	r6, r0
   16ed8:	mov	r5, r1
   16edc:	mov	r8, r2
   16ee0:	mov	r7, r3
   16ee4:	bl	16c4c <ftello64@plt+0x59ec>
   16ee8:	str	r0, [r8]
   16eec:	ldr	r3, [r0]
   16ef0:	cmp	r3, #0
   16ef4:	beq	16fcc <ftello64@plt+0x5d6c>
   16ef8:	mov	r4, r0
   16efc:	cmp	r5, r3
   16f00:	beq	16f94 <ftello64@plt+0x5d34>
   16f04:	ldr	r2, [r6, #28]
   16f08:	mov	r1, r3
   16f0c:	mov	r0, r5
   16f10:	blx	r2
   16f14:	cmp	r0, #0
   16f18:	bne	16f94 <ftello64@plt+0x5d34>
   16f1c:	ldr	r3, [r4, #4]
   16f20:	cmp	r3, #0
   16f24:	beq	16fd4 <ftello64@plt+0x5d74>
   16f28:	ldr	r1, [r3]
   16f2c:	cmp	r5, r1
   16f30:	beq	16f64 <ftello64@plt+0x5d04>
   16f34:	ldr	r3, [r6, #28]
   16f38:	mov	r0, r5
   16f3c:	blx	r3
   16f40:	cmp	r0, #0
   16f44:	bne	16f64 <ftello64@plt+0x5d04>
   16f48:	ldr	r4, [r4, #4]
   16f4c:	ldr	r3, [r4, #4]
   16f50:	cmp	r3, #0
   16f54:	beq	16fcc <ftello64@plt+0x5d6c>
   16f58:	ldr	r1, [r3]
   16f5c:	cmp	r5, r1
   16f60:	bne	16f34 <ftello64@plt+0x5cd4>
   16f64:	ldr	r2, [r4, #4]
   16f68:	ldr	r3, [r2]
   16f6c:	cmp	r7, #0
   16f70:	beq	16fcc <ftello64@plt+0x5d6c>
   16f74:	ldr	r1, [r2, #4]
   16f78:	str	r1, [r4, #4]
   16f7c:	mov	r1, #0
   16f80:	str	r1, [r2]
   16f84:	ldr	r1, [r6, #36]	; 0x24
   16f88:	str	r1, [r2, #4]
   16f8c:	str	r2, [r6, #36]	; 0x24
   16f90:	b	16fcc <ftello64@plt+0x5d6c>
   16f94:	ldr	r3, [r4]
   16f98:	cmp	r7, #0
   16f9c:	beq	16fcc <ftello64@plt+0x5d6c>
   16fa0:	ldr	r2, [r4, #4]
   16fa4:	cmp	r2, #0
   16fa8:	ldmne	r2, {r0, r1}
   16fac:	stmne	r4, {r0, r1}
   16fb0:	movne	r1, #0
   16fb4:	strne	r1, [r2]
   16fb8:	ldrne	r1, [r6, #36]	; 0x24
   16fbc:	strne	r1, [r2, #4]
   16fc0:	strne	r2, [r6, #36]	; 0x24
   16fc4:	moveq	r2, #0
   16fc8:	streq	r2, [r4]
   16fcc:	mov	r0, r3
   16fd0:	pop	{r4, r5, r6, r7, r8, pc}
   16fd4:	mov	r3, #0
   16fd8:	b	16fcc <ftello64@plt+0x5d6c>
   16fdc:	ldr	r0, [r0, #8]
   16fe0:	bx	lr
   16fe4:	ldr	r0, [r0, #12]
   16fe8:	bx	lr
   16fec:	ldr	r0, [r0, #16]
   16ff0:	bx	lr
   16ff4:	ldr	r1, [r0]
   16ff8:	ldr	ip, [r0, #4]
   16ffc:	cmp	r1, ip
   17000:	bcs	17058 <ftello64@plt+0x5df8>
   17004:	mov	r0, #0
   17008:	b	17024 <ftello64@plt+0x5dc4>
   1700c:	mov	r2, #1
   17010:	cmp	r0, r2
   17014:	movcc	r0, r2
   17018:	add	r1, r1, #8
   1701c:	cmp	r1, ip
   17020:	bcs	17054 <ftello64@plt+0x5df4>
   17024:	ldr	r3, [r1]
   17028:	cmp	r3, #0
   1702c:	beq	17018 <ftello64@plt+0x5db8>
   17030:	ldr	r3, [r1, #4]
   17034:	cmp	r3, #0
   17038:	beq	1700c <ftello64@plt+0x5dac>
   1703c:	mov	r2, #1
   17040:	add	r2, r2, #1
   17044:	ldr	r3, [r3, #4]
   17048:	cmp	r3, #0
   1704c:	bne	17040 <ftello64@plt+0x5de0>
   17050:	b	17010 <ftello64@plt+0x5db0>
   17054:	bx	lr
   17058:	mov	r0, #0
   1705c:	bx	lr
   17060:	push	{lr}		; (str lr, [sp, #-4]!)
   17064:	ldr	r1, [r0]
   17068:	ldr	lr, [r0, #4]
   1706c:	cmp	r1, lr
   17070:	bcs	170c0 <ftello64@plt+0x5e60>
   17074:	mov	r2, #0
   17078:	mov	ip, r2
   1707c:	b	1708c <ftello64@plt+0x5e2c>
   17080:	add	r1, r1, #8
   17084:	cmp	r1, lr
   17088:	bcs	170c8 <ftello64@plt+0x5e68>
   1708c:	ldr	r3, [r1]
   17090:	cmp	r3, #0
   17094:	beq	17080 <ftello64@plt+0x5e20>
   17098:	add	ip, ip, #1
   1709c:	add	r2, r2, #1
   170a0:	ldr	r3, [r1, #4]
   170a4:	cmp	r3, #0
   170a8:	beq	17080 <ftello64@plt+0x5e20>
   170ac:	add	r2, r2, #1
   170b0:	ldr	r3, [r3, #4]
   170b4:	cmp	r3, #0
   170b8:	bne	170ac <ftello64@plt+0x5e4c>
   170bc:	b	17080 <ftello64@plt+0x5e20>
   170c0:	mov	r2, #0
   170c4:	mov	ip, r2
   170c8:	ldr	r3, [r0, #12]
   170cc:	cmp	r3, ip
   170d0:	beq	170dc <ftello64@plt+0x5e7c>
   170d4:	mov	r0, #0
   170d8:	pop	{pc}		; (ldr pc, [sp], #4)
   170dc:	ldr	r0, [r0, #16]
   170e0:	cmp	r0, r2
   170e4:	movne	r0, #0
   170e8:	moveq	r0, #1
   170ec:	pop	{pc}		; (ldr pc, [sp], #4)
   170f0:	push	{r4, r5, r6, r7, r8, lr}
   170f4:	sub	sp, sp, #8
   170f8:	mov	r6, r0
   170fc:	mov	r4, r1
   17100:	ldr	r5, [r0, #8]
   17104:	ldr	r7, [r0, #12]
   17108:	bl	16ff4 <ftello64@plt+0x5d94>
   1710c:	mov	r8, r0
   17110:	ldr	r3, [r6, #16]
   17114:	ldr	r2, [pc, #116]	; 17190 <ftello64@plt+0x5f30>
   17118:	mov	r1, #1
   1711c:	mov	r0, r4
   17120:	bl	11194 <__fprintf_chk@plt>
   17124:	mov	r3, r5
   17128:	ldr	r2, [pc, #100]	; 17194 <ftello64@plt+0x5f34>
   1712c:	mov	r1, #1
   17130:	mov	r0, r4
   17134:	bl	11194 <__fprintf_chk@plt>
   17138:	vmov	s15, r7
   1713c:	vcvt.f64.u32	d6, s15
   17140:	vldr	d7, [pc, #64]	; 17188 <ftello64@plt+0x5f28>
   17144:	vmul.f64	d6, d6, d7
   17148:	vmov	s15, r5
   1714c:	vcvt.f64.u32	d7, s15
   17150:	vdiv.f64	d5, d6, d7
   17154:	vstr	d5, [sp]
   17158:	mov	r3, r7
   1715c:	ldr	r2, [pc, #52]	; 17198 <ftello64@plt+0x5f38>
   17160:	mov	r1, #1
   17164:	mov	r0, r4
   17168:	bl	11194 <__fprintf_chk@plt>
   1716c:	mov	r3, r8
   17170:	ldr	r2, [pc, #36]	; 1719c <ftello64@plt+0x5f3c>
   17174:	mov	r1, #1
   17178:	mov	r0, r4
   1717c:	bl	11194 <__fprintf_chk@plt>
   17180:	add	sp, sp, #8
   17184:	pop	{r4, r5, r6, r7, r8, pc}
   17188:	andeq	r0, r0, r0
   1718c:	subsmi	r0, r9, r0
   17190:	andeq	r9, r1, ip, asr #3
   17194:	andeq	r9, r1, r4, ror #3
   17198:	strdeq	r9, [r1], -ip
   1719c:	andeq	r9, r1, r0, lsr #4
   171a0:	push	{r4, r5, r6, lr}
   171a4:	mov	r6, r0
   171a8:	mov	r5, r1
   171ac:	bl	16c4c <ftello64@plt+0x59ec>
   171b0:	ldr	r1, [r0]
   171b4:	cmp	r1, #0
   171b8:	beq	1720c <ftello64@plt+0x5fac>
   171bc:	mov	r4, r0
   171c0:	cmp	r0, #0
   171c4:	beq	17214 <ftello64@plt+0x5fb4>
   171c8:	cmp	r5, r1
   171cc:	beq	171fc <ftello64@plt+0x5f9c>
   171d0:	ldr	r3, [r6, #28]
   171d4:	mov	r0, r5
   171d8:	blx	r3
   171dc:	cmp	r0, #0
   171e0:	bne	171fc <ftello64@plt+0x5f9c>
   171e4:	ldr	r4, [r4, #4]
   171e8:	cmp	r4, #0
   171ec:	beq	17204 <ftello64@plt+0x5fa4>
   171f0:	ldr	r1, [r4]
   171f4:	cmp	r5, r1
   171f8:	bne	171d0 <ftello64@plt+0x5f70>
   171fc:	ldr	r0, [r4]
   17200:	pop	{r4, r5, r6, pc}
   17204:	mov	r0, #0
   17208:	pop	{r4, r5, r6, pc}
   1720c:	mov	r0, #0
   17210:	pop	{r4, r5, r6, pc}
   17214:	mov	r0, #0
   17218:	pop	{r4, r5, r6, pc}
   1721c:	ldr	r3, [r0, #16]
   17220:	cmp	r3, #0
   17224:	beq	17268 <ftello64@plt+0x6008>
   17228:	ldr	r3, [r0]
   1722c:	ldr	r2, [r0, #4]
   17230:	cmp	r3, r2
   17234:	bcs	17260 <ftello64@plt+0x6000>
   17238:	ldr	r0, [r3]
   1723c:	cmp	r0, #0
   17240:	bne	1725c <ftello64@plt+0x5ffc>
   17244:	add	r3, r3, #8
   17248:	cmp	r3, r2
   1724c:	bcs	17260 <ftello64@plt+0x6000>
   17250:	ldr	r0, [r3]
   17254:	cmp	r0, #0
   17258:	beq	17244 <ftello64@plt+0x5fe4>
   1725c:	bx	lr
   17260:	push	{r4, lr}
   17264:	bl	1123c <abort@plt>
   17268:	mov	r0, #0
   1726c:	b	1725c <ftello64@plt+0x5ffc>
   17270:	push	{r4, r5, r6, lr}
   17274:	mov	r5, r0
   17278:	mov	r4, r1
   1727c:	bl	16c4c <ftello64@plt+0x59ec>
   17280:	mov	r2, r0
   17284:	mov	r3, r0
   17288:	ldr	r1, [r3]
   1728c:	cmp	r4, r1
   17290:	beq	172a4 <ftello64@plt+0x6044>
   17294:	ldr	r3, [r3, #4]
   17298:	cmp	r3, #0
   1729c:	bne	17288 <ftello64@plt+0x6028>
   172a0:	b	172b0 <ftello64@plt+0x6050>
   172a4:	ldr	r3, [r3, #4]
   172a8:	cmp	r3, #0
   172ac:	bne	172d0 <ftello64@plt+0x6070>
   172b0:	ldr	r3, [r5, #4]
   172b4:	add	r2, r2, #8
   172b8:	cmp	r2, r3
   172bc:	bcs	172d8 <ftello64@plt+0x6078>
   172c0:	ldr	r0, [r2]
   172c4:	cmp	r0, #0
   172c8:	beq	172b4 <ftello64@plt+0x6054>
   172cc:	pop	{r4, r5, r6, pc}
   172d0:	ldr	r0, [r3]
   172d4:	pop	{r4, r5, r6, pc}
   172d8:	mov	r0, #0
   172dc:	pop	{r4, r5, r6, pc}
   172e0:	push	{r4, r5, lr}
   172e4:	ldr	r4, [r0]
   172e8:	ldr	r3, [r0, #4]
   172ec:	cmp	r4, r3
   172f0:	bcs	1735c <ftello64@plt+0x60fc>
   172f4:	mov	r5, r0
   172f8:	mov	r0, #0
   172fc:	b	17310 <ftello64@plt+0x60b0>
   17300:	add	r4, r4, #8
   17304:	ldr	r3, [r5, #4]
   17308:	cmp	r3, r4
   1730c:	bls	17358 <ftello64@plt+0x60f8>
   17310:	ldr	r3, [r4]
   17314:	cmp	r3, #0
   17318:	beq	17300 <ftello64@plt+0x60a0>
   1731c:	cmp	r4, #0
   17320:	beq	17300 <ftello64@plt+0x60a0>
   17324:	cmp	r2, r0
   17328:	popls	{r4, r5, pc}
   1732c:	add	ip, r1, r0, lsl #2
   17330:	mov	r3, r4
   17334:	add	r0, r0, #1
   17338:	ldr	lr, [r3]
   1733c:	str	lr, [ip], #4
   17340:	ldr	r3, [r3, #4]
   17344:	cmp	r3, #0
   17348:	beq	17300 <ftello64@plt+0x60a0>
   1734c:	cmp	r2, r0
   17350:	bne	17334 <ftello64@plt+0x60d4>
   17354:	pop	{r4, r5, pc}
   17358:	pop	{r4, r5, pc}
   1735c:	mov	r0, #0
   17360:	pop	{r4, r5, pc}
   17364:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   17368:	ldr	r8, [r0]
   1736c:	ldr	r3, [r0, #4]
   17370:	cmp	r8, r3
   17374:	bcs	173dc <ftello64@plt+0x617c>
   17378:	mov	r7, r2
   1737c:	mov	r6, r1
   17380:	mov	r9, r0
   17384:	mov	r5, #0
   17388:	b	1739c <ftello64@plt+0x613c>
   1738c:	add	r8, r8, #8
   17390:	ldr	r3, [r9, #4]
   17394:	cmp	r3, r8
   17398:	bls	173e0 <ftello64@plt+0x6180>
   1739c:	ldr	r3, [r8]
   173a0:	cmp	r3, #0
   173a4:	beq	1738c <ftello64@plt+0x612c>
   173a8:	cmp	r8, #0
   173ac:	beq	1738c <ftello64@plt+0x612c>
   173b0:	mov	r4, r8
   173b4:	mov	r1, r7
   173b8:	ldr	r0, [r4]
   173bc:	blx	r6
   173c0:	cmp	r0, #0
   173c4:	beq	173e0 <ftello64@plt+0x6180>
   173c8:	add	r5, r5, #1
   173cc:	ldr	r4, [r4, #4]
   173d0:	cmp	r4, #0
   173d4:	bne	173b4 <ftello64@plt+0x6154>
   173d8:	b	1738c <ftello64@plt+0x612c>
   173dc:	mov	r5, #0
   173e0:	mov	r0, r5
   173e4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   173e8:	ldrb	r3, [r0]
   173ec:	cmp	r3, #0
   173f0:	beq	17428 <ftello64@plt+0x61c8>
   173f4:	push	{r4, r5, r6, lr}
   173f8:	mov	r4, r0
   173fc:	mov	r5, r1
   17400:	mov	r1, #0
   17404:	rsb	r0, r1, r1, lsl #5
   17408:	mov	r1, r5
   1740c:	add	r0, r0, r3
   17410:	bl	18128 <ftello64@plt+0x6ec8>
   17414:	ldrb	r3, [r4, #1]!
   17418:	cmp	r3, #0
   1741c:	bne	17404 <ftello64@plt+0x61a4>
   17420:	mov	r0, r1
   17424:	pop	{r4, r5, r6, pc}
   17428:	mov	r1, #0
   1742c:	mov	r0, r1
   17430:	bx	lr
   17434:	push	{lr}		; (str lr, [sp, #-4]!)
   17438:	mov	ip, r0
   1743c:	ldr	lr, [pc, #16]	; 17454 <ftello64@plt+0x61f4>
   17440:	ldm	lr!, {r0, r1, r2, r3}
   17444:	stmia	ip!, {r0, r1, r2, r3}
   17448:	ldr	r3, [lr]
   1744c:	str	r3, [ip]
   17450:	pop	{pc}		; (ldr pc, [sp], #4)
   17454:			; <UNDEFINED> instruction: 0x000191b8
   17458:	push	{r4, r5, r6, r7, r8, lr}
   1745c:	mov	r8, r0
   17460:	mov	r5, r1
   17464:	subs	r7, r2, #0
   17468:	ldr	r2, [pc, #180]	; 17524 <ftello64@plt+0x62c4>
   1746c:	cmp	r7, #0
   17470:	moveq	r7, r2
   17474:	subs	r6, r3, #0
   17478:	ldr	r3, [pc, #168]	; 17528 <ftello64@plt+0x62c8>
   1747c:	cmp	r6, #0
   17480:	moveq	r6, r3
   17484:	mov	r0, #40	; 0x28
   17488:	bl	16978 <ftello64@plt+0x5718>
   1748c:	subs	r4, r0, #0
   17490:	beq	1750c <ftello64@plt+0x62ac>
   17494:	ldr	r3, [pc, #144]	; 1752c <ftello64@plt+0x62cc>
   17498:	cmp	r5, #0
   1749c:	moveq	r5, r3
   174a0:	str	r5, [r4, #20]
   174a4:	mov	r0, r4
   174a8:	bl	16b8c <ftello64@plt+0x592c>
   174ac:	cmp	r0, #0
   174b0:	beq	17514 <ftello64@plt+0x62b4>
   174b4:	mov	r1, r5
   174b8:	mov	r0, r8
   174bc:	bl	16c80 <ftello64@plt+0x5a20>
   174c0:	str	r0, [r4, #8]
   174c4:	cmp	r0, #0
   174c8:	beq	17514 <ftello64@plt+0x62b4>
   174cc:	mov	r1, #8
   174d0:	bl	16928 <ftello64@plt+0x56c8>
   174d4:	str	r0, [r4]
   174d8:	cmp	r0, #0
   174dc:	beq	17514 <ftello64@plt+0x62b4>
   174e0:	ldr	r3, [r4, #8]
   174e4:	add	r0, r0, r3, lsl #3
   174e8:	str	r0, [r4, #4]
   174ec:	mov	r3, #0
   174f0:	str	r3, [r4, #12]
   174f4:	str	r3, [r4, #16]
   174f8:	str	r7, [r4, #24]
   174fc:	str	r6, [r4, #28]
   17500:	ldr	r2, [sp, #24]
   17504:	str	r2, [r4, #32]
   17508:	str	r3, [r4, #36]	; 0x24
   1750c:	mov	r0, r4
   17510:	pop	{r4, r5, r6, r7, r8, pc}
   17514:	mov	r0, r4
   17518:	bl	16b0c <ftello64@plt+0x58ac>
   1751c:	mov	r4, #0
   17520:	b	1750c <ftello64@plt+0x62ac>
   17524:	andeq	r6, r1, r8, ror #22
   17528:	andeq	r6, r1, ip, ror fp
   1752c:			; <UNDEFINED> instruction: 0x000191b8
   17530:	push	{r4, r5, r6, r7, r8, lr}
   17534:	mov	r5, r0
   17538:	ldr	r7, [r0]
   1753c:	ldr	r3, [r0, #4]
   17540:	cmp	r7, r3
   17544:	bcs	175d8 <ftello64@plt+0x6378>
   17548:	add	r7, r7, #8
   1754c:	mov	r6, #0
   17550:	b	175b8 <ftello64@plt+0x6358>
   17554:	str	r6, [r4]
   17558:	ldr	r3, [r4, #4]
   1755c:	ldr	r2, [r5, #36]	; 0x24
   17560:	str	r2, [r4, #4]
   17564:	str	r4, [r5, #36]	; 0x24
   17568:	mov	r4, r3
   1756c:	cmp	r3, #0
   17570:	beq	1758c <ftello64@plt+0x632c>
   17574:	ldr	r3, [r5, #32]
   17578:	cmp	r3, #0
   1757c:	beq	17554 <ftello64@plt+0x62f4>
   17580:	ldr	r0, [r4]
   17584:	blx	r3
   17588:	b	17554 <ftello64@plt+0x62f4>
   1758c:	ldr	r3, [r5, #32]
   17590:	cmp	r3, #0
   17594:	beq	175a0 <ftello64@plt+0x6340>
   17598:	ldr	r0, [r8, #-8]
   1759c:	blx	r3
   175a0:	str	r6, [r8, #-8]
   175a4:	str	r6, [r8, #-4]
   175a8:	add	r7, r7, #8
   175ac:	ldr	r3, [r5, #4]
   175b0:	cmp	r3, r8
   175b4:	bls	175d8 <ftello64@plt+0x6378>
   175b8:	mov	r8, r7
   175bc:	ldr	r3, [r7, #-8]
   175c0:	cmp	r3, #0
   175c4:	beq	175a8 <ftello64@plt+0x6348>
   175c8:	ldr	r4, [r7, #-4]
   175cc:	cmp	r4, #0
   175d0:	bne	17574 <ftello64@plt+0x6314>
   175d4:	b	1758c <ftello64@plt+0x632c>
   175d8:	mov	r3, #0
   175dc:	str	r3, [r5, #12]
   175e0:	str	r3, [r5, #16]
   175e4:	pop	{r4, r5, r6, r7, r8, pc}
   175e8:	push	{r4, r5, r6, lr}
   175ec:	mov	r5, r0
   175f0:	ldr	r3, [r0, #32]
   175f4:	cmp	r3, #0
   175f8:	beq	17660 <ftello64@plt+0x6400>
   175fc:	ldr	r3, [r0, #16]
   17600:	cmp	r3, #0
   17604:	beq	17660 <ftello64@plt+0x6400>
   17608:	ldr	r6, [r0]
   1760c:	ldr	r3, [r0, #4]
   17610:	cmp	r6, r3
   17614:	bcc	1762c <ftello64@plt+0x63cc>
   17618:	b	176a0 <ftello64@plt+0x6440>
   1761c:	add	r6, r6, #8
   17620:	ldr	r3, [r5, #4]
   17624:	cmp	r3, r6
   17628:	bls	17660 <ftello64@plt+0x6400>
   1762c:	ldr	r3, [r6]
   17630:	cmp	r3, #0
   17634:	beq	1761c <ftello64@plt+0x63bc>
   17638:	cmp	r6, #0
   1763c:	beq	1761c <ftello64@plt+0x63bc>
   17640:	mov	r4, r6
   17644:	ldr	r3, [r5, #32]
   17648:	ldr	r0, [r4]
   1764c:	blx	r3
   17650:	ldr	r4, [r4, #4]
   17654:	cmp	r4, #0
   17658:	bne	17644 <ftello64@plt+0x63e4>
   1765c:	b	1761c <ftello64@plt+0x63bc>
   17660:	ldr	r6, [r5]
   17664:	ldr	r3, [r5, #4]
   17668:	cmp	r6, r3
   1766c:	bcs	176a0 <ftello64@plt+0x6440>
   17670:	ldr	r0, [r6, #4]
   17674:	cmp	r0, #0
   17678:	beq	17690 <ftello64@plt+0x6430>
   1767c:	ldr	r4, [r0, #4]
   17680:	bl	16b0c <ftello64@plt+0x58ac>
   17684:	mov	r0, r4
   17688:	cmp	r4, #0
   1768c:	bne	1767c <ftello64@plt+0x641c>
   17690:	add	r6, r6, #8
   17694:	ldr	r3, [r5, #4]
   17698:	cmp	r3, r6
   1769c:	bhi	17670 <ftello64@plt+0x6410>
   176a0:	ldr	r0, [r5, #36]	; 0x24
   176a4:	cmp	r0, #0
   176a8:	beq	176c0 <ftello64@plt+0x6460>
   176ac:	ldr	r4, [r0, #4]
   176b0:	bl	16b0c <ftello64@plt+0x58ac>
   176b4:	mov	r0, r4
   176b8:	cmp	r4, #0
   176bc:	bne	176ac <ftello64@plt+0x644c>
   176c0:	ldr	r0, [r5]
   176c4:	bl	16b0c <ftello64@plt+0x58ac>
   176c8:	mov	r0, r5
   176cc:	bl	16b0c <ftello64@plt+0x58ac>
   176d0:	pop	{r4, r5, r6, pc}
   176d4:	push	{r4, r5, lr}
   176d8:	sub	sp, sp, #44	; 0x2c
   176dc:	mov	r4, r0
   176e0:	mov	r0, r1
   176e4:	ldr	r1, [r4, #20]
   176e8:	bl	16c80 <ftello64@plt+0x5a20>
   176ec:	subs	r5, r0, #0
   176f0:	beq	177e8 <ftello64@plt+0x6588>
   176f4:	ldr	r3, [r4, #8]
   176f8:	cmp	r5, r3
   176fc:	beq	177f8 <ftello64@plt+0x6598>
   17700:	mov	r1, #8
   17704:	mov	r0, r5
   17708:	bl	16928 <ftello64@plt+0x56c8>
   1770c:	str	r0, [sp]
   17710:	cmp	r0, #0
   17714:	beq	17800 <ftello64@plt+0x65a0>
   17718:	str	r5, [sp, #8]
   1771c:	add	r0, r0, r5, lsl #3
   17720:	str	r0, [sp, #4]
   17724:	mov	r2, #0
   17728:	str	r2, [sp, #12]
   1772c:	str	r2, [sp, #16]
   17730:	ldr	r3, [r4, #20]
   17734:	str	r3, [sp, #20]
   17738:	ldr	r3, [r4, #24]
   1773c:	str	r3, [sp, #24]
   17740:	ldr	r3, [r4, #28]
   17744:	str	r3, [sp, #28]
   17748:	ldr	r3, [r4, #32]
   1774c:	str	r3, [sp, #32]
   17750:	ldr	r3, [r4, #36]	; 0x24
   17754:	str	r3, [sp, #36]	; 0x24
   17758:	mov	r1, r4
   1775c:	mov	r0, sp
   17760:	bl	16d7c <ftello64@plt+0x5b1c>
   17764:	subs	r5, r0, #0
   17768:	bne	177b0 <ftello64@plt+0x6550>
   1776c:	ldr	r3, [sp, #36]	; 0x24
   17770:	str	r3, [r4, #36]	; 0x24
   17774:	mov	r2, #1
   17778:	mov	r1, sp
   1777c:	mov	r0, r4
   17780:	bl	16d7c <ftello64@plt+0x5b1c>
   17784:	cmp	r0, #0
   17788:	beq	177e4 <ftello64@plt+0x6584>
   1778c:	mov	r2, #0
   17790:	mov	r1, sp
   17794:	mov	r0, r4
   17798:	bl	16d7c <ftello64@plt+0x5b1c>
   1779c:	cmp	r0, #0
   177a0:	beq	177e4 <ftello64@plt+0x6584>
   177a4:	ldr	r0, [sp]
   177a8:	bl	16b0c <ftello64@plt+0x58ac>
   177ac:	b	177ec <ftello64@plt+0x658c>
   177b0:	ldr	r0, [r4]
   177b4:	bl	16b0c <ftello64@plt+0x58ac>
   177b8:	ldr	r3, [sp]
   177bc:	str	r3, [r4]
   177c0:	ldr	r3, [sp, #4]
   177c4:	str	r3, [r4, #4]
   177c8:	ldr	r3, [sp, #8]
   177cc:	str	r3, [r4, #8]
   177d0:	ldr	r3, [sp, #12]
   177d4:	str	r3, [r4, #12]
   177d8:	ldr	r3, [sp, #36]	; 0x24
   177dc:	str	r3, [r4, #36]	; 0x24
   177e0:	b	177ec <ftello64@plt+0x658c>
   177e4:	bl	1123c <abort@plt>
   177e8:	mov	r5, #0
   177ec:	mov	r0, r5
   177f0:	add	sp, sp, #44	; 0x2c
   177f4:	pop	{r4, r5, pc}
   177f8:	mov	r5, #1
   177fc:	b	177ec <ftello64@plt+0x658c>
   17800:	mov	r5, #0
   17804:	b	177ec <ftello64@plt+0x658c>
   17808:	push	{r4, r5, r6, lr}
   1780c:	sub	sp, sp, #8
   17810:	subs	r6, r1, #0
   17814:	beq	17850 <ftello64@plt+0x65f0>
   17818:	mov	r4, r0
   1781c:	mov	r5, r2
   17820:	mov	r3, #0
   17824:	add	r2, sp, #4
   17828:	mov	r1, r6
   1782c:	bl	16ed0 <ftello64@plt+0x5c70>
   17830:	cmp	r0, #0
   17834:	beq	17854 <ftello64@plt+0x65f4>
   17838:	cmp	r5, #0
   1783c:	moveq	r0, #0
   17840:	strne	r0, [r5]
   17844:	movne	r0, #0
   17848:	add	sp, sp, #8
   1784c:	pop	{r4, r5, r6, pc}
   17850:	bl	1123c <abort@plt>
   17854:	vldr	s15, [r4, #12]
   17858:	vcvt.f32.u32	s14, s15
   1785c:	ldr	r3, [r4, #20]
   17860:	vldr	s15, [r4, #8]
   17864:	vcvt.f32.u32	s15, s15
   17868:	vldr	s13, [r3, #8]
   1786c:	vmul.f32	s15, s15, s13
   17870:	vcmpe.f32	s14, s15
   17874:	vmrs	APSR_nzcv, fpscr
   17878:	bgt	178c8 <ftello64@plt+0x6668>
   1787c:	ldr	r3, [sp, #4]
   17880:	ldr	r2, [r3]
   17884:	cmp	r2, #0
   17888:	beq	1796c <ftello64@plt+0x670c>
   1788c:	ldr	r0, [r4, #36]	; 0x24
   17890:	cmp	r0, #0
   17894:	beq	17954 <ftello64@plt+0x66f4>
   17898:	ldr	r3, [r0, #4]
   1789c:	str	r3, [r4, #36]	; 0x24
   178a0:	str	r6, [r0]
   178a4:	ldr	r3, [sp, #4]
   178a8:	ldr	r2, [r3, #4]
   178ac:	str	r2, [r0, #4]
   178b0:	str	r0, [r3, #4]
   178b4:	ldr	r3, [r4, #16]
   178b8:	add	r3, r3, #1
   178bc:	str	r3, [r4, #16]
   178c0:	mov	r0, #1
   178c4:	b	17848 <ftello64@plt+0x65e8>
   178c8:	mov	r0, r4
   178cc:	bl	16b8c <ftello64@plt+0x592c>
   178d0:	ldr	r3, [r4, #20]
   178d4:	vldr	s13, [r3, #8]
   178d8:	vldr	s15, [r4, #8]
   178dc:	vcvt.f32.u32	s15, s15
   178e0:	vldr	s14, [r4, #12]
   178e4:	vcvt.f32.u32	s14, s14
   178e8:	vmul.f32	s12, s13, s15
   178ec:	vcmpe.f32	s14, s12
   178f0:	vmrs	APSR_nzcv, fpscr
   178f4:	ble	1787c <ftello64@plt+0x661c>
   178f8:	ldrb	r2, [r3, #16]
   178fc:	cmp	r2, #0
   17900:	vldr	s14, [r3, #12]
   17904:	vmul.f32	s15, s15, s14
   17908:	vmuleq.f32	s15, s15, s13
   1790c:	vldr	s14, [pc, #140]	; 179a0 <ftello64@plt+0x6740>
   17910:	vcmpe.f32	s15, s14
   17914:	vmrs	APSR_nzcv, fpscr
   17918:	bge	17990 <ftello64@plt+0x6730>
   1791c:	vcvt.u32.f32	s15, s15
   17920:	vmov	r1, s15
   17924:	mov	r0, r4
   17928:	bl	176d4 <ftello64@plt+0x6474>
   1792c:	cmp	r0, #0
   17930:	beq	17998 <ftello64@plt+0x6738>
   17934:	mov	r3, #0
   17938:	add	r2, sp, #4
   1793c:	mov	r1, r6
   17940:	mov	r0, r4
   17944:	bl	16ed0 <ftello64@plt+0x5c70>
   17948:	cmp	r0, #0
   1794c:	beq	1787c <ftello64@plt+0x661c>
   17950:	bl	1123c <abort@plt>
   17954:	mov	r0, #8
   17958:	bl	16978 <ftello64@plt+0x5718>
   1795c:	cmp	r0, #0
   17960:	bne	178a0 <ftello64@plt+0x6640>
   17964:	mvn	r0, #0
   17968:	b	17848 <ftello64@plt+0x65e8>
   1796c:	str	r6, [r3]
   17970:	ldr	r3, [r4, #16]
   17974:	add	r3, r3, #1
   17978:	str	r3, [r4, #16]
   1797c:	ldr	r3, [r4, #12]
   17980:	add	r3, r3, #1
   17984:	str	r3, [r4, #12]
   17988:	mov	r0, #1
   1798c:	b	17848 <ftello64@plt+0x65e8>
   17990:	mvn	r0, #0
   17994:	b	17848 <ftello64@plt+0x65e8>
   17998:	mvn	r0, #0
   1799c:	b	17848 <ftello64@plt+0x65e8>
   179a0:	svcmi	0x00800000
   179a4:	push	{r4, lr}
   179a8:	sub	sp, sp, #8
   179ac:	mov	r4, r1
   179b0:	add	r2, sp, #4
   179b4:	bl	17808 <ftello64@plt+0x65a8>
   179b8:	cmn	r0, #1
   179bc:	beq	179d4 <ftello64@plt+0x6774>
   179c0:	cmp	r0, #0
   179c4:	movne	r0, r4
   179c8:	ldreq	r0, [sp, #4]
   179cc:	add	sp, sp, #8
   179d0:	pop	{r4, pc}
   179d4:	mov	r0, #0
   179d8:	b	179cc <ftello64@plt+0x676c>
   179dc:	push	{r4, r5, r6, lr}
   179e0:	sub	sp, sp, #8
   179e4:	mov	r4, r0
   179e8:	mov	r3, #1
   179ec:	add	r2, sp, #4
   179f0:	bl	16ed0 <ftello64@plt+0x5c70>
   179f4:	subs	r5, r0, #0
   179f8:	beq	17a18 <ftello64@plt+0x67b8>
   179fc:	ldr	r3, [r4, #16]
   17a00:	sub	r3, r3, #1
   17a04:	str	r3, [r4, #16]
   17a08:	ldr	r3, [sp, #4]
   17a0c:	ldr	r3, [r3]
   17a10:	cmp	r3, #0
   17a14:	beq	17a24 <ftello64@plt+0x67c4>
   17a18:	mov	r0, r5
   17a1c:	add	sp, sp, #8
   17a20:	pop	{r4, r5, r6, pc}
   17a24:	ldr	r3, [r4, #12]
   17a28:	sub	r3, r3, #1
   17a2c:	str	r3, [r4, #12]
   17a30:	vmov	s15, r3
   17a34:	vcvt.f32.u32	s15, s15
   17a38:	ldr	r3, [r4, #20]
   17a3c:	vldr	s14, [r4, #8]
   17a40:	vcvt.f32.u32	s14, s14
   17a44:	vldr	s13, [r3]
   17a48:	vmul.f32	s14, s14, s13
   17a4c:	vcmpe.f32	s15, s14
   17a50:	vmrs	APSR_nzcv, fpscr
   17a54:	bpl	17a18 <ftello64@plt+0x67b8>
   17a58:	mov	r0, r4
   17a5c:	bl	16b8c <ftello64@plt+0x592c>
   17a60:	ldr	r3, [r4, #20]
   17a64:	vldr	s15, [r4, #8]
   17a68:	vcvt.f32.u32	s15, s15
   17a6c:	vldr	s14, [r4, #12]
   17a70:	vcvt.f32.u32	s13, s14
   17a74:	vldr	s14, [r3]
   17a78:	vmul.f32	s14, s15, s14
   17a7c:	vcmpe.f32	s13, s14
   17a80:	vmrs	APSR_nzcv, fpscr
   17a84:	bpl	17a18 <ftello64@plt+0x67b8>
   17a88:	ldrb	r2, [r3, #16]
   17a8c:	cmp	r2, #0
   17a90:	vldr	s14, [r3, #4]
   17a94:	vmuleq.f32	s15, s15, s14
   17a98:	vldreq	s14, [r3, #8]
   17a9c:	vmul.f32	s15, s15, s14
   17aa0:	vcvt.u32.f32	s15, s15
   17aa4:	vmov	r1, s15
   17aa8:	mov	r0, r4
   17aac:	bl	176d4 <ftello64@plt+0x6474>
   17ab0:	cmp	r0, #0
   17ab4:	bne	17a18 <ftello64@plt+0x67b8>
   17ab8:	ldr	r0, [r4, #36]	; 0x24
   17abc:	cmp	r0, #0
   17ac0:	beq	17ad8 <ftello64@plt+0x6878>
   17ac4:	ldr	r6, [r0, #4]
   17ac8:	bl	16b0c <ftello64@plt+0x58ac>
   17acc:	mov	r0, r6
   17ad0:	cmp	r6, #0
   17ad4:	bne	17ac4 <ftello64@plt+0x6864>
   17ad8:	mov	r3, #0
   17adc:	str	r3, [r4, #36]	; 0x24
   17ae0:	b	17a18 <ftello64@plt+0x67b8>
   17ae4:	push	{r4, lr}
   17ae8:	bl	179dc <ftello64@plt+0x677c>
   17aec:	pop	{r4, pc}
   17af0:	push	{r4, lr}
   17af4:	mov	r0, #14
   17af8:	bl	111f4 <nl_langinfo@plt>
   17afc:	cmp	r0, #0
   17b00:	beq	17b18 <ftello64@plt+0x68b8>
   17b04:	ldrb	r2, [r0]
   17b08:	ldr	r3, [pc, #16]	; 17b20 <ftello64@plt+0x68c0>
   17b0c:	cmp	r2, #0
   17b10:	moveq	r0, r3
   17b14:	pop	{r4, pc}
   17b18:	ldr	r0, [pc]	; 17b20 <ftello64@plt+0x68c0>
   17b1c:	pop	{r4, pc}
   17b20:	andeq	r9, r1, r8, lsr r2
   17b24:	push	{r4, r5, r6, r7, lr}
   17b28:	sub	sp, sp, #12
   17b2c:	mov	r7, r1
   17b30:	mov	r5, r2
   17b34:	subs	r6, r0, #0
   17b38:	addeq	r6, sp, #4
   17b3c:	mov	r0, r6
   17b40:	bl	110b0 <mbrtowc@plt>
   17b44:	mov	r4, r0
   17b48:	cmp	r5, #0
   17b4c:	cmnne	r0, #3
   17b50:	bhi	17b60 <ftello64@plt+0x6900>
   17b54:	mov	r0, r4
   17b58:	add	sp, sp, #12
   17b5c:	pop	{r4, r5, r6, r7, pc}
   17b60:	mov	r0, #0
   17b64:	bl	17e34 <ftello64@plt+0x6bd4>
   17b68:	cmp	r0, #0
   17b6c:	ldrbeq	r3, [r7]
   17b70:	streq	r3, [r6]
   17b74:	moveq	r4, #1
   17b78:	b	17b54 <ftello64@plt+0x68f4>
   17b7c:	push	{r4, r5, r6, lr}
   17b80:	mov	r6, r0
   17b84:	mov	r5, r1
   17b88:	subs	r4, r2, #0
   17b8c:	beq	17bb8 <ftello64@plt+0x6958>
   17b90:	mov	r1, r4
   17b94:	mvn	r0, #0
   17b98:	bl	17f3c <ftello64@plt+0x6cdc>
   17b9c:	cmp	r0, r5
   17ba0:	bcs	17bb8 <ftello64@plt+0x6958>
   17ba4:	bl	1114c <__errno_location@plt>
   17ba8:	mov	r3, #12
   17bac:	str	r3, [r0]
   17bb0:	mov	r0, #0
   17bb4:	pop	{r4, r5, r6, pc}
   17bb8:	mul	r1, r5, r4
   17bbc:	mov	r0, r6
   17bc0:	bl	169a8 <ftello64@plt+0x5748>
   17bc4:	pop	{r4, r5, r6, pc}
   17bc8:	push	{r4, lr}
   17bcc:	mov	r2, #3
   17bd0:	mov	r1, #0
   17bd4:	bl	17bdc <ftello64@plt+0x697c>
   17bd8:	pop	{r4, pc}
   17bdc:	push	{r1, r2, r3}
   17be0:	push	{r4, r5, r6, lr}
   17be4:	sub	sp, sp, #12
   17be8:	mov	r5, r0
   17bec:	ldr	r1, [sp, #28]
   17bf0:	add	r3, sp, #32
   17bf4:	str	r3, [sp, #4]
   17bf8:	cmp	r1, #0
   17bfc:	beq	17c44 <ftello64@plt+0x69e4>
   17c00:	ldr	r3, [pc, #540]	; 17e24 <ftello64@plt+0x6bc4>
   17c04:	cmp	r1, r3
   17c08:	beq	17c74 <ftello64@plt+0x6a14>
   17c0c:	cmp	r1, #11
   17c10:	beq	17e14 <ftello64@plt+0x6bb4>
   17c14:	bgt	17da0 <ftello64@plt+0x6b40>
   17c18:	cmp	r1, #3
   17c1c:	beq	17e14 <ftello64@plt+0x6bb4>
   17c20:	ble	17d60 <ftello64@plt+0x6b00>
   17c24:	cmp	r1, #8
   17c28:	beq	17d80 <ftello64@plt+0x6b20>
   17c2c:	ble	17d78 <ftello64@plt+0x6b18>
   17c30:	cmp	r1, #9
   17c34:	beq	17e14 <ftello64@plt+0x6bb4>
   17c38:	cmp	r1, #10
   17c3c:	bne	17dd8 <ftello64@plt+0x6b78>
   17c40:	b	17d80 <ftello64@plt+0x6b20>
   17c44:	ldr	r3, [sp, #4]
   17c48:	add	r2, r3, #4
   17c4c:	str	r2, [sp, #4]
   17c50:	ldr	r2, [r3]
   17c54:	mov	r1, #0
   17c58:	bl	111b8 <fcntl64@plt>
   17c5c:	mov	r4, r0
   17c60:	mov	r0, r4
   17c64:	add	sp, sp, #12
   17c68:	pop	{r4, r5, r6, lr}
   17c6c:	add	sp, sp, #12
   17c70:	bx	lr
   17c74:	ldr	r3, [sp, #4]
   17c78:	add	r2, r3, #4
   17c7c:	str	r2, [sp, #4]
   17c80:	ldr	r6, [r3]
   17c84:	ldr	r3, [pc, #412]	; 17e28 <ftello64@plt+0x6bc8>
   17c88:	ldr	r3, [r3]
   17c8c:	cmp	r3, #0
   17c90:	blt	17cf0 <ftello64@plt+0x6a90>
   17c94:	mov	r2, r6
   17c98:	ldr	r1, [pc, #388]	; 17e24 <ftello64@plt+0x6bc4>
   17c9c:	bl	111b8 <fcntl64@plt>
   17ca0:	subs	r4, r0, #0
   17ca4:	blt	17cb8 <ftello64@plt+0x6a58>
   17ca8:	mov	r2, #1
   17cac:	ldr	r3, [pc, #372]	; 17e28 <ftello64@plt+0x6bc8>
   17cb0:	str	r2, [r3]
   17cb4:	b	17c60 <ftello64@plt+0x6a00>
   17cb8:	bl	1114c <__errno_location@plt>
   17cbc:	ldr	r3, [r0]
   17cc0:	cmp	r3, #22
   17cc4:	bne	17ca8 <ftello64@plt+0x6a48>
   17cc8:	mov	r2, r6
   17ccc:	mov	r1, #0
   17cd0:	mov	r0, r5
   17cd4:	bl	111b8 <fcntl64@plt>
   17cd8:	subs	r4, r0, #0
   17cdc:	blt	17c60 <ftello64@plt+0x6a00>
   17ce0:	mvn	r2, #0
   17ce4:	ldr	r3, [pc, #316]	; 17e28 <ftello64@plt+0x6bc8>
   17ce8:	str	r2, [r3]
   17cec:	b	17d14 <ftello64@plt+0x6ab4>
   17cf0:	mov	r2, r6
   17cf4:	mov	r1, #0
   17cf8:	bl	111b8 <fcntl64@plt>
   17cfc:	subs	r4, r0, #0
   17d00:	blt	17c60 <ftello64@plt+0x6a00>
   17d04:	ldr	r3, [pc, #284]	; 17e28 <ftello64@plt+0x6bc8>
   17d08:	ldr	r3, [r3]
   17d0c:	cmn	r3, #1
   17d10:	bne	17c60 <ftello64@plt+0x6a00>
   17d14:	mov	r1, #1
   17d18:	mov	r0, r4
   17d1c:	bl	111b8 <fcntl64@plt>
   17d20:	subs	r2, r0, #0
   17d24:	blt	17d40 <ftello64@plt+0x6ae0>
   17d28:	orr	r2, r2, #1
   17d2c:	mov	r1, #2
   17d30:	mov	r0, r4
   17d34:	bl	111b8 <fcntl64@plt>
   17d38:	cmn	r0, #1
   17d3c:	bne	17c60 <ftello64@plt+0x6a00>
   17d40:	bl	1114c <__errno_location@plt>
   17d44:	mov	r5, r0
   17d48:	ldr	r6, [r0]
   17d4c:	mov	r0, r4
   17d50:	bl	11248 <close@plt>
   17d54:	str	r6, [r5]
   17d58:	mvn	r4, #0
   17d5c:	b	17c60 <ftello64@plt+0x6a00>
   17d60:	cmp	r1, #1
   17d64:	beq	17e14 <ftello64@plt+0x6bb4>
   17d68:	bgt	17d80 <ftello64@plt+0x6b20>
   17d6c:	cmp	r1, #0
   17d70:	bne	17dd8 <ftello64@plt+0x6b78>
   17d74:	b	17d80 <ftello64@plt+0x6b20>
   17d78:	cmp	r1, #4
   17d7c:	bne	17dd8 <ftello64@plt+0x6b78>
   17d80:	ldr	r3, [sp, #4]
   17d84:	add	r2, r3, #4
   17d88:	str	r2, [sp, #4]
   17d8c:	ldr	r2, [r3]
   17d90:	mov	r0, r5
   17d94:	bl	111b8 <fcntl64@plt>
   17d98:	mov	r4, r0
   17d9c:	b	17c60 <ftello64@plt+0x6a00>
   17da0:	ldr	r3, [pc, #132]	; 17e2c <ftello64@plt+0x6bcc>
   17da4:	cmp	r1, r3
   17da8:	bgt	17df8 <ftello64@plt+0x6b98>
   17dac:	sub	r3, r3, #1
   17db0:	cmp	r1, r3
   17db4:	bge	17d80 <ftello64@plt+0x6b20>
   17db8:	sub	r3, r3, #5
   17dbc:	cmp	r1, r3
   17dc0:	beq	17e14 <ftello64@plt+0x6bb4>
   17dc4:	add	r3, r3, #1
   17dc8:	cmp	r1, r3
   17dcc:	beq	17d80 <ftello64@plt+0x6b20>
   17dd0:	cmp	r1, #1024	; 0x400
   17dd4:	beq	17d80 <ftello64@plt+0x6b20>
   17dd8:	ldr	r3, [sp, #4]
   17ddc:	add	r2, r3, #4
   17de0:	str	r2, [sp, #4]
   17de4:	ldr	r2, [r3]
   17de8:	mov	r0, r5
   17dec:	bl	111b8 <fcntl64@plt>
   17df0:	mov	r4, r0
   17df4:	b	17c60 <ftello64@plt+0x6a00>
   17df8:	ldr	r3, [pc, #48]	; 17e30 <ftello64@plt+0x6bd0>
   17dfc:	cmp	r1, r3
   17e00:	beq	17d80 <ftello64@plt+0x6b20>
   17e04:	blt	17e14 <ftello64@plt+0x6bb4>
   17e08:	add	r3, r3, #1
   17e0c:	cmp	r1, r3
   17e10:	bne	17dd8 <ftello64@plt+0x6b78>
   17e14:	mov	r0, r5
   17e18:	bl	111b8 <fcntl64@plt>
   17e1c:	mov	r4, r0
   17e20:	b	17c60 <ftello64@plt+0x6a00>
   17e24:	andeq	r0, r0, r6, lsl #8
   17e28:	andeq	sl, r2, ip, asr #5
   17e2c:	andeq	r0, r0, r7, lsl #8
   17e30:	andeq	r0, r0, r9, lsl #8
   17e34:	push	{lr}		; (str lr, [sp, #-4]!)
   17e38:	sub	sp, sp, #268	; 0x10c
   17e3c:	ldr	r2, [pc, #68]	; 17e88 <ftello64@plt+0x6c28>
   17e40:	add	r1, sp, #4
   17e44:	bl	17e94 <ftello64@plt+0x6c34>
   17e48:	cmp	r0, #0
   17e4c:	movne	r0, #0
   17e50:	bne	17e80 <ftello64@plt+0x6c20>
   17e54:	ldr	r1, [pc, #48]	; 17e8c <ftello64@plt+0x6c2c>
   17e58:	add	r0, sp, #4
   17e5c:	bl	10f84 <strcmp@plt>
   17e60:	cmp	r0, #0
   17e64:	moveq	r0, #0
   17e68:	beq	17e80 <ftello64@plt+0x6c20>
   17e6c:	ldr	r1, [pc, #28]	; 17e90 <ftello64@plt+0x6c30>
   17e70:	add	r0, sp, #4
   17e74:	bl	10f84 <strcmp@plt>
   17e78:	adds	r0, r0, #0
   17e7c:	movne	r0, #1
   17e80:	add	sp, sp, #268	; 0x10c
   17e84:	pop	{pc}		; (ldr pc, [sp], #4)
   17e88:	andeq	r0, r0, r1, lsl #2
   17e8c:	andeq	r9, r1, r0, asr #4
   17e90:	andeq	r9, r1, r4, asr #4
   17e94:	push	{r4, r5, r6, lr}
   17e98:	mov	r6, r1
   17e9c:	mov	r4, r2
   17ea0:	mov	r1, #0
   17ea4:	bl	111d0 <setlocale@plt>
   17ea8:	subs	r5, r0, #0
   17eac:	beq	17ed0 <ftello64@plt+0x6c70>
   17eb0:	mov	r0, r5
   17eb4:	bl	11134 <strlen@plt>
   17eb8:	cmp	r4, r0
   17ebc:	bhi	17ee8 <ftello64@plt+0x6c88>
   17ec0:	cmp	r4, #0
   17ec4:	bne	17f00 <ftello64@plt+0x6ca0>
   17ec8:	mov	r0, #34	; 0x22
   17ecc:	pop	{r4, r5, r6, pc}
   17ed0:	cmp	r4, #0
   17ed4:	beq	17f24 <ftello64@plt+0x6cc4>
   17ed8:	mov	r3, #0
   17edc:	strb	r3, [r6]
   17ee0:	mov	r0, #22
   17ee4:	pop	{r4, r5, r6, pc}
   17ee8:	add	r2, r0, #1
   17eec:	mov	r1, r5
   17ef0:	mov	r0, r6
   17ef4:	bl	10fcc <memcpy@plt>
   17ef8:	mov	r0, #0
   17efc:	pop	{r4, r5, r6, pc}
   17f00:	sub	r4, r4, #1
   17f04:	mov	r2, r4
   17f08:	mov	r1, r5
   17f0c:	mov	r0, r6
   17f10:	bl	10fcc <memcpy@plt>
   17f14:	mov	r3, #0
   17f18:	strb	r3, [r6, r4]
   17f1c:	mov	r0, #34	; 0x22
   17f20:	pop	{r4, r5, r6, pc}
   17f24:	mov	r0, #22
   17f28:	pop	{r4, r5, r6, pc}
   17f2c:	push	{r4, lr}
   17f30:	mov	r1, #0
   17f34:	bl	111d0 <setlocale@plt>
   17f38:	pop	{r4, pc}
   17f3c:	subs	r2, r1, #1
   17f40:	bxeq	lr
   17f44:	bcc	1811c <ftello64@plt+0x6ebc>
   17f48:	cmp	r0, r1
   17f4c:	bls	18100 <ftello64@plt+0x6ea0>
   17f50:	tst	r1, r2
   17f54:	beq	1810c <ftello64@plt+0x6eac>
   17f58:	clz	r3, r0
   17f5c:	clz	r2, r1
   17f60:	sub	r3, r2, r3
   17f64:	rsbs	r3, r3, #31
   17f68:	addne	r3, r3, r3, lsl #1
   17f6c:	mov	r2, #0
   17f70:	addne	pc, pc, r3, lsl #2
   17f74:	nop			; (mov r0, r0)
   17f78:	cmp	r0, r1, lsl #31
   17f7c:	adc	r2, r2, r2
   17f80:	subcs	r0, r0, r1, lsl #31
   17f84:	cmp	r0, r1, lsl #30
   17f88:	adc	r2, r2, r2
   17f8c:	subcs	r0, r0, r1, lsl #30
   17f90:	cmp	r0, r1, lsl #29
   17f94:	adc	r2, r2, r2
   17f98:	subcs	r0, r0, r1, lsl #29
   17f9c:	cmp	r0, r1, lsl #28
   17fa0:	adc	r2, r2, r2
   17fa4:	subcs	r0, r0, r1, lsl #28
   17fa8:	cmp	r0, r1, lsl #27
   17fac:	adc	r2, r2, r2
   17fb0:	subcs	r0, r0, r1, lsl #27
   17fb4:	cmp	r0, r1, lsl #26
   17fb8:	adc	r2, r2, r2
   17fbc:	subcs	r0, r0, r1, lsl #26
   17fc0:	cmp	r0, r1, lsl #25
   17fc4:	adc	r2, r2, r2
   17fc8:	subcs	r0, r0, r1, lsl #25
   17fcc:	cmp	r0, r1, lsl #24
   17fd0:	adc	r2, r2, r2
   17fd4:	subcs	r0, r0, r1, lsl #24
   17fd8:	cmp	r0, r1, lsl #23
   17fdc:	adc	r2, r2, r2
   17fe0:	subcs	r0, r0, r1, lsl #23
   17fe4:	cmp	r0, r1, lsl #22
   17fe8:	adc	r2, r2, r2
   17fec:	subcs	r0, r0, r1, lsl #22
   17ff0:	cmp	r0, r1, lsl #21
   17ff4:	adc	r2, r2, r2
   17ff8:	subcs	r0, r0, r1, lsl #21
   17ffc:	cmp	r0, r1, lsl #20
   18000:	adc	r2, r2, r2
   18004:	subcs	r0, r0, r1, lsl #20
   18008:	cmp	r0, r1, lsl #19
   1800c:	adc	r2, r2, r2
   18010:	subcs	r0, r0, r1, lsl #19
   18014:	cmp	r0, r1, lsl #18
   18018:	adc	r2, r2, r2
   1801c:	subcs	r0, r0, r1, lsl #18
   18020:	cmp	r0, r1, lsl #17
   18024:	adc	r2, r2, r2
   18028:	subcs	r0, r0, r1, lsl #17
   1802c:	cmp	r0, r1, lsl #16
   18030:	adc	r2, r2, r2
   18034:	subcs	r0, r0, r1, lsl #16
   18038:	cmp	r0, r1, lsl #15
   1803c:	adc	r2, r2, r2
   18040:	subcs	r0, r0, r1, lsl #15
   18044:	cmp	r0, r1, lsl #14
   18048:	adc	r2, r2, r2
   1804c:	subcs	r0, r0, r1, lsl #14
   18050:	cmp	r0, r1, lsl #13
   18054:	adc	r2, r2, r2
   18058:	subcs	r0, r0, r1, lsl #13
   1805c:	cmp	r0, r1, lsl #12
   18060:	adc	r2, r2, r2
   18064:	subcs	r0, r0, r1, lsl #12
   18068:	cmp	r0, r1, lsl #11
   1806c:	adc	r2, r2, r2
   18070:	subcs	r0, r0, r1, lsl #11
   18074:	cmp	r0, r1, lsl #10
   18078:	adc	r2, r2, r2
   1807c:	subcs	r0, r0, r1, lsl #10
   18080:	cmp	r0, r1, lsl #9
   18084:	adc	r2, r2, r2
   18088:	subcs	r0, r0, r1, lsl #9
   1808c:	cmp	r0, r1, lsl #8
   18090:	adc	r2, r2, r2
   18094:	subcs	r0, r0, r1, lsl #8
   18098:	cmp	r0, r1, lsl #7
   1809c:	adc	r2, r2, r2
   180a0:	subcs	r0, r0, r1, lsl #7
   180a4:	cmp	r0, r1, lsl #6
   180a8:	adc	r2, r2, r2
   180ac:	subcs	r0, r0, r1, lsl #6
   180b0:	cmp	r0, r1, lsl #5
   180b4:	adc	r2, r2, r2
   180b8:	subcs	r0, r0, r1, lsl #5
   180bc:	cmp	r0, r1, lsl #4
   180c0:	adc	r2, r2, r2
   180c4:	subcs	r0, r0, r1, lsl #4
   180c8:	cmp	r0, r1, lsl #3
   180cc:	adc	r2, r2, r2
   180d0:	subcs	r0, r0, r1, lsl #3
   180d4:	cmp	r0, r1, lsl #2
   180d8:	adc	r2, r2, r2
   180dc:	subcs	r0, r0, r1, lsl #2
   180e0:	cmp	r0, r1, lsl #1
   180e4:	adc	r2, r2, r2
   180e8:	subcs	r0, r0, r1, lsl #1
   180ec:	cmp	r0, r1
   180f0:	adc	r2, r2, r2
   180f4:	subcs	r0, r0, r1
   180f8:	mov	r0, r2
   180fc:	bx	lr
   18100:	moveq	r0, #1
   18104:	movne	r0, #0
   18108:	bx	lr
   1810c:	clz	r2, r1
   18110:	rsb	r2, r2, #31
   18114:	lsr	r0, r0, r2
   18118:	bx	lr
   1811c:	cmp	r0, #0
   18120:	mvnne	r0, #0
   18124:	b	183c4 <ftello64@plt+0x7164>
   18128:	cmp	r1, #0
   1812c:	beq	1811c <ftello64@plt+0x6ebc>
   18130:	push	{r0, r1, lr}
   18134:	bl	17f3c <ftello64@plt+0x6cdc>
   18138:	pop	{r1, r2, lr}
   1813c:	mul	r3, r2, r0
   18140:	sub	r1, r1, r3
   18144:	bx	lr
   18148:	cmp	r1, #0
   1814c:	beq	18358 <ftello64@plt+0x70f8>
   18150:	eor	ip, r0, r1
   18154:	rsbmi	r1, r1, #0
   18158:	subs	r2, r1, #1
   1815c:	beq	18324 <ftello64@plt+0x70c4>
   18160:	movs	r3, r0
   18164:	rsbmi	r3, r0, #0
   18168:	cmp	r3, r1
   1816c:	bls	18330 <ftello64@plt+0x70d0>
   18170:	tst	r1, r2
   18174:	beq	18340 <ftello64@plt+0x70e0>
   18178:	clz	r2, r3
   1817c:	clz	r0, r1
   18180:	sub	r2, r0, r2
   18184:	rsbs	r2, r2, #31
   18188:	addne	r2, r2, r2, lsl #1
   1818c:	mov	r0, #0
   18190:	addne	pc, pc, r2, lsl #2
   18194:	nop			; (mov r0, r0)
   18198:	cmp	r3, r1, lsl #31
   1819c:	adc	r0, r0, r0
   181a0:	subcs	r3, r3, r1, lsl #31
   181a4:	cmp	r3, r1, lsl #30
   181a8:	adc	r0, r0, r0
   181ac:	subcs	r3, r3, r1, lsl #30
   181b0:	cmp	r3, r1, lsl #29
   181b4:	adc	r0, r0, r0
   181b8:	subcs	r3, r3, r1, lsl #29
   181bc:	cmp	r3, r1, lsl #28
   181c0:	adc	r0, r0, r0
   181c4:	subcs	r3, r3, r1, lsl #28
   181c8:	cmp	r3, r1, lsl #27
   181cc:	adc	r0, r0, r0
   181d0:	subcs	r3, r3, r1, lsl #27
   181d4:	cmp	r3, r1, lsl #26
   181d8:	adc	r0, r0, r0
   181dc:	subcs	r3, r3, r1, lsl #26
   181e0:	cmp	r3, r1, lsl #25
   181e4:	adc	r0, r0, r0
   181e8:	subcs	r3, r3, r1, lsl #25
   181ec:	cmp	r3, r1, lsl #24
   181f0:	adc	r0, r0, r0
   181f4:	subcs	r3, r3, r1, lsl #24
   181f8:	cmp	r3, r1, lsl #23
   181fc:	adc	r0, r0, r0
   18200:	subcs	r3, r3, r1, lsl #23
   18204:	cmp	r3, r1, lsl #22
   18208:	adc	r0, r0, r0
   1820c:	subcs	r3, r3, r1, lsl #22
   18210:	cmp	r3, r1, lsl #21
   18214:	adc	r0, r0, r0
   18218:	subcs	r3, r3, r1, lsl #21
   1821c:	cmp	r3, r1, lsl #20
   18220:	adc	r0, r0, r0
   18224:	subcs	r3, r3, r1, lsl #20
   18228:	cmp	r3, r1, lsl #19
   1822c:	adc	r0, r0, r0
   18230:	subcs	r3, r3, r1, lsl #19
   18234:	cmp	r3, r1, lsl #18
   18238:	adc	r0, r0, r0
   1823c:	subcs	r3, r3, r1, lsl #18
   18240:	cmp	r3, r1, lsl #17
   18244:	adc	r0, r0, r0
   18248:	subcs	r3, r3, r1, lsl #17
   1824c:	cmp	r3, r1, lsl #16
   18250:	adc	r0, r0, r0
   18254:	subcs	r3, r3, r1, lsl #16
   18258:	cmp	r3, r1, lsl #15
   1825c:	adc	r0, r0, r0
   18260:	subcs	r3, r3, r1, lsl #15
   18264:	cmp	r3, r1, lsl #14
   18268:	adc	r0, r0, r0
   1826c:	subcs	r3, r3, r1, lsl #14
   18270:	cmp	r3, r1, lsl #13
   18274:	adc	r0, r0, r0
   18278:	subcs	r3, r3, r1, lsl #13
   1827c:	cmp	r3, r1, lsl #12
   18280:	adc	r0, r0, r0
   18284:	subcs	r3, r3, r1, lsl #12
   18288:	cmp	r3, r1, lsl #11
   1828c:	adc	r0, r0, r0
   18290:	subcs	r3, r3, r1, lsl #11
   18294:	cmp	r3, r1, lsl #10
   18298:	adc	r0, r0, r0
   1829c:	subcs	r3, r3, r1, lsl #10
   182a0:	cmp	r3, r1, lsl #9
   182a4:	adc	r0, r0, r0
   182a8:	subcs	r3, r3, r1, lsl #9
   182ac:	cmp	r3, r1, lsl #8
   182b0:	adc	r0, r0, r0
   182b4:	subcs	r3, r3, r1, lsl #8
   182b8:	cmp	r3, r1, lsl #7
   182bc:	adc	r0, r0, r0
   182c0:	subcs	r3, r3, r1, lsl #7
   182c4:	cmp	r3, r1, lsl #6
   182c8:	adc	r0, r0, r0
   182cc:	subcs	r3, r3, r1, lsl #6
   182d0:	cmp	r3, r1, lsl #5
   182d4:	adc	r0, r0, r0
   182d8:	subcs	r3, r3, r1, lsl #5
   182dc:	cmp	r3, r1, lsl #4
   182e0:	adc	r0, r0, r0
   182e4:	subcs	r3, r3, r1, lsl #4
   182e8:	cmp	r3, r1, lsl #3
   182ec:	adc	r0, r0, r0
   182f0:	subcs	r3, r3, r1, lsl #3
   182f4:	cmp	r3, r1, lsl #2
   182f8:	adc	r0, r0, r0
   182fc:	subcs	r3, r3, r1, lsl #2
   18300:	cmp	r3, r1, lsl #1
   18304:	adc	r0, r0, r0
   18308:	subcs	r3, r3, r1, lsl #1
   1830c:	cmp	r3, r1
   18310:	adc	r0, r0, r0
   18314:	subcs	r3, r3, r1
   18318:	cmp	ip, #0
   1831c:	rsbmi	r0, r0, #0
   18320:	bx	lr
   18324:	teq	ip, r0
   18328:	rsbmi	r0, r0, #0
   1832c:	bx	lr
   18330:	movcc	r0, #0
   18334:	asreq	r0, ip, #31
   18338:	orreq	r0, r0, #1
   1833c:	bx	lr
   18340:	clz	r2, r1
   18344:	rsb	r2, r2, #31
   18348:	cmp	ip, #0
   1834c:	lsr	r0, r3, r2
   18350:	rsbmi	r0, r0, #0
   18354:	bx	lr
   18358:	cmp	r0, #0
   1835c:	mvngt	r0, #-2147483648	; 0x80000000
   18360:	movlt	r0, #-2147483648	; 0x80000000
   18364:	b	183c4 <ftello64@plt+0x7164>
   18368:	cmp	r1, #0
   1836c:	beq	18358 <ftello64@plt+0x70f8>
   18370:	push	{r0, r1, lr}
   18374:	bl	18150 <ftello64@plt+0x6ef0>
   18378:	pop	{r1, r2, lr}
   1837c:	mul	r3, r2, r0
   18380:	sub	r1, r1, r3
   18384:	bx	lr
   18388:	cmp	r3, #0
   1838c:	cmpeq	r2, #0
   18390:	bne	183a8 <ftello64@plt+0x7148>
   18394:	cmp	r1, #0
   18398:	cmpeq	r0, #0
   1839c:	mvnne	r1, #0
   183a0:	mvnne	r0, #0
   183a4:	b	183c4 <ftello64@plt+0x7164>
   183a8:	sub	sp, sp, #8
   183ac:	push	{sp, lr}
   183b0:	bl	183d4 <ftello64@plt+0x7174>
   183b4:	ldr	lr, [sp, #4]
   183b8:	add	sp, sp, #8
   183bc:	pop	{r2, r3}
   183c0:	bx	lr
   183c4:	push	{r1, lr}
   183c8:	mov	r0, #8
   183cc:	bl	10f78 <raise@plt>
   183d0:	pop	{r1, pc}
   183d4:	cmp	r1, r3
   183d8:	push	{r4, r5, r6, r7, r8, r9, lr}
   183dc:	cmpeq	r0, r2
   183e0:	mov	r4, r0
   183e4:	mov	r5, r1
   183e8:	ldr	r9, [sp, #28]
   183ec:	movcc	r0, #0
   183f0:	movcc	r1, #0
   183f4:	bcc	184ec <ftello64@plt+0x728c>
   183f8:	cmp	r3, #0
   183fc:	clzeq	ip, r2
   18400:	clzne	ip, r3
   18404:	addeq	ip, ip, #32
   18408:	cmp	r5, #0
   1840c:	clzeq	r1, r4
   18410:	addeq	r1, r1, #32
   18414:	clzne	r1, r5
   18418:	sub	ip, ip, r1
   1841c:	sub	lr, ip, #32
   18420:	lsl	r7, r3, ip
   18424:	rsb	r8, ip, #32
   18428:	orr	r7, r7, r2, lsl lr
   1842c:	orr	r7, r7, r2, lsr r8
   18430:	lsl	r6, r2, ip
   18434:	cmp	r5, r7
   18438:	cmpeq	r4, r6
   1843c:	movcc	r0, #0
   18440:	movcc	r1, #0
   18444:	bcc	18460 <ftello64@plt+0x7200>
   18448:	mov	r3, #1
   1844c:	subs	r4, r4, r6
   18450:	lsl	r1, r3, lr
   18454:	lsl	r0, r3, ip
   18458:	orr	r1, r1, r3, lsr r8
   1845c:	sbc	r5, r5, r7
   18460:	cmp	ip, #0
   18464:	beq	184ec <ftello64@plt+0x728c>
   18468:	lsrs	r3, r7, #1
   1846c:	rrx	r2, r6
   18470:	mov	r6, ip
   18474:	b	18498 <ftello64@plt+0x7238>
   18478:	subs	r4, r4, r2
   1847c:	sbc	r5, r5, r3
   18480:	adds	r4, r4, r4
   18484:	adc	r5, r5, r5
   18488:	adds	r4, r4, #1
   1848c:	adc	r5, r5, #0
   18490:	subs	r6, r6, #1
   18494:	beq	184b4 <ftello64@plt+0x7254>
   18498:	cmp	r5, r3
   1849c:	cmpeq	r4, r2
   184a0:	bcs	18478 <ftello64@plt+0x7218>
   184a4:	adds	r4, r4, r4
   184a8:	adc	r5, r5, r5
   184ac:	subs	r6, r6, #1
   184b0:	bne	18498 <ftello64@plt+0x7238>
   184b4:	lsr	r6, r4, ip
   184b8:	lsr	r7, r5, ip
   184bc:	orr	r6, r6, r5, lsl r8
   184c0:	adds	r2, r0, r4
   184c4:	orr	r6, r6, r5, lsr lr
   184c8:	adc	r3, r1, r5
   184cc:	lsl	r1, r7, ip
   184d0:	orr	r1, r1, r6, lsl lr
   184d4:	lsl	r0, r6, ip
   184d8:	orr	r1, r1, r6, lsr r8
   184dc:	subs	r0, r2, r0
   184e0:	mov	r4, r6
   184e4:	mov	r5, r7
   184e8:	sbc	r1, r3, r1
   184ec:	cmp	r9, #0
   184f0:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   184f4:	strd	r4, [r9]
   184f8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   184fc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18500:	mov	r7, r0
   18504:	ldr	r6, [pc, #72]	; 18554 <ftello64@plt+0x72f4>
   18508:	ldr	r5, [pc, #72]	; 18558 <ftello64@plt+0x72f8>
   1850c:	add	r6, pc, r6
   18510:	add	r5, pc, r5
   18514:	sub	r6, r6, r5
   18518:	mov	r8, r1
   1851c:	mov	r9, r2
   18520:	bl	10f34 <fdopen@plt-0x20>
   18524:	asrs	r6, r6, #2
   18528:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1852c:	mov	r4, #0
   18530:	add	r4, r4, #1
   18534:	ldr	r3, [r5], #4
   18538:	mov	r2, r9
   1853c:	mov	r1, r8
   18540:	mov	r0, r7
   18544:	blx	r3
   18548:	cmp	r6, r4
   1854c:	bne	18530 <ftello64@plt+0x72d0>
   18550:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18554:	strdeq	r1, [r1], -ip
   18558:	strdeq	r1, [r1], -r4
   1855c:	bx	lr
   18560:	ldr	r3, [pc, #12]	; 18574 <ftello64@plt+0x7314>
   18564:	mov	r1, #0
   18568:	add	r3, pc, r3
   1856c:	ldr	r2, [r3]
   18570:	b	11158 <__cxa_atexit@plt>
   18574:	andeq	r1, r1, ip, lsr #23

Disassembly of section .fini:

00018578 <.fini>:
   18578:	push	{r3, lr}
   1857c:	pop	{r3, pc}
