
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/pa.fromNetlist.tcl
# create_project -name CO_Lab2 -dir "C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/planAhead_run_1" -part xc6slx16csg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/cpu_cs.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/cpu.ucf" [current_fileset -constrset]
Adding file 'C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/cpu.ucf' to fileset 'constrs_1'
# add_files [list {top.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {cpu.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design cpu_cs.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block ila_pro_0 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block ila_pro_0 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   icon_pro is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:304 - Port bus ila0_trig0<13 : 0> on block control_unit
   is not reconstructed, because there are some missing bus pins.
  finished :Prep
Writing EDIF netlist file cpu_cs.edif ...
ngc2edif: Total memory usage is 4338972 kilobytes

Parsing EDIF File [./planAhead_run_1/CO_Lab2.data/cache/cpu_cs_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/CO_Lab2.data/cache/cpu_cs_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[4] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[3] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[2] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[1] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[0] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
Parsing UCF File [C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/.Xil/PlanAhead-14200-DESKTOP-UDT728H/ngc2edif/cpu_cs.xncf]
Finished Parsing UCF File [C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/.Xil/PlanAhead-14200-DESKTOP-UDT728H/ngc2edif/cpu_cs.xncf]
Parsing UCF File [C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/cpu.ucf]
Finished Parsing UCF File [C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/cpu.ucf]
Parsing UCF File [C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/top.ucf]
Finished Parsing UCF File [C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 47 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 10 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 4 instances

Phase 0 | Netlist Checksum: ff919a0b
link_design: Time (s): elapsed = 00:00:13 . Memory (MB): peak = 678.449 ; gain = 186.730
startgroup
set_property package_pin V10 [get_ports clk_out]
endgroup
set_property iostandard LVCMOS33 [get_ports [list clk_out]]
startgroup
set_property package_pin T11 [get_ports equal]
endgroup
set_property is_loc_fixed false [get_ports [list  equal]]
set_property is_loc_fixed true [get_ports [list  equal]]
set_property is_loc_fixed false [get_ports [list  equal]]
set_property iostandard LVCMOS33 [get_ports [list equal]]
set_property iostandard LVCMOS33 [get_ports [list res_zero]]
startgroup
set_property package_pin R11 [get_ports res_zero]
endgroup
set_property is_loc_fixed false [get_ports [list  res_zero]]
set_property is_loc_fixed true [get_ports [list  res_zero]]
set_property is_loc_fixed true [get_ports [list  equal]]
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Nov 18 23:32:04 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
