// Seed: 2266721638
module module_0 ();
  supply0 id_2;
  module_2 modCall_1 ();
  always
    if (1) begin : LABEL_0
      id_2 = 1;
    end
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input uwire id_2,
    output logic id_3,
    input supply0 id_4,
    output supply1 id_5,
    input supply0 id_6,
    input tri0 id_7
);
  initial begin : LABEL_0
    id_3 <= (1) - id_6;
  end
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
endmodule
module module_2;
  function id_2;
    input id_3;
    input id_4;
    begin : LABEL_0
      id_1 = id_4;
    end
  endfunction
  assign module_0.type_3 = 0;
endmodule
