AuthorID,Author,Date,Content,Attachments,Reactions
"220639106915368960","tholin","2025-12-07T02:30:07.9180000+00:00","@Tim Edwards I have characterized my SCL at the ff corner and fixed the verilog models. Please update asap as ff is where hold violations like to happen.","","üëç (1)"
"169786952432746498","mithro_","2025-12-07T02:38:57.1500000+00:00","I've updated the platform.wafer.space so it should be running up to 9 checks at once.","",""
"169786952432746498","mithro_","2025-12-07T02:39:20.6350000+00:00","I'm not sure it is quite stable, so I'll keep monitoring it.","",""
"1365118310701600900","rtimothyedwards_19428","2025-12-07T03:13:54.8900000+00:00","One-day chip:  3.3V SRAM break-out test chip!","general_media/gf180mcu_ocd_sram_test-2C04E.png",""
