$date
	Tue Jul 23 19:00:25 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DFF_tb $end
$var reg 1 ! clk $end
$var reg 1 " d $end
$var reg 1 # en $end
$var reg 1 $ reset $end
$var reg 1 % set $end
$scope module uut $end
$var wire 1 ! CLK $end
$var wire 1 " D $end
$var wire 1 # EN $end
$var wire 1 $ RESET $end
$var wire 1 % SET $end
$var reg 1 & Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x&
0%
0$
0#
0"
0!
$end
#5
0&
1!
#10
0!
#15
1!
#20
0!
1#
#25
1!
#30
0!
#35
1!
#40
0!
#45
1!
#50
0!
1$
#55
1&
1!
#60
0!
#65
1!
#70
0!
#75
1!
#80
0!
1%
#85
0&
1!
#90
0!
1"
#95
1&
1!
#100
0!
0"
#105
0&
1!
#110
0!
1"
#115
1&
1!
#120
0!
#125
1!
#130
0!
#135
1!
#140
0!
0#
#145
1!
#150
0!
#155
1!
#160
0!
#165
1!
#170
0!
