Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Sat Nov 11 10:33:18 2023
| Host             : Kasaki352 running 64-bit major release  (build 9200)
| Command          : report_power -file sys_top_power_routed.rpt -pb sys_top_power_summary_routed.pb -rpx sys_top_power_routed.rpx
| Design           : sys_top
| Device           : xc7a100tfgg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.807        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.690        |
| Device Static (W)        | 0.118        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 80.2         |
| Junction Temperature (C) | 29.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.054 |       42 |       --- |             --- |
| Slice Logic              |     0.029 |    93673 |       --- |             --- |
|   LUT as Logic           |     0.025 |    38235 |     63400 |           60.31 |
|   LUT as Distributed RAM |     0.001 |      690 |     19000 |            3.63 |
|   Register               |     0.001 |    36677 |    126800 |           28.93 |
|   CARRY4                 |     0.001 |     2525 |     15850 |           15.93 |
|   F7/F8 Muxes            |    <0.001 |     8344 |     63400 |           13.16 |
|   LUT as Shift Register  |    <0.001 |      374 |     19000 |            1.97 |
|   Others                 |    <0.001 |     1208 |       --- |             --- |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
| Signals                  |     0.033 |    62976 |       --- |             --- |
| Block RAM                |     0.021 |     75.5 |       135 |           55.93 |
| MMCM                     |     0.447 |        4 |         6 |           66.67 |
| PLL                      |     0.116 |        1 |         6 |           16.67 |
| DSPs                     |    <0.001 |        2 |       240 |            0.83 |
| I/O                      |     0.783 |      150 |       285 |           52.63 |
| PHASER                   |     0.203 |       26 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.118 |          |           |                 |
| Total                    |     1.807 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.219 |       0.199 |      0.020 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.513 |       0.495 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.086 |       0.082 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.004 |       0.000 |      0.004 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.220 |       0.216 |      0.004 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.004 |       0.002 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                       | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| cam_xclk_clk_wiz_1                                                                                                                                        | video_system/video_sys_clk/inst/cam_xclk_clk_wiz_1                                                                                                                                                                           |            42.0 |
| camera_clock                                                                                                                                              | i_camera_pclk                                                                                                                                                                                                                |            11.9 |
| clk_ddr_ref_clk_wiz_0                                                                                                                                     | soc_clk/inst/clk_ddr_ref                                                                                                                                                                                                     |             5.0 |
| clk_ddr_ref_clk_wiz_0                                                                                                                                     | soc_clk/inst/clk_ddr_ref_clk_wiz_0                                                                                                                                                                                           |             5.0 |
| clk_ddr_sys_clk_wiz_0                                                                                                                                     | soc_clk/inst/clk_ddr_sys_clk_wiz_0                                                                                                                                                                                           |             3.1 |
| clk_out1_mmcm_1                                                                                                                                           | u_e203_soc/ip_mmcm/inst/clk_out1_mmcm                                                                                                                                                                                        |            62.5 |
| clk_pll_i                                                                                                                                                 | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                         |            12.5 |
| clkfbout_clk_wiz_0                                                                                                                                        | soc_clk/inst/clkfbout_clk_wiz_0                                                                                                                                                                                              |            20.0 |
| clkfbout_clk_wiz_1                                                                                                                                        | video_system/video_sys_clk/inst/clkfbout_clk_wiz_1                                                                                                                                                                           |            20.0 |
| clkfbout_mmcm_1                                                                                                                                           | u_e203_soc/ip_mmcm/inst/clkfbout_mmcm                                                                                                                                                                                        |             5.0 |
| freq_refclk                                                                                                                                               | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                       |             1.6 |
| hdmi_pix_5x_clk_wiz_1                                                                                                                                     | video_system/video_sys_clk/inst/hdmi_pix_5x_clk_wiz_1                                                                                                                                                                        |             7.9 |
| hdmi_pix_clk_wiz_1                                                                                                                                        | video_system/video_sys_clk/inst/hdmi_pix_clk_wiz_1                                                                                                                                                                           |            39.7 |
| i_soc_clk                                                                                                                                                 | i_soc_clk                                                                                                                                                                                                                    |            20.0 |
| iserdes_clkdiv                                                                                                                                            | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv            |            12.5 |
| iserdes_clkdiv_1                                                                                                                                          | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv            |            12.5 |
| iserdes_clkdiv_2                                                                                                                                          | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv            |            12.5 |
| iserdes_clkdiv_3                                                                                                                                          | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv            |            12.5 |
| mem_refclk                                                                                                                                                | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                        |             3.1 |
| oserdes_clk                                                                                                                                               | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk               |             3.1 |
| oserdes_clk_1                                                                                                                                             | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk               |             3.1 |
| oserdes_clk_2                                                                                                                                             | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk               |             3.1 |
| oserdes_clk_3                                                                                                                                             | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk               |             3.1 |
| oserdes_clk_4                                                                                                                                             | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk               |             3.1 |
| oserdes_clk_5                                                                                                                                             | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk               |             3.1 |
| oserdes_clk_6                                                                                                                                             | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk               |             3.1 |
| oserdes_clkdiv                                                                                                                                            | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv            |             6.3 |
| oserdes_clkdiv_1                                                                                                                                          | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv            |             6.3 |
| oserdes_clkdiv_2                                                                                                                                          | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv            |             6.3 |
| oserdes_clkdiv_3                                                                                                                                          | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv            |             6.3 |
| oserdes_clkdiv_4                                                                                                                                          | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv            |            12.5 |
| oserdes_clkdiv_5                                                                                                                                          | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv            |            12.5 |
| oserdes_clkdiv_6                                                                                                                                          | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv            |            12.5 |
| pll_clk3_out                                                                                                                                              | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                      |            12.5 |
| pll_clkfbout                                                                                                                                              | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                      |             3.1 |
| sync_pulse                                                                                                                                                | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                        |            50.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in_0 |             3.1 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in_0 |             3.1 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in_0 |             3.1 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in_0 |             3.1 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| sys_top                             |     1.690 |
|   soc_clk                           |     0.124 |
|     inst                            |     0.124 |
|   u_e203_soc                        |     0.149 |
|     IOBUF_jtag_TDO                  |     0.004 |
|     dut                             |     0.021 |
|       u_e203_subsys_top             |     0.021 |
|     ip_mmcm                         |     0.124 |
|       inst                          |     0.124 |
|   video_system                      |     1.411 |
|     HDMI_TMDS_Interface             |     0.134 |
|       Serializer_Interface_Inst_B   |     0.033 |
|       Serializer_Interface_Inst_CLK |     0.033 |
|       Serializer_Interface_Inst_G   |     0.033 |
|       Serializer_Interface_Inst_R   |     0.033 |
|     S_HDMI_TMDS_Interface           |     0.132 |
|       Serializer_Interface_Inst_B   |     0.033 |
|       Serializer_Interface_Inst_CLK |     0.033 |
|       Serializer_Interface_Inst_G   |     0.033 |
|       Serializer_Interface_Inst_R   |     0.033 |
|     memory_top                      |     0.986 |
|       axi_read_m                    |     0.001 |
|       camera_axi_write              |     0.007 |
|       mig_inst                      |     0.978 |
|     video_generator_inst            |     0.043 |
|       vpu                           |     0.042 |
|     video_sys_clk                   |     0.115 |
|       inst                          |     0.115 |
+-------------------------------------+-----------+


