Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Oct 16 10:01:29 2023
| Host         : gs21-09 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGA_source_wrapper_control_sets_placed.rpt
| Design       : VGA_source_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    74 |
|    Minimum number of control sets                        |    74 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   242 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    74 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |    34 |
| >= 14 to < 16      |     1 |
| >= 16              |    24 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             424 |           94 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             393 |          122 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             805 |          182 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|              Clock Signal             |                                                                                  Enable Signal                                                                                  |                                                                                              Set/Reset Signal                                                                                              | Slice Load Count | Bel Load Count |
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  VGA_source_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                 | VGA_source_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                        |                2 |              3 |
|  VGA_source_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                 | VGA_source_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                           |                1 |              4 |
|  VGA_source_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                 | VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                1 |              4 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                 | VGA_source_i/v_tc_1/U0/U_TC_TOP/all_lock_i_1_n_0                                                                                                                                                           |                1 |              4 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                              | VGA_source_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                        |                1 |              4 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                              |                2 |              4 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                 | VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0  |                2 |              4 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                 | VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                           |                1 |              4 |
|  VGA_source_i/clk_wiz_0/inst/clk_out1 | VGA_source_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                 | VGA_source_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                     |                1 |              6 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                 | VGA_source_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                     |                1 |              6 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg_0                                                                                                       |                                                                                                                                                                                                            |                2 |              8 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                       | VGA_source_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                 |                3 |              8 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                      | VGA_source_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                 |                2 |              8 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                 | VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                            |                3 |             10 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                 | VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                         |                4 |             11 |
|  VGA_source_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                 | VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hblank_count                                                                                                             | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_count[0]_i_1_n_0                                                                                                                  |                3 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hsync_count                                                                                                              | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_count[0]_i_1_n_0                                                                                                                    |                3 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_d_reg_n_0                                                                                       | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count[0]_i_1_n_0                                                                                                           |                3 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                           | VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                  |                3 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_toggled                                                                                                     | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                               |                2 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int                                                                                                    | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                               |                3 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                                                                                  |                5 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                 | VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                  |                3 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[1]                                                                                                             | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                                                                                  |                2 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[5]                                                                                                             | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                                                                                  |                4 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[0]                                                                                                             | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                                                                                  |                3 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                            | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                  |                3 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[3]                                                                                                             | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                                                                                  |                2 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[2]                                                                                                             | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                                                                                  |                2 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vblank_count                                                                                                             | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.vblank_count[0]_i_1_n_0                                                                                                                  |                3 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_count                                                                                                              | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.vsync_count[0]_i_1_n_0                                                                                                                    |                3 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                           | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1__0_n_0                                                                                                                               |                3 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[9]                                                                                                             | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                                                                                  |                4 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int                                                                                                    | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                         |                2 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int                                                                                                        | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                               |                2 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int                                                                                                        | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                         |                2 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int                                                                                                        | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                               |                2 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int                                                                                                        | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                         |                4 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int                                                                                                      | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                               |                3 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int                                                                                                      | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                         |                3 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int                                                                                              | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int[11]_i_1_n_0                                                                                                             |                3 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int                                                                                                   | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                         |                2 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int                                                                                                  | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int[11]_i_1_n_0                                                                                                                 |                3 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                                       | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                         |                2 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int                                                                                                          | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                         |                2 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                                                | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count[0]_i_1_n_0                                                                                                                                  |                3 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count                                                                                                                  | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count[0]_i_1__0_n_0                                                                                                                               |                3 |             12 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                   | VGA_source_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                      |                4 |             13 |
|  VGA_source_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                 | VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                   |                6 |             14 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                            | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                              |                5 |             16 |
|  VGA_source_i/clk_wiz_0/inst/clk_out1 | VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                          | VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                   |                6 |             21 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                 | VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                              |                5 |             21 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                           | VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                6 |             23 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[6]                                                                                                             | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                                                                                  |                6 |             24 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int                                                                                                   | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                               |                4 |             24 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[7]                                                                                                             | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                                                                                  |                4 |             24 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int                                                                                                     | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                         |                3 |             24 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int                                                                                                       | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                         |                3 |             24 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                                       | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                               |                5 |             24 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0                                                           | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                               |                4 |             24 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[8]                                                                                                             | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                                                                                  |                4 |             24 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                                                | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                         |                8 |             25 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                         |               12 |             25 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                 | VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |               10 |             26 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_delay                                                                                                              | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                               |                5 |             26 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry | VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                         |                8 |             31 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 | VGA_source_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                           | VGA_source_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                  |                8 |             32 |
|  VGA_source_i/clk_wiz_0/inst/clk_out1 | VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                  | VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                9 |             34 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                 | VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/overflow                                                            |                9 |             35 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                 | VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                  |               18 |             56 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                 | VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/reset                                                                                                                                               |               32 |            132 |
|  VGA_source_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                 |                                                                                                                                                                                                            |               31 |            159 |
|  VGA_source_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                 |                                                                                                                                                                                                            |               65 |            267 |
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


