Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 985f3293a34d418cb0bf4d9a3f624919 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_add_sub_systemverilog_behav xil_defaultlib.tb_add_sub_systemverilog xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/GitHub/harman_Verilog/1118_add_sub/1118_add_sub.srcs/sources_1/new/add_sub.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_add_sub_systemverilog_s...
Compiling module xil_defaultlib.sel_mode
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.add_sub
Compiling module xil_defaultlib.tb_add_sub_systemverilog
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_add_sub_systemverilog_behav
