// Seed: 3956098783
module module_0 (
    output wor  id_0,
    output tri0 id_1
);
  wand id_3, id_4;
  always @(negedge id_3 or posedge id_3) id_3 = id_4 - 1;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    output wand id_2,
    output wand id_3,
    input wand id_4,
    output tri0 id_5,
    input wand id_6,
    input tri1 id_7,
    input wire id_8,
    input tri1 id_9,
    input wor id_10,
    input uwire id_11,
    input wor id_12
);
  wire id_14;
  module_0(
      id_3, id_5
  );
endmodule
