{
  'attributes' => {
    'HDLCodeGenStatus' => 0.0,
    'HDL_PATH' => '/home/ulloaroach2/design/tut_intro',
    'TEMP' => '/tmp',
    'TMP' => '/tmp',
    'Temp' => '/tmp',
    'Tmp' => '/tmp',
    'base_system_period_hardware' => 10.0,
    'base_system_period_simulink' => 1.0,
    'block_icon_display' => 'Default',
    'ce_clr' => 0.0,
    'clock_domain' => 'default',
    'clock_loc' => 'd7hack',
    'clock_wrapper' => 'Clock Enables',
    'compilation' => 'NGC Netlist',
    'compilation_lut' => {
      'keys' => [
        'HDL Netlist',
        'NGC Netlist',
      ],
      'values' => [
        'target1',
        'target2',
      ],
    },
    'compilation_target' => 'NGC Netlist',
    'core_generation' => 1.0,
    'core_is_deployed' => 0.0,
    'coregen_core_generation_tmpdir' => '/tmp/sysgentmp-ulloaroach2/cg_wk/cc12cb1dab62675c4',
    'coregen_part_family' => 'virtex6',
    'createTestbench' => 0,
    'create_interface_document' => 'off',
    'dbl_ovrd' => -1.0,
    'dcm_info' => {},
    'dcm_input_clock_period' => 100.0,
    'deprecated_control' => 'off',
    'design' => 'roach2_tut_intro',
    'design_full_path' => '/home/ulloaroach2/design/tut_intro/roach2_tut_intro.slx',
    'device' => 'xc6vsx475t-1ff1759',
    'device_speed' => '-1',
    'directory' => '/home/ulloaroach2/design/tut_intro/roach2_tut_intro/sysgen',
    'dsp_cache_root_path' => '/tmp/sysgentmp-ulloaroach2',
    'entityNamingInstrs' => {
      'nameMap' => undef,
      'namesAlreadyUsed' => undef,
    },
    'fileAttributes' => {
      'addsb_11_0_1366619f9bb096bd.ngc' => { 'producer' => 'coregen', },
      'addsb_11_0_1366619f9bb096bd.vhd' => { 'producer' => 'coregen', },
      'cntr_11_0_8513360a51c30657.ngc' => { 'producer' => 'coregen', },
      'cntr_11_0_8513360a51c30657.vhd' => { 'producer' => 'coregen', },
      'cntr_11_0_c428a25ea66a740d.ngc' => { 'producer' => 'coregen', },
      'cntr_11_0_c428a25ea66a740d.vhd' => { 'producer' => 'coregen', },
      'cntr_11_0_e8ba9564db20af16.ngc' => { 'producer' => 'coregen', },
      'cntr_11_0_e8ba9564db20af16.vhd' => { 'producer' => 'coregen', },
      'nonleaf_results.vhd' => { 'producer' => 'nonleafNetlister', },
      'producer' => 'coregen',
    },
    'files' => [
      'xlpersistentdff.ngc',
      '/home/ulloaroach2/design/tut_intro/roach2_tut_intro/sysgen/sysgen/perl_results.vhd',
      'cntr_11_0_8513360a51c30657.vhd',
      'cntr_11_0_e8ba9564db20af16.ngc',
      'addsb_11_0_1366619f9bb096bd.ngc',
      'cntr_11_0_e8ba9564db20af16.vhd',
      'cntr_11_0_8513360a51c30657.ngc',
      'addsb_11_0_1366619f9bb096bd.vhd',
      'cntr_11_0_c428a25ea66a740d.vhd',
      'cntr_11_0_c428a25ea66a740d.ngc',
      'nonleaf_results.vhd',
      'synopsis',
    ],
    'fxdptinstalled' => 1.0,
    'generateUsing71FrontEnd' => 1,
    'generating_island_subsystem_handle' => 74612.00085449219,
    'generating_subsystem_handle' => 74612.00085449219,
    'generation_directory' => './roach2_tut_intro/sysgen',
    'hdlDir' => '/opt/Xilinx/14.7/ISE_DS/ISE/sysgen/hdl',
    'hdlKind' => 'vhdl',
    'hdl_path' => '/home/ulloaroach2/design/tut_intro',
    'impl_file' => 'ISE Defaults*',
    'incr_netlist' => 'off',
    'isdeployed' => 0,
    'ise_version' => '14.7i',
    'master_sysgen_token_handle' => 74613.05981445312,
    'matlab' => '/opt/MATLAB/R2013b',
    'matlab_fixedpoint' => 1.0,
    'mdlHandle' => 74612.00085449219,
    'mdlPath' => '/home/ulloaroach2/design/tut_intro/roach2_tut_intro.mdl',
    'modelDiagnostics' => [
      {
        'count' => 82.0,
        'isMask' => 0.0,
        'type' => 'roach2_tut_intro Total blocks',
      },
      {
        'count' => 3.0,
        'isMask' => 0.0,
        'type' => 'Constant',
      },
      {
        'count' => 2.0,
        'isMask' => 0.0,
        'type' => 'DiscretePulseGenerator',
      },
      {
        'count' => 9.0,
        'isMask' => 0.0,
        'type' => 'Inport',
      },
      {
        'count' => 9.0,
        'isMask' => 0.0,
        'type' => 'Outport',
      },
      {
        'count' => 40.0,
        'isMask' => 0.0,
        'type' => 'S-Function',
      },
      {
        'count' => 2.0,
        'isMask' => 0.0,
        'type' => 'Scope',
      },
      {
        'count' => 11.0,
        'isMask' => 0.0,
        'type' => 'SubSystem',
      },
      {
        'count' => 6.0,
        'isMask' => 0.0,
        'type' => 'Terminator',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Adder/Subtracter Block',
      },
      {
        'count' => 2.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Assert Block',
      },
      {
        'count' => 8.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Bit Slice Extractor Block',
      },
      {
        'count' => 4.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Counter Block',
      },
      {
        'count' => 5.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Delay Block',
      },
      {
        'count' => 3.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Gateway In Block',
      },
      {
        'count' => 6.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Gateway Out Block',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'Xilinx System Generator Block',
      },
      {
        'count' => 6.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Type Converter Block',
      },
      {
        'count' => 5.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Type Reinterpreter Block',
      },
      {
        'count' => 4.0,
        'isMask' => 1.0,
        'type' => 'gpio',
      },
      {
        'count' => 5.0,
        'isMask' => 1.0,
        'type' => 'swreg',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'xsg core config',
      },
    ],
    'model_globals_initialized' => 1.0,
    'model_path' => '/home/ulloaroach2/design/tut_intro/roach2_tut_intro.mdl',
    'myxilinx' => '/opt/Xilinx/14.7/ISE_DS/ISE',
    'netlistingWrapupScript' => 'java:com.xilinx.sysgen.netlister.DefaultWrapupNetlister',
    'ngc_config' => {
      'include_cf' => 0.0,
      'include_clockwrapper' => 1.0,
    },
    'ngc_files' => [ 'xlpersistentdff.ngc', ],
    'num_sim_cycles' => '100',
    'package' => 'ff1759',
    'part' => 'xc6vsx475t',
    'partFamily' => 'virtex6',
    'port_data_types_enabled' => 1.0,
    'preserve_hierarchy' => 0.0,
    'proj_type' => 'Project Navigator',
    'run_coregen' => '0',
    'sample_time_colors_enabled' => 0.0,
    'sampletimecolors' => 0.0,
    'sg_version' => '',
    'simulation_island_subsystem_handle' => 74612.00085449219,
    'simulinkName' => 'parking_lot',
    'simulink_accelerator_running' => 0.0,
    'simulink_debugger_running' => 0.0,
    'simulink_period' => 1.0,
    'speed' => '-1',
    'synth_file' => 'XST Defaults*',
    'synthesisTool' => 'XST',
    'synthesis_language' => 'vhdl',
    'synthesis_tool' => 'XST',
    'sysclk_period' => 10.0,
    'sysgen' => '/opt/Xilinx/14.7/ISE_DS/ISE/sysgen',
    'sysgenRoot' => '/opt/Xilinx/14.7/ISE_DS/ISE/sysgen',
    'sysgenTokenSettings' => {
      'base_system_period_hardware' => 10.0,
      'base_system_period_simulink' => 1.0,
      'block_icon_display' => 'Default',
      'ce_clr' => 0.0,
      'clock_loc' => 'd7hack',
      'clock_wrapper' => 'Clock Enables',
      'compilation' => 'NGC Netlist',
      'compilation_lut' => {
        'keys' => [
          'HDL Netlist',
          'NGC Netlist',
        ],
        'values' => [
          'target1',
          'target2',
        ],
      },
      'core_generation' => 1.0,
      'coregen_part_family' => 'virtex6',
      'create_interface_document' => 'off',
      'dbl_ovrd' => -1.0,
      'dcm_input_clock_period' => 100.0,
      'deprecated_control' => 'off',
      'directory' => './roach2_tut_intro/sysgen',
      'impl_file' => 'ISE Defaults*',
      'incr_netlist' => 'off',
      'master_sysgen_token_handle' => 74613.05981445312,
      'ngc_config' => {
        'include_cf' => 0.0,
        'include_clockwrapper' => 1.0,
      },
      'package' => 'ff1759',
      'part' => 'xc6vsx475t',
      'preserve_hierarchy' => 0.0,
      'proj_type' => 'Project Navigator',
      'simulation_island_subsystem_handle' => 74612.00085449219,
      'simulink_period' => 1.0,
      'speed' => '-1',
      'synth_file' => 'XST Defaults*',
      'synthesis_language' => 'vhdl',
      'synthesis_tool' => 'XST',
      'sysclk_period' => 10.0,
      'testbench' => 0,
      'trim_vbits' => 1.0,
      'xilinx_device' => 'xc6vsx475t-1ff1759',
      'xilinxfamily' => 'virtex6',
    },
    'sysgen_Root' => '/opt/Xilinx/14.7/ISE_DS/ISE/sysgen',
    'systemClockPeriod' => 10.0,
    'tempdir' => '/tmp',
    'testbench' => 0,
    'tmpDir' => '/home/ulloaroach2/design/tut_intro/roach2_tut_intro/sysgen/sysgen',
    'trim_vbits' => 1.0,
    'use_strict_names' => 1,
    'user_tips_enabled' => 0.0,
    'usertemp' => '/tmp/sysgentmp-ulloaroach2',
    'using71Netlister' => 1,
    'verilog_files' => [
      'conv_pkg.v',
      'synth_reg.v',
      'synth_reg_w_init.v',
      'convert_type.v',
    ],
    'version' => '',
    'vhdl_files' => [
      'conv_pkg.vhd',
      'synth_reg.vhd',
      'synth_reg_w_init.vhd',
    ],
    'vsimtime' => '1375.000000 ns',
    'write_port_labels_on_update' => 1.0,
    'xilinx' => '/opt/Xilinx/14.7/ISE_DS/ISE',
    'xilinx_device' => 'xc6vsx475t-1ff1759',
    'xilinx_family' => 'virtex6',
    'xilinx_package' => 'ff1759',
    'xilinx_part' => 'xc6vsx475t',
    'xilinxdevice' => 'xc6vsx475t-1ff1759',
    'xilinxfamily' => 'virtex6',
    'xilinxpart' => 'xc6vsx475t',
  },
  'entityName' => '',
  'nets' => {
    'ce_1_sg_x6' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'clk_1_sg_x6' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'roach2_tut_intro_a_user_data_out_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'roach2_tut_intro_b_user_data_out_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'roach2_tut_intro_counter_ctrl_user_data_out_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'roach2_tut_intro_counter_value_user_data_in_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'roach2_tut_intro_gpio1_gateway_net' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'roach2_tut_intro_gpio2_gateway_net' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'roach2_tut_intro_gpio3_gateway_net' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'roach2_tut_intro_gpio_gateway_net' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'roach2_tut_intro_sum_a_b_user_data_in_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
  },
  'subblocks' => {
    'default_clock_driver_roach2_tut_intro' => {
      'connections' => {
        'ce_1' => 'ce_1_sg_x6',
        'clk_1' => 'clk_1_sg_x6',
      },
      'entity' => {
        'attributes' => {
          'domain' => 'default',
          'isClkDriver' => 1,
        },
        'entityName' => 'default_clock_driver_roach2_tut_intro',
        'ports' => {
          'ce_1' => {
            'attributes' => {
              'domain' => 'default',
              'group' => 1,
              'isCe' => 1,
              'period' => 1.0,
              'type' => 'logic',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clk_1' => {
            'attributes' => {
              'domain' => 'default',
              'group' => 1,
              'isClk' => 1,
              'period' => 1.0,
              'type' => 'logic',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'default_clock_driver_roach2_tut_intro',
    },
    'roach2_tut_intro' => {
      'connections' => {
        'ce_1' => 'ce_1_sg_x6',
        'clk_1' => 'clk_1_sg_x6',
        'roach2_tut_intro_a_user_data_out' => 'roach2_tut_intro_a_user_data_out_net',
        'roach2_tut_intro_b_user_data_out' => 'roach2_tut_intro_b_user_data_out_net',
        'roach2_tut_intro_counter_ctrl_user_data_out' => 'roach2_tut_intro_counter_ctrl_user_data_out_net',
        'roach2_tut_intro_counter_value_user_data_in' => 'roach2_tut_intro_counter_value_user_data_in_net',
        'roach2_tut_intro_gpio1_gateway' => 'roach2_tut_intro_gpio1_gateway_net',
        'roach2_tut_intro_gpio2_gateway' => 'roach2_tut_intro_gpio2_gateway_net',
        'roach2_tut_intro_gpio3_gateway' => 'roach2_tut_intro_gpio3_gateway_net',
        'roach2_tut_intro_gpio_gateway' => 'roach2_tut_intro_gpio_gateway_net',
        'roach2_tut_intro_sum_a_b_user_data_in' => 'roach2_tut_intro_sum_a_b_user_data_in_net',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'hdlKind' => 'vhdl',
          'isDesign' => 1,
          'simulinkName' => 'roach2_tut_intro',
        },
        'entityName' => 'roach2_tut_intro',
        'ports' => {
          'ce_1' => {
            'attributes' => {
              'domain' => '',
              'group' => 1,
              'isCe' => 1,
              'is_subsys_port' => 1,
              'period' => 1.0,
              'subsys_port_index' => '0',
              'type' => 'logic',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clk_1' => {
            'attributes' => {
              'domain' => '',
              'group' => 1,
              'isClk' => 1,
              'is_subsys_port' => 1,
              'period' => 1.0,
              'subsys_port_index' => '0',
              'type' => 'logic',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_intro_a_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_intro_a_roach2_tut_intro_a_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'roach2_tut_intro/roach2_tut_intro_a_user_data_out',
              'source_block' => 'roach2_tut_intro',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_intro_b_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_intro_b_roach2_tut_intro_b_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '1',
              'simulinkName' => 'roach2_tut_intro/roach2_tut_intro_b_user_data_out',
              'source_block' => 'roach2_tut_intro',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_intro_counter_ctrl_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_intro_counter_ctrl_roach2_tut_intro_counter_ctrl_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '2',
              'simulinkName' => 'roach2_tut_intro/roach2_tut_intro_counter_ctrl_user_data_out',
              'source_block' => 'roach2_tut_intro',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_intro_counter_value_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_intro_counter_value_roach2_tut_intro_counter_value_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'roach2_tut_intro/roach2_tut_intro_counter_value_user_data_in',
              'source_block' => 'roach2_tut_intro',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_intro_gpio1_gateway' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_intro_gpio1_roach2_tut_intro_gpio1_gateway.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '2',
              'simulinkName' => 'roach2_tut_intro/roach2_tut_intro_gpio1_gateway',
              'source_block' => 'roach2_tut_intro',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_intro_gpio2_gateway' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_intro_gpio2_roach2_tut_intro_gpio2_gateway.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '3',
              'simulinkName' => 'roach2_tut_intro/roach2_tut_intro_gpio2_gateway',
              'source_block' => 'roach2_tut_intro',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_intro_gpio3_gateway' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_intro_gpio3_roach2_tut_intro_gpio3_gateway.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '4',
              'simulinkName' => 'roach2_tut_intro/roach2_tut_intro_gpio3_gateway',
              'source_block' => 'roach2_tut_intro',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_intro_gpio_gateway' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_intro_gpio_roach2_tut_intro_gpio_gateway.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '1',
              'simulinkName' => 'roach2_tut_intro/roach2_tut_intro_gpio_gateway',
              'source_block' => 'roach2_tut_intro',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_intro_sum_a_b_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_intro_sum_a_b_roach2_tut_intro_sum_a_b_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '5',
              'simulinkName' => 'roach2_tut_intro/roach2_tut_intro_sum_a_b_user_data_in',
              'source_block' => 'roach2_tut_intro',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_intro',
    },
    'roach2_tut_intro_a_user_data_out' => {
      'connections' => { 'roach2_tut_intro_a_user_data_out' => 'roach2_tut_intro_a_user_data_out_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_intro_a_user_data_out',
        'ports' => {
          'roach2_tut_intro_a_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_intro_a_roach2_tut_intro_a_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'roach2_tut_intro/a/roach2_tut_intro_a_user_data_out/roach2_tut_intro_a_user_data_out',
              'source_block' => 'roach2_tut_intro/a/roach2_tut_intro_a_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_intro_a_user_data_out',
    },
    'roach2_tut_intro_b_user_data_out' => {
      'connections' => { 'roach2_tut_intro_b_user_data_out' => 'roach2_tut_intro_b_user_data_out_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_intro_b_user_data_out',
        'ports' => {
          'roach2_tut_intro_b_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_intro_b_roach2_tut_intro_b_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'roach2_tut_intro/b/roach2_tut_intro_b_user_data_out/roach2_tut_intro_b_user_data_out',
              'source_block' => 'roach2_tut_intro/b/roach2_tut_intro_b_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_intro_b_user_data_out',
    },
    'roach2_tut_intro_counter_ctrl_user_data_out' => {
      'connections' => { 'roach2_tut_intro_counter_ctrl_user_data_out' => 'roach2_tut_intro_counter_ctrl_user_data_out_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_intro_counter_ctrl_user_data_out',
        'ports' => {
          'roach2_tut_intro_counter_ctrl_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_intro_counter_ctrl_roach2_tut_intro_counter_ctrl_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'roach2_tut_intro/counter_ctrl/roach2_tut_intro_counter_ctrl_user_data_out/roach2_tut_intro_counter_ctrl_user_data_out',
              'source_block' => 'roach2_tut_intro/counter_ctrl/roach2_tut_intro_counter_ctrl_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_intro_counter_ctrl_user_data_out',
    },
    'roach2_tut_intro_counter_value_user_data_in' => {
      'connections' => { 'roach2_tut_intro_counter_value_user_data_in' => 'roach2_tut_intro_counter_value_user_data_in_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_intro_counter_value_user_data_in',
        'ports' => {
          'roach2_tut_intro_counter_value_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_intro_counter_value_roach2_tut_intro_counter_value_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'roach2_tut_intro/counter_value/roach2_tut_intro_counter_value_user_data_in/roach2_tut_intro_counter_value_user_data_in',
              'source_block' => 'roach2_tut_intro/counter_value/roach2_tut_intro_counter_value_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_intro_counter_value_user_data_in',
    },
    'roach2_tut_intro_gpio1_gateway' => {
      'connections' => { 'roach2_tut_intro_gpio1_gateway' => 'roach2_tut_intro_gpio1_gateway_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_intro_gpio1_gateway',
        'ports' => {
          'roach2_tut_intro_gpio1_gateway' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_intro_gpio1_roach2_tut_intro_gpio1_gateway.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'roach2_tut_intro/gpio1/roach2_tut_intro_gpio1_gateway/roach2_tut_intro_gpio1_gateway',
              'source_block' => 'roach2_tut_intro/gpio1/roach2_tut_intro_gpio1_gateway',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_intro_gpio1_gateway',
    },
    'roach2_tut_intro_gpio2_gateway' => {
      'connections' => { 'roach2_tut_intro_gpio2_gateway' => 'roach2_tut_intro_gpio2_gateway_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_intro_gpio2_gateway',
        'ports' => {
          'roach2_tut_intro_gpio2_gateway' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_intro_gpio2_roach2_tut_intro_gpio2_gateway.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'roach2_tut_intro/gpio2/roach2_tut_intro_gpio2_gateway/roach2_tut_intro_gpio2_gateway',
              'source_block' => 'roach2_tut_intro/gpio2/roach2_tut_intro_gpio2_gateway',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_intro_gpio2_gateway',
    },
    'roach2_tut_intro_gpio3_gateway' => {
      'connections' => { 'roach2_tut_intro_gpio3_gateway' => 'roach2_tut_intro_gpio3_gateway_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_intro_gpio3_gateway',
        'ports' => {
          'roach2_tut_intro_gpio3_gateway' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_intro_gpio3_roach2_tut_intro_gpio3_gateway.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'roach2_tut_intro/gpio3/roach2_tut_intro_gpio3_gateway/roach2_tut_intro_gpio3_gateway',
              'source_block' => 'roach2_tut_intro/gpio3/roach2_tut_intro_gpio3_gateway',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_intro_gpio3_gateway',
    },
    'roach2_tut_intro_gpio_gateway' => {
      'connections' => { 'roach2_tut_intro_gpio_gateway' => 'roach2_tut_intro_gpio_gateway_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_intro_gpio_gateway',
        'ports' => {
          'roach2_tut_intro_gpio_gateway' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_intro_gpio_roach2_tut_intro_gpio_gateway.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'roach2_tut_intro/gpio/roach2_tut_intro_gpio_gateway/roach2_tut_intro_gpio_gateway',
              'source_block' => 'roach2_tut_intro/gpio/roach2_tut_intro_gpio_gateway',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_intro_gpio_gateway',
    },
    'roach2_tut_intro_sum_a_b_user_data_in' => {
      'connections' => { 'roach2_tut_intro_sum_a_b_user_data_in' => 'roach2_tut_intro_sum_a_b_user_data_in_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_intro_sum_a_b_user_data_in',
        'ports' => {
          'roach2_tut_intro_sum_a_b_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_intro_sum_a_b_roach2_tut_intro_sum_a_b_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'roach2_tut_intro/sum_a_b/roach2_tut_intro_sum_a_b_user_data_in/roach2_tut_intro_sum_a_b_user_data_in',
              'source_block' => 'roach2_tut_intro/sum_a_b/roach2_tut_intro_sum_a_b_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_intro_sum_a_b_user_data_in',
    },
  },
}
