0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/TB_Salice/TB5/test_finale.vhd,1615998737,vhdl,,,,project_tb,,,,,,,,
C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/counter_16_bit.vhd,1615998739,vhdl,,,,counter_16_bit,,,,,,,,
C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/datapath.vhd,1616002430,vhdl,,,,datapath,,,,,,,,
C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/mux_4_1_16_bit.vhd,1615998739,vhdl,,,,mux_4_1_16_bit,,,,,,,,
C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd,1616002582,vhdl,,,,project_reti_logiche,,,,,,,,
C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/reg_16_bit.vhd,1615998739,vhdl,,,,reg_16_bit,,,,,,,,
C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/reg_8_bit.vhd,1616002223,vhdl,,,,reg_8_bit,,,,,,,,
C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/reg_8_bit_h.vhd,1616002238,vhdl,,,,reg_8_bit_h,,,,,,,,
C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/reg_9_bit.vhd,1615998739,vhdl,,,,reg_9_bit,,,,,,,,
