From fb3ec6b71ab04eedfe89dae7d057ececaf0a9245 Mon Sep 17 00:00:00 2001
From: Omri Itach <omrii@marvell.com>
Date: Mon, 12 Aug 2013 10:01:20 +0300
Subject: [PATCH 0946/1825] alp: update specific MPP and GPIO configuration
 for RD-6660

https://github.com/MISL-EBU-System-SW/misl-windriver.git linux-3.4.69-14t2-read
commit f80a70b036727323a1608b54e7414c83e736381a

	- original value were ported from RD-6650 and were not relevant to RD-6650
	  the new values were updated according to specific MPPmap for RD-6660

Change-Id: Ie81e75d8e740ed074ac31eefb2d24b28ab44fa87
Signed-off-by: Omri Itach <omrii@marvell.com>
Reviewed-on: http://vgitil04.il.marvell.com:8080/3001
Reviewed-by: Kosta Zertsekel <konszert@marvell.com>
Signed-off-by: Zhong Hongbo <hongbo.zhong@windriver.com>
---
 .../avanta_lp_family/boardEnv/mvBoardEnvSpec.h     |   22 ++++++++++----------
 1 files changed, 11 insertions(+), 11 deletions(-)

diff --git a/arch/arm/mach-avantalp/avanta_lp_family/boardEnv/mvBoardEnvSpec.h b/arch/arm/mach-avantalp/avanta_lp_family/boardEnv/mvBoardEnvSpec.h
index e4a40be..4871edb 100644
--- a/arch/arm/mach-avantalp/avanta_lp_family/boardEnv/mvBoardEnvSpec.h
+++ b/arch/arm/mach-avantalp/avanta_lp_family/boardEnv/mvBoardEnvSpec.h
@@ -160,20 +160,20 @@
 *******************************************************************************/
 #define RD_88F6660_MPP0_7               0x55555555  /* NAND */
 #define RD_88F6660_MPP8_15              0x22555555  /* NAND , I2C */
-#define RD_88F6660_MPP16_23             0x11110022  /* UA0, SSI, GPIO's */
-#define RD_88F6660_MPP24_31             0x04606101  /* PCIe0CLKREQ, P0,C0_Leds & DYING GASP */
-#define RD_88F6660_MPP32_39             0x04420000  /* GE_SMI, PON & GPIO's */
-#define RD_88F6660_MPP40_47             0x22120020  /* GE0, PON_[XVR,TX_PD,TX_SD] */
+#define RD_88F6660_MPP16_23             0x22222222  /* UA0, TDM */
+#define RD_88F6660_MPP24_31             0x33333333  /* SDIO, SPI1 */
+#define RD_88F6660_MPP32_39             0x00023330  /* SD_Stat (GPIO_input), SPI1,PON BEN, 3xGPIOs  */
+#define RD_88F6660_MPP40_47             0x22122220  /* GPIO, Dying, SATA_PRESENT,PON_TX_[PD,SD], GE0*/
 #define RD_88F6660_MPP48_55             0x22222222  /* GE0 */
-#define RD_88F6660_MPP56_63             0x44004422  /* GE0 , LED, GPIO's */
+#define RD_88F6660_MPP56_63             0x44444422  /* GE0 , C0_LED */
 #define RD_88F6660_MPP64_67             0x004	    /* GPIO's */
 
-#define RD_88F6660_GPP_OUT_ENA_LOW      (~(BIT19 | BIT25))
-#define RD_88F6660_GPP_OUT_ENA_MID      0xFFFFFFFF
-#define RD_88F6660_GPP_OUT_ENA_HIGH     0xFFFFFFFF
-#define RD_88F6660_GPP_OUT_VAL_LOW      (BIT19 | BIT25)
+#define RD_88F6660_GPP_OUT_ENA_LOW      0xFFFFFFFF
+#define RD_88F6660_GPP_OUT_ENA_MID      (~(BIT7 | BIT8 | BIT11))
+#define RD_88F6660_GPP_OUT_ENA_HIGH     (~(BIT0 | BIT1))
+#define RD_88F6660_GPP_OUT_VAL_LOW      0x0
 #define RD_88F6660_GPP_OUT_VAL_MID      0x0
-#define RD_88F6660_GPP_OUT_VAL_HIGH     0x0
+#define RD_88F6660_GPP_OUT_VAL_HIGH     (BIT0)
 #define RD_88F6660_GPP_POL_LOW          0x0
 #define RD_88F6660_GPP_POL_MID          0x0
 #define RD_88F6660_GPP_POL_HIGH         0x0
@@ -194,7 +194,7 @@
 #define RD_88F6650_GPP_OUT_ENA_LOW      (~(BIT19 | BIT25))
 #define RD_88F6650_GPP_OUT_ENA_MID      0xFFFFFFFF
 #define RD_88F6650_GPP_OUT_ENA_HIGH     0xFFFFFFFF
-#define RD_88F6650_GPP_OUT_VAL_LOW      (BIT19 | BIT25)
+#define RD_88F6650_GPP_OUT_VAL_LOW      0x0
 #define RD_88F6650_GPP_OUT_VAL_MID      0x0
 #define RD_88F6650_GPP_OUT_VAL_HIGH     0x0
 #define RD_88F6650_GPP_POL_LOW          0x0
-- 
1.7.5.4

