{
  "Header": {
    "Copyright": "Copyright (c) 2001 - 2025 Intel Corporation. All rights reserved.",
    "Info": "Performance Monitoring Events for Intel(R) Core(TM) Ultra series 3 processors (codenamed Panther Lake) - V1.02",
    "DatePublished": "10/16/2025",
    "Version": "1.02",
    "Legend": ""
  },
  "Events": [
    {
      "Unit": "iMC",
      "EventCode": "0x22",
      "UMask": "0x00",
      "UMaskExt": "0x00",
      "EventName": "UNC_M_CAS_COUNT_RD",
      "BriefDescription": "Read CAS command sent to DRAM",
      "PublicDescription": "Read CAS command sent to DRAM",
      "Counter": "0,1,2,3,4",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x23",
      "UMask": "0x00",
      "UMaskExt": "0x00",
      "EventName": "UNC_M_CAS_COUNT_WR",
      "BriefDescription": "Write CAS command sent to DRAM",
      "PublicDescription": "Write CAS command sent to DRAM",
      "Counter": "0,1,2,3,4",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x3C",
      "UMask": "0x00",
      "UMaskExt": "0x00",
      "EventName": "UNC_M_TOTAL_DATA",
      "BriefDescription": "Total number of read and write byte transfers to/from DRAM, in 32B chunk, per DDR channel. Counter increments by 1 after sending  or receiving 32B chunk data.",
      "PublicDescription": "Total number of read and write byte transfers to/from DRAM, in 32B chunk, per DDR channel. Counter increments by 1 after sending  or receiving 32B chunk data.",
      "Counter": "0,1,2,3,4",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    }
  ]
}